
Smart_Logistics_Cold_Chain_Monitor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005040  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d4  080051e0  080051e0  000061e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080055b4  080055b4  000071cc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080055b4  080055b4  000065b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080055bc  080055bc  000071cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080055bc  080055bc  000065bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080055c0  080055c0  000065c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001cc  20000000  080055c4  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000624  200001cc  08005790  000071cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200007f0  08005790  000077f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000071cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005549  00000000  00000000  000071fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001468  00000000  00000000  0000c745  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000698  00000000  00000000  0000dbb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000004d3  00000000  00000000  0000e248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016e30  00000000  00000000  0000e71b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008f51  00000000  00000000  0002554b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008cf21  00000000  00000000  0002e49c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bb3bd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000289c  00000000  00000000  000bb400  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000087  00000000  00000000  000bdc9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001cc 	.word	0x200001cc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080051c8 	.word	0x080051c8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d0 	.word	0x200001d0
 80001dc:	080051c8 	.word	0x080051c8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_ldivmod>:
 8000bb8:	b97b      	cbnz	r3, 8000bda <__aeabi_ldivmod+0x22>
 8000bba:	b972      	cbnz	r2, 8000bda <__aeabi_ldivmod+0x22>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bfbe      	ittt	lt
 8000bc0:	2000      	movlt	r0, #0
 8000bc2:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000bc6:	e006      	blt.n	8000bd6 <__aeabi_ldivmod+0x1e>
 8000bc8:	bf08      	it	eq
 8000bca:	2800      	cmpeq	r0, #0
 8000bcc:	bf1c      	itt	ne
 8000bce:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000bd2:	f04f 30ff 	movne.w	r0, #4294967295
 8000bd6:	f000 b9bb 	b.w	8000f50 <__aeabi_idiv0>
 8000bda:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bde:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be2:	2900      	cmp	r1, #0
 8000be4:	db09      	blt.n	8000bfa <__aeabi_ldivmod+0x42>
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	db1a      	blt.n	8000c20 <__aeabi_ldivmod+0x68>
 8000bea:	f000 f835 	bl	8000c58 <__udivmoddi4>
 8000bee:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf6:	b004      	add	sp, #16
 8000bf8:	4770      	bx	lr
 8000bfa:	4240      	negs	r0, r0
 8000bfc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	db1b      	blt.n	8000c3c <__aeabi_ldivmod+0x84>
 8000c04:	f000 f828 	bl	8000c58 <__udivmoddi4>
 8000c08:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c10:	b004      	add	sp, #16
 8000c12:	4240      	negs	r0, r0
 8000c14:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c18:	4252      	negs	r2, r2
 8000c1a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c1e:	4770      	bx	lr
 8000c20:	4252      	negs	r2, r2
 8000c22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c26:	f000 f817 	bl	8000c58 <__udivmoddi4>
 8000c2a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c32:	b004      	add	sp, #16
 8000c34:	4240      	negs	r0, r0
 8000c36:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3a:	4770      	bx	lr
 8000c3c:	4252      	negs	r2, r2
 8000c3e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c42:	f000 f809 	bl	8000c58 <__udivmoddi4>
 8000c46:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c4a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c4e:	b004      	add	sp, #16
 8000c50:	4252      	negs	r2, r2
 8000c52:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c56:	4770      	bx	lr

08000c58 <__udivmoddi4>:
 8000c58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c5c:	9d08      	ldr	r5, [sp, #32]
 8000c5e:	468e      	mov	lr, r1
 8000c60:	4604      	mov	r4, r0
 8000c62:	4688      	mov	r8, r1
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d14a      	bne.n	8000cfe <__udivmoddi4+0xa6>
 8000c68:	428a      	cmp	r2, r1
 8000c6a:	4617      	mov	r7, r2
 8000c6c:	d962      	bls.n	8000d34 <__udivmoddi4+0xdc>
 8000c6e:	fab2 f682 	clz	r6, r2
 8000c72:	b14e      	cbz	r6, 8000c88 <__udivmoddi4+0x30>
 8000c74:	f1c6 0320 	rsb	r3, r6, #32
 8000c78:	fa01 f806 	lsl.w	r8, r1, r6
 8000c7c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c80:	40b7      	lsls	r7, r6
 8000c82:	ea43 0808 	orr.w	r8, r3, r8
 8000c86:	40b4      	lsls	r4, r6
 8000c88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c8c:	fa1f fc87 	uxth.w	ip, r7
 8000c90:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c94:	0c23      	lsrs	r3, r4, #16
 8000c96:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c9a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c9e:	fb01 f20c 	mul.w	r2, r1, ip
 8000ca2:	429a      	cmp	r2, r3
 8000ca4:	d909      	bls.n	8000cba <__udivmoddi4+0x62>
 8000ca6:	18fb      	adds	r3, r7, r3
 8000ca8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cac:	f080 80ea 	bcs.w	8000e84 <__udivmoddi4+0x22c>
 8000cb0:	429a      	cmp	r2, r3
 8000cb2:	f240 80e7 	bls.w	8000e84 <__udivmoddi4+0x22c>
 8000cb6:	3902      	subs	r1, #2
 8000cb8:	443b      	add	r3, r7
 8000cba:	1a9a      	subs	r2, r3, r2
 8000cbc:	b2a3      	uxth	r3, r4
 8000cbe:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cc2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cc6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cca:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cce:	459c      	cmp	ip, r3
 8000cd0:	d909      	bls.n	8000ce6 <__udivmoddi4+0x8e>
 8000cd2:	18fb      	adds	r3, r7, r3
 8000cd4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cd8:	f080 80d6 	bcs.w	8000e88 <__udivmoddi4+0x230>
 8000cdc:	459c      	cmp	ip, r3
 8000cde:	f240 80d3 	bls.w	8000e88 <__udivmoddi4+0x230>
 8000ce2:	443b      	add	r3, r7
 8000ce4:	3802      	subs	r0, #2
 8000ce6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cea:	eba3 030c 	sub.w	r3, r3, ip
 8000cee:	2100      	movs	r1, #0
 8000cf0:	b11d      	cbz	r5, 8000cfa <__udivmoddi4+0xa2>
 8000cf2:	40f3      	lsrs	r3, r6
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cfe:	428b      	cmp	r3, r1
 8000d00:	d905      	bls.n	8000d0e <__udivmoddi4+0xb6>
 8000d02:	b10d      	cbz	r5, 8000d08 <__udivmoddi4+0xb0>
 8000d04:	e9c5 0100 	strd	r0, r1, [r5]
 8000d08:	2100      	movs	r1, #0
 8000d0a:	4608      	mov	r0, r1
 8000d0c:	e7f5      	b.n	8000cfa <__udivmoddi4+0xa2>
 8000d0e:	fab3 f183 	clz	r1, r3
 8000d12:	2900      	cmp	r1, #0
 8000d14:	d146      	bne.n	8000da4 <__udivmoddi4+0x14c>
 8000d16:	4573      	cmp	r3, lr
 8000d18:	d302      	bcc.n	8000d20 <__udivmoddi4+0xc8>
 8000d1a:	4282      	cmp	r2, r0
 8000d1c:	f200 8105 	bhi.w	8000f2a <__udivmoddi4+0x2d2>
 8000d20:	1a84      	subs	r4, r0, r2
 8000d22:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d26:	2001      	movs	r0, #1
 8000d28:	4690      	mov	r8, r2
 8000d2a:	2d00      	cmp	r5, #0
 8000d2c:	d0e5      	beq.n	8000cfa <__udivmoddi4+0xa2>
 8000d2e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d32:	e7e2      	b.n	8000cfa <__udivmoddi4+0xa2>
 8000d34:	2a00      	cmp	r2, #0
 8000d36:	f000 8090 	beq.w	8000e5a <__udivmoddi4+0x202>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	2e00      	cmp	r6, #0
 8000d40:	f040 80a4 	bne.w	8000e8c <__udivmoddi4+0x234>
 8000d44:	1a8a      	subs	r2, r1, r2
 8000d46:	0c03      	lsrs	r3, r0, #16
 8000d48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d4c:	b280      	uxth	r0, r0
 8000d4e:	b2bc      	uxth	r4, r7
 8000d50:	2101      	movs	r1, #1
 8000d52:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d56:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d5e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d62:	429a      	cmp	r2, r3
 8000d64:	d907      	bls.n	8000d76 <__udivmoddi4+0x11e>
 8000d66:	18fb      	adds	r3, r7, r3
 8000d68:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d6c:	d202      	bcs.n	8000d74 <__udivmoddi4+0x11c>
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	f200 80e0 	bhi.w	8000f34 <__udivmoddi4+0x2dc>
 8000d74:	46c4      	mov	ip, r8
 8000d76:	1a9b      	subs	r3, r3, r2
 8000d78:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d7c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d80:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d84:	fb02 f404 	mul.w	r4, r2, r4
 8000d88:	429c      	cmp	r4, r3
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x144>
 8000d8c:	18fb      	adds	r3, r7, r3
 8000d8e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x142>
 8000d94:	429c      	cmp	r4, r3
 8000d96:	f200 80ca 	bhi.w	8000f2e <__udivmoddi4+0x2d6>
 8000d9a:	4602      	mov	r2, r0
 8000d9c:	1b1b      	subs	r3, r3, r4
 8000d9e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000da2:	e7a5      	b.n	8000cf0 <__udivmoddi4+0x98>
 8000da4:	f1c1 0620 	rsb	r6, r1, #32
 8000da8:	408b      	lsls	r3, r1
 8000daa:	fa22 f706 	lsr.w	r7, r2, r6
 8000dae:	431f      	orrs	r7, r3
 8000db0:	fa0e f401 	lsl.w	r4, lr, r1
 8000db4:	fa20 f306 	lsr.w	r3, r0, r6
 8000db8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dbc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000dc0:	4323      	orrs	r3, r4
 8000dc2:	fa00 f801 	lsl.w	r8, r0, r1
 8000dc6:	fa1f fc87 	uxth.w	ip, r7
 8000dca:	fbbe f0f9 	udiv	r0, lr, r9
 8000dce:	0c1c      	lsrs	r4, r3, #16
 8000dd0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000dd4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000dd8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ddc:	45a6      	cmp	lr, r4
 8000dde:	fa02 f201 	lsl.w	r2, r2, r1
 8000de2:	d909      	bls.n	8000df8 <__udivmoddi4+0x1a0>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dea:	f080 809c 	bcs.w	8000f26 <__udivmoddi4+0x2ce>
 8000dee:	45a6      	cmp	lr, r4
 8000df0:	f240 8099 	bls.w	8000f26 <__udivmoddi4+0x2ce>
 8000df4:	3802      	subs	r0, #2
 8000df6:	443c      	add	r4, r7
 8000df8:	eba4 040e 	sub.w	r4, r4, lr
 8000dfc:	fa1f fe83 	uxth.w	lr, r3
 8000e00:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e04:	fb09 4413 	mls	r4, r9, r3, r4
 8000e08:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e0c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e10:	45a4      	cmp	ip, r4
 8000e12:	d908      	bls.n	8000e26 <__udivmoddi4+0x1ce>
 8000e14:	193c      	adds	r4, r7, r4
 8000e16:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e1a:	f080 8082 	bcs.w	8000f22 <__udivmoddi4+0x2ca>
 8000e1e:	45a4      	cmp	ip, r4
 8000e20:	d97f      	bls.n	8000f22 <__udivmoddi4+0x2ca>
 8000e22:	3b02      	subs	r3, #2
 8000e24:	443c      	add	r4, r7
 8000e26:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e2a:	eba4 040c 	sub.w	r4, r4, ip
 8000e2e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e32:	4564      	cmp	r4, ip
 8000e34:	4673      	mov	r3, lr
 8000e36:	46e1      	mov	r9, ip
 8000e38:	d362      	bcc.n	8000f00 <__udivmoddi4+0x2a8>
 8000e3a:	d05f      	beq.n	8000efc <__udivmoddi4+0x2a4>
 8000e3c:	b15d      	cbz	r5, 8000e56 <__udivmoddi4+0x1fe>
 8000e3e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e42:	eb64 0409 	sbc.w	r4, r4, r9
 8000e46:	fa04 f606 	lsl.w	r6, r4, r6
 8000e4a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e4e:	431e      	orrs	r6, r3
 8000e50:	40cc      	lsrs	r4, r1
 8000e52:	e9c5 6400 	strd	r6, r4, [r5]
 8000e56:	2100      	movs	r1, #0
 8000e58:	e74f      	b.n	8000cfa <__udivmoddi4+0xa2>
 8000e5a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e5e:	0c01      	lsrs	r1, r0, #16
 8000e60:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e64:	b280      	uxth	r0, r0
 8000e66:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e6a:	463b      	mov	r3, r7
 8000e6c:	4638      	mov	r0, r7
 8000e6e:	463c      	mov	r4, r7
 8000e70:	46b8      	mov	r8, r7
 8000e72:	46be      	mov	lr, r7
 8000e74:	2620      	movs	r6, #32
 8000e76:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e7a:	eba2 0208 	sub.w	r2, r2, r8
 8000e7e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e82:	e766      	b.n	8000d52 <__udivmoddi4+0xfa>
 8000e84:	4601      	mov	r1, r0
 8000e86:	e718      	b.n	8000cba <__udivmoddi4+0x62>
 8000e88:	4610      	mov	r0, r2
 8000e8a:	e72c      	b.n	8000ce6 <__udivmoddi4+0x8e>
 8000e8c:	f1c6 0220 	rsb	r2, r6, #32
 8000e90:	fa2e f302 	lsr.w	r3, lr, r2
 8000e94:	40b7      	lsls	r7, r6
 8000e96:	40b1      	lsls	r1, r6
 8000e98:	fa20 f202 	lsr.w	r2, r0, r2
 8000e9c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ea0:	430a      	orrs	r2, r1
 8000ea2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ea6:	b2bc      	uxth	r4, r7
 8000ea8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000eac:	0c11      	lsrs	r1, r2, #16
 8000eae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb2:	fb08 f904 	mul.w	r9, r8, r4
 8000eb6:	40b0      	lsls	r0, r6
 8000eb8:	4589      	cmp	r9, r1
 8000eba:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ebe:	b280      	uxth	r0, r0
 8000ec0:	d93e      	bls.n	8000f40 <__udivmoddi4+0x2e8>
 8000ec2:	1879      	adds	r1, r7, r1
 8000ec4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ec8:	d201      	bcs.n	8000ece <__udivmoddi4+0x276>
 8000eca:	4589      	cmp	r9, r1
 8000ecc:	d81f      	bhi.n	8000f0e <__udivmoddi4+0x2b6>
 8000ece:	eba1 0109 	sub.w	r1, r1, r9
 8000ed2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ed6:	fb09 f804 	mul.w	r8, r9, r4
 8000eda:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ede:	b292      	uxth	r2, r2
 8000ee0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ee4:	4542      	cmp	r2, r8
 8000ee6:	d229      	bcs.n	8000f3c <__udivmoddi4+0x2e4>
 8000ee8:	18ba      	adds	r2, r7, r2
 8000eea:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eee:	d2c4      	bcs.n	8000e7a <__udivmoddi4+0x222>
 8000ef0:	4542      	cmp	r2, r8
 8000ef2:	d2c2      	bcs.n	8000e7a <__udivmoddi4+0x222>
 8000ef4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ef8:	443a      	add	r2, r7
 8000efa:	e7be      	b.n	8000e7a <__udivmoddi4+0x222>
 8000efc:	45f0      	cmp	r8, lr
 8000efe:	d29d      	bcs.n	8000e3c <__udivmoddi4+0x1e4>
 8000f00:	ebbe 0302 	subs.w	r3, lr, r2
 8000f04:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f08:	3801      	subs	r0, #1
 8000f0a:	46e1      	mov	r9, ip
 8000f0c:	e796      	b.n	8000e3c <__udivmoddi4+0x1e4>
 8000f0e:	eba7 0909 	sub.w	r9, r7, r9
 8000f12:	4449      	add	r1, r9
 8000f14:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f18:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1c:	fb09 f804 	mul.w	r8, r9, r4
 8000f20:	e7db      	b.n	8000eda <__udivmoddi4+0x282>
 8000f22:	4673      	mov	r3, lr
 8000f24:	e77f      	b.n	8000e26 <__udivmoddi4+0x1ce>
 8000f26:	4650      	mov	r0, sl
 8000f28:	e766      	b.n	8000df8 <__udivmoddi4+0x1a0>
 8000f2a:	4608      	mov	r0, r1
 8000f2c:	e6fd      	b.n	8000d2a <__udivmoddi4+0xd2>
 8000f2e:	443b      	add	r3, r7
 8000f30:	3a02      	subs	r2, #2
 8000f32:	e733      	b.n	8000d9c <__udivmoddi4+0x144>
 8000f34:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f38:	443b      	add	r3, r7
 8000f3a:	e71c      	b.n	8000d76 <__udivmoddi4+0x11e>
 8000f3c:	4649      	mov	r1, r9
 8000f3e:	e79c      	b.n	8000e7a <__udivmoddi4+0x222>
 8000f40:	eba1 0109 	sub.w	r1, r1, r9
 8000f44:	46c4      	mov	ip, r8
 8000f46:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f4a:	fb09 f804 	mul.w	r8, r9, r4
 8000f4e:	e7c4      	b.n	8000eda <__udivmoddi4+0x282>

08000f50 <__aeabi_idiv0>:
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop

08000f54 <BH1750_Init>:
#define BH1750_POWER_ON 0x01
#define BH1750_RESET 0x07
#define BH1750_CONT_H_RES 0x10

void BH1750_Init(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
    uint8_t cmd;
    cmd = BH1750_POWER_ON;
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	71fb      	strb	r3, [r7, #7]
    I2C1_WriteMulti(BH1750_ADDR, 0xFF, &cmd, 1);
 8000f5e:	1dfa      	adds	r2, r7, #7
 8000f60:	2301      	movs	r3, #1
 8000f62:	21ff      	movs	r1, #255	@ 0xff
 8000f64:	205c      	movs	r0, #92	@ 0x5c
 8000f66:	f000 fe57 	bl	8001c18 <I2C1_WriteMulti>
    cmd = BH1750_RESET;
 8000f6a:	2307      	movs	r3, #7
 8000f6c:	71fb      	strb	r3, [r7, #7]
    I2C1_WriteMulti(BH1750_ADDR, 0xFF, &cmd, 1);
 8000f6e:	1dfa      	adds	r2, r7, #7
 8000f70:	2301      	movs	r3, #1
 8000f72:	21ff      	movs	r1, #255	@ 0xff
 8000f74:	205c      	movs	r0, #92	@ 0x5c
 8000f76:	f000 fe4f 	bl	8001c18 <I2C1_WriteMulti>
    cmd = BH1750_CONT_H_RES;
 8000f7a:	2310      	movs	r3, #16
 8000f7c:	71fb      	strb	r3, [r7, #7]
    I2C1_WriteMulti(BH1750_ADDR, 0xFF, &cmd, 1);
 8000f7e:	1dfa      	adds	r2, r7, #7
 8000f80:	2301      	movs	r3, #1
 8000f82:	21ff      	movs	r1, #255	@ 0xff
 8000f84:	205c      	movs	r0, #92	@ 0x5c
 8000f86:	f000 fe47 	bl	8001c18 <I2C1_WriteMulti>
}
 8000f8a:	bf00      	nop
 8000f8c:	3708      	adds	r7, #8
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}
	...

08000f94 <BH1750_Read>:

float BH1750_Read(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b084      	sub	sp, #16
 8000f98:	af00      	add	r7, sp, #0
    uint8_t data[2];
    I2C1_ReadMulti(BH1750_ADDR, 0xFF, data, 2);
 8000f9a:	1d3a      	adds	r2, r7, #4
 8000f9c:	2302      	movs	r3, #2
 8000f9e:	21ff      	movs	r1, #255	@ 0xff
 8000fa0:	205c      	movs	r0, #92	@ 0x5c
 8000fa2:	f000 fe83 	bl	8001cac <I2C1_ReadMulti>
    uint16_t raw = (data[0] << 8) | data[1];
 8000fa6:	793b      	ldrb	r3, [r7, #4]
 8000fa8:	b21b      	sxth	r3, r3
 8000faa:	021b      	lsls	r3, r3, #8
 8000fac:	b21a      	sxth	r2, r3
 8000fae:	797b      	ldrb	r3, [r7, #5]
 8000fb0:	b21b      	sxth	r3, r3
 8000fb2:	4313      	orrs	r3, r2
 8000fb4:	b21b      	sxth	r3, r3
 8000fb6:	81fb      	strh	r3, [r7, #14]
    float lux = raw / 1.2f;
 8000fb8:	89fb      	ldrh	r3, [r7, #14]
 8000fba:	ee07 3a90 	vmov	s15, r3
 8000fbe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000fc2:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8000fe0 <BH1750_Read+0x4c>
 8000fc6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fca:	edc7 7a02 	vstr	s15, [r7, #8]
    return lux;
 8000fce:	68bb      	ldr	r3, [r7, #8]
 8000fd0:	ee07 3a90 	vmov	s15, r3
}
 8000fd4:	eeb0 0a67 	vmov.f32	s0, s15
 8000fd8:	3710      	adds	r7, #16
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	3f99999a 	.word	0x3f99999a

08000fe4 <BME280_ReadCalib>:

static BME280_CalibData calib;
static int32_t t_fine;

void BME280_ReadCalib(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b08a      	sub	sp, #40	@ 0x28
 8000fe8:	af00      	add	r7, sp, #0
    uint8_t buf1[26];
    uint8_t buf2[7];

    I2C1_ReadMulti(BME280_ADDR, 0x88, buf1, 26);
 8000fea:	f107 020c 	add.w	r2, r7, #12
 8000fee:	231a      	movs	r3, #26
 8000ff0:	2188      	movs	r1, #136	@ 0x88
 8000ff2:	2076      	movs	r0, #118	@ 0x76
 8000ff4:	f000 fe5a 	bl	8001cac <I2C1_ReadMulti>
    I2C1_ReadMulti(BME280_ADDR, 0xE1, buf2, 7);
 8000ff8:	1d3a      	adds	r2, r7, #4
 8000ffa:	2307      	movs	r3, #7
 8000ffc:	21e1      	movs	r1, #225	@ 0xe1
 8000ffe:	2076      	movs	r0, #118	@ 0x76
 8001000:	f000 fe54 	bl	8001cac <I2C1_ReadMulti>

    // Temperature
    calib.dig_T1 = (buf1[1] << 8) | buf1[0];
 8001004:	7b7b      	ldrb	r3, [r7, #13]
 8001006:	b21b      	sxth	r3, r3
 8001008:	021b      	lsls	r3, r3, #8
 800100a:	b21a      	sxth	r2, r3
 800100c:	7b3b      	ldrb	r3, [r7, #12]
 800100e:	b21b      	sxth	r3, r3
 8001010:	4313      	orrs	r3, r2
 8001012:	b21b      	sxth	r3, r3
 8001014:	b29a      	uxth	r2, r3
 8001016:	4b54      	ldr	r3, [pc, #336]	@ (8001168 <BME280_ReadCalib+0x184>)
 8001018:	801a      	strh	r2, [r3, #0]
    calib.dig_T2 = (int16_t)((buf1[3] << 8) | buf1[2]);
 800101a:	7bfb      	ldrb	r3, [r7, #15]
 800101c:	b21b      	sxth	r3, r3
 800101e:	021b      	lsls	r3, r3, #8
 8001020:	b21a      	sxth	r2, r3
 8001022:	7bbb      	ldrb	r3, [r7, #14]
 8001024:	b21b      	sxth	r3, r3
 8001026:	4313      	orrs	r3, r2
 8001028:	b21a      	sxth	r2, r3
 800102a:	4b4f      	ldr	r3, [pc, #316]	@ (8001168 <BME280_ReadCalib+0x184>)
 800102c:	805a      	strh	r2, [r3, #2]
    calib.dig_T3 = (int16_t)((buf1[5] << 8) | buf1[4]);
 800102e:	7c7b      	ldrb	r3, [r7, #17]
 8001030:	b21b      	sxth	r3, r3
 8001032:	021b      	lsls	r3, r3, #8
 8001034:	b21a      	sxth	r2, r3
 8001036:	7c3b      	ldrb	r3, [r7, #16]
 8001038:	b21b      	sxth	r3, r3
 800103a:	4313      	orrs	r3, r2
 800103c:	b21a      	sxth	r2, r3
 800103e:	4b4a      	ldr	r3, [pc, #296]	@ (8001168 <BME280_ReadCalib+0x184>)
 8001040:	809a      	strh	r2, [r3, #4]

    // Pressure
    calib.dig_P1 = (buf1[7] << 8) | buf1[6];
 8001042:	7cfb      	ldrb	r3, [r7, #19]
 8001044:	b21b      	sxth	r3, r3
 8001046:	021b      	lsls	r3, r3, #8
 8001048:	b21a      	sxth	r2, r3
 800104a:	7cbb      	ldrb	r3, [r7, #18]
 800104c:	b21b      	sxth	r3, r3
 800104e:	4313      	orrs	r3, r2
 8001050:	b21b      	sxth	r3, r3
 8001052:	b29a      	uxth	r2, r3
 8001054:	4b44      	ldr	r3, [pc, #272]	@ (8001168 <BME280_ReadCalib+0x184>)
 8001056:	80da      	strh	r2, [r3, #6]
    calib.dig_P2 = (int16_t)((buf1[9] << 8) | buf1[8]);
 8001058:	7d7b      	ldrb	r3, [r7, #21]
 800105a:	b21b      	sxth	r3, r3
 800105c:	021b      	lsls	r3, r3, #8
 800105e:	b21a      	sxth	r2, r3
 8001060:	7d3b      	ldrb	r3, [r7, #20]
 8001062:	b21b      	sxth	r3, r3
 8001064:	4313      	orrs	r3, r2
 8001066:	b21a      	sxth	r2, r3
 8001068:	4b3f      	ldr	r3, [pc, #252]	@ (8001168 <BME280_ReadCalib+0x184>)
 800106a:	811a      	strh	r2, [r3, #8]
    calib.dig_P3 = (int16_t)((buf1[11] << 8) | buf1[10]);
 800106c:	7dfb      	ldrb	r3, [r7, #23]
 800106e:	b21b      	sxth	r3, r3
 8001070:	021b      	lsls	r3, r3, #8
 8001072:	b21a      	sxth	r2, r3
 8001074:	7dbb      	ldrb	r3, [r7, #22]
 8001076:	b21b      	sxth	r3, r3
 8001078:	4313      	orrs	r3, r2
 800107a:	b21a      	sxth	r2, r3
 800107c:	4b3a      	ldr	r3, [pc, #232]	@ (8001168 <BME280_ReadCalib+0x184>)
 800107e:	815a      	strh	r2, [r3, #10]
    calib.dig_P4 = (int16_t)((buf1[13] << 8) | buf1[12]);
 8001080:	7e7b      	ldrb	r3, [r7, #25]
 8001082:	b21b      	sxth	r3, r3
 8001084:	021b      	lsls	r3, r3, #8
 8001086:	b21a      	sxth	r2, r3
 8001088:	7e3b      	ldrb	r3, [r7, #24]
 800108a:	b21b      	sxth	r3, r3
 800108c:	4313      	orrs	r3, r2
 800108e:	b21a      	sxth	r2, r3
 8001090:	4b35      	ldr	r3, [pc, #212]	@ (8001168 <BME280_ReadCalib+0x184>)
 8001092:	819a      	strh	r2, [r3, #12]
    calib.dig_P5 = (int16_t)((buf1[15] << 8) | buf1[14]);
 8001094:	7efb      	ldrb	r3, [r7, #27]
 8001096:	b21b      	sxth	r3, r3
 8001098:	021b      	lsls	r3, r3, #8
 800109a:	b21a      	sxth	r2, r3
 800109c:	7ebb      	ldrb	r3, [r7, #26]
 800109e:	b21b      	sxth	r3, r3
 80010a0:	4313      	orrs	r3, r2
 80010a2:	b21a      	sxth	r2, r3
 80010a4:	4b30      	ldr	r3, [pc, #192]	@ (8001168 <BME280_ReadCalib+0x184>)
 80010a6:	81da      	strh	r2, [r3, #14]
    calib.dig_P6 = (int16_t)((buf1[17] << 8) | buf1[16]);
 80010a8:	7f7b      	ldrb	r3, [r7, #29]
 80010aa:	b21b      	sxth	r3, r3
 80010ac:	021b      	lsls	r3, r3, #8
 80010ae:	b21a      	sxth	r2, r3
 80010b0:	7f3b      	ldrb	r3, [r7, #28]
 80010b2:	b21b      	sxth	r3, r3
 80010b4:	4313      	orrs	r3, r2
 80010b6:	b21a      	sxth	r2, r3
 80010b8:	4b2b      	ldr	r3, [pc, #172]	@ (8001168 <BME280_ReadCalib+0x184>)
 80010ba:	821a      	strh	r2, [r3, #16]
    calib.dig_P7 = (int16_t)((buf1[19] << 8) | buf1[18]);
 80010bc:	7ffb      	ldrb	r3, [r7, #31]
 80010be:	b21b      	sxth	r3, r3
 80010c0:	021b      	lsls	r3, r3, #8
 80010c2:	b21a      	sxth	r2, r3
 80010c4:	7fbb      	ldrb	r3, [r7, #30]
 80010c6:	b21b      	sxth	r3, r3
 80010c8:	4313      	orrs	r3, r2
 80010ca:	b21a      	sxth	r2, r3
 80010cc:	4b26      	ldr	r3, [pc, #152]	@ (8001168 <BME280_ReadCalib+0x184>)
 80010ce:	825a      	strh	r2, [r3, #18]
    calib.dig_P8 = (int16_t)((buf1[21] << 8) | buf1[20]);
 80010d0:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80010d4:	b21b      	sxth	r3, r3
 80010d6:	021b      	lsls	r3, r3, #8
 80010d8:	b21a      	sxth	r2, r3
 80010da:	f897 3020 	ldrb.w	r3, [r7, #32]
 80010de:	b21b      	sxth	r3, r3
 80010e0:	4313      	orrs	r3, r2
 80010e2:	b21a      	sxth	r2, r3
 80010e4:	4b20      	ldr	r3, [pc, #128]	@ (8001168 <BME280_ReadCalib+0x184>)
 80010e6:	829a      	strh	r2, [r3, #20]
    calib.dig_P9 = (int16_t)((buf1[23] << 8) | buf1[22]);
 80010e8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80010ec:	b21b      	sxth	r3, r3
 80010ee:	021b      	lsls	r3, r3, #8
 80010f0:	b21a      	sxth	r2, r3
 80010f2:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80010f6:	b21b      	sxth	r3, r3
 80010f8:	4313      	orrs	r3, r2
 80010fa:	b21a      	sxth	r2, r3
 80010fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001168 <BME280_ReadCalib+0x184>)
 80010fe:	82da      	strh	r2, [r3, #22]

    calib.dig_H1 = buf1[25];
 8001100:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8001104:	4b18      	ldr	r3, [pc, #96]	@ (8001168 <BME280_ReadCalib+0x184>)
 8001106:	761a      	strb	r2, [r3, #24]
    calib.dig_H2 = (int16_t)((buf2[1] << 8) | buf2[0]);
 8001108:	797b      	ldrb	r3, [r7, #5]
 800110a:	b21b      	sxth	r3, r3
 800110c:	021b      	lsls	r3, r3, #8
 800110e:	b21a      	sxth	r2, r3
 8001110:	793b      	ldrb	r3, [r7, #4]
 8001112:	b21b      	sxth	r3, r3
 8001114:	4313      	orrs	r3, r2
 8001116:	b21a      	sxth	r2, r3
 8001118:	4b13      	ldr	r3, [pc, #76]	@ (8001168 <BME280_ReadCalib+0x184>)
 800111a:	835a      	strh	r2, [r3, #26]
    calib.dig_H3 = buf2[2];
 800111c:	79ba      	ldrb	r2, [r7, #6]
 800111e:	4b12      	ldr	r3, [pc, #72]	@ (8001168 <BME280_ReadCalib+0x184>)
 8001120:	771a      	strb	r2, [r3, #28]
    calib.dig_H4 = (int16_t)((buf2[3] << 4) | (buf2[4] & 0x0F));
 8001122:	79fb      	ldrb	r3, [r7, #7]
 8001124:	b21b      	sxth	r3, r3
 8001126:	011b      	lsls	r3, r3, #4
 8001128:	b21a      	sxth	r2, r3
 800112a:	7a3b      	ldrb	r3, [r7, #8]
 800112c:	b21b      	sxth	r3, r3
 800112e:	f003 030f 	and.w	r3, r3, #15
 8001132:	b21b      	sxth	r3, r3
 8001134:	4313      	orrs	r3, r2
 8001136:	b21a      	sxth	r2, r3
 8001138:	4b0b      	ldr	r3, [pc, #44]	@ (8001168 <BME280_ReadCalib+0x184>)
 800113a:	83da      	strh	r2, [r3, #30]
    calib.dig_H5 = (int16_t)((buf2[5] << 4) | (buf2[4] >> 4));
 800113c:	7a7b      	ldrb	r3, [r7, #9]
 800113e:	b21b      	sxth	r3, r3
 8001140:	011b      	lsls	r3, r3, #4
 8001142:	b21a      	sxth	r2, r3
 8001144:	7a3b      	ldrb	r3, [r7, #8]
 8001146:	091b      	lsrs	r3, r3, #4
 8001148:	b2db      	uxtb	r3, r3
 800114a:	b21b      	sxth	r3, r3
 800114c:	4313      	orrs	r3, r2
 800114e:	b21a      	sxth	r2, r3
 8001150:	4b05      	ldr	r3, [pc, #20]	@ (8001168 <BME280_ReadCalib+0x184>)
 8001152:	841a      	strh	r2, [r3, #32]
    calib.dig_H6 = (int8_t)buf2[6];
 8001154:	7abb      	ldrb	r3, [r7, #10]
 8001156:	b25a      	sxtb	r2, r3
 8001158:	4b03      	ldr	r3, [pc, #12]	@ (8001168 <BME280_ReadCalib+0x184>)
 800115a:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 800115e:	bf00      	nop
 8001160:	3728      	adds	r7, #40	@ 0x28
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	200001e8 	.word	0x200001e8

0800116c <BME280_Init>:


void BME280_Init(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b082      	sub	sp, #8
 8001170:	af00      	add	r7, sp, #0
    uint8_t data;

    // Reset
    data = 0xB6;
 8001172:	23b6      	movs	r3, #182	@ 0xb6
 8001174:	71fb      	strb	r3, [r7, #7]
    I2C1_WriteMulti(BME280_ADDR, BME280_RESET, &data, 1);
 8001176:	1dfa      	adds	r2, r7, #7
 8001178:	2301      	movs	r3, #1
 800117a:	21e0      	movs	r1, #224	@ 0xe0
 800117c:	2076      	movs	r0, #118	@ 0x76
 800117e:	f000 fd4b 	bl	8001c18 <I2C1_WriteMulti>
    for (volatile int i = 0; i < 50000; i++);
 8001182:	2300      	movs	r3, #0
 8001184:	603b      	str	r3, [r7, #0]
 8001186:	e002      	b.n	800118e <BME280_Init+0x22>
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	3301      	adds	r3, #1
 800118c:	603b      	str	r3, [r7, #0]
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8001194:	4293      	cmp	r3, r2
 8001196:	ddf7      	ble.n	8001188 <BME280_Init+0x1c>

    // Humidity oversampling x1
    data = 0x01;
 8001198:	2301      	movs	r3, #1
 800119a:	71fb      	strb	r3, [r7, #7]
    I2C1_WriteMulti(BME280_ADDR, BME280_CTRL_HUM, &data, 1);
 800119c:	1dfa      	adds	r2, r7, #7
 800119e:	2301      	movs	r3, #1
 80011a0:	21f2      	movs	r1, #242	@ 0xf2
 80011a2:	2076      	movs	r0, #118	@ 0x76
 80011a4:	f000 fd38 	bl	8001c18 <I2C1_WriteMulti>

    // Pressure/Temp oversampling x1, mode = normal
    data = 0x27;
 80011a8:	2327      	movs	r3, #39	@ 0x27
 80011aa:	71fb      	strb	r3, [r7, #7]
    I2C1_WriteMulti(BME280_ADDR, BME280_CTRL_MEAS, &data, 1);
 80011ac:	1dfa      	adds	r2, r7, #7
 80011ae:	2301      	movs	r3, #1
 80011b0:	21f4      	movs	r1, #244	@ 0xf4
 80011b2:	2076      	movs	r0, #118	@ 0x76
 80011b4:	f000 fd30 	bl	8001c18 <I2C1_WriteMulti>

    // Config (standby 0.5ms, filter off)
    data = 0x00;
 80011b8:	2300      	movs	r3, #0
 80011ba:	71fb      	strb	r3, [r7, #7]
    I2C1_WriteMulti(BME280_ADDR, BME280_CONFIG, &data, 1);
 80011bc:	1dfa      	adds	r2, r7, #7
 80011be:	2301      	movs	r3, #1
 80011c0:	21f5      	movs	r1, #245	@ 0xf5
 80011c2:	2076      	movs	r0, #118	@ 0x76
 80011c4:	f000 fd28 	bl	8001c18 <I2C1_WriteMulti>

    // Read calibration
    BME280_ReadCalib();
 80011c8:	f7ff ff0c 	bl	8000fe4 <BME280_ReadCalib>
}
 80011cc:	bf00      	nop
 80011ce:	3708      	adds	r7, #8
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}

080011d4 <compensate_T>:
    I2C1_ReadMulti(BME280_ADDR, BME280_ID_REG, &id, 1);
    return (id == 0x60);
}

int32_t compensate_T(int32_t adc_T)
{
 80011d4:	b480      	push	{r7}
 80011d6:	b087      	sub	sp, #28
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
    int32_t var1, var2, T;
    var1 = ((((adc_T >> 3) - ((int32_t)calib.dig_T1 << 1))) * ((int32_t)calib.dig_T2)) >> 11;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	10da      	asrs	r2, r3, #3
 80011e0:	4b19      	ldr	r3, [pc, #100]	@ (8001248 <compensate_T+0x74>)
 80011e2:	881b      	ldrh	r3, [r3, #0]
 80011e4:	005b      	lsls	r3, r3, #1
 80011e6:	1ad3      	subs	r3, r2, r3
 80011e8:	4a17      	ldr	r2, [pc, #92]	@ (8001248 <compensate_T+0x74>)
 80011ea:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 80011ee:	fb02 f303 	mul.w	r3, r2, r3
 80011f2:	12db      	asrs	r3, r3, #11
 80011f4:	617b      	str	r3, [r7, #20]
    var2 = (((((adc_T >> 4) - ((int32_t)calib.dig_T1)) * ((adc_T >> 4) - ((int32_t)calib.dig_T1))) >> 12) *
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	111b      	asrs	r3, r3, #4
 80011fa:	4a13      	ldr	r2, [pc, #76]	@ (8001248 <compensate_T+0x74>)
 80011fc:	8812      	ldrh	r2, [r2, #0]
 80011fe:	1a9b      	subs	r3, r3, r2
 8001200:	687a      	ldr	r2, [r7, #4]
 8001202:	1112      	asrs	r2, r2, #4
 8001204:	4910      	ldr	r1, [pc, #64]	@ (8001248 <compensate_T+0x74>)
 8001206:	8809      	ldrh	r1, [r1, #0]
 8001208:	1a52      	subs	r2, r2, r1
 800120a:	fb02 f303 	mul.w	r3, r2, r3
 800120e:	131b      	asrs	r3, r3, #12
            ((int32_t)calib.dig_T3)) >> 14;
 8001210:	4a0d      	ldr	r2, [pc, #52]	@ (8001248 <compensate_T+0x74>)
 8001212:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
    var2 = (((((adc_T >> 4) - ((int32_t)calib.dig_T1)) * ((adc_T >> 4) - ((int32_t)calib.dig_T1))) >> 12) *
 8001216:	fb02 f303 	mul.w	r3, r2, r3
 800121a:	139b      	asrs	r3, r3, #14
 800121c:	613b      	str	r3, [r7, #16]
    t_fine = var1 + var2;
 800121e:	697a      	ldr	r2, [r7, #20]
 8001220:	693b      	ldr	r3, [r7, #16]
 8001222:	4413      	add	r3, r2
 8001224:	4a09      	ldr	r2, [pc, #36]	@ (800124c <compensate_T+0x78>)
 8001226:	6013      	str	r3, [r2, #0]
    T = (t_fine * 5 + 128) >> 8;
 8001228:	4b08      	ldr	r3, [pc, #32]	@ (800124c <compensate_T+0x78>)
 800122a:	681a      	ldr	r2, [r3, #0]
 800122c:	4613      	mov	r3, r2
 800122e:	009b      	lsls	r3, r3, #2
 8001230:	4413      	add	r3, r2
 8001232:	3380      	adds	r3, #128	@ 0x80
 8001234:	121b      	asrs	r3, r3, #8
 8001236:	60fb      	str	r3, [r7, #12]
    return T;
 8001238:	68fb      	ldr	r3, [r7, #12]
}
 800123a:	4618      	mov	r0, r3
 800123c:	371c      	adds	r7, #28
 800123e:	46bd      	mov	sp, r7
 8001240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001244:	4770      	bx	lr
 8001246:	bf00      	nop
 8001248:	200001e8 	.word	0x200001e8
 800124c:	2000020c 	.word	0x2000020c

08001250 <compensate_P>:

uint32_t compensate_P(int32_t adc_P)
{
 8001250:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001254:	b0ca      	sub	sp, #296	@ 0x128
 8001256:	af00      	add	r7, sp, #0
 8001258:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
    int64_t var1, var2, p;
    var1 = ((int64_t)t_fine) - 128000;
 800125c:	4baf      	ldr	r3, [pc, #700]	@ (800151c <compensate_P+0x2cc>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	17da      	asrs	r2, r3, #31
 8001262:	461c      	mov	r4, r3
 8001264:	4615      	mov	r5, r2
 8001266:	f5b4 3afa 	subs.w	sl, r4, #128000	@ 0x1f400
 800126a:	f145 3bff 	adc.w	fp, r5, #4294967295
 800126e:	e9c7 ab48 	strd	sl, fp, [r7, #288]	@ 0x120
    var2 = var1 * var1 * (int64_t)calib.dig_P6;
 8001272:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001276:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800127a:	fb03 f102 	mul.w	r1, r3, r2
 800127e:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001282:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001286:	fb02 f303 	mul.w	r3, r2, r3
 800128a:	18ca      	adds	r2, r1, r3
 800128c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001290:	fba3 8903 	umull	r8, r9, r3, r3
 8001294:	eb02 0309 	add.w	r3, r2, r9
 8001298:	4699      	mov	r9, r3
 800129a:	4ba1      	ldr	r3, [pc, #644]	@ (8001520 <compensate_P+0x2d0>)
 800129c:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80012a0:	b21b      	sxth	r3, r3
 80012a2:	17da      	asrs	r2, r3, #31
 80012a4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80012a8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80012ac:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 80012b0:	4603      	mov	r3, r0
 80012b2:	fb03 f209 	mul.w	r2, r3, r9
 80012b6:	460b      	mov	r3, r1
 80012b8:	fb08 f303 	mul.w	r3, r8, r3
 80012bc:	4413      	add	r3, r2
 80012be:	4602      	mov	r2, r0
 80012c0:	fba8 1202 	umull	r1, r2, r8, r2
 80012c4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80012c8:	460a      	mov	r2, r1
 80012ca:	f8c7 20c0 	str.w	r2, [r7, #192]	@ 0xc0
 80012ce:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80012d2:	4413      	add	r3, r2
 80012d4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80012d8:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	@ 0xc0
 80012dc:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
 80012e0:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    var2 = var2 + ((var1 * (int64_t)calib.dig_P5) << 17);
 80012e4:	4b8e      	ldr	r3, [pc, #568]	@ (8001520 <compensate_P+0x2d0>)
 80012e6:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80012ea:	b21b      	sxth	r3, r3
 80012ec:	17da      	asrs	r2, r3, #31
 80012ee:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80012f2:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 80012f6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80012fa:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 80012fe:	462a      	mov	r2, r5
 8001300:	fb02 f203 	mul.w	r2, r2, r3
 8001304:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001308:	4621      	mov	r1, r4
 800130a:	fb01 f303 	mul.w	r3, r1, r3
 800130e:	441a      	add	r2, r3
 8001310:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001314:	4621      	mov	r1, r4
 8001316:	fba3 1301 	umull	r1, r3, r3, r1
 800131a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800131e:	460b      	mov	r3, r1
 8001320:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8001324:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001328:	18d3      	adds	r3, r2, r3
 800132a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800132e:	f04f 0000 	mov.w	r0, #0
 8001332:	f04f 0100 	mov.w	r1, #0
 8001336:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 800133a:	462b      	mov	r3, r5
 800133c:	0459      	lsls	r1, r3, #17
 800133e:	4623      	mov	r3, r4
 8001340:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 8001344:	4623      	mov	r3, r4
 8001346:	0458      	lsls	r0, r3, #17
 8001348:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800134c:	1814      	adds	r4, r2, r0
 800134e:	643c      	str	r4, [r7, #64]	@ 0x40
 8001350:	414b      	adcs	r3, r1
 8001352:	647b      	str	r3, [r7, #68]	@ 0x44
 8001354:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8001358:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    var2 = var2 + (((int64_t)calib.dig_P4) << 35);
 800135c:	4b70      	ldr	r3, [pc, #448]	@ (8001520 <compensate_P+0x2d0>)
 800135e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001362:	b21b      	sxth	r3, r3
 8001364:	17da      	asrs	r2, r3, #31
 8001366:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800136a:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800136e:	f04f 0000 	mov.w	r0, #0
 8001372:	f04f 0100 	mov.w	r1, #0
 8001376:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800137a:	00d9      	lsls	r1, r3, #3
 800137c:	2000      	movs	r0, #0
 800137e:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001382:	1814      	adds	r4, r2, r0
 8001384:	63bc      	str	r4, [r7, #56]	@ 0x38
 8001386:	414b      	adcs	r3, r1
 8001388:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800138a:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 800138e:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    var1 = ((var1 * var1 * (int64_t)calib.dig_P3) >> 8) + ((var1 * (int64_t)calib.dig_P2) << 12);
 8001392:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001396:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800139a:	fb03 f102 	mul.w	r1, r3, r2
 800139e:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 80013a2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80013a6:	fb02 f303 	mul.w	r3, r2, r3
 80013aa:	18ca      	adds	r2, r1, r3
 80013ac:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80013b0:	fba3 1303 	umull	r1, r3, r3, r3
 80013b4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80013b8:	460b      	mov	r3, r1
 80013ba:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80013be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80013c2:	18d3      	adds	r3, r2, r3
 80013c4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80013c8:	4b55      	ldr	r3, [pc, #340]	@ (8001520 <compensate_P+0x2d0>)
 80013ca:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80013ce:	b21b      	sxth	r3, r3
 80013d0:	17da      	asrs	r2, r3, #31
 80013d2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80013d6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80013da:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 80013de:	462b      	mov	r3, r5
 80013e0:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80013e4:	4642      	mov	r2, r8
 80013e6:	fb02 f203 	mul.w	r2, r2, r3
 80013ea:	464b      	mov	r3, r9
 80013ec:	4621      	mov	r1, r4
 80013ee:	fb01 f303 	mul.w	r3, r1, r3
 80013f2:	4413      	add	r3, r2
 80013f4:	4622      	mov	r2, r4
 80013f6:	4641      	mov	r1, r8
 80013f8:	fba2 1201 	umull	r1, r2, r2, r1
 80013fc:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8001400:	460a      	mov	r2, r1
 8001402:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 8001406:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 800140a:	4413      	add	r3, r2
 800140c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8001410:	f04f 0000 	mov.w	r0, #0
 8001414:	f04f 0100 	mov.w	r1, #0
 8001418:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 800141c:	4623      	mov	r3, r4
 800141e:	0a18      	lsrs	r0, r3, #8
 8001420:	462b      	mov	r3, r5
 8001422:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001426:	462b      	mov	r3, r5
 8001428:	1219      	asrs	r1, r3, #8
 800142a:	4b3d      	ldr	r3, [pc, #244]	@ (8001520 <compensate_P+0x2d0>)
 800142c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001430:	b21b      	sxth	r3, r3
 8001432:	17da      	asrs	r2, r3, #31
 8001434:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001438:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800143c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001440:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	@ 0x98
 8001444:	464a      	mov	r2, r9
 8001446:	fb02 f203 	mul.w	r2, r2, r3
 800144a:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800144e:	4644      	mov	r4, r8
 8001450:	fb04 f303 	mul.w	r3, r4, r3
 8001454:	441a      	add	r2, r3
 8001456:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800145a:	4644      	mov	r4, r8
 800145c:	fba3 4304 	umull	r4, r3, r3, r4
 8001460:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001464:	4623      	mov	r3, r4
 8001466:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800146a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800146e:	18d3      	adds	r3, r2, r3
 8001470:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001474:	f04f 0200 	mov.w	r2, #0
 8001478:	f04f 0300 	mov.w	r3, #0
 800147c:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 8001480:	464c      	mov	r4, r9
 8001482:	0323      	lsls	r3, r4, #12
 8001484:	4644      	mov	r4, r8
 8001486:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 800148a:	4644      	mov	r4, r8
 800148c:	0322      	lsls	r2, r4, #12
 800148e:	1884      	adds	r4, r0, r2
 8001490:	633c      	str	r4, [r7, #48]	@ 0x30
 8001492:	eb41 0303 	adc.w	r3, r1, r3
 8001496:	637b      	str	r3, [r7, #52]	@ 0x34
 8001498:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 800149c:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    var1 = (((((int64_t)1) << 47) + var1)) * ((int64_t)calib.dig_P1) >> 33;
 80014a0:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80014a4:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 80014a8:	f8c7 1094 	str.w	r1, [r7, #148]	@ 0x94
 80014ac:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 80014b0:	4b1b      	ldr	r3, [pc, #108]	@ (8001520 <compensate_P+0x2d0>)
 80014b2:	88db      	ldrh	r3, [r3, #6]
 80014b4:	b29b      	uxth	r3, r3
 80014b6:	2200      	movs	r2, #0
 80014b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80014bc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80014c0:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80014c4:	462b      	mov	r3, r5
 80014c6:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80014ca:	4642      	mov	r2, r8
 80014cc:	fb02 f203 	mul.w	r2, r2, r3
 80014d0:	464b      	mov	r3, r9
 80014d2:	4621      	mov	r1, r4
 80014d4:	fb01 f303 	mul.w	r3, r1, r3
 80014d8:	4413      	add	r3, r2
 80014da:	4622      	mov	r2, r4
 80014dc:	4641      	mov	r1, r8
 80014de:	fba2 1201 	umull	r1, r2, r2, r1
 80014e2:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 80014e6:	460a      	mov	r2, r1
 80014e8:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 80014ec:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80014f0:	4413      	add	r3, r2
 80014f2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80014f6:	f04f 0200 	mov.w	r2, #0
 80014fa:	f04f 0300 	mov.w	r3, #0
 80014fe:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8001502:	4629      	mov	r1, r5
 8001504:	104a      	asrs	r2, r1, #1
 8001506:	4629      	mov	r1, r5
 8001508:	17cb      	asrs	r3, r1, #31
 800150a:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120

    if (var1 == 0) return 0;
 800150e:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001512:	4313      	orrs	r3, r2
 8001514:	d106      	bne.n	8001524 <compensate_P+0x2d4>
 8001516:	2300      	movs	r3, #0
 8001518:	e14a      	b.n	80017b0 <compensate_P+0x560>
 800151a:	bf00      	nop
 800151c:	2000020c 	.word	0x2000020c
 8001520:	200001e8 	.word	0x200001e8

    p = 1048576 - adc_P;
 8001524:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001528:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 800152c:	17da      	asrs	r2, r3, #31
 800152e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001530:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001532:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8001536:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
    p = (((p << 31) - var2) * 3125) / var1;
 800153a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800153e:	105b      	asrs	r3, r3, #1
 8001540:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001544:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001548:	07db      	lsls	r3, r3, #31
 800154a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800154e:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001552:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 8001556:	4621      	mov	r1, r4
 8001558:	1a89      	subs	r1, r1, r2
 800155a:	67b9      	str	r1, [r7, #120]	@ 0x78
 800155c:	4629      	mov	r1, r5
 800155e:	eb61 0303 	sbc.w	r3, r1, r3
 8001562:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001564:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001568:	4622      	mov	r2, r4
 800156a:	462b      	mov	r3, r5
 800156c:	1891      	adds	r1, r2, r2
 800156e:	6239      	str	r1, [r7, #32]
 8001570:	415b      	adcs	r3, r3
 8001572:	627b      	str	r3, [r7, #36]	@ 0x24
 8001574:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001578:	4621      	mov	r1, r4
 800157a:	1851      	adds	r1, r2, r1
 800157c:	61b9      	str	r1, [r7, #24]
 800157e:	4629      	mov	r1, r5
 8001580:	414b      	adcs	r3, r1
 8001582:	61fb      	str	r3, [r7, #28]
 8001584:	f04f 0200 	mov.w	r2, #0
 8001588:	f04f 0300 	mov.w	r3, #0
 800158c:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001590:	4649      	mov	r1, r9
 8001592:	018b      	lsls	r3, r1, #6
 8001594:	4641      	mov	r1, r8
 8001596:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800159a:	4641      	mov	r1, r8
 800159c:	018a      	lsls	r2, r1, #6
 800159e:	4641      	mov	r1, r8
 80015a0:	1889      	adds	r1, r1, r2
 80015a2:	6139      	str	r1, [r7, #16]
 80015a4:	4649      	mov	r1, r9
 80015a6:	eb43 0101 	adc.w	r1, r3, r1
 80015aa:	6179      	str	r1, [r7, #20]
 80015ac:	f04f 0200 	mov.w	r2, #0
 80015b0:	f04f 0300 	mov.w	r3, #0
 80015b4:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80015b8:	4649      	mov	r1, r9
 80015ba:	008b      	lsls	r3, r1, #2
 80015bc:	4641      	mov	r1, r8
 80015be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80015c2:	4641      	mov	r1, r8
 80015c4:	008a      	lsls	r2, r1, #2
 80015c6:	4610      	mov	r0, r2
 80015c8:	4619      	mov	r1, r3
 80015ca:	4603      	mov	r3, r0
 80015cc:	4622      	mov	r2, r4
 80015ce:	189b      	adds	r3, r3, r2
 80015d0:	60bb      	str	r3, [r7, #8]
 80015d2:	460b      	mov	r3, r1
 80015d4:	462a      	mov	r2, r5
 80015d6:	eb42 0303 	adc.w	r3, r2, r3
 80015da:	60fb      	str	r3, [r7, #12]
 80015dc:	f04f 0200 	mov.w	r2, #0
 80015e0:	f04f 0300 	mov.w	r3, #0
 80015e4:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 80015e8:	4649      	mov	r1, r9
 80015ea:	008b      	lsls	r3, r1, #2
 80015ec:	4641      	mov	r1, r8
 80015ee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80015f2:	4641      	mov	r1, r8
 80015f4:	008a      	lsls	r2, r1, #2
 80015f6:	4610      	mov	r0, r2
 80015f8:	4619      	mov	r1, r3
 80015fa:	4603      	mov	r3, r0
 80015fc:	4622      	mov	r2, r4
 80015fe:	189b      	adds	r3, r3, r2
 8001600:	673b      	str	r3, [r7, #112]	@ 0x70
 8001602:	462b      	mov	r3, r5
 8001604:	460a      	mov	r2, r1
 8001606:	eb42 0303 	adc.w	r3, r2, r3
 800160a:	677b      	str	r3, [r7, #116]	@ 0x74
 800160c:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001610:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8001614:	f7ff fad0 	bl	8000bb8 <__aeabi_ldivmod>
 8001618:	4602      	mov	r2, r0
 800161a:	460b      	mov	r3, r1
 800161c:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110
    var1 = (((int64_t)calib.dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 8001620:	4b66      	ldr	r3, [pc, #408]	@ (80017bc <compensate_P+0x56c>)
 8001622:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001626:	b21b      	sxth	r3, r3
 8001628:	17da      	asrs	r2, r3, #31
 800162a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800162c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800162e:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8001632:	f04f 0000 	mov.w	r0, #0
 8001636:	f04f 0100 	mov.w	r1, #0
 800163a:	0b50      	lsrs	r0, r2, #13
 800163c:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001640:	1359      	asrs	r1, r3, #13
 8001642:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8001646:	462b      	mov	r3, r5
 8001648:	fb00 f203 	mul.w	r2, r0, r3
 800164c:	4623      	mov	r3, r4
 800164e:	fb03 f301 	mul.w	r3, r3, r1
 8001652:	4413      	add	r3, r2
 8001654:	4622      	mov	r2, r4
 8001656:	fba2 1200 	umull	r1, r2, r2, r0
 800165a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800165e:	460a      	mov	r2, r1
 8001660:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 8001664:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8001668:	4413      	add	r3, r2
 800166a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800166e:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8001672:	f04f 0000 	mov.w	r0, #0
 8001676:	f04f 0100 	mov.w	r1, #0
 800167a:	0b50      	lsrs	r0, r2, #13
 800167c:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001680:	1359      	asrs	r1, r3, #13
 8001682:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8001686:	462b      	mov	r3, r5
 8001688:	fb00 f203 	mul.w	r2, r0, r3
 800168c:	4623      	mov	r3, r4
 800168e:	fb03 f301 	mul.w	r3, r3, r1
 8001692:	4413      	add	r3, r2
 8001694:	4622      	mov	r2, r4
 8001696:	fba2 1200 	umull	r1, r2, r2, r0
 800169a:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800169e:	460a      	mov	r2, r1
 80016a0:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 80016a4:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 80016a8:	4413      	add	r3, r2
 80016aa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80016ae:	f04f 0200 	mov.w	r2, #0
 80016b2:	f04f 0300 	mov.w	r3, #0
 80016b6:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 80016ba:	4621      	mov	r1, r4
 80016bc:	0e4a      	lsrs	r2, r1, #25
 80016be:	4629      	mov	r1, r5
 80016c0:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 80016c4:	4629      	mov	r1, r5
 80016c6:	164b      	asrs	r3, r1, #25
 80016c8:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
    var2 = (((int64_t)calib.dig_P8) * p) >> 19;
 80016cc:	4b3b      	ldr	r3, [pc, #236]	@ (80017bc <compensate_P+0x56c>)
 80016ce:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80016d2:	b21b      	sxth	r3, r3
 80016d4:	17da      	asrs	r2, r3, #31
 80016d6:	663b      	str	r3, [r7, #96]	@ 0x60
 80016d8:	667a      	str	r2, [r7, #100]	@ 0x64
 80016da:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80016de:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80016e2:	462a      	mov	r2, r5
 80016e4:	fb02 f203 	mul.w	r2, r2, r3
 80016e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80016ec:	4621      	mov	r1, r4
 80016ee:	fb01 f303 	mul.w	r3, r1, r3
 80016f2:	4413      	add	r3, r2
 80016f4:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 80016f8:	4621      	mov	r1, r4
 80016fa:	fba2 1201 	umull	r1, r2, r2, r1
 80016fe:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8001702:	460a      	mov	r2, r1
 8001704:	f8c7 20c8 	str.w	r2, [r7, #200]	@ 0xc8
 8001708:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 800170c:	4413      	add	r3, r2
 800170e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8001712:	f04f 0200 	mov.w	r2, #0
 8001716:	f04f 0300 	mov.w	r3, #0
 800171a:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 800171e:	4621      	mov	r1, r4
 8001720:	0cca      	lsrs	r2, r1, #19
 8001722:	4629      	mov	r1, r5
 8001724:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001728:	4629      	mov	r1, r5
 800172a:	14cb      	asrs	r3, r1, #19
 800172c:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118

    p = ((p + var1 + var2) >> 8) + (((int64_t)calib.dig_P7) << 4);
 8001730:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 8001734:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001738:	1884      	adds	r4, r0, r2
 800173a:	65bc      	str	r4, [r7, #88]	@ 0x58
 800173c:	eb41 0303 	adc.w	r3, r1, r3
 8001740:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001742:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001746:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 800174a:	4621      	mov	r1, r4
 800174c:	1889      	adds	r1, r1, r2
 800174e:	6539      	str	r1, [r7, #80]	@ 0x50
 8001750:	4629      	mov	r1, r5
 8001752:	eb43 0101 	adc.w	r1, r3, r1
 8001756:	6579      	str	r1, [r7, #84]	@ 0x54
 8001758:	f04f 0000 	mov.w	r0, #0
 800175c:	f04f 0100 	mov.w	r1, #0
 8001760:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 8001764:	4623      	mov	r3, r4
 8001766:	0a18      	lsrs	r0, r3, #8
 8001768:	462b      	mov	r3, r5
 800176a:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 800176e:	462b      	mov	r3, r5
 8001770:	1219      	asrs	r1, r3, #8
 8001772:	4b12      	ldr	r3, [pc, #72]	@ (80017bc <compensate_P+0x56c>)
 8001774:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001778:	b21b      	sxth	r3, r3
 800177a:	17da      	asrs	r2, r3, #31
 800177c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800177e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001780:	f04f 0200 	mov.w	r2, #0
 8001784:	f04f 0300 	mov.w	r3, #0
 8001788:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 800178c:	464c      	mov	r4, r9
 800178e:	0123      	lsls	r3, r4, #4
 8001790:	4644      	mov	r4, r8
 8001792:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001796:	4644      	mov	r4, r8
 8001798:	0122      	lsls	r2, r4, #4
 800179a:	1884      	adds	r4, r0, r2
 800179c:	603c      	str	r4, [r7, #0]
 800179e:	eb41 0303 	adc.w	r3, r1, r3
 80017a2:	607b      	str	r3, [r7, #4]
 80017a4:	e9d7 3400 	ldrd	r3, r4, [r7]
 80017a8:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
    return (uint32_t)p; // in Pa
 80017ac:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
}
 80017b0:	4618      	mov	r0, r3
 80017b2:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80017b6:	46bd      	mov	sp, r7
 80017b8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80017bc:	200001e8 	.word	0x200001e8

080017c0 <compensate_H>:

uint32_t compensate_H(int32_t adc_H)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b085      	sub	sp, #20
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
    int32_t v_x1_u32r;
    v_x1_u32r = t_fine - 76800;
 80017c8:	4b2d      	ldr	r3, [pc, #180]	@ (8001880 <compensate_H+0xc0>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f5a3 3396 	sub.w	r3, r3, #76800	@ 0x12c00
 80017d0:	60fb      	str	r3, [r7, #12]
    v_x1_u32r = (((((adc_H << 14) - (((int32_t)calib.dig_H4) << 20) -
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	039a      	lsls	r2, r3, #14
 80017d6:	4b2b      	ldr	r3, [pc, #172]	@ (8001884 <compensate_H+0xc4>)
 80017d8:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 80017dc:	051b      	lsls	r3, r3, #20
 80017de:	1ad2      	subs	r2, r2, r3
                    (((int32_t)calib.dig_H5) * v_x1_u32r)) + 16384) >> 15) *
 80017e0:	4b28      	ldr	r3, [pc, #160]	@ (8001884 <compensate_H+0xc4>)
 80017e2:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 80017e6:	4619      	mov	r1, r3
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	fb01 f303 	mul.w	r3, r1, r3
    v_x1_u32r = (((((adc_H << 14) - (((int32_t)calib.dig_H4) << 20) -
 80017ee:	1ad3      	subs	r3, r2, r3
                    (((int32_t)calib.dig_H5) * v_x1_u32r)) + 16384) >> 15) *
 80017f0:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80017f4:	13db      	asrs	r3, r3, #15
                  (((((((v_x1_u32r * ((int32_t)calib.dig_H6)) >> 10) *
 80017f6:	4a23      	ldr	r2, [pc, #140]	@ (8001884 <compensate_H+0xc4>)
 80017f8:	f992 2022 	ldrsb.w	r2, [r2, #34]	@ 0x22
 80017fc:	4611      	mov	r1, r2
 80017fe:	68fa      	ldr	r2, [r7, #12]
 8001800:	fb01 f202 	mul.w	r2, r1, r2
 8001804:	1292      	asrs	r2, r2, #10
                       (((v_x1_u32r * ((int32_t)calib.dig_H3)) >> 11) + 32768)) >> 10) +
 8001806:	491f      	ldr	r1, [pc, #124]	@ (8001884 <compensate_H+0xc4>)
 8001808:	7f09      	ldrb	r1, [r1, #28]
 800180a:	4608      	mov	r0, r1
 800180c:	68f9      	ldr	r1, [r7, #12]
 800180e:	fb00 f101 	mul.w	r1, r0, r1
 8001812:	12c9      	asrs	r1, r1, #11
 8001814:	f501 4100 	add.w	r1, r1, #32768	@ 0x8000
                  (((((((v_x1_u32r * ((int32_t)calib.dig_H6)) >> 10) *
 8001818:	fb01 f202 	mul.w	r2, r1, r2
                       (((v_x1_u32r * ((int32_t)calib.dig_H3)) >> 11) + 32768)) >> 10) +
 800181c:	1292      	asrs	r2, r2, #10
 800181e:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
                     2097152) * ((int32_t)calib.dig_H2) + 8192) >> 14));
 8001822:	4918      	ldr	r1, [pc, #96]	@ (8001884 <compensate_H+0xc4>)
 8001824:	f9b1 101a 	ldrsh.w	r1, [r1, #26]
 8001828:	fb01 f202 	mul.w	r2, r1, r2
 800182c:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8001830:	1392      	asrs	r2, r2, #14
    v_x1_u32r = (((((adc_H << 14) - (((int32_t)calib.dig_H4) << 20) -
 8001832:	fb02 f303 	mul.w	r3, r2, r3
 8001836:	60fb      	str	r3, [r7, #12]
    v_x1_u32r = v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	13db      	asrs	r3, r3, #15
 800183c:	68fa      	ldr	r2, [r7, #12]
 800183e:	13d2      	asrs	r2, r2, #15
 8001840:	fb02 f303 	mul.w	r3, r2, r3
 8001844:	11db      	asrs	r3, r3, #7
                               ((int32_t)calib.dig_H1)) >> 4);
 8001846:	4a0f      	ldr	r2, [pc, #60]	@ (8001884 <compensate_H+0xc4>)
 8001848:	7e12      	ldrb	r2, [r2, #24]
    v_x1_u32r = v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *
 800184a:	fb02 f303 	mul.w	r3, r2, r3
                               ((int32_t)calib.dig_H1)) >> 4);
 800184e:	111b      	asrs	r3, r3, #4
    v_x1_u32r = v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *
 8001850:	68fa      	ldr	r2, [r7, #12]
 8001852:	1ad3      	subs	r3, r2, r3
 8001854:	60fb      	str	r3, [r7, #12]
    if (v_x1_u32r < 0)
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	2b00      	cmp	r3, #0
 800185a:	da01      	bge.n	8001860 <compensate_H+0xa0>
        v_x1_u32r = 0;
 800185c:	2300      	movs	r3, #0
 800185e:	60fb      	str	r3, [r7, #12]
    if (v_x1_u32r > 419430400)
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	f1b3 5fc8 	cmp.w	r3, #419430400	@ 0x19000000
 8001866:	dd02      	ble.n	800186e <compensate_H+0xae>
        v_x1_u32r = 419430400;
 8001868:	f04f 53c8 	mov.w	r3, #419430400	@ 0x19000000
 800186c:	60fb      	str	r3, [r7, #12]
    return (uint32_t)(v_x1_u32r >> 12);
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	131b      	asrs	r3, r3, #12
}
 8001872:	4618      	mov	r0, r3
 8001874:	3714      	adds	r7, #20
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr
 800187e:	bf00      	nop
 8001880:	2000020c 	.word	0x2000020c
 8001884:	200001e8 	.word	0x200001e8

08001888 <BME280_Read>:


SensorData BME280_Read(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b090      	sub	sp, #64	@ 0x40
 800188c:	af00      	add	r7, sp, #0
    uint8_t raw[8];
    I2C1_ReadMulti(BME280_ADDR, BME280_PRESS_MSB, raw, 8);
 800188e:	f107 0220 	add.w	r2, r7, #32
 8001892:	2308      	movs	r3, #8
 8001894:	21f7      	movs	r1, #247	@ 0xf7
 8001896:	2076      	movs	r0, #118	@ 0x76
 8001898:	f000 fa08 	bl	8001cac <I2C1_ReadMulti>

    int32_t adc_P = ((int32_t)raw[0] << 12) | ((int32_t)raw[1] << 4) | (raw[2] >> 4);
 800189c:	f897 3020 	ldrb.w	r3, [r7, #32]
 80018a0:	031a      	lsls	r2, r3, #12
 80018a2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80018a6:	011b      	lsls	r3, r3, #4
 80018a8:	4313      	orrs	r3, r2
 80018aa:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80018ae:	0912      	lsrs	r2, r2, #4
 80018b0:	b2d2      	uxtb	r2, r2
 80018b2:	4313      	orrs	r3, r2
 80018b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    int32_t adc_T = ((int32_t)raw[3] << 12) | ((int32_t)raw[4] << 4) | (raw[5] >> 4);
 80018b6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80018ba:	031a      	lsls	r2, r3, #12
 80018bc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80018c0:	011b      	lsls	r3, r3, #4
 80018c2:	4313      	orrs	r3, r2
 80018c4:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 80018c8:	0912      	lsrs	r2, r2, #4
 80018ca:	b2d2      	uxtb	r2, r2
 80018cc:	4313      	orrs	r3, r2
 80018ce:	63bb      	str	r3, [r7, #56]	@ 0x38
    int32_t adc_H = ((int32_t)raw[6] << 8) | raw[7];
 80018d0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80018d4:	021b      	lsls	r3, r3, #8
 80018d6:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80018da:	4313      	orrs	r3, r2
 80018dc:	637b      	str	r3, [r7, #52]	@ 0x34

    SensorData data;
    data.temperature = compensate_T(adc_T) / 100.0f;
 80018de:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80018e0:	f7ff fc78 	bl	80011d4 <compensate_T>
 80018e4:	ee07 0a90 	vmov	s15, r0
 80018e8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018ec:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 8001960 <BME280_Read+0xd8>
 80018f0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018f4:	edc7 7a05 	vstr	s15, [r7, #20]
    data.pressure = compensate_P(adc_P) / 25600.0f; // hPa
 80018f8:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80018fa:	f7ff fca9 	bl	8001250 <compensate_P>
 80018fe:	ee07 0a90 	vmov	s15, r0
 8001902:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001906:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8001964 <BME280_Read+0xdc>
 800190a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800190e:	edc7 7a07 	vstr	s15, [r7, #28]
    data.humidity = compensate_H(adc_H) / 1024.0f;
 8001912:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001914:	f7ff ff54 	bl	80017c0 <compensate_H>
 8001918:	ee07 0a90 	vmov	s15, r0
 800191c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001920:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8001968 <BME280_Read+0xe0>
 8001924:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001928:	edc7 7a06 	vstr	s15, [r7, #24]

    return data;
 800192c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001930:	f107 0214 	add.w	r2, r7, #20
 8001934:	ca07      	ldmia	r2, {r0, r1, r2}
 8001936:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800193a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800193c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800193e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001940:	ee06 1a90 	vmov	s13, r1
 8001944:	ee07 2a10 	vmov	s14, r2
 8001948:	ee07 3a90 	vmov	s15, r3
}
 800194c:	eeb0 0a66 	vmov.f32	s0, s13
 8001950:	eef0 0a47 	vmov.f32	s1, s14
 8001954:	eeb0 1a67 	vmov.f32	s2, s15
 8001958:	3740      	adds	r7, #64	@ 0x40
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	42c80000 	.word	0x42c80000
 8001964:	46c80000 	.word	0x46c80000
 8001968:	44800000 	.word	0x44800000

0800196c <I2C1_Init>:
#define SR1_RXNE              (1U<<6)
#define SR1_TXE               (1U<<7)

#define TIMEOUT_MAX           100000

void I2C1_Init(void){
 800196c:	b480      	push	{r7}
 800196e:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= GPIOBEN;
 8001970:	4b25      	ldr	r3, [pc, #148]	@ (8001a08 <I2C1_Init+0x9c>)
 8001972:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001974:	4a24      	ldr	r2, [pc, #144]	@ (8001a08 <I2C1_Init+0x9c>)
 8001976:	f043 0302 	orr.w	r3, r3, #2
 800197a:	6313      	str	r3, [r2, #48]	@ 0x30
	RCC->APB1ENR |= I2C1EN;
 800197c:	4b22      	ldr	r3, [pc, #136]	@ (8001a08 <I2C1_Init+0x9c>)
 800197e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001980:	4a21      	ldr	r2, [pc, #132]	@ (8001a08 <I2C1_Init+0x9c>)
 8001982:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001986:	6413      	str	r3, [r2, #64]	@ 0x40

	    // PB8 = SCL, PB9 = SDA
	GPIOB->MODER &= ~((3U << 16) | (3U << 18));
 8001988:	4b20      	ldr	r3, [pc, #128]	@ (8001a0c <I2C1_Init+0xa0>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4a1f      	ldr	r2, [pc, #124]	@ (8001a0c <I2C1_Init+0xa0>)
 800198e:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 8001992:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= ((2U << 16) | (2U << 18));
 8001994:	4b1d      	ldr	r3, [pc, #116]	@ (8001a0c <I2C1_Init+0xa0>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a1c      	ldr	r2, [pc, #112]	@ (8001a0c <I2C1_Init+0xa0>)
 800199a:	f443 2320 	orr.w	r3, r3, #655360	@ 0xa0000
 800199e:	6013      	str	r3, [r2, #0]

	GPIOB->OTYPER |= (1U << 8) | (1U << 9);     // Open drain
 80019a0:	4b1a      	ldr	r3, [pc, #104]	@ (8001a0c <I2C1_Init+0xa0>)
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	4a19      	ldr	r2, [pc, #100]	@ (8001a0c <I2C1_Init+0xa0>)
 80019a6:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80019aa:	6053      	str	r3, [r2, #4]

	GPIOB->AFR[1] &=~ ((0xF << 0) | (0xF << 4));
 80019ac:	4b17      	ldr	r3, [pc, #92]	@ (8001a0c <I2C1_Init+0xa0>)
 80019ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019b0:	4a16      	ldr	r2, [pc, #88]	@ (8001a0c <I2C1_Init+0xa0>)
 80019b2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80019b6:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] |=  (4U << 0) | (4U << 4);
 80019b8:	4b14      	ldr	r3, [pc, #80]	@ (8001a0c <I2C1_Init+0xa0>)
 80019ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019bc:	4a13      	ldr	r2, [pc, #76]	@ (8001a0c <I2C1_Init+0xa0>)
 80019be:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 80019c2:	6253      	str	r3, [r2, #36]	@ 0x24

	    // Reset I2C
	I2C1->CR1 |= (1U << 15);
 80019c4:	4b12      	ldr	r3, [pc, #72]	@ (8001a10 <I2C1_Init+0xa4>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a11      	ldr	r2, [pc, #68]	@ (8001a10 <I2C1_Init+0xa4>)
 80019ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80019ce:	6013      	str	r3, [r2, #0]
	I2C1->CR1 &= ~(1U << 15);
 80019d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001a10 <I2C1_Init+0xa4>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4a0e      	ldr	r2, [pc, #56]	@ (8001a10 <I2C1_Init+0xa4>)
 80019d6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80019da:	6013      	str	r3, [r2, #0]

	I2C1->CR2 = 16;
 80019dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001a10 <I2C1_Init+0xa4>)
 80019de:	2210      	movs	r2, #16
 80019e0:	605a      	str	r2, [r3, #4]
	I2C1->CCR = I2C_100KHZ;
 80019e2:	4b0b      	ldr	r3, [pc, #44]	@ (8001a10 <I2C1_Init+0xa4>)
 80019e4:	2250      	movs	r2, #80	@ 0x50
 80019e6:	61da      	str	r2, [r3, #28]
	I2C1->TRISE = SD_MODE_MAX_RISE_TIME;
 80019e8:	4b09      	ldr	r3, [pc, #36]	@ (8001a10 <I2C1_Init+0xa4>)
 80019ea:	2211      	movs	r2, #17
 80019ec:	621a      	str	r2, [r3, #32]
	I2C1->CR1 |= CR1_PE | CR1_ACK;
 80019ee:	4b08      	ldr	r3, [pc, #32]	@ (8001a10 <I2C1_Init+0xa4>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4a07      	ldr	r2, [pc, #28]	@ (8001a10 <I2C1_Init+0xa4>)
 80019f4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80019f8:	f043 0301 	orr.w	r3, r3, #1
 80019fc:	6013      	str	r3, [r2, #0]

}
 80019fe:	bf00      	nop
 8001a00:	46bd      	mov	sp, r7
 8001a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a06:	4770      	bx	lr
 8001a08:	40023800 	.word	0x40023800
 8001a0c:	40020400 	.word	0x40020400
 8001a10:	40005400 	.word	0x40005400

08001a14 <I2C1_Start>:
int I2C1_Start(void){
 8001a14:	b480      	push	{r7}
 8001a16:	b083      	sub	sp, #12
 8001a18:	af00      	add	r7, sp, #0
    int timeout = TIMEOUT_MAX;
 8001a1a:	4b1a      	ldr	r3, [pc, #104]	@ (8001a84 <I2C1_Start+0x70>)
 8001a1c:	607b      	str	r3, [r7, #4]
    while ((I2C1->SR2 & SR2_BUSY) && timeout--);
 8001a1e:	bf00      	nop
 8001a20:	4b19      	ldr	r3, [pc, #100]	@ (8001a88 <I2C1_Start+0x74>)
 8001a22:	699b      	ldr	r3, [r3, #24]
 8001a24:	f003 0302 	and.w	r3, r3, #2
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d004      	beq.n	8001a36 <I2C1_Start+0x22>
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	1e5a      	subs	r2, r3, #1
 8001a30:	607a      	str	r2, [r7, #4]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d1f4      	bne.n	8001a20 <I2C1_Start+0xc>
    if (timeout == 0) return -1;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d102      	bne.n	8001a42 <I2C1_Start+0x2e>
 8001a3c:	f04f 33ff 	mov.w	r3, #4294967295
 8001a40:	e01a      	b.n	8001a78 <I2C1_Start+0x64>

    I2C1->CR1 |= CR1_START;
 8001a42:	4b11      	ldr	r3, [pc, #68]	@ (8001a88 <I2C1_Start+0x74>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4a10      	ldr	r2, [pc, #64]	@ (8001a88 <I2C1_Start+0x74>)
 8001a48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a4c:	6013      	str	r3, [r2, #0]
    timeout = TIMEOUT_MAX;
 8001a4e:	4b0d      	ldr	r3, [pc, #52]	@ (8001a84 <I2C1_Start+0x70>)
 8001a50:	607b      	str	r3, [r7, #4]
    while (!(I2C1->SR1 & SR1_SB) && timeout--);
 8001a52:	bf00      	nop
 8001a54:	4b0c      	ldr	r3, [pc, #48]	@ (8001a88 <I2C1_Start+0x74>)
 8001a56:	695b      	ldr	r3, [r3, #20]
 8001a58:	f003 0301 	and.w	r3, r3, #1
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d104      	bne.n	8001a6a <I2C1_Start+0x56>
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	1e5a      	subs	r2, r3, #1
 8001a64:	607a      	str	r2, [r7, #4]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d1f4      	bne.n	8001a54 <I2C1_Start+0x40>
    if (timeout == 0) return -1;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d102      	bne.n	8001a76 <I2C1_Start+0x62>
 8001a70:	f04f 33ff 	mov.w	r3, #4294967295
 8001a74:	e000      	b.n	8001a78 <I2C1_Start+0x64>

    return 0;
 8001a76:	2300      	movs	r3, #0
}
 8001a78:	4618      	mov	r0, r3
 8001a7a:	370c      	adds	r7, #12
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a82:	4770      	bx	lr
 8001a84:	000186a0 	.word	0x000186a0
 8001a88:	40005400 	.word	0x40005400

08001a8c <I2C1_Stop>:

void I2C1_Stop(void){
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0
    I2C1->CR1 |= CR1_STOP;
 8001a90:	4b05      	ldr	r3, [pc, #20]	@ (8001aa8 <I2C1_Stop+0x1c>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a04      	ldr	r2, [pc, #16]	@ (8001aa8 <I2C1_Stop+0x1c>)
 8001a96:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a9a:	6013      	str	r3, [r2, #0]
}
 8001a9c:	bf00      	nop
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr
 8001aa6:	bf00      	nop
 8001aa8:	40005400 	.word	0x40005400

08001aac <I2C1_WriteAddress>:

int I2C1_WriteAddress(uint8_t address){
 8001aac:	b480      	push	{r7}
 8001aae:	b085      	sub	sp, #20
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	71fb      	strb	r3, [r7, #7]
    int timeout = TIMEOUT_MAX;
 8001ab6:	4b11      	ldr	r3, [pc, #68]	@ (8001afc <I2C1_WriteAddress+0x50>)
 8001ab8:	60fb      	str	r3, [r7, #12]
    I2C1->DR = address;
 8001aba:	4a11      	ldr	r2, [pc, #68]	@ (8001b00 <I2C1_WriteAddress+0x54>)
 8001abc:	79fb      	ldrb	r3, [r7, #7]
 8001abe:	6113      	str	r3, [r2, #16]
    while (!(I2C1->SR1 & SR1_ADDR) && timeout--);
 8001ac0:	bf00      	nop
 8001ac2:	4b0f      	ldr	r3, [pc, #60]	@ (8001b00 <I2C1_WriteAddress+0x54>)
 8001ac4:	695b      	ldr	r3, [r3, #20]
 8001ac6:	f003 0302 	and.w	r3, r3, #2
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d104      	bne.n	8001ad8 <I2C1_WriteAddress+0x2c>
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	1e5a      	subs	r2, r3, #1
 8001ad2:	60fa      	str	r2, [r7, #12]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d1f4      	bne.n	8001ac2 <I2C1_WriteAddress+0x16>
    if (timeout == 0) return -1;
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d102      	bne.n	8001ae4 <I2C1_WriteAddress+0x38>
 8001ade:	f04f 33ff 	mov.w	r3, #4294967295
 8001ae2:	e004      	b.n	8001aee <I2C1_WriteAddress+0x42>
    volatile uint32_t temp = I2C1->SR2; (void)temp;  // Clear ADDR
 8001ae4:	4b06      	ldr	r3, [pc, #24]	@ (8001b00 <I2C1_WriteAddress+0x54>)
 8001ae6:	699b      	ldr	r3, [r3, #24]
 8001ae8:	60bb      	str	r3, [r7, #8]
 8001aea:	68bb      	ldr	r3, [r7, #8]
    return 0;
 8001aec:	2300      	movs	r3, #0
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	3714      	adds	r7, #20
 8001af2:	46bd      	mov	sp, r7
 8001af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af8:	4770      	bx	lr
 8001afa:	bf00      	nop
 8001afc:	000186a0 	.word	0x000186a0
 8001b00:	40005400 	.word	0x40005400

08001b04 <I2C1_WriteByte>:
    // Device ACKed
    I2C1_Stop();
    return 1;
}

int I2C1_WriteByte(uint8_t data){
 8001b04:	b480      	push	{r7}
 8001b06:	b085      	sub	sp, #20
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	71fb      	strb	r3, [r7, #7]
    int timeout = TIMEOUT_MAX;
 8001b0e:	4b19      	ldr	r3, [pc, #100]	@ (8001b74 <I2C1_WriteByte+0x70>)
 8001b10:	60fb      	str	r3, [r7, #12]
    while (!(I2C1->SR1 & SR1_TXE) && timeout--);
 8001b12:	bf00      	nop
 8001b14:	4b18      	ldr	r3, [pc, #96]	@ (8001b78 <I2C1_WriteByte+0x74>)
 8001b16:	695b      	ldr	r3, [r3, #20]
 8001b18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d104      	bne.n	8001b2a <I2C1_WriteByte+0x26>
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	1e5a      	subs	r2, r3, #1
 8001b24:	60fa      	str	r2, [r7, #12]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d1f4      	bne.n	8001b14 <I2C1_WriteByte+0x10>
    if (timeout == 0) return -1;
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d102      	bne.n	8001b36 <I2C1_WriteByte+0x32>
 8001b30:	f04f 33ff 	mov.w	r3, #4294967295
 8001b34:	e017      	b.n	8001b66 <I2C1_WriteByte+0x62>

    I2C1->DR = data;
 8001b36:	4a10      	ldr	r2, [pc, #64]	@ (8001b78 <I2C1_WriteByte+0x74>)
 8001b38:	79fb      	ldrb	r3, [r7, #7]
 8001b3a:	6113      	str	r3, [r2, #16]
    timeout = TIMEOUT_MAX;
 8001b3c:	4b0d      	ldr	r3, [pc, #52]	@ (8001b74 <I2C1_WriteByte+0x70>)
 8001b3e:	60fb      	str	r3, [r7, #12]
    while (!(I2C1->SR1 & SR1_BTF) && timeout--);
 8001b40:	bf00      	nop
 8001b42:	4b0d      	ldr	r3, [pc, #52]	@ (8001b78 <I2C1_WriteByte+0x74>)
 8001b44:	695b      	ldr	r3, [r3, #20]
 8001b46:	f003 0304 	and.w	r3, r3, #4
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d104      	bne.n	8001b58 <I2C1_WriteByte+0x54>
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	1e5a      	subs	r2, r3, #1
 8001b52:	60fa      	str	r2, [r7, #12]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d1f4      	bne.n	8001b42 <I2C1_WriteByte+0x3e>
    if (timeout == 0) return -1;
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d102      	bne.n	8001b64 <I2C1_WriteByte+0x60>
 8001b5e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b62:	e000      	b.n	8001b66 <I2C1_WriteByte+0x62>

    return 0;
 8001b64:	2300      	movs	r3, #0
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	3714      	adds	r7, #20
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b70:	4770      	bx	lr
 8001b72:	bf00      	nop
 8001b74:	000186a0 	.word	0x000186a0
 8001b78:	40005400 	.word	0x40005400

08001b7c <I2C1_ReadAck>:
uint8_t I2C1_ReadAck(void){
 8001b7c:	b480      	push	{r7}
 8001b7e:	b083      	sub	sp, #12
 8001b80:	af00      	add	r7, sp, #0
    int timeout = TIMEOUT_MAX;
 8001b82:	4b0e      	ldr	r3, [pc, #56]	@ (8001bbc <I2C1_ReadAck+0x40>)
 8001b84:	607b      	str	r3, [r7, #4]
    I2C1->CR1 |= CR1_ACK;
 8001b86:	4b0e      	ldr	r3, [pc, #56]	@ (8001bc0 <I2C1_ReadAck+0x44>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4a0d      	ldr	r2, [pc, #52]	@ (8001bc0 <I2C1_ReadAck+0x44>)
 8001b8c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001b90:	6013      	str	r3, [r2, #0]
    while (!(I2C1->SR1 & SR1_RXNE) && timeout--);
 8001b92:	bf00      	nop
 8001b94:	4b0a      	ldr	r3, [pc, #40]	@ (8001bc0 <I2C1_ReadAck+0x44>)
 8001b96:	695b      	ldr	r3, [r3, #20]
 8001b98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d104      	bne.n	8001baa <I2C1_ReadAck+0x2e>
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	1e5a      	subs	r2, r3, #1
 8001ba4:	607a      	str	r2, [r7, #4]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d1f4      	bne.n	8001b94 <I2C1_ReadAck+0x18>
    return I2C1->DR;
 8001baa:	4b05      	ldr	r3, [pc, #20]	@ (8001bc0 <I2C1_ReadAck+0x44>)
 8001bac:	691b      	ldr	r3, [r3, #16]
 8001bae:	b2db      	uxtb	r3, r3
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	370c      	adds	r7, #12
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bba:	4770      	bx	lr
 8001bbc:	000186a0 	.word	0x000186a0
 8001bc0:	40005400 	.word	0x40005400

08001bc4 <I2C1_ReadNack>:

uint8_t I2C1_ReadNack(void){
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
    int timeout = TIMEOUT_MAX;
 8001bca:	4b11      	ldr	r3, [pc, #68]	@ (8001c10 <I2C1_ReadNack+0x4c>)
 8001bcc:	607b      	str	r3, [r7, #4]
    I2C1->CR1 &= ~CR1_ACK;
 8001bce:	4b11      	ldr	r3, [pc, #68]	@ (8001c14 <I2C1_ReadNack+0x50>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	4a10      	ldr	r2, [pc, #64]	@ (8001c14 <I2C1_ReadNack+0x50>)
 8001bd4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001bd8:	6013      	str	r3, [r2, #0]
    I2C1->CR1 |= CR1_STOP;
 8001bda:	4b0e      	ldr	r3, [pc, #56]	@ (8001c14 <I2C1_ReadNack+0x50>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4a0d      	ldr	r2, [pc, #52]	@ (8001c14 <I2C1_ReadNack+0x50>)
 8001be0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001be4:	6013      	str	r3, [r2, #0]
    while (!(I2C1->SR1 & SR1_RXNE) && timeout--);
 8001be6:	bf00      	nop
 8001be8:	4b0a      	ldr	r3, [pc, #40]	@ (8001c14 <I2C1_ReadNack+0x50>)
 8001bea:	695b      	ldr	r3, [r3, #20]
 8001bec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d104      	bne.n	8001bfe <I2C1_ReadNack+0x3a>
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	1e5a      	subs	r2, r3, #1
 8001bf8:	607a      	str	r2, [r7, #4]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d1f4      	bne.n	8001be8 <I2C1_ReadNack+0x24>
    return I2C1->DR;
 8001bfe:	4b05      	ldr	r3, [pc, #20]	@ (8001c14 <I2C1_ReadNack+0x50>)
 8001c00:	691b      	ldr	r3, [r3, #16]
 8001c02:	b2db      	uxtb	r3, r3
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	370c      	adds	r7, #12
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0e:	4770      	bx	lr
 8001c10:	000186a0 	.word	0x000186a0
 8001c14:	40005400 	.word	0x40005400

08001c18 <I2C1_WriteMulti>:

int I2C1_WriteMulti(uint8_t devAddr, uint8_t regAddr, uint8_t *data, uint8_t len){
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b084      	sub	sp, #16
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	603a      	str	r2, [r7, #0]
 8001c20:	461a      	mov	r2, r3
 8001c22:	4603      	mov	r3, r0
 8001c24:	71fb      	strb	r3, [r7, #7]
 8001c26:	460b      	mov	r3, r1
 8001c28:	71bb      	strb	r3, [r7, #6]
 8001c2a:	4613      	mov	r3, r2
 8001c2c:	717b      	strb	r3, [r7, #5]
    if (I2C1_Start() != 0) return -1;
 8001c2e:	f7ff fef1 	bl	8001a14 <I2C1_Start>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d002      	beq.n	8001c3e <I2C1_WriteMulti+0x26>
 8001c38:	f04f 33ff 	mov.w	r3, #4294967295
 8001c3c:	e032      	b.n	8001ca4 <I2C1_WriteMulti+0x8c>
    if (I2C1_WriteAddress(devAddr << 1) != 0) return -1;
 8001c3e:	79fb      	ldrb	r3, [r7, #7]
 8001c40:	005b      	lsls	r3, r3, #1
 8001c42:	b2db      	uxtb	r3, r3
 8001c44:	4618      	mov	r0, r3
 8001c46:	f7ff ff31 	bl	8001aac <I2C1_WriteAddress>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d002      	beq.n	8001c56 <I2C1_WriteMulti+0x3e>
 8001c50:	f04f 33ff 	mov.w	r3, #4294967295
 8001c54:	e026      	b.n	8001ca4 <I2C1_WriteMulti+0x8c>

    if (regAddr != 0xFF)
 8001c56:	79bb      	ldrb	r3, [r7, #6]
 8001c58:	2bff      	cmp	r3, #255	@ 0xff
 8001c5a:	d009      	beq.n	8001c70 <I2C1_WriteMulti+0x58>
        if (I2C1_WriteByte(regAddr) != 0) return -1;
 8001c5c:	79bb      	ldrb	r3, [r7, #6]
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f7ff ff50 	bl	8001b04 <I2C1_WriteByte>
 8001c64:	4603      	mov	r3, r0
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d002      	beq.n	8001c70 <I2C1_WriteMulti+0x58>
 8001c6a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c6e:	e019      	b.n	8001ca4 <I2C1_WriteMulti+0x8c>

    for (uint8_t i = 0; i < len; i++)
 8001c70:	2300      	movs	r3, #0
 8001c72:	73fb      	strb	r3, [r7, #15]
 8001c74:	e00f      	b.n	8001c96 <I2C1_WriteMulti+0x7e>
        if (I2C1_WriteByte(data[i]) != 0) return -1;
 8001c76:	7bfb      	ldrb	r3, [r7, #15]
 8001c78:	683a      	ldr	r2, [r7, #0]
 8001c7a:	4413      	add	r3, r2
 8001c7c:	781b      	ldrb	r3, [r3, #0]
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f7ff ff40 	bl	8001b04 <I2C1_WriteByte>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d002      	beq.n	8001c90 <I2C1_WriteMulti+0x78>
 8001c8a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c8e:	e009      	b.n	8001ca4 <I2C1_WriteMulti+0x8c>
    for (uint8_t i = 0; i < len; i++)
 8001c90:	7bfb      	ldrb	r3, [r7, #15]
 8001c92:	3301      	adds	r3, #1
 8001c94:	73fb      	strb	r3, [r7, #15]
 8001c96:	7bfa      	ldrb	r2, [r7, #15]
 8001c98:	797b      	ldrb	r3, [r7, #5]
 8001c9a:	429a      	cmp	r2, r3
 8001c9c:	d3eb      	bcc.n	8001c76 <I2C1_WriteMulti+0x5e>

    I2C1_Stop();
 8001c9e:	f7ff fef5 	bl	8001a8c <I2C1_Stop>
    return 0;
 8001ca2:	2300      	movs	r3, #0
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	3710      	adds	r7, #16
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}

08001cac <I2C1_ReadMulti>:

int I2C1_ReadMulti(uint8_t devAddr, uint8_t regAddr, uint8_t *data, uint8_t len){
 8001cac:	b590      	push	{r4, r7, lr}
 8001cae:	b087      	sub	sp, #28
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	603a      	str	r2, [r7, #0]
 8001cb4:	461a      	mov	r2, r3
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	71fb      	strb	r3, [r7, #7]
 8001cba:	460b      	mov	r3, r1
 8001cbc:	71bb      	strb	r3, [r7, #6]
 8001cbe:	4613      	mov	r3, r2
 8001cc0:	717b      	strb	r3, [r7, #5]
    int timeout;

    if (regAddr != 0xFF)
 8001cc2:	79bb      	ldrb	r3, [r7, #6]
 8001cc4:	2bff      	cmp	r3, #255	@ 0xff
 8001cc6:	d043      	beq.n	8001d50 <I2C1_ReadMulti+0xa4>
    {
        if (I2C1_Start() != 0) return -1;
 8001cc8:	f7ff fea4 	bl	8001a14 <I2C1_Start>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d002      	beq.n	8001cd8 <I2C1_ReadMulti+0x2c>
 8001cd2:	f04f 33ff 	mov.w	r3, #4294967295
 8001cd6:	e073      	b.n	8001dc0 <I2C1_ReadMulti+0x114>
        if (I2C1_WriteAddress(devAddr << 1) != 0) return -1;
 8001cd8:	79fb      	ldrb	r3, [r7, #7]
 8001cda:	005b      	lsls	r3, r3, #1
 8001cdc:	b2db      	uxtb	r3, r3
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f7ff fee4 	bl	8001aac <I2C1_WriteAddress>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d002      	beq.n	8001cf0 <I2C1_ReadMulti+0x44>
 8001cea:	f04f 33ff 	mov.w	r3, #4294967295
 8001cee:	e067      	b.n	8001dc0 <I2C1_ReadMulti+0x114>
        if (I2C1_WriteByte(regAddr) != 0) return -1;
 8001cf0:	79bb      	ldrb	r3, [r7, #6]
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f7ff ff06 	bl	8001b04 <I2C1_WriteByte>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d002      	beq.n	8001d04 <I2C1_ReadMulti+0x58>
 8001cfe:	f04f 33ff 	mov.w	r3, #4294967295
 8001d02:	e05d      	b.n	8001dc0 <I2C1_ReadMulti+0x114>

        timeout = TIMEOUT_MAX;
 8001d04:	4b30      	ldr	r3, [pc, #192]	@ (8001dc8 <I2C1_ReadMulti+0x11c>)
 8001d06:	617b      	str	r3, [r7, #20]
        while (!(I2C1->SR1 & SR1_TXE) && timeout--);
 8001d08:	bf00      	nop
 8001d0a:	4b30      	ldr	r3, [pc, #192]	@ (8001dcc <I2C1_ReadMulti+0x120>)
 8001d0c:	695b      	ldr	r3, [r3, #20]
 8001d0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d104      	bne.n	8001d20 <I2C1_ReadMulti+0x74>
 8001d16:	697b      	ldr	r3, [r7, #20]
 8001d18:	1e5a      	subs	r2, r3, #1
 8001d1a:	617a      	str	r2, [r7, #20]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d1f4      	bne.n	8001d0a <I2C1_ReadMulti+0x5e>
        timeout = TIMEOUT_MAX;
 8001d20:	4b29      	ldr	r3, [pc, #164]	@ (8001dc8 <I2C1_ReadMulti+0x11c>)
 8001d22:	617b      	str	r3, [r7, #20]
        while (!(I2C1->SR1 & SR1_BTF) && timeout--);
 8001d24:	bf00      	nop
 8001d26:	4b29      	ldr	r3, [pc, #164]	@ (8001dcc <I2C1_ReadMulti+0x120>)
 8001d28:	695b      	ldr	r3, [r3, #20]
 8001d2a:	f003 0304 	and.w	r3, r3, #4
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d104      	bne.n	8001d3c <I2C1_ReadMulti+0x90>
 8001d32:	697b      	ldr	r3, [r7, #20]
 8001d34:	1e5a      	subs	r2, r3, #1
 8001d36:	617a      	str	r2, [r7, #20]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d1f4      	bne.n	8001d26 <I2C1_ReadMulti+0x7a>
        for (volatile int i = 0; i < 1000; i++); // small delay
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	60fb      	str	r3, [r7, #12]
 8001d40:	e002      	b.n	8001d48 <I2C1_ReadMulti+0x9c>
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	3301      	adds	r3, #1
 8001d46:	60fb      	str	r3, [r7, #12]
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001d4e:	dbf8      	blt.n	8001d42 <I2C1_ReadMulti+0x96>
    }

    if (I2C1_Start() != 0) return -1;
 8001d50:	f7ff fe60 	bl	8001a14 <I2C1_Start>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d002      	beq.n	8001d60 <I2C1_ReadMulti+0xb4>
 8001d5a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d5e:	e02f      	b.n	8001dc0 <I2C1_ReadMulti+0x114>
    if (I2C1_WriteAddress((devAddr << 1) | 1) != 0) return -1;
 8001d60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d64:	005b      	lsls	r3, r3, #1
 8001d66:	b25b      	sxtb	r3, r3
 8001d68:	f043 0301 	orr.w	r3, r3, #1
 8001d6c:	b25b      	sxtb	r3, r3
 8001d6e:	b2db      	uxtb	r3, r3
 8001d70:	4618      	mov	r0, r3
 8001d72:	f7ff fe9b 	bl	8001aac <I2C1_WriteAddress>
 8001d76:	4603      	mov	r3, r0
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d002      	beq.n	8001d82 <I2C1_ReadMulti+0xd6>
 8001d7c:	f04f 33ff 	mov.w	r3, #4294967295
 8001d80:	e01e      	b.n	8001dc0 <I2C1_ReadMulti+0x114>

    for (uint8_t i = 0; i < len; i++)
 8001d82:	2300      	movs	r3, #0
 8001d84:	74fb      	strb	r3, [r7, #19]
 8001d86:	e016      	b.n	8001db6 <I2C1_ReadMulti+0x10a>
    {
        if (i == (len - 1))
 8001d88:	7cfa      	ldrb	r2, [r7, #19]
 8001d8a:	797b      	ldrb	r3, [r7, #5]
 8001d8c:	3b01      	subs	r3, #1
 8001d8e:	429a      	cmp	r2, r3
 8001d90:	d107      	bne.n	8001da2 <I2C1_ReadMulti+0xf6>
            data[i] = I2C1_ReadNack();
 8001d92:	7cfb      	ldrb	r3, [r7, #19]
 8001d94:	683a      	ldr	r2, [r7, #0]
 8001d96:	18d4      	adds	r4, r2, r3
 8001d98:	f7ff ff14 	bl	8001bc4 <I2C1_ReadNack>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	7023      	strb	r3, [r4, #0]
 8001da0:	e006      	b.n	8001db0 <I2C1_ReadMulti+0x104>
        else
            data[i] = I2C1_ReadAck();
 8001da2:	7cfb      	ldrb	r3, [r7, #19]
 8001da4:	683a      	ldr	r2, [r7, #0]
 8001da6:	18d4      	adds	r4, r2, r3
 8001da8:	f7ff fee8 	bl	8001b7c <I2C1_ReadAck>
 8001dac:	4603      	mov	r3, r0
 8001dae:	7023      	strb	r3, [r4, #0]
    for (uint8_t i = 0; i < len; i++)
 8001db0:	7cfb      	ldrb	r3, [r7, #19]
 8001db2:	3301      	adds	r3, #1
 8001db4:	74fb      	strb	r3, [r7, #19]
 8001db6:	7cfa      	ldrb	r2, [r7, #19]
 8001db8:	797b      	ldrb	r3, [r7, #5]
 8001dba:	429a      	cmp	r2, r3
 8001dbc:	d3e4      	bcc.n	8001d88 <I2C1_ReadMulti+0xdc>
    }

    return 0;
 8001dbe:	2300      	movs	r3, #0
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	371c      	adds	r7, #28
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd90      	pop	{r4, r7, pc}
 8001dc8:	000186a0 	.word	0x000186a0
 8001dcc:	40005400 	.word	0x40005400

08001dd0 <delay_ms>:
#include "bh1750.h"
#include "mpu6050.h"
#include <stdio.h>


void delay_ms(uint32_t ms){
 8001dd0:	b480      	push	{r7}
 8001dd2:	b085      	sub	sp, #20
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
    for (uint32_t i = 0; i < ms * 16000; i++)
 8001dd8:	2300      	movs	r3, #0
 8001dda:	60fb      	str	r3, [r7, #12]
 8001ddc:	e003      	b.n	8001de6 <delay_ms+0x16>
        __NOP();
 8001dde:	bf00      	nop
    for (uint32_t i = 0; i < ms * 16000; i++)
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	3301      	adds	r3, #1
 8001de4:	60fb      	str	r3, [r7, #12]
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8001dec:	fb02 f303 	mul.w	r3, r2, r3
 8001df0:	68fa      	ldr	r2, [r7, #12]
 8001df2:	429a      	cmp	r2, r3
 8001df4:	d3f3      	bcc.n	8001dde <delay_ms+0xe>
}
 8001df6:	bf00      	nop
 8001df8:	bf00      	nop
 8001dfa:	3714      	adds	r7, #20
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e02:	4770      	bx	lr

08001e04 <main>:


int main(void){
 8001e04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001e08:	b098      	sub	sp, #96	@ 0x60
 8001e0a:	af0a      	add	r7, sp, #40	@ 0x28
    uart_rxtx_init();
 8001e0c:	f000 fa9c 	bl	8002348 <uart_rxtx_init>
    I2C1_Init();
 8001e10:	f7ff fdac 	bl	800196c <I2C1_Init>
    BME280_Init();
 8001e14:	f7ff f9aa 	bl	800116c <BME280_Init>
    BH1750_Init();
 8001e18:	f7ff f89c 	bl	8000f54 <BH1750_Init>
    MPU6050_Init();
 8001e1c:	f000 f878 	bl	8001f10 <MPU6050_Init>
    while (1){
    	MPUData result = MPU6050_Read();
 8001e20:	f107 031c 	add.w	r3, r7, #28
 8001e24:	4618      	mov	r0, r3
 8001e26:	f000 f8a3 	bl	8001f70 <MPU6050_Read>
    	printf("Ax=%.2f Ay=%.2f Az=%.2f Gx=%.2f Gy=%.2f Gz=%.2f \r\n",
    			result.Ax,result.Ay,result.Az,result.Gx,result.Gy,result.Gz);
 8001e2a:	69fb      	ldr	r3, [r7, #28]
    	printf("Ax=%.2f Ay=%.2f Az=%.2f Gx=%.2f Gy=%.2f Gz=%.2f \r\n",
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f7fe fb93 	bl	8000558 <__aeabi_f2d>
 8001e32:	e9c7 0102 	strd	r0, r1, [r7, #8]
    			result.Ax,result.Ay,result.Az,result.Gx,result.Gy,result.Gz);
 8001e36:	6a3b      	ldr	r3, [r7, #32]
    	printf("Ax=%.2f Ay=%.2f Az=%.2f Gx=%.2f Gy=%.2f Gz=%.2f \r\n",
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f7fe fb8d 	bl	8000558 <__aeabi_f2d>
 8001e3e:	4604      	mov	r4, r0
 8001e40:	460d      	mov	r5, r1
    			result.Ax,result.Ay,result.Az,result.Gx,result.Gy,result.Gz);
 8001e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    	printf("Ax=%.2f Ay=%.2f Az=%.2f Gx=%.2f Gy=%.2f Gz=%.2f \r\n",
 8001e44:	4618      	mov	r0, r3
 8001e46:	f7fe fb87 	bl	8000558 <__aeabi_f2d>
 8001e4a:	4680      	mov	r8, r0
 8001e4c:	4689      	mov	r9, r1
    			result.Ax,result.Ay,result.Az,result.Gx,result.Gy,result.Gz);
 8001e4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    	printf("Ax=%.2f Ay=%.2f Az=%.2f Gx=%.2f Gy=%.2f Gz=%.2f \r\n",
 8001e50:	4618      	mov	r0, r3
 8001e52:	f7fe fb81 	bl	8000558 <__aeabi_f2d>
 8001e56:	4682      	mov	sl, r0
 8001e58:	468b      	mov	fp, r1
    			result.Ax,result.Ay,result.Az,result.Gx,result.Gy,result.Gz);
 8001e5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    	printf("Ax=%.2f Ay=%.2f Az=%.2f Gx=%.2f Gy=%.2f Gz=%.2f \r\n",
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f7fe fb7b 	bl	8000558 <__aeabi_f2d>
 8001e62:	e9c7 0100 	strd	r0, r1, [r7]
    			result.Ax,result.Ay,result.Az,result.Gx,result.Gy,result.Gz);
 8001e66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    	printf("Ax=%.2f Ay=%.2f Az=%.2f Gx=%.2f Gy=%.2f Gz=%.2f \r\n",
 8001e68:	4618      	mov	r0, r3
 8001e6a:	f7fe fb75 	bl	8000558 <__aeabi_f2d>
 8001e6e:	4602      	mov	r2, r0
 8001e70:	460b      	mov	r3, r1
 8001e72:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8001e76:	ed97 7b00 	vldr	d7, [r7]
 8001e7a:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001e7e:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8001e82:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001e86:	e9cd 4500 	strd	r4, r5, [sp]
 8001e8a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001e8e:	481e      	ldr	r0, [pc, #120]	@ (8001f08 <main+0x104>)
 8001e90:	f001 fa1c 	bl	80032cc <iprintf>
    	SensorData env = BME280_Read();
 8001e94:	f7ff fcf8 	bl	8001888 <BME280_Read>
 8001e98:	eef0 6a40 	vmov.f32	s13, s0
 8001e9c:	eeb0 7a60 	vmov.f32	s14, s1
 8001ea0:	eef0 7a41 	vmov.f32	s15, s2
 8001ea4:	edc7 6a04 	vstr	s13, [r7, #16]
 8001ea8:	ed87 7a05 	vstr	s14, [r7, #20]
 8001eac:	edc7 7a06 	vstr	s15, [r7, #24]
    	float lux = BH1750_Read();
 8001eb0:	f7ff f870 	bl	8000f94 <BH1750_Read>
 8001eb4:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
    	printf("%.2f C | %.2f%% |  %.2f hPa |  %.2f lx\r\n",
                         env.temperature, env.humidity, env.pressure, lux);
 8001eb8:	693b      	ldr	r3, [r7, #16]
    	printf("%.2f C | %.2f%% |  %.2f hPa |  %.2f lx\r\n",
 8001eba:	4618      	mov	r0, r3
 8001ebc:	f7fe fb4c 	bl	8000558 <__aeabi_f2d>
 8001ec0:	4682      	mov	sl, r0
 8001ec2:	468b      	mov	fp, r1
                         env.temperature, env.humidity, env.pressure, lux);
 8001ec4:	697b      	ldr	r3, [r7, #20]
    	printf("%.2f C | %.2f%% |  %.2f hPa |  %.2f lx\r\n",
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f7fe fb46 	bl	8000558 <__aeabi_f2d>
 8001ecc:	4604      	mov	r4, r0
 8001ece:	460d      	mov	r5, r1
                         env.temperature, env.humidity, env.pressure, lux);
 8001ed0:	69bb      	ldr	r3, [r7, #24]
    	printf("%.2f C | %.2f%% |  %.2f hPa |  %.2f lx\r\n",
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f7fe fb40 	bl	8000558 <__aeabi_f2d>
 8001ed8:	4680      	mov	r8, r0
 8001eda:	4689      	mov	r9, r1
 8001edc:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001ede:	f7fe fb3b 	bl	8000558 <__aeabi_f2d>
 8001ee2:	4602      	mov	r2, r0
 8001ee4:	460b      	mov	r3, r1
 8001ee6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001eea:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001eee:	e9cd 4500 	strd	r4, r5, [sp]
 8001ef2:	4652      	mov	r2, sl
 8001ef4:	465b      	mov	r3, fp
 8001ef6:	4805      	ldr	r0, [pc, #20]	@ (8001f0c <main+0x108>)
 8001ef8:	f001 f9e8 	bl	80032cc <iprintf>
    	delay_ms(100);
 8001efc:	2064      	movs	r0, #100	@ 0x64
 8001efe:	f7ff ff67 	bl	8001dd0 <delay_ms>
    while (1){
 8001f02:	bf00      	nop
 8001f04:	e78c      	b.n	8001e20 <main+0x1c>
 8001f06:	bf00      	nop
 8001f08:	080051e0 	.word	0x080051e0
 8001f0c:	08005214 	.word	0x08005214

08001f10 <MPU6050_Init>:

#define ACCEL_XOUT_H			0x3B



void MPU6050_Init(void){
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b082      	sub	sp, #8
 8001f14:	af00      	add	r7, sp, #0
	uint8_t data;

	data = 0x00;
 8001f16:	2300      	movs	r3, #0
 8001f18:	71fb      	strb	r3, [r7, #7]
	I2C1_WriteMulti(MPU6050_ADDR, PWR_MGMT_1, &data,1);
 8001f1a:	1dfa      	adds	r2, r7, #7
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	216b      	movs	r1, #107	@ 0x6b
 8001f20:	2068      	movs	r0, #104	@ 0x68
 8001f22:	f7ff fe79 	bl	8001c18 <I2C1_WriteMulti>

	data = 0x00;
 8001f26:	2300      	movs	r3, #0
 8001f28:	71fb      	strb	r3, [r7, #7]
	I2C1_WriteMulti(MPU6050_ADDR, GYRO_CONFIG, &data, 1);
 8001f2a:	1dfa      	adds	r2, r7, #7
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	211b      	movs	r1, #27
 8001f30:	2068      	movs	r0, #104	@ 0x68
 8001f32:	f7ff fe71 	bl	8001c18 <I2C1_WriteMulti>

	data = 0x00;
 8001f36:	2300      	movs	r3, #0
 8001f38:	71fb      	strb	r3, [r7, #7]
	I2C1_WriteMulti(MPU6050_ADDR, ACCEL_CONFIG, &data, 1);
 8001f3a:	1dfa      	adds	r2, r7, #7
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	211c      	movs	r1, #28
 8001f40:	2068      	movs	r0, #104	@ 0x68
 8001f42:	f7ff fe69 	bl	8001c18 <I2C1_WriteMulti>

	data = 0x06;
 8001f46:	2306      	movs	r3, #6
 8001f48:	71fb      	strb	r3, [r7, #7]
	I2C1_WriteMulti(MPU6050_ADDR, DLPF_CFG, &data, 1);
 8001f4a:	1dfa      	adds	r2, r7, #7
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	211a      	movs	r1, #26
 8001f50:	2068      	movs	r0, #104	@ 0x68
 8001f52:	f7ff fe61 	bl	8001c18 <I2C1_WriteMulti>

	data = 0x07;
 8001f56:	2307      	movs	r3, #7
 8001f58:	71fb      	strb	r3, [r7, #7]
	I2C1_WriteMulti(MPU6050_ADDR, SMPLRT_DIV, &data, 1);
 8001f5a:	1dfa      	adds	r2, r7, #7
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	2119      	movs	r1, #25
 8001f60:	2068      	movs	r0, #104	@ 0x68
 8001f62:	f7ff fe59 	bl	8001c18 <I2C1_WriteMulti>

}
 8001f66:	bf00      	nop
 8001f68:	3708      	adds	r7, #8
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
	...

08001f70 <MPU6050_Read>:

MPUData MPU6050_Read(void){
 8001f70:	b5b0      	push	{r4, r5, r7, lr}
 8001f72:	b090      	sub	sp, #64	@ 0x40
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
	uint8_t buffer[14];
	I2C1_ReadMulti(MPU6050_ADDR,ACCEL_XOUT_H, buffer, 14);
 8001f78:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8001f7c:	230e      	movs	r3, #14
 8001f7e:	213b      	movs	r1, #59	@ 0x3b
 8001f80:	2068      	movs	r0, #104	@ 0x68
 8001f82:	f7ff fe93 	bl	8001cac <I2C1_ReadMulti>
	MPUData mpu;
	int16_t raw_Ax = (buffer[0] << 8) | buffer[1];
 8001f86:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001f8a:	b21b      	sxth	r3, r3
 8001f8c:	021b      	lsls	r3, r3, #8
 8001f8e:	b21a      	sxth	r2, r3
 8001f90:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001f94:	b21b      	sxth	r3, r3
 8001f96:	4313      	orrs	r3, r2
 8001f98:	87fb      	strh	r3, [r7, #62]	@ 0x3e
	int16_t raw_Ay = (buffer[2] << 8) | buffer[3];
 8001f9a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001f9e:	b21b      	sxth	r3, r3
 8001fa0:	021b      	lsls	r3, r3, #8
 8001fa2:	b21a      	sxth	r2, r3
 8001fa4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001fa8:	b21b      	sxth	r3, r3
 8001faa:	4313      	orrs	r3, r2
 8001fac:	87bb      	strh	r3, [r7, #60]	@ 0x3c
	int16_t raw_Az = (buffer[4] << 8) | buffer[5];
 8001fae:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001fb2:	b21b      	sxth	r3, r3
 8001fb4:	021b      	lsls	r3, r3, #8
 8001fb6:	b21a      	sxth	r2, r3
 8001fb8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8001fbc:	b21b      	sxth	r3, r3
 8001fbe:	4313      	orrs	r3, r2
 8001fc0:	877b      	strh	r3, [r7, #58]	@ 0x3a

	int16_t raw_Gx = (buffer[8] << 8) | buffer[9];
 8001fc2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001fc6:	b21b      	sxth	r3, r3
 8001fc8:	021b      	lsls	r3, r3, #8
 8001fca:	b21a      	sxth	r2, r3
 8001fcc:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001fd0:	b21b      	sxth	r3, r3
 8001fd2:	4313      	orrs	r3, r2
 8001fd4:	873b      	strh	r3, [r7, #56]	@ 0x38
	int16_t raw_Gy = (buffer[10] << 8) | buffer[11];
 8001fd6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001fda:	b21b      	sxth	r3, r3
 8001fdc:	021b      	lsls	r3, r3, #8
 8001fde:	b21a      	sxth	r2, r3
 8001fe0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001fe4:	b21b      	sxth	r3, r3
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	86fb      	strh	r3, [r7, #54]	@ 0x36
	int16_t raw_Gz = (buffer[12] << 8) | buffer[13];
 8001fea:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001fee:	b21b      	sxth	r3, r3
 8001ff0:	021b      	lsls	r3, r3, #8
 8001ff2:	b21a      	sxth	r2, r3
 8001ff4:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8001ff8:	b21b      	sxth	r3, r3
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	86bb      	strh	r3, [r7, #52]	@ 0x34

	mpu.Ax = raw_Ax / 16384.0f;
 8001ffe:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 8002002:	ee07 3a90 	vmov	s15, r3
 8002006:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800200a:	eddf 6a28 	vldr	s13, [pc, #160]	@ 80020ac <MPU6050_Read+0x13c>
 800200e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002012:	edc7 7a03 	vstr	s15, [r7, #12]
	mpu.Ay = raw_Ay / 16384.0f;
 8002016:	f9b7 303c 	ldrsh.w	r3, [r7, #60]	@ 0x3c
 800201a:	ee07 3a90 	vmov	s15, r3
 800201e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002022:	eddf 6a22 	vldr	s13, [pc, #136]	@ 80020ac <MPU6050_Read+0x13c>
 8002026:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800202a:	edc7 7a04 	vstr	s15, [r7, #16]
	mpu.Az = raw_Az / 16384.0f;
 800202e:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	@ 0x3a
 8002032:	ee07 3a90 	vmov	s15, r3
 8002036:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800203a:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 80020ac <MPU6050_Read+0x13c>
 800203e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002042:	edc7 7a05 	vstr	s15, [r7, #20]

	mpu.Gx = raw_Gx / 131.0f;
 8002046:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	@ 0x38
 800204a:	ee07 3a90 	vmov	s15, r3
 800204e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002052:	eddf 6a17 	vldr	s13, [pc, #92]	@ 80020b0 <MPU6050_Read+0x140>
 8002056:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800205a:	edc7 7a06 	vstr	s15, [r7, #24]
	mpu.Gy = raw_Gy / 131.0f;
 800205e:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8002062:	ee07 3a90 	vmov	s15, r3
 8002066:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800206a:	eddf 6a11 	vldr	s13, [pc, #68]	@ 80020b0 <MPU6050_Read+0x140>
 800206e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002072:	edc7 7a07 	vstr	s15, [r7, #28]
	mpu.Gz = raw_Gz / 131.0f;
 8002076:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	@ 0x34
 800207a:	ee07 3a90 	vmov	s15, r3
 800207e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002082:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 80020b0 <MPU6050_Read+0x140>
 8002086:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800208a:	edc7 7a08 	vstr	s15, [r7, #32]

	return mpu;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	461d      	mov	r5, r3
 8002092:	f107 040c 	add.w	r4, r7, #12
 8002096:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002098:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800209a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800209e:	e885 0003 	stmia.w	r5, {r0, r1}

}
 80020a2:	6878      	ldr	r0, [r7, #4]
 80020a4:	3740      	adds	r7, #64	@ 0x40
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bdb0      	pop	{r4, r5, r7, pc}
 80020aa:	bf00      	nop
 80020ac:	46800000 	.word	0x46800000
 80020b0:	43030000 	.word	0x43030000

080020b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020b4:	b480      	push	{r7}
 80020b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80020b8:	bf00      	nop
 80020ba:	e7fd      	b.n	80020b8 <NMI_Handler+0x4>

080020bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020bc:	b480      	push	{r7}
 80020be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020c0:	bf00      	nop
 80020c2:	e7fd      	b.n	80020c0 <HardFault_Handler+0x4>

080020c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020c4:	b480      	push	{r7}
 80020c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020c8:	bf00      	nop
 80020ca:	e7fd      	b.n	80020c8 <MemManage_Handler+0x4>

080020cc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020cc:	b480      	push	{r7}
 80020ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020d0:	bf00      	nop
 80020d2:	e7fd      	b.n	80020d0 <BusFault_Handler+0x4>

080020d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020d4:	b480      	push	{r7}
 80020d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020d8:	bf00      	nop
 80020da:	e7fd      	b.n	80020d8 <UsageFault_Handler+0x4>

080020dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020dc:	b480      	push	{r7}
 80020de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020e0:	bf00      	nop
 80020e2:	46bd      	mov	sp, r7
 80020e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e8:	4770      	bx	lr

080020ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020ea:	b580      	push	{r7, lr}
 80020ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020ee:	f000 f9ad 	bl	800244c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80020f2:	f000 fb45 	bl	8002780 <xTaskGetSchedulerState>
 80020f6:	4603      	mov	r3, r0
 80020f8:	2b01      	cmp	r3, #1
 80020fa:	d001      	beq.n	8002100 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80020fc:	f000 fbac 	bl	8002858 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002100:	bf00      	nop
 8002102:	bd80      	pop	{r7, pc}

08002104 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0
  return 1;
 8002108:	2301      	movs	r3, #1
}
 800210a:	4618      	mov	r0, r3
 800210c:	46bd      	mov	sp, r7
 800210e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002112:	4770      	bx	lr

08002114 <_kill>:

int _kill(int pid, int sig)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b082      	sub	sp, #8
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
 800211c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800211e:	f001 f97d 	bl	800341c <__errno>
 8002122:	4603      	mov	r3, r0
 8002124:	2216      	movs	r2, #22
 8002126:	601a      	str	r2, [r3, #0]
  return -1;
 8002128:	f04f 33ff 	mov.w	r3, #4294967295
}
 800212c:	4618      	mov	r0, r3
 800212e:	3708      	adds	r7, #8
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}

08002134 <_exit>:

void _exit (int status)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b082      	sub	sp, #8
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800213c:	f04f 31ff 	mov.w	r1, #4294967295
 8002140:	6878      	ldr	r0, [r7, #4]
 8002142:	f7ff ffe7 	bl	8002114 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002146:	bf00      	nop
 8002148:	e7fd      	b.n	8002146 <_exit+0x12>

0800214a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800214a:	b580      	push	{r7, lr}
 800214c:	b086      	sub	sp, #24
 800214e:	af00      	add	r7, sp, #0
 8002150:	60f8      	str	r0, [r7, #12]
 8002152:	60b9      	str	r1, [r7, #8]
 8002154:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002156:	2300      	movs	r3, #0
 8002158:	617b      	str	r3, [r7, #20]
 800215a:	e00a      	b.n	8002172 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800215c:	f3af 8000 	nop.w
 8002160:	4601      	mov	r1, r0
 8002162:	68bb      	ldr	r3, [r7, #8]
 8002164:	1c5a      	adds	r2, r3, #1
 8002166:	60ba      	str	r2, [r7, #8]
 8002168:	b2ca      	uxtb	r2, r1
 800216a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	3301      	adds	r3, #1
 8002170:	617b      	str	r3, [r7, #20]
 8002172:	697a      	ldr	r2, [r7, #20]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	429a      	cmp	r2, r3
 8002178:	dbf0      	blt.n	800215c <_read+0x12>
  }

  return len;
 800217a:	687b      	ldr	r3, [r7, #4]
}
 800217c:	4618      	mov	r0, r3
 800217e:	3718      	adds	r7, #24
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}

08002184 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b086      	sub	sp, #24
 8002188:	af00      	add	r7, sp, #0
 800218a:	60f8      	str	r0, [r7, #12]
 800218c:	60b9      	str	r1, [r7, #8]
 800218e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002190:	2300      	movs	r3, #0
 8002192:	617b      	str	r3, [r7, #20]
 8002194:	e009      	b.n	80021aa <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002196:	68bb      	ldr	r3, [r7, #8]
 8002198:	1c5a      	adds	r2, r3, #1
 800219a:	60ba      	str	r2, [r7, #8]
 800219c:	781b      	ldrb	r3, [r3, #0]
 800219e:	4618      	mov	r0, r3
 80021a0:	f000 f888 	bl	80022b4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021a4:	697b      	ldr	r3, [r7, #20]
 80021a6:	3301      	adds	r3, #1
 80021a8:	617b      	str	r3, [r7, #20]
 80021aa:	697a      	ldr	r2, [r7, #20]
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	429a      	cmp	r2, r3
 80021b0:	dbf1      	blt.n	8002196 <_write+0x12>
  }
  return len;
 80021b2:	687b      	ldr	r3, [r7, #4]
}
 80021b4:	4618      	mov	r0, r3
 80021b6:	3718      	adds	r7, #24
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}

080021bc <_close>:

int _close(int file)
{
 80021bc:	b480      	push	{r7}
 80021be:	b083      	sub	sp, #12
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80021c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	370c      	adds	r7, #12
 80021cc:	46bd      	mov	sp, r7
 80021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d2:	4770      	bx	lr

080021d4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b083      	sub	sp, #12
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
 80021dc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80021e4:	605a      	str	r2, [r3, #4]
  return 0;
 80021e6:	2300      	movs	r3, #0
}
 80021e8:	4618      	mov	r0, r3
 80021ea:	370c      	adds	r7, #12
 80021ec:	46bd      	mov	sp, r7
 80021ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f2:	4770      	bx	lr

080021f4 <_isatty>:

int _isatty(int file)
{
 80021f4:	b480      	push	{r7}
 80021f6:	b083      	sub	sp, #12
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80021fc:	2301      	movs	r3, #1
}
 80021fe:	4618      	mov	r0, r3
 8002200:	370c      	adds	r7, #12
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr

0800220a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800220a:	b480      	push	{r7}
 800220c:	b085      	sub	sp, #20
 800220e:	af00      	add	r7, sp, #0
 8002210:	60f8      	str	r0, [r7, #12]
 8002212:	60b9      	str	r1, [r7, #8]
 8002214:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002216:	2300      	movs	r3, #0
}
 8002218:	4618      	mov	r0, r3
 800221a:	3714      	adds	r7, #20
 800221c:	46bd      	mov	sp, r7
 800221e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002222:	4770      	bx	lr

08002224 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b086      	sub	sp, #24
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800222c:	4a14      	ldr	r2, [pc, #80]	@ (8002280 <_sbrk+0x5c>)
 800222e:	4b15      	ldr	r3, [pc, #84]	@ (8002284 <_sbrk+0x60>)
 8002230:	1ad3      	subs	r3, r2, r3
 8002232:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002234:	697b      	ldr	r3, [r7, #20]
 8002236:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002238:	4b13      	ldr	r3, [pc, #76]	@ (8002288 <_sbrk+0x64>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d102      	bne.n	8002246 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002240:	4b11      	ldr	r3, [pc, #68]	@ (8002288 <_sbrk+0x64>)
 8002242:	4a12      	ldr	r2, [pc, #72]	@ (800228c <_sbrk+0x68>)
 8002244:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002246:	4b10      	ldr	r3, [pc, #64]	@ (8002288 <_sbrk+0x64>)
 8002248:	681a      	ldr	r2, [r3, #0]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	4413      	add	r3, r2
 800224e:	693a      	ldr	r2, [r7, #16]
 8002250:	429a      	cmp	r2, r3
 8002252:	d207      	bcs.n	8002264 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002254:	f001 f8e2 	bl	800341c <__errno>
 8002258:	4603      	mov	r3, r0
 800225a:	220c      	movs	r2, #12
 800225c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800225e:	f04f 33ff 	mov.w	r3, #4294967295
 8002262:	e009      	b.n	8002278 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002264:	4b08      	ldr	r3, [pc, #32]	@ (8002288 <_sbrk+0x64>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800226a:	4b07      	ldr	r3, [pc, #28]	@ (8002288 <_sbrk+0x64>)
 800226c:	681a      	ldr	r2, [r3, #0]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	4413      	add	r3, r2
 8002272:	4a05      	ldr	r2, [pc, #20]	@ (8002288 <_sbrk+0x64>)
 8002274:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002276:	68fb      	ldr	r3, [r7, #12]
}
 8002278:	4618      	mov	r0, r3
 800227a:	3718      	adds	r7, #24
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}
 8002280:	20020000 	.word	0x20020000
 8002284:	00000400 	.word	0x00000400
 8002288:	20000210 	.word	0x20000210
 800228c:	200007f0 	.word	0x200007f0

08002290 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002290:	b480      	push	{r7}
 8002292:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002294:	4b06      	ldr	r3, [pc, #24]	@ (80022b0 <SystemInit+0x20>)
 8002296:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800229a:	4a05      	ldr	r2, [pc, #20]	@ (80022b0 <SystemInit+0x20>)
 800229c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80022a0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022a4:	bf00      	nop
 80022a6:	46bd      	mov	sp, r7
 80022a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ac:	4770      	bx	lr
 80022ae:	bf00      	nop
 80022b0:	e000ed00 	.word	0xe000ed00

080022b4 <__io_putchar>:
	while(!(USART2->SR & SR_RXNE)){}
	return USART2->DR;
}


int __io_putchar(int ch){
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b082      	sub	sp, #8
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
	uart2_write(ch);
 80022bc:	6878      	ldr	r0, [r7, #4]
 80022be:	f000 f805 	bl	80022cc <uart2_write>
	return ch;
 80022c2:	687b      	ldr	r3, [r7, #4]
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	3708      	adds	r7, #8
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}

080022cc <uart2_write>:

void uart2_write(int ch){
 80022cc:	b480      	push	{r7}
 80022ce:	b083      	sub	sp, #12
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
	while(!(USART2->SR & SR_TXE)){}
 80022d4:	bf00      	nop
 80022d6:	4b08      	ldr	r3, [pc, #32]	@ (80022f8 <uart2_write+0x2c>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d0f9      	beq.n	80022d6 <uart2_write+0xa>
	USART2->DR= ch & 0xFF;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	4a04      	ldr	r2, [pc, #16]	@ (80022f8 <uart2_write+0x2c>)
 80022e6:	b2db      	uxtb	r3, r3
 80022e8:	6053      	str	r3, [r2, #4]
}
 80022ea:	bf00      	nop
 80022ec:	370c      	adds	r7, #12
 80022ee:	46bd      	mov	sp, r7
 80022f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f4:	4770      	bx	lr
 80022f6:	bf00      	nop
 80022f8:	40004400 	.word	0x40004400

080022fc <compute_uart_bd>:

static uint16_t compute_uart_bd(uint32_t periphclk, uint32_t baudrate){
 80022fc:	b480      	push	{r7}
 80022fe:	b083      	sub	sp, #12
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
 8002304:	6039      	str	r1, [r7, #0]
	return ((periphclk+(baudrate/2U))/baudrate);
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	085a      	lsrs	r2, r3, #1
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	441a      	add	r2, r3
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	fbb2 f3f3 	udiv	r3, r2, r3
 8002314:	b29b      	uxth	r3, r3
}
 8002316:	4618      	mov	r0, r3
 8002318:	370c      	adds	r7, #12
 800231a:	46bd      	mov	sp, r7
 800231c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002320:	4770      	bx	lr

08002322 <uart_set_baudrate>:

static void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t periphclk, uint32_t baudrate){
 8002322:	b580      	push	{r7, lr}
 8002324:	b084      	sub	sp, #16
 8002326:	af00      	add	r7, sp, #0
 8002328:	60f8      	str	r0, [r7, #12]
 800232a:	60b9      	str	r1, [r7, #8]
 800232c:	607a      	str	r2, [r7, #4]
	USARTx->BRR = compute_uart_bd(periphclk,baudrate);
 800232e:	6879      	ldr	r1, [r7, #4]
 8002330:	68b8      	ldr	r0, [r7, #8]
 8002332:	f7ff ffe3 	bl	80022fc <compute_uart_bd>
 8002336:	4603      	mov	r3, r0
 8002338:	461a      	mov	r2, r3
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	609a      	str	r2, [r3, #8]
}
 800233e:	bf00      	nop
 8002340:	3710      	adds	r7, #16
 8002342:	46bd      	mov	sp, r7
 8002344:	bd80      	pop	{r7, pc}
	...

08002348 <uart_rxtx_init>:

void uart_rxtx_init(void){
 8002348:	b580      	push	{r7, lr}
 800234a:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= GPIOAEN;
 800234c:	4b26      	ldr	r3, [pc, #152]	@ (80023e8 <uart_rxtx_init+0xa0>)
 800234e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002350:	4a25      	ldr	r2, [pc, #148]	@ (80023e8 <uart_rxtx_init+0xa0>)
 8002352:	f043 0301 	orr.w	r3, r3, #1
 8002356:	6313      	str	r3, [r2, #48]	@ 0x30
	RCC->APB1ENR |= UART2EN;
 8002358:	4b23      	ldr	r3, [pc, #140]	@ (80023e8 <uart_rxtx_init+0xa0>)
 800235a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800235c:	4a22      	ldr	r2, [pc, #136]	@ (80023e8 <uart_rxtx_init+0xa0>)
 800235e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002362:	6413      	str	r3, [r2, #64]	@ 0x40

	GPIOA->MODER &=~ (3U<<4);
 8002364:	4b21      	ldr	r3, [pc, #132]	@ (80023ec <uart_rxtx_init+0xa4>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4a20      	ldr	r2, [pc, #128]	@ (80023ec <uart_rxtx_init+0xa4>)
 800236a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800236e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=  (2U<<4);
 8002370:	4b1e      	ldr	r3, [pc, #120]	@ (80023ec <uart_rxtx_init+0xa4>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a1d      	ldr	r2, [pc, #116]	@ (80023ec <uart_rxtx_init+0xa4>)
 8002376:	f043 0320 	orr.w	r3, r3, #32
 800237a:	6013      	str	r3, [r2, #0]

	GPIOA->AFR[0] &=~ (0xF<<8);
 800237c:	4b1b      	ldr	r3, [pc, #108]	@ (80023ec <uart_rxtx_init+0xa4>)
 800237e:	6a1b      	ldr	r3, [r3, #32]
 8002380:	4a1a      	ldr	r2, [pc, #104]	@ (80023ec <uart_rxtx_init+0xa4>)
 8002382:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002386:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=  (0x7<<8);
 8002388:	4b18      	ldr	r3, [pc, #96]	@ (80023ec <uart_rxtx_init+0xa4>)
 800238a:	6a1b      	ldr	r3, [r3, #32]
 800238c:	4a17      	ldr	r2, [pc, #92]	@ (80023ec <uart_rxtx_init+0xa4>)
 800238e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002392:	6213      	str	r3, [r2, #32]

	GPIOA->MODER &=~ (3U<<6);
 8002394:	4b15      	ldr	r3, [pc, #84]	@ (80023ec <uart_rxtx_init+0xa4>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a14      	ldr	r2, [pc, #80]	@ (80023ec <uart_rxtx_init+0xa4>)
 800239a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800239e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=  (2U<<6);
 80023a0:	4b12      	ldr	r3, [pc, #72]	@ (80023ec <uart_rxtx_init+0xa4>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4a11      	ldr	r2, [pc, #68]	@ (80023ec <uart_rxtx_init+0xa4>)
 80023a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80023aa:	6013      	str	r3, [r2, #0]

	GPIOA->AFR[0] &=~ (0xF<<12);
 80023ac:	4b0f      	ldr	r3, [pc, #60]	@ (80023ec <uart_rxtx_init+0xa4>)
 80023ae:	6a1b      	ldr	r3, [r3, #32]
 80023b0:	4a0e      	ldr	r2, [pc, #56]	@ (80023ec <uart_rxtx_init+0xa4>)
 80023b2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80023b6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=  (0x7<<12);
 80023b8:	4b0c      	ldr	r3, [pc, #48]	@ (80023ec <uart_rxtx_init+0xa4>)
 80023ba:	6a1b      	ldr	r3, [r3, #32]
 80023bc:	4a0b      	ldr	r2, [pc, #44]	@ (80023ec <uart_rxtx_init+0xa4>)
 80023be:	f443 43e0 	orr.w	r3, r3, #28672	@ 0x7000
 80023c2:	6213      	str	r3, [r2, #32]

	uart_set_baudrate(USART2,APB1_CLK,UART_BAUDRATE);
 80023c4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80023c8:	4909      	ldr	r1, [pc, #36]	@ (80023f0 <uart_rxtx_init+0xa8>)
 80023ca:	480a      	ldr	r0, [pc, #40]	@ (80023f4 <uart_rxtx_init+0xac>)
 80023cc:	f7ff ffa9 	bl	8002322 <uart_set_baudrate>

	USART2->CR1 = (CR1_TE | CR1_RE);
 80023d0:	4b08      	ldr	r3, [pc, #32]	@ (80023f4 <uart_rxtx_init+0xac>)
 80023d2:	220c      	movs	r2, #12
 80023d4:	60da      	str	r2, [r3, #12]
	USART2->CR1 |= CR1_UE;
 80023d6:	4b07      	ldr	r3, [pc, #28]	@ (80023f4 <uart_rxtx_init+0xac>)
 80023d8:	68db      	ldr	r3, [r3, #12]
 80023da:	4a06      	ldr	r2, [pc, #24]	@ (80023f4 <uart_rxtx_init+0xac>)
 80023dc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80023e0:	60d3      	str	r3, [r2, #12]
}
 80023e2:	bf00      	nop
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	bf00      	nop
 80023e8:	40023800 	.word	0x40023800
 80023ec:	40020000 	.word	0x40020000
 80023f0:	00f42400 	.word	0x00f42400
 80023f4:	40004400 	.word	0x40004400

080023f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80023f8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002430 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80023fc:	f7ff ff48 	bl	8002290 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002400:	480c      	ldr	r0, [pc, #48]	@ (8002434 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002402:	490d      	ldr	r1, [pc, #52]	@ (8002438 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002404:	4a0d      	ldr	r2, [pc, #52]	@ (800243c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002406:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002408:	e002      	b.n	8002410 <LoopCopyDataInit>

0800240a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800240a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800240c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800240e:	3304      	adds	r3, #4

08002410 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002410:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002412:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002414:	d3f9      	bcc.n	800240a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002416:	4a0a      	ldr	r2, [pc, #40]	@ (8002440 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002418:	4c0a      	ldr	r4, [pc, #40]	@ (8002444 <LoopFillZerobss+0x22>)
  movs r3, #0
 800241a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800241c:	e001      	b.n	8002422 <LoopFillZerobss>

0800241e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800241e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002420:	3204      	adds	r2, #4

08002422 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002422:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002424:	d3fb      	bcc.n	800241e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002426:	f000 ffff 	bl	8003428 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800242a:	f7ff fceb 	bl	8001e04 <main>
  bx  lr    
 800242e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002430:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002434:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002438:	200001cc 	.word	0x200001cc
  ldr r2, =_sidata
 800243c:	080055c4 	.word	0x080055c4
  ldr r2, =_sbss
 8002440:	200001cc 	.word	0x200001cc
  ldr r4, =_ebss
 8002444:	200007f0 	.word	0x200007f0

08002448 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002448:	e7fe      	b.n	8002448 <ADC_IRQHandler>
	...

0800244c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800244c:	b480      	push	{r7}
 800244e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002450:	4b06      	ldr	r3, [pc, #24]	@ (800246c <HAL_IncTick+0x20>)
 8002452:	781b      	ldrb	r3, [r3, #0]
 8002454:	461a      	mov	r2, r3
 8002456:	4b06      	ldr	r3, [pc, #24]	@ (8002470 <HAL_IncTick+0x24>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4413      	add	r3, r2
 800245c:	4a04      	ldr	r2, [pc, #16]	@ (8002470 <HAL_IncTick+0x24>)
 800245e:	6013      	str	r3, [r2, #0]
}
 8002460:	bf00      	nop
 8002462:	46bd      	mov	sp, r7
 8002464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002468:	4770      	bx	lr
 800246a:	bf00      	nop
 800246c:	20000000 	.word	0x20000000
 8002470:	20000214 	.word	0x20000214

08002474 <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002474:	b480      	push	{r7}
 8002476:	b085      	sub	sp, #20
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
 800247c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	68fa      	ldr	r2, [r7, #12]
 8002488:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	689a      	ldr	r2, [r3, #8]
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	689b      	ldr	r3, [r3, #8]
 8002496:	683a      	ldr	r2, [r7, #0]
 8002498:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	683a      	ldr	r2, [r7, #0]
 800249e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	687a      	ldr	r2, [r7, #4]
 80024a4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	1c5a      	adds	r2, r3, #1
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	601a      	str	r2, [r3, #0]
}
 80024b0:	bf00      	nop
 80024b2:	3714      	adds	r7, #20
 80024b4:	46bd      	mov	sp, r7
 80024b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ba:	4770      	bx	lr

080024bc <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80024bc:	b480      	push	{r7}
 80024be:	b085      	sub	sp, #20
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	691b      	ldr	r3, [r3, #16]
 80024c8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	687a      	ldr	r2, [r7, #4]
 80024d0:	6892      	ldr	r2, [r2, #8]
 80024d2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	689b      	ldr	r3, [r3, #8]
 80024d8:	687a      	ldr	r2, [r7, #4]
 80024da:	6852      	ldr	r2, [r2, #4]
 80024dc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	687a      	ldr	r2, [r7, #4]
 80024e4:	429a      	cmp	r2, r3
 80024e6:	d103      	bne.n	80024f0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	689a      	ldr	r2, [r3, #8]
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2200      	movs	r2, #0
 80024f4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	1e5a      	subs	r2, r3, #1
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	681b      	ldr	r3, [r3, #0]
}
 8002504:	4618      	mov	r0, r3
 8002506:	3714      	adds	r7, #20
 8002508:	46bd      	mov	sp, r7
 800250a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250e:	4770      	bx	lr

08002510 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b086      	sub	sp, #24
 8002514:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002516:	2300      	movs	r3, #0
 8002518:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800251a:	4b4f      	ldr	r3, [pc, #316]	@ (8002658 <xTaskIncrementTick+0x148>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	2b00      	cmp	r3, #0
 8002520:	f040 8090 	bne.w	8002644 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002524:	4b4d      	ldr	r3, [pc, #308]	@ (800265c <xTaskIncrementTick+0x14c>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	3301      	adds	r3, #1
 800252a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800252c:	4a4b      	ldr	r2, [pc, #300]	@ (800265c <xTaskIncrementTick+0x14c>)
 800252e:	693b      	ldr	r3, [r7, #16]
 8002530:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002532:	693b      	ldr	r3, [r7, #16]
 8002534:	2b00      	cmp	r3, #0
 8002536:	d121      	bne.n	800257c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8002538:	4b49      	ldr	r3, [pc, #292]	@ (8002660 <xTaskIncrementTick+0x150>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d00b      	beq.n	800255a <xTaskIncrementTick+0x4a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002542:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002546:	f383 8811 	msr	BASEPRI, r3
 800254a:	f3bf 8f6f 	isb	sy
 800254e:	f3bf 8f4f 	dsb	sy
 8002552:	603b      	str	r3, [r7, #0]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002554:	bf00      	nop
 8002556:	bf00      	nop
 8002558:	e7fd      	b.n	8002556 <xTaskIncrementTick+0x46>
 800255a:	4b41      	ldr	r3, [pc, #260]	@ (8002660 <xTaskIncrementTick+0x150>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	60fb      	str	r3, [r7, #12]
 8002560:	4b40      	ldr	r3, [pc, #256]	@ (8002664 <xTaskIncrementTick+0x154>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a3e      	ldr	r2, [pc, #248]	@ (8002660 <xTaskIncrementTick+0x150>)
 8002566:	6013      	str	r3, [r2, #0]
 8002568:	4a3e      	ldr	r2, [pc, #248]	@ (8002664 <xTaskIncrementTick+0x154>)
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	6013      	str	r3, [r2, #0]
 800256e:	4b3e      	ldr	r3, [pc, #248]	@ (8002668 <xTaskIncrementTick+0x158>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	3301      	adds	r3, #1
 8002574:	4a3c      	ldr	r2, [pc, #240]	@ (8002668 <xTaskIncrementTick+0x158>)
 8002576:	6013      	str	r3, [r2, #0]
 8002578:	f000 f8e2 	bl	8002740 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800257c:	4b3b      	ldr	r3, [pc, #236]	@ (800266c <xTaskIncrementTick+0x15c>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	693a      	ldr	r2, [r7, #16]
 8002582:	429a      	cmp	r2, r3
 8002584:	d349      	bcc.n	800261a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002586:	4b36      	ldr	r3, [pc, #216]	@ (8002660 <xTaskIncrementTick+0x150>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d104      	bne.n	800259a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002590:	4b36      	ldr	r3, [pc, #216]	@ (800266c <xTaskIncrementTick+0x15c>)
 8002592:	f04f 32ff 	mov.w	r2, #4294967295
 8002596:	601a      	str	r2, [r3, #0]
					break;
 8002598:	e03f      	b.n	800261a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800259a:	4b31      	ldr	r3, [pc, #196]	@ (8002660 <xTaskIncrementTick+0x150>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	68db      	ldr	r3, [r3, #12]
 80025a0:	68db      	ldr	r3, [r3, #12]
 80025a2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80025a4:	68bb      	ldr	r3, [r7, #8]
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80025aa:	693a      	ldr	r2, [r7, #16]
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	429a      	cmp	r2, r3
 80025b0:	d203      	bcs.n	80025ba <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80025b2:	4a2e      	ldr	r2, [pc, #184]	@ (800266c <xTaskIncrementTick+0x15c>)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80025b8:	e02f      	b.n	800261a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80025ba:	68bb      	ldr	r3, [r7, #8]
 80025bc:	3304      	adds	r3, #4
 80025be:	4618      	mov	r0, r3
 80025c0:	f7ff ff7c 	bl	80024bc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80025c4:	68bb      	ldr	r3, [r7, #8]
 80025c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d004      	beq.n	80025d6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	3318      	adds	r3, #24
 80025d0:	4618      	mov	r0, r3
 80025d2:	f7ff ff73 	bl	80024bc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80025d6:	68bb      	ldr	r3, [r7, #8]
 80025d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025da:	4b25      	ldr	r3, [pc, #148]	@ (8002670 <xTaskIncrementTick+0x160>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	429a      	cmp	r2, r3
 80025e0:	d903      	bls.n	80025ea <xTaskIncrementTick+0xda>
 80025e2:	68bb      	ldr	r3, [r7, #8]
 80025e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025e6:	4a22      	ldr	r2, [pc, #136]	@ (8002670 <xTaskIncrementTick+0x160>)
 80025e8:	6013      	str	r3, [r2, #0]
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025ee:	4613      	mov	r3, r2
 80025f0:	009b      	lsls	r3, r3, #2
 80025f2:	4413      	add	r3, r2
 80025f4:	009b      	lsls	r3, r3, #2
 80025f6:	4a1f      	ldr	r2, [pc, #124]	@ (8002674 <xTaskIncrementTick+0x164>)
 80025f8:	441a      	add	r2, r3
 80025fa:	68bb      	ldr	r3, [r7, #8]
 80025fc:	3304      	adds	r3, #4
 80025fe:	4619      	mov	r1, r3
 8002600:	4610      	mov	r0, r2
 8002602:	f7ff ff37 	bl	8002474 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002606:	68bb      	ldr	r3, [r7, #8]
 8002608:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800260a:	4b1b      	ldr	r3, [pc, #108]	@ (8002678 <xTaskIncrementTick+0x168>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002610:	429a      	cmp	r2, r3
 8002612:	d3b8      	bcc.n	8002586 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8002614:	2301      	movs	r3, #1
 8002616:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002618:	e7b5      	b.n	8002586 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800261a:	4b17      	ldr	r3, [pc, #92]	@ (8002678 <xTaskIncrementTick+0x168>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002620:	4914      	ldr	r1, [pc, #80]	@ (8002674 <xTaskIncrementTick+0x164>)
 8002622:	4613      	mov	r3, r2
 8002624:	009b      	lsls	r3, r3, #2
 8002626:	4413      	add	r3, r2
 8002628:	009b      	lsls	r3, r3, #2
 800262a:	440b      	add	r3, r1
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	2b01      	cmp	r3, #1
 8002630:	d901      	bls.n	8002636 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8002632:	2301      	movs	r3, #1
 8002634:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8002636:	4b11      	ldr	r3, [pc, #68]	@ (800267c <xTaskIncrementTick+0x16c>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d007      	beq.n	800264e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800263e:	2301      	movs	r3, #1
 8002640:	617b      	str	r3, [r7, #20]
 8002642:	e004      	b.n	800264e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8002644:	4b0e      	ldr	r3, [pc, #56]	@ (8002680 <xTaskIncrementTick+0x170>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	3301      	adds	r3, #1
 800264a:	4a0d      	ldr	r2, [pc, #52]	@ (8002680 <xTaskIncrementTick+0x170>)
 800264c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800264e:	697b      	ldr	r3, [r7, #20]
}
 8002650:	4618      	mov	r0, r3
 8002652:	3718      	adds	r7, #24
 8002654:	46bd      	mov	sp, r7
 8002656:	bd80      	pop	{r7, pc}
 8002658:	200006a0 	.word	0x200006a0
 800265c:	20000684 	.word	0x20000684
 8002660:	2000067c 	.word	0x2000067c
 8002664:	20000680 	.word	0x20000680
 8002668:	20000698 	.word	0x20000698
 800266c:	2000069c 	.word	0x2000069c
 8002670:	20000688 	.word	0x20000688
 8002674:	2000021c 	.word	0x2000021c
 8002678:	20000218 	.word	0x20000218
 800267c:	20000694 	.word	0x20000694
 8002680:	20000690 	.word	0x20000690

08002684 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002684:	b480      	push	{r7}
 8002686:	b085      	sub	sp, #20
 8002688:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800268a:	4b28      	ldr	r3, [pc, #160]	@ (800272c <vTaskSwitchContext+0xa8>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d003      	beq.n	800269a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002692:	4b27      	ldr	r3, [pc, #156]	@ (8002730 <vTaskSwitchContext+0xac>)
 8002694:	2201      	movs	r2, #1
 8002696:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002698:	e042      	b.n	8002720 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800269a:	4b25      	ldr	r3, [pc, #148]	@ (8002730 <vTaskSwitchContext+0xac>)
 800269c:	2200      	movs	r2, #0
 800269e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80026a0:	4b24      	ldr	r3, [pc, #144]	@ (8002734 <vTaskSwitchContext+0xb0>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	60fb      	str	r3, [r7, #12]
 80026a6:	e011      	b.n	80026cc <vTaskSwitchContext+0x48>
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d10b      	bne.n	80026c6 <vTaskSwitchContext+0x42>
	__asm volatile
 80026ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80026b2:	f383 8811 	msr	BASEPRI, r3
 80026b6:	f3bf 8f6f 	isb	sy
 80026ba:	f3bf 8f4f 	dsb	sy
 80026be:	607b      	str	r3, [r7, #4]
}
 80026c0:	bf00      	nop
 80026c2:	bf00      	nop
 80026c4:	e7fd      	b.n	80026c2 <vTaskSwitchContext+0x3e>
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	3b01      	subs	r3, #1
 80026ca:	60fb      	str	r3, [r7, #12]
 80026cc:	491a      	ldr	r1, [pc, #104]	@ (8002738 <vTaskSwitchContext+0xb4>)
 80026ce:	68fa      	ldr	r2, [r7, #12]
 80026d0:	4613      	mov	r3, r2
 80026d2:	009b      	lsls	r3, r3, #2
 80026d4:	4413      	add	r3, r2
 80026d6:	009b      	lsls	r3, r3, #2
 80026d8:	440b      	add	r3, r1
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d0e3      	beq.n	80026a8 <vTaskSwitchContext+0x24>
 80026e0:	68fa      	ldr	r2, [r7, #12]
 80026e2:	4613      	mov	r3, r2
 80026e4:	009b      	lsls	r3, r3, #2
 80026e6:	4413      	add	r3, r2
 80026e8:	009b      	lsls	r3, r3, #2
 80026ea:	4a13      	ldr	r2, [pc, #76]	@ (8002738 <vTaskSwitchContext+0xb4>)
 80026ec:	4413      	add	r3, r2
 80026ee:	60bb      	str	r3, [r7, #8]
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	685a      	ldr	r2, [r3, #4]
 80026f6:	68bb      	ldr	r3, [r7, #8]
 80026f8:	605a      	str	r2, [r3, #4]
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	685a      	ldr	r2, [r3, #4]
 80026fe:	68bb      	ldr	r3, [r7, #8]
 8002700:	3308      	adds	r3, #8
 8002702:	429a      	cmp	r2, r3
 8002704:	d104      	bne.n	8002710 <vTaskSwitchContext+0x8c>
 8002706:	68bb      	ldr	r3, [r7, #8]
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	685a      	ldr	r2, [r3, #4]
 800270c:	68bb      	ldr	r3, [r7, #8]
 800270e:	605a      	str	r2, [r3, #4]
 8002710:	68bb      	ldr	r3, [r7, #8]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	68db      	ldr	r3, [r3, #12]
 8002716:	4a09      	ldr	r2, [pc, #36]	@ (800273c <vTaskSwitchContext+0xb8>)
 8002718:	6013      	str	r3, [r2, #0]
 800271a:	4a06      	ldr	r2, [pc, #24]	@ (8002734 <vTaskSwitchContext+0xb0>)
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	6013      	str	r3, [r2, #0]
}
 8002720:	bf00      	nop
 8002722:	3714      	adds	r7, #20
 8002724:	46bd      	mov	sp, r7
 8002726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272a:	4770      	bx	lr
 800272c:	200006a0 	.word	0x200006a0
 8002730:	20000694 	.word	0x20000694
 8002734:	20000688 	.word	0x20000688
 8002738:	2000021c 	.word	0x2000021c
 800273c:	20000218 	.word	0x20000218

08002740 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002740:	b480      	push	{r7}
 8002742:	b083      	sub	sp, #12
 8002744:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002746:	4b0c      	ldr	r3, [pc, #48]	@ (8002778 <prvResetNextTaskUnblockTime+0x38>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d104      	bne.n	800275a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8002750:	4b0a      	ldr	r3, [pc, #40]	@ (800277c <prvResetNextTaskUnblockTime+0x3c>)
 8002752:	f04f 32ff 	mov.w	r2, #4294967295
 8002756:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8002758:	e008      	b.n	800276c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800275a:	4b07      	ldr	r3, [pc, #28]	@ (8002778 <prvResetNextTaskUnblockTime+0x38>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	68db      	ldr	r3, [r3, #12]
 8002760:	68db      	ldr	r3, [r3, #12]
 8002762:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	4a04      	ldr	r2, [pc, #16]	@ (800277c <prvResetNextTaskUnblockTime+0x3c>)
 800276a:	6013      	str	r3, [r2, #0]
}
 800276c:	bf00      	nop
 800276e:	370c      	adds	r7, #12
 8002770:	46bd      	mov	sp, r7
 8002772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002776:	4770      	bx	lr
 8002778:	2000067c 	.word	0x2000067c
 800277c:	2000069c 	.word	0x2000069c

08002780 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8002780:	b480      	push	{r7}
 8002782:	b083      	sub	sp, #12
 8002784:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8002786:	4b0b      	ldr	r3, [pc, #44]	@ (80027b4 <xTaskGetSchedulerState+0x34>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d102      	bne.n	8002794 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800278e:	2301      	movs	r3, #1
 8002790:	607b      	str	r3, [r7, #4]
 8002792:	e008      	b.n	80027a6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002794:	4b08      	ldr	r3, [pc, #32]	@ (80027b8 <xTaskGetSchedulerState+0x38>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d102      	bne.n	80027a2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800279c:	2302      	movs	r3, #2
 800279e:	607b      	str	r3, [r7, #4]
 80027a0:	e001      	b.n	80027a6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80027a2:	2300      	movs	r3, #0
 80027a4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80027a6:	687b      	ldr	r3, [r7, #4]
	}
 80027a8:	4618      	mov	r0, r3
 80027aa:	370c      	adds	r7, #12
 80027ac:	46bd      	mov	sp, r7
 80027ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b2:	4770      	bx	lr
 80027b4:	2000068c 	.word	0x2000068c
 80027b8:	200006a0 	.word	0x200006a0
 80027bc:	00000000 	.word	0x00000000

080027c0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80027c0:	4b07      	ldr	r3, [pc, #28]	@ (80027e0 <pxCurrentTCBConst2>)
 80027c2:	6819      	ldr	r1, [r3, #0]
 80027c4:	6808      	ldr	r0, [r1, #0]
 80027c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80027ca:	f380 8809 	msr	PSP, r0
 80027ce:	f3bf 8f6f 	isb	sy
 80027d2:	f04f 0000 	mov.w	r0, #0
 80027d6:	f380 8811 	msr	BASEPRI, r0
 80027da:	4770      	bx	lr
 80027dc:	f3af 8000 	nop.w

080027e0 <pxCurrentTCBConst2>:
 80027e0:	20000218 	.word	0x20000218
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80027e4:	bf00      	nop
 80027e6:	bf00      	nop
	...

080027f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80027f0:	f3ef 8009 	mrs	r0, PSP
 80027f4:	f3bf 8f6f 	isb	sy
 80027f8:	4b15      	ldr	r3, [pc, #84]	@ (8002850 <pxCurrentTCBConst>)
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	f01e 0f10 	tst.w	lr, #16
 8002800:	bf08      	it	eq
 8002802:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8002806:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800280a:	6010      	str	r0, [r2, #0]
 800280c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8002810:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8002814:	f380 8811 	msr	BASEPRI, r0
 8002818:	f3bf 8f4f 	dsb	sy
 800281c:	f3bf 8f6f 	isb	sy
 8002820:	f7ff ff30 	bl	8002684 <vTaskSwitchContext>
 8002824:	f04f 0000 	mov.w	r0, #0
 8002828:	f380 8811 	msr	BASEPRI, r0
 800282c:	bc09      	pop	{r0, r3}
 800282e:	6819      	ldr	r1, [r3, #0]
 8002830:	6808      	ldr	r0, [r1, #0]
 8002832:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002836:	f01e 0f10 	tst.w	lr, #16
 800283a:	bf08      	it	eq
 800283c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8002840:	f380 8809 	msr	PSP, r0
 8002844:	f3bf 8f6f 	isb	sy
 8002848:	4770      	bx	lr
 800284a:	bf00      	nop
 800284c:	f3af 8000 	nop.w

08002850 <pxCurrentTCBConst>:
 8002850:	20000218 	.word	0x20000218
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8002854:	bf00      	nop
 8002856:	bf00      	nop

08002858 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b082      	sub	sp, #8
 800285c:	af00      	add	r7, sp, #0
	__asm volatile
 800285e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002862:	f383 8811 	msr	BASEPRI, r3
 8002866:	f3bf 8f6f 	isb	sy
 800286a:	f3bf 8f4f 	dsb	sy
 800286e:	607b      	str	r3, [r7, #4]
}
 8002870:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8002872:	f7ff fe4d 	bl	8002510 <xTaskIncrementTick>
 8002876:	4603      	mov	r3, r0
 8002878:	2b00      	cmp	r3, #0
 800287a:	d003      	beq.n	8002884 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800287c:	4b06      	ldr	r3, [pc, #24]	@ (8002898 <xPortSysTickHandler+0x40>)
 800287e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002882:	601a      	str	r2, [r3, #0]
 8002884:	2300      	movs	r3, #0
 8002886:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800288e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8002890:	bf00      	nop
 8002892:	3708      	adds	r7, #8
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}
 8002898:	e000ed04 	.word	0xe000ed04

0800289c <__cvt>:
 800289c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80028a0:	ec57 6b10 	vmov	r6, r7, d0
 80028a4:	2f00      	cmp	r7, #0
 80028a6:	460c      	mov	r4, r1
 80028a8:	4619      	mov	r1, r3
 80028aa:	463b      	mov	r3, r7
 80028ac:	bfbb      	ittet	lt
 80028ae:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80028b2:	461f      	movlt	r7, r3
 80028b4:	2300      	movge	r3, #0
 80028b6:	232d      	movlt	r3, #45	@ 0x2d
 80028b8:	700b      	strb	r3, [r1, #0]
 80028ba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80028bc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80028c0:	4691      	mov	r9, r2
 80028c2:	f023 0820 	bic.w	r8, r3, #32
 80028c6:	bfbc      	itt	lt
 80028c8:	4632      	movlt	r2, r6
 80028ca:	4616      	movlt	r6, r2
 80028cc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80028d0:	d005      	beq.n	80028de <__cvt+0x42>
 80028d2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80028d6:	d100      	bne.n	80028da <__cvt+0x3e>
 80028d8:	3401      	adds	r4, #1
 80028da:	2102      	movs	r1, #2
 80028dc:	e000      	b.n	80028e0 <__cvt+0x44>
 80028de:	2103      	movs	r1, #3
 80028e0:	ab03      	add	r3, sp, #12
 80028e2:	9301      	str	r3, [sp, #4]
 80028e4:	ab02      	add	r3, sp, #8
 80028e6:	9300      	str	r3, [sp, #0]
 80028e8:	ec47 6b10 	vmov	d0, r6, r7
 80028ec:	4653      	mov	r3, sl
 80028ee:	4622      	mov	r2, r4
 80028f0:	f000 fe5a 	bl	80035a8 <_dtoa_r>
 80028f4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80028f8:	4605      	mov	r5, r0
 80028fa:	d119      	bne.n	8002930 <__cvt+0x94>
 80028fc:	f019 0f01 	tst.w	r9, #1
 8002900:	d00e      	beq.n	8002920 <__cvt+0x84>
 8002902:	eb00 0904 	add.w	r9, r0, r4
 8002906:	2200      	movs	r2, #0
 8002908:	2300      	movs	r3, #0
 800290a:	4630      	mov	r0, r6
 800290c:	4639      	mov	r1, r7
 800290e:	f7fe f8e3 	bl	8000ad8 <__aeabi_dcmpeq>
 8002912:	b108      	cbz	r0, 8002918 <__cvt+0x7c>
 8002914:	f8cd 900c 	str.w	r9, [sp, #12]
 8002918:	2230      	movs	r2, #48	@ 0x30
 800291a:	9b03      	ldr	r3, [sp, #12]
 800291c:	454b      	cmp	r3, r9
 800291e:	d31e      	bcc.n	800295e <__cvt+0xc2>
 8002920:	9b03      	ldr	r3, [sp, #12]
 8002922:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8002924:	1b5b      	subs	r3, r3, r5
 8002926:	4628      	mov	r0, r5
 8002928:	6013      	str	r3, [r2, #0]
 800292a:	b004      	add	sp, #16
 800292c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002930:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8002934:	eb00 0904 	add.w	r9, r0, r4
 8002938:	d1e5      	bne.n	8002906 <__cvt+0x6a>
 800293a:	7803      	ldrb	r3, [r0, #0]
 800293c:	2b30      	cmp	r3, #48	@ 0x30
 800293e:	d10a      	bne.n	8002956 <__cvt+0xba>
 8002940:	2200      	movs	r2, #0
 8002942:	2300      	movs	r3, #0
 8002944:	4630      	mov	r0, r6
 8002946:	4639      	mov	r1, r7
 8002948:	f7fe f8c6 	bl	8000ad8 <__aeabi_dcmpeq>
 800294c:	b918      	cbnz	r0, 8002956 <__cvt+0xba>
 800294e:	f1c4 0401 	rsb	r4, r4, #1
 8002952:	f8ca 4000 	str.w	r4, [sl]
 8002956:	f8da 3000 	ldr.w	r3, [sl]
 800295a:	4499      	add	r9, r3
 800295c:	e7d3      	b.n	8002906 <__cvt+0x6a>
 800295e:	1c59      	adds	r1, r3, #1
 8002960:	9103      	str	r1, [sp, #12]
 8002962:	701a      	strb	r2, [r3, #0]
 8002964:	e7d9      	b.n	800291a <__cvt+0x7e>

08002966 <__exponent>:
 8002966:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002968:	2900      	cmp	r1, #0
 800296a:	bfba      	itte	lt
 800296c:	4249      	neglt	r1, r1
 800296e:	232d      	movlt	r3, #45	@ 0x2d
 8002970:	232b      	movge	r3, #43	@ 0x2b
 8002972:	2909      	cmp	r1, #9
 8002974:	7002      	strb	r2, [r0, #0]
 8002976:	7043      	strb	r3, [r0, #1]
 8002978:	dd29      	ble.n	80029ce <__exponent+0x68>
 800297a:	f10d 0307 	add.w	r3, sp, #7
 800297e:	461d      	mov	r5, r3
 8002980:	270a      	movs	r7, #10
 8002982:	461a      	mov	r2, r3
 8002984:	fbb1 f6f7 	udiv	r6, r1, r7
 8002988:	fb07 1416 	mls	r4, r7, r6, r1
 800298c:	3430      	adds	r4, #48	@ 0x30
 800298e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8002992:	460c      	mov	r4, r1
 8002994:	2c63      	cmp	r4, #99	@ 0x63
 8002996:	f103 33ff 	add.w	r3, r3, #4294967295
 800299a:	4631      	mov	r1, r6
 800299c:	dcf1      	bgt.n	8002982 <__exponent+0x1c>
 800299e:	3130      	adds	r1, #48	@ 0x30
 80029a0:	1e94      	subs	r4, r2, #2
 80029a2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80029a6:	1c41      	adds	r1, r0, #1
 80029a8:	4623      	mov	r3, r4
 80029aa:	42ab      	cmp	r3, r5
 80029ac:	d30a      	bcc.n	80029c4 <__exponent+0x5e>
 80029ae:	f10d 0309 	add.w	r3, sp, #9
 80029b2:	1a9b      	subs	r3, r3, r2
 80029b4:	42ac      	cmp	r4, r5
 80029b6:	bf88      	it	hi
 80029b8:	2300      	movhi	r3, #0
 80029ba:	3302      	adds	r3, #2
 80029bc:	4403      	add	r3, r0
 80029be:	1a18      	subs	r0, r3, r0
 80029c0:	b003      	add	sp, #12
 80029c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80029c4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80029c8:	f801 6f01 	strb.w	r6, [r1, #1]!
 80029cc:	e7ed      	b.n	80029aa <__exponent+0x44>
 80029ce:	2330      	movs	r3, #48	@ 0x30
 80029d0:	3130      	adds	r1, #48	@ 0x30
 80029d2:	7083      	strb	r3, [r0, #2]
 80029d4:	70c1      	strb	r1, [r0, #3]
 80029d6:	1d03      	adds	r3, r0, #4
 80029d8:	e7f1      	b.n	80029be <__exponent+0x58>
	...

080029dc <_printf_float>:
 80029dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80029e0:	b08d      	sub	sp, #52	@ 0x34
 80029e2:	460c      	mov	r4, r1
 80029e4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80029e8:	4616      	mov	r6, r2
 80029ea:	461f      	mov	r7, r3
 80029ec:	4605      	mov	r5, r0
 80029ee:	f000 fccb 	bl	8003388 <_localeconv_r>
 80029f2:	6803      	ldr	r3, [r0, #0]
 80029f4:	9304      	str	r3, [sp, #16]
 80029f6:	4618      	mov	r0, r3
 80029f8:	f7fd fc42 	bl	8000280 <strlen>
 80029fc:	2300      	movs	r3, #0
 80029fe:	930a      	str	r3, [sp, #40]	@ 0x28
 8002a00:	f8d8 3000 	ldr.w	r3, [r8]
 8002a04:	9005      	str	r0, [sp, #20]
 8002a06:	3307      	adds	r3, #7
 8002a08:	f023 0307 	bic.w	r3, r3, #7
 8002a0c:	f103 0208 	add.w	r2, r3, #8
 8002a10:	f894 a018 	ldrb.w	sl, [r4, #24]
 8002a14:	f8d4 b000 	ldr.w	fp, [r4]
 8002a18:	f8c8 2000 	str.w	r2, [r8]
 8002a1c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8002a20:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8002a24:	9307      	str	r3, [sp, #28]
 8002a26:	f8cd 8018 	str.w	r8, [sp, #24]
 8002a2a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8002a2e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002a32:	4b9c      	ldr	r3, [pc, #624]	@ (8002ca4 <_printf_float+0x2c8>)
 8002a34:	f04f 32ff 	mov.w	r2, #4294967295
 8002a38:	f7fe f880 	bl	8000b3c <__aeabi_dcmpun>
 8002a3c:	bb70      	cbnz	r0, 8002a9c <_printf_float+0xc0>
 8002a3e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002a42:	4b98      	ldr	r3, [pc, #608]	@ (8002ca4 <_printf_float+0x2c8>)
 8002a44:	f04f 32ff 	mov.w	r2, #4294967295
 8002a48:	f7fe f85a 	bl	8000b00 <__aeabi_dcmple>
 8002a4c:	bb30      	cbnz	r0, 8002a9c <_printf_float+0xc0>
 8002a4e:	2200      	movs	r2, #0
 8002a50:	2300      	movs	r3, #0
 8002a52:	4640      	mov	r0, r8
 8002a54:	4649      	mov	r1, r9
 8002a56:	f7fe f849 	bl	8000aec <__aeabi_dcmplt>
 8002a5a:	b110      	cbz	r0, 8002a62 <_printf_float+0x86>
 8002a5c:	232d      	movs	r3, #45	@ 0x2d
 8002a5e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002a62:	4a91      	ldr	r2, [pc, #580]	@ (8002ca8 <_printf_float+0x2cc>)
 8002a64:	4b91      	ldr	r3, [pc, #580]	@ (8002cac <_printf_float+0x2d0>)
 8002a66:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8002a6a:	bf8c      	ite	hi
 8002a6c:	4690      	movhi	r8, r2
 8002a6e:	4698      	movls	r8, r3
 8002a70:	2303      	movs	r3, #3
 8002a72:	6123      	str	r3, [r4, #16]
 8002a74:	f02b 0304 	bic.w	r3, fp, #4
 8002a78:	6023      	str	r3, [r4, #0]
 8002a7a:	f04f 0900 	mov.w	r9, #0
 8002a7e:	9700      	str	r7, [sp, #0]
 8002a80:	4633      	mov	r3, r6
 8002a82:	aa0b      	add	r2, sp, #44	@ 0x2c
 8002a84:	4621      	mov	r1, r4
 8002a86:	4628      	mov	r0, r5
 8002a88:	f000 f9d2 	bl	8002e30 <_printf_common>
 8002a8c:	3001      	adds	r0, #1
 8002a8e:	f040 808d 	bne.w	8002bac <_printf_float+0x1d0>
 8002a92:	f04f 30ff 	mov.w	r0, #4294967295
 8002a96:	b00d      	add	sp, #52	@ 0x34
 8002a98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002a9c:	4642      	mov	r2, r8
 8002a9e:	464b      	mov	r3, r9
 8002aa0:	4640      	mov	r0, r8
 8002aa2:	4649      	mov	r1, r9
 8002aa4:	f7fe f84a 	bl	8000b3c <__aeabi_dcmpun>
 8002aa8:	b140      	cbz	r0, 8002abc <_printf_float+0xe0>
 8002aaa:	464b      	mov	r3, r9
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	bfbc      	itt	lt
 8002ab0:	232d      	movlt	r3, #45	@ 0x2d
 8002ab2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8002ab6:	4a7e      	ldr	r2, [pc, #504]	@ (8002cb0 <_printf_float+0x2d4>)
 8002ab8:	4b7e      	ldr	r3, [pc, #504]	@ (8002cb4 <_printf_float+0x2d8>)
 8002aba:	e7d4      	b.n	8002a66 <_printf_float+0x8a>
 8002abc:	6863      	ldr	r3, [r4, #4]
 8002abe:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8002ac2:	9206      	str	r2, [sp, #24]
 8002ac4:	1c5a      	adds	r2, r3, #1
 8002ac6:	d13b      	bne.n	8002b40 <_printf_float+0x164>
 8002ac8:	2306      	movs	r3, #6
 8002aca:	6063      	str	r3, [r4, #4]
 8002acc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	6022      	str	r2, [r4, #0]
 8002ad4:	9303      	str	r3, [sp, #12]
 8002ad6:	ab0a      	add	r3, sp, #40	@ 0x28
 8002ad8:	e9cd a301 	strd	sl, r3, [sp, #4]
 8002adc:	ab09      	add	r3, sp, #36	@ 0x24
 8002ade:	9300      	str	r3, [sp, #0]
 8002ae0:	6861      	ldr	r1, [r4, #4]
 8002ae2:	ec49 8b10 	vmov	d0, r8, r9
 8002ae6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8002aea:	4628      	mov	r0, r5
 8002aec:	f7ff fed6 	bl	800289c <__cvt>
 8002af0:	9b06      	ldr	r3, [sp, #24]
 8002af2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8002af4:	2b47      	cmp	r3, #71	@ 0x47
 8002af6:	4680      	mov	r8, r0
 8002af8:	d129      	bne.n	8002b4e <_printf_float+0x172>
 8002afa:	1cc8      	adds	r0, r1, #3
 8002afc:	db02      	blt.n	8002b04 <_printf_float+0x128>
 8002afe:	6863      	ldr	r3, [r4, #4]
 8002b00:	4299      	cmp	r1, r3
 8002b02:	dd41      	ble.n	8002b88 <_printf_float+0x1ac>
 8002b04:	f1aa 0a02 	sub.w	sl, sl, #2
 8002b08:	fa5f fa8a 	uxtb.w	sl, sl
 8002b0c:	3901      	subs	r1, #1
 8002b0e:	4652      	mov	r2, sl
 8002b10:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8002b14:	9109      	str	r1, [sp, #36]	@ 0x24
 8002b16:	f7ff ff26 	bl	8002966 <__exponent>
 8002b1a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8002b1c:	1813      	adds	r3, r2, r0
 8002b1e:	2a01      	cmp	r2, #1
 8002b20:	4681      	mov	r9, r0
 8002b22:	6123      	str	r3, [r4, #16]
 8002b24:	dc02      	bgt.n	8002b2c <_printf_float+0x150>
 8002b26:	6822      	ldr	r2, [r4, #0]
 8002b28:	07d2      	lsls	r2, r2, #31
 8002b2a:	d501      	bpl.n	8002b30 <_printf_float+0x154>
 8002b2c:	3301      	adds	r3, #1
 8002b2e:	6123      	str	r3, [r4, #16]
 8002b30:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d0a2      	beq.n	8002a7e <_printf_float+0xa2>
 8002b38:	232d      	movs	r3, #45	@ 0x2d
 8002b3a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002b3e:	e79e      	b.n	8002a7e <_printf_float+0xa2>
 8002b40:	9a06      	ldr	r2, [sp, #24]
 8002b42:	2a47      	cmp	r2, #71	@ 0x47
 8002b44:	d1c2      	bne.n	8002acc <_printf_float+0xf0>
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d1c0      	bne.n	8002acc <_printf_float+0xf0>
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e7bd      	b.n	8002aca <_printf_float+0xee>
 8002b4e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8002b52:	d9db      	bls.n	8002b0c <_printf_float+0x130>
 8002b54:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8002b58:	d118      	bne.n	8002b8c <_printf_float+0x1b0>
 8002b5a:	2900      	cmp	r1, #0
 8002b5c:	6863      	ldr	r3, [r4, #4]
 8002b5e:	dd0b      	ble.n	8002b78 <_printf_float+0x19c>
 8002b60:	6121      	str	r1, [r4, #16]
 8002b62:	b913      	cbnz	r3, 8002b6a <_printf_float+0x18e>
 8002b64:	6822      	ldr	r2, [r4, #0]
 8002b66:	07d0      	lsls	r0, r2, #31
 8002b68:	d502      	bpl.n	8002b70 <_printf_float+0x194>
 8002b6a:	3301      	adds	r3, #1
 8002b6c:	440b      	add	r3, r1
 8002b6e:	6123      	str	r3, [r4, #16]
 8002b70:	65a1      	str	r1, [r4, #88]	@ 0x58
 8002b72:	f04f 0900 	mov.w	r9, #0
 8002b76:	e7db      	b.n	8002b30 <_printf_float+0x154>
 8002b78:	b913      	cbnz	r3, 8002b80 <_printf_float+0x1a4>
 8002b7a:	6822      	ldr	r2, [r4, #0]
 8002b7c:	07d2      	lsls	r2, r2, #31
 8002b7e:	d501      	bpl.n	8002b84 <_printf_float+0x1a8>
 8002b80:	3302      	adds	r3, #2
 8002b82:	e7f4      	b.n	8002b6e <_printf_float+0x192>
 8002b84:	2301      	movs	r3, #1
 8002b86:	e7f2      	b.n	8002b6e <_printf_float+0x192>
 8002b88:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8002b8c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8002b8e:	4299      	cmp	r1, r3
 8002b90:	db05      	blt.n	8002b9e <_printf_float+0x1c2>
 8002b92:	6823      	ldr	r3, [r4, #0]
 8002b94:	6121      	str	r1, [r4, #16]
 8002b96:	07d8      	lsls	r0, r3, #31
 8002b98:	d5ea      	bpl.n	8002b70 <_printf_float+0x194>
 8002b9a:	1c4b      	adds	r3, r1, #1
 8002b9c:	e7e7      	b.n	8002b6e <_printf_float+0x192>
 8002b9e:	2900      	cmp	r1, #0
 8002ba0:	bfd4      	ite	le
 8002ba2:	f1c1 0202 	rsble	r2, r1, #2
 8002ba6:	2201      	movgt	r2, #1
 8002ba8:	4413      	add	r3, r2
 8002baa:	e7e0      	b.n	8002b6e <_printf_float+0x192>
 8002bac:	6823      	ldr	r3, [r4, #0]
 8002bae:	055a      	lsls	r2, r3, #21
 8002bb0:	d407      	bmi.n	8002bc2 <_printf_float+0x1e6>
 8002bb2:	6923      	ldr	r3, [r4, #16]
 8002bb4:	4642      	mov	r2, r8
 8002bb6:	4631      	mov	r1, r6
 8002bb8:	4628      	mov	r0, r5
 8002bba:	47b8      	blx	r7
 8002bbc:	3001      	adds	r0, #1
 8002bbe:	d12b      	bne.n	8002c18 <_printf_float+0x23c>
 8002bc0:	e767      	b.n	8002a92 <_printf_float+0xb6>
 8002bc2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8002bc6:	f240 80dd 	bls.w	8002d84 <_printf_float+0x3a8>
 8002bca:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8002bce:	2200      	movs	r2, #0
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	f7fd ff81 	bl	8000ad8 <__aeabi_dcmpeq>
 8002bd6:	2800      	cmp	r0, #0
 8002bd8:	d033      	beq.n	8002c42 <_printf_float+0x266>
 8002bda:	4a37      	ldr	r2, [pc, #220]	@ (8002cb8 <_printf_float+0x2dc>)
 8002bdc:	2301      	movs	r3, #1
 8002bde:	4631      	mov	r1, r6
 8002be0:	4628      	mov	r0, r5
 8002be2:	47b8      	blx	r7
 8002be4:	3001      	adds	r0, #1
 8002be6:	f43f af54 	beq.w	8002a92 <_printf_float+0xb6>
 8002bea:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8002bee:	4543      	cmp	r3, r8
 8002bf0:	db02      	blt.n	8002bf8 <_printf_float+0x21c>
 8002bf2:	6823      	ldr	r3, [r4, #0]
 8002bf4:	07d8      	lsls	r0, r3, #31
 8002bf6:	d50f      	bpl.n	8002c18 <_printf_float+0x23c>
 8002bf8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002bfc:	4631      	mov	r1, r6
 8002bfe:	4628      	mov	r0, r5
 8002c00:	47b8      	blx	r7
 8002c02:	3001      	adds	r0, #1
 8002c04:	f43f af45 	beq.w	8002a92 <_printf_float+0xb6>
 8002c08:	f04f 0900 	mov.w	r9, #0
 8002c0c:	f108 38ff 	add.w	r8, r8, #4294967295
 8002c10:	f104 0a1a 	add.w	sl, r4, #26
 8002c14:	45c8      	cmp	r8, r9
 8002c16:	dc09      	bgt.n	8002c2c <_printf_float+0x250>
 8002c18:	6823      	ldr	r3, [r4, #0]
 8002c1a:	079b      	lsls	r3, r3, #30
 8002c1c:	f100 8103 	bmi.w	8002e26 <_printf_float+0x44a>
 8002c20:	68e0      	ldr	r0, [r4, #12]
 8002c22:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8002c24:	4298      	cmp	r0, r3
 8002c26:	bfb8      	it	lt
 8002c28:	4618      	movlt	r0, r3
 8002c2a:	e734      	b.n	8002a96 <_printf_float+0xba>
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	4652      	mov	r2, sl
 8002c30:	4631      	mov	r1, r6
 8002c32:	4628      	mov	r0, r5
 8002c34:	47b8      	blx	r7
 8002c36:	3001      	adds	r0, #1
 8002c38:	f43f af2b 	beq.w	8002a92 <_printf_float+0xb6>
 8002c3c:	f109 0901 	add.w	r9, r9, #1
 8002c40:	e7e8      	b.n	8002c14 <_printf_float+0x238>
 8002c42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	dc39      	bgt.n	8002cbc <_printf_float+0x2e0>
 8002c48:	4a1b      	ldr	r2, [pc, #108]	@ (8002cb8 <_printf_float+0x2dc>)
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	4631      	mov	r1, r6
 8002c4e:	4628      	mov	r0, r5
 8002c50:	47b8      	blx	r7
 8002c52:	3001      	adds	r0, #1
 8002c54:	f43f af1d 	beq.w	8002a92 <_printf_float+0xb6>
 8002c58:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8002c5c:	ea59 0303 	orrs.w	r3, r9, r3
 8002c60:	d102      	bne.n	8002c68 <_printf_float+0x28c>
 8002c62:	6823      	ldr	r3, [r4, #0]
 8002c64:	07d9      	lsls	r1, r3, #31
 8002c66:	d5d7      	bpl.n	8002c18 <_printf_float+0x23c>
 8002c68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002c6c:	4631      	mov	r1, r6
 8002c6e:	4628      	mov	r0, r5
 8002c70:	47b8      	blx	r7
 8002c72:	3001      	adds	r0, #1
 8002c74:	f43f af0d 	beq.w	8002a92 <_printf_float+0xb6>
 8002c78:	f04f 0a00 	mov.w	sl, #0
 8002c7c:	f104 0b1a 	add.w	fp, r4, #26
 8002c80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002c82:	425b      	negs	r3, r3
 8002c84:	4553      	cmp	r3, sl
 8002c86:	dc01      	bgt.n	8002c8c <_printf_float+0x2b0>
 8002c88:	464b      	mov	r3, r9
 8002c8a:	e793      	b.n	8002bb4 <_printf_float+0x1d8>
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	465a      	mov	r2, fp
 8002c90:	4631      	mov	r1, r6
 8002c92:	4628      	mov	r0, r5
 8002c94:	47b8      	blx	r7
 8002c96:	3001      	adds	r0, #1
 8002c98:	f43f aefb 	beq.w	8002a92 <_printf_float+0xb6>
 8002c9c:	f10a 0a01 	add.w	sl, sl, #1
 8002ca0:	e7ee      	b.n	8002c80 <_printf_float+0x2a4>
 8002ca2:	bf00      	nop
 8002ca4:	7fefffff 	.word	0x7fefffff
 8002ca8:	08005241 	.word	0x08005241
 8002cac:	0800523d 	.word	0x0800523d
 8002cb0:	08005249 	.word	0x08005249
 8002cb4:	08005245 	.word	0x08005245
 8002cb8:	0800524d 	.word	0x0800524d
 8002cbc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002cbe:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8002cc2:	4553      	cmp	r3, sl
 8002cc4:	bfa8      	it	ge
 8002cc6:	4653      	movge	r3, sl
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	4699      	mov	r9, r3
 8002ccc:	dc36      	bgt.n	8002d3c <_printf_float+0x360>
 8002cce:	f04f 0b00 	mov.w	fp, #0
 8002cd2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002cd6:	f104 021a 	add.w	r2, r4, #26
 8002cda:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002cdc:	9306      	str	r3, [sp, #24]
 8002cde:	eba3 0309 	sub.w	r3, r3, r9
 8002ce2:	455b      	cmp	r3, fp
 8002ce4:	dc31      	bgt.n	8002d4a <_printf_float+0x36e>
 8002ce6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002ce8:	459a      	cmp	sl, r3
 8002cea:	dc3a      	bgt.n	8002d62 <_printf_float+0x386>
 8002cec:	6823      	ldr	r3, [r4, #0]
 8002cee:	07da      	lsls	r2, r3, #31
 8002cf0:	d437      	bmi.n	8002d62 <_printf_float+0x386>
 8002cf2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002cf4:	ebaa 0903 	sub.w	r9, sl, r3
 8002cf8:	9b06      	ldr	r3, [sp, #24]
 8002cfa:	ebaa 0303 	sub.w	r3, sl, r3
 8002cfe:	4599      	cmp	r9, r3
 8002d00:	bfa8      	it	ge
 8002d02:	4699      	movge	r9, r3
 8002d04:	f1b9 0f00 	cmp.w	r9, #0
 8002d08:	dc33      	bgt.n	8002d72 <_printf_float+0x396>
 8002d0a:	f04f 0800 	mov.w	r8, #0
 8002d0e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002d12:	f104 0b1a 	add.w	fp, r4, #26
 8002d16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002d18:	ebaa 0303 	sub.w	r3, sl, r3
 8002d1c:	eba3 0309 	sub.w	r3, r3, r9
 8002d20:	4543      	cmp	r3, r8
 8002d22:	f77f af79 	ble.w	8002c18 <_printf_float+0x23c>
 8002d26:	2301      	movs	r3, #1
 8002d28:	465a      	mov	r2, fp
 8002d2a:	4631      	mov	r1, r6
 8002d2c:	4628      	mov	r0, r5
 8002d2e:	47b8      	blx	r7
 8002d30:	3001      	adds	r0, #1
 8002d32:	f43f aeae 	beq.w	8002a92 <_printf_float+0xb6>
 8002d36:	f108 0801 	add.w	r8, r8, #1
 8002d3a:	e7ec      	b.n	8002d16 <_printf_float+0x33a>
 8002d3c:	4642      	mov	r2, r8
 8002d3e:	4631      	mov	r1, r6
 8002d40:	4628      	mov	r0, r5
 8002d42:	47b8      	blx	r7
 8002d44:	3001      	adds	r0, #1
 8002d46:	d1c2      	bne.n	8002cce <_printf_float+0x2f2>
 8002d48:	e6a3      	b.n	8002a92 <_printf_float+0xb6>
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	4631      	mov	r1, r6
 8002d4e:	4628      	mov	r0, r5
 8002d50:	9206      	str	r2, [sp, #24]
 8002d52:	47b8      	blx	r7
 8002d54:	3001      	adds	r0, #1
 8002d56:	f43f ae9c 	beq.w	8002a92 <_printf_float+0xb6>
 8002d5a:	9a06      	ldr	r2, [sp, #24]
 8002d5c:	f10b 0b01 	add.w	fp, fp, #1
 8002d60:	e7bb      	b.n	8002cda <_printf_float+0x2fe>
 8002d62:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002d66:	4631      	mov	r1, r6
 8002d68:	4628      	mov	r0, r5
 8002d6a:	47b8      	blx	r7
 8002d6c:	3001      	adds	r0, #1
 8002d6e:	d1c0      	bne.n	8002cf2 <_printf_float+0x316>
 8002d70:	e68f      	b.n	8002a92 <_printf_float+0xb6>
 8002d72:	9a06      	ldr	r2, [sp, #24]
 8002d74:	464b      	mov	r3, r9
 8002d76:	4442      	add	r2, r8
 8002d78:	4631      	mov	r1, r6
 8002d7a:	4628      	mov	r0, r5
 8002d7c:	47b8      	blx	r7
 8002d7e:	3001      	adds	r0, #1
 8002d80:	d1c3      	bne.n	8002d0a <_printf_float+0x32e>
 8002d82:	e686      	b.n	8002a92 <_printf_float+0xb6>
 8002d84:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8002d88:	f1ba 0f01 	cmp.w	sl, #1
 8002d8c:	dc01      	bgt.n	8002d92 <_printf_float+0x3b6>
 8002d8e:	07db      	lsls	r3, r3, #31
 8002d90:	d536      	bpl.n	8002e00 <_printf_float+0x424>
 8002d92:	2301      	movs	r3, #1
 8002d94:	4642      	mov	r2, r8
 8002d96:	4631      	mov	r1, r6
 8002d98:	4628      	mov	r0, r5
 8002d9a:	47b8      	blx	r7
 8002d9c:	3001      	adds	r0, #1
 8002d9e:	f43f ae78 	beq.w	8002a92 <_printf_float+0xb6>
 8002da2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002da6:	4631      	mov	r1, r6
 8002da8:	4628      	mov	r0, r5
 8002daa:	47b8      	blx	r7
 8002dac:	3001      	adds	r0, #1
 8002dae:	f43f ae70 	beq.w	8002a92 <_printf_float+0xb6>
 8002db2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8002db6:	2200      	movs	r2, #0
 8002db8:	2300      	movs	r3, #0
 8002dba:	f10a 3aff 	add.w	sl, sl, #4294967295
 8002dbe:	f7fd fe8b 	bl	8000ad8 <__aeabi_dcmpeq>
 8002dc2:	b9c0      	cbnz	r0, 8002df6 <_printf_float+0x41a>
 8002dc4:	4653      	mov	r3, sl
 8002dc6:	f108 0201 	add.w	r2, r8, #1
 8002dca:	4631      	mov	r1, r6
 8002dcc:	4628      	mov	r0, r5
 8002dce:	47b8      	blx	r7
 8002dd0:	3001      	adds	r0, #1
 8002dd2:	d10c      	bne.n	8002dee <_printf_float+0x412>
 8002dd4:	e65d      	b.n	8002a92 <_printf_float+0xb6>
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	465a      	mov	r2, fp
 8002dda:	4631      	mov	r1, r6
 8002ddc:	4628      	mov	r0, r5
 8002dde:	47b8      	blx	r7
 8002de0:	3001      	adds	r0, #1
 8002de2:	f43f ae56 	beq.w	8002a92 <_printf_float+0xb6>
 8002de6:	f108 0801 	add.w	r8, r8, #1
 8002dea:	45d0      	cmp	r8, sl
 8002dec:	dbf3      	blt.n	8002dd6 <_printf_float+0x3fa>
 8002dee:	464b      	mov	r3, r9
 8002df0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8002df4:	e6df      	b.n	8002bb6 <_printf_float+0x1da>
 8002df6:	f04f 0800 	mov.w	r8, #0
 8002dfa:	f104 0b1a 	add.w	fp, r4, #26
 8002dfe:	e7f4      	b.n	8002dea <_printf_float+0x40e>
 8002e00:	2301      	movs	r3, #1
 8002e02:	4642      	mov	r2, r8
 8002e04:	e7e1      	b.n	8002dca <_printf_float+0x3ee>
 8002e06:	2301      	movs	r3, #1
 8002e08:	464a      	mov	r2, r9
 8002e0a:	4631      	mov	r1, r6
 8002e0c:	4628      	mov	r0, r5
 8002e0e:	47b8      	blx	r7
 8002e10:	3001      	adds	r0, #1
 8002e12:	f43f ae3e 	beq.w	8002a92 <_printf_float+0xb6>
 8002e16:	f108 0801 	add.w	r8, r8, #1
 8002e1a:	68e3      	ldr	r3, [r4, #12]
 8002e1c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8002e1e:	1a5b      	subs	r3, r3, r1
 8002e20:	4543      	cmp	r3, r8
 8002e22:	dcf0      	bgt.n	8002e06 <_printf_float+0x42a>
 8002e24:	e6fc      	b.n	8002c20 <_printf_float+0x244>
 8002e26:	f04f 0800 	mov.w	r8, #0
 8002e2a:	f104 0919 	add.w	r9, r4, #25
 8002e2e:	e7f4      	b.n	8002e1a <_printf_float+0x43e>

08002e30 <_printf_common>:
 8002e30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002e34:	4616      	mov	r6, r2
 8002e36:	4698      	mov	r8, r3
 8002e38:	688a      	ldr	r2, [r1, #8]
 8002e3a:	690b      	ldr	r3, [r1, #16]
 8002e3c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002e40:	4293      	cmp	r3, r2
 8002e42:	bfb8      	it	lt
 8002e44:	4613      	movlt	r3, r2
 8002e46:	6033      	str	r3, [r6, #0]
 8002e48:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002e4c:	4607      	mov	r7, r0
 8002e4e:	460c      	mov	r4, r1
 8002e50:	b10a      	cbz	r2, 8002e56 <_printf_common+0x26>
 8002e52:	3301      	adds	r3, #1
 8002e54:	6033      	str	r3, [r6, #0]
 8002e56:	6823      	ldr	r3, [r4, #0]
 8002e58:	0699      	lsls	r1, r3, #26
 8002e5a:	bf42      	ittt	mi
 8002e5c:	6833      	ldrmi	r3, [r6, #0]
 8002e5e:	3302      	addmi	r3, #2
 8002e60:	6033      	strmi	r3, [r6, #0]
 8002e62:	6825      	ldr	r5, [r4, #0]
 8002e64:	f015 0506 	ands.w	r5, r5, #6
 8002e68:	d106      	bne.n	8002e78 <_printf_common+0x48>
 8002e6a:	f104 0a19 	add.w	sl, r4, #25
 8002e6e:	68e3      	ldr	r3, [r4, #12]
 8002e70:	6832      	ldr	r2, [r6, #0]
 8002e72:	1a9b      	subs	r3, r3, r2
 8002e74:	42ab      	cmp	r3, r5
 8002e76:	dc26      	bgt.n	8002ec6 <_printf_common+0x96>
 8002e78:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002e7c:	6822      	ldr	r2, [r4, #0]
 8002e7e:	3b00      	subs	r3, #0
 8002e80:	bf18      	it	ne
 8002e82:	2301      	movne	r3, #1
 8002e84:	0692      	lsls	r2, r2, #26
 8002e86:	d42b      	bmi.n	8002ee0 <_printf_common+0xb0>
 8002e88:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002e8c:	4641      	mov	r1, r8
 8002e8e:	4638      	mov	r0, r7
 8002e90:	47c8      	blx	r9
 8002e92:	3001      	adds	r0, #1
 8002e94:	d01e      	beq.n	8002ed4 <_printf_common+0xa4>
 8002e96:	6823      	ldr	r3, [r4, #0]
 8002e98:	6922      	ldr	r2, [r4, #16]
 8002e9a:	f003 0306 	and.w	r3, r3, #6
 8002e9e:	2b04      	cmp	r3, #4
 8002ea0:	bf02      	ittt	eq
 8002ea2:	68e5      	ldreq	r5, [r4, #12]
 8002ea4:	6833      	ldreq	r3, [r6, #0]
 8002ea6:	1aed      	subeq	r5, r5, r3
 8002ea8:	68a3      	ldr	r3, [r4, #8]
 8002eaa:	bf0c      	ite	eq
 8002eac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002eb0:	2500      	movne	r5, #0
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	bfc4      	itt	gt
 8002eb6:	1a9b      	subgt	r3, r3, r2
 8002eb8:	18ed      	addgt	r5, r5, r3
 8002eba:	2600      	movs	r6, #0
 8002ebc:	341a      	adds	r4, #26
 8002ebe:	42b5      	cmp	r5, r6
 8002ec0:	d11a      	bne.n	8002ef8 <_printf_common+0xc8>
 8002ec2:	2000      	movs	r0, #0
 8002ec4:	e008      	b.n	8002ed8 <_printf_common+0xa8>
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	4652      	mov	r2, sl
 8002eca:	4641      	mov	r1, r8
 8002ecc:	4638      	mov	r0, r7
 8002ece:	47c8      	blx	r9
 8002ed0:	3001      	adds	r0, #1
 8002ed2:	d103      	bne.n	8002edc <_printf_common+0xac>
 8002ed4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ed8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002edc:	3501      	adds	r5, #1
 8002ede:	e7c6      	b.n	8002e6e <_printf_common+0x3e>
 8002ee0:	18e1      	adds	r1, r4, r3
 8002ee2:	1c5a      	adds	r2, r3, #1
 8002ee4:	2030      	movs	r0, #48	@ 0x30
 8002ee6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002eea:	4422      	add	r2, r4
 8002eec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002ef0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002ef4:	3302      	adds	r3, #2
 8002ef6:	e7c7      	b.n	8002e88 <_printf_common+0x58>
 8002ef8:	2301      	movs	r3, #1
 8002efa:	4622      	mov	r2, r4
 8002efc:	4641      	mov	r1, r8
 8002efe:	4638      	mov	r0, r7
 8002f00:	47c8      	blx	r9
 8002f02:	3001      	adds	r0, #1
 8002f04:	d0e6      	beq.n	8002ed4 <_printf_common+0xa4>
 8002f06:	3601      	adds	r6, #1
 8002f08:	e7d9      	b.n	8002ebe <_printf_common+0x8e>
	...

08002f0c <_printf_i>:
 8002f0c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002f10:	7e0f      	ldrb	r7, [r1, #24]
 8002f12:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002f14:	2f78      	cmp	r7, #120	@ 0x78
 8002f16:	4691      	mov	r9, r2
 8002f18:	4680      	mov	r8, r0
 8002f1a:	460c      	mov	r4, r1
 8002f1c:	469a      	mov	sl, r3
 8002f1e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002f22:	d807      	bhi.n	8002f34 <_printf_i+0x28>
 8002f24:	2f62      	cmp	r7, #98	@ 0x62
 8002f26:	d80a      	bhi.n	8002f3e <_printf_i+0x32>
 8002f28:	2f00      	cmp	r7, #0
 8002f2a:	f000 80d1 	beq.w	80030d0 <_printf_i+0x1c4>
 8002f2e:	2f58      	cmp	r7, #88	@ 0x58
 8002f30:	f000 80b8 	beq.w	80030a4 <_printf_i+0x198>
 8002f34:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002f38:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002f3c:	e03a      	b.n	8002fb4 <_printf_i+0xa8>
 8002f3e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002f42:	2b15      	cmp	r3, #21
 8002f44:	d8f6      	bhi.n	8002f34 <_printf_i+0x28>
 8002f46:	a101      	add	r1, pc, #4	@ (adr r1, 8002f4c <_printf_i+0x40>)
 8002f48:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002f4c:	08002fa5 	.word	0x08002fa5
 8002f50:	08002fb9 	.word	0x08002fb9
 8002f54:	08002f35 	.word	0x08002f35
 8002f58:	08002f35 	.word	0x08002f35
 8002f5c:	08002f35 	.word	0x08002f35
 8002f60:	08002f35 	.word	0x08002f35
 8002f64:	08002fb9 	.word	0x08002fb9
 8002f68:	08002f35 	.word	0x08002f35
 8002f6c:	08002f35 	.word	0x08002f35
 8002f70:	08002f35 	.word	0x08002f35
 8002f74:	08002f35 	.word	0x08002f35
 8002f78:	080030b7 	.word	0x080030b7
 8002f7c:	08002fe3 	.word	0x08002fe3
 8002f80:	08003071 	.word	0x08003071
 8002f84:	08002f35 	.word	0x08002f35
 8002f88:	08002f35 	.word	0x08002f35
 8002f8c:	080030d9 	.word	0x080030d9
 8002f90:	08002f35 	.word	0x08002f35
 8002f94:	08002fe3 	.word	0x08002fe3
 8002f98:	08002f35 	.word	0x08002f35
 8002f9c:	08002f35 	.word	0x08002f35
 8002fa0:	08003079 	.word	0x08003079
 8002fa4:	6833      	ldr	r3, [r6, #0]
 8002fa6:	1d1a      	adds	r2, r3, #4
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	6032      	str	r2, [r6, #0]
 8002fac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002fb0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	e09c      	b.n	80030f2 <_printf_i+0x1e6>
 8002fb8:	6833      	ldr	r3, [r6, #0]
 8002fba:	6820      	ldr	r0, [r4, #0]
 8002fbc:	1d19      	adds	r1, r3, #4
 8002fbe:	6031      	str	r1, [r6, #0]
 8002fc0:	0606      	lsls	r6, r0, #24
 8002fc2:	d501      	bpl.n	8002fc8 <_printf_i+0xbc>
 8002fc4:	681d      	ldr	r5, [r3, #0]
 8002fc6:	e003      	b.n	8002fd0 <_printf_i+0xc4>
 8002fc8:	0645      	lsls	r5, r0, #25
 8002fca:	d5fb      	bpl.n	8002fc4 <_printf_i+0xb8>
 8002fcc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002fd0:	2d00      	cmp	r5, #0
 8002fd2:	da03      	bge.n	8002fdc <_printf_i+0xd0>
 8002fd4:	232d      	movs	r3, #45	@ 0x2d
 8002fd6:	426d      	negs	r5, r5
 8002fd8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002fdc:	4858      	ldr	r0, [pc, #352]	@ (8003140 <_printf_i+0x234>)
 8002fde:	230a      	movs	r3, #10
 8002fe0:	e011      	b.n	8003006 <_printf_i+0xfa>
 8002fe2:	6821      	ldr	r1, [r4, #0]
 8002fe4:	6833      	ldr	r3, [r6, #0]
 8002fe6:	0608      	lsls	r0, r1, #24
 8002fe8:	f853 5b04 	ldr.w	r5, [r3], #4
 8002fec:	d402      	bmi.n	8002ff4 <_printf_i+0xe8>
 8002fee:	0649      	lsls	r1, r1, #25
 8002ff0:	bf48      	it	mi
 8002ff2:	b2ad      	uxthmi	r5, r5
 8002ff4:	2f6f      	cmp	r7, #111	@ 0x6f
 8002ff6:	4852      	ldr	r0, [pc, #328]	@ (8003140 <_printf_i+0x234>)
 8002ff8:	6033      	str	r3, [r6, #0]
 8002ffa:	bf14      	ite	ne
 8002ffc:	230a      	movne	r3, #10
 8002ffe:	2308      	moveq	r3, #8
 8003000:	2100      	movs	r1, #0
 8003002:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003006:	6866      	ldr	r6, [r4, #4]
 8003008:	60a6      	str	r6, [r4, #8]
 800300a:	2e00      	cmp	r6, #0
 800300c:	db05      	blt.n	800301a <_printf_i+0x10e>
 800300e:	6821      	ldr	r1, [r4, #0]
 8003010:	432e      	orrs	r6, r5
 8003012:	f021 0104 	bic.w	r1, r1, #4
 8003016:	6021      	str	r1, [r4, #0]
 8003018:	d04b      	beq.n	80030b2 <_printf_i+0x1a6>
 800301a:	4616      	mov	r6, r2
 800301c:	fbb5 f1f3 	udiv	r1, r5, r3
 8003020:	fb03 5711 	mls	r7, r3, r1, r5
 8003024:	5dc7      	ldrb	r7, [r0, r7]
 8003026:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800302a:	462f      	mov	r7, r5
 800302c:	42bb      	cmp	r3, r7
 800302e:	460d      	mov	r5, r1
 8003030:	d9f4      	bls.n	800301c <_printf_i+0x110>
 8003032:	2b08      	cmp	r3, #8
 8003034:	d10b      	bne.n	800304e <_printf_i+0x142>
 8003036:	6823      	ldr	r3, [r4, #0]
 8003038:	07df      	lsls	r7, r3, #31
 800303a:	d508      	bpl.n	800304e <_printf_i+0x142>
 800303c:	6923      	ldr	r3, [r4, #16]
 800303e:	6861      	ldr	r1, [r4, #4]
 8003040:	4299      	cmp	r1, r3
 8003042:	bfde      	ittt	le
 8003044:	2330      	movle	r3, #48	@ 0x30
 8003046:	f806 3c01 	strble.w	r3, [r6, #-1]
 800304a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800304e:	1b92      	subs	r2, r2, r6
 8003050:	6122      	str	r2, [r4, #16]
 8003052:	f8cd a000 	str.w	sl, [sp]
 8003056:	464b      	mov	r3, r9
 8003058:	aa03      	add	r2, sp, #12
 800305a:	4621      	mov	r1, r4
 800305c:	4640      	mov	r0, r8
 800305e:	f7ff fee7 	bl	8002e30 <_printf_common>
 8003062:	3001      	adds	r0, #1
 8003064:	d14a      	bne.n	80030fc <_printf_i+0x1f0>
 8003066:	f04f 30ff 	mov.w	r0, #4294967295
 800306a:	b004      	add	sp, #16
 800306c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003070:	6823      	ldr	r3, [r4, #0]
 8003072:	f043 0320 	orr.w	r3, r3, #32
 8003076:	6023      	str	r3, [r4, #0]
 8003078:	4832      	ldr	r0, [pc, #200]	@ (8003144 <_printf_i+0x238>)
 800307a:	2778      	movs	r7, #120	@ 0x78
 800307c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003080:	6823      	ldr	r3, [r4, #0]
 8003082:	6831      	ldr	r1, [r6, #0]
 8003084:	061f      	lsls	r7, r3, #24
 8003086:	f851 5b04 	ldr.w	r5, [r1], #4
 800308a:	d402      	bmi.n	8003092 <_printf_i+0x186>
 800308c:	065f      	lsls	r7, r3, #25
 800308e:	bf48      	it	mi
 8003090:	b2ad      	uxthmi	r5, r5
 8003092:	6031      	str	r1, [r6, #0]
 8003094:	07d9      	lsls	r1, r3, #31
 8003096:	bf44      	itt	mi
 8003098:	f043 0320 	orrmi.w	r3, r3, #32
 800309c:	6023      	strmi	r3, [r4, #0]
 800309e:	b11d      	cbz	r5, 80030a8 <_printf_i+0x19c>
 80030a0:	2310      	movs	r3, #16
 80030a2:	e7ad      	b.n	8003000 <_printf_i+0xf4>
 80030a4:	4826      	ldr	r0, [pc, #152]	@ (8003140 <_printf_i+0x234>)
 80030a6:	e7e9      	b.n	800307c <_printf_i+0x170>
 80030a8:	6823      	ldr	r3, [r4, #0]
 80030aa:	f023 0320 	bic.w	r3, r3, #32
 80030ae:	6023      	str	r3, [r4, #0]
 80030b0:	e7f6      	b.n	80030a0 <_printf_i+0x194>
 80030b2:	4616      	mov	r6, r2
 80030b4:	e7bd      	b.n	8003032 <_printf_i+0x126>
 80030b6:	6833      	ldr	r3, [r6, #0]
 80030b8:	6825      	ldr	r5, [r4, #0]
 80030ba:	6961      	ldr	r1, [r4, #20]
 80030bc:	1d18      	adds	r0, r3, #4
 80030be:	6030      	str	r0, [r6, #0]
 80030c0:	062e      	lsls	r6, r5, #24
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	d501      	bpl.n	80030ca <_printf_i+0x1be>
 80030c6:	6019      	str	r1, [r3, #0]
 80030c8:	e002      	b.n	80030d0 <_printf_i+0x1c4>
 80030ca:	0668      	lsls	r0, r5, #25
 80030cc:	d5fb      	bpl.n	80030c6 <_printf_i+0x1ba>
 80030ce:	8019      	strh	r1, [r3, #0]
 80030d0:	2300      	movs	r3, #0
 80030d2:	6123      	str	r3, [r4, #16]
 80030d4:	4616      	mov	r6, r2
 80030d6:	e7bc      	b.n	8003052 <_printf_i+0x146>
 80030d8:	6833      	ldr	r3, [r6, #0]
 80030da:	1d1a      	adds	r2, r3, #4
 80030dc:	6032      	str	r2, [r6, #0]
 80030de:	681e      	ldr	r6, [r3, #0]
 80030e0:	6862      	ldr	r2, [r4, #4]
 80030e2:	2100      	movs	r1, #0
 80030e4:	4630      	mov	r0, r6
 80030e6:	f7fd f87b 	bl	80001e0 <memchr>
 80030ea:	b108      	cbz	r0, 80030f0 <_printf_i+0x1e4>
 80030ec:	1b80      	subs	r0, r0, r6
 80030ee:	6060      	str	r0, [r4, #4]
 80030f0:	6863      	ldr	r3, [r4, #4]
 80030f2:	6123      	str	r3, [r4, #16]
 80030f4:	2300      	movs	r3, #0
 80030f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80030fa:	e7aa      	b.n	8003052 <_printf_i+0x146>
 80030fc:	6923      	ldr	r3, [r4, #16]
 80030fe:	4632      	mov	r2, r6
 8003100:	4649      	mov	r1, r9
 8003102:	4640      	mov	r0, r8
 8003104:	47d0      	blx	sl
 8003106:	3001      	adds	r0, #1
 8003108:	d0ad      	beq.n	8003066 <_printf_i+0x15a>
 800310a:	6823      	ldr	r3, [r4, #0]
 800310c:	079b      	lsls	r3, r3, #30
 800310e:	d413      	bmi.n	8003138 <_printf_i+0x22c>
 8003110:	68e0      	ldr	r0, [r4, #12]
 8003112:	9b03      	ldr	r3, [sp, #12]
 8003114:	4298      	cmp	r0, r3
 8003116:	bfb8      	it	lt
 8003118:	4618      	movlt	r0, r3
 800311a:	e7a6      	b.n	800306a <_printf_i+0x15e>
 800311c:	2301      	movs	r3, #1
 800311e:	4632      	mov	r2, r6
 8003120:	4649      	mov	r1, r9
 8003122:	4640      	mov	r0, r8
 8003124:	47d0      	blx	sl
 8003126:	3001      	adds	r0, #1
 8003128:	d09d      	beq.n	8003066 <_printf_i+0x15a>
 800312a:	3501      	adds	r5, #1
 800312c:	68e3      	ldr	r3, [r4, #12]
 800312e:	9903      	ldr	r1, [sp, #12]
 8003130:	1a5b      	subs	r3, r3, r1
 8003132:	42ab      	cmp	r3, r5
 8003134:	dcf2      	bgt.n	800311c <_printf_i+0x210>
 8003136:	e7eb      	b.n	8003110 <_printf_i+0x204>
 8003138:	2500      	movs	r5, #0
 800313a:	f104 0619 	add.w	r6, r4, #25
 800313e:	e7f5      	b.n	800312c <_printf_i+0x220>
 8003140:	0800524f 	.word	0x0800524f
 8003144:	08005260 	.word	0x08005260

08003148 <std>:
 8003148:	2300      	movs	r3, #0
 800314a:	b510      	push	{r4, lr}
 800314c:	4604      	mov	r4, r0
 800314e:	e9c0 3300 	strd	r3, r3, [r0]
 8003152:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003156:	6083      	str	r3, [r0, #8]
 8003158:	8181      	strh	r1, [r0, #12]
 800315a:	6643      	str	r3, [r0, #100]	@ 0x64
 800315c:	81c2      	strh	r2, [r0, #14]
 800315e:	6183      	str	r3, [r0, #24]
 8003160:	4619      	mov	r1, r3
 8003162:	2208      	movs	r2, #8
 8003164:	305c      	adds	r0, #92	@ 0x5c
 8003166:	f000 f906 	bl	8003376 <memset>
 800316a:	4b0d      	ldr	r3, [pc, #52]	@ (80031a0 <std+0x58>)
 800316c:	6263      	str	r3, [r4, #36]	@ 0x24
 800316e:	4b0d      	ldr	r3, [pc, #52]	@ (80031a4 <std+0x5c>)
 8003170:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003172:	4b0d      	ldr	r3, [pc, #52]	@ (80031a8 <std+0x60>)
 8003174:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003176:	4b0d      	ldr	r3, [pc, #52]	@ (80031ac <std+0x64>)
 8003178:	6323      	str	r3, [r4, #48]	@ 0x30
 800317a:	4b0d      	ldr	r3, [pc, #52]	@ (80031b0 <std+0x68>)
 800317c:	6224      	str	r4, [r4, #32]
 800317e:	429c      	cmp	r4, r3
 8003180:	d006      	beq.n	8003190 <std+0x48>
 8003182:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003186:	4294      	cmp	r4, r2
 8003188:	d002      	beq.n	8003190 <std+0x48>
 800318a:	33d0      	adds	r3, #208	@ 0xd0
 800318c:	429c      	cmp	r4, r3
 800318e:	d105      	bne.n	800319c <std+0x54>
 8003190:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003194:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003198:	f000 b96a 	b.w	8003470 <__retarget_lock_init_recursive>
 800319c:	bd10      	pop	{r4, pc}
 800319e:	bf00      	nop
 80031a0:	080032f1 	.word	0x080032f1
 80031a4:	08003313 	.word	0x08003313
 80031a8:	0800334b 	.word	0x0800334b
 80031ac:	0800336f 	.word	0x0800336f
 80031b0:	200006a4 	.word	0x200006a4

080031b4 <stdio_exit_handler>:
 80031b4:	4a02      	ldr	r2, [pc, #8]	@ (80031c0 <stdio_exit_handler+0xc>)
 80031b6:	4903      	ldr	r1, [pc, #12]	@ (80031c4 <stdio_exit_handler+0x10>)
 80031b8:	4803      	ldr	r0, [pc, #12]	@ (80031c8 <stdio_exit_handler+0x14>)
 80031ba:	f000 b869 	b.w	8003290 <_fwalk_sglue>
 80031be:	bf00      	nop
 80031c0:	20000004 	.word	0x20000004
 80031c4:	08004dc9 	.word	0x08004dc9
 80031c8:	20000014 	.word	0x20000014

080031cc <cleanup_stdio>:
 80031cc:	6841      	ldr	r1, [r0, #4]
 80031ce:	4b0c      	ldr	r3, [pc, #48]	@ (8003200 <cleanup_stdio+0x34>)
 80031d0:	4299      	cmp	r1, r3
 80031d2:	b510      	push	{r4, lr}
 80031d4:	4604      	mov	r4, r0
 80031d6:	d001      	beq.n	80031dc <cleanup_stdio+0x10>
 80031d8:	f001 fdf6 	bl	8004dc8 <_fflush_r>
 80031dc:	68a1      	ldr	r1, [r4, #8]
 80031de:	4b09      	ldr	r3, [pc, #36]	@ (8003204 <cleanup_stdio+0x38>)
 80031e0:	4299      	cmp	r1, r3
 80031e2:	d002      	beq.n	80031ea <cleanup_stdio+0x1e>
 80031e4:	4620      	mov	r0, r4
 80031e6:	f001 fdef 	bl	8004dc8 <_fflush_r>
 80031ea:	68e1      	ldr	r1, [r4, #12]
 80031ec:	4b06      	ldr	r3, [pc, #24]	@ (8003208 <cleanup_stdio+0x3c>)
 80031ee:	4299      	cmp	r1, r3
 80031f0:	d004      	beq.n	80031fc <cleanup_stdio+0x30>
 80031f2:	4620      	mov	r0, r4
 80031f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80031f8:	f001 bde6 	b.w	8004dc8 <_fflush_r>
 80031fc:	bd10      	pop	{r4, pc}
 80031fe:	bf00      	nop
 8003200:	200006a4 	.word	0x200006a4
 8003204:	2000070c 	.word	0x2000070c
 8003208:	20000774 	.word	0x20000774

0800320c <global_stdio_init.part.0>:
 800320c:	b510      	push	{r4, lr}
 800320e:	4b0b      	ldr	r3, [pc, #44]	@ (800323c <global_stdio_init.part.0+0x30>)
 8003210:	4c0b      	ldr	r4, [pc, #44]	@ (8003240 <global_stdio_init.part.0+0x34>)
 8003212:	4a0c      	ldr	r2, [pc, #48]	@ (8003244 <global_stdio_init.part.0+0x38>)
 8003214:	601a      	str	r2, [r3, #0]
 8003216:	4620      	mov	r0, r4
 8003218:	2200      	movs	r2, #0
 800321a:	2104      	movs	r1, #4
 800321c:	f7ff ff94 	bl	8003148 <std>
 8003220:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003224:	2201      	movs	r2, #1
 8003226:	2109      	movs	r1, #9
 8003228:	f7ff ff8e 	bl	8003148 <std>
 800322c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003230:	2202      	movs	r2, #2
 8003232:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003236:	2112      	movs	r1, #18
 8003238:	f7ff bf86 	b.w	8003148 <std>
 800323c:	200007dc 	.word	0x200007dc
 8003240:	200006a4 	.word	0x200006a4
 8003244:	080031b5 	.word	0x080031b5

08003248 <__sfp_lock_acquire>:
 8003248:	4801      	ldr	r0, [pc, #4]	@ (8003250 <__sfp_lock_acquire+0x8>)
 800324a:	f000 b912 	b.w	8003472 <__retarget_lock_acquire_recursive>
 800324e:	bf00      	nop
 8003250:	200007e5 	.word	0x200007e5

08003254 <__sfp_lock_release>:
 8003254:	4801      	ldr	r0, [pc, #4]	@ (800325c <__sfp_lock_release+0x8>)
 8003256:	f000 b90d 	b.w	8003474 <__retarget_lock_release_recursive>
 800325a:	bf00      	nop
 800325c:	200007e5 	.word	0x200007e5

08003260 <__sinit>:
 8003260:	b510      	push	{r4, lr}
 8003262:	4604      	mov	r4, r0
 8003264:	f7ff fff0 	bl	8003248 <__sfp_lock_acquire>
 8003268:	6a23      	ldr	r3, [r4, #32]
 800326a:	b11b      	cbz	r3, 8003274 <__sinit+0x14>
 800326c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003270:	f7ff bff0 	b.w	8003254 <__sfp_lock_release>
 8003274:	4b04      	ldr	r3, [pc, #16]	@ (8003288 <__sinit+0x28>)
 8003276:	6223      	str	r3, [r4, #32]
 8003278:	4b04      	ldr	r3, [pc, #16]	@ (800328c <__sinit+0x2c>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d1f5      	bne.n	800326c <__sinit+0xc>
 8003280:	f7ff ffc4 	bl	800320c <global_stdio_init.part.0>
 8003284:	e7f2      	b.n	800326c <__sinit+0xc>
 8003286:	bf00      	nop
 8003288:	080031cd 	.word	0x080031cd
 800328c:	200007dc 	.word	0x200007dc

08003290 <_fwalk_sglue>:
 8003290:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003294:	4607      	mov	r7, r0
 8003296:	4688      	mov	r8, r1
 8003298:	4614      	mov	r4, r2
 800329a:	2600      	movs	r6, #0
 800329c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80032a0:	f1b9 0901 	subs.w	r9, r9, #1
 80032a4:	d505      	bpl.n	80032b2 <_fwalk_sglue+0x22>
 80032a6:	6824      	ldr	r4, [r4, #0]
 80032a8:	2c00      	cmp	r4, #0
 80032aa:	d1f7      	bne.n	800329c <_fwalk_sglue+0xc>
 80032ac:	4630      	mov	r0, r6
 80032ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80032b2:	89ab      	ldrh	r3, [r5, #12]
 80032b4:	2b01      	cmp	r3, #1
 80032b6:	d907      	bls.n	80032c8 <_fwalk_sglue+0x38>
 80032b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80032bc:	3301      	adds	r3, #1
 80032be:	d003      	beq.n	80032c8 <_fwalk_sglue+0x38>
 80032c0:	4629      	mov	r1, r5
 80032c2:	4638      	mov	r0, r7
 80032c4:	47c0      	blx	r8
 80032c6:	4306      	orrs	r6, r0
 80032c8:	3568      	adds	r5, #104	@ 0x68
 80032ca:	e7e9      	b.n	80032a0 <_fwalk_sglue+0x10>

080032cc <iprintf>:
 80032cc:	b40f      	push	{r0, r1, r2, r3}
 80032ce:	b507      	push	{r0, r1, r2, lr}
 80032d0:	4906      	ldr	r1, [pc, #24]	@ (80032ec <iprintf+0x20>)
 80032d2:	ab04      	add	r3, sp, #16
 80032d4:	6808      	ldr	r0, [r1, #0]
 80032d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80032da:	6881      	ldr	r1, [r0, #8]
 80032dc:	9301      	str	r3, [sp, #4]
 80032de:	f001 fbd7 	bl	8004a90 <_vfiprintf_r>
 80032e2:	b003      	add	sp, #12
 80032e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80032e8:	b004      	add	sp, #16
 80032ea:	4770      	bx	lr
 80032ec:	20000010 	.word	0x20000010

080032f0 <__sread>:
 80032f0:	b510      	push	{r4, lr}
 80032f2:	460c      	mov	r4, r1
 80032f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80032f8:	f000 f86c 	bl	80033d4 <_read_r>
 80032fc:	2800      	cmp	r0, #0
 80032fe:	bfab      	itete	ge
 8003300:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003302:	89a3      	ldrhlt	r3, [r4, #12]
 8003304:	181b      	addge	r3, r3, r0
 8003306:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800330a:	bfac      	ite	ge
 800330c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800330e:	81a3      	strhlt	r3, [r4, #12]
 8003310:	bd10      	pop	{r4, pc}

08003312 <__swrite>:
 8003312:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003316:	461f      	mov	r7, r3
 8003318:	898b      	ldrh	r3, [r1, #12]
 800331a:	05db      	lsls	r3, r3, #23
 800331c:	4605      	mov	r5, r0
 800331e:	460c      	mov	r4, r1
 8003320:	4616      	mov	r6, r2
 8003322:	d505      	bpl.n	8003330 <__swrite+0x1e>
 8003324:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003328:	2302      	movs	r3, #2
 800332a:	2200      	movs	r2, #0
 800332c:	f000 f840 	bl	80033b0 <_lseek_r>
 8003330:	89a3      	ldrh	r3, [r4, #12]
 8003332:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003336:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800333a:	81a3      	strh	r3, [r4, #12]
 800333c:	4632      	mov	r2, r6
 800333e:	463b      	mov	r3, r7
 8003340:	4628      	mov	r0, r5
 8003342:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003346:	f000 b857 	b.w	80033f8 <_write_r>

0800334a <__sseek>:
 800334a:	b510      	push	{r4, lr}
 800334c:	460c      	mov	r4, r1
 800334e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003352:	f000 f82d 	bl	80033b0 <_lseek_r>
 8003356:	1c43      	adds	r3, r0, #1
 8003358:	89a3      	ldrh	r3, [r4, #12]
 800335a:	bf15      	itete	ne
 800335c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800335e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003362:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003366:	81a3      	strheq	r3, [r4, #12]
 8003368:	bf18      	it	ne
 800336a:	81a3      	strhne	r3, [r4, #12]
 800336c:	bd10      	pop	{r4, pc}

0800336e <__sclose>:
 800336e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003372:	f000 b80d 	b.w	8003390 <_close_r>

08003376 <memset>:
 8003376:	4402      	add	r2, r0
 8003378:	4603      	mov	r3, r0
 800337a:	4293      	cmp	r3, r2
 800337c:	d100      	bne.n	8003380 <memset+0xa>
 800337e:	4770      	bx	lr
 8003380:	f803 1b01 	strb.w	r1, [r3], #1
 8003384:	e7f9      	b.n	800337a <memset+0x4>
	...

08003388 <_localeconv_r>:
 8003388:	4800      	ldr	r0, [pc, #0]	@ (800338c <_localeconv_r+0x4>)
 800338a:	4770      	bx	lr
 800338c:	20000150 	.word	0x20000150

08003390 <_close_r>:
 8003390:	b538      	push	{r3, r4, r5, lr}
 8003392:	4d06      	ldr	r5, [pc, #24]	@ (80033ac <_close_r+0x1c>)
 8003394:	2300      	movs	r3, #0
 8003396:	4604      	mov	r4, r0
 8003398:	4608      	mov	r0, r1
 800339a:	602b      	str	r3, [r5, #0]
 800339c:	f7fe ff0e 	bl	80021bc <_close>
 80033a0:	1c43      	adds	r3, r0, #1
 80033a2:	d102      	bne.n	80033aa <_close_r+0x1a>
 80033a4:	682b      	ldr	r3, [r5, #0]
 80033a6:	b103      	cbz	r3, 80033aa <_close_r+0x1a>
 80033a8:	6023      	str	r3, [r4, #0]
 80033aa:	bd38      	pop	{r3, r4, r5, pc}
 80033ac:	200007e0 	.word	0x200007e0

080033b0 <_lseek_r>:
 80033b0:	b538      	push	{r3, r4, r5, lr}
 80033b2:	4d07      	ldr	r5, [pc, #28]	@ (80033d0 <_lseek_r+0x20>)
 80033b4:	4604      	mov	r4, r0
 80033b6:	4608      	mov	r0, r1
 80033b8:	4611      	mov	r1, r2
 80033ba:	2200      	movs	r2, #0
 80033bc:	602a      	str	r2, [r5, #0]
 80033be:	461a      	mov	r2, r3
 80033c0:	f7fe ff23 	bl	800220a <_lseek>
 80033c4:	1c43      	adds	r3, r0, #1
 80033c6:	d102      	bne.n	80033ce <_lseek_r+0x1e>
 80033c8:	682b      	ldr	r3, [r5, #0]
 80033ca:	b103      	cbz	r3, 80033ce <_lseek_r+0x1e>
 80033cc:	6023      	str	r3, [r4, #0]
 80033ce:	bd38      	pop	{r3, r4, r5, pc}
 80033d0:	200007e0 	.word	0x200007e0

080033d4 <_read_r>:
 80033d4:	b538      	push	{r3, r4, r5, lr}
 80033d6:	4d07      	ldr	r5, [pc, #28]	@ (80033f4 <_read_r+0x20>)
 80033d8:	4604      	mov	r4, r0
 80033da:	4608      	mov	r0, r1
 80033dc:	4611      	mov	r1, r2
 80033de:	2200      	movs	r2, #0
 80033e0:	602a      	str	r2, [r5, #0]
 80033e2:	461a      	mov	r2, r3
 80033e4:	f7fe feb1 	bl	800214a <_read>
 80033e8:	1c43      	adds	r3, r0, #1
 80033ea:	d102      	bne.n	80033f2 <_read_r+0x1e>
 80033ec:	682b      	ldr	r3, [r5, #0]
 80033ee:	b103      	cbz	r3, 80033f2 <_read_r+0x1e>
 80033f0:	6023      	str	r3, [r4, #0]
 80033f2:	bd38      	pop	{r3, r4, r5, pc}
 80033f4:	200007e0 	.word	0x200007e0

080033f8 <_write_r>:
 80033f8:	b538      	push	{r3, r4, r5, lr}
 80033fa:	4d07      	ldr	r5, [pc, #28]	@ (8003418 <_write_r+0x20>)
 80033fc:	4604      	mov	r4, r0
 80033fe:	4608      	mov	r0, r1
 8003400:	4611      	mov	r1, r2
 8003402:	2200      	movs	r2, #0
 8003404:	602a      	str	r2, [r5, #0]
 8003406:	461a      	mov	r2, r3
 8003408:	f7fe febc 	bl	8002184 <_write>
 800340c:	1c43      	adds	r3, r0, #1
 800340e:	d102      	bne.n	8003416 <_write_r+0x1e>
 8003410:	682b      	ldr	r3, [r5, #0]
 8003412:	b103      	cbz	r3, 8003416 <_write_r+0x1e>
 8003414:	6023      	str	r3, [r4, #0]
 8003416:	bd38      	pop	{r3, r4, r5, pc}
 8003418:	200007e0 	.word	0x200007e0

0800341c <__errno>:
 800341c:	4b01      	ldr	r3, [pc, #4]	@ (8003424 <__errno+0x8>)
 800341e:	6818      	ldr	r0, [r3, #0]
 8003420:	4770      	bx	lr
 8003422:	bf00      	nop
 8003424:	20000010 	.word	0x20000010

08003428 <__libc_init_array>:
 8003428:	b570      	push	{r4, r5, r6, lr}
 800342a:	4d0d      	ldr	r5, [pc, #52]	@ (8003460 <__libc_init_array+0x38>)
 800342c:	4c0d      	ldr	r4, [pc, #52]	@ (8003464 <__libc_init_array+0x3c>)
 800342e:	1b64      	subs	r4, r4, r5
 8003430:	10a4      	asrs	r4, r4, #2
 8003432:	2600      	movs	r6, #0
 8003434:	42a6      	cmp	r6, r4
 8003436:	d109      	bne.n	800344c <__libc_init_array+0x24>
 8003438:	4d0b      	ldr	r5, [pc, #44]	@ (8003468 <__libc_init_array+0x40>)
 800343a:	4c0c      	ldr	r4, [pc, #48]	@ (800346c <__libc_init_array+0x44>)
 800343c:	f001 fec4 	bl	80051c8 <_init>
 8003440:	1b64      	subs	r4, r4, r5
 8003442:	10a4      	asrs	r4, r4, #2
 8003444:	2600      	movs	r6, #0
 8003446:	42a6      	cmp	r6, r4
 8003448:	d105      	bne.n	8003456 <__libc_init_array+0x2e>
 800344a:	bd70      	pop	{r4, r5, r6, pc}
 800344c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003450:	4798      	blx	r3
 8003452:	3601      	adds	r6, #1
 8003454:	e7ee      	b.n	8003434 <__libc_init_array+0xc>
 8003456:	f855 3b04 	ldr.w	r3, [r5], #4
 800345a:	4798      	blx	r3
 800345c:	3601      	adds	r6, #1
 800345e:	e7f2      	b.n	8003446 <__libc_init_array+0x1e>
 8003460:	080055bc 	.word	0x080055bc
 8003464:	080055bc 	.word	0x080055bc
 8003468:	080055bc 	.word	0x080055bc
 800346c:	080055c0 	.word	0x080055c0

08003470 <__retarget_lock_init_recursive>:
 8003470:	4770      	bx	lr

08003472 <__retarget_lock_acquire_recursive>:
 8003472:	4770      	bx	lr

08003474 <__retarget_lock_release_recursive>:
 8003474:	4770      	bx	lr

08003476 <memcpy>:
 8003476:	440a      	add	r2, r1
 8003478:	4291      	cmp	r1, r2
 800347a:	f100 33ff 	add.w	r3, r0, #4294967295
 800347e:	d100      	bne.n	8003482 <memcpy+0xc>
 8003480:	4770      	bx	lr
 8003482:	b510      	push	{r4, lr}
 8003484:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003488:	f803 4f01 	strb.w	r4, [r3, #1]!
 800348c:	4291      	cmp	r1, r2
 800348e:	d1f9      	bne.n	8003484 <memcpy+0xe>
 8003490:	bd10      	pop	{r4, pc}

08003492 <quorem>:
 8003492:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003496:	6903      	ldr	r3, [r0, #16]
 8003498:	690c      	ldr	r4, [r1, #16]
 800349a:	42a3      	cmp	r3, r4
 800349c:	4607      	mov	r7, r0
 800349e:	db7e      	blt.n	800359e <quorem+0x10c>
 80034a0:	3c01      	subs	r4, #1
 80034a2:	f101 0814 	add.w	r8, r1, #20
 80034a6:	00a3      	lsls	r3, r4, #2
 80034a8:	f100 0514 	add.w	r5, r0, #20
 80034ac:	9300      	str	r3, [sp, #0]
 80034ae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80034b2:	9301      	str	r3, [sp, #4]
 80034b4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80034b8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80034bc:	3301      	adds	r3, #1
 80034be:	429a      	cmp	r2, r3
 80034c0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80034c4:	fbb2 f6f3 	udiv	r6, r2, r3
 80034c8:	d32e      	bcc.n	8003528 <quorem+0x96>
 80034ca:	f04f 0a00 	mov.w	sl, #0
 80034ce:	46c4      	mov	ip, r8
 80034d0:	46ae      	mov	lr, r5
 80034d2:	46d3      	mov	fp, sl
 80034d4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80034d8:	b298      	uxth	r0, r3
 80034da:	fb06 a000 	mla	r0, r6, r0, sl
 80034de:	0c02      	lsrs	r2, r0, #16
 80034e0:	0c1b      	lsrs	r3, r3, #16
 80034e2:	fb06 2303 	mla	r3, r6, r3, r2
 80034e6:	f8de 2000 	ldr.w	r2, [lr]
 80034ea:	b280      	uxth	r0, r0
 80034ec:	b292      	uxth	r2, r2
 80034ee:	1a12      	subs	r2, r2, r0
 80034f0:	445a      	add	r2, fp
 80034f2:	f8de 0000 	ldr.w	r0, [lr]
 80034f6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80034fa:	b29b      	uxth	r3, r3
 80034fc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8003500:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8003504:	b292      	uxth	r2, r2
 8003506:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800350a:	45e1      	cmp	r9, ip
 800350c:	f84e 2b04 	str.w	r2, [lr], #4
 8003510:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8003514:	d2de      	bcs.n	80034d4 <quorem+0x42>
 8003516:	9b00      	ldr	r3, [sp, #0]
 8003518:	58eb      	ldr	r3, [r5, r3]
 800351a:	b92b      	cbnz	r3, 8003528 <quorem+0x96>
 800351c:	9b01      	ldr	r3, [sp, #4]
 800351e:	3b04      	subs	r3, #4
 8003520:	429d      	cmp	r5, r3
 8003522:	461a      	mov	r2, r3
 8003524:	d32f      	bcc.n	8003586 <quorem+0xf4>
 8003526:	613c      	str	r4, [r7, #16]
 8003528:	4638      	mov	r0, r7
 800352a:	f001 f97f 	bl	800482c <__mcmp>
 800352e:	2800      	cmp	r0, #0
 8003530:	db25      	blt.n	800357e <quorem+0xec>
 8003532:	4629      	mov	r1, r5
 8003534:	2000      	movs	r0, #0
 8003536:	f858 2b04 	ldr.w	r2, [r8], #4
 800353a:	f8d1 c000 	ldr.w	ip, [r1]
 800353e:	fa1f fe82 	uxth.w	lr, r2
 8003542:	fa1f f38c 	uxth.w	r3, ip
 8003546:	eba3 030e 	sub.w	r3, r3, lr
 800354a:	4403      	add	r3, r0
 800354c:	0c12      	lsrs	r2, r2, #16
 800354e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8003552:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8003556:	b29b      	uxth	r3, r3
 8003558:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800355c:	45c1      	cmp	r9, r8
 800355e:	f841 3b04 	str.w	r3, [r1], #4
 8003562:	ea4f 4022 	mov.w	r0, r2, asr #16
 8003566:	d2e6      	bcs.n	8003536 <quorem+0xa4>
 8003568:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800356c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003570:	b922      	cbnz	r2, 800357c <quorem+0xea>
 8003572:	3b04      	subs	r3, #4
 8003574:	429d      	cmp	r5, r3
 8003576:	461a      	mov	r2, r3
 8003578:	d30b      	bcc.n	8003592 <quorem+0x100>
 800357a:	613c      	str	r4, [r7, #16]
 800357c:	3601      	adds	r6, #1
 800357e:	4630      	mov	r0, r6
 8003580:	b003      	add	sp, #12
 8003582:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003586:	6812      	ldr	r2, [r2, #0]
 8003588:	3b04      	subs	r3, #4
 800358a:	2a00      	cmp	r2, #0
 800358c:	d1cb      	bne.n	8003526 <quorem+0x94>
 800358e:	3c01      	subs	r4, #1
 8003590:	e7c6      	b.n	8003520 <quorem+0x8e>
 8003592:	6812      	ldr	r2, [r2, #0]
 8003594:	3b04      	subs	r3, #4
 8003596:	2a00      	cmp	r2, #0
 8003598:	d1ef      	bne.n	800357a <quorem+0xe8>
 800359a:	3c01      	subs	r4, #1
 800359c:	e7ea      	b.n	8003574 <quorem+0xe2>
 800359e:	2000      	movs	r0, #0
 80035a0:	e7ee      	b.n	8003580 <quorem+0xee>
 80035a2:	0000      	movs	r0, r0
 80035a4:	0000      	movs	r0, r0
	...

080035a8 <_dtoa_r>:
 80035a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035ac:	69c7      	ldr	r7, [r0, #28]
 80035ae:	b097      	sub	sp, #92	@ 0x5c
 80035b0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80035b4:	ec55 4b10 	vmov	r4, r5, d0
 80035b8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80035ba:	9107      	str	r1, [sp, #28]
 80035bc:	4681      	mov	r9, r0
 80035be:	920c      	str	r2, [sp, #48]	@ 0x30
 80035c0:	9311      	str	r3, [sp, #68]	@ 0x44
 80035c2:	b97f      	cbnz	r7, 80035e4 <_dtoa_r+0x3c>
 80035c4:	2010      	movs	r0, #16
 80035c6:	f000 fe09 	bl	80041dc <malloc>
 80035ca:	4602      	mov	r2, r0
 80035cc:	f8c9 001c 	str.w	r0, [r9, #28]
 80035d0:	b920      	cbnz	r0, 80035dc <_dtoa_r+0x34>
 80035d2:	4ba9      	ldr	r3, [pc, #676]	@ (8003878 <_dtoa_r+0x2d0>)
 80035d4:	21ef      	movs	r1, #239	@ 0xef
 80035d6:	48a9      	ldr	r0, [pc, #676]	@ (800387c <_dtoa_r+0x2d4>)
 80035d8:	f001 fcc2 	bl	8004f60 <__assert_func>
 80035dc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80035e0:	6007      	str	r7, [r0, #0]
 80035e2:	60c7      	str	r7, [r0, #12]
 80035e4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80035e8:	6819      	ldr	r1, [r3, #0]
 80035ea:	b159      	cbz	r1, 8003604 <_dtoa_r+0x5c>
 80035ec:	685a      	ldr	r2, [r3, #4]
 80035ee:	604a      	str	r2, [r1, #4]
 80035f0:	2301      	movs	r3, #1
 80035f2:	4093      	lsls	r3, r2
 80035f4:	608b      	str	r3, [r1, #8]
 80035f6:	4648      	mov	r0, r9
 80035f8:	f000 fee6 	bl	80043c8 <_Bfree>
 80035fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8003600:	2200      	movs	r2, #0
 8003602:	601a      	str	r2, [r3, #0]
 8003604:	1e2b      	subs	r3, r5, #0
 8003606:	bfb9      	ittee	lt
 8003608:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800360c:	9305      	strlt	r3, [sp, #20]
 800360e:	2300      	movge	r3, #0
 8003610:	6033      	strge	r3, [r6, #0]
 8003612:	9f05      	ldr	r7, [sp, #20]
 8003614:	4b9a      	ldr	r3, [pc, #616]	@ (8003880 <_dtoa_r+0x2d8>)
 8003616:	bfbc      	itt	lt
 8003618:	2201      	movlt	r2, #1
 800361a:	6032      	strlt	r2, [r6, #0]
 800361c:	43bb      	bics	r3, r7
 800361e:	d112      	bne.n	8003646 <_dtoa_r+0x9e>
 8003620:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8003622:	f242 730f 	movw	r3, #9999	@ 0x270f
 8003626:	6013      	str	r3, [r2, #0]
 8003628:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800362c:	4323      	orrs	r3, r4
 800362e:	f000 855a 	beq.w	80040e6 <_dtoa_r+0xb3e>
 8003632:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003634:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8003894 <_dtoa_r+0x2ec>
 8003638:	2b00      	cmp	r3, #0
 800363a:	f000 855c 	beq.w	80040f6 <_dtoa_r+0xb4e>
 800363e:	f10a 0303 	add.w	r3, sl, #3
 8003642:	f000 bd56 	b.w	80040f2 <_dtoa_r+0xb4a>
 8003646:	ed9d 7b04 	vldr	d7, [sp, #16]
 800364a:	2200      	movs	r2, #0
 800364c:	ec51 0b17 	vmov	r0, r1, d7
 8003650:	2300      	movs	r3, #0
 8003652:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8003656:	f7fd fa3f 	bl	8000ad8 <__aeabi_dcmpeq>
 800365a:	4680      	mov	r8, r0
 800365c:	b158      	cbz	r0, 8003676 <_dtoa_r+0xce>
 800365e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8003660:	2301      	movs	r3, #1
 8003662:	6013      	str	r3, [r2, #0]
 8003664:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003666:	b113      	cbz	r3, 800366e <_dtoa_r+0xc6>
 8003668:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800366a:	4b86      	ldr	r3, [pc, #536]	@ (8003884 <_dtoa_r+0x2dc>)
 800366c:	6013      	str	r3, [r2, #0]
 800366e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8003898 <_dtoa_r+0x2f0>
 8003672:	f000 bd40 	b.w	80040f6 <_dtoa_r+0xb4e>
 8003676:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800367a:	aa14      	add	r2, sp, #80	@ 0x50
 800367c:	a915      	add	r1, sp, #84	@ 0x54
 800367e:	4648      	mov	r0, r9
 8003680:	f001 f984 	bl	800498c <__d2b>
 8003684:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8003688:	9002      	str	r0, [sp, #8]
 800368a:	2e00      	cmp	r6, #0
 800368c:	d078      	beq.n	8003780 <_dtoa_r+0x1d8>
 800368e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003690:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8003694:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003698:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800369c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80036a0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80036a4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80036a8:	4619      	mov	r1, r3
 80036aa:	2200      	movs	r2, #0
 80036ac:	4b76      	ldr	r3, [pc, #472]	@ (8003888 <_dtoa_r+0x2e0>)
 80036ae:	f7fc fdf3 	bl	8000298 <__aeabi_dsub>
 80036b2:	a36b      	add	r3, pc, #428	@ (adr r3, 8003860 <_dtoa_r+0x2b8>)
 80036b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036b8:	f7fc ffa6 	bl	8000608 <__aeabi_dmul>
 80036bc:	a36a      	add	r3, pc, #424	@ (adr r3, 8003868 <_dtoa_r+0x2c0>)
 80036be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036c2:	f7fc fdeb 	bl	800029c <__adddf3>
 80036c6:	4604      	mov	r4, r0
 80036c8:	4630      	mov	r0, r6
 80036ca:	460d      	mov	r5, r1
 80036cc:	f7fc ff32 	bl	8000534 <__aeabi_i2d>
 80036d0:	a367      	add	r3, pc, #412	@ (adr r3, 8003870 <_dtoa_r+0x2c8>)
 80036d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036d6:	f7fc ff97 	bl	8000608 <__aeabi_dmul>
 80036da:	4602      	mov	r2, r0
 80036dc:	460b      	mov	r3, r1
 80036de:	4620      	mov	r0, r4
 80036e0:	4629      	mov	r1, r5
 80036e2:	f7fc fddb 	bl	800029c <__adddf3>
 80036e6:	4604      	mov	r4, r0
 80036e8:	460d      	mov	r5, r1
 80036ea:	f7fd fa3d 	bl	8000b68 <__aeabi_d2iz>
 80036ee:	2200      	movs	r2, #0
 80036f0:	4607      	mov	r7, r0
 80036f2:	2300      	movs	r3, #0
 80036f4:	4620      	mov	r0, r4
 80036f6:	4629      	mov	r1, r5
 80036f8:	f7fd f9f8 	bl	8000aec <__aeabi_dcmplt>
 80036fc:	b140      	cbz	r0, 8003710 <_dtoa_r+0x168>
 80036fe:	4638      	mov	r0, r7
 8003700:	f7fc ff18 	bl	8000534 <__aeabi_i2d>
 8003704:	4622      	mov	r2, r4
 8003706:	462b      	mov	r3, r5
 8003708:	f7fd f9e6 	bl	8000ad8 <__aeabi_dcmpeq>
 800370c:	b900      	cbnz	r0, 8003710 <_dtoa_r+0x168>
 800370e:	3f01      	subs	r7, #1
 8003710:	2f16      	cmp	r7, #22
 8003712:	d852      	bhi.n	80037ba <_dtoa_r+0x212>
 8003714:	4b5d      	ldr	r3, [pc, #372]	@ (800388c <_dtoa_r+0x2e4>)
 8003716:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800371a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800371e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003722:	f7fd f9e3 	bl	8000aec <__aeabi_dcmplt>
 8003726:	2800      	cmp	r0, #0
 8003728:	d049      	beq.n	80037be <_dtoa_r+0x216>
 800372a:	3f01      	subs	r7, #1
 800372c:	2300      	movs	r3, #0
 800372e:	9310      	str	r3, [sp, #64]	@ 0x40
 8003730:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003732:	1b9b      	subs	r3, r3, r6
 8003734:	1e5a      	subs	r2, r3, #1
 8003736:	bf45      	ittet	mi
 8003738:	f1c3 0301 	rsbmi	r3, r3, #1
 800373c:	9300      	strmi	r3, [sp, #0]
 800373e:	2300      	movpl	r3, #0
 8003740:	2300      	movmi	r3, #0
 8003742:	9206      	str	r2, [sp, #24]
 8003744:	bf54      	ite	pl
 8003746:	9300      	strpl	r3, [sp, #0]
 8003748:	9306      	strmi	r3, [sp, #24]
 800374a:	2f00      	cmp	r7, #0
 800374c:	db39      	blt.n	80037c2 <_dtoa_r+0x21a>
 800374e:	9b06      	ldr	r3, [sp, #24]
 8003750:	970d      	str	r7, [sp, #52]	@ 0x34
 8003752:	443b      	add	r3, r7
 8003754:	9306      	str	r3, [sp, #24]
 8003756:	2300      	movs	r3, #0
 8003758:	9308      	str	r3, [sp, #32]
 800375a:	9b07      	ldr	r3, [sp, #28]
 800375c:	2b09      	cmp	r3, #9
 800375e:	d863      	bhi.n	8003828 <_dtoa_r+0x280>
 8003760:	2b05      	cmp	r3, #5
 8003762:	bfc4      	itt	gt
 8003764:	3b04      	subgt	r3, #4
 8003766:	9307      	strgt	r3, [sp, #28]
 8003768:	9b07      	ldr	r3, [sp, #28]
 800376a:	f1a3 0302 	sub.w	r3, r3, #2
 800376e:	bfcc      	ite	gt
 8003770:	2400      	movgt	r4, #0
 8003772:	2401      	movle	r4, #1
 8003774:	2b03      	cmp	r3, #3
 8003776:	d863      	bhi.n	8003840 <_dtoa_r+0x298>
 8003778:	e8df f003 	tbb	[pc, r3]
 800377c:	2b375452 	.word	0x2b375452
 8003780:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8003784:	441e      	add	r6, r3
 8003786:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800378a:	2b20      	cmp	r3, #32
 800378c:	bfc1      	itttt	gt
 800378e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8003792:	409f      	lslgt	r7, r3
 8003794:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8003798:	fa24 f303 	lsrgt.w	r3, r4, r3
 800379c:	bfd6      	itet	le
 800379e:	f1c3 0320 	rsble	r3, r3, #32
 80037a2:	ea47 0003 	orrgt.w	r0, r7, r3
 80037a6:	fa04 f003 	lslle.w	r0, r4, r3
 80037aa:	f7fc feb3 	bl	8000514 <__aeabi_ui2d>
 80037ae:	2201      	movs	r2, #1
 80037b0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80037b4:	3e01      	subs	r6, #1
 80037b6:	9212      	str	r2, [sp, #72]	@ 0x48
 80037b8:	e776      	b.n	80036a8 <_dtoa_r+0x100>
 80037ba:	2301      	movs	r3, #1
 80037bc:	e7b7      	b.n	800372e <_dtoa_r+0x186>
 80037be:	9010      	str	r0, [sp, #64]	@ 0x40
 80037c0:	e7b6      	b.n	8003730 <_dtoa_r+0x188>
 80037c2:	9b00      	ldr	r3, [sp, #0]
 80037c4:	1bdb      	subs	r3, r3, r7
 80037c6:	9300      	str	r3, [sp, #0]
 80037c8:	427b      	negs	r3, r7
 80037ca:	9308      	str	r3, [sp, #32]
 80037cc:	2300      	movs	r3, #0
 80037ce:	930d      	str	r3, [sp, #52]	@ 0x34
 80037d0:	e7c3      	b.n	800375a <_dtoa_r+0x1b2>
 80037d2:	2301      	movs	r3, #1
 80037d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80037d6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80037d8:	eb07 0b03 	add.w	fp, r7, r3
 80037dc:	f10b 0301 	add.w	r3, fp, #1
 80037e0:	2b01      	cmp	r3, #1
 80037e2:	9303      	str	r3, [sp, #12]
 80037e4:	bfb8      	it	lt
 80037e6:	2301      	movlt	r3, #1
 80037e8:	e006      	b.n	80037f8 <_dtoa_r+0x250>
 80037ea:	2301      	movs	r3, #1
 80037ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80037ee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	dd28      	ble.n	8003846 <_dtoa_r+0x29e>
 80037f4:	469b      	mov	fp, r3
 80037f6:	9303      	str	r3, [sp, #12]
 80037f8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80037fc:	2100      	movs	r1, #0
 80037fe:	2204      	movs	r2, #4
 8003800:	f102 0514 	add.w	r5, r2, #20
 8003804:	429d      	cmp	r5, r3
 8003806:	d926      	bls.n	8003856 <_dtoa_r+0x2ae>
 8003808:	6041      	str	r1, [r0, #4]
 800380a:	4648      	mov	r0, r9
 800380c:	f000 fd9c 	bl	8004348 <_Balloc>
 8003810:	4682      	mov	sl, r0
 8003812:	2800      	cmp	r0, #0
 8003814:	d142      	bne.n	800389c <_dtoa_r+0x2f4>
 8003816:	4b1e      	ldr	r3, [pc, #120]	@ (8003890 <_dtoa_r+0x2e8>)
 8003818:	4602      	mov	r2, r0
 800381a:	f240 11af 	movw	r1, #431	@ 0x1af
 800381e:	e6da      	b.n	80035d6 <_dtoa_r+0x2e>
 8003820:	2300      	movs	r3, #0
 8003822:	e7e3      	b.n	80037ec <_dtoa_r+0x244>
 8003824:	2300      	movs	r3, #0
 8003826:	e7d5      	b.n	80037d4 <_dtoa_r+0x22c>
 8003828:	2401      	movs	r4, #1
 800382a:	2300      	movs	r3, #0
 800382c:	9307      	str	r3, [sp, #28]
 800382e:	9409      	str	r4, [sp, #36]	@ 0x24
 8003830:	f04f 3bff 	mov.w	fp, #4294967295
 8003834:	2200      	movs	r2, #0
 8003836:	f8cd b00c 	str.w	fp, [sp, #12]
 800383a:	2312      	movs	r3, #18
 800383c:	920c      	str	r2, [sp, #48]	@ 0x30
 800383e:	e7db      	b.n	80037f8 <_dtoa_r+0x250>
 8003840:	2301      	movs	r3, #1
 8003842:	9309      	str	r3, [sp, #36]	@ 0x24
 8003844:	e7f4      	b.n	8003830 <_dtoa_r+0x288>
 8003846:	f04f 0b01 	mov.w	fp, #1
 800384a:	f8cd b00c 	str.w	fp, [sp, #12]
 800384e:	465b      	mov	r3, fp
 8003850:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8003854:	e7d0      	b.n	80037f8 <_dtoa_r+0x250>
 8003856:	3101      	adds	r1, #1
 8003858:	0052      	lsls	r2, r2, #1
 800385a:	e7d1      	b.n	8003800 <_dtoa_r+0x258>
 800385c:	f3af 8000 	nop.w
 8003860:	636f4361 	.word	0x636f4361
 8003864:	3fd287a7 	.word	0x3fd287a7
 8003868:	8b60c8b3 	.word	0x8b60c8b3
 800386c:	3fc68a28 	.word	0x3fc68a28
 8003870:	509f79fb 	.word	0x509f79fb
 8003874:	3fd34413 	.word	0x3fd34413
 8003878:	0800527e 	.word	0x0800527e
 800387c:	08005295 	.word	0x08005295
 8003880:	7ff00000 	.word	0x7ff00000
 8003884:	0800524e 	.word	0x0800524e
 8003888:	3ff80000 	.word	0x3ff80000
 800388c:	080053e8 	.word	0x080053e8
 8003890:	080052ed 	.word	0x080052ed
 8003894:	0800527a 	.word	0x0800527a
 8003898:	0800524d 	.word	0x0800524d
 800389c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80038a0:	6018      	str	r0, [r3, #0]
 80038a2:	9b03      	ldr	r3, [sp, #12]
 80038a4:	2b0e      	cmp	r3, #14
 80038a6:	f200 80a1 	bhi.w	80039ec <_dtoa_r+0x444>
 80038aa:	2c00      	cmp	r4, #0
 80038ac:	f000 809e 	beq.w	80039ec <_dtoa_r+0x444>
 80038b0:	2f00      	cmp	r7, #0
 80038b2:	dd33      	ble.n	800391c <_dtoa_r+0x374>
 80038b4:	4b9c      	ldr	r3, [pc, #624]	@ (8003b28 <_dtoa_r+0x580>)
 80038b6:	f007 020f 	and.w	r2, r7, #15
 80038ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80038be:	ed93 7b00 	vldr	d7, [r3]
 80038c2:	05f8      	lsls	r0, r7, #23
 80038c4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80038c8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80038cc:	d516      	bpl.n	80038fc <_dtoa_r+0x354>
 80038ce:	4b97      	ldr	r3, [pc, #604]	@ (8003b2c <_dtoa_r+0x584>)
 80038d0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80038d4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80038d8:	f7fc ffc0 	bl	800085c <__aeabi_ddiv>
 80038dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80038e0:	f004 040f 	and.w	r4, r4, #15
 80038e4:	2603      	movs	r6, #3
 80038e6:	4d91      	ldr	r5, [pc, #580]	@ (8003b2c <_dtoa_r+0x584>)
 80038e8:	b954      	cbnz	r4, 8003900 <_dtoa_r+0x358>
 80038ea:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80038ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80038f2:	f7fc ffb3 	bl	800085c <__aeabi_ddiv>
 80038f6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80038fa:	e028      	b.n	800394e <_dtoa_r+0x3a6>
 80038fc:	2602      	movs	r6, #2
 80038fe:	e7f2      	b.n	80038e6 <_dtoa_r+0x33e>
 8003900:	07e1      	lsls	r1, r4, #31
 8003902:	d508      	bpl.n	8003916 <_dtoa_r+0x36e>
 8003904:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8003908:	e9d5 2300 	ldrd	r2, r3, [r5]
 800390c:	f7fc fe7c 	bl	8000608 <__aeabi_dmul>
 8003910:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8003914:	3601      	adds	r6, #1
 8003916:	1064      	asrs	r4, r4, #1
 8003918:	3508      	adds	r5, #8
 800391a:	e7e5      	b.n	80038e8 <_dtoa_r+0x340>
 800391c:	f000 80af 	beq.w	8003a7e <_dtoa_r+0x4d6>
 8003920:	427c      	negs	r4, r7
 8003922:	4b81      	ldr	r3, [pc, #516]	@ (8003b28 <_dtoa_r+0x580>)
 8003924:	4d81      	ldr	r5, [pc, #516]	@ (8003b2c <_dtoa_r+0x584>)
 8003926:	f004 020f 	and.w	r2, r4, #15
 800392a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800392e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003932:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003936:	f7fc fe67 	bl	8000608 <__aeabi_dmul>
 800393a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800393e:	1124      	asrs	r4, r4, #4
 8003940:	2300      	movs	r3, #0
 8003942:	2602      	movs	r6, #2
 8003944:	2c00      	cmp	r4, #0
 8003946:	f040 808f 	bne.w	8003a68 <_dtoa_r+0x4c0>
 800394a:	2b00      	cmp	r3, #0
 800394c:	d1d3      	bne.n	80038f6 <_dtoa_r+0x34e>
 800394e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8003950:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8003954:	2b00      	cmp	r3, #0
 8003956:	f000 8094 	beq.w	8003a82 <_dtoa_r+0x4da>
 800395a:	4b75      	ldr	r3, [pc, #468]	@ (8003b30 <_dtoa_r+0x588>)
 800395c:	2200      	movs	r2, #0
 800395e:	4620      	mov	r0, r4
 8003960:	4629      	mov	r1, r5
 8003962:	f7fd f8c3 	bl	8000aec <__aeabi_dcmplt>
 8003966:	2800      	cmp	r0, #0
 8003968:	f000 808b 	beq.w	8003a82 <_dtoa_r+0x4da>
 800396c:	9b03      	ldr	r3, [sp, #12]
 800396e:	2b00      	cmp	r3, #0
 8003970:	f000 8087 	beq.w	8003a82 <_dtoa_r+0x4da>
 8003974:	f1bb 0f00 	cmp.w	fp, #0
 8003978:	dd34      	ble.n	80039e4 <_dtoa_r+0x43c>
 800397a:	4620      	mov	r0, r4
 800397c:	4b6d      	ldr	r3, [pc, #436]	@ (8003b34 <_dtoa_r+0x58c>)
 800397e:	2200      	movs	r2, #0
 8003980:	4629      	mov	r1, r5
 8003982:	f7fc fe41 	bl	8000608 <__aeabi_dmul>
 8003986:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800398a:	f107 38ff 	add.w	r8, r7, #4294967295
 800398e:	3601      	adds	r6, #1
 8003990:	465c      	mov	r4, fp
 8003992:	4630      	mov	r0, r6
 8003994:	f7fc fdce 	bl	8000534 <__aeabi_i2d>
 8003998:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800399c:	f7fc fe34 	bl	8000608 <__aeabi_dmul>
 80039a0:	4b65      	ldr	r3, [pc, #404]	@ (8003b38 <_dtoa_r+0x590>)
 80039a2:	2200      	movs	r2, #0
 80039a4:	f7fc fc7a 	bl	800029c <__adddf3>
 80039a8:	4605      	mov	r5, r0
 80039aa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80039ae:	2c00      	cmp	r4, #0
 80039b0:	d16a      	bne.n	8003a88 <_dtoa_r+0x4e0>
 80039b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80039b6:	4b61      	ldr	r3, [pc, #388]	@ (8003b3c <_dtoa_r+0x594>)
 80039b8:	2200      	movs	r2, #0
 80039ba:	f7fc fc6d 	bl	8000298 <__aeabi_dsub>
 80039be:	4602      	mov	r2, r0
 80039c0:	460b      	mov	r3, r1
 80039c2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80039c6:	462a      	mov	r2, r5
 80039c8:	4633      	mov	r3, r6
 80039ca:	f7fd f8ad 	bl	8000b28 <__aeabi_dcmpgt>
 80039ce:	2800      	cmp	r0, #0
 80039d0:	f040 8298 	bne.w	8003f04 <_dtoa_r+0x95c>
 80039d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80039d8:	462a      	mov	r2, r5
 80039da:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80039de:	f7fd f885 	bl	8000aec <__aeabi_dcmplt>
 80039e2:	bb38      	cbnz	r0, 8003a34 <_dtoa_r+0x48c>
 80039e4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80039e8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80039ec:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	f2c0 8157 	blt.w	8003ca2 <_dtoa_r+0x6fa>
 80039f4:	2f0e      	cmp	r7, #14
 80039f6:	f300 8154 	bgt.w	8003ca2 <_dtoa_r+0x6fa>
 80039fa:	4b4b      	ldr	r3, [pc, #300]	@ (8003b28 <_dtoa_r+0x580>)
 80039fc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8003a00:	ed93 7b00 	vldr	d7, [r3]
 8003a04:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	ed8d 7b00 	vstr	d7, [sp]
 8003a0c:	f280 80e5 	bge.w	8003bda <_dtoa_r+0x632>
 8003a10:	9b03      	ldr	r3, [sp, #12]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	f300 80e1 	bgt.w	8003bda <_dtoa_r+0x632>
 8003a18:	d10c      	bne.n	8003a34 <_dtoa_r+0x48c>
 8003a1a:	4b48      	ldr	r3, [pc, #288]	@ (8003b3c <_dtoa_r+0x594>)
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	ec51 0b17 	vmov	r0, r1, d7
 8003a22:	f7fc fdf1 	bl	8000608 <__aeabi_dmul>
 8003a26:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003a2a:	f7fd f873 	bl	8000b14 <__aeabi_dcmpge>
 8003a2e:	2800      	cmp	r0, #0
 8003a30:	f000 8266 	beq.w	8003f00 <_dtoa_r+0x958>
 8003a34:	2400      	movs	r4, #0
 8003a36:	4625      	mov	r5, r4
 8003a38:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8003a3a:	4656      	mov	r6, sl
 8003a3c:	ea6f 0803 	mvn.w	r8, r3
 8003a40:	2700      	movs	r7, #0
 8003a42:	4621      	mov	r1, r4
 8003a44:	4648      	mov	r0, r9
 8003a46:	f000 fcbf 	bl	80043c8 <_Bfree>
 8003a4a:	2d00      	cmp	r5, #0
 8003a4c:	f000 80bd 	beq.w	8003bca <_dtoa_r+0x622>
 8003a50:	b12f      	cbz	r7, 8003a5e <_dtoa_r+0x4b6>
 8003a52:	42af      	cmp	r7, r5
 8003a54:	d003      	beq.n	8003a5e <_dtoa_r+0x4b6>
 8003a56:	4639      	mov	r1, r7
 8003a58:	4648      	mov	r0, r9
 8003a5a:	f000 fcb5 	bl	80043c8 <_Bfree>
 8003a5e:	4629      	mov	r1, r5
 8003a60:	4648      	mov	r0, r9
 8003a62:	f000 fcb1 	bl	80043c8 <_Bfree>
 8003a66:	e0b0      	b.n	8003bca <_dtoa_r+0x622>
 8003a68:	07e2      	lsls	r2, r4, #31
 8003a6a:	d505      	bpl.n	8003a78 <_dtoa_r+0x4d0>
 8003a6c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003a70:	f7fc fdca 	bl	8000608 <__aeabi_dmul>
 8003a74:	3601      	adds	r6, #1
 8003a76:	2301      	movs	r3, #1
 8003a78:	1064      	asrs	r4, r4, #1
 8003a7a:	3508      	adds	r5, #8
 8003a7c:	e762      	b.n	8003944 <_dtoa_r+0x39c>
 8003a7e:	2602      	movs	r6, #2
 8003a80:	e765      	b.n	800394e <_dtoa_r+0x3a6>
 8003a82:	9c03      	ldr	r4, [sp, #12]
 8003a84:	46b8      	mov	r8, r7
 8003a86:	e784      	b.n	8003992 <_dtoa_r+0x3ea>
 8003a88:	4b27      	ldr	r3, [pc, #156]	@ (8003b28 <_dtoa_r+0x580>)
 8003a8a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8003a8c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8003a90:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003a94:	4454      	add	r4, sl
 8003a96:	2900      	cmp	r1, #0
 8003a98:	d054      	beq.n	8003b44 <_dtoa_r+0x59c>
 8003a9a:	4929      	ldr	r1, [pc, #164]	@ (8003b40 <_dtoa_r+0x598>)
 8003a9c:	2000      	movs	r0, #0
 8003a9e:	f7fc fedd 	bl	800085c <__aeabi_ddiv>
 8003aa2:	4633      	mov	r3, r6
 8003aa4:	462a      	mov	r2, r5
 8003aa6:	f7fc fbf7 	bl	8000298 <__aeabi_dsub>
 8003aaa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8003aae:	4656      	mov	r6, sl
 8003ab0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003ab4:	f7fd f858 	bl	8000b68 <__aeabi_d2iz>
 8003ab8:	4605      	mov	r5, r0
 8003aba:	f7fc fd3b 	bl	8000534 <__aeabi_i2d>
 8003abe:	4602      	mov	r2, r0
 8003ac0:	460b      	mov	r3, r1
 8003ac2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003ac6:	f7fc fbe7 	bl	8000298 <__aeabi_dsub>
 8003aca:	3530      	adds	r5, #48	@ 0x30
 8003acc:	4602      	mov	r2, r0
 8003ace:	460b      	mov	r3, r1
 8003ad0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003ad4:	f806 5b01 	strb.w	r5, [r6], #1
 8003ad8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8003adc:	f7fd f806 	bl	8000aec <__aeabi_dcmplt>
 8003ae0:	2800      	cmp	r0, #0
 8003ae2:	d172      	bne.n	8003bca <_dtoa_r+0x622>
 8003ae4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003ae8:	4911      	ldr	r1, [pc, #68]	@ (8003b30 <_dtoa_r+0x588>)
 8003aea:	2000      	movs	r0, #0
 8003aec:	f7fc fbd4 	bl	8000298 <__aeabi_dsub>
 8003af0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8003af4:	f7fc fffa 	bl	8000aec <__aeabi_dcmplt>
 8003af8:	2800      	cmp	r0, #0
 8003afa:	f040 80b4 	bne.w	8003c66 <_dtoa_r+0x6be>
 8003afe:	42a6      	cmp	r6, r4
 8003b00:	f43f af70 	beq.w	80039e4 <_dtoa_r+0x43c>
 8003b04:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8003b08:	4b0a      	ldr	r3, [pc, #40]	@ (8003b34 <_dtoa_r+0x58c>)
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	f7fc fd7c 	bl	8000608 <__aeabi_dmul>
 8003b10:	4b08      	ldr	r3, [pc, #32]	@ (8003b34 <_dtoa_r+0x58c>)
 8003b12:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8003b16:	2200      	movs	r2, #0
 8003b18:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003b1c:	f7fc fd74 	bl	8000608 <__aeabi_dmul>
 8003b20:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003b24:	e7c4      	b.n	8003ab0 <_dtoa_r+0x508>
 8003b26:	bf00      	nop
 8003b28:	080053e8 	.word	0x080053e8
 8003b2c:	080053c0 	.word	0x080053c0
 8003b30:	3ff00000 	.word	0x3ff00000
 8003b34:	40240000 	.word	0x40240000
 8003b38:	401c0000 	.word	0x401c0000
 8003b3c:	40140000 	.word	0x40140000
 8003b40:	3fe00000 	.word	0x3fe00000
 8003b44:	4631      	mov	r1, r6
 8003b46:	4628      	mov	r0, r5
 8003b48:	f7fc fd5e 	bl	8000608 <__aeabi_dmul>
 8003b4c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8003b50:	9413      	str	r4, [sp, #76]	@ 0x4c
 8003b52:	4656      	mov	r6, sl
 8003b54:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003b58:	f7fd f806 	bl	8000b68 <__aeabi_d2iz>
 8003b5c:	4605      	mov	r5, r0
 8003b5e:	f7fc fce9 	bl	8000534 <__aeabi_i2d>
 8003b62:	4602      	mov	r2, r0
 8003b64:	460b      	mov	r3, r1
 8003b66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003b6a:	f7fc fb95 	bl	8000298 <__aeabi_dsub>
 8003b6e:	3530      	adds	r5, #48	@ 0x30
 8003b70:	f806 5b01 	strb.w	r5, [r6], #1
 8003b74:	4602      	mov	r2, r0
 8003b76:	460b      	mov	r3, r1
 8003b78:	42a6      	cmp	r6, r4
 8003b7a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003b7e:	f04f 0200 	mov.w	r2, #0
 8003b82:	d124      	bne.n	8003bce <_dtoa_r+0x626>
 8003b84:	4baf      	ldr	r3, [pc, #700]	@ (8003e44 <_dtoa_r+0x89c>)
 8003b86:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8003b8a:	f7fc fb87 	bl	800029c <__adddf3>
 8003b8e:	4602      	mov	r2, r0
 8003b90:	460b      	mov	r3, r1
 8003b92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003b96:	f7fc ffc7 	bl	8000b28 <__aeabi_dcmpgt>
 8003b9a:	2800      	cmp	r0, #0
 8003b9c:	d163      	bne.n	8003c66 <_dtoa_r+0x6be>
 8003b9e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8003ba2:	49a8      	ldr	r1, [pc, #672]	@ (8003e44 <_dtoa_r+0x89c>)
 8003ba4:	2000      	movs	r0, #0
 8003ba6:	f7fc fb77 	bl	8000298 <__aeabi_dsub>
 8003baa:	4602      	mov	r2, r0
 8003bac:	460b      	mov	r3, r1
 8003bae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003bb2:	f7fc ff9b 	bl	8000aec <__aeabi_dcmplt>
 8003bb6:	2800      	cmp	r0, #0
 8003bb8:	f43f af14 	beq.w	80039e4 <_dtoa_r+0x43c>
 8003bbc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8003bbe:	1e73      	subs	r3, r6, #1
 8003bc0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8003bc2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8003bc6:	2b30      	cmp	r3, #48	@ 0x30
 8003bc8:	d0f8      	beq.n	8003bbc <_dtoa_r+0x614>
 8003bca:	4647      	mov	r7, r8
 8003bcc:	e03b      	b.n	8003c46 <_dtoa_r+0x69e>
 8003bce:	4b9e      	ldr	r3, [pc, #632]	@ (8003e48 <_dtoa_r+0x8a0>)
 8003bd0:	f7fc fd1a 	bl	8000608 <__aeabi_dmul>
 8003bd4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003bd8:	e7bc      	b.n	8003b54 <_dtoa_r+0x5ac>
 8003bda:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8003bde:	4656      	mov	r6, sl
 8003be0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003be4:	4620      	mov	r0, r4
 8003be6:	4629      	mov	r1, r5
 8003be8:	f7fc fe38 	bl	800085c <__aeabi_ddiv>
 8003bec:	f7fc ffbc 	bl	8000b68 <__aeabi_d2iz>
 8003bf0:	4680      	mov	r8, r0
 8003bf2:	f7fc fc9f 	bl	8000534 <__aeabi_i2d>
 8003bf6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003bfa:	f7fc fd05 	bl	8000608 <__aeabi_dmul>
 8003bfe:	4602      	mov	r2, r0
 8003c00:	460b      	mov	r3, r1
 8003c02:	4620      	mov	r0, r4
 8003c04:	4629      	mov	r1, r5
 8003c06:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8003c0a:	f7fc fb45 	bl	8000298 <__aeabi_dsub>
 8003c0e:	f806 4b01 	strb.w	r4, [r6], #1
 8003c12:	9d03      	ldr	r5, [sp, #12]
 8003c14:	eba6 040a 	sub.w	r4, r6, sl
 8003c18:	42a5      	cmp	r5, r4
 8003c1a:	4602      	mov	r2, r0
 8003c1c:	460b      	mov	r3, r1
 8003c1e:	d133      	bne.n	8003c88 <_dtoa_r+0x6e0>
 8003c20:	f7fc fb3c 	bl	800029c <__adddf3>
 8003c24:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003c28:	4604      	mov	r4, r0
 8003c2a:	460d      	mov	r5, r1
 8003c2c:	f7fc ff7c 	bl	8000b28 <__aeabi_dcmpgt>
 8003c30:	b9c0      	cbnz	r0, 8003c64 <_dtoa_r+0x6bc>
 8003c32:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003c36:	4620      	mov	r0, r4
 8003c38:	4629      	mov	r1, r5
 8003c3a:	f7fc ff4d 	bl	8000ad8 <__aeabi_dcmpeq>
 8003c3e:	b110      	cbz	r0, 8003c46 <_dtoa_r+0x69e>
 8003c40:	f018 0f01 	tst.w	r8, #1
 8003c44:	d10e      	bne.n	8003c64 <_dtoa_r+0x6bc>
 8003c46:	9902      	ldr	r1, [sp, #8]
 8003c48:	4648      	mov	r0, r9
 8003c4a:	f000 fbbd 	bl	80043c8 <_Bfree>
 8003c4e:	2300      	movs	r3, #0
 8003c50:	7033      	strb	r3, [r6, #0]
 8003c52:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8003c54:	3701      	adds	r7, #1
 8003c56:	601f      	str	r7, [r3, #0]
 8003c58:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	f000 824b 	beq.w	80040f6 <_dtoa_r+0xb4e>
 8003c60:	601e      	str	r6, [r3, #0]
 8003c62:	e248      	b.n	80040f6 <_dtoa_r+0xb4e>
 8003c64:	46b8      	mov	r8, r7
 8003c66:	4633      	mov	r3, r6
 8003c68:	461e      	mov	r6, r3
 8003c6a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003c6e:	2a39      	cmp	r2, #57	@ 0x39
 8003c70:	d106      	bne.n	8003c80 <_dtoa_r+0x6d8>
 8003c72:	459a      	cmp	sl, r3
 8003c74:	d1f8      	bne.n	8003c68 <_dtoa_r+0x6c0>
 8003c76:	2230      	movs	r2, #48	@ 0x30
 8003c78:	f108 0801 	add.w	r8, r8, #1
 8003c7c:	f88a 2000 	strb.w	r2, [sl]
 8003c80:	781a      	ldrb	r2, [r3, #0]
 8003c82:	3201      	adds	r2, #1
 8003c84:	701a      	strb	r2, [r3, #0]
 8003c86:	e7a0      	b.n	8003bca <_dtoa_r+0x622>
 8003c88:	4b6f      	ldr	r3, [pc, #444]	@ (8003e48 <_dtoa_r+0x8a0>)
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	f7fc fcbc 	bl	8000608 <__aeabi_dmul>
 8003c90:	2200      	movs	r2, #0
 8003c92:	2300      	movs	r3, #0
 8003c94:	4604      	mov	r4, r0
 8003c96:	460d      	mov	r5, r1
 8003c98:	f7fc ff1e 	bl	8000ad8 <__aeabi_dcmpeq>
 8003c9c:	2800      	cmp	r0, #0
 8003c9e:	d09f      	beq.n	8003be0 <_dtoa_r+0x638>
 8003ca0:	e7d1      	b.n	8003c46 <_dtoa_r+0x69e>
 8003ca2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003ca4:	2a00      	cmp	r2, #0
 8003ca6:	f000 80ea 	beq.w	8003e7e <_dtoa_r+0x8d6>
 8003caa:	9a07      	ldr	r2, [sp, #28]
 8003cac:	2a01      	cmp	r2, #1
 8003cae:	f300 80cd 	bgt.w	8003e4c <_dtoa_r+0x8a4>
 8003cb2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8003cb4:	2a00      	cmp	r2, #0
 8003cb6:	f000 80c1 	beq.w	8003e3c <_dtoa_r+0x894>
 8003cba:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8003cbe:	9c08      	ldr	r4, [sp, #32]
 8003cc0:	9e00      	ldr	r6, [sp, #0]
 8003cc2:	9a00      	ldr	r2, [sp, #0]
 8003cc4:	441a      	add	r2, r3
 8003cc6:	9200      	str	r2, [sp, #0]
 8003cc8:	9a06      	ldr	r2, [sp, #24]
 8003cca:	2101      	movs	r1, #1
 8003ccc:	441a      	add	r2, r3
 8003cce:	4648      	mov	r0, r9
 8003cd0:	9206      	str	r2, [sp, #24]
 8003cd2:	f000 fc2d 	bl	8004530 <__i2b>
 8003cd6:	4605      	mov	r5, r0
 8003cd8:	b166      	cbz	r6, 8003cf4 <_dtoa_r+0x74c>
 8003cda:	9b06      	ldr	r3, [sp, #24]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	dd09      	ble.n	8003cf4 <_dtoa_r+0x74c>
 8003ce0:	42b3      	cmp	r3, r6
 8003ce2:	9a00      	ldr	r2, [sp, #0]
 8003ce4:	bfa8      	it	ge
 8003ce6:	4633      	movge	r3, r6
 8003ce8:	1ad2      	subs	r2, r2, r3
 8003cea:	9200      	str	r2, [sp, #0]
 8003cec:	9a06      	ldr	r2, [sp, #24]
 8003cee:	1af6      	subs	r6, r6, r3
 8003cf0:	1ad3      	subs	r3, r2, r3
 8003cf2:	9306      	str	r3, [sp, #24]
 8003cf4:	9b08      	ldr	r3, [sp, #32]
 8003cf6:	b30b      	cbz	r3, 8003d3c <_dtoa_r+0x794>
 8003cf8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	f000 80c6 	beq.w	8003e8c <_dtoa_r+0x8e4>
 8003d00:	2c00      	cmp	r4, #0
 8003d02:	f000 80c0 	beq.w	8003e86 <_dtoa_r+0x8de>
 8003d06:	4629      	mov	r1, r5
 8003d08:	4622      	mov	r2, r4
 8003d0a:	4648      	mov	r0, r9
 8003d0c:	f000 fcc8 	bl	80046a0 <__pow5mult>
 8003d10:	9a02      	ldr	r2, [sp, #8]
 8003d12:	4601      	mov	r1, r0
 8003d14:	4605      	mov	r5, r0
 8003d16:	4648      	mov	r0, r9
 8003d18:	f000 fc20 	bl	800455c <__multiply>
 8003d1c:	9902      	ldr	r1, [sp, #8]
 8003d1e:	4680      	mov	r8, r0
 8003d20:	4648      	mov	r0, r9
 8003d22:	f000 fb51 	bl	80043c8 <_Bfree>
 8003d26:	9b08      	ldr	r3, [sp, #32]
 8003d28:	1b1b      	subs	r3, r3, r4
 8003d2a:	9308      	str	r3, [sp, #32]
 8003d2c:	f000 80b1 	beq.w	8003e92 <_dtoa_r+0x8ea>
 8003d30:	9a08      	ldr	r2, [sp, #32]
 8003d32:	4641      	mov	r1, r8
 8003d34:	4648      	mov	r0, r9
 8003d36:	f000 fcb3 	bl	80046a0 <__pow5mult>
 8003d3a:	9002      	str	r0, [sp, #8]
 8003d3c:	2101      	movs	r1, #1
 8003d3e:	4648      	mov	r0, r9
 8003d40:	f000 fbf6 	bl	8004530 <__i2b>
 8003d44:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003d46:	4604      	mov	r4, r0
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	f000 81d8 	beq.w	80040fe <_dtoa_r+0xb56>
 8003d4e:	461a      	mov	r2, r3
 8003d50:	4601      	mov	r1, r0
 8003d52:	4648      	mov	r0, r9
 8003d54:	f000 fca4 	bl	80046a0 <__pow5mult>
 8003d58:	9b07      	ldr	r3, [sp, #28]
 8003d5a:	2b01      	cmp	r3, #1
 8003d5c:	4604      	mov	r4, r0
 8003d5e:	f300 809f 	bgt.w	8003ea0 <_dtoa_r+0x8f8>
 8003d62:	9b04      	ldr	r3, [sp, #16]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	f040 8097 	bne.w	8003e98 <_dtoa_r+0x8f0>
 8003d6a:	9b05      	ldr	r3, [sp, #20]
 8003d6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	f040 8093 	bne.w	8003e9c <_dtoa_r+0x8f4>
 8003d76:	9b05      	ldr	r3, [sp, #20]
 8003d78:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003d7c:	0d1b      	lsrs	r3, r3, #20
 8003d7e:	051b      	lsls	r3, r3, #20
 8003d80:	b133      	cbz	r3, 8003d90 <_dtoa_r+0x7e8>
 8003d82:	9b00      	ldr	r3, [sp, #0]
 8003d84:	3301      	adds	r3, #1
 8003d86:	9300      	str	r3, [sp, #0]
 8003d88:	9b06      	ldr	r3, [sp, #24]
 8003d8a:	3301      	adds	r3, #1
 8003d8c:	9306      	str	r3, [sp, #24]
 8003d8e:	2301      	movs	r3, #1
 8003d90:	9308      	str	r3, [sp, #32]
 8003d92:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	f000 81b8 	beq.w	800410a <_dtoa_r+0xb62>
 8003d9a:	6923      	ldr	r3, [r4, #16]
 8003d9c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003da0:	6918      	ldr	r0, [r3, #16]
 8003da2:	f000 fb79 	bl	8004498 <__hi0bits>
 8003da6:	f1c0 0020 	rsb	r0, r0, #32
 8003daa:	9b06      	ldr	r3, [sp, #24]
 8003dac:	4418      	add	r0, r3
 8003dae:	f010 001f 	ands.w	r0, r0, #31
 8003db2:	f000 8082 	beq.w	8003eba <_dtoa_r+0x912>
 8003db6:	f1c0 0320 	rsb	r3, r0, #32
 8003dba:	2b04      	cmp	r3, #4
 8003dbc:	dd73      	ble.n	8003ea6 <_dtoa_r+0x8fe>
 8003dbe:	9b00      	ldr	r3, [sp, #0]
 8003dc0:	f1c0 001c 	rsb	r0, r0, #28
 8003dc4:	4403      	add	r3, r0
 8003dc6:	9300      	str	r3, [sp, #0]
 8003dc8:	9b06      	ldr	r3, [sp, #24]
 8003dca:	4403      	add	r3, r0
 8003dcc:	4406      	add	r6, r0
 8003dce:	9306      	str	r3, [sp, #24]
 8003dd0:	9b00      	ldr	r3, [sp, #0]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	dd05      	ble.n	8003de2 <_dtoa_r+0x83a>
 8003dd6:	9902      	ldr	r1, [sp, #8]
 8003dd8:	461a      	mov	r2, r3
 8003dda:	4648      	mov	r0, r9
 8003ddc:	f000 fcba 	bl	8004754 <__lshift>
 8003de0:	9002      	str	r0, [sp, #8]
 8003de2:	9b06      	ldr	r3, [sp, #24]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	dd05      	ble.n	8003df4 <_dtoa_r+0x84c>
 8003de8:	4621      	mov	r1, r4
 8003dea:	461a      	mov	r2, r3
 8003dec:	4648      	mov	r0, r9
 8003dee:	f000 fcb1 	bl	8004754 <__lshift>
 8003df2:	4604      	mov	r4, r0
 8003df4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d061      	beq.n	8003ebe <_dtoa_r+0x916>
 8003dfa:	9802      	ldr	r0, [sp, #8]
 8003dfc:	4621      	mov	r1, r4
 8003dfe:	f000 fd15 	bl	800482c <__mcmp>
 8003e02:	2800      	cmp	r0, #0
 8003e04:	da5b      	bge.n	8003ebe <_dtoa_r+0x916>
 8003e06:	2300      	movs	r3, #0
 8003e08:	9902      	ldr	r1, [sp, #8]
 8003e0a:	220a      	movs	r2, #10
 8003e0c:	4648      	mov	r0, r9
 8003e0e:	f000 fafd 	bl	800440c <__multadd>
 8003e12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003e14:	9002      	str	r0, [sp, #8]
 8003e16:	f107 38ff 	add.w	r8, r7, #4294967295
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	f000 8177 	beq.w	800410e <_dtoa_r+0xb66>
 8003e20:	4629      	mov	r1, r5
 8003e22:	2300      	movs	r3, #0
 8003e24:	220a      	movs	r2, #10
 8003e26:	4648      	mov	r0, r9
 8003e28:	f000 faf0 	bl	800440c <__multadd>
 8003e2c:	f1bb 0f00 	cmp.w	fp, #0
 8003e30:	4605      	mov	r5, r0
 8003e32:	dc6f      	bgt.n	8003f14 <_dtoa_r+0x96c>
 8003e34:	9b07      	ldr	r3, [sp, #28]
 8003e36:	2b02      	cmp	r3, #2
 8003e38:	dc49      	bgt.n	8003ece <_dtoa_r+0x926>
 8003e3a:	e06b      	b.n	8003f14 <_dtoa_r+0x96c>
 8003e3c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003e3e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8003e42:	e73c      	b.n	8003cbe <_dtoa_r+0x716>
 8003e44:	3fe00000 	.word	0x3fe00000
 8003e48:	40240000 	.word	0x40240000
 8003e4c:	9b03      	ldr	r3, [sp, #12]
 8003e4e:	1e5c      	subs	r4, r3, #1
 8003e50:	9b08      	ldr	r3, [sp, #32]
 8003e52:	42a3      	cmp	r3, r4
 8003e54:	db09      	blt.n	8003e6a <_dtoa_r+0x8c2>
 8003e56:	1b1c      	subs	r4, r3, r4
 8003e58:	9b03      	ldr	r3, [sp, #12]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	f6bf af30 	bge.w	8003cc0 <_dtoa_r+0x718>
 8003e60:	9b00      	ldr	r3, [sp, #0]
 8003e62:	9a03      	ldr	r2, [sp, #12]
 8003e64:	1a9e      	subs	r6, r3, r2
 8003e66:	2300      	movs	r3, #0
 8003e68:	e72b      	b.n	8003cc2 <_dtoa_r+0x71a>
 8003e6a:	9b08      	ldr	r3, [sp, #32]
 8003e6c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8003e6e:	9408      	str	r4, [sp, #32]
 8003e70:	1ae3      	subs	r3, r4, r3
 8003e72:	441a      	add	r2, r3
 8003e74:	9e00      	ldr	r6, [sp, #0]
 8003e76:	9b03      	ldr	r3, [sp, #12]
 8003e78:	920d      	str	r2, [sp, #52]	@ 0x34
 8003e7a:	2400      	movs	r4, #0
 8003e7c:	e721      	b.n	8003cc2 <_dtoa_r+0x71a>
 8003e7e:	9c08      	ldr	r4, [sp, #32]
 8003e80:	9e00      	ldr	r6, [sp, #0]
 8003e82:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8003e84:	e728      	b.n	8003cd8 <_dtoa_r+0x730>
 8003e86:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8003e8a:	e751      	b.n	8003d30 <_dtoa_r+0x788>
 8003e8c:	9a08      	ldr	r2, [sp, #32]
 8003e8e:	9902      	ldr	r1, [sp, #8]
 8003e90:	e750      	b.n	8003d34 <_dtoa_r+0x78c>
 8003e92:	f8cd 8008 	str.w	r8, [sp, #8]
 8003e96:	e751      	b.n	8003d3c <_dtoa_r+0x794>
 8003e98:	2300      	movs	r3, #0
 8003e9a:	e779      	b.n	8003d90 <_dtoa_r+0x7e8>
 8003e9c:	9b04      	ldr	r3, [sp, #16]
 8003e9e:	e777      	b.n	8003d90 <_dtoa_r+0x7e8>
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	9308      	str	r3, [sp, #32]
 8003ea4:	e779      	b.n	8003d9a <_dtoa_r+0x7f2>
 8003ea6:	d093      	beq.n	8003dd0 <_dtoa_r+0x828>
 8003ea8:	9a00      	ldr	r2, [sp, #0]
 8003eaa:	331c      	adds	r3, #28
 8003eac:	441a      	add	r2, r3
 8003eae:	9200      	str	r2, [sp, #0]
 8003eb0:	9a06      	ldr	r2, [sp, #24]
 8003eb2:	441a      	add	r2, r3
 8003eb4:	441e      	add	r6, r3
 8003eb6:	9206      	str	r2, [sp, #24]
 8003eb8:	e78a      	b.n	8003dd0 <_dtoa_r+0x828>
 8003eba:	4603      	mov	r3, r0
 8003ebc:	e7f4      	b.n	8003ea8 <_dtoa_r+0x900>
 8003ebe:	9b03      	ldr	r3, [sp, #12]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	46b8      	mov	r8, r7
 8003ec4:	dc20      	bgt.n	8003f08 <_dtoa_r+0x960>
 8003ec6:	469b      	mov	fp, r3
 8003ec8:	9b07      	ldr	r3, [sp, #28]
 8003eca:	2b02      	cmp	r3, #2
 8003ecc:	dd1e      	ble.n	8003f0c <_dtoa_r+0x964>
 8003ece:	f1bb 0f00 	cmp.w	fp, #0
 8003ed2:	f47f adb1 	bne.w	8003a38 <_dtoa_r+0x490>
 8003ed6:	4621      	mov	r1, r4
 8003ed8:	465b      	mov	r3, fp
 8003eda:	2205      	movs	r2, #5
 8003edc:	4648      	mov	r0, r9
 8003ede:	f000 fa95 	bl	800440c <__multadd>
 8003ee2:	4601      	mov	r1, r0
 8003ee4:	4604      	mov	r4, r0
 8003ee6:	9802      	ldr	r0, [sp, #8]
 8003ee8:	f000 fca0 	bl	800482c <__mcmp>
 8003eec:	2800      	cmp	r0, #0
 8003eee:	f77f ada3 	ble.w	8003a38 <_dtoa_r+0x490>
 8003ef2:	4656      	mov	r6, sl
 8003ef4:	2331      	movs	r3, #49	@ 0x31
 8003ef6:	f806 3b01 	strb.w	r3, [r6], #1
 8003efa:	f108 0801 	add.w	r8, r8, #1
 8003efe:	e59f      	b.n	8003a40 <_dtoa_r+0x498>
 8003f00:	9c03      	ldr	r4, [sp, #12]
 8003f02:	46b8      	mov	r8, r7
 8003f04:	4625      	mov	r5, r4
 8003f06:	e7f4      	b.n	8003ef2 <_dtoa_r+0x94a>
 8003f08:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8003f0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	f000 8101 	beq.w	8004116 <_dtoa_r+0xb6e>
 8003f14:	2e00      	cmp	r6, #0
 8003f16:	dd05      	ble.n	8003f24 <_dtoa_r+0x97c>
 8003f18:	4629      	mov	r1, r5
 8003f1a:	4632      	mov	r2, r6
 8003f1c:	4648      	mov	r0, r9
 8003f1e:	f000 fc19 	bl	8004754 <__lshift>
 8003f22:	4605      	mov	r5, r0
 8003f24:	9b08      	ldr	r3, [sp, #32]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d05c      	beq.n	8003fe4 <_dtoa_r+0xa3c>
 8003f2a:	6869      	ldr	r1, [r5, #4]
 8003f2c:	4648      	mov	r0, r9
 8003f2e:	f000 fa0b 	bl	8004348 <_Balloc>
 8003f32:	4606      	mov	r6, r0
 8003f34:	b928      	cbnz	r0, 8003f42 <_dtoa_r+0x99a>
 8003f36:	4b82      	ldr	r3, [pc, #520]	@ (8004140 <_dtoa_r+0xb98>)
 8003f38:	4602      	mov	r2, r0
 8003f3a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8003f3e:	f7ff bb4a 	b.w	80035d6 <_dtoa_r+0x2e>
 8003f42:	692a      	ldr	r2, [r5, #16]
 8003f44:	3202      	adds	r2, #2
 8003f46:	0092      	lsls	r2, r2, #2
 8003f48:	f105 010c 	add.w	r1, r5, #12
 8003f4c:	300c      	adds	r0, #12
 8003f4e:	f7ff fa92 	bl	8003476 <memcpy>
 8003f52:	2201      	movs	r2, #1
 8003f54:	4631      	mov	r1, r6
 8003f56:	4648      	mov	r0, r9
 8003f58:	f000 fbfc 	bl	8004754 <__lshift>
 8003f5c:	f10a 0301 	add.w	r3, sl, #1
 8003f60:	9300      	str	r3, [sp, #0]
 8003f62:	eb0a 030b 	add.w	r3, sl, fp
 8003f66:	9308      	str	r3, [sp, #32]
 8003f68:	9b04      	ldr	r3, [sp, #16]
 8003f6a:	f003 0301 	and.w	r3, r3, #1
 8003f6e:	462f      	mov	r7, r5
 8003f70:	9306      	str	r3, [sp, #24]
 8003f72:	4605      	mov	r5, r0
 8003f74:	9b00      	ldr	r3, [sp, #0]
 8003f76:	9802      	ldr	r0, [sp, #8]
 8003f78:	4621      	mov	r1, r4
 8003f7a:	f103 3bff 	add.w	fp, r3, #4294967295
 8003f7e:	f7ff fa88 	bl	8003492 <quorem>
 8003f82:	4603      	mov	r3, r0
 8003f84:	3330      	adds	r3, #48	@ 0x30
 8003f86:	9003      	str	r0, [sp, #12]
 8003f88:	4639      	mov	r1, r7
 8003f8a:	9802      	ldr	r0, [sp, #8]
 8003f8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8003f8e:	f000 fc4d 	bl	800482c <__mcmp>
 8003f92:	462a      	mov	r2, r5
 8003f94:	9004      	str	r0, [sp, #16]
 8003f96:	4621      	mov	r1, r4
 8003f98:	4648      	mov	r0, r9
 8003f9a:	f000 fc63 	bl	8004864 <__mdiff>
 8003f9e:	68c2      	ldr	r2, [r0, #12]
 8003fa0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003fa2:	4606      	mov	r6, r0
 8003fa4:	bb02      	cbnz	r2, 8003fe8 <_dtoa_r+0xa40>
 8003fa6:	4601      	mov	r1, r0
 8003fa8:	9802      	ldr	r0, [sp, #8]
 8003faa:	f000 fc3f 	bl	800482c <__mcmp>
 8003fae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003fb0:	4602      	mov	r2, r0
 8003fb2:	4631      	mov	r1, r6
 8003fb4:	4648      	mov	r0, r9
 8003fb6:	920c      	str	r2, [sp, #48]	@ 0x30
 8003fb8:	9309      	str	r3, [sp, #36]	@ 0x24
 8003fba:	f000 fa05 	bl	80043c8 <_Bfree>
 8003fbe:	9b07      	ldr	r3, [sp, #28]
 8003fc0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8003fc2:	9e00      	ldr	r6, [sp, #0]
 8003fc4:	ea42 0103 	orr.w	r1, r2, r3
 8003fc8:	9b06      	ldr	r3, [sp, #24]
 8003fca:	4319      	orrs	r1, r3
 8003fcc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003fce:	d10d      	bne.n	8003fec <_dtoa_r+0xa44>
 8003fd0:	2b39      	cmp	r3, #57	@ 0x39
 8003fd2:	d027      	beq.n	8004024 <_dtoa_r+0xa7c>
 8003fd4:	9a04      	ldr	r2, [sp, #16]
 8003fd6:	2a00      	cmp	r2, #0
 8003fd8:	dd01      	ble.n	8003fde <_dtoa_r+0xa36>
 8003fda:	9b03      	ldr	r3, [sp, #12]
 8003fdc:	3331      	adds	r3, #49	@ 0x31
 8003fde:	f88b 3000 	strb.w	r3, [fp]
 8003fe2:	e52e      	b.n	8003a42 <_dtoa_r+0x49a>
 8003fe4:	4628      	mov	r0, r5
 8003fe6:	e7b9      	b.n	8003f5c <_dtoa_r+0x9b4>
 8003fe8:	2201      	movs	r2, #1
 8003fea:	e7e2      	b.n	8003fb2 <_dtoa_r+0xa0a>
 8003fec:	9904      	ldr	r1, [sp, #16]
 8003fee:	2900      	cmp	r1, #0
 8003ff0:	db04      	blt.n	8003ffc <_dtoa_r+0xa54>
 8003ff2:	9807      	ldr	r0, [sp, #28]
 8003ff4:	4301      	orrs	r1, r0
 8003ff6:	9806      	ldr	r0, [sp, #24]
 8003ff8:	4301      	orrs	r1, r0
 8003ffa:	d120      	bne.n	800403e <_dtoa_r+0xa96>
 8003ffc:	2a00      	cmp	r2, #0
 8003ffe:	ddee      	ble.n	8003fde <_dtoa_r+0xa36>
 8004000:	9902      	ldr	r1, [sp, #8]
 8004002:	9300      	str	r3, [sp, #0]
 8004004:	2201      	movs	r2, #1
 8004006:	4648      	mov	r0, r9
 8004008:	f000 fba4 	bl	8004754 <__lshift>
 800400c:	4621      	mov	r1, r4
 800400e:	9002      	str	r0, [sp, #8]
 8004010:	f000 fc0c 	bl	800482c <__mcmp>
 8004014:	2800      	cmp	r0, #0
 8004016:	9b00      	ldr	r3, [sp, #0]
 8004018:	dc02      	bgt.n	8004020 <_dtoa_r+0xa78>
 800401a:	d1e0      	bne.n	8003fde <_dtoa_r+0xa36>
 800401c:	07da      	lsls	r2, r3, #31
 800401e:	d5de      	bpl.n	8003fde <_dtoa_r+0xa36>
 8004020:	2b39      	cmp	r3, #57	@ 0x39
 8004022:	d1da      	bne.n	8003fda <_dtoa_r+0xa32>
 8004024:	2339      	movs	r3, #57	@ 0x39
 8004026:	f88b 3000 	strb.w	r3, [fp]
 800402a:	4633      	mov	r3, r6
 800402c:	461e      	mov	r6, r3
 800402e:	3b01      	subs	r3, #1
 8004030:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8004034:	2a39      	cmp	r2, #57	@ 0x39
 8004036:	d04e      	beq.n	80040d6 <_dtoa_r+0xb2e>
 8004038:	3201      	adds	r2, #1
 800403a:	701a      	strb	r2, [r3, #0]
 800403c:	e501      	b.n	8003a42 <_dtoa_r+0x49a>
 800403e:	2a00      	cmp	r2, #0
 8004040:	dd03      	ble.n	800404a <_dtoa_r+0xaa2>
 8004042:	2b39      	cmp	r3, #57	@ 0x39
 8004044:	d0ee      	beq.n	8004024 <_dtoa_r+0xa7c>
 8004046:	3301      	adds	r3, #1
 8004048:	e7c9      	b.n	8003fde <_dtoa_r+0xa36>
 800404a:	9a00      	ldr	r2, [sp, #0]
 800404c:	9908      	ldr	r1, [sp, #32]
 800404e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8004052:	428a      	cmp	r2, r1
 8004054:	d028      	beq.n	80040a8 <_dtoa_r+0xb00>
 8004056:	9902      	ldr	r1, [sp, #8]
 8004058:	2300      	movs	r3, #0
 800405a:	220a      	movs	r2, #10
 800405c:	4648      	mov	r0, r9
 800405e:	f000 f9d5 	bl	800440c <__multadd>
 8004062:	42af      	cmp	r7, r5
 8004064:	9002      	str	r0, [sp, #8]
 8004066:	f04f 0300 	mov.w	r3, #0
 800406a:	f04f 020a 	mov.w	r2, #10
 800406e:	4639      	mov	r1, r7
 8004070:	4648      	mov	r0, r9
 8004072:	d107      	bne.n	8004084 <_dtoa_r+0xadc>
 8004074:	f000 f9ca 	bl	800440c <__multadd>
 8004078:	4607      	mov	r7, r0
 800407a:	4605      	mov	r5, r0
 800407c:	9b00      	ldr	r3, [sp, #0]
 800407e:	3301      	adds	r3, #1
 8004080:	9300      	str	r3, [sp, #0]
 8004082:	e777      	b.n	8003f74 <_dtoa_r+0x9cc>
 8004084:	f000 f9c2 	bl	800440c <__multadd>
 8004088:	4629      	mov	r1, r5
 800408a:	4607      	mov	r7, r0
 800408c:	2300      	movs	r3, #0
 800408e:	220a      	movs	r2, #10
 8004090:	4648      	mov	r0, r9
 8004092:	f000 f9bb 	bl	800440c <__multadd>
 8004096:	4605      	mov	r5, r0
 8004098:	e7f0      	b.n	800407c <_dtoa_r+0xad4>
 800409a:	f1bb 0f00 	cmp.w	fp, #0
 800409e:	bfcc      	ite	gt
 80040a0:	465e      	movgt	r6, fp
 80040a2:	2601      	movle	r6, #1
 80040a4:	4456      	add	r6, sl
 80040a6:	2700      	movs	r7, #0
 80040a8:	9902      	ldr	r1, [sp, #8]
 80040aa:	9300      	str	r3, [sp, #0]
 80040ac:	2201      	movs	r2, #1
 80040ae:	4648      	mov	r0, r9
 80040b0:	f000 fb50 	bl	8004754 <__lshift>
 80040b4:	4621      	mov	r1, r4
 80040b6:	9002      	str	r0, [sp, #8]
 80040b8:	f000 fbb8 	bl	800482c <__mcmp>
 80040bc:	2800      	cmp	r0, #0
 80040be:	dcb4      	bgt.n	800402a <_dtoa_r+0xa82>
 80040c0:	d102      	bne.n	80040c8 <_dtoa_r+0xb20>
 80040c2:	9b00      	ldr	r3, [sp, #0]
 80040c4:	07db      	lsls	r3, r3, #31
 80040c6:	d4b0      	bmi.n	800402a <_dtoa_r+0xa82>
 80040c8:	4633      	mov	r3, r6
 80040ca:	461e      	mov	r6, r3
 80040cc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80040d0:	2a30      	cmp	r2, #48	@ 0x30
 80040d2:	d0fa      	beq.n	80040ca <_dtoa_r+0xb22>
 80040d4:	e4b5      	b.n	8003a42 <_dtoa_r+0x49a>
 80040d6:	459a      	cmp	sl, r3
 80040d8:	d1a8      	bne.n	800402c <_dtoa_r+0xa84>
 80040da:	2331      	movs	r3, #49	@ 0x31
 80040dc:	f108 0801 	add.w	r8, r8, #1
 80040e0:	f88a 3000 	strb.w	r3, [sl]
 80040e4:	e4ad      	b.n	8003a42 <_dtoa_r+0x49a>
 80040e6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80040e8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8004144 <_dtoa_r+0xb9c>
 80040ec:	b11b      	cbz	r3, 80040f6 <_dtoa_r+0xb4e>
 80040ee:	f10a 0308 	add.w	r3, sl, #8
 80040f2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80040f4:	6013      	str	r3, [r2, #0]
 80040f6:	4650      	mov	r0, sl
 80040f8:	b017      	add	sp, #92	@ 0x5c
 80040fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80040fe:	9b07      	ldr	r3, [sp, #28]
 8004100:	2b01      	cmp	r3, #1
 8004102:	f77f ae2e 	ble.w	8003d62 <_dtoa_r+0x7ba>
 8004106:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004108:	9308      	str	r3, [sp, #32]
 800410a:	2001      	movs	r0, #1
 800410c:	e64d      	b.n	8003daa <_dtoa_r+0x802>
 800410e:	f1bb 0f00 	cmp.w	fp, #0
 8004112:	f77f aed9 	ble.w	8003ec8 <_dtoa_r+0x920>
 8004116:	4656      	mov	r6, sl
 8004118:	9802      	ldr	r0, [sp, #8]
 800411a:	4621      	mov	r1, r4
 800411c:	f7ff f9b9 	bl	8003492 <quorem>
 8004120:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8004124:	f806 3b01 	strb.w	r3, [r6], #1
 8004128:	eba6 020a 	sub.w	r2, r6, sl
 800412c:	4593      	cmp	fp, r2
 800412e:	ddb4      	ble.n	800409a <_dtoa_r+0xaf2>
 8004130:	9902      	ldr	r1, [sp, #8]
 8004132:	2300      	movs	r3, #0
 8004134:	220a      	movs	r2, #10
 8004136:	4648      	mov	r0, r9
 8004138:	f000 f968 	bl	800440c <__multadd>
 800413c:	9002      	str	r0, [sp, #8]
 800413e:	e7eb      	b.n	8004118 <_dtoa_r+0xb70>
 8004140:	080052ed 	.word	0x080052ed
 8004144:	08005271 	.word	0x08005271

08004148 <_free_r>:
 8004148:	b538      	push	{r3, r4, r5, lr}
 800414a:	4605      	mov	r5, r0
 800414c:	2900      	cmp	r1, #0
 800414e:	d041      	beq.n	80041d4 <_free_r+0x8c>
 8004150:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004154:	1f0c      	subs	r4, r1, #4
 8004156:	2b00      	cmp	r3, #0
 8004158:	bfb8      	it	lt
 800415a:	18e4      	addlt	r4, r4, r3
 800415c:	f000 f8e8 	bl	8004330 <__malloc_lock>
 8004160:	4a1d      	ldr	r2, [pc, #116]	@ (80041d8 <_free_r+0x90>)
 8004162:	6813      	ldr	r3, [r2, #0]
 8004164:	b933      	cbnz	r3, 8004174 <_free_r+0x2c>
 8004166:	6063      	str	r3, [r4, #4]
 8004168:	6014      	str	r4, [r2, #0]
 800416a:	4628      	mov	r0, r5
 800416c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004170:	f000 b8e4 	b.w	800433c <__malloc_unlock>
 8004174:	42a3      	cmp	r3, r4
 8004176:	d908      	bls.n	800418a <_free_r+0x42>
 8004178:	6820      	ldr	r0, [r4, #0]
 800417a:	1821      	adds	r1, r4, r0
 800417c:	428b      	cmp	r3, r1
 800417e:	bf01      	itttt	eq
 8004180:	6819      	ldreq	r1, [r3, #0]
 8004182:	685b      	ldreq	r3, [r3, #4]
 8004184:	1809      	addeq	r1, r1, r0
 8004186:	6021      	streq	r1, [r4, #0]
 8004188:	e7ed      	b.n	8004166 <_free_r+0x1e>
 800418a:	461a      	mov	r2, r3
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	b10b      	cbz	r3, 8004194 <_free_r+0x4c>
 8004190:	42a3      	cmp	r3, r4
 8004192:	d9fa      	bls.n	800418a <_free_r+0x42>
 8004194:	6811      	ldr	r1, [r2, #0]
 8004196:	1850      	adds	r0, r2, r1
 8004198:	42a0      	cmp	r0, r4
 800419a:	d10b      	bne.n	80041b4 <_free_r+0x6c>
 800419c:	6820      	ldr	r0, [r4, #0]
 800419e:	4401      	add	r1, r0
 80041a0:	1850      	adds	r0, r2, r1
 80041a2:	4283      	cmp	r3, r0
 80041a4:	6011      	str	r1, [r2, #0]
 80041a6:	d1e0      	bne.n	800416a <_free_r+0x22>
 80041a8:	6818      	ldr	r0, [r3, #0]
 80041aa:	685b      	ldr	r3, [r3, #4]
 80041ac:	6053      	str	r3, [r2, #4]
 80041ae:	4408      	add	r0, r1
 80041b0:	6010      	str	r0, [r2, #0]
 80041b2:	e7da      	b.n	800416a <_free_r+0x22>
 80041b4:	d902      	bls.n	80041bc <_free_r+0x74>
 80041b6:	230c      	movs	r3, #12
 80041b8:	602b      	str	r3, [r5, #0]
 80041ba:	e7d6      	b.n	800416a <_free_r+0x22>
 80041bc:	6820      	ldr	r0, [r4, #0]
 80041be:	1821      	adds	r1, r4, r0
 80041c0:	428b      	cmp	r3, r1
 80041c2:	bf04      	itt	eq
 80041c4:	6819      	ldreq	r1, [r3, #0]
 80041c6:	685b      	ldreq	r3, [r3, #4]
 80041c8:	6063      	str	r3, [r4, #4]
 80041ca:	bf04      	itt	eq
 80041cc:	1809      	addeq	r1, r1, r0
 80041ce:	6021      	streq	r1, [r4, #0]
 80041d0:	6054      	str	r4, [r2, #4]
 80041d2:	e7ca      	b.n	800416a <_free_r+0x22>
 80041d4:	bd38      	pop	{r3, r4, r5, pc}
 80041d6:	bf00      	nop
 80041d8:	200007ec 	.word	0x200007ec

080041dc <malloc>:
 80041dc:	4b02      	ldr	r3, [pc, #8]	@ (80041e8 <malloc+0xc>)
 80041de:	4601      	mov	r1, r0
 80041e0:	6818      	ldr	r0, [r3, #0]
 80041e2:	f000 b825 	b.w	8004230 <_malloc_r>
 80041e6:	bf00      	nop
 80041e8:	20000010 	.word	0x20000010

080041ec <sbrk_aligned>:
 80041ec:	b570      	push	{r4, r5, r6, lr}
 80041ee:	4e0f      	ldr	r6, [pc, #60]	@ (800422c <sbrk_aligned+0x40>)
 80041f0:	460c      	mov	r4, r1
 80041f2:	6831      	ldr	r1, [r6, #0]
 80041f4:	4605      	mov	r5, r0
 80041f6:	b911      	cbnz	r1, 80041fe <sbrk_aligned+0x12>
 80041f8:	f000 fea2 	bl	8004f40 <_sbrk_r>
 80041fc:	6030      	str	r0, [r6, #0]
 80041fe:	4621      	mov	r1, r4
 8004200:	4628      	mov	r0, r5
 8004202:	f000 fe9d 	bl	8004f40 <_sbrk_r>
 8004206:	1c43      	adds	r3, r0, #1
 8004208:	d103      	bne.n	8004212 <sbrk_aligned+0x26>
 800420a:	f04f 34ff 	mov.w	r4, #4294967295
 800420e:	4620      	mov	r0, r4
 8004210:	bd70      	pop	{r4, r5, r6, pc}
 8004212:	1cc4      	adds	r4, r0, #3
 8004214:	f024 0403 	bic.w	r4, r4, #3
 8004218:	42a0      	cmp	r0, r4
 800421a:	d0f8      	beq.n	800420e <sbrk_aligned+0x22>
 800421c:	1a21      	subs	r1, r4, r0
 800421e:	4628      	mov	r0, r5
 8004220:	f000 fe8e 	bl	8004f40 <_sbrk_r>
 8004224:	3001      	adds	r0, #1
 8004226:	d1f2      	bne.n	800420e <sbrk_aligned+0x22>
 8004228:	e7ef      	b.n	800420a <sbrk_aligned+0x1e>
 800422a:	bf00      	nop
 800422c:	200007e8 	.word	0x200007e8

08004230 <_malloc_r>:
 8004230:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004234:	1ccd      	adds	r5, r1, #3
 8004236:	f025 0503 	bic.w	r5, r5, #3
 800423a:	3508      	adds	r5, #8
 800423c:	2d0c      	cmp	r5, #12
 800423e:	bf38      	it	cc
 8004240:	250c      	movcc	r5, #12
 8004242:	2d00      	cmp	r5, #0
 8004244:	4606      	mov	r6, r0
 8004246:	db01      	blt.n	800424c <_malloc_r+0x1c>
 8004248:	42a9      	cmp	r1, r5
 800424a:	d904      	bls.n	8004256 <_malloc_r+0x26>
 800424c:	230c      	movs	r3, #12
 800424e:	6033      	str	r3, [r6, #0]
 8004250:	2000      	movs	r0, #0
 8004252:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004256:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800432c <_malloc_r+0xfc>
 800425a:	f000 f869 	bl	8004330 <__malloc_lock>
 800425e:	f8d8 3000 	ldr.w	r3, [r8]
 8004262:	461c      	mov	r4, r3
 8004264:	bb44      	cbnz	r4, 80042b8 <_malloc_r+0x88>
 8004266:	4629      	mov	r1, r5
 8004268:	4630      	mov	r0, r6
 800426a:	f7ff ffbf 	bl	80041ec <sbrk_aligned>
 800426e:	1c43      	adds	r3, r0, #1
 8004270:	4604      	mov	r4, r0
 8004272:	d158      	bne.n	8004326 <_malloc_r+0xf6>
 8004274:	f8d8 4000 	ldr.w	r4, [r8]
 8004278:	4627      	mov	r7, r4
 800427a:	2f00      	cmp	r7, #0
 800427c:	d143      	bne.n	8004306 <_malloc_r+0xd6>
 800427e:	2c00      	cmp	r4, #0
 8004280:	d04b      	beq.n	800431a <_malloc_r+0xea>
 8004282:	6823      	ldr	r3, [r4, #0]
 8004284:	4639      	mov	r1, r7
 8004286:	4630      	mov	r0, r6
 8004288:	eb04 0903 	add.w	r9, r4, r3
 800428c:	f000 fe58 	bl	8004f40 <_sbrk_r>
 8004290:	4581      	cmp	r9, r0
 8004292:	d142      	bne.n	800431a <_malloc_r+0xea>
 8004294:	6821      	ldr	r1, [r4, #0]
 8004296:	1a6d      	subs	r5, r5, r1
 8004298:	4629      	mov	r1, r5
 800429a:	4630      	mov	r0, r6
 800429c:	f7ff ffa6 	bl	80041ec <sbrk_aligned>
 80042a0:	3001      	adds	r0, #1
 80042a2:	d03a      	beq.n	800431a <_malloc_r+0xea>
 80042a4:	6823      	ldr	r3, [r4, #0]
 80042a6:	442b      	add	r3, r5
 80042a8:	6023      	str	r3, [r4, #0]
 80042aa:	f8d8 3000 	ldr.w	r3, [r8]
 80042ae:	685a      	ldr	r2, [r3, #4]
 80042b0:	bb62      	cbnz	r2, 800430c <_malloc_r+0xdc>
 80042b2:	f8c8 7000 	str.w	r7, [r8]
 80042b6:	e00f      	b.n	80042d8 <_malloc_r+0xa8>
 80042b8:	6822      	ldr	r2, [r4, #0]
 80042ba:	1b52      	subs	r2, r2, r5
 80042bc:	d420      	bmi.n	8004300 <_malloc_r+0xd0>
 80042be:	2a0b      	cmp	r2, #11
 80042c0:	d917      	bls.n	80042f2 <_malloc_r+0xc2>
 80042c2:	1961      	adds	r1, r4, r5
 80042c4:	42a3      	cmp	r3, r4
 80042c6:	6025      	str	r5, [r4, #0]
 80042c8:	bf18      	it	ne
 80042ca:	6059      	strne	r1, [r3, #4]
 80042cc:	6863      	ldr	r3, [r4, #4]
 80042ce:	bf08      	it	eq
 80042d0:	f8c8 1000 	streq.w	r1, [r8]
 80042d4:	5162      	str	r2, [r4, r5]
 80042d6:	604b      	str	r3, [r1, #4]
 80042d8:	4630      	mov	r0, r6
 80042da:	f000 f82f 	bl	800433c <__malloc_unlock>
 80042de:	f104 000b 	add.w	r0, r4, #11
 80042e2:	1d23      	adds	r3, r4, #4
 80042e4:	f020 0007 	bic.w	r0, r0, #7
 80042e8:	1ac2      	subs	r2, r0, r3
 80042ea:	bf1c      	itt	ne
 80042ec:	1a1b      	subne	r3, r3, r0
 80042ee:	50a3      	strne	r3, [r4, r2]
 80042f0:	e7af      	b.n	8004252 <_malloc_r+0x22>
 80042f2:	6862      	ldr	r2, [r4, #4]
 80042f4:	42a3      	cmp	r3, r4
 80042f6:	bf0c      	ite	eq
 80042f8:	f8c8 2000 	streq.w	r2, [r8]
 80042fc:	605a      	strne	r2, [r3, #4]
 80042fe:	e7eb      	b.n	80042d8 <_malloc_r+0xa8>
 8004300:	4623      	mov	r3, r4
 8004302:	6864      	ldr	r4, [r4, #4]
 8004304:	e7ae      	b.n	8004264 <_malloc_r+0x34>
 8004306:	463c      	mov	r4, r7
 8004308:	687f      	ldr	r7, [r7, #4]
 800430a:	e7b6      	b.n	800427a <_malloc_r+0x4a>
 800430c:	461a      	mov	r2, r3
 800430e:	685b      	ldr	r3, [r3, #4]
 8004310:	42a3      	cmp	r3, r4
 8004312:	d1fb      	bne.n	800430c <_malloc_r+0xdc>
 8004314:	2300      	movs	r3, #0
 8004316:	6053      	str	r3, [r2, #4]
 8004318:	e7de      	b.n	80042d8 <_malloc_r+0xa8>
 800431a:	230c      	movs	r3, #12
 800431c:	6033      	str	r3, [r6, #0]
 800431e:	4630      	mov	r0, r6
 8004320:	f000 f80c 	bl	800433c <__malloc_unlock>
 8004324:	e794      	b.n	8004250 <_malloc_r+0x20>
 8004326:	6005      	str	r5, [r0, #0]
 8004328:	e7d6      	b.n	80042d8 <_malloc_r+0xa8>
 800432a:	bf00      	nop
 800432c:	200007ec 	.word	0x200007ec

08004330 <__malloc_lock>:
 8004330:	4801      	ldr	r0, [pc, #4]	@ (8004338 <__malloc_lock+0x8>)
 8004332:	f7ff b89e 	b.w	8003472 <__retarget_lock_acquire_recursive>
 8004336:	bf00      	nop
 8004338:	200007e4 	.word	0x200007e4

0800433c <__malloc_unlock>:
 800433c:	4801      	ldr	r0, [pc, #4]	@ (8004344 <__malloc_unlock+0x8>)
 800433e:	f7ff b899 	b.w	8003474 <__retarget_lock_release_recursive>
 8004342:	bf00      	nop
 8004344:	200007e4 	.word	0x200007e4

08004348 <_Balloc>:
 8004348:	b570      	push	{r4, r5, r6, lr}
 800434a:	69c6      	ldr	r6, [r0, #28]
 800434c:	4604      	mov	r4, r0
 800434e:	460d      	mov	r5, r1
 8004350:	b976      	cbnz	r6, 8004370 <_Balloc+0x28>
 8004352:	2010      	movs	r0, #16
 8004354:	f7ff ff42 	bl	80041dc <malloc>
 8004358:	4602      	mov	r2, r0
 800435a:	61e0      	str	r0, [r4, #28]
 800435c:	b920      	cbnz	r0, 8004368 <_Balloc+0x20>
 800435e:	4b18      	ldr	r3, [pc, #96]	@ (80043c0 <_Balloc+0x78>)
 8004360:	4818      	ldr	r0, [pc, #96]	@ (80043c4 <_Balloc+0x7c>)
 8004362:	216b      	movs	r1, #107	@ 0x6b
 8004364:	f000 fdfc 	bl	8004f60 <__assert_func>
 8004368:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800436c:	6006      	str	r6, [r0, #0]
 800436e:	60c6      	str	r6, [r0, #12]
 8004370:	69e6      	ldr	r6, [r4, #28]
 8004372:	68f3      	ldr	r3, [r6, #12]
 8004374:	b183      	cbz	r3, 8004398 <_Balloc+0x50>
 8004376:	69e3      	ldr	r3, [r4, #28]
 8004378:	68db      	ldr	r3, [r3, #12]
 800437a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800437e:	b9b8      	cbnz	r0, 80043b0 <_Balloc+0x68>
 8004380:	2101      	movs	r1, #1
 8004382:	fa01 f605 	lsl.w	r6, r1, r5
 8004386:	1d72      	adds	r2, r6, #5
 8004388:	0092      	lsls	r2, r2, #2
 800438a:	4620      	mov	r0, r4
 800438c:	f000 fe06 	bl	8004f9c <_calloc_r>
 8004390:	b160      	cbz	r0, 80043ac <_Balloc+0x64>
 8004392:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004396:	e00e      	b.n	80043b6 <_Balloc+0x6e>
 8004398:	2221      	movs	r2, #33	@ 0x21
 800439a:	2104      	movs	r1, #4
 800439c:	4620      	mov	r0, r4
 800439e:	f000 fdfd 	bl	8004f9c <_calloc_r>
 80043a2:	69e3      	ldr	r3, [r4, #28]
 80043a4:	60f0      	str	r0, [r6, #12]
 80043a6:	68db      	ldr	r3, [r3, #12]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d1e4      	bne.n	8004376 <_Balloc+0x2e>
 80043ac:	2000      	movs	r0, #0
 80043ae:	bd70      	pop	{r4, r5, r6, pc}
 80043b0:	6802      	ldr	r2, [r0, #0]
 80043b2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80043b6:	2300      	movs	r3, #0
 80043b8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80043bc:	e7f7      	b.n	80043ae <_Balloc+0x66>
 80043be:	bf00      	nop
 80043c0:	0800527e 	.word	0x0800527e
 80043c4:	080052fe 	.word	0x080052fe

080043c8 <_Bfree>:
 80043c8:	b570      	push	{r4, r5, r6, lr}
 80043ca:	69c6      	ldr	r6, [r0, #28]
 80043cc:	4605      	mov	r5, r0
 80043ce:	460c      	mov	r4, r1
 80043d0:	b976      	cbnz	r6, 80043f0 <_Bfree+0x28>
 80043d2:	2010      	movs	r0, #16
 80043d4:	f7ff ff02 	bl	80041dc <malloc>
 80043d8:	4602      	mov	r2, r0
 80043da:	61e8      	str	r0, [r5, #28]
 80043dc:	b920      	cbnz	r0, 80043e8 <_Bfree+0x20>
 80043de:	4b09      	ldr	r3, [pc, #36]	@ (8004404 <_Bfree+0x3c>)
 80043e0:	4809      	ldr	r0, [pc, #36]	@ (8004408 <_Bfree+0x40>)
 80043e2:	218f      	movs	r1, #143	@ 0x8f
 80043e4:	f000 fdbc 	bl	8004f60 <__assert_func>
 80043e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80043ec:	6006      	str	r6, [r0, #0]
 80043ee:	60c6      	str	r6, [r0, #12]
 80043f0:	b13c      	cbz	r4, 8004402 <_Bfree+0x3a>
 80043f2:	69eb      	ldr	r3, [r5, #28]
 80043f4:	6862      	ldr	r2, [r4, #4]
 80043f6:	68db      	ldr	r3, [r3, #12]
 80043f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80043fc:	6021      	str	r1, [r4, #0]
 80043fe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004402:	bd70      	pop	{r4, r5, r6, pc}
 8004404:	0800527e 	.word	0x0800527e
 8004408:	080052fe 	.word	0x080052fe

0800440c <__multadd>:
 800440c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004410:	690d      	ldr	r5, [r1, #16]
 8004412:	4607      	mov	r7, r0
 8004414:	460c      	mov	r4, r1
 8004416:	461e      	mov	r6, r3
 8004418:	f101 0c14 	add.w	ip, r1, #20
 800441c:	2000      	movs	r0, #0
 800441e:	f8dc 3000 	ldr.w	r3, [ip]
 8004422:	b299      	uxth	r1, r3
 8004424:	fb02 6101 	mla	r1, r2, r1, r6
 8004428:	0c1e      	lsrs	r6, r3, #16
 800442a:	0c0b      	lsrs	r3, r1, #16
 800442c:	fb02 3306 	mla	r3, r2, r6, r3
 8004430:	b289      	uxth	r1, r1
 8004432:	3001      	adds	r0, #1
 8004434:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004438:	4285      	cmp	r5, r0
 800443a:	f84c 1b04 	str.w	r1, [ip], #4
 800443e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8004442:	dcec      	bgt.n	800441e <__multadd+0x12>
 8004444:	b30e      	cbz	r6, 800448a <__multadd+0x7e>
 8004446:	68a3      	ldr	r3, [r4, #8]
 8004448:	42ab      	cmp	r3, r5
 800444a:	dc19      	bgt.n	8004480 <__multadd+0x74>
 800444c:	6861      	ldr	r1, [r4, #4]
 800444e:	4638      	mov	r0, r7
 8004450:	3101      	adds	r1, #1
 8004452:	f7ff ff79 	bl	8004348 <_Balloc>
 8004456:	4680      	mov	r8, r0
 8004458:	b928      	cbnz	r0, 8004466 <__multadd+0x5a>
 800445a:	4602      	mov	r2, r0
 800445c:	4b0c      	ldr	r3, [pc, #48]	@ (8004490 <__multadd+0x84>)
 800445e:	480d      	ldr	r0, [pc, #52]	@ (8004494 <__multadd+0x88>)
 8004460:	21ba      	movs	r1, #186	@ 0xba
 8004462:	f000 fd7d 	bl	8004f60 <__assert_func>
 8004466:	6922      	ldr	r2, [r4, #16]
 8004468:	3202      	adds	r2, #2
 800446a:	f104 010c 	add.w	r1, r4, #12
 800446e:	0092      	lsls	r2, r2, #2
 8004470:	300c      	adds	r0, #12
 8004472:	f7ff f800 	bl	8003476 <memcpy>
 8004476:	4621      	mov	r1, r4
 8004478:	4638      	mov	r0, r7
 800447a:	f7ff ffa5 	bl	80043c8 <_Bfree>
 800447e:	4644      	mov	r4, r8
 8004480:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004484:	3501      	adds	r5, #1
 8004486:	615e      	str	r6, [r3, #20]
 8004488:	6125      	str	r5, [r4, #16]
 800448a:	4620      	mov	r0, r4
 800448c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004490:	080052ed 	.word	0x080052ed
 8004494:	080052fe 	.word	0x080052fe

08004498 <__hi0bits>:
 8004498:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800449c:	4603      	mov	r3, r0
 800449e:	bf36      	itet	cc
 80044a0:	0403      	lslcc	r3, r0, #16
 80044a2:	2000      	movcs	r0, #0
 80044a4:	2010      	movcc	r0, #16
 80044a6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80044aa:	bf3c      	itt	cc
 80044ac:	021b      	lslcc	r3, r3, #8
 80044ae:	3008      	addcc	r0, #8
 80044b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80044b4:	bf3c      	itt	cc
 80044b6:	011b      	lslcc	r3, r3, #4
 80044b8:	3004      	addcc	r0, #4
 80044ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044be:	bf3c      	itt	cc
 80044c0:	009b      	lslcc	r3, r3, #2
 80044c2:	3002      	addcc	r0, #2
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	db05      	blt.n	80044d4 <__hi0bits+0x3c>
 80044c8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80044cc:	f100 0001 	add.w	r0, r0, #1
 80044d0:	bf08      	it	eq
 80044d2:	2020      	moveq	r0, #32
 80044d4:	4770      	bx	lr

080044d6 <__lo0bits>:
 80044d6:	6803      	ldr	r3, [r0, #0]
 80044d8:	4602      	mov	r2, r0
 80044da:	f013 0007 	ands.w	r0, r3, #7
 80044de:	d00b      	beq.n	80044f8 <__lo0bits+0x22>
 80044e0:	07d9      	lsls	r1, r3, #31
 80044e2:	d421      	bmi.n	8004528 <__lo0bits+0x52>
 80044e4:	0798      	lsls	r0, r3, #30
 80044e6:	bf49      	itett	mi
 80044e8:	085b      	lsrmi	r3, r3, #1
 80044ea:	089b      	lsrpl	r3, r3, #2
 80044ec:	2001      	movmi	r0, #1
 80044ee:	6013      	strmi	r3, [r2, #0]
 80044f0:	bf5c      	itt	pl
 80044f2:	6013      	strpl	r3, [r2, #0]
 80044f4:	2002      	movpl	r0, #2
 80044f6:	4770      	bx	lr
 80044f8:	b299      	uxth	r1, r3
 80044fa:	b909      	cbnz	r1, 8004500 <__lo0bits+0x2a>
 80044fc:	0c1b      	lsrs	r3, r3, #16
 80044fe:	2010      	movs	r0, #16
 8004500:	b2d9      	uxtb	r1, r3
 8004502:	b909      	cbnz	r1, 8004508 <__lo0bits+0x32>
 8004504:	3008      	adds	r0, #8
 8004506:	0a1b      	lsrs	r3, r3, #8
 8004508:	0719      	lsls	r1, r3, #28
 800450a:	bf04      	itt	eq
 800450c:	091b      	lsreq	r3, r3, #4
 800450e:	3004      	addeq	r0, #4
 8004510:	0799      	lsls	r1, r3, #30
 8004512:	bf04      	itt	eq
 8004514:	089b      	lsreq	r3, r3, #2
 8004516:	3002      	addeq	r0, #2
 8004518:	07d9      	lsls	r1, r3, #31
 800451a:	d403      	bmi.n	8004524 <__lo0bits+0x4e>
 800451c:	085b      	lsrs	r3, r3, #1
 800451e:	f100 0001 	add.w	r0, r0, #1
 8004522:	d003      	beq.n	800452c <__lo0bits+0x56>
 8004524:	6013      	str	r3, [r2, #0]
 8004526:	4770      	bx	lr
 8004528:	2000      	movs	r0, #0
 800452a:	4770      	bx	lr
 800452c:	2020      	movs	r0, #32
 800452e:	4770      	bx	lr

08004530 <__i2b>:
 8004530:	b510      	push	{r4, lr}
 8004532:	460c      	mov	r4, r1
 8004534:	2101      	movs	r1, #1
 8004536:	f7ff ff07 	bl	8004348 <_Balloc>
 800453a:	4602      	mov	r2, r0
 800453c:	b928      	cbnz	r0, 800454a <__i2b+0x1a>
 800453e:	4b05      	ldr	r3, [pc, #20]	@ (8004554 <__i2b+0x24>)
 8004540:	4805      	ldr	r0, [pc, #20]	@ (8004558 <__i2b+0x28>)
 8004542:	f240 1145 	movw	r1, #325	@ 0x145
 8004546:	f000 fd0b 	bl	8004f60 <__assert_func>
 800454a:	2301      	movs	r3, #1
 800454c:	6144      	str	r4, [r0, #20]
 800454e:	6103      	str	r3, [r0, #16]
 8004550:	bd10      	pop	{r4, pc}
 8004552:	bf00      	nop
 8004554:	080052ed 	.word	0x080052ed
 8004558:	080052fe 	.word	0x080052fe

0800455c <__multiply>:
 800455c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004560:	4617      	mov	r7, r2
 8004562:	690a      	ldr	r2, [r1, #16]
 8004564:	693b      	ldr	r3, [r7, #16]
 8004566:	429a      	cmp	r2, r3
 8004568:	bfa8      	it	ge
 800456a:	463b      	movge	r3, r7
 800456c:	4689      	mov	r9, r1
 800456e:	bfa4      	itt	ge
 8004570:	460f      	movge	r7, r1
 8004572:	4699      	movge	r9, r3
 8004574:	693d      	ldr	r5, [r7, #16]
 8004576:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800457a:	68bb      	ldr	r3, [r7, #8]
 800457c:	6879      	ldr	r1, [r7, #4]
 800457e:	eb05 060a 	add.w	r6, r5, sl
 8004582:	42b3      	cmp	r3, r6
 8004584:	b085      	sub	sp, #20
 8004586:	bfb8      	it	lt
 8004588:	3101      	addlt	r1, #1
 800458a:	f7ff fedd 	bl	8004348 <_Balloc>
 800458e:	b930      	cbnz	r0, 800459e <__multiply+0x42>
 8004590:	4602      	mov	r2, r0
 8004592:	4b41      	ldr	r3, [pc, #260]	@ (8004698 <__multiply+0x13c>)
 8004594:	4841      	ldr	r0, [pc, #260]	@ (800469c <__multiply+0x140>)
 8004596:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800459a:	f000 fce1 	bl	8004f60 <__assert_func>
 800459e:	f100 0414 	add.w	r4, r0, #20
 80045a2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80045a6:	4623      	mov	r3, r4
 80045a8:	2200      	movs	r2, #0
 80045aa:	4573      	cmp	r3, lr
 80045ac:	d320      	bcc.n	80045f0 <__multiply+0x94>
 80045ae:	f107 0814 	add.w	r8, r7, #20
 80045b2:	f109 0114 	add.w	r1, r9, #20
 80045b6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80045ba:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80045be:	9302      	str	r3, [sp, #8]
 80045c0:	1beb      	subs	r3, r5, r7
 80045c2:	3b15      	subs	r3, #21
 80045c4:	f023 0303 	bic.w	r3, r3, #3
 80045c8:	3304      	adds	r3, #4
 80045ca:	3715      	adds	r7, #21
 80045cc:	42bd      	cmp	r5, r7
 80045ce:	bf38      	it	cc
 80045d0:	2304      	movcc	r3, #4
 80045d2:	9301      	str	r3, [sp, #4]
 80045d4:	9b02      	ldr	r3, [sp, #8]
 80045d6:	9103      	str	r1, [sp, #12]
 80045d8:	428b      	cmp	r3, r1
 80045da:	d80c      	bhi.n	80045f6 <__multiply+0x9a>
 80045dc:	2e00      	cmp	r6, #0
 80045de:	dd03      	ble.n	80045e8 <__multiply+0x8c>
 80045e0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d055      	beq.n	8004694 <__multiply+0x138>
 80045e8:	6106      	str	r6, [r0, #16]
 80045ea:	b005      	add	sp, #20
 80045ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045f0:	f843 2b04 	str.w	r2, [r3], #4
 80045f4:	e7d9      	b.n	80045aa <__multiply+0x4e>
 80045f6:	f8b1 a000 	ldrh.w	sl, [r1]
 80045fa:	f1ba 0f00 	cmp.w	sl, #0
 80045fe:	d01f      	beq.n	8004640 <__multiply+0xe4>
 8004600:	46c4      	mov	ip, r8
 8004602:	46a1      	mov	r9, r4
 8004604:	2700      	movs	r7, #0
 8004606:	f85c 2b04 	ldr.w	r2, [ip], #4
 800460a:	f8d9 3000 	ldr.w	r3, [r9]
 800460e:	fa1f fb82 	uxth.w	fp, r2
 8004612:	b29b      	uxth	r3, r3
 8004614:	fb0a 330b 	mla	r3, sl, fp, r3
 8004618:	443b      	add	r3, r7
 800461a:	f8d9 7000 	ldr.w	r7, [r9]
 800461e:	0c12      	lsrs	r2, r2, #16
 8004620:	0c3f      	lsrs	r7, r7, #16
 8004622:	fb0a 7202 	mla	r2, sl, r2, r7
 8004626:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800462a:	b29b      	uxth	r3, r3
 800462c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004630:	4565      	cmp	r5, ip
 8004632:	f849 3b04 	str.w	r3, [r9], #4
 8004636:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800463a:	d8e4      	bhi.n	8004606 <__multiply+0xaa>
 800463c:	9b01      	ldr	r3, [sp, #4]
 800463e:	50e7      	str	r7, [r4, r3]
 8004640:	9b03      	ldr	r3, [sp, #12]
 8004642:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8004646:	3104      	adds	r1, #4
 8004648:	f1b9 0f00 	cmp.w	r9, #0
 800464c:	d020      	beq.n	8004690 <__multiply+0x134>
 800464e:	6823      	ldr	r3, [r4, #0]
 8004650:	4647      	mov	r7, r8
 8004652:	46a4      	mov	ip, r4
 8004654:	f04f 0a00 	mov.w	sl, #0
 8004658:	f8b7 b000 	ldrh.w	fp, [r7]
 800465c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8004660:	fb09 220b 	mla	r2, r9, fp, r2
 8004664:	4452      	add	r2, sl
 8004666:	b29b      	uxth	r3, r3
 8004668:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800466c:	f84c 3b04 	str.w	r3, [ip], #4
 8004670:	f857 3b04 	ldr.w	r3, [r7], #4
 8004674:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004678:	f8bc 3000 	ldrh.w	r3, [ip]
 800467c:	fb09 330a 	mla	r3, r9, sl, r3
 8004680:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8004684:	42bd      	cmp	r5, r7
 8004686:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800468a:	d8e5      	bhi.n	8004658 <__multiply+0xfc>
 800468c:	9a01      	ldr	r2, [sp, #4]
 800468e:	50a3      	str	r3, [r4, r2]
 8004690:	3404      	adds	r4, #4
 8004692:	e79f      	b.n	80045d4 <__multiply+0x78>
 8004694:	3e01      	subs	r6, #1
 8004696:	e7a1      	b.n	80045dc <__multiply+0x80>
 8004698:	080052ed 	.word	0x080052ed
 800469c:	080052fe 	.word	0x080052fe

080046a0 <__pow5mult>:
 80046a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80046a4:	4615      	mov	r5, r2
 80046a6:	f012 0203 	ands.w	r2, r2, #3
 80046aa:	4607      	mov	r7, r0
 80046ac:	460e      	mov	r6, r1
 80046ae:	d007      	beq.n	80046c0 <__pow5mult+0x20>
 80046b0:	4c25      	ldr	r4, [pc, #148]	@ (8004748 <__pow5mult+0xa8>)
 80046b2:	3a01      	subs	r2, #1
 80046b4:	2300      	movs	r3, #0
 80046b6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80046ba:	f7ff fea7 	bl	800440c <__multadd>
 80046be:	4606      	mov	r6, r0
 80046c0:	10ad      	asrs	r5, r5, #2
 80046c2:	d03d      	beq.n	8004740 <__pow5mult+0xa0>
 80046c4:	69fc      	ldr	r4, [r7, #28]
 80046c6:	b97c      	cbnz	r4, 80046e8 <__pow5mult+0x48>
 80046c8:	2010      	movs	r0, #16
 80046ca:	f7ff fd87 	bl	80041dc <malloc>
 80046ce:	4602      	mov	r2, r0
 80046d0:	61f8      	str	r0, [r7, #28]
 80046d2:	b928      	cbnz	r0, 80046e0 <__pow5mult+0x40>
 80046d4:	4b1d      	ldr	r3, [pc, #116]	@ (800474c <__pow5mult+0xac>)
 80046d6:	481e      	ldr	r0, [pc, #120]	@ (8004750 <__pow5mult+0xb0>)
 80046d8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80046dc:	f000 fc40 	bl	8004f60 <__assert_func>
 80046e0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80046e4:	6004      	str	r4, [r0, #0]
 80046e6:	60c4      	str	r4, [r0, #12]
 80046e8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80046ec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80046f0:	b94c      	cbnz	r4, 8004706 <__pow5mult+0x66>
 80046f2:	f240 2171 	movw	r1, #625	@ 0x271
 80046f6:	4638      	mov	r0, r7
 80046f8:	f7ff ff1a 	bl	8004530 <__i2b>
 80046fc:	2300      	movs	r3, #0
 80046fe:	f8c8 0008 	str.w	r0, [r8, #8]
 8004702:	4604      	mov	r4, r0
 8004704:	6003      	str	r3, [r0, #0]
 8004706:	f04f 0900 	mov.w	r9, #0
 800470a:	07eb      	lsls	r3, r5, #31
 800470c:	d50a      	bpl.n	8004724 <__pow5mult+0x84>
 800470e:	4631      	mov	r1, r6
 8004710:	4622      	mov	r2, r4
 8004712:	4638      	mov	r0, r7
 8004714:	f7ff ff22 	bl	800455c <__multiply>
 8004718:	4631      	mov	r1, r6
 800471a:	4680      	mov	r8, r0
 800471c:	4638      	mov	r0, r7
 800471e:	f7ff fe53 	bl	80043c8 <_Bfree>
 8004722:	4646      	mov	r6, r8
 8004724:	106d      	asrs	r5, r5, #1
 8004726:	d00b      	beq.n	8004740 <__pow5mult+0xa0>
 8004728:	6820      	ldr	r0, [r4, #0]
 800472a:	b938      	cbnz	r0, 800473c <__pow5mult+0x9c>
 800472c:	4622      	mov	r2, r4
 800472e:	4621      	mov	r1, r4
 8004730:	4638      	mov	r0, r7
 8004732:	f7ff ff13 	bl	800455c <__multiply>
 8004736:	6020      	str	r0, [r4, #0]
 8004738:	f8c0 9000 	str.w	r9, [r0]
 800473c:	4604      	mov	r4, r0
 800473e:	e7e4      	b.n	800470a <__pow5mult+0x6a>
 8004740:	4630      	mov	r0, r6
 8004742:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004746:	bf00      	nop
 8004748:	080053b0 	.word	0x080053b0
 800474c:	0800527e 	.word	0x0800527e
 8004750:	080052fe 	.word	0x080052fe

08004754 <__lshift>:
 8004754:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004758:	460c      	mov	r4, r1
 800475a:	6849      	ldr	r1, [r1, #4]
 800475c:	6923      	ldr	r3, [r4, #16]
 800475e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8004762:	68a3      	ldr	r3, [r4, #8]
 8004764:	4607      	mov	r7, r0
 8004766:	4691      	mov	r9, r2
 8004768:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800476c:	f108 0601 	add.w	r6, r8, #1
 8004770:	42b3      	cmp	r3, r6
 8004772:	db0b      	blt.n	800478c <__lshift+0x38>
 8004774:	4638      	mov	r0, r7
 8004776:	f7ff fde7 	bl	8004348 <_Balloc>
 800477a:	4605      	mov	r5, r0
 800477c:	b948      	cbnz	r0, 8004792 <__lshift+0x3e>
 800477e:	4602      	mov	r2, r0
 8004780:	4b28      	ldr	r3, [pc, #160]	@ (8004824 <__lshift+0xd0>)
 8004782:	4829      	ldr	r0, [pc, #164]	@ (8004828 <__lshift+0xd4>)
 8004784:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8004788:	f000 fbea 	bl	8004f60 <__assert_func>
 800478c:	3101      	adds	r1, #1
 800478e:	005b      	lsls	r3, r3, #1
 8004790:	e7ee      	b.n	8004770 <__lshift+0x1c>
 8004792:	2300      	movs	r3, #0
 8004794:	f100 0114 	add.w	r1, r0, #20
 8004798:	f100 0210 	add.w	r2, r0, #16
 800479c:	4618      	mov	r0, r3
 800479e:	4553      	cmp	r3, sl
 80047a0:	db33      	blt.n	800480a <__lshift+0xb6>
 80047a2:	6920      	ldr	r0, [r4, #16]
 80047a4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80047a8:	f104 0314 	add.w	r3, r4, #20
 80047ac:	f019 091f 	ands.w	r9, r9, #31
 80047b0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80047b4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80047b8:	d02b      	beq.n	8004812 <__lshift+0xbe>
 80047ba:	f1c9 0e20 	rsb	lr, r9, #32
 80047be:	468a      	mov	sl, r1
 80047c0:	2200      	movs	r2, #0
 80047c2:	6818      	ldr	r0, [r3, #0]
 80047c4:	fa00 f009 	lsl.w	r0, r0, r9
 80047c8:	4310      	orrs	r0, r2
 80047ca:	f84a 0b04 	str.w	r0, [sl], #4
 80047ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80047d2:	459c      	cmp	ip, r3
 80047d4:	fa22 f20e 	lsr.w	r2, r2, lr
 80047d8:	d8f3      	bhi.n	80047c2 <__lshift+0x6e>
 80047da:	ebac 0304 	sub.w	r3, ip, r4
 80047de:	3b15      	subs	r3, #21
 80047e0:	f023 0303 	bic.w	r3, r3, #3
 80047e4:	3304      	adds	r3, #4
 80047e6:	f104 0015 	add.w	r0, r4, #21
 80047ea:	4560      	cmp	r0, ip
 80047ec:	bf88      	it	hi
 80047ee:	2304      	movhi	r3, #4
 80047f0:	50ca      	str	r2, [r1, r3]
 80047f2:	b10a      	cbz	r2, 80047f8 <__lshift+0xa4>
 80047f4:	f108 0602 	add.w	r6, r8, #2
 80047f8:	3e01      	subs	r6, #1
 80047fa:	4638      	mov	r0, r7
 80047fc:	612e      	str	r6, [r5, #16]
 80047fe:	4621      	mov	r1, r4
 8004800:	f7ff fde2 	bl	80043c8 <_Bfree>
 8004804:	4628      	mov	r0, r5
 8004806:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800480a:	f842 0f04 	str.w	r0, [r2, #4]!
 800480e:	3301      	adds	r3, #1
 8004810:	e7c5      	b.n	800479e <__lshift+0x4a>
 8004812:	3904      	subs	r1, #4
 8004814:	f853 2b04 	ldr.w	r2, [r3], #4
 8004818:	f841 2f04 	str.w	r2, [r1, #4]!
 800481c:	459c      	cmp	ip, r3
 800481e:	d8f9      	bhi.n	8004814 <__lshift+0xc0>
 8004820:	e7ea      	b.n	80047f8 <__lshift+0xa4>
 8004822:	bf00      	nop
 8004824:	080052ed 	.word	0x080052ed
 8004828:	080052fe 	.word	0x080052fe

0800482c <__mcmp>:
 800482c:	690a      	ldr	r2, [r1, #16]
 800482e:	4603      	mov	r3, r0
 8004830:	6900      	ldr	r0, [r0, #16]
 8004832:	1a80      	subs	r0, r0, r2
 8004834:	b530      	push	{r4, r5, lr}
 8004836:	d10e      	bne.n	8004856 <__mcmp+0x2a>
 8004838:	3314      	adds	r3, #20
 800483a:	3114      	adds	r1, #20
 800483c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8004840:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8004844:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004848:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800484c:	4295      	cmp	r5, r2
 800484e:	d003      	beq.n	8004858 <__mcmp+0x2c>
 8004850:	d205      	bcs.n	800485e <__mcmp+0x32>
 8004852:	f04f 30ff 	mov.w	r0, #4294967295
 8004856:	bd30      	pop	{r4, r5, pc}
 8004858:	42a3      	cmp	r3, r4
 800485a:	d3f3      	bcc.n	8004844 <__mcmp+0x18>
 800485c:	e7fb      	b.n	8004856 <__mcmp+0x2a>
 800485e:	2001      	movs	r0, #1
 8004860:	e7f9      	b.n	8004856 <__mcmp+0x2a>
	...

08004864 <__mdiff>:
 8004864:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004868:	4689      	mov	r9, r1
 800486a:	4606      	mov	r6, r0
 800486c:	4611      	mov	r1, r2
 800486e:	4648      	mov	r0, r9
 8004870:	4614      	mov	r4, r2
 8004872:	f7ff ffdb 	bl	800482c <__mcmp>
 8004876:	1e05      	subs	r5, r0, #0
 8004878:	d112      	bne.n	80048a0 <__mdiff+0x3c>
 800487a:	4629      	mov	r1, r5
 800487c:	4630      	mov	r0, r6
 800487e:	f7ff fd63 	bl	8004348 <_Balloc>
 8004882:	4602      	mov	r2, r0
 8004884:	b928      	cbnz	r0, 8004892 <__mdiff+0x2e>
 8004886:	4b3f      	ldr	r3, [pc, #252]	@ (8004984 <__mdiff+0x120>)
 8004888:	f240 2137 	movw	r1, #567	@ 0x237
 800488c:	483e      	ldr	r0, [pc, #248]	@ (8004988 <__mdiff+0x124>)
 800488e:	f000 fb67 	bl	8004f60 <__assert_func>
 8004892:	2301      	movs	r3, #1
 8004894:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8004898:	4610      	mov	r0, r2
 800489a:	b003      	add	sp, #12
 800489c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048a0:	bfbc      	itt	lt
 80048a2:	464b      	movlt	r3, r9
 80048a4:	46a1      	movlt	r9, r4
 80048a6:	4630      	mov	r0, r6
 80048a8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80048ac:	bfba      	itte	lt
 80048ae:	461c      	movlt	r4, r3
 80048b0:	2501      	movlt	r5, #1
 80048b2:	2500      	movge	r5, #0
 80048b4:	f7ff fd48 	bl	8004348 <_Balloc>
 80048b8:	4602      	mov	r2, r0
 80048ba:	b918      	cbnz	r0, 80048c4 <__mdiff+0x60>
 80048bc:	4b31      	ldr	r3, [pc, #196]	@ (8004984 <__mdiff+0x120>)
 80048be:	f240 2145 	movw	r1, #581	@ 0x245
 80048c2:	e7e3      	b.n	800488c <__mdiff+0x28>
 80048c4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80048c8:	6926      	ldr	r6, [r4, #16]
 80048ca:	60c5      	str	r5, [r0, #12]
 80048cc:	f109 0310 	add.w	r3, r9, #16
 80048d0:	f109 0514 	add.w	r5, r9, #20
 80048d4:	f104 0e14 	add.w	lr, r4, #20
 80048d8:	f100 0b14 	add.w	fp, r0, #20
 80048dc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80048e0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80048e4:	9301      	str	r3, [sp, #4]
 80048e6:	46d9      	mov	r9, fp
 80048e8:	f04f 0c00 	mov.w	ip, #0
 80048ec:	9b01      	ldr	r3, [sp, #4]
 80048ee:	f85e 0b04 	ldr.w	r0, [lr], #4
 80048f2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80048f6:	9301      	str	r3, [sp, #4]
 80048f8:	fa1f f38a 	uxth.w	r3, sl
 80048fc:	4619      	mov	r1, r3
 80048fe:	b283      	uxth	r3, r0
 8004900:	1acb      	subs	r3, r1, r3
 8004902:	0c00      	lsrs	r0, r0, #16
 8004904:	4463      	add	r3, ip
 8004906:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800490a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800490e:	b29b      	uxth	r3, r3
 8004910:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8004914:	4576      	cmp	r6, lr
 8004916:	f849 3b04 	str.w	r3, [r9], #4
 800491a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800491e:	d8e5      	bhi.n	80048ec <__mdiff+0x88>
 8004920:	1b33      	subs	r3, r6, r4
 8004922:	3b15      	subs	r3, #21
 8004924:	f023 0303 	bic.w	r3, r3, #3
 8004928:	3415      	adds	r4, #21
 800492a:	3304      	adds	r3, #4
 800492c:	42a6      	cmp	r6, r4
 800492e:	bf38      	it	cc
 8004930:	2304      	movcc	r3, #4
 8004932:	441d      	add	r5, r3
 8004934:	445b      	add	r3, fp
 8004936:	461e      	mov	r6, r3
 8004938:	462c      	mov	r4, r5
 800493a:	4544      	cmp	r4, r8
 800493c:	d30e      	bcc.n	800495c <__mdiff+0xf8>
 800493e:	f108 0103 	add.w	r1, r8, #3
 8004942:	1b49      	subs	r1, r1, r5
 8004944:	f021 0103 	bic.w	r1, r1, #3
 8004948:	3d03      	subs	r5, #3
 800494a:	45a8      	cmp	r8, r5
 800494c:	bf38      	it	cc
 800494e:	2100      	movcc	r1, #0
 8004950:	440b      	add	r3, r1
 8004952:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8004956:	b191      	cbz	r1, 800497e <__mdiff+0x11a>
 8004958:	6117      	str	r7, [r2, #16]
 800495a:	e79d      	b.n	8004898 <__mdiff+0x34>
 800495c:	f854 1b04 	ldr.w	r1, [r4], #4
 8004960:	46e6      	mov	lr, ip
 8004962:	0c08      	lsrs	r0, r1, #16
 8004964:	fa1c fc81 	uxtah	ip, ip, r1
 8004968:	4471      	add	r1, lr
 800496a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800496e:	b289      	uxth	r1, r1
 8004970:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8004974:	f846 1b04 	str.w	r1, [r6], #4
 8004978:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800497c:	e7dd      	b.n	800493a <__mdiff+0xd6>
 800497e:	3f01      	subs	r7, #1
 8004980:	e7e7      	b.n	8004952 <__mdiff+0xee>
 8004982:	bf00      	nop
 8004984:	080052ed 	.word	0x080052ed
 8004988:	080052fe 	.word	0x080052fe

0800498c <__d2b>:
 800498c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004990:	460f      	mov	r7, r1
 8004992:	2101      	movs	r1, #1
 8004994:	ec59 8b10 	vmov	r8, r9, d0
 8004998:	4616      	mov	r6, r2
 800499a:	f7ff fcd5 	bl	8004348 <_Balloc>
 800499e:	4604      	mov	r4, r0
 80049a0:	b930      	cbnz	r0, 80049b0 <__d2b+0x24>
 80049a2:	4602      	mov	r2, r0
 80049a4:	4b23      	ldr	r3, [pc, #140]	@ (8004a34 <__d2b+0xa8>)
 80049a6:	4824      	ldr	r0, [pc, #144]	@ (8004a38 <__d2b+0xac>)
 80049a8:	f240 310f 	movw	r1, #783	@ 0x30f
 80049ac:	f000 fad8 	bl	8004f60 <__assert_func>
 80049b0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80049b4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80049b8:	b10d      	cbz	r5, 80049be <__d2b+0x32>
 80049ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80049be:	9301      	str	r3, [sp, #4]
 80049c0:	f1b8 0300 	subs.w	r3, r8, #0
 80049c4:	d023      	beq.n	8004a0e <__d2b+0x82>
 80049c6:	4668      	mov	r0, sp
 80049c8:	9300      	str	r3, [sp, #0]
 80049ca:	f7ff fd84 	bl	80044d6 <__lo0bits>
 80049ce:	e9dd 1200 	ldrd	r1, r2, [sp]
 80049d2:	b1d0      	cbz	r0, 8004a0a <__d2b+0x7e>
 80049d4:	f1c0 0320 	rsb	r3, r0, #32
 80049d8:	fa02 f303 	lsl.w	r3, r2, r3
 80049dc:	430b      	orrs	r3, r1
 80049de:	40c2      	lsrs	r2, r0
 80049e0:	6163      	str	r3, [r4, #20]
 80049e2:	9201      	str	r2, [sp, #4]
 80049e4:	9b01      	ldr	r3, [sp, #4]
 80049e6:	61a3      	str	r3, [r4, #24]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	bf0c      	ite	eq
 80049ec:	2201      	moveq	r2, #1
 80049ee:	2202      	movne	r2, #2
 80049f0:	6122      	str	r2, [r4, #16]
 80049f2:	b1a5      	cbz	r5, 8004a1e <__d2b+0x92>
 80049f4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80049f8:	4405      	add	r5, r0
 80049fa:	603d      	str	r5, [r7, #0]
 80049fc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8004a00:	6030      	str	r0, [r6, #0]
 8004a02:	4620      	mov	r0, r4
 8004a04:	b003      	add	sp, #12
 8004a06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004a0a:	6161      	str	r1, [r4, #20]
 8004a0c:	e7ea      	b.n	80049e4 <__d2b+0x58>
 8004a0e:	a801      	add	r0, sp, #4
 8004a10:	f7ff fd61 	bl	80044d6 <__lo0bits>
 8004a14:	9b01      	ldr	r3, [sp, #4]
 8004a16:	6163      	str	r3, [r4, #20]
 8004a18:	3020      	adds	r0, #32
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	e7e8      	b.n	80049f0 <__d2b+0x64>
 8004a1e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8004a22:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8004a26:	6038      	str	r0, [r7, #0]
 8004a28:	6918      	ldr	r0, [r3, #16]
 8004a2a:	f7ff fd35 	bl	8004498 <__hi0bits>
 8004a2e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8004a32:	e7e5      	b.n	8004a00 <__d2b+0x74>
 8004a34:	080052ed 	.word	0x080052ed
 8004a38:	080052fe 	.word	0x080052fe

08004a3c <__sfputc_r>:
 8004a3c:	6893      	ldr	r3, [r2, #8]
 8004a3e:	3b01      	subs	r3, #1
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	b410      	push	{r4}
 8004a44:	6093      	str	r3, [r2, #8]
 8004a46:	da08      	bge.n	8004a5a <__sfputc_r+0x1e>
 8004a48:	6994      	ldr	r4, [r2, #24]
 8004a4a:	42a3      	cmp	r3, r4
 8004a4c:	db01      	blt.n	8004a52 <__sfputc_r+0x16>
 8004a4e:	290a      	cmp	r1, #10
 8004a50:	d103      	bne.n	8004a5a <__sfputc_r+0x1e>
 8004a52:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004a56:	f000 b9df 	b.w	8004e18 <__swbuf_r>
 8004a5a:	6813      	ldr	r3, [r2, #0]
 8004a5c:	1c58      	adds	r0, r3, #1
 8004a5e:	6010      	str	r0, [r2, #0]
 8004a60:	7019      	strb	r1, [r3, #0]
 8004a62:	4608      	mov	r0, r1
 8004a64:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004a68:	4770      	bx	lr

08004a6a <__sfputs_r>:
 8004a6a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a6c:	4606      	mov	r6, r0
 8004a6e:	460f      	mov	r7, r1
 8004a70:	4614      	mov	r4, r2
 8004a72:	18d5      	adds	r5, r2, r3
 8004a74:	42ac      	cmp	r4, r5
 8004a76:	d101      	bne.n	8004a7c <__sfputs_r+0x12>
 8004a78:	2000      	movs	r0, #0
 8004a7a:	e007      	b.n	8004a8c <__sfputs_r+0x22>
 8004a7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a80:	463a      	mov	r2, r7
 8004a82:	4630      	mov	r0, r6
 8004a84:	f7ff ffda 	bl	8004a3c <__sfputc_r>
 8004a88:	1c43      	adds	r3, r0, #1
 8004a8a:	d1f3      	bne.n	8004a74 <__sfputs_r+0xa>
 8004a8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004a90 <_vfiprintf_r>:
 8004a90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a94:	460d      	mov	r5, r1
 8004a96:	b09d      	sub	sp, #116	@ 0x74
 8004a98:	4614      	mov	r4, r2
 8004a9a:	4698      	mov	r8, r3
 8004a9c:	4606      	mov	r6, r0
 8004a9e:	b118      	cbz	r0, 8004aa8 <_vfiprintf_r+0x18>
 8004aa0:	6a03      	ldr	r3, [r0, #32]
 8004aa2:	b90b      	cbnz	r3, 8004aa8 <_vfiprintf_r+0x18>
 8004aa4:	f7fe fbdc 	bl	8003260 <__sinit>
 8004aa8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004aaa:	07d9      	lsls	r1, r3, #31
 8004aac:	d405      	bmi.n	8004aba <_vfiprintf_r+0x2a>
 8004aae:	89ab      	ldrh	r3, [r5, #12]
 8004ab0:	059a      	lsls	r2, r3, #22
 8004ab2:	d402      	bmi.n	8004aba <_vfiprintf_r+0x2a>
 8004ab4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004ab6:	f7fe fcdc 	bl	8003472 <__retarget_lock_acquire_recursive>
 8004aba:	89ab      	ldrh	r3, [r5, #12]
 8004abc:	071b      	lsls	r3, r3, #28
 8004abe:	d501      	bpl.n	8004ac4 <_vfiprintf_r+0x34>
 8004ac0:	692b      	ldr	r3, [r5, #16]
 8004ac2:	b99b      	cbnz	r3, 8004aec <_vfiprintf_r+0x5c>
 8004ac4:	4629      	mov	r1, r5
 8004ac6:	4630      	mov	r0, r6
 8004ac8:	f000 f9e4 	bl	8004e94 <__swsetup_r>
 8004acc:	b170      	cbz	r0, 8004aec <_vfiprintf_r+0x5c>
 8004ace:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004ad0:	07dc      	lsls	r4, r3, #31
 8004ad2:	d504      	bpl.n	8004ade <_vfiprintf_r+0x4e>
 8004ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8004ad8:	b01d      	add	sp, #116	@ 0x74
 8004ada:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ade:	89ab      	ldrh	r3, [r5, #12]
 8004ae0:	0598      	lsls	r0, r3, #22
 8004ae2:	d4f7      	bmi.n	8004ad4 <_vfiprintf_r+0x44>
 8004ae4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004ae6:	f7fe fcc5 	bl	8003474 <__retarget_lock_release_recursive>
 8004aea:	e7f3      	b.n	8004ad4 <_vfiprintf_r+0x44>
 8004aec:	2300      	movs	r3, #0
 8004aee:	9309      	str	r3, [sp, #36]	@ 0x24
 8004af0:	2320      	movs	r3, #32
 8004af2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004af6:	f8cd 800c 	str.w	r8, [sp, #12]
 8004afa:	2330      	movs	r3, #48	@ 0x30
 8004afc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004cac <_vfiprintf_r+0x21c>
 8004b00:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004b04:	f04f 0901 	mov.w	r9, #1
 8004b08:	4623      	mov	r3, r4
 8004b0a:	469a      	mov	sl, r3
 8004b0c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004b10:	b10a      	cbz	r2, 8004b16 <_vfiprintf_r+0x86>
 8004b12:	2a25      	cmp	r2, #37	@ 0x25
 8004b14:	d1f9      	bne.n	8004b0a <_vfiprintf_r+0x7a>
 8004b16:	ebba 0b04 	subs.w	fp, sl, r4
 8004b1a:	d00b      	beq.n	8004b34 <_vfiprintf_r+0xa4>
 8004b1c:	465b      	mov	r3, fp
 8004b1e:	4622      	mov	r2, r4
 8004b20:	4629      	mov	r1, r5
 8004b22:	4630      	mov	r0, r6
 8004b24:	f7ff ffa1 	bl	8004a6a <__sfputs_r>
 8004b28:	3001      	adds	r0, #1
 8004b2a:	f000 80a7 	beq.w	8004c7c <_vfiprintf_r+0x1ec>
 8004b2e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004b30:	445a      	add	r2, fp
 8004b32:	9209      	str	r2, [sp, #36]	@ 0x24
 8004b34:	f89a 3000 	ldrb.w	r3, [sl]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	f000 809f 	beq.w	8004c7c <_vfiprintf_r+0x1ec>
 8004b3e:	2300      	movs	r3, #0
 8004b40:	f04f 32ff 	mov.w	r2, #4294967295
 8004b44:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004b48:	f10a 0a01 	add.w	sl, sl, #1
 8004b4c:	9304      	str	r3, [sp, #16]
 8004b4e:	9307      	str	r3, [sp, #28]
 8004b50:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004b54:	931a      	str	r3, [sp, #104]	@ 0x68
 8004b56:	4654      	mov	r4, sl
 8004b58:	2205      	movs	r2, #5
 8004b5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b5e:	4853      	ldr	r0, [pc, #332]	@ (8004cac <_vfiprintf_r+0x21c>)
 8004b60:	f7fb fb3e 	bl	80001e0 <memchr>
 8004b64:	9a04      	ldr	r2, [sp, #16]
 8004b66:	b9d8      	cbnz	r0, 8004ba0 <_vfiprintf_r+0x110>
 8004b68:	06d1      	lsls	r1, r2, #27
 8004b6a:	bf44      	itt	mi
 8004b6c:	2320      	movmi	r3, #32
 8004b6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004b72:	0713      	lsls	r3, r2, #28
 8004b74:	bf44      	itt	mi
 8004b76:	232b      	movmi	r3, #43	@ 0x2b
 8004b78:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004b7c:	f89a 3000 	ldrb.w	r3, [sl]
 8004b80:	2b2a      	cmp	r3, #42	@ 0x2a
 8004b82:	d015      	beq.n	8004bb0 <_vfiprintf_r+0x120>
 8004b84:	9a07      	ldr	r2, [sp, #28]
 8004b86:	4654      	mov	r4, sl
 8004b88:	2000      	movs	r0, #0
 8004b8a:	f04f 0c0a 	mov.w	ip, #10
 8004b8e:	4621      	mov	r1, r4
 8004b90:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004b94:	3b30      	subs	r3, #48	@ 0x30
 8004b96:	2b09      	cmp	r3, #9
 8004b98:	d94b      	bls.n	8004c32 <_vfiprintf_r+0x1a2>
 8004b9a:	b1b0      	cbz	r0, 8004bca <_vfiprintf_r+0x13a>
 8004b9c:	9207      	str	r2, [sp, #28]
 8004b9e:	e014      	b.n	8004bca <_vfiprintf_r+0x13a>
 8004ba0:	eba0 0308 	sub.w	r3, r0, r8
 8004ba4:	fa09 f303 	lsl.w	r3, r9, r3
 8004ba8:	4313      	orrs	r3, r2
 8004baa:	9304      	str	r3, [sp, #16]
 8004bac:	46a2      	mov	sl, r4
 8004bae:	e7d2      	b.n	8004b56 <_vfiprintf_r+0xc6>
 8004bb0:	9b03      	ldr	r3, [sp, #12]
 8004bb2:	1d19      	adds	r1, r3, #4
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	9103      	str	r1, [sp, #12]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	bfbb      	ittet	lt
 8004bbc:	425b      	neglt	r3, r3
 8004bbe:	f042 0202 	orrlt.w	r2, r2, #2
 8004bc2:	9307      	strge	r3, [sp, #28]
 8004bc4:	9307      	strlt	r3, [sp, #28]
 8004bc6:	bfb8      	it	lt
 8004bc8:	9204      	strlt	r2, [sp, #16]
 8004bca:	7823      	ldrb	r3, [r4, #0]
 8004bcc:	2b2e      	cmp	r3, #46	@ 0x2e
 8004bce:	d10a      	bne.n	8004be6 <_vfiprintf_r+0x156>
 8004bd0:	7863      	ldrb	r3, [r4, #1]
 8004bd2:	2b2a      	cmp	r3, #42	@ 0x2a
 8004bd4:	d132      	bne.n	8004c3c <_vfiprintf_r+0x1ac>
 8004bd6:	9b03      	ldr	r3, [sp, #12]
 8004bd8:	1d1a      	adds	r2, r3, #4
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	9203      	str	r2, [sp, #12]
 8004bde:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004be2:	3402      	adds	r4, #2
 8004be4:	9305      	str	r3, [sp, #20]
 8004be6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004cbc <_vfiprintf_r+0x22c>
 8004bea:	7821      	ldrb	r1, [r4, #0]
 8004bec:	2203      	movs	r2, #3
 8004bee:	4650      	mov	r0, sl
 8004bf0:	f7fb faf6 	bl	80001e0 <memchr>
 8004bf4:	b138      	cbz	r0, 8004c06 <_vfiprintf_r+0x176>
 8004bf6:	9b04      	ldr	r3, [sp, #16]
 8004bf8:	eba0 000a 	sub.w	r0, r0, sl
 8004bfc:	2240      	movs	r2, #64	@ 0x40
 8004bfe:	4082      	lsls	r2, r0
 8004c00:	4313      	orrs	r3, r2
 8004c02:	3401      	adds	r4, #1
 8004c04:	9304      	str	r3, [sp, #16]
 8004c06:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c0a:	4829      	ldr	r0, [pc, #164]	@ (8004cb0 <_vfiprintf_r+0x220>)
 8004c0c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004c10:	2206      	movs	r2, #6
 8004c12:	f7fb fae5 	bl	80001e0 <memchr>
 8004c16:	2800      	cmp	r0, #0
 8004c18:	d03f      	beq.n	8004c9a <_vfiprintf_r+0x20a>
 8004c1a:	4b26      	ldr	r3, [pc, #152]	@ (8004cb4 <_vfiprintf_r+0x224>)
 8004c1c:	bb1b      	cbnz	r3, 8004c66 <_vfiprintf_r+0x1d6>
 8004c1e:	9b03      	ldr	r3, [sp, #12]
 8004c20:	3307      	adds	r3, #7
 8004c22:	f023 0307 	bic.w	r3, r3, #7
 8004c26:	3308      	adds	r3, #8
 8004c28:	9303      	str	r3, [sp, #12]
 8004c2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004c2c:	443b      	add	r3, r7
 8004c2e:	9309      	str	r3, [sp, #36]	@ 0x24
 8004c30:	e76a      	b.n	8004b08 <_vfiprintf_r+0x78>
 8004c32:	fb0c 3202 	mla	r2, ip, r2, r3
 8004c36:	460c      	mov	r4, r1
 8004c38:	2001      	movs	r0, #1
 8004c3a:	e7a8      	b.n	8004b8e <_vfiprintf_r+0xfe>
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	3401      	adds	r4, #1
 8004c40:	9305      	str	r3, [sp, #20]
 8004c42:	4619      	mov	r1, r3
 8004c44:	f04f 0c0a 	mov.w	ip, #10
 8004c48:	4620      	mov	r0, r4
 8004c4a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004c4e:	3a30      	subs	r2, #48	@ 0x30
 8004c50:	2a09      	cmp	r2, #9
 8004c52:	d903      	bls.n	8004c5c <_vfiprintf_r+0x1cc>
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d0c6      	beq.n	8004be6 <_vfiprintf_r+0x156>
 8004c58:	9105      	str	r1, [sp, #20]
 8004c5a:	e7c4      	b.n	8004be6 <_vfiprintf_r+0x156>
 8004c5c:	fb0c 2101 	mla	r1, ip, r1, r2
 8004c60:	4604      	mov	r4, r0
 8004c62:	2301      	movs	r3, #1
 8004c64:	e7f0      	b.n	8004c48 <_vfiprintf_r+0x1b8>
 8004c66:	ab03      	add	r3, sp, #12
 8004c68:	9300      	str	r3, [sp, #0]
 8004c6a:	462a      	mov	r2, r5
 8004c6c:	4b12      	ldr	r3, [pc, #72]	@ (8004cb8 <_vfiprintf_r+0x228>)
 8004c6e:	a904      	add	r1, sp, #16
 8004c70:	4630      	mov	r0, r6
 8004c72:	f7fd feb3 	bl	80029dc <_printf_float>
 8004c76:	4607      	mov	r7, r0
 8004c78:	1c78      	adds	r0, r7, #1
 8004c7a:	d1d6      	bne.n	8004c2a <_vfiprintf_r+0x19a>
 8004c7c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004c7e:	07d9      	lsls	r1, r3, #31
 8004c80:	d405      	bmi.n	8004c8e <_vfiprintf_r+0x1fe>
 8004c82:	89ab      	ldrh	r3, [r5, #12]
 8004c84:	059a      	lsls	r2, r3, #22
 8004c86:	d402      	bmi.n	8004c8e <_vfiprintf_r+0x1fe>
 8004c88:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004c8a:	f7fe fbf3 	bl	8003474 <__retarget_lock_release_recursive>
 8004c8e:	89ab      	ldrh	r3, [r5, #12]
 8004c90:	065b      	lsls	r3, r3, #25
 8004c92:	f53f af1f 	bmi.w	8004ad4 <_vfiprintf_r+0x44>
 8004c96:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004c98:	e71e      	b.n	8004ad8 <_vfiprintf_r+0x48>
 8004c9a:	ab03      	add	r3, sp, #12
 8004c9c:	9300      	str	r3, [sp, #0]
 8004c9e:	462a      	mov	r2, r5
 8004ca0:	4b05      	ldr	r3, [pc, #20]	@ (8004cb8 <_vfiprintf_r+0x228>)
 8004ca2:	a904      	add	r1, sp, #16
 8004ca4:	4630      	mov	r0, r6
 8004ca6:	f7fe f931 	bl	8002f0c <_printf_i>
 8004caa:	e7e4      	b.n	8004c76 <_vfiprintf_r+0x1e6>
 8004cac:	08005357 	.word	0x08005357
 8004cb0:	08005361 	.word	0x08005361
 8004cb4:	080029dd 	.word	0x080029dd
 8004cb8:	08004a6b 	.word	0x08004a6b
 8004cbc:	0800535d 	.word	0x0800535d

08004cc0 <__sflush_r>:
 8004cc0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004cc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004cc8:	0716      	lsls	r6, r2, #28
 8004cca:	4605      	mov	r5, r0
 8004ccc:	460c      	mov	r4, r1
 8004cce:	d454      	bmi.n	8004d7a <__sflush_r+0xba>
 8004cd0:	684b      	ldr	r3, [r1, #4]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	dc02      	bgt.n	8004cdc <__sflush_r+0x1c>
 8004cd6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	dd48      	ble.n	8004d6e <__sflush_r+0xae>
 8004cdc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004cde:	2e00      	cmp	r6, #0
 8004ce0:	d045      	beq.n	8004d6e <__sflush_r+0xae>
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004ce8:	682f      	ldr	r7, [r5, #0]
 8004cea:	6a21      	ldr	r1, [r4, #32]
 8004cec:	602b      	str	r3, [r5, #0]
 8004cee:	d030      	beq.n	8004d52 <__sflush_r+0x92>
 8004cf0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004cf2:	89a3      	ldrh	r3, [r4, #12]
 8004cf4:	0759      	lsls	r1, r3, #29
 8004cf6:	d505      	bpl.n	8004d04 <__sflush_r+0x44>
 8004cf8:	6863      	ldr	r3, [r4, #4]
 8004cfa:	1ad2      	subs	r2, r2, r3
 8004cfc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004cfe:	b10b      	cbz	r3, 8004d04 <__sflush_r+0x44>
 8004d00:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004d02:	1ad2      	subs	r2, r2, r3
 8004d04:	2300      	movs	r3, #0
 8004d06:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004d08:	6a21      	ldr	r1, [r4, #32]
 8004d0a:	4628      	mov	r0, r5
 8004d0c:	47b0      	blx	r6
 8004d0e:	1c43      	adds	r3, r0, #1
 8004d10:	89a3      	ldrh	r3, [r4, #12]
 8004d12:	d106      	bne.n	8004d22 <__sflush_r+0x62>
 8004d14:	6829      	ldr	r1, [r5, #0]
 8004d16:	291d      	cmp	r1, #29
 8004d18:	d82b      	bhi.n	8004d72 <__sflush_r+0xb2>
 8004d1a:	4a2a      	ldr	r2, [pc, #168]	@ (8004dc4 <__sflush_r+0x104>)
 8004d1c:	40ca      	lsrs	r2, r1
 8004d1e:	07d6      	lsls	r6, r2, #31
 8004d20:	d527      	bpl.n	8004d72 <__sflush_r+0xb2>
 8004d22:	2200      	movs	r2, #0
 8004d24:	6062      	str	r2, [r4, #4]
 8004d26:	04d9      	lsls	r1, r3, #19
 8004d28:	6922      	ldr	r2, [r4, #16]
 8004d2a:	6022      	str	r2, [r4, #0]
 8004d2c:	d504      	bpl.n	8004d38 <__sflush_r+0x78>
 8004d2e:	1c42      	adds	r2, r0, #1
 8004d30:	d101      	bne.n	8004d36 <__sflush_r+0x76>
 8004d32:	682b      	ldr	r3, [r5, #0]
 8004d34:	b903      	cbnz	r3, 8004d38 <__sflush_r+0x78>
 8004d36:	6560      	str	r0, [r4, #84]	@ 0x54
 8004d38:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004d3a:	602f      	str	r7, [r5, #0]
 8004d3c:	b1b9      	cbz	r1, 8004d6e <__sflush_r+0xae>
 8004d3e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004d42:	4299      	cmp	r1, r3
 8004d44:	d002      	beq.n	8004d4c <__sflush_r+0x8c>
 8004d46:	4628      	mov	r0, r5
 8004d48:	f7ff f9fe 	bl	8004148 <_free_r>
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	6363      	str	r3, [r4, #52]	@ 0x34
 8004d50:	e00d      	b.n	8004d6e <__sflush_r+0xae>
 8004d52:	2301      	movs	r3, #1
 8004d54:	4628      	mov	r0, r5
 8004d56:	47b0      	blx	r6
 8004d58:	4602      	mov	r2, r0
 8004d5a:	1c50      	adds	r0, r2, #1
 8004d5c:	d1c9      	bne.n	8004cf2 <__sflush_r+0x32>
 8004d5e:	682b      	ldr	r3, [r5, #0]
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d0c6      	beq.n	8004cf2 <__sflush_r+0x32>
 8004d64:	2b1d      	cmp	r3, #29
 8004d66:	d001      	beq.n	8004d6c <__sflush_r+0xac>
 8004d68:	2b16      	cmp	r3, #22
 8004d6a:	d11e      	bne.n	8004daa <__sflush_r+0xea>
 8004d6c:	602f      	str	r7, [r5, #0]
 8004d6e:	2000      	movs	r0, #0
 8004d70:	e022      	b.n	8004db8 <__sflush_r+0xf8>
 8004d72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d76:	b21b      	sxth	r3, r3
 8004d78:	e01b      	b.n	8004db2 <__sflush_r+0xf2>
 8004d7a:	690f      	ldr	r7, [r1, #16]
 8004d7c:	2f00      	cmp	r7, #0
 8004d7e:	d0f6      	beq.n	8004d6e <__sflush_r+0xae>
 8004d80:	0793      	lsls	r3, r2, #30
 8004d82:	680e      	ldr	r6, [r1, #0]
 8004d84:	bf08      	it	eq
 8004d86:	694b      	ldreq	r3, [r1, #20]
 8004d88:	600f      	str	r7, [r1, #0]
 8004d8a:	bf18      	it	ne
 8004d8c:	2300      	movne	r3, #0
 8004d8e:	eba6 0807 	sub.w	r8, r6, r7
 8004d92:	608b      	str	r3, [r1, #8]
 8004d94:	f1b8 0f00 	cmp.w	r8, #0
 8004d98:	dde9      	ble.n	8004d6e <__sflush_r+0xae>
 8004d9a:	6a21      	ldr	r1, [r4, #32]
 8004d9c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004d9e:	4643      	mov	r3, r8
 8004da0:	463a      	mov	r2, r7
 8004da2:	4628      	mov	r0, r5
 8004da4:	47b0      	blx	r6
 8004da6:	2800      	cmp	r0, #0
 8004da8:	dc08      	bgt.n	8004dbc <__sflush_r+0xfc>
 8004daa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004dae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004db2:	81a3      	strh	r3, [r4, #12]
 8004db4:	f04f 30ff 	mov.w	r0, #4294967295
 8004db8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004dbc:	4407      	add	r7, r0
 8004dbe:	eba8 0800 	sub.w	r8, r8, r0
 8004dc2:	e7e7      	b.n	8004d94 <__sflush_r+0xd4>
 8004dc4:	20400001 	.word	0x20400001

08004dc8 <_fflush_r>:
 8004dc8:	b538      	push	{r3, r4, r5, lr}
 8004dca:	690b      	ldr	r3, [r1, #16]
 8004dcc:	4605      	mov	r5, r0
 8004dce:	460c      	mov	r4, r1
 8004dd0:	b913      	cbnz	r3, 8004dd8 <_fflush_r+0x10>
 8004dd2:	2500      	movs	r5, #0
 8004dd4:	4628      	mov	r0, r5
 8004dd6:	bd38      	pop	{r3, r4, r5, pc}
 8004dd8:	b118      	cbz	r0, 8004de2 <_fflush_r+0x1a>
 8004dda:	6a03      	ldr	r3, [r0, #32]
 8004ddc:	b90b      	cbnz	r3, 8004de2 <_fflush_r+0x1a>
 8004dde:	f7fe fa3f 	bl	8003260 <__sinit>
 8004de2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d0f3      	beq.n	8004dd2 <_fflush_r+0xa>
 8004dea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004dec:	07d0      	lsls	r0, r2, #31
 8004dee:	d404      	bmi.n	8004dfa <_fflush_r+0x32>
 8004df0:	0599      	lsls	r1, r3, #22
 8004df2:	d402      	bmi.n	8004dfa <_fflush_r+0x32>
 8004df4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004df6:	f7fe fb3c 	bl	8003472 <__retarget_lock_acquire_recursive>
 8004dfa:	4628      	mov	r0, r5
 8004dfc:	4621      	mov	r1, r4
 8004dfe:	f7ff ff5f 	bl	8004cc0 <__sflush_r>
 8004e02:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004e04:	07da      	lsls	r2, r3, #31
 8004e06:	4605      	mov	r5, r0
 8004e08:	d4e4      	bmi.n	8004dd4 <_fflush_r+0xc>
 8004e0a:	89a3      	ldrh	r3, [r4, #12]
 8004e0c:	059b      	lsls	r3, r3, #22
 8004e0e:	d4e1      	bmi.n	8004dd4 <_fflush_r+0xc>
 8004e10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004e12:	f7fe fb2f 	bl	8003474 <__retarget_lock_release_recursive>
 8004e16:	e7dd      	b.n	8004dd4 <_fflush_r+0xc>

08004e18 <__swbuf_r>:
 8004e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e1a:	460e      	mov	r6, r1
 8004e1c:	4614      	mov	r4, r2
 8004e1e:	4605      	mov	r5, r0
 8004e20:	b118      	cbz	r0, 8004e2a <__swbuf_r+0x12>
 8004e22:	6a03      	ldr	r3, [r0, #32]
 8004e24:	b90b      	cbnz	r3, 8004e2a <__swbuf_r+0x12>
 8004e26:	f7fe fa1b 	bl	8003260 <__sinit>
 8004e2a:	69a3      	ldr	r3, [r4, #24]
 8004e2c:	60a3      	str	r3, [r4, #8]
 8004e2e:	89a3      	ldrh	r3, [r4, #12]
 8004e30:	071a      	lsls	r2, r3, #28
 8004e32:	d501      	bpl.n	8004e38 <__swbuf_r+0x20>
 8004e34:	6923      	ldr	r3, [r4, #16]
 8004e36:	b943      	cbnz	r3, 8004e4a <__swbuf_r+0x32>
 8004e38:	4621      	mov	r1, r4
 8004e3a:	4628      	mov	r0, r5
 8004e3c:	f000 f82a 	bl	8004e94 <__swsetup_r>
 8004e40:	b118      	cbz	r0, 8004e4a <__swbuf_r+0x32>
 8004e42:	f04f 37ff 	mov.w	r7, #4294967295
 8004e46:	4638      	mov	r0, r7
 8004e48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004e4a:	6823      	ldr	r3, [r4, #0]
 8004e4c:	6922      	ldr	r2, [r4, #16]
 8004e4e:	1a98      	subs	r0, r3, r2
 8004e50:	6963      	ldr	r3, [r4, #20]
 8004e52:	b2f6      	uxtb	r6, r6
 8004e54:	4283      	cmp	r3, r0
 8004e56:	4637      	mov	r7, r6
 8004e58:	dc05      	bgt.n	8004e66 <__swbuf_r+0x4e>
 8004e5a:	4621      	mov	r1, r4
 8004e5c:	4628      	mov	r0, r5
 8004e5e:	f7ff ffb3 	bl	8004dc8 <_fflush_r>
 8004e62:	2800      	cmp	r0, #0
 8004e64:	d1ed      	bne.n	8004e42 <__swbuf_r+0x2a>
 8004e66:	68a3      	ldr	r3, [r4, #8]
 8004e68:	3b01      	subs	r3, #1
 8004e6a:	60a3      	str	r3, [r4, #8]
 8004e6c:	6823      	ldr	r3, [r4, #0]
 8004e6e:	1c5a      	adds	r2, r3, #1
 8004e70:	6022      	str	r2, [r4, #0]
 8004e72:	701e      	strb	r6, [r3, #0]
 8004e74:	6962      	ldr	r2, [r4, #20]
 8004e76:	1c43      	adds	r3, r0, #1
 8004e78:	429a      	cmp	r2, r3
 8004e7a:	d004      	beq.n	8004e86 <__swbuf_r+0x6e>
 8004e7c:	89a3      	ldrh	r3, [r4, #12]
 8004e7e:	07db      	lsls	r3, r3, #31
 8004e80:	d5e1      	bpl.n	8004e46 <__swbuf_r+0x2e>
 8004e82:	2e0a      	cmp	r6, #10
 8004e84:	d1df      	bne.n	8004e46 <__swbuf_r+0x2e>
 8004e86:	4621      	mov	r1, r4
 8004e88:	4628      	mov	r0, r5
 8004e8a:	f7ff ff9d 	bl	8004dc8 <_fflush_r>
 8004e8e:	2800      	cmp	r0, #0
 8004e90:	d0d9      	beq.n	8004e46 <__swbuf_r+0x2e>
 8004e92:	e7d6      	b.n	8004e42 <__swbuf_r+0x2a>

08004e94 <__swsetup_r>:
 8004e94:	b538      	push	{r3, r4, r5, lr}
 8004e96:	4b29      	ldr	r3, [pc, #164]	@ (8004f3c <__swsetup_r+0xa8>)
 8004e98:	4605      	mov	r5, r0
 8004e9a:	6818      	ldr	r0, [r3, #0]
 8004e9c:	460c      	mov	r4, r1
 8004e9e:	b118      	cbz	r0, 8004ea8 <__swsetup_r+0x14>
 8004ea0:	6a03      	ldr	r3, [r0, #32]
 8004ea2:	b90b      	cbnz	r3, 8004ea8 <__swsetup_r+0x14>
 8004ea4:	f7fe f9dc 	bl	8003260 <__sinit>
 8004ea8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004eac:	0719      	lsls	r1, r3, #28
 8004eae:	d422      	bmi.n	8004ef6 <__swsetup_r+0x62>
 8004eb0:	06da      	lsls	r2, r3, #27
 8004eb2:	d407      	bmi.n	8004ec4 <__swsetup_r+0x30>
 8004eb4:	2209      	movs	r2, #9
 8004eb6:	602a      	str	r2, [r5, #0]
 8004eb8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004ebc:	81a3      	strh	r3, [r4, #12]
 8004ebe:	f04f 30ff 	mov.w	r0, #4294967295
 8004ec2:	e033      	b.n	8004f2c <__swsetup_r+0x98>
 8004ec4:	0758      	lsls	r0, r3, #29
 8004ec6:	d512      	bpl.n	8004eee <__swsetup_r+0x5a>
 8004ec8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004eca:	b141      	cbz	r1, 8004ede <__swsetup_r+0x4a>
 8004ecc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004ed0:	4299      	cmp	r1, r3
 8004ed2:	d002      	beq.n	8004eda <__swsetup_r+0x46>
 8004ed4:	4628      	mov	r0, r5
 8004ed6:	f7ff f937 	bl	8004148 <_free_r>
 8004eda:	2300      	movs	r3, #0
 8004edc:	6363      	str	r3, [r4, #52]	@ 0x34
 8004ede:	89a3      	ldrh	r3, [r4, #12]
 8004ee0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004ee4:	81a3      	strh	r3, [r4, #12]
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	6063      	str	r3, [r4, #4]
 8004eea:	6923      	ldr	r3, [r4, #16]
 8004eec:	6023      	str	r3, [r4, #0]
 8004eee:	89a3      	ldrh	r3, [r4, #12]
 8004ef0:	f043 0308 	orr.w	r3, r3, #8
 8004ef4:	81a3      	strh	r3, [r4, #12]
 8004ef6:	6923      	ldr	r3, [r4, #16]
 8004ef8:	b94b      	cbnz	r3, 8004f0e <__swsetup_r+0x7a>
 8004efa:	89a3      	ldrh	r3, [r4, #12]
 8004efc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004f00:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f04:	d003      	beq.n	8004f0e <__swsetup_r+0x7a>
 8004f06:	4621      	mov	r1, r4
 8004f08:	4628      	mov	r0, r5
 8004f0a:	f000 f8b3 	bl	8005074 <__smakebuf_r>
 8004f0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f12:	f013 0201 	ands.w	r2, r3, #1
 8004f16:	d00a      	beq.n	8004f2e <__swsetup_r+0x9a>
 8004f18:	2200      	movs	r2, #0
 8004f1a:	60a2      	str	r2, [r4, #8]
 8004f1c:	6962      	ldr	r2, [r4, #20]
 8004f1e:	4252      	negs	r2, r2
 8004f20:	61a2      	str	r2, [r4, #24]
 8004f22:	6922      	ldr	r2, [r4, #16]
 8004f24:	b942      	cbnz	r2, 8004f38 <__swsetup_r+0xa4>
 8004f26:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004f2a:	d1c5      	bne.n	8004eb8 <__swsetup_r+0x24>
 8004f2c:	bd38      	pop	{r3, r4, r5, pc}
 8004f2e:	0799      	lsls	r1, r3, #30
 8004f30:	bf58      	it	pl
 8004f32:	6962      	ldrpl	r2, [r4, #20]
 8004f34:	60a2      	str	r2, [r4, #8]
 8004f36:	e7f4      	b.n	8004f22 <__swsetup_r+0x8e>
 8004f38:	2000      	movs	r0, #0
 8004f3a:	e7f7      	b.n	8004f2c <__swsetup_r+0x98>
 8004f3c:	20000010 	.word	0x20000010

08004f40 <_sbrk_r>:
 8004f40:	b538      	push	{r3, r4, r5, lr}
 8004f42:	4d06      	ldr	r5, [pc, #24]	@ (8004f5c <_sbrk_r+0x1c>)
 8004f44:	2300      	movs	r3, #0
 8004f46:	4604      	mov	r4, r0
 8004f48:	4608      	mov	r0, r1
 8004f4a:	602b      	str	r3, [r5, #0]
 8004f4c:	f7fd f96a 	bl	8002224 <_sbrk>
 8004f50:	1c43      	adds	r3, r0, #1
 8004f52:	d102      	bne.n	8004f5a <_sbrk_r+0x1a>
 8004f54:	682b      	ldr	r3, [r5, #0]
 8004f56:	b103      	cbz	r3, 8004f5a <_sbrk_r+0x1a>
 8004f58:	6023      	str	r3, [r4, #0]
 8004f5a:	bd38      	pop	{r3, r4, r5, pc}
 8004f5c:	200007e0 	.word	0x200007e0

08004f60 <__assert_func>:
 8004f60:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004f62:	4614      	mov	r4, r2
 8004f64:	461a      	mov	r2, r3
 8004f66:	4b09      	ldr	r3, [pc, #36]	@ (8004f8c <__assert_func+0x2c>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4605      	mov	r5, r0
 8004f6c:	68d8      	ldr	r0, [r3, #12]
 8004f6e:	b14c      	cbz	r4, 8004f84 <__assert_func+0x24>
 8004f70:	4b07      	ldr	r3, [pc, #28]	@ (8004f90 <__assert_func+0x30>)
 8004f72:	9100      	str	r1, [sp, #0]
 8004f74:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004f78:	4906      	ldr	r1, [pc, #24]	@ (8004f94 <__assert_func+0x34>)
 8004f7a:	462b      	mov	r3, r5
 8004f7c:	f000 f842 	bl	8005004 <fiprintf>
 8004f80:	f000 f8d6 	bl	8005130 <abort>
 8004f84:	4b04      	ldr	r3, [pc, #16]	@ (8004f98 <__assert_func+0x38>)
 8004f86:	461c      	mov	r4, r3
 8004f88:	e7f3      	b.n	8004f72 <__assert_func+0x12>
 8004f8a:	bf00      	nop
 8004f8c:	20000010 	.word	0x20000010
 8004f90:	08005372 	.word	0x08005372
 8004f94:	0800537f 	.word	0x0800537f
 8004f98:	080053ad 	.word	0x080053ad

08004f9c <_calloc_r>:
 8004f9c:	b570      	push	{r4, r5, r6, lr}
 8004f9e:	fba1 5402 	umull	r5, r4, r1, r2
 8004fa2:	b934      	cbnz	r4, 8004fb2 <_calloc_r+0x16>
 8004fa4:	4629      	mov	r1, r5
 8004fa6:	f7ff f943 	bl	8004230 <_malloc_r>
 8004faa:	4606      	mov	r6, r0
 8004fac:	b928      	cbnz	r0, 8004fba <_calloc_r+0x1e>
 8004fae:	4630      	mov	r0, r6
 8004fb0:	bd70      	pop	{r4, r5, r6, pc}
 8004fb2:	220c      	movs	r2, #12
 8004fb4:	6002      	str	r2, [r0, #0]
 8004fb6:	2600      	movs	r6, #0
 8004fb8:	e7f9      	b.n	8004fae <_calloc_r+0x12>
 8004fba:	462a      	mov	r2, r5
 8004fbc:	4621      	mov	r1, r4
 8004fbe:	f7fe f9da 	bl	8003376 <memset>
 8004fc2:	e7f4      	b.n	8004fae <_calloc_r+0x12>

08004fc4 <__ascii_mbtowc>:
 8004fc4:	b082      	sub	sp, #8
 8004fc6:	b901      	cbnz	r1, 8004fca <__ascii_mbtowc+0x6>
 8004fc8:	a901      	add	r1, sp, #4
 8004fca:	b142      	cbz	r2, 8004fde <__ascii_mbtowc+0x1a>
 8004fcc:	b14b      	cbz	r3, 8004fe2 <__ascii_mbtowc+0x1e>
 8004fce:	7813      	ldrb	r3, [r2, #0]
 8004fd0:	600b      	str	r3, [r1, #0]
 8004fd2:	7812      	ldrb	r2, [r2, #0]
 8004fd4:	1e10      	subs	r0, r2, #0
 8004fd6:	bf18      	it	ne
 8004fd8:	2001      	movne	r0, #1
 8004fda:	b002      	add	sp, #8
 8004fdc:	4770      	bx	lr
 8004fde:	4610      	mov	r0, r2
 8004fe0:	e7fb      	b.n	8004fda <__ascii_mbtowc+0x16>
 8004fe2:	f06f 0001 	mvn.w	r0, #1
 8004fe6:	e7f8      	b.n	8004fda <__ascii_mbtowc+0x16>

08004fe8 <__ascii_wctomb>:
 8004fe8:	4603      	mov	r3, r0
 8004fea:	4608      	mov	r0, r1
 8004fec:	b141      	cbz	r1, 8005000 <__ascii_wctomb+0x18>
 8004fee:	2aff      	cmp	r2, #255	@ 0xff
 8004ff0:	d904      	bls.n	8004ffc <__ascii_wctomb+0x14>
 8004ff2:	228a      	movs	r2, #138	@ 0x8a
 8004ff4:	601a      	str	r2, [r3, #0]
 8004ff6:	f04f 30ff 	mov.w	r0, #4294967295
 8004ffa:	4770      	bx	lr
 8004ffc:	700a      	strb	r2, [r1, #0]
 8004ffe:	2001      	movs	r0, #1
 8005000:	4770      	bx	lr
	...

08005004 <fiprintf>:
 8005004:	b40e      	push	{r1, r2, r3}
 8005006:	b503      	push	{r0, r1, lr}
 8005008:	4601      	mov	r1, r0
 800500a:	ab03      	add	r3, sp, #12
 800500c:	4805      	ldr	r0, [pc, #20]	@ (8005024 <fiprintf+0x20>)
 800500e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005012:	6800      	ldr	r0, [r0, #0]
 8005014:	9301      	str	r3, [sp, #4]
 8005016:	f7ff fd3b 	bl	8004a90 <_vfiprintf_r>
 800501a:	b002      	add	sp, #8
 800501c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005020:	b003      	add	sp, #12
 8005022:	4770      	bx	lr
 8005024:	20000010 	.word	0x20000010

08005028 <__swhatbuf_r>:
 8005028:	b570      	push	{r4, r5, r6, lr}
 800502a:	460c      	mov	r4, r1
 800502c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005030:	2900      	cmp	r1, #0
 8005032:	b096      	sub	sp, #88	@ 0x58
 8005034:	4615      	mov	r5, r2
 8005036:	461e      	mov	r6, r3
 8005038:	da0d      	bge.n	8005056 <__swhatbuf_r+0x2e>
 800503a:	89a3      	ldrh	r3, [r4, #12]
 800503c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005040:	f04f 0100 	mov.w	r1, #0
 8005044:	bf14      	ite	ne
 8005046:	2340      	movne	r3, #64	@ 0x40
 8005048:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800504c:	2000      	movs	r0, #0
 800504e:	6031      	str	r1, [r6, #0]
 8005050:	602b      	str	r3, [r5, #0]
 8005052:	b016      	add	sp, #88	@ 0x58
 8005054:	bd70      	pop	{r4, r5, r6, pc}
 8005056:	466a      	mov	r2, sp
 8005058:	f000 f848 	bl	80050ec <_fstat_r>
 800505c:	2800      	cmp	r0, #0
 800505e:	dbec      	blt.n	800503a <__swhatbuf_r+0x12>
 8005060:	9901      	ldr	r1, [sp, #4]
 8005062:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005066:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800506a:	4259      	negs	r1, r3
 800506c:	4159      	adcs	r1, r3
 800506e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005072:	e7eb      	b.n	800504c <__swhatbuf_r+0x24>

08005074 <__smakebuf_r>:
 8005074:	898b      	ldrh	r3, [r1, #12]
 8005076:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005078:	079d      	lsls	r5, r3, #30
 800507a:	4606      	mov	r6, r0
 800507c:	460c      	mov	r4, r1
 800507e:	d507      	bpl.n	8005090 <__smakebuf_r+0x1c>
 8005080:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005084:	6023      	str	r3, [r4, #0]
 8005086:	6123      	str	r3, [r4, #16]
 8005088:	2301      	movs	r3, #1
 800508a:	6163      	str	r3, [r4, #20]
 800508c:	b003      	add	sp, #12
 800508e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005090:	ab01      	add	r3, sp, #4
 8005092:	466a      	mov	r2, sp
 8005094:	f7ff ffc8 	bl	8005028 <__swhatbuf_r>
 8005098:	9f00      	ldr	r7, [sp, #0]
 800509a:	4605      	mov	r5, r0
 800509c:	4639      	mov	r1, r7
 800509e:	4630      	mov	r0, r6
 80050a0:	f7ff f8c6 	bl	8004230 <_malloc_r>
 80050a4:	b948      	cbnz	r0, 80050ba <__smakebuf_r+0x46>
 80050a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80050aa:	059a      	lsls	r2, r3, #22
 80050ac:	d4ee      	bmi.n	800508c <__smakebuf_r+0x18>
 80050ae:	f023 0303 	bic.w	r3, r3, #3
 80050b2:	f043 0302 	orr.w	r3, r3, #2
 80050b6:	81a3      	strh	r3, [r4, #12]
 80050b8:	e7e2      	b.n	8005080 <__smakebuf_r+0xc>
 80050ba:	89a3      	ldrh	r3, [r4, #12]
 80050bc:	6020      	str	r0, [r4, #0]
 80050be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80050c2:	81a3      	strh	r3, [r4, #12]
 80050c4:	9b01      	ldr	r3, [sp, #4]
 80050c6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80050ca:	b15b      	cbz	r3, 80050e4 <__smakebuf_r+0x70>
 80050cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80050d0:	4630      	mov	r0, r6
 80050d2:	f000 f81d 	bl	8005110 <_isatty_r>
 80050d6:	b128      	cbz	r0, 80050e4 <__smakebuf_r+0x70>
 80050d8:	89a3      	ldrh	r3, [r4, #12]
 80050da:	f023 0303 	bic.w	r3, r3, #3
 80050de:	f043 0301 	orr.w	r3, r3, #1
 80050e2:	81a3      	strh	r3, [r4, #12]
 80050e4:	89a3      	ldrh	r3, [r4, #12]
 80050e6:	431d      	orrs	r5, r3
 80050e8:	81a5      	strh	r5, [r4, #12]
 80050ea:	e7cf      	b.n	800508c <__smakebuf_r+0x18>

080050ec <_fstat_r>:
 80050ec:	b538      	push	{r3, r4, r5, lr}
 80050ee:	4d07      	ldr	r5, [pc, #28]	@ (800510c <_fstat_r+0x20>)
 80050f0:	2300      	movs	r3, #0
 80050f2:	4604      	mov	r4, r0
 80050f4:	4608      	mov	r0, r1
 80050f6:	4611      	mov	r1, r2
 80050f8:	602b      	str	r3, [r5, #0]
 80050fa:	f7fd f86b 	bl	80021d4 <_fstat>
 80050fe:	1c43      	adds	r3, r0, #1
 8005100:	d102      	bne.n	8005108 <_fstat_r+0x1c>
 8005102:	682b      	ldr	r3, [r5, #0]
 8005104:	b103      	cbz	r3, 8005108 <_fstat_r+0x1c>
 8005106:	6023      	str	r3, [r4, #0]
 8005108:	bd38      	pop	{r3, r4, r5, pc}
 800510a:	bf00      	nop
 800510c:	200007e0 	.word	0x200007e0

08005110 <_isatty_r>:
 8005110:	b538      	push	{r3, r4, r5, lr}
 8005112:	4d06      	ldr	r5, [pc, #24]	@ (800512c <_isatty_r+0x1c>)
 8005114:	2300      	movs	r3, #0
 8005116:	4604      	mov	r4, r0
 8005118:	4608      	mov	r0, r1
 800511a:	602b      	str	r3, [r5, #0]
 800511c:	f7fd f86a 	bl	80021f4 <_isatty>
 8005120:	1c43      	adds	r3, r0, #1
 8005122:	d102      	bne.n	800512a <_isatty_r+0x1a>
 8005124:	682b      	ldr	r3, [r5, #0]
 8005126:	b103      	cbz	r3, 800512a <_isatty_r+0x1a>
 8005128:	6023      	str	r3, [r4, #0]
 800512a:	bd38      	pop	{r3, r4, r5, pc}
 800512c:	200007e0 	.word	0x200007e0

08005130 <abort>:
 8005130:	b508      	push	{r3, lr}
 8005132:	2006      	movs	r0, #6
 8005134:	f000 f82c 	bl	8005190 <raise>
 8005138:	2001      	movs	r0, #1
 800513a:	f7fc fffb 	bl	8002134 <_exit>

0800513e <_raise_r>:
 800513e:	291f      	cmp	r1, #31
 8005140:	b538      	push	{r3, r4, r5, lr}
 8005142:	4605      	mov	r5, r0
 8005144:	460c      	mov	r4, r1
 8005146:	d904      	bls.n	8005152 <_raise_r+0x14>
 8005148:	2316      	movs	r3, #22
 800514a:	6003      	str	r3, [r0, #0]
 800514c:	f04f 30ff 	mov.w	r0, #4294967295
 8005150:	bd38      	pop	{r3, r4, r5, pc}
 8005152:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8005154:	b112      	cbz	r2, 800515c <_raise_r+0x1e>
 8005156:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800515a:	b94b      	cbnz	r3, 8005170 <_raise_r+0x32>
 800515c:	4628      	mov	r0, r5
 800515e:	f000 f831 	bl	80051c4 <_getpid_r>
 8005162:	4622      	mov	r2, r4
 8005164:	4601      	mov	r1, r0
 8005166:	4628      	mov	r0, r5
 8005168:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800516c:	f000 b818 	b.w	80051a0 <_kill_r>
 8005170:	2b01      	cmp	r3, #1
 8005172:	d00a      	beq.n	800518a <_raise_r+0x4c>
 8005174:	1c59      	adds	r1, r3, #1
 8005176:	d103      	bne.n	8005180 <_raise_r+0x42>
 8005178:	2316      	movs	r3, #22
 800517a:	6003      	str	r3, [r0, #0]
 800517c:	2001      	movs	r0, #1
 800517e:	e7e7      	b.n	8005150 <_raise_r+0x12>
 8005180:	2100      	movs	r1, #0
 8005182:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8005186:	4620      	mov	r0, r4
 8005188:	4798      	blx	r3
 800518a:	2000      	movs	r0, #0
 800518c:	e7e0      	b.n	8005150 <_raise_r+0x12>
	...

08005190 <raise>:
 8005190:	4b02      	ldr	r3, [pc, #8]	@ (800519c <raise+0xc>)
 8005192:	4601      	mov	r1, r0
 8005194:	6818      	ldr	r0, [r3, #0]
 8005196:	f7ff bfd2 	b.w	800513e <_raise_r>
 800519a:	bf00      	nop
 800519c:	20000010 	.word	0x20000010

080051a0 <_kill_r>:
 80051a0:	b538      	push	{r3, r4, r5, lr}
 80051a2:	4d07      	ldr	r5, [pc, #28]	@ (80051c0 <_kill_r+0x20>)
 80051a4:	2300      	movs	r3, #0
 80051a6:	4604      	mov	r4, r0
 80051a8:	4608      	mov	r0, r1
 80051aa:	4611      	mov	r1, r2
 80051ac:	602b      	str	r3, [r5, #0]
 80051ae:	f7fc ffb1 	bl	8002114 <_kill>
 80051b2:	1c43      	adds	r3, r0, #1
 80051b4:	d102      	bne.n	80051bc <_kill_r+0x1c>
 80051b6:	682b      	ldr	r3, [r5, #0]
 80051b8:	b103      	cbz	r3, 80051bc <_kill_r+0x1c>
 80051ba:	6023      	str	r3, [r4, #0]
 80051bc:	bd38      	pop	{r3, r4, r5, pc}
 80051be:	bf00      	nop
 80051c0:	200007e0 	.word	0x200007e0

080051c4 <_getpid_r>:
 80051c4:	f7fc bf9e 	b.w	8002104 <_getpid>

080051c8 <_init>:
 80051c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051ca:	bf00      	nop
 80051cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051ce:	bc08      	pop	{r3}
 80051d0:	469e      	mov	lr, r3
 80051d2:	4770      	bx	lr

080051d4 <_fini>:
 80051d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051d6:	bf00      	nop
 80051d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051da:	bc08      	pop	{r3}
 80051dc:	469e      	mov	lr, r3
 80051de:	4770      	bx	lr
