# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../Vivado/2018.3/myworkplace/halfadder/halfadder.srcs/sources_1/new/halfadder.v" \
"../../../../cjm_fa_useip.srcs/sources_1/ip/halfadder_0/sim/halfadder_0.v" \
"../../../../cjm_fa_useip.srcs/sources_1/new/cjm_fa_useip.v" \
"../../../../cjm_fa_useip.srcs/sim_1/new/sim_cjm_fa_useip.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
