// Seed: 3654039157
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    input supply1 id_2,
    output supply0 id_3,
    input supply0 id_4,
    input uwire id_5,
    input tri id_6
);
  wor id_8;
  assign id_8 = 1;
  supply1 id_9 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    output wand id_2,
    input wire id_3,
    output logic id_4
    , id_7,
    input uwire id_5
);
  assign id_7 = 1'd0;
  wire id_8, id_9;
  final begin
    id_4 <= 1;
  end
  module_0(
      id_3, id_1, id_1, id_0, id_5, id_3, id_5
  );
endmodule
