{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 30 13:20:34 2020 " "Info: Processing started: Thu Jul 30 13:20:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CAP -c CAP " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CAP -c CAP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "CAP EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design CAP" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "111 111 " "Warning: No exact pin location assignment(s) for 111 pins of 111 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NaN " "Info: Pin NaN not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { NaN } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 320 1320 1496 336 "NaN" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NaN } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "overflow " "Info: Pin overflow not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { overflow } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 416 1320 1496 432 "overflow" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { overflow } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "underflow " "Info: Pin underflow not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { underflow } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 448 1320 1496 464 "underflow" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { underflow } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "QNaN " "Info: Pin QNaN not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { QNaN } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 352 1320 1496 368 "QNaN" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { QNaN } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SNaN " "Info: Pin SNaN not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SNaN } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 384 1320 1496 400 "SNaN" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SNaN } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "div_by_zero " "Info: Pin div_by_zero not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { div_by_zero } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 480 1320 1496 496 "div_by_zero" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_by_zero } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inexact " "Info: Pin inexact not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { inexact } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 512 1320 1496 528 "inexact" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inexact } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[31\] " "Info: Pin output\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { output[31] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 288 1320 1496 304 "output\[31..0\]" "" } { 280 1160 1232 296 "output\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[30\] " "Info: Pin output\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { output[30] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 288 1320 1496 304 "output\[31..0\]" "" } { 280 1160 1232 296 "output\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[29\] " "Info: Pin output\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { output[29] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 288 1320 1496 304 "output\[31..0\]" "" } { 280 1160 1232 296 "output\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[28\] " "Info: Pin output\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { output[28] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 288 1320 1496 304 "output\[31..0\]" "" } { 280 1160 1232 296 "output\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[27\] " "Info: Pin output\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { output[27] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 288 1320 1496 304 "output\[31..0\]" "" } { 280 1160 1232 296 "output\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[26\] " "Info: Pin output\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { output[26] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 288 1320 1496 304 "output\[31..0\]" "" } { 280 1160 1232 296 "output\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[25\] " "Info: Pin output\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { output[25] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 288 1320 1496 304 "output\[31..0\]" "" } { 280 1160 1232 296 "output\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[24\] " "Info: Pin output\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { output[24] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 288 1320 1496 304 "output\[31..0\]" "" } { 280 1160 1232 296 "output\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[23\] " "Info: Pin output\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { output[23] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 288 1320 1496 304 "output\[31..0\]" "" } { 280 1160 1232 296 "output\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[22\] " "Info: Pin output\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { output[22] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 288 1320 1496 304 "output\[31..0\]" "" } { 280 1160 1232 296 "output\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[21\] " "Info: Pin output\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { output[21] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 288 1320 1496 304 "output\[31..0\]" "" } { 280 1160 1232 296 "output\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[20\] " "Info: Pin output\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { output[20] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 288 1320 1496 304 "output\[31..0\]" "" } { 280 1160 1232 296 "output\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[19\] " "Info: Pin output\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { output[19] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 288 1320 1496 304 "output\[31..0\]" "" } { 280 1160 1232 296 "output\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[18\] " "Info: Pin output\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { output[18] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 288 1320 1496 304 "output\[31..0\]" "" } { 280 1160 1232 296 "output\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[17\] " "Info: Pin output\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { output[17] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 288 1320 1496 304 "output\[31..0\]" "" } { 280 1160 1232 296 "output\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[16\] " "Info: Pin output\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { output[16] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 288 1320 1496 304 "output\[31..0\]" "" } { 280 1160 1232 296 "output\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[15\] " "Info: Pin output\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { output[15] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 288 1320 1496 304 "output\[31..0\]" "" } { 280 1160 1232 296 "output\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[14\] " "Info: Pin output\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { output[14] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 288 1320 1496 304 "output\[31..0\]" "" } { 280 1160 1232 296 "output\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[13\] " "Info: Pin output\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { output[13] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 288 1320 1496 304 "output\[31..0\]" "" } { 280 1160 1232 296 "output\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[12\] " "Info: Pin output\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { output[12] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 288 1320 1496 304 "output\[31..0\]" "" } { 280 1160 1232 296 "output\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[11\] " "Info: Pin output\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { output[11] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 288 1320 1496 304 "output\[31..0\]" "" } { 280 1160 1232 296 "output\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[10\] " "Info: Pin output\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { output[10] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 288 1320 1496 304 "output\[31..0\]" "" } { 280 1160 1232 296 "output\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[9\] " "Info: Pin output\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { output[9] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 288 1320 1496 304 "output\[31..0\]" "" } { 280 1160 1232 296 "output\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[8\] " "Info: Pin output\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { output[8] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 288 1320 1496 304 "output\[31..0\]" "" } { 280 1160 1232 296 "output\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[7\] " "Info: Pin output\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { output[7] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 288 1320 1496 304 "output\[31..0\]" "" } { 280 1160 1232 296 "output\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[6\] " "Info: Pin output\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { output[6] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 288 1320 1496 304 "output\[31..0\]" "" } { 280 1160 1232 296 "output\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[5\] " "Info: Pin output\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { output[5] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 288 1320 1496 304 "output\[31..0\]" "" } { 280 1160 1232 296 "output\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[4\] " "Info: Pin output\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { output[4] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 288 1320 1496 304 "output\[31..0\]" "" } { 280 1160 1232 296 "output\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[3\] " "Info: Pin output\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { output[3] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 288 1320 1496 304 "output\[31..0\]" "" } { 280 1160 1232 296 "output\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[2\] " "Info: Pin output\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { output[2] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 288 1320 1496 304 "output\[31..0\]" "" } { 280 1160 1232 296 "output\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[1\] " "Info: Pin output\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { output[1] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 288 1320 1496 304 "output\[31..0\]" "" } { 280 1160 1232 296 "output\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[0\] " "Info: Pin output\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { output[0] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 288 1320 1496 304 "output\[31..0\]" "" } { 280 1160 1232 296 "output\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[4\] " "Info: Pin opcode\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { opcode[4] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 192 176 344 208 "opcode\[5..0\]" "" } { 170 1072 1088 232 "opcode\[2..0\]" "" } { 184 600 672 200 "opcode\[5\]" "" } { 456 608 672 472 "opcode\[5\]" "" } { 1088 576 648 1104 "opcode\[5\]" "" } { 1376 584 664 1392 "opcode\[5\]" "" } { 136 600 672 152 "opcode\[0\]" "" } { 760 616 674 776 "opcode\[5\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { opcode[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[3\] " "Info: Pin opcode\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { opcode[3] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 192 176 344 208 "opcode\[5..0\]" "" } { 170 1072 1088 232 "opcode\[2..0\]" "" } { 184 600 672 200 "opcode\[5\]" "" } { 456 608 672 472 "opcode\[5\]" "" } { 1088 576 648 1104 "opcode\[5\]" "" } { 1376 584 664 1392 "opcode\[5\]" "" } { 136 600 672 152 "opcode\[0\]" "" } { 760 616 674 776 "opcode\[5\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { opcode[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[2\] " "Info: Pin opcode\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { opcode[2] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 192 176 344 208 "opcode\[5..0\]" "" } { 170 1072 1088 232 "opcode\[2..0\]" "" } { 184 600 672 200 "opcode\[5\]" "" } { 456 608 672 472 "opcode\[5\]" "" } { 1088 576 648 1104 "opcode\[5\]" "" } { 1376 584 664 1392 "opcode\[5\]" "" } { 136 600 672 152 "opcode\[0\]" "" } { 760 616 674 776 "opcode\[5\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { opcode[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[0\] " "Info: Pin opcode\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { opcode[0] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 192 176 344 208 "opcode\[5..0\]" "" } { 170 1072 1088 232 "opcode\[2..0\]" "" } { 184 600 672 200 "opcode\[5\]" "" } { 456 608 672 472 "opcode\[5\]" "" } { 1088 576 648 1104 "opcode\[5\]" "" } { 1376 584 664 1392 "opcode\[5\]" "" } { 136 600 672 152 "opcode\[0\]" "" } { 760 616 674 776 "opcode\[5\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { opcode[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[1\] " "Info: Pin opcode\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { opcode[1] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 192 176 344 208 "opcode\[5..0\]" "" } { 170 1072 1088 232 "opcode\[2..0\]" "" } { 184 600 672 200 "opcode\[5\]" "" } { 456 608 672 472 "opcode\[5\]" "" } { 1088 576 648 1104 "opcode\[5\]" "" } { 1376 584 664 1392 "opcode\[5\]" "" } { 136 600 672 152 "opcode\[0\]" "" } { 760 616 674 776 "opcode\[5\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { opcode[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { clock } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 240 176 344 256 "clock" "" } { 168 600 672 184 "clock" "" } { 472 608 672 488 "clock" "" } { 1072 576 648 1088 "clock" "" } { 1360 584 664 1376 "clock" "" } { 744 616 672 760 "clock" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aclr " "Info: Pin aclr not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { aclr } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 264 176 344 280 "aclr" "" } { 200 600 672 216 "aclr" "" } { 488 608 672 504 "aclr" "" } { 1104 576 648 1120 "aclr" "" } { 1392 584 664 1408 "aclr" "" } { 776 616 672 792 "aclr" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { aclr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opcode\[5\] " "Info: Pin opcode\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { opcode[5] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 192 176 344 208 "opcode\[5..0\]" "" } { 170 1072 1088 232 "opcode\[2..0\]" "" } { 184 600 672 200 "opcode\[5\]" "" } { 456 608 672 472 "opcode\[5\]" "" } { 1088 576 648 1104 "opcode\[5\]" "" } { 1376 584 664 1392 "opcode\[5\]" "" } { 136 600 672 152 "opcode\[0\]" "" } { 760 616 674 776 "opcode\[5\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { opcode[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[27\] " "Info: Pin A\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A[27] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 128 176 344 144 "A\[31..0\]" "" } { 104 600 672 120 "A\[31..0\]" "" } { 408 608 672 424 "A\[31..0\]" "" } { 1056 576 648 1072 "A\[31..0\]" "" } { 1312 584 664 1328 "A\[31..0\]" "" } { 712 616 672 728 "A\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[25\] " "Info: Pin A\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A[25] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 128 176 344 144 "A\[31..0\]" "" } { 104 600 672 120 "A\[31..0\]" "" } { 408 608 672 424 "A\[31..0\]" "" } { 1056 576 648 1072 "A\[31..0\]" "" } { 1312 584 664 1328 "A\[31..0\]" "" } { 712 616 672 728 "A\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[26\] " "Info: Pin A\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A[26] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 128 176 344 144 "A\[31..0\]" "" } { 104 600 672 120 "A\[31..0\]" "" } { 408 608 672 424 "A\[31..0\]" "" } { 1056 576 648 1072 "A\[31..0\]" "" } { 1312 584 664 1328 "A\[31..0\]" "" } { 712 616 672 728 "A\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[23\] " "Info: Pin A\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A[23] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 128 176 344 144 "A\[31..0\]" "" } { 104 600 672 120 "A\[31..0\]" "" } { 408 608 672 424 "A\[31..0\]" "" } { 1056 576 648 1072 "A\[31..0\]" "" } { 1312 584 664 1328 "A\[31..0\]" "" } { 712 616 672 728 "A\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[28\] " "Info: Pin A\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A[28] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 128 176 344 144 "A\[31..0\]" "" } { 104 600 672 120 "A\[31..0\]" "" } { 408 608 672 424 "A\[31..0\]" "" } { 1056 576 648 1072 "A\[31..0\]" "" } { 1312 584 664 1328 "A\[31..0\]" "" } { 712 616 672 728 "A\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[24\] " "Info: Pin A\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A[24] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 128 176 344 144 "A\[31..0\]" "" } { 104 600 672 120 "A\[31..0\]" "" } { 408 608 672 424 "A\[31..0\]" "" } { 1056 576 648 1072 "A\[31..0\]" "" } { 1312 584 664 1328 "A\[31..0\]" "" } { 712 616 672 728 "A\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[29\] " "Info: Pin A\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A[29] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 128 176 344 144 "A\[31..0\]" "" } { 104 600 672 120 "A\[31..0\]" "" } { 408 608 672 424 "A\[31..0\]" "" } { 1056 576 648 1072 "A\[31..0\]" "" } { 1312 584 664 1328 "A\[31..0\]" "" } { 712 616 672 728 "A\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[30\] " "Info: Pin A\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A[30] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 128 176 344 144 "A\[31..0\]" "" } { 104 600 672 120 "A\[31..0\]" "" } { 408 608 672 424 "A\[31..0\]" "" } { 1056 576 648 1072 "A\[31..0\]" "" } { 1312 584 664 1328 "A\[31..0\]" "" } { 712 616 672 728 "A\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Info: Pin A\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A[1] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 128 176 344 144 "A\[31..0\]" "" } { 104 600 672 120 "A\[31..0\]" "" } { 408 608 672 424 "A\[31..0\]" "" } { 1056 576 648 1072 "A\[31..0\]" "" } { 1312 584 664 1328 "A\[31..0\]" "" } { 712 616 672 728 "A\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[4\] " "Info: Pin A\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A[4] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 128 176 344 144 "A\[31..0\]" "" } { 104 600 672 120 "A\[31..0\]" "" } { 408 608 672 424 "A\[31..0\]" "" } { 1056 576 648 1072 "A\[31..0\]" "" } { 1312 584 664 1328 "A\[31..0\]" "" } { 712 616 672 728 "A\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[6\] " "Info: Pin A\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A[6] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 128 176 344 144 "A\[31..0\]" "" } { 104 600 672 120 "A\[31..0\]" "" } { 408 608 672 424 "A\[31..0\]" "" } { 1056 576 648 1072 "A\[31..0\]" "" } { 1312 584 664 1328 "A\[31..0\]" "" } { 712 616 672 728 "A\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[8\] " "Info: Pin A\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A[8] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 128 176 344 144 "A\[31..0\]" "" } { 104 600 672 120 "A\[31..0\]" "" } { 408 608 672 424 "A\[31..0\]" "" } { 1056 576 648 1072 "A\[31..0\]" "" } { 1312 584 664 1328 "A\[31..0\]" "" } { 712 616 672 728 "A\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[10\] " "Info: Pin A\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A[10] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 128 176 344 144 "A\[31..0\]" "" } { 104 600 672 120 "A\[31..0\]" "" } { 408 608 672 424 "A\[31..0\]" "" } { 1056 576 648 1072 "A\[31..0\]" "" } { 1312 584 664 1328 "A\[31..0\]" "" } { 712 616 672 728 "A\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Info: Pin A\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A[2] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 128 176 344 144 "A\[31..0\]" "" } { 104 600 672 120 "A\[31..0\]" "" } { 408 608 672 424 "A\[31..0\]" "" } { 1056 576 648 1072 "A\[31..0\]" "" } { 1312 584 664 1328 "A\[31..0\]" "" } { 712 616 672 728 "A\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[9\] " "Info: Pin A\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A[9] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 128 176 344 144 "A\[31..0\]" "" } { 104 600 672 120 "A\[31..0\]" "" } { 408 608 672 424 "A\[31..0\]" "" } { 1056 576 648 1072 "A\[31..0\]" "" } { 1312 584 664 1328 "A\[31..0\]" "" } { 712 616 672 728 "A\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Info: Pin A\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A[3] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 128 176 344 144 "A\[31..0\]" "" } { 104 600 672 120 "A\[31..0\]" "" } { 408 608 672 424 "A\[31..0\]" "" } { 1056 576 648 1072 "A\[31..0\]" "" } { 1312 584 664 1328 "A\[31..0\]" "" } { 712 616 672 728 "A\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[5\] " "Info: Pin A\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A[5] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 128 176 344 144 "A\[31..0\]" "" } { 104 600 672 120 "A\[31..0\]" "" } { 408 608 672 424 "A\[31..0\]" "" } { 1056 576 648 1072 "A\[31..0\]" "" } { 1312 584 664 1328 "A\[31..0\]" "" } { 712 616 672 728 "A\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[7\] " "Info: Pin A\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A[7] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 128 176 344 144 "A\[31..0\]" "" } { 104 600 672 120 "A\[31..0\]" "" } { 408 608 672 424 "A\[31..0\]" "" } { 1056 576 648 1072 "A\[31..0\]" "" } { 1312 584 664 1328 "A\[31..0\]" "" } { 712 616 672 728 "A\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Info: Pin A\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A[0] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 128 176 344 144 "A\[31..0\]" "" } { 104 600 672 120 "A\[31..0\]" "" } { 408 608 672 424 "A\[31..0\]" "" } { 1056 576 648 1072 "A\[31..0\]" "" } { 1312 584 664 1328 "A\[31..0\]" "" } { 712 616 672 728 "A\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[14\] " "Info: Pin A\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A[14] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 128 176 344 144 "A\[31..0\]" "" } { 104 600 672 120 "A\[31..0\]" "" } { 408 608 672 424 "A\[31..0\]" "" } { 1056 576 648 1072 "A\[31..0\]" "" } { 1312 584 664 1328 "A\[31..0\]" "" } { 712 616 672 728 "A\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[17\] " "Info: Pin A\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A[17] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 128 176 344 144 "A\[31..0\]" "" } { 104 600 672 120 "A\[31..0\]" "" } { 408 608 672 424 "A\[31..0\]" "" } { 1056 576 648 1072 "A\[31..0\]" "" } { 1312 584 664 1328 "A\[31..0\]" "" } { 712 616 672 728 "A\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[16\] " "Info: Pin A\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A[16] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 128 176 344 144 "A\[31..0\]" "" } { 104 600 672 120 "A\[31..0\]" "" } { 408 608 672 424 "A\[31..0\]" "" } { 1056 576 648 1072 "A\[31..0\]" "" } { 1312 584 664 1328 "A\[31..0\]" "" } { 712 616 672 728 "A\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[11\] " "Info: Pin A\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A[11] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 128 176 344 144 "A\[31..0\]" "" } { 104 600 672 120 "A\[31..0\]" "" } { 408 608 672 424 "A\[31..0\]" "" } { 1056 576 648 1072 "A\[31..0\]" "" } { 1312 584 664 1328 "A\[31..0\]" "" } { 712 616 672 728 "A\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[12\] " "Info: Pin A\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A[12] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 128 176 344 144 "A\[31..0\]" "" } { 104 600 672 120 "A\[31..0\]" "" } { 408 608 672 424 "A\[31..0\]" "" } { 1056 576 648 1072 "A\[31..0\]" "" } { 1312 584 664 1328 "A\[31..0\]" "" } { 712 616 672 728 "A\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[13\] " "Info: Pin A\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A[13] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 128 176 344 144 "A\[31..0\]" "" } { 104 600 672 120 "A\[31..0\]" "" } { 408 608 672 424 "A\[31..0\]" "" } { 1056 576 648 1072 "A\[31..0\]" "" } { 1312 584 664 1328 "A\[31..0\]" "" } { 712 616 672 728 "A\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[22\] " "Info: Pin A\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A[22] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 128 176 344 144 "A\[31..0\]" "" } { 104 600 672 120 "A\[31..0\]" "" } { 408 608 672 424 "A\[31..0\]" "" } { 1056 576 648 1072 "A\[31..0\]" "" } { 1312 584 664 1328 "A\[31..0\]" "" } { 712 616 672 728 "A\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[21\] " "Info: Pin A\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A[21] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 128 176 344 144 "A\[31..0\]" "" } { 104 600 672 120 "A\[31..0\]" "" } { 408 608 672 424 "A\[31..0\]" "" } { 1056 576 648 1072 "A\[31..0\]" "" } { 1312 584 664 1328 "A\[31..0\]" "" } { 712 616 672 728 "A\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[18\] " "Info: Pin A\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A[18] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 128 176 344 144 "A\[31..0\]" "" } { 104 600 672 120 "A\[31..0\]" "" } { 408 608 672 424 "A\[31..0\]" "" } { 1056 576 648 1072 "A\[31..0\]" "" } { 1312 584 664 1328 "A\[31..0\]" "" } { 712 616 672 728 "A\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[15\] " "Info: Pin A\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A[15] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 128 176 344 144 "A\[31..0\]" "" } { 104 600 672 120 "A\[31..0\]" "" } { 408 608 672 424 "A\[31..0\]" "" } { 1056 576 648 1072 "A\[31..0\]" "" } { 1312 584 664 1328 "A\[31..0\]" "" } { 712 616 672 728 "A\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[19\] " "Info: Pin A\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A[19] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 128 176 344 144 "A\[31..0\]" "" } { 104 600 672 120 "A\[31..0\]" "" } { 408 608 672 424 "A\[31..0\]" "" } { 1056 576 648 1072 "A\[31..0\]" "" } { 1312 584 664 1328 "A\[31..0\]" "" } { 712 616 672 728 "A\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[20\] " "Info: Pin A\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A[20] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 128 176 344 144 "A\[31..0\]" "" } { 104 600 672 120 "A\[31..0\]" "" } { 408 608 672 424 "A\[31..0\]" "" } { 1056 576 648 1072 "A\[31..0\]" "" } { 1312 584 664 1328 "A\[31..0\]" "" } { 712 616 672 728 "A\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[27\] " "Info: Pin B\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B[27] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 160 176 344 176 "B\[31..0\]" "" } { 120 600 672 136 "B\[31..0\]" "" } { 424 608 672 440 "B\[31..0\]" "" } { 1328 584 664 1344 "B\[31..0\]" "" } { 728 616 672 744 "B\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[25\] " "Info: Pin B\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B[25] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 160 176 344 176 "B\[31..0\]" "" } { 120 600 672 136 "B\[31..0\]" "" } { 424 608 672 440 "B\[31..0\]" "" } { 1328 584 664 1344 "B\[31..0\]" "" } { 728 616 672 744 "B\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[26\] " "Info: Pin B\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B[26] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 160 176 344 176 "B\[31..0\]" "" } { 120 600 672 136 "B\[31..0\]" "" } { 424 608 672 440 "B\[31..0\]" "" } { 1328 584 664 1344 "B\[31..0\]" "" } { 728 616 672 744 "B\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[23\] " "Info: Pin B\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B[23] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 160 176 344 176 "B\[31..0\]" "" } { 120 600 672 136 "B\[31..0\]" "" } { 424 608 672 440 "B\[31..0\]" "" } { 1328 584 664 1344 "B\[31..0\]" "" } { 728 616 672 744 "B\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[28\] " "Info: Pin B\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B[28] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 160 176 344 176 "B\[31..0\]" "" } { 120 600 672 136 "B\[31..0\]" "" } { 424 608 672 440 "B\[31..0\]" "" } { 1328 584 664 1344 "B\[31..0\]" "" } { 728 616 672 744 "B\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[24\] " "Info: Pin B\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B[24] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 160 176 344 176 "B\[31..0\]" "" } { 120 600 672 136 "B\[31..0\]" "" } { 424 608 672 440 "B\[31..0\]" "" } { 1328 584 664 1344 "B\[31..0\]" "" } { 728 616 672 744 "B\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[29\] " "Info: Pin B\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B[29] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 160 176 344 176 "B\[31..0\]" "" } { 120 600 672 136 "B\[31..0\]" "" } { 424 608 672 440 "B\[31..0\]" "" } { 1328 584 664 1344 "B\[31..0\]" "" } { 728 616 672 744 "B\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[30\] " "Info: Pin B\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B[30] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 160 176 344 176 "B\[31..0\]" "" } { 120 600 672 136 "B\[31..0\]" "" } { 424 608 672 440 "B\[31..0\]" "" } { 1328 584 664 1344 "B\[31..0\]" "" } { 728 616 672 744 "B\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Info: Pin B\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B[1] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 160 176 344 176 "B\[31..0\]" "" } { 120 600 672 136 "B\[31..0\]" "" } { 424 608 672 440 "B\[31..0\]" "" } { 1328 584 664 1344 "B\[31..0\]" "" } { 728 616 672 744 "B\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[4\] " "Info: Pin B\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B[4] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 160 176 344 176 "B\[31..0\]" "" } { 120 600 672 136 "B\[31..0\]" "" } { 424 608 672 440 "B\[31..0\]" "" } { 1328 584 664 1344 "B\[31..0\]" "" } { 728 616 672 744 "B\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[6\] " "Info: Pin B\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B[6] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 160 176 344 176 "B\[31..0\]" "" } { 120 600 672 136 "B\[31..0\]" "" } { 424 608 672 440 "B\[31..0\]" "" } { 1328 584 664 1344 "B\[31..0\]" "" } { 728 616 672 744 "B\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[8\] " "Info: Pin B\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B[8] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 160 176 344 176 "B\[31..0\]" "" } { 120 600 672 136 "B\[31..0\]" "" } { 424 608 672 440 "B\[31..0\]" "" } { 1328 584 664 1344 "B\[31..0\]" "" } { 728 616 672 744 "B\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[10\] " "Info: Pin B\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B[10] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 160 176 344 176 "B\[31..0\]" "" } { 120 600 672 136 "B\[31..0\]" "" } { 424 608 672 440 "B\[31..0\]" "" } { 1328 584 664 1344 "B\[31..0\]" "" } { 728 616 672 744 "B\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Info: Pin B\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B[2] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 160 176 344 176 "B\[31..0\]" "" } { 120 600 672 136 "B\[31..0\]" "" } { 424 608 672 440 "B\[31..0\]" "" } { 1328 584 664 1344 "B\[31..0\]" "" } { 728 616 672 744 "B\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[9\] " "Info: Pin B\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B[9] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 160 176 344 176 "B\[31..0\]" "" } { 120 600 672 136 "B\[31..0\]" "" } { 424 608 672 440 "B\[31..0\]" "" } { 1328 584 664 1344 "B\[31..0\]" "" } { 728 616 672 744 "B\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Info: Pin B\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B[3] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 160 176 344 176 "B\[31..0\]" "" } { 120 600 672 136 "B\[31..0\]" "" } { 424 608 672 440 "B\[31..0\]" "" } { 1328 584 664 1344 "B\[31..0\]" "" } { 728 616 672 744 "B\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[5\] " "Info: Pin B\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B[5] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 160 176 344 176 "B\[31..0\]" "" } { 120 600 672 136 "B\[31..0\]" "" } { 424 608 672 440 "B\[31..0\]" "" } { 1328 584 664 1344 "B\[31..0\]" "" } { 728 616 672 744 "B\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[7\] " "Info: Pin B\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B[7] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 160 176 344 176 "B\[31..0\]" "" } { 120 600 672 136 "B\[31..0\]" "" } { 424 608 672 440 "B\[31..0\]" "" } { 1328 584 664 1344 "B\[31..0\]" "" } { 728 616 672 744 "B\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Info: Pin B\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B[0] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 160 176 344 176 "B\[31..0\]" "" } { 120 600 672 136 "B\[31..0\]" "" } { 424 608 672 440 "B\[31..0\]" "" } { 1328 584 664 1344 "B\[31..0\]" "" } { 728 616 672 744 "B\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[11\] " "Info: Pin B\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B[11] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 160 176 344 176 "B\[31..0\]" "" } { 120 600 672 136 "B\[31..0\]" "" } { 424 608 672 440 "B\[31..0\]" "" } { 1328 584 664 1344 "B\[31..0\]" "" } { 728 616 672 744 "B\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[19\] " "Info: Pin B\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B[19] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 160 176 344 176 "B\[31..0\]" "" } { 120 600 672 136 "B\[31..0\]" "" } { 424 608 672 440 "B\[31..0\]" "" } { 1328 584 664 1344 "B\[31..0\]" "" } { 728 616 672 744 "B\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[22\] " "Info: Pin B\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B[22] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 160 176 344 176 "B\[31..0\]" "" } { 120 600 672 136 "B\[31..0\]" "" } { 424 608 672 440 "B\[31..0\]" "" } { 1328 584 664 1344 "B\[31..0\]" "" } { 728 616 672 744 "B\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[18\] " "Info: Pin B\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B[18] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 160 176 344 176 "B\[31..0\]" "" } { 120 600 672 136 "B\[31..0\]" "" } { 424 608 672 440 "B\[31..0\]" "" } { 1328 584 664 1344 "B\[31..0\]" "" } { 728 616 672 744 "B\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[20\] " "Info: Pin B\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B[20] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 160 176 344 176 "B\[31..0\]" "" } { 120 600 672 136 "B\[31..0\]" "" } { 424 608 672 440 "B\[31..0\]" "" } { 1328 584 664 1344 "B\[31..0\]" "" } { 728 616 672 744 "B\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[17\] " "Info: Pin B\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B[17] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 160 176 344 176 "B\[31..0\]" "" } { 120 600 672 136 "B\[31..0\]" "" } { 424 608 672 440 "B\[31..0\]" "" } { 1328 584 664 1344 "B\[31..0\]" "" } { 728 616 672 744 "B\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[14\] " "Info: Pin B\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B[14] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 160 176 344 176 "B\[31..0\]" "" } { 120 600 672 136 "B\[31..0\]" "" } { 424 608 672 440 "B\[31..0\]" "" } { 1328 584 664 1344 "B\[31..0\]" "" } { 728 616 672 744 "B\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[21\] " "Info: Pin B\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B[21] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 160 176 344 176 "B\[31..0\]" "" } { 120 600 672 136 "B\[31..0\]" "" } { 424 608 672 440 "B\[31..0\]" "" } { 1328 584 664 1344 "B\[31..0\]" "" } { 728 616 672 744 "B\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[15\] " "Info: Pin B\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B[15] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 160 176 344 176 "B\[31..0\]" "" } { 120 600 672 136 "B\[31..0\]" "" } { 424 608 672 440 "B\[31..0\]" "" } { 1328 584 664 1344 "B\[31..0\]" "" } { 728 616 672 744 "B\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[16\] " "Info: Pin B\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B[16] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 160 176 344 176 "B\[31..0\]" "" } { 120 600 672 136 "B\[31..0\]" "" } { 424 608 672 440 "B\[31..0\]" "" } { 1328 584 664 1344 "B\[31..0\]" "" } { 728 616 672 744 "B\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[12\] " "Info: Pin B\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B[12] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 160 176 344 176 "B\[31..0\]" "" } { 120 600 672 136 "B\[31..0\]" "" } { 424 608 672 440 "B\[31..0\]" "" } { 1328 584 664 1344 "B\[31..0\]" "" } { 728 616 672 744 "B\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[13\] " "Info: Pin B\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B[13] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 160 176 344 176 "B\[31..0\]" "" } { 120 600 672 136 "B\[31..0\]" "" } { 424 608 672 440 "B\[31..0\]" "" } { 1328 584 664 1344 "B\[31..0\]" "" } { 728 616 672 744 "B\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[31\] " "Info: Pin A\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { A[31] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 128 176 344 144 "A\[31..0\]" "" } { 104 600 672 120 "A\[31..0\]" "" } { 408 608 672 424 "A\[31..0\]" "" } { 1056 576 648 1072 "A\[31..0\]" "" } { 1312 584 664 1328 "A\[31..0\]" "" } { 712 616 672 728 "A\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[31\] " "Info: Pin B\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { B[31] } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 160 176 344 176 "B\[31..0\]" "" } { 120 600 672 136 "B\[31..0\]" "" } { 424 608 672 440 "B\[31..0\]" "" } { 1328 584 664 1344 "B\[31..0\]" "" } { 728 616 672 744 "B\[31..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clock (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { clock } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 240 176 344 256 "clock" "" } { 168 600 672 184 "clock" "" } { 472 608 672 488 "clock" "" } { 1072 576 648 1088 "clock" "" } { 1360 584 664 1376 "clock" "" } { 744 616 672 760 "clock" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "aclr (placed in PIN M21 (CLK1p, Input)) " "Info: Automatically promoted node aclr (placed in PIN M21 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { aclr } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 264 176 344 280 "aclr" "" } { 200 600 672 216 "aclr" "" } { 488 608 672 504 "aclr" "" } { 1104 576 648 1120 "aclr" "" } { 1392 584 664 1408 "aclr" "" } { 776 616 672 792 "aclr" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { aclr } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FINV:inst7\|FINV_altfp_inv_s5h:FINV_altfp_inv_s5h_component\|altshift_taps:man_dffe_1_rtl_2\|shift_taps_a2n:auto_generated\|dffe4  " "Info: Automatically promoted node FINV:inst7\|FINV_altfp_inv_s5h:FINV_altfp_inv_s5h_component\|altshift_taps:man_dffe_1_rtl_2\|shift_taps_a2n:auto_generated\|dffe4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/shift_taps_a2n.tdf" "" { Text "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/shift_taps_a2n.tdf" 39 2 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FINV:inst7|FINV_altfp_inv_s5h:FINV_altfp_inv_s5h_component|altshift_taps:man_dffe_1_rtl_2|shift_taps_a2n:auto_generated|dffe4 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|altshift_taps:exp_result_dffe_1_rtl_0\|shift_taps_82n:auto_generated\|dffe6  " "Info: Automatically promoted node FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|altshift_taps:exp_result_dffe_1_rtl_0\|shift_taps_82n:auto_generated\|dffe6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/shift_taps_82n.tdf" "" { Text "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/shift_taps_82n.tdf" 40 2 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|altshift_taps:exp_result_dffe_1_rtl_0|shift_taps_82n:auto_generated|dffe6 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FINV:inst7\|FINV_altfp_inv_s5h:FINV_altfp_inv_s5h_component\|altshift_taps:exp_dffe1_0_rtl_3\|shift_taps_01n:auto_generated\|dffe6  " "Info: Automatically promoted node FINV:inst7\|FINV_altfp_inv_s5h:FINV_altfp_inv_s5h_component\|altshift_taps:exp_dffe1_0_rtl_3\|shift_taps_01n:auto_generated\|dffe6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/shift_taps_01n.tdf" "" { Text "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/shift_taps_01n.tdf" 40 2 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FINV:inst7|FINV_altfp_inv_s5h:FINV_altfp_inv_s5h_component|altshift_taps:exp_dffe1_0_rtl_3|shift_taps_01n:auto_generated|dffe6 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FINV:inst7\|FINV_altfp_inv_s5h:FINV_altfp_inv_s5h_component\|altshift_taps:x_dffe_4_rtl_1\|shift_taps_g2n:auto_generated\|dffe4  " "Info: Automatically promoted node FINV:inst7\|FINV_altfp_inv_s5h:FINV_altfp_inv_s5h_component\|altshift_taps:x_dffe_4_rtl_1\|shift_taps_g2n:auto_generated\|dffe4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/shift_taps_g2n.tdf" "" { Text "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/shift_taps_g2n.tdf" 39 2 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FINV:inst7|FINV_altfp_inv_s5h:FINV_altfp_inv_s5h_component|altshift_taps:x_dffe_4_rtl_1|shift_taps_g2n:auto_generated|dffe4 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Extra Info: Start inferring scan chains for DSP blocks" {  } {  } 1 0 "Start inferring scan chains for DSP blocks" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Extra Info: Inferring scan chains for DSP blocks is complete" {  } {  } 1 0 "Inferring scan chains for DSP blocks is complete" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "109 unused 3.3V 70 39 0 " "Info: Number of I/O pins in group: 109 (unused VREF, 3.3V VCCIO, 70 input, 39 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_n9s:auto_generated\|mac_mult4~OBSERVABLEDATAA_REGOUT2 register FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_mult:q_partial_1\|mult_p9s:auto_generated\|mac_mult2~OBSERVABLEDATAA_REGOUT16 -6.847 ns " "Info: Slack time is -6.847 ns between source register \"FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_n9s:auto_generated\|mac_mult4~OBSERVABLEDATAA_REGOUT2\" and destination register \"FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_mult:q_partial_1\|mult_p9s:auto_generated\|mac_mult2~OBSERVABLEDATAA_REGOUT16\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.950 ns + Largest register register " "Info: + Largest register to register requirement is 0.950 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.605 ns   Shortest register " "Info:   Shortest clock path from clock \"clock\" to destination register is 2.605 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clock 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 240 176 344 256 "clock" "" } { 168 600 672 184 "clock" "" } { 472 608 672 488 "clock" "" } { 1072 576 648 1088 "clock" "" } { 1360 584 664 1376 "clock" "" } { 744 616 672 760 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns clock~clkctrl 2 COMB Unassigned 3639 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 3639; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { clock clock~clkctrl } "NODE_NAME" } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 240 176 344 256 "clock" "" } { 168 600 672 184 "clock" "" } { 472 608 672 488 "clock" "" } { 1072 576 648 1088 "clock" "" } { 1360 584 664 1376 "clock" "" } { 744 616 672 760 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.780 ns) 2.605 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_mult:q_partial_1\|mult_p9s:auto_generated\|mac_mult2~OBSERVABLEDATAA_REGOUT16 3 REG Unassigned 18 " "Info: 3: + IC(0.697 ns) + CELL(0.780 ns) = 2.605 ns; Loc. = Unassigned; Fanout = 18; REG Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_mult:q_partial_1\|mult_p9s:auto_generated\|mac_mult2~OBSERVABLEDATAA_REGOUT16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { clock~clkctrl FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_mult:q_partial_1|mult_p9s:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT16 } "NODE_NAME" } } { "db/mult_p9s.tdf" "" { Text "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/mult_p9s.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.567 ns ( 60.15 % ) " "Info: Total cell delay = 1.567 ns ( 60.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 39.85 % ) " "Info: Total interconnect delay = 1.038 ns ( 39.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 240 176 344 256 "clock" "" } { 168 600 672 184 "clock" "" } { 472 608 672 488 "clock" "" } { 1072 576 648 1088 "clock" "" } { 1360 584 664 1376 "clock" "" } { 744 616 672 760 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.605 ns   Longest register " "Info:   Longest clock path from clock \"clock\" to destination register is 2.605 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clock 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 240 176 344 256 "clock" "" } { 168 600 672 184 "clock" "" } { 472 608 672 488 "clock" "" } { 1072 576 648 1088 "clock" "" } { 1360 584 664 1376 "clock" "" } { 744 616 672 760 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns clock~clkctrl 2 COMB Unassigned 3639 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 3639; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { clock clock~clkctrl } "NODE_NAME" } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 240 176 344 256 "clock" "" } { 168 600 672 184 "clock" "" } { 472 608 672 488 "clock" "" } { 1072 576 648 1088 "clock" "" } { 1360 584 664 1376 "clock" "" } { 744 616 672 760 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.780 ns) 2.605 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_mult:q_partial_1\|mult_p9s:auto_generated\|mac_mult2~OBSERVABLEDATAA_REGOUT16 3 REG Unassigned 18 " "Info: 3: + IC(0.697 ns) + CELL(0.780 ns) = 2.605 ns; Loc. = Unassigned; Fanout = 18; REG Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_mult:q_partial_1\|mult_p9s:auto_generated\|mac_mult2~OBSERVABLEDATAA_REGOUT16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { clock~clkctrl FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_mult:q_partial_1|mult_p9s:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT16 } "NODE_NAME" } } { "db/mult_p9s.tdf" "" { Text "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/mult_p9s.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.567 ns ( 60.15 % ) " "Info: Total cell delay = 1.567 ns ( 60.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 39.85 % ) " "Info: Total interconnect delay = 1.038 ns ( 39.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 240 176 344 256 "clock" "" } { 168 600 672 184 "clock" "" } { 472 608 672 488 "clock" "" } { 1072 576 648 1088 "clock" "" } { 1360 584 664 1376 "clock" "" } { 744 616 672 760 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.605 ns   Shortest register " "Info:   Shortest clock path from clock \"clock\" to source register is 2.605 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clock 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 240 176 344 256 "clock" "" } { 168 600 672 184 "clock" "" } { 472 608 672 488 "clock" "" } { 1072 576 648 1088 "clock" "" } { 1360 584 664 1376 "clock" "" } { 744 616 672 760 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns clock~clkctrl 2 COMB Unassigned 3639 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 3639; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { clock clock~clkctrl } "NODE_NAME" } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 240 176 344 256 "clock" "" } { 168 600 672 184 "clock" "" } { 472 608 672 488 "clock" "" } { 1072 576 648 1088 "clock" "" } { 1360 584 664 1376 "clock" "" } { 744 616 672 760 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.780 ns) 2.605 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_n9s:auto_generated\|mac_mult4~OBSERVABLEDATAA_REGOUT2 3 REG Unassigned 33 " "Info: 3: + IC(0.697 ns) + CELL(0.780 ns) = 2.605 ns; Loc. = Unassigned; Fanout = 33; REG Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_n9s:auto_generated\|mac_mult4~OBSERVABLEDATAA_REGOUT2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { clock~clkctrl FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_n9s:auto_generated|mac_mult4~OBSERVABLEDATAA_REGOUT2 } "NODE_NAME" } } { "db/mult_n9s.tdf" "" { Text "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/mult_n9s.tdf" 68 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.567 ns ( 60.15 % ) " "Info: Total cell delay = 1.567 ns ( 60.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 39.85 % ) " "Info: Total interconnect delay = 1.038 ns ( 39.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 240 176 344 256 "clock" "" } { 168 600 672 184 "clock" "" } { 472 608 672 488 "clock" "" } { 1072 576 648 1088 "clock" "" } { 1360 584 664 1376 "clock" "" } { 744 616 672 760 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.605 ns   Longest register " "Info:   Longest clock path from clock \"clock\" to source register is 2.605 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clock 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 240 176 344 256 "clock" "" } { 168 600 672 184 "clock" "" } { 472 608 672 488 "clock" "" } { 1072 576 648 1088 "clock" "" } { 1360 584 664 1376 "clock" "" } { 744 616 672 760 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns clock~clkctrl 2 COMB Unassigned 3639 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 3639; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { clock clock~clkctrl } "NODE_NAME" } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 240 176 344 256 "clock" "" } { 168 600 672 184 "clock" "" } { 472 608 672 488 "clock" "" } { 1072 576 648 1088 "clock" "" } { 1360 584 664 1376 "clock" "" } { 744 616 672 760 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.780 ns) 2.605 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_n9s:auto_generated\|mac_mult4~OBSERVABLEDATAA_REGOUT2 3 REG Unassigned 33 " "Info: 3: + IC(0.697 ns) + CELL(0.780 ns) = 2.605 ns; Loc. = Unassigned; Fanout = 33; REG Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_n9s:auto_generated\|mac_mult4~OBSERVABLEDATAA_REGOUT2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { clock~clkctrl FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_n9s:auto_generated|mac_mult4~OBSERVABLEDATAA_REGOUT2 } "NODE_NAME" } } { "db/mult_n9s.tdf" "" { Text "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/mult_n9s.tdf" 68 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.567 ns ( 60.15 % ) " "Info: Total cell delay = 1.567 ns ( 60.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 39.85 % ) " "Info: Total interconnect delay = 1.038 ns ( 39.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 240 176 344 256 "clock" "" } { 168 600 672 184 "clock" "" } { 472 608 672 488 "clock" "" } { 1072 576 648 1088 "clock" "" } { 1360 584 664 1376 "clock" "" } { 744 616 672 760 "clock" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns   " "Info:   Micro clock to output delay of source is 0.000 ns" {  } { { "db/mult_n9s.tdf" "" { Text "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/mult_n9s.tdf" 68 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.050 ns   " "Info:   Micro setup delay of destination is 0.050 ns" {  } { { "db/mult_p9s.tdf" "" { Text "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/mult_p9s.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.797 ns - Longest register register " "Info: - Longest register to register delay is 7.797 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_n9s:auto_generated\|mac_mult4~OBSERVABLEDATAA_REGOUT2 1 REG Unassigned 33 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 33; REG Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_n9s:auto_generated\|mac_mult4~OBSERVABLEDATAA_REGOUT2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_n9s:auto_generated|mac_mult4~OBSERVABLEDATAA_REGOUT2 } "NODE_NAME" } } { "db/mult_n9s.tdf" "" { Text "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/mult_n9s.tdf" 68 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.170 ns) 2.170 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_n9s:auto_generated\|mac_mult4~DATAOUT3 2 COMB Unassigned 36 " "Info: 2: + IC(0.000 ns) + CELL(2.170 ns) = 2.170 ns; Loc. = Unassigned; Fanout = 36; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_n9s:auto_generated\|mac_mult4~DATAOUT3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.170 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_n9s:auto_generated|mac_mult4~OBSERVABLEDATAA_REGOUT2 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_n9s:auto_generated|mac_mult4~DATAOUT3 } "NODE_NAME" } } { "db/mult_n9s.tdf" "" { Text "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/mult_n9s.tdf" 68 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.060 ns) 4.230 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_n9s:auto_generated\|result\[0\] 3 COMB Unassigned 1 " "Info: 3: + IC(0.000 ns) + CELL(2.060 ns) = 4.230 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_n9s:auto_generated\|result\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.060 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_n9s:auto_generated|mac_mult4~DATAOUT3 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_n9s:auto_generated|result[0] } "NODE_NAME" } } { "db/mult_n9s.tdf" "" { Text "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/mult_n9s.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.309 ns) 4.967 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~2 4 COMB Unassigned 1 " "Info: 4: + IC(0.428 ns) + CELL(0.309 ns) = 4.967 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_n9s:auto_generated|result[0] FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.002 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~6 5 COMB Unassigned 1 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 5.002 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~2 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.037 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~10 6 COMB Unassigned 1 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 5.037 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~6 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.072 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~14 7 COMB Unassigned 1 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 5.072 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~10 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.107 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~18 8 COMB Unassigned 1 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 5.107 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~14 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.142 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~22 9 COMB Unassigned 1 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 5.142 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~18 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.177 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~26 10 COMB Unassigned 1 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 5.177 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~26'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~22 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.212 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~30 11 COMB Unassigned 1 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 5.212 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~30'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~26 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.165 ns) + CELL(0.035 ns) 5.412 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~34 12 COMB Unassigned 1 " "Info: 12: + IC(0.165 ns) + CELL(0.035 ns) = 5.412 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~34'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~30 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.447 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~38 13 COMB Unassigned 1 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 5.447 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~34 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.482 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~42 14 COMB Unassigned 1 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 5.482 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~42'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~38 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.517 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~46 15 COMB Unassigned 1 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 5.517 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~46'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~42 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.552 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~50 16 COMB Unassigned 1 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 5.552 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~46 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.587 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~54 17 COMB Unassigned 1 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 5.587 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~54'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~50 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.622 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~58 18 COMB Unassigned 1 " "Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 5.622 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~58'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~54 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.657 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~62 19 COMB Unassigned 1 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 5.657 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~62'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~58 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.061 ns) + CELL(0.035 ns) 5.753 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~66 20 COMB Unassigned 1 " "Info: 20: + IC(0.061 ns) + CELL(0.035 ns) = 5.753 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~66'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~62 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.788 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~70 21 COMB Unassigned 2 " "Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 5.788 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~70'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~66 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.823 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~74 22 COMB Unassigned 2 " "Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 5.823 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~74'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~70 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~74 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.858 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~78 23 COMB Unassigned 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 5.858 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~78'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~74 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~78 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.893 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~82 24 COMB Unassigned 2 " "Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 5.893 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~82'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~78 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~82 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.928 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~86 25 COMB Unassigned 2 " "Info: 25: + IC(0.000 ns) + CELL(0.035 ns) = 5.928 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~86'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~82 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~86 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.963 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~90 26 COMB Unassigned 2 " "Info: 26: + IC(0.000 ns) + CELL(0.035 ns) = 5.963 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~90'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~86 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~90 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.998 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~94 27 COMB Unassigned 2 " "Info: 27: + IC(0.000 ns) + CELL(0.035 ns) = 5.998 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~94'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~90 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~94 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.165 ns) + CELL(0.035 ns) 6.198 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~98 28 COMB Unassigned 2 " "Info: 28: + IC(0.165 ns) + CELL(0.035 ns) = 6.198 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~98'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~94 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~98 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.233 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~102 29 COMB Unassigned 2 " "Info: 29: + IC(0.000 ns) + CELL(0.035 ns) = 6.233 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~102'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~98 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~102 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.268 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~106 30 COMB Unassigned 2 " "Info: 30: + IC(0.000 ns) + CELL(0.035 ns) = 6.268 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~106'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~102 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~106 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.303 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~110 31 COMB Unassigned 2 " "Info: 31: + IC(0.000 ns) + CELL(0.035 ns) = 6.303 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~106 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~110 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.338 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~114 32 COMB Unassigned 2 " "Info: 32: + IC(0.000 ns) + CELL(0.035 ns) = 6.338 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~114'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~110 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~114 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.373 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~118 33 COMB Unassigned 2 " "Info: 33: + IC(0.000 ns) + CELL(0.035 ns) = 6.373 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~118'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~114 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~118 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.408 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~122 34 COMB Unassigned 2 " "Info: 34: + IC(0.000 ns) + CELL(0.035 ns) = 6.408 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~122'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~118 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~122 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.443 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~126 35 COMB Unassigned 2 " "Info: 35: + IC(0.000 ns) + CELL(0.035 ns) = 6.443 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~126'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~122 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~126 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.061 ns) + CELL(0.035 ns) 6.539 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~130 36 COMB Unassigned 2 " "Info: 36: + IC(0.061 ns) + CELL(0.035 ns) = 6.539 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~130'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~126 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~130 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.574 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~134 37 COMB Unassigned 1 " "Info: 37: + IC(0.000 ns) + CELL(0.035 ns) = 6.574 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~134'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~130 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~134 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 6.699 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~137 38 COMB Unassigned 1 " "Info: 38: + IC(0.000 ns) + CELL(0.125 ns) = 6.699 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~137'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~134 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~137 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.560 ns) 7.797 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_mult:q_partial_1\|mult_p9s:auto_generated\|mac_mult2~OBSERVABLEDATAA_REGOUT16 39 REG Unassigned 18 " "Info: 39: + IC(0.538 ns) + CELL(0.560 ns) = 7.797 ns; Loc. = Unassigned; Fanout = 18; REG Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_mult:q_partial_1\|mult_p9s:auto_generated\|mac_mult2~OBSERVABLEDATAA_REGOUT16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.098 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~137 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_mult:q_partial_1|mult_p9s:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT16 } "NODE_NAME" } } { "db/mult_p9s.tdf" "" { Text "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/mult_p9s.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.379 ns ( 81.81 % ) " "Info: Total cell delay = 6.379 ns ( 81.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.418 ns ( 18.19 % ) " "Info: Total interconnect delay = 1.418 ns ( 18.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.797 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_n9s:auto_generated|mac_mult4~OBSERVABLEDATAA_REGOUT2 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_n9s:auto_generated|mac_mult4~DATAOUT3 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_n9s:auto_generated|result[0] FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~2 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~6 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~10 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~14 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~18 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~22 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~26 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~30 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~34 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~38 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~42 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~46 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~50 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~54 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~58 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~62 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~66 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~70 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~74 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~78 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~82 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~86 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~90 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~94 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~98 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~102 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~106 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~110 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~114 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~118 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~122 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~126 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~130 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~134 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~137 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_mult:q_partial_1|mult_p9s:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT16 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.797 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_n9s:auto_generated|mac_mult4~OBSERVABLEDATAA_REGOUT2 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_n9s:auto_generated|mac_mult4~DATAOUT3 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_n9s:auto_generated|result[0] FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~2 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~6 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~10 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~14 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~18 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~22 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~26 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~30 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~34 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~38 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~42 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~46 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~50 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~54 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~58 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~62 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~66 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~70 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~74 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~78 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~82 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~86 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~90 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~94 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~98 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~102 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~106 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~110 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~114 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~118 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~122 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~126 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~130 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~134 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~137 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_mult:q_partial_1|mult_p9s:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT16 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.797 ns register register " "Info: Estimated most critical path is register to register delay of 7.797 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_n9s:auto_generated\|mac_mult4~OBSERVABLEDATAA_REGOUT2 1 REG DSPMULT_X28_Y10_N0 33 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = DSPMULT_X28_Y10_N0; Fanout = 33; REG Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_n9s:auto_generated\|mac_mult4~OBSERVABLEDATAA_REGOUT2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_n9s:auto_generated|mac_mult4~OBSERVABLEDATAA_REGOUT2 } "NODE_NAME" } } { "db/mult_n9s.tdf" "" { Text "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/mult_n9s.tdf" 68 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.170 ns) 2.170 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_n9s:auto_generated\|mac_mult4~DATAOUT3 2 COMB DSPMULT_X28_Y10_N0 36 " "Info: 2: + IC(0.000 ns) + CELL(2.170 ns) = 2.170 ns; Loc. = DSPMULT_X28_Y10_N0; Fanout = 36; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_n9s:auto_generated\|mac_mult4~DATAOUT3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.170 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_n9s:auto_generated|mac_mult4~OBSERVABLEDATAA_REGOUT2 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_n9s:auto_generated|mac_mult4~DATAOUT3 } "NODE_NAME" } } { "db/mult_n9s.tdf" "" { Text "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/mult_n9s.tdf" 68 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.060 ns) 4.230 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_n9s:auto_generated\|result\[0\] 3 COMB DSPOUT_X28_Y13_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(2.060 ns) = 4.230 ns; Loc. = DSPOUT_X28_Y13_N2; Fanout = 1; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_n9s:auto_generated\|result\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.060 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_n9s:auto_generated|mac_mult4~DATAOUT3 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_n9s:auto_generated|result[0] } "NODE_NAME" } } { "db/mult_n9s.tdf" "" { Text "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/mult_n9s.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.309 ns) 4.967 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~2 4 COMB LAB_X27_Y12 1 " "Info: 4: + IC(0.428 ns) + CELL(0.309 ns) = 4.967 ns; Loc. = LAB_X27_Y12; Fanout = 1; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_n9s:auto_generated|result[0] FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.002 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~6 5 COMB LAB_X27_Y12 1 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 5.002 ns; Loc. = LAB_X27_Y12; Fanout = 1; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~2 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.037 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~10 6 COMB LAB_X27_Y12 1 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 5.037 ns; Loc. = LAB_X27_Y12; Fanout = 1; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~6 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.072 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~14 7 COMB LAB_X27_Y12 1 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 5.072 ns; Loc. = LAB_X27_Y12; Fanout = 1; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~10 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.107 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~18 8 COMB LAB_X27_Y12 1 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 5.107 ns; Loc. = LAB_X27_Y12; Fanout = 1; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~14 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.142 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~22 9 COMB LAB_X27_Y12 1 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 5.142 ns; Loc. = LAB_X27_Y12; Fanout = 1; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~18 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.177 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~26 10 COMB LAB_X27_Y12 1 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 5.177 ns; Loc. = LAB_X27_Y12; Fanout = 1; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~26'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~22 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.212 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~30 11 COMB LAB_X27_Y12 1 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 5.212 ns; Loc. = LAB_X27_Y12; Fanout = 1; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~30'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~26 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.165 ns) + CELL(0.035 ns) 5.412 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~34 12 COMB LAB_X27_Y11 1 " "Info: 12: + IC(0.165 ns) + CELL(0.035 ns) = 5.412 ns; Loc. = LAB_X27_Y11; Fanout = 1; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~34'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~30 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.447 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~38 13 COMB LAB_X27_Y11 1 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 5.447 ns; Loc. = LAB_X27_Y11; Fanout = 1; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~34 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.482 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~42 14 COMB LAB_X27_Y11 1 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 5.482 ns; Loc. = LAB_X27_Y11; Fanout = 1; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~42'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~38 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.517 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~46 15 COMB LAB_X27_Y11 1 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 5.517 ns; Loc. = LAB_X27_Y11; Fanout = 1; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~46'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~42 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~46 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.552 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~50 16 COMB LAB_X27_Y11 1 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 5.552 ns; Loc. = LAB_X27_Y11; Fanout = 1; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~50'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~46 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.587 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~54 17 COMB LAB_X27_Y11 1 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 5.587 ns; Loc. = LAB_X27_Y11; Fanout = 1; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~54'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~50 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~54 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.622 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~58 18 COMB LAB_X27_Y11 1 " "Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 5.622 ns; Loc. = LAB_X27_Y11; Fanout = 1; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~58'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~54 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.657 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~62 19 COMB LAB_X27_Y11 1 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 5.657 ns; Loc. = LAB_X27_Y11; Fanout = 1; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~62'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~58 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~62 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.061 ns) + CELL(0.035 ns) 5.753 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~66 20 COMB LAB_X27_Y11 1 " "Info: 20: + IC(0.061 ns) + CELL(0.035 ns) = 5.753 ns; Loc. = LAB_X27_Y11; Fanout = 1; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~66'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~62 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~66 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.788 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~70 21 COMB LAB_X27_Y11 2 " "Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 5.788 ns; Loc. = LAB_X27_Y11; Fanout = 2; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~70'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~66 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.823 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~74 22 COMB LAB_X27_Y11 2 " "Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 5.823 ns; Loc. = LAB_X27_Y11; Fanout = 2; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~74'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~70 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~74 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.858 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~78 23 COMB LAB_X27_Y11 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 5.858 ns; Loc. = LAB_X27_Y11; Fanout = 2; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~78'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~74 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~78 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.893 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~82 24 COMB LAB_X27_Y11 2 " "Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 5.893 ns; Loc. = LAB_X27_Y11; Fanout = 2; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~82'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~78 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~82 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.928 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~86 25 COMB LAB_X27_Y11 2 " "Info: 25: + IC(0.000 ns) + CELL(0.035 ns) = 5.928 ns; Loc. = LAB_X27_Y11; Fanout = 2; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~86'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~82 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~86 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.963 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~90 26 COMB LAB_X27_Y11 2 " "Info: 26: + IC(0.000 ns) + CELL(0.035 ns) = 5.963 ns; Loc. = LAB_X27_Y11; Fanout = 2; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~90'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~86 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~90 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.998 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~94 27 COMB LAB_X27_Y11 2 " "Info: 27: + IC(0.000 ns) + CELL(0.035 ns) = 5.998 ns; Loc. = LAB_X27_Y11; Fanout = 2; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~94'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~90 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~94 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.165 ns) + CELL(0.035 ns) 6.198 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~98 28 COMB LAB_X27_Y10 2 " "Info: 28: + IC(0.165 ns) + CELL(0.035 ns) = 6.198 ns; Loc. = LAB_X27_Y10; Fanout = 2; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~98'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~94 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~98 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.233 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~102 29 COMB LAB_X27_Y10 2 " "Info: 29: + IC(0.000 ns) + CELL(0.035 ns) = 6.233 ns; Loc. = LAB_X27_Y10; Fanout = 2; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~102'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~98 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~102 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.268 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~106 30 COMB LAB_X27_Y10 2 " "Info: 30: + IC(0.000 ns) + CELL(0.035 ns) = 6.268 ns; Loc. = LAB_X27_Y10; Fanout = 2; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~106'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~102 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~106 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.303 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~110 31 COMB LAB_X27_Y10 2 " "Info: 31: + IC(0.000 ns) + CELL(0.035 ns) = 6.303 ns; Loc. = LAB_X27_Y10; Fanout = 2; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~106 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~110 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.338 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~114 32 COMB LAB_X27_Y10 2 " "Info: 32: + IC(0.000 ns) + CELL(0.035 ns) = 6.338 ns; Loc. = LAB_X27_Y10; Fanout = 2; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~114'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~110 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~114 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.373 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~118 33 COMB LAB_X27_Y10 2 " "Info: 33: + IC(0.000 ns) + CELL(0.035 ns) = 6.373 ns; Loc. = LAB_X27_Y10; Fanout = 2; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~118'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~114 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~118 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.408 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~122 34 COMB LAB_X27_Y10 2 " "Info: 34: + IC(0.000 ns) + CELL(0.035 ns) = 6.408 ns; Loc. = LAB_X27_Y10; Fanout = 2; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~122'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~118 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~122 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.443 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~126 35 COMB LAB_X27_Y10 2 " "Info: 35: + IC(0.000 ns) + CELL(0.035 ns) = 6.443 ns; Loc. = LAB_X27_Y10; Fanout = 2; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~126'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~122 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~126 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.061 ns) + CELL(0.035 ns) 6.539 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~130 36 COMB LAB_X27_Y10 2 " "Info: 36: + IC(0.061 ns) + CELL(0.035 ns) = 6.539 ns; Loc. = LAB_X27_Y10; Fanout = 2; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~130'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~126 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~130 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.574 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~134 37 COMB LAB_X27_Y10 1 " "Info: 37: + IC(0.000 ns) + CELL(0.035 ns) = 6.574 ns; Loc. = LAB_X27_Y10; Fanout = 1; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~134'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~130 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~134 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 6.699 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~137 38 COMB LAB_X27_Y10 1 " "Info: 38: + IC(0.000 ns) + CELL(0.125 ns) = 6.699 ns; Loc. = LAB_X27_Y10; Fanout = 1; COMB Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_95f:auto_generated\|op_1~137'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~134 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~137 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.560 ns) 7.797 ns FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_mult:q_partial_1\|mult_p9s:auto_generated\|mac_mult2~OBSERVABLEDATAA_REGOUT16 39 REG DSPMULT_X28_Y9_N0 18 " "Info: 39: + IC(0.538 ns) + CELL(0.560 ns) = 7.797 ns; Loc. = DSPMULT_X28_Y9_N0; Fanout = 18; REG Node = 'FDIV:inst3\|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component\|FDIV_altfp_div_pst_k3g:altfp_div_pst1\|lpm_mult:q_partial_1\|mult_p9s:auto_generated\|mac_mult2~OBSERVABLEDATAA_REGOUT16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.098 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~137 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_mult:q_partial_1|mult_p9s:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT16 } "NODE_NAME" } } { "db/mult_p9s.tdf" "" { Text "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/db/mult_p9s.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.379 ns ( 81.81 % ) " "Info: Total cell delay = 6.379 ns ( 81.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.418 ns ( 18.19 % ) " "Info: Total interconnect delay = 1.418 ns ( 18.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.797 ns" { FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_n9s:auto_generated|mac_mult4~OBSERVABLEDATAA_REGOUT2 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_n9s:auto_generated|mac_mult4~DATAOUT3 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_n9s:auto_generated|result[0] FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~2 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~6 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~10 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~14 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~18 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~22 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~26 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~30 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~34 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~38 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~42 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~46 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~50 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~54 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~58 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~62 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~66 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~70 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~74 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~78 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~82 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~86 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~90 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~94 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~98 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~102 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~106 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~110 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~114 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~118 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~122 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~126 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~130 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~134 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_95f:auto_generated|op_1~137 FDIV:inst3|FDIV_altfp_div_f1l:FDIV_altfp_div_f1l_component|FDIV_altfp_div_pst_k3g:altfp_div_pst1|lpm_mult:q_partial_1|mult_p9s:auto_generated|mac_mult2~OBSERVABLEDATAA_REGOUT16 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Info: Average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 8% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "39 " "Warning: Found 39 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NaN 0 " "Info: Pin \"NaN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "overflow 0 " "Info: Pin \"overflow\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "underflow 0 " "Info: Pin \"underflow\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "QNaN 0 " "Info: Pin \"QNaN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SNaN 0 " "Info: Pin \"SNaN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "div_by_zero 0 " "Info: Pin \"div_by_zero\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inexact 0 " "Info: Pin \"inexact\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[31\] 0 " "Info: Pin \"output\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[30\] 0 " "Info: Pin \"output\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[29\] 0 " "Info: Pin \"output\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[28\] 0 " "Info: Pin \"output\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[27\] 0 " "Info: Pin \"output\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[26\] 0 " "Info: Pin \"output\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[25\] 0 " "Info: Pin \"output\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[24\] 0 " "Info: Pin \"output\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[23\] 0 " "Info: Pin \"output\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[22\] 0 " "Info: Pin \"output\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[21\] 0 " "Info: Pin \"output\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[20\] 0 " "Info: Pin \"output\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[19\] 0 " "Info: Pin \"output\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[18\] 0 " "Info: Pin \"output\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[17\] 0 " "Info: Pin \"output\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[16\] 0 " "Info: Pin \"output\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[15\] 0 " "Info: Pin \"output\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[14\] 0 " "Info: Pin \"output\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[13\] 0 " "Info: Pin \"output\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[12\] 0 " "Info: Pin \"output\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[11\] 0 " "Info: Pin \"output\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[10\] 0 " "Info: Pin \"output\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[9\] 0 " "Info: Pin \"output\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[8\] 0 " "Info: Pin \"output\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[7\] 0 " "Info: Pin \"output\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[6\] 0 " "Info: Pin \"output\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[5\] 0 " "Info: Pin \"output\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[4\] 0 " "Info: Pin \"output\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[3\] 0 " "Info: Pin \"output\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[2\] 0 " "Info: Pin \"output\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[1\] 0 " "Info: Pin \"output\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[0\] 0 " "Info: Pin \"output\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "7 " "Warning: Following 7 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "NaN GND " "Info: Pin NaN has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { NaN } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 320 1320 1496 336 "NaN" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NaN } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "overflow GND " "Info: Pin overflow has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { overflow } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 416 1320 1496 432 "overflow" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { overflow } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "underflow GND " "Info: Pin underflow has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { underflow } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 448 1320 1496 464 "underflow" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { underflow } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "QNaN GND " "Info: Pin QNaN has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { QNaN } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 352 1320 1496 368 "QNaN" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { QNaN } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SNaN GND " "Info: Pin SNaN has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SNaN } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 384 1320 1496 400 "SNaN" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SNaN } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "div_by_zero GND " "Info: Pin div_by_zero has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { div_by_zero } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 480 1320 1496 496 "div_by_zero" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_by_zero } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inexact GND " "Info: Pin inexact has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { inexact } } } { "FALU.bdf" "" { Schematic "D:/Semester 4/ComputerArchitecture/Project/NEWWW/FFFFFF_Hajabdolla/FF_E_Hajabdolla-fix/CAP/FALU.bdf" { { 512 1320 1496 528 "inexact" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inexact } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "347 " "Info: Peak virtual memory: 347 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 30 13:20:46 2020 " "Info: Processing ended: Thu Jul 30 13:20:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
