Vivado Simulator 2018.2
Time resolution is 1 fs
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module sim_a7_ddr3.dut.design_1_wrapper.design_1_i.axi_mpmc.s01_couplers.auto_us_cc_df.inst.gen_upsizer.gen_full_upsizer.axi_upsizer_inst.USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst.w_buffer.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module sim_a7_ddr3.dut.design_1_wrapper.design_1_i.axi_mpmc.s03_couplers.auto_us_cc_df.inst.gen_upsizer.gen_full_upsizer.axi_upsizer_inst.USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst.w_buffer.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    2500
CLKIN1_PERIOD    =   2.500
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       2
VCO_PERIOD       =  1250.0
CLKOUT0_DIVIDE_F =       1
CLKOUT1_DIVIDE   =       2
CLKOUT2_DIVIDE   =      32
CLKOUT3_DIVIDE   =       8
CLKOUT0_PERIOD   =    1250
CLKOUT1_PERIOD   =    2500
CLKOUT2_PERIOD   =   40000
CLKOUT3_PERIOD   =   10000
CLKOUT4_PERIOD   =    5000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 800.000
MMCM_VCO_PERIOD       = 1250.000
#################################################

sim_a7_ddr3.dut.design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = 3 DATA_CTL_B1 = 0
sim_a7_ddr3.dut.design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
sim_a7_ddr3.dut.design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
sim_a7_ddr3.dut.design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1250.00 
sim_a7_ddr3.dut.design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 2500 
sim_a7_ddr3.dut.design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 9.77 
sim_a7_ddr3.dut.design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
sim_a7_ddr3.dut.design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1219.75 
sim_a7_ddr3.dut.design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
sim_a7_ddr3.dut.design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 769.25 
sim_a7_ddr3.dut.design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 511.00 
sim_a7_ddr3.dut.design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1280.25 
sim_a7_ddr3.dut.design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
sim_a7_ddr3.dut.design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1280.25 
sim_a7_ddr3.dut.design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 1866.19 
sim_a7_ddr3.dut.design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
sim_a7_ddr3.dut.design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
sim_a7_ddr3.dut.design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
sim_a7_ddr3.dut.design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 744.00 
sim_a7_ddr3.dut.design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 744.00 
sim_a7_ddr3.dut.design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 615.23 
sim_a7_ddr3.dut.design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = -78.00 
sim_a7_ddr3.dut.design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : a negative PI_OFFSET means that rclk path is longer than oclk path so rclk will be delayed to next oclk edge and the negedge of rclk may be used.
sim_a7_ddr3.dut.design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 615.23 
sim_a7_ddr3.dut.design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 1172.00 
sim_a7_ddr3.dut.design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 63 
sim_a7_ddr3.dut.design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 0 
WARNING: sim_a7_ddr3.dut.design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy: The required delay though the phaser_in to internally match the aux_out clock  to ddr clock exceeds the maximum allowable delay. The clock edge  will occur at the output registers of aux_out 556.77 ps before the ddr clock  edge. If aux_out is used for memory inputs, this may violate setup or hold time.
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 fs  Iteration: 4  Process: /sim_a7_ddr3/dut/axis2dvi/tmds_bout/line__154  File: D:/Projects/FPGA/a7_cyslff_test/src/rtl/dvi/digilent/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 fs  Iteration: 4  Process: /sim_a7_ddr3/dut/axis2dvi/tmds_gout/line__154  File: D:/Projects/FPGA/a7_cyslff_test/src/rtl/dvi/digilent/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 fs  Iteration: 4  Process: /sim_a7_ddr3/dut/axis2dvi/tmds_rout/line__154  File: D:/Projects/FPGA/a7_cyslff_test/src/rtl/dvi/digilent/TMDS_Encoder.vhd
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. sim_a7_ddr3.dut.design_1_wrapper.design_1_i.axi_dma_pg.U0.I_PRMRY_DATAMOVER.gen_mm2s_full.I_MM2S_FULL_WRAPPER.gen_include_mm2s_sf.I_RD_SF.I_DATA_FIFO.blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /sim_a7_ddr3/dut/design_1_wrapper/design_1_i/axi_dma_pg/U0/I_PRMRY_DATAMOVER/gen_mm2s_full/I_MM2S_FULL_WRAPPER/gen_include_mm2s_sf/I_RD_SF/I_DATA_FIFO/blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_353  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. sim_a7_ddr3.dut.design_1_wrapper.design_1_i.axi_dma_usb.U0.I_PRMRY_DATAMOVER.gen_mm2s_full.I_MM2S_FULL_WRAPPER.gen_include_mm2s_sf.I_RD_SF.I_DATA_FIFO.blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /sim_a7_ddr3/dut/design_1_wrapper/design_1_i/axi_dma_usb/U0/I_PRMRY_DATAMOVER/gen_mm2s_full/I_MM2S_FULL_WRAPPER/gen_include_mm2s_sf/I_RD_SF/I_DATA_FIFO/blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_411  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. sim_a7_ddr3.dut.design_1_wrapper.design_1_i.axi_dma_usb.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /sim_a7_ddr3/dut/design_1_wrapper/design_1_i/axi_dma_usb/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_469  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. sim_a7_ddr3.dut.design_1_wrapper.design_1_i.axi_dma_usb.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /sim_a7_ddr3/dut/design_1_wrapper/design_1_i/axi_dma_usb/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_469  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. sim_a7_ddr3.dut.design_1_wrapper.design_1_i.axi_dma_usb.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_DATA_FIFO.blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /sim_a7_ddr3/dut/design_1_wrapper/design_1_i/axi_dma_usb/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_DATA_FIFO/blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial270_527  File: /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 10884303 ps  Iteration: 4  Process: /sim_a7_ddr3/dut/axis2dvi/tmds_bout/line__154  File: D:/Projects/FPGA/a7_cyslff_test/src/rtl/dvi/digilent/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 10884303 ps  Iteration: 4  Process: /sim_a7_ddr3/dut/axis2dvi/tmds_gout/line__154  File: D:/Projects/FPGA/a7_cyslff_test/src/rtl/dvi/digilent/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 10884303 ps  Iteration: 4  Process: /sim_a7_ddr3/dut/axis2dvi/tmds_rout/line__154  File: D:/Projects/FPGA/a7_cyslff_test/src/rtl/dvi/digilent/TMDS_Encoder.vhd
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.reset at time 19766331.0 ps WARNING: 200 us is required before RST_N goes inactive.
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task at time 19832042.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 20134525.0 ps INFO: Load Mode 2
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 20134525.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 20134525.0 ps INFO: Load Mode 2 CAS Write Latency =           5
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 20134525.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 20134525.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 20134525.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 21434442.0 ps INFO: Load Mode 3
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 21434442.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 21434442.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 22734359.0 ps INFO: Load Mode 1
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 22734359.0 ps INFO: Load Mode 1 DLL Enable = Enabled
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 22734359.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 22734359.0 ps INFO: Load Mode 1 ODT Rtt =          40 Ohm
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 22734359.0 ps INFO: Load Mode 1 Additive Latency = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 22734359.0 ps INFO: Load Mode 1 Write Levelization = Disabled
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 22734359.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 22734359.0 ps INFO: Load Mode 1 Qoff = Enabled
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 24034276.0 ps INFO: Load Mode 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 24034276.0 ps INFO: Load Mode 0 Burst Length =  8
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 24034276.0 ps INFO: Load Mode 0 Burst Order = Sequential
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 24034276.0 ps INFO: Load Mode 0 CAS Latency =           6
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 24034276.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 24034276.0 ps INFO: Load Mode 0 Write Recovery =           6
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 24034276.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 25319192.0 ps ERROR: CWL =           5 is illegal @tCK(avg) = 2499.839844
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 25334190.0 ps INFO: ZQ        long = 1
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 25334190.0 ps INFO: Initialization Sequence is complete
PHY_INIT: Memory Initialization completed at 27815817.0 ps
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 27914025.0 ps INFO: Activate  bank 0 row 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 29213944.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 29223942.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29227691.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29228941.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29230192.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29231442.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29232693.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29233943.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 29233943.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29235192.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29236442.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29237691.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29238941.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29240190.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29241440.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29242689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29243939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 29243939.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29245189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29246439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29247689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29248939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29250189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29251439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29252689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29253939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 29253939.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29255190.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29256440.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29257689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29258939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29260190.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29261440.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29262689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29263939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 29263939.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29265188.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29266438.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29267688.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29268938.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29270189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29271439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29272690.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29273940.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 29273940.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29275189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29276439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29277688.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29278938.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29280189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29281439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29282688.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29283938.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 29283938.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29285187.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29286437.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29287687.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29288937.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29290188.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29291438.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29292689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29293939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 29293939.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29295188.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29296438.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29297687.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29298937.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29300188.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29301438.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29302687.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29303937.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 29303937.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29305186.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29306436.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29307686.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29308936.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29310187.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29311437.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29312688.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29313938.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 29313938.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29315187.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29316437.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29317686.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29318936.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29320185.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29321435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29322684.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29323934.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 29323934.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29325184.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29326434.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29327684.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29328934.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29330184.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29331434.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29332684.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29333934.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 29333934.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29335185.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29336435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29337684.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29338934.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29340185.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29341435.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29342684.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29343934.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 29343934.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29345183.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
PHY_INIT: Phaser_In Phase Locked at 29345718.0 ps
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29346433.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29347683.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29348933.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29350184.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29351434.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29352685.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29353935.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 29353935.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29355184.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29356434.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29357683.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29358933.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29360184.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29361434.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29362683.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29363933.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 29363933.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29365182.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29366432.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29367682.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29368932.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29370183.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29371433.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29372684.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29373934.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 29373934.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29375183.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29376433.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29377682.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29378932.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29380183.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29381433.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29382682.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29383932.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 29383932.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29385181.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29386431.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29387681.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29388931.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29390182.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29391432.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29392683.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29393933.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 29393933.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29395182.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29396432.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29397681.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29398931.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29400180.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29401430.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29402679.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29403929.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 29403929.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29405179.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29406429.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29407679.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29408929.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29410179.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29411429.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29412679.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29413929.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29415180.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29416430.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29417679.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29418929.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29420180.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29421430.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29422679.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29423929.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29425178.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29426428.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 30703847.0 ps INFO: Precharge All
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 30703847.0 ps INFO: Precharge bank   0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 32003764.0 ps INFO: Refresh  
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 33303681.0 ps INFO: Refresh  
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 34603596.0 ps INFO: Refresh  
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 35903513.0 ps INFO: Refresh  
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 37203431.0 ps INFO: Refresh  
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 38503348.0 ps INFO: Refresh  
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 39803265.0 ps INFO: Refresh  
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 41103180.0 ps INFO: Refresh  
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 42403097.0 ps INFO: Activate  bank 0 row 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 43703015.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 43713016.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 43716764.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 43718014.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 43719265.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 43720515.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 43721764.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 43723014.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 43723014.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 43724263.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 43725513.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 43726763.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 43728013.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 43729264.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 43730514.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 43731765.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 43733015.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 43733015.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 43734264.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 43735514.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 43736763.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 43738013.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 43739262.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 43740512.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 43741761.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 43743011.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 43744261.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 43745511.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 43746761.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 43748011.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 43749261.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 43750511.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 43751761.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 43753011.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 43754262.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 43755512.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 45032932.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 45042928.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 45046678.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 45047928.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 45049178.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 45050428.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 45051678.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 45052928.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 45052928.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 45054179.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 45055429.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 45056678.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 45057928.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 45059179.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 45060429.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 45061678.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 45062928.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 45062928.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 45064177.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 45065427.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 45066677.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 45067927.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 45069178.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 45070428.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 45071679.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 45072929.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 45074178.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 45075428.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 45076677.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 45077927.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 45079178.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 45080428.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 45081677.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 45082927.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 45084176.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 45085426.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 46362845.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 46372846.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46376594.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46377844.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46379095.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46380345.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46381594.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46382844.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 46382844.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46384093.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46385343.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46386593.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46387843.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46389094.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46390344.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46391595.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46392845.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 46392845.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46394094.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46395344.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46396593.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46397843.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46399092.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46400342.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46401591.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46402841.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46404091.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46405341.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46406591.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46407841.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46409091.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46410341.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46411591.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46412841.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46414092.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 46415342.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 47692759.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 47702759.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47706508.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47707758.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47709009.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47710259.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47711510.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47712760.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 47712760.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47714009.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47715259.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47716508.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47717758.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47719009.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47720259.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47721508.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47722758.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 47722758.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47724007.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47725257.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47726507.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47727757.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47729008.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47730258.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47731509.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47732759.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47734008.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47735258.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47736507.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47737757.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47739006.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47740256.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47741505.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47742755.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47744005.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 47745255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 49022675.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 49032676.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49036424.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49037674.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49038923.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49040173.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49041422.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49042672.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 49042672.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49043922.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49045172.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49046422.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49047672.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49048922.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49050172.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49051422.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49052672.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 49052672.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49053923.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49055173.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49056422.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49057672.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49058923.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49060173.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49061422.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49062672.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49063921.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49065171.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49066421.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49067671.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49068922.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49070172.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49071423.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49072673.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49073922.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49075172.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 50352591.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 50362589.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50366338.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50367588.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50368839.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50370089.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50371340.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50372590.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 50372590.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50373839.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50375089.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50376338.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50377588.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50378839.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50380089.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50381338.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50382588.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 50382588.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50383837.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50385087.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50386337.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50387587.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50388838.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50390088.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50391339.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50392589.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50393838.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50395088.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50396337.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50397587.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50398836.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50400086.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50401335.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50402585.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50403835.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 50405085.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 51682503.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 51692503.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51696253.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51697503.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51698754.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51700004.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51701253.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51702503.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 51702503.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51703752.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51705002.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51706252.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51707502.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51708753.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51710003.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51711254.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51712504.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 51712504.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51713753.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51715003.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51716252.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51717502.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51718753.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51720003.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51721252.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51722502.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51723751.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51725001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51726251.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51727501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51728752.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51730002.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51731253.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51732503.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51733752.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 51735002.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53012421.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53022419.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53026168.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53027418.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53028669.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53029919.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53031170.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53032420.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53032420.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53033669.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53034919.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53036168.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53037418.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53038667.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53039917.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53041166.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53042416.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53042416.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53043666.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53044916.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53046166.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53047416.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53048666.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53049916.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53051166.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53052416.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53053667.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53054917.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53056166.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53057416.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53058667.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53059917.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53061166.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53062416.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53063665.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 53064915.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
PHY_INIT: Phaser_In DQSFOUND completed at 53154195.0 ps
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54342334.0 ps INFO: Precharge All
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 54342334.0 ps INFO: Precharge bank   0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 55642251.0 ps INFO: Refresh  
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56942168.0 ps INFO: Load Mode 1
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56942168.0 ps INFO: Load Mode 1 DLL Enable = Enabled
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56942168.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56942168.0 ps INFO: Load Mode 1 ODT Rtt =          40 Ohm
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56942168.0 ps INFO: Load Mode 1 Additive Latency = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56942168.0 ps INFO: Load Mode 1 Write Levelization = Enabled
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56942168.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56942168.0 ps INFO: Load Mode 1 Qoff = Enabled
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 57077159.0 ps INFO: Sync On Die Termination Rtt_NOM =         40 Ohm
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57341064.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57341064.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57343563.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57343563.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57346063.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57346063.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57348564.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57348564.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57351065.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57351065.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57471055.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57471055.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57473556.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57473556.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57476055.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57476055.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57478556.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57478556.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57481055.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57481055.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57601046.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57601046.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57603546.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57603546.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57606046.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57606046.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57608546.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57608546.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57611046.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57611046.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57731060.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57731060.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57733559.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57733559.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57736058.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57736058.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57738557.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57738557.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57741056.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57741056.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57861109.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57861109.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57863608.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57863608.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57866108.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57866108.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57868618.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57868618.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57871119.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57871119.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57991170.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57991170.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57993669.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57993669.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57996168.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57996168.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57998669.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 57998669.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58001168.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58001168.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58121219.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58121219.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58123718.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58123718.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58126227.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58126227.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58128728.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58128728.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58131229.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58131229.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58251278.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58251278.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58253779.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58253779.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58256278.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58256278.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58258779.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58258779.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58261278.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58261278.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58381330.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58381330.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58383829.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58383829.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58386338.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58386338.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58388839.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58388839.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58391340.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58391340.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58511391.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58511391.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58513890.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58513890.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58516389.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58516389.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58518890.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58518890.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58521389.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58521389.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58641743.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58641743.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58644242.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58644242.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58646742.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58646742.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58649243.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58649243.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58651744.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58651744.0 ps Write Leveling @ DQS ck = 0
PHY_INIT: Write Leveling completed at 58743837.0 ps
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58771736.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58771736.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58774235.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58774235.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58776734.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58776734.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58779235.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58779235.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58781734.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 58781734.0 ps Write Leveling @ DQS ck = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 58807048.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58862045.0 ps INFO: Load Mode 1
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58862045.0 ps INFO: Load Mode 1 DLL Enable = Enabled
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58862045.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58862045.0 ps INFO: Load Mode 1 ODT Rtt =          40 Ohm
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58862045.0 ps INFO: Load Mode 1 Additive Latency = 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58862045.0 ps INFO: Load Mode 1 Write Levelization = Disabled
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58862045.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58862045.0 ps INFO: Load Mode 1 Qoff = Enabled
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60161962.0 ps INFO: Load Mode 2
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60161962.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60161962.0 ps INFO: Load Mode 2 CAS Write Latency =           5
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60161962.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60161962.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60161962.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62741795.0 ps INFO: Precharge All
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 64041712.0 ps INFO: Refresh  
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65341630.0 ps INFO: Activate  bank 0 row 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66641547.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 66646546.0 ps INFO: Sync On Die Termination Rtt_NOM =         40 Ohm
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66651548.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66655296.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66656546.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66657797.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66659047.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66660296.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66661546.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66661546.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66662795.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66664045.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66665295.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66666545.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66667796.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66669046.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66670297.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66671547.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66671547.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66672796.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66674046.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66675295.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66676545.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66677794.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66679044.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66680293.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66681543.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66682793.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66684043.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66685293.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66686543.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66687793.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = eeee
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66689043.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 4444
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66690293.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 4444
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66691543.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = eeee
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66692794.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dddd
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 66694044.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 8888
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67971461.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 67976461.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67985210.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67986460.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67987711.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67988961.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67990212.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67991462.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67992711.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 67993961.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69271380.0 ps INFO: Precharge All
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69271380.0 ps INFO: Precharge bank   0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 70571297.0 ps INFO: Refresh  
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71871214.0 ps INFO: Activate  bank 0 row 0000
PHY_INIT: Write Calibration completed at 73272907.0 ps
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74451049.0 ps INFO: Precharge All
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74451049.0 ps INFO: Precharge bank   0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75750963.0 ps INFO: Refresh  
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77050880.0 ps INFO: Refresh  
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78350799.0 ps INFO: Refresh  
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79650716.0 ps INFO: Refresh  
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 80950633.0 ps INFO: Refresh  
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82250547.0 ps INFO: Refresh  
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83550464.0 ps INFO: Refresh  
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 84850383.0 ps INFO: Refresh  
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 86150300.0 ps INFO: Activate  bank 0 row 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 87450217.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 87455215.0 ps INFO: Sync On Die Termination Rtt_NOM =         40 Ohm
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 87460213.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 87463963.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 87465213.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 87466463.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 87467713.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 87468963.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 87470213.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 87470213.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 87471464.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 87472714.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 87473963.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 87475213.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 87476464.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 7777
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 87477714.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = eeee
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 87478963.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = cccc
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 87480213.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 9999
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 87480213.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 87481462.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 2222
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 87482712.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 4444
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 87483962.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 87485212.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 87486463.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 7777
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 87487713.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = eeee
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 87488964.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = cccc
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 87490214.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 9999
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 87491463.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 2222
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 87492713.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 4444
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 87493962.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 87495212.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 87496463.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 7777
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 87497713.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = eeee
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 87498962.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = cccc
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 87500212.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 9999
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 87501461.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 2222
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 87502711.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 4444
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 88785129.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 90290035.0 ps INFO: Precharge All
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 90290035.0 ps INFO: Precharge bank   0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 91589952.0 ps INFO: Refresh  
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 92889869.0 ps INFO: Refresh  
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 94189783.0 ps INFO: Refresh  
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 95489702.0 ps INFO: Refresh  
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 96789619.0 ps INFO: Refresh  
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 98089536.0 ps INFO: Refresh  
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 99389453.0 ps INFO: Refresh  
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 100689367.0 ps INFO: Refresh  
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 101989286.0 ps INFO: Activate  bank 0 row 0000
PHY_INIT: Read Leveling Stage 1 completed at 103380980.0 ps
PHY_INIT : PRBS/PER_BIT calibration completed at 103380980.0 ps
PHY_INIT : COMPLEX OCLKDELAY calibration completed at 103380980.0 ps
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 105849039.0 ps INFO: Precharge All
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 105849039.0 ps INFO: Precharge bank   0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107148956.0 ps INFO: Load Mode 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107148956.0 ps INFO: Load Mode 0 Burst Length =  8
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107148956.0 ps INFO: Load Mode 0 Burst Order = Sequential
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107148956.0 ps INFO: Load Mode 0 CAS Latency =           6
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107148956.0 ps INFO: Load Mode 0 DLL Reset = Normal
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107148956.0 ps INFO: Load Mode 0 Write Recovery =           6
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107148956.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108448873.0 ps INFO: Precharge All
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109748787.0 ps INFO: Activate  bank 0 row 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111048704.0 ps INFO: Precharge All
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111048704.0 ps INFO: Precharge bank   0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112348623.0 ps INFO: Refresh  
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113648540.0 ps INFO: Activate  bank 0 row 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114948457.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 114953455.0 ps INFO: Sync On Die Termination Rtt_NOM =         40 Ohm
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114958453.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114962203.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114963453.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114964703.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114965953.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114967203.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114968453.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114968453.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114969704.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114970954.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114972203.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114973453.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114974704.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114975954.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114977203.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114978453.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114978453.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114979702.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114980952.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114982202.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114983452.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114984703.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114985953.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114987204.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114988454.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114989703.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114990953.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114992202.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114993452.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114994703.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = eeee
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114995953.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 4444
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114997202.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 4444
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114998452.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = eeee
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114999701.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dddd
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115000951.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 8888
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116278370.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 116283369.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116292119.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116293369.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116294620.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116295870.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116297119.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116298369.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116299618.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116300868.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116718342.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116732091.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116733341.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116734590.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116735840.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116737089.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116738339.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116739589.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116740839.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118018259.0 ps INFO: Precharge All
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118018259.0 ps INFO: Precharge bank   0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119318174.0 ps INFO: Refresh  
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120618092.0 ps INFO: Activate  bank 0 row 0000
PHY_INIT: Write Calibration completed at 122179777.0 ps
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123197927.0 ps INFO: Precharge All
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123197927.0 ps INFO: Precharge bank   0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124595337.0 ps INFO: Refresh  
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.chk_err: at time 124755328.0 ps ERROR:  tRFC violation during Activate 
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124755328.0 ps INFO: Activate  bank 0 row 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124817822.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124827822.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124831572.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124832822.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124834073.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124835323.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124836572.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124837822.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124839071.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124840321.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124841571.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124842821.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124844072.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124845322.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124846573.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124847823.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124849072.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124850322.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124870321.0 ps INFO: Precharge bank   0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124895318.0 ps INFO: ZQ        long = 0
AXIM_WR[42000030]:00000001
AXIM_WR[42000048]:00000000
AXIM_WR[42000058]:00000200
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132004864.0 ps INFO: Refresh  
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133664758.0 ps INFO: Activate  bank 0 row 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133687255.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 133692255.0 ps INFO: Sync On Die Termination Rtt_NOM =         40 Ohm
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133697255.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133701004.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 0100
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133702254.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0302
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133703505.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 0504
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133704755.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0706
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133706006.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 0908
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133707256.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0b0a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133707256.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133708505.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 0d0c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133709755.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0f0e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133711004.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = 1110
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133712254.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1312
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133713505.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 1514
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133714755.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 1716
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133716004.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 1918
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133717254.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 1b1a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133717254.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133718503.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 1d1c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133719753.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 1f1e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133721003.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = 2120
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133722253.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 2322
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133723504.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 2524
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133724754.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 2726
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133726005.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 2928
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133727255.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 2b2a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133728504.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 2d2c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133729754.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 2f2e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133731003.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = 3130
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133732253.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 3332
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133733502.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 3534
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133734752.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 3736
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133736001.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 3938
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133737251.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 3b3a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133738501.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 3d3c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133739751.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 3f3e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 133742251.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133769751.0 ps INFO: Precharge bank   0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135024671.0 ps INFO: Activate  bank 0 row 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135047168.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 135052168.0 ps INFO: Sync On Die Termination Rtt_NOM =         40 Ohm
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135057168.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135060917.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000020 data = 4140
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135062167.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000021 data = 4342
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135063418.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000022 data = 4544
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135064668.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000023 data = 4746
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135065919.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000024 data = 4948
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135067169.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000025 data = 4b4a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135067169.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135068418.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000026 data = 4d4c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135069668.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000027 data = 4f4e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135070917.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000028 data = 5150
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135072167.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000029 data = 5352
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135073418.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002a data = 5554
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135074668.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002b data = 5756
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135075917.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002c data = 5958
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135077167.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002d data = 5b5a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135077167.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135078416.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002e data = 5d5c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135079666.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002f data = 5f5e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135080916.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000030 data = 6160
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135082166.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000031 data = 6362
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135083417.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000032 data = 6564
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135084667.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000033 data = 6766
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135085918.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000034 data = 6968
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135087168.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000035 data = 6b6a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135088417.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000036 data = 6d6c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135089667.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000037 data = 6f6e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135090916.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000038 data = 7170
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135092166.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000039 data = 7372
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135093415.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003a data = 7574
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135094665.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003b data = 7776
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135095914.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003c data = 7978
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135097164.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003d data = 7b7a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135098414.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003e data = 7d7c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135099664.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003f data = 7f7e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 135102164.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135129664.0 ps INFO: Precharge bank   0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136384584.0 ps INFO: Activate  bank 0 row 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136407081.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 136412081.0 ps INFO: Sync On Die Termination Rtt_NOM =         40 Ohm
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136417081.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136420830.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000040 data = 8180
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136422080.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000041 data = 8382
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136423331.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000042 data = 8584
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136424581.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000043 data = 8786
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136425832.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000044 data = 8988
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136427082.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000045 data = 8b8a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136427082.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136428331.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000046 data = 8d8c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136429581.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000047 data = 8f8e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136430830.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000048 data = 9190
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136432080.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000049 data = 9392
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136433331.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004a data = 9594
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136434581.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004b data = 9796
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136435830.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004c data = 9998
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136437080.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004d data = 9b9a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136437080.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136438329.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004e data = 9d9c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136439579.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004f data = 9f9e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136440829.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000050 data = a1a0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136442079.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000051 data = a3a2
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136443330.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000052 data = a5a4
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136444580.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000053 data = a7a6
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136445831.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000054 data = a9a8
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136447081.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000055 data = abaa
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136448330.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000056 data = adac
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136449580.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000057 data = afae
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136450829.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000058 data = b1b0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136452079.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000059 data = b3b2
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136453328.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005a data = b5b4
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136454578.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005b data = b7b6
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136455827.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005c data = b9b8
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136457077.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005d data = bbba
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136458327.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005e data = bdbc
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136459577.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005f data = bfbe
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 136462077.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136489577.0 ps INFO: Precharge bank   0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137664502.0 ps INFO: Activate  bank 0 row 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137686999.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 137691999.0 ps INFO: Sync On Die Termination Rtt_NOM =         40 Ohm
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137696999.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137700748.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000060 data = c1c0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137701998.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000061 data = c3c2
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137703249.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000062 data = c5c4
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137704499.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000063 data = c7c6
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137705750.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000064 data = c9c8
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137707000.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000065 data = cbca
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137707000.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137708249.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000066 data = cdcc
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137709499.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000067 data = cfce
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137710748.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000068 data = d1d0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137711998.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000069 data = d3d2
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137713249.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006a data = d5d4
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137714499.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006b data = d7d6
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137715748.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006c data = d9d8
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137716998.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006d data = dbda
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137716998.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137718247.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006e data = dddc
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137719497.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006f data = dfde
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137720747.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000070 data = e1e0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137721997.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000071 data = e3e2
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137723248.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000072 data = e5e4
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137724498.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000073 data = e7e6
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137725749.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000074 data = e9e8
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137726999.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000075 data = ebea
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137728248.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000076 data = edec
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137729498.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000077 data = efee
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137730747.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000078 data = f1f0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137731997.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000079 data = f3f2
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137733246.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007a data = f5f4
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137734496.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007b data = f7f6
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137735745.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007c data = f9f8
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137736995.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007d data = fbfa
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137738245.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007e data = fdfc
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137739495.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007f data = fffe
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 137741995.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137769495.0 ps INFO: Precharge bank   0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139024415.0 ps INFO: Activate  bank 0 row 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139046912.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 139051912.0 ps INFO: Sync On Die Termination Rtt_NOM =         40 Ohm
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139056912.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139060661.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000080 data = 0100
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139061911.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000081 data = 0302
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139063162.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000082 data = 0504
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139064412.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000083 data = 0706
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139065663.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000084 data = 0908
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139066913.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000085 data = 0b0a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139066913.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139068162.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000086 data = 0d0c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139069412.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000087 data = 0f0e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139070661.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000088 data = 1110
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139071911.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000089 data = 1312
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139073162.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008a data = 1514
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139074412.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008b data = 1716
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139075661.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008c data = 1918
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139076911.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008d data = 1b1a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139076911.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139078160.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008e data = 1d1c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139079410.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008f data = 1f1e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139080660.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000090 data = 2120
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139081910.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000091 data = 2322
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139083161.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000092 data = 2524
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139084411.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000093 data = 2726
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139085662.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000094 data = 2928
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139086912.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000095 data = 2b2a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139088161.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000096 data = 2d2c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139089411.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000097 data = 2f2e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139090660.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000098 data = 3130
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139091910.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000099 data = 3332
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139093159.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009a data = 3534
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139094409.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009b data = 3736
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139095658.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009c data = 3938
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139096908.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009d data = 3b3a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139098158.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009e data = 3d3c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139099408.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009f data = 3f3e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 139101908.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139129408.0 ps INFO: Precharge bank   0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139404389.0 ps INFO: Refresh  
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140384328.0 ps INFO: Activate  bank 0 row 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140406825.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 140411825.0 ps INFO: Sync On Die Termination Rtt_NOM =         40 Ohm
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140416825.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140420574.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a0 data = 4140
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140421824.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a1 data = 4342
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140423075.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a2 data = 4544
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140424325.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a3 data = 4746
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140425576.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a4 data = 4948
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140426826.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a5 data = 4b4a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140426826.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140428075.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a6 data = 4d4c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140429325.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a7 data = 4f4e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140430574.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a8 data = 5150
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140431824.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a9 data = 5352
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140433075.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000aa data = 5554
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140434325.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ab data = 5756
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140435574.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ac data = 5958
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140436824.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ad data = 5b5a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140436824.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140438073.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ae data = 5d5c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140439323.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000af data = 5f5e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140440573.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b0 data = 6160
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140441823.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b1 data = 6362
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140443074.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b2 data = 6564
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140444324.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b3 data = 6766
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140445575.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b4 data = 6968
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140446825.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b5 data = 6b6a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140448074.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b6 data = 6d6c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140449324.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b7 data = 6f6e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140450573.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b8 data = 7170
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140451823.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b9 data = 7372
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140453072.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ba data = 7574
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140454322.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bb data = 7776
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140455571.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bc data = 7978
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140456821.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bd data = 7b7a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140458071.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000be data = 7d7c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140459321.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bf data = 7f7e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 140461821.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140489321.0 ps INFO: Precharge bank   0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141664246.0 ps INFO: Activate  bank 0 row 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141686743.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 141691743.0 ps INFO: Sync On Die Termination Rtt_NOM =         40 Ohm
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141696743.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141700492.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c0 data = 8180
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141701742.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c1 data = 8382
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141702993.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c2 data = 8584
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141704243.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c3 data = 8786
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141705494.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c4 data = 8988
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141706744.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c5 data = 8b8a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141706744.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141707993.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c6 data = 8d8c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141709243.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c7 data = 8f8e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141710492.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c8 data = 9190
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141711742.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c9 data = 9392
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141712993.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ca data = 9594
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141714243.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cb data = 9796
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141715492.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cc data = 9998
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141716742.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cd data = 9b9a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141716742.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141717991.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ce data = 9d9c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141719241.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cf data = 9f9e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141720491.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d0 data = a1a0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141721741.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d1 data = a3a2
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141722992.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d2 data = a5a4
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141724242.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d3 data = a7a6
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141725493.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d4 data = a9a8
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141726743.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d5 data = abaa
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141727992.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d6 data = adac
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141729242.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d7 data = afae
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141730491.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d8 data = b1b0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141731741.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d9 data = b3b2
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141732990.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000da data = b5b4
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141734240.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000db data = b7b6
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141735489.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000dc data = b9b8
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141736739.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000dd data = bbba
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141737989.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000de data = bdbc
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141739239.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000df data = bfbe
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 141741739.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141769239.0 ps INFO: Precharge bank   0
AXIM_RD[42000034]:00000000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143024159.0 ps INFO: Activate  bank 0 row 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143046656.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 143051656.0 ps INFO: Sync On Die Termination Rtt_NOM =         40 Ohm
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143056656.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143060405.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e0 data = c1c0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143061655.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e1 data = c3c2
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143062906.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e2 data = c5c4
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143064156.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e3 data = c7c6
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143065407.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e4 data = c9c8
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143066657.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e5 data = cbca
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143066657.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143067906.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e6 data = cdcc
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143069156.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e7 data = cfce
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143070405.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e8 data = d1d0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143071655.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e9 data = d3d2
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143072906.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ea data = d5d4
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143074156.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000eb data = d7d6
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143075405.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ec data = d9d8
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143076655.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ed data = dbda
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143076655.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143077904.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ee data = dddc
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143079154.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ef data = dfde
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143080404.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f0 data = e1e0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143081654.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f1 data = e3e2
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143082905.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f2 data = e5e4
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143084155.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f3 data = e7e6
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143085406.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f4 data = e9e8
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143086656.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f5 data = ebea
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143087905.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f6 data = edec
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143089155.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f7 data = efee
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143090404.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f8 data = f1f0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143091654.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f9 data = f3f2
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143092903.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fa data = f5f4
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143094153.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fb data = f7f6
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143095402.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fc data = f9f8
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143096652.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fd data = fbfa
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143097902.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fe data = fdfc
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143099152.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ff data = fffe
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 143101652.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143129152.0 ps INFO: Precharge bank   0
AXIM_RD[42000030]:00010003
AXIM_RD[42000034]:00001002
AXIM_WR[42000030]:00000000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146803917.0 ps INFO: Refresh  
AXIM_WR[42000000]:00000001
AXIM_WR[42000018]:00000000
AXIM_RD[42000004]:00000000
AXIM_WR[42000028]:00000200
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150943652.0 ps INFO: Activate  bank 0 row 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150966149.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150976149.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150979898.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0100
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150981148.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0302
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150982399.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0504
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150983649.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0706
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150984900.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0908
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150986150.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0b0a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150986150.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150987399.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0d0c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150988649.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0f0e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150989898.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 1110
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150991148.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 1312
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150992399.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 1514
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150993649.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 1716
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150994898.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 1918
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150996148.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 1b1a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150996148.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150997397.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 1d1c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150998647.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 1f1e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150999897.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 2120
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151001147.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 2322
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151002398.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 2524
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151003648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 2726
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151004899.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 2928
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151006149.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 2b2a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151007398.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 2d2c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151008648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 2f2e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151009897.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 3130
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151011147.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 3332
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151012398.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 3534
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151013648.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 3736
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151014897.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 3938
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151016147.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 3b3a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151017396.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 3d3c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151018646.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 3f3e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151038644.0 ps INFO: Precharge bank   0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151063644.0 ps INFO: Activate  bank 0 row 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151086144.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151096140.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151099890.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = 4140
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151101140.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = 4342
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151102390.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = 4544
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151103640.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = 4746
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151104890.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = 4948
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151106140.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = 4b4a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151106140.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151107391.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = 4d4c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151108641.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = 4f4e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151109890.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = 5150
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151111140.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = 5352
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151112391.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = 5554
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151113641.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = 5756
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151114890.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = 5958
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151116140.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = 5b5a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151116140.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151117389.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = 5d5c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151118639.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = 5f5e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151119889.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = 6160
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151121139.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = 6362
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151122390.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = 6564
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151123640.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = 6766
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151124891.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = 6968
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151126141.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = 6b6a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151127390.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = 6d6c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151128640.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = 6f6e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151129889.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = 7170
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151131139.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = 7372
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151132390.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = 7574
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151133640.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = 7776
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151134889.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = 7978
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151136139.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = 7b7a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151137388.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = 7d7c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151138638.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = 7f7e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151156138.0 ps INFO: Read      bank 0 col 040, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151166139.0 ps INFO: Read      bank 0 col 048, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151169887.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000040 data = 8180
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151171137.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000041 data = 8382
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151172386.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000042 data = 8584
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151173636.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000043 data = 8786
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151174885.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000044 data = 8988
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151176135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000045 data = 8b8a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151176135.0 ps INFO: Read      bank 0 col 050, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151177385.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000046 data = 8d8c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151178635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000047 data = 8f8e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151179885.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000048 data = 9190
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151181135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000049 data = 9392
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151182385.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004a data = 9594
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151183635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004b data = 9796
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151184885.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004c data = 9998
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151186135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004d data = 9b9a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151186135.0 ps INFO: Read      bank 0 col 058, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151187386.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004e data = 9d9c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151188636.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004f data = 9f9e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151189885.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000050 data = a1a0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151191135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000051 data = a3a2
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151192386.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000052 data = a5a4
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151193636.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000053 data = a7a6
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151194885.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000054 data = a9a8
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151196135.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000055 data = abaa
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151197384.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000056 data = adac
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151198634.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000057 data = afae
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151199884.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000058 data = b1b0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151201134.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000059 data = b3b2
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151202385.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005a data = b5b4
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151203635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005b data = b7b6
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151204886.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005c data = b9b8
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151206136.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005d data = bbba
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151207385.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005e data = bdbc
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151208635.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005f data = bfbe
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151228634.0 ps INFO: Precharge bank   0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151253632.0 ps INFO: Activate  bank 0 row 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151276130.0 ps INFO: Read      bank 0 col 060, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151286131.0 ps INFO: Read      bank 0 col 068, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151289879.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000060 data = c1c0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151291129.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000061 data = c3c2
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151292380.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000062 data = c5c4
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151293630.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000063 data = c7c6
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151294879.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000064 data = c9c8
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151296129.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000065 data = cbca
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151296129.0 ps INFO: Read      bank 0 col 070, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151297378.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000066 data = cdcc
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151298628.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000067 data = cfce
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151299878.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000068 data = d1d0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151301128.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000069 data = d3d2
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151302379.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006a data = d5d4
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151303629.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006b data = d7d6
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151304880.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006c data = d9d8
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151306130.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006d data = dbda
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151306130.0 ps INFO: Read      bank 0 col 078, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151307379.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006e data = dddc
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151308629.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006f data = dfde
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151309878.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000070 data = e1e0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151311128.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000071 data = e3e2
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151312377.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000072 data = e5e4
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151313627.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000073 data = e7e6
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151314876.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000074 data = e9e8
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151316126.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000075 data = ebea
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151317376.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000076 data = edec
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151318626.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000077 data = efee
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151319876.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000078 data = f1f0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151321126.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000079 data = f3f2
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151322376.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007a data = f5f4
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151323626.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007b data = f7f6
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151324876.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007c data = f9f8
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151326126.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007d data = fbfa
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151327377.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007e data = fdfc
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151328627.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007f data = fffe
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151348626.0 ps INFO: Precharge bank   0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151373625.0 ps INFO: Activate  bank 0 row 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151396121.0 ps INFO: Read      bank 0 col 080, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151406121.0 ps INFO: Read      bank 0 col 088, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151409871.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000080 data = 0100
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151411121.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000081 data = 0302
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151412372.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000082 data = 0504
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151413622.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000083 data = 0706
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151414871.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000084 data = 0908
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151416121.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000085 data = 0b0a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151416121.0 ps INFO: Read      bank 0 col 090, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151417370.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000086 data = 0d0c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151418620.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000087 data = 0f0e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151419870.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000088 data = 1110
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151421120.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000089 data = 1312
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151422371.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008a data = 1514
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151423621.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008b data = 1716
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151424872.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008c data = 1918
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151426122.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008d data = 1b1a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151426122.0 ps INFO: Read      bank 0 col 098, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151427371.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008e data = 1d1c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151428621.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008f data = 1f1e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151429870.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000090 data = 2120
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151431120.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000091 data = 2322
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151432371.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000092 data = 2524
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151433621.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000093 data = 2726
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151434870.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000094 data = 2928
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151436120.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000095 data = 2b2a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151437369.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000096 data = 2d2c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151438619.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000097 data = 2f2e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151439869.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000098 data = 3130
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151441119.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000099 data = 3332
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151442370.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009a data = 3534
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151443620.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009b data = 3736
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151444871.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009c data = 3938
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151446121.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009d data = 3b3a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151447370.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009e data = 3d3c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151448620.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009f data = 3f3e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151466117.0 ps INFO: Read      bank 0 col 0a0, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151476117.0 ps INFO: Read      bank 0 col 0a8, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151479866.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a0 data = 4140
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151481116.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a1 data = 4342
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151482367.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a2 data = 4544
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151483617.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a3 data = 4746
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151484868.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a4 data = 4948
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151486118.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a5 data = 4b4a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151486118.0 ps INFO: Read      bank 0 col 0b0, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151487367.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a6 data = 4d4c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151488617.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a7 data = 4f4e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151489866.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a8 data = 5150
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151491116.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a9 data = 5352
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151492367.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000aa data = 5554
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151493617.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ab data = 5756
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151494866.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ac data = 5958
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151496116.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ad data = 5b5a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151496116.0 ps INFO: Read      bank 0 col 0b8, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151497365.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ae data = 5d5c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151498615.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000af data = 5f5e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151499865.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b0 data = 6160
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151501115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b1 data = 6362
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151502366.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b2 data = 6564
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151503616.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b3 data = 6766
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151504867.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b4 data = 6968
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151506117.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b5 data = 6b6a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151507366.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b6 data = 6d6c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151508616.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b7 data = 6f6e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151509865.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b8 data = 7170
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151511115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b9 data = 7372
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151512366.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ba data = 7574
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151513616.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bb data = 7776
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151514865.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bc data = 7978
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151516115.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bd data = 7b7a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151517364.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000be data = 7d7c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151518614.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bf data = 7f7e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151538612.0 ps INFO: Precharge bank   0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152043580.0 ps INFO: Activate  bank 0 row 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152066081.0 ps INFO: Read      bank 0 col 0c0, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152076079.0 ps INFO: Read      bank 0 col 0c8, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152079828.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c0 data = 8180
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152081078.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c1 data = 8382
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152082329.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c2 data = 8584
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152083579.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c3 data = 8786
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152084830.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c4 data = 8988
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152086080.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c5 data = 8b8a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152086080.0 ps INFO: Read      bank 0 col 0d0, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152087329.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c6 data = 8d8c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152088579.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c7 data = 8f8e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152089828.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c8 data = 9190
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152091078.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c9 data = 9392
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152092327.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ca data = 9594
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152093577.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cb data = 9796
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152094826.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cc data = 9998
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152096076.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cd data = 9b9a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152096076.0 ps INFO: Read      bank 0 col 0d8, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152097326.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ce data = 9d9c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152098576.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cf data = 9f9e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152099826.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d0 data = a1a0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152101076.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d1 data = a3a2
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152102326.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d2 data = a5a4
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152103576.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d3 data = a7a6
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152104826.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d4 data = a9a8
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152106076.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d5 data = abaa
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152107327.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d6 data = adac
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152108577.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d7 data = afae
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152109826.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d8 data = b1b0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152111076.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d9 data = b3b2
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152112327.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000da data = b5b4
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152113577.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000db data = b7b6
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152114826.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000dc data = b9b8
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152116076.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000dd data = bbba
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152117325.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000de data = bdbc
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152118575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000df data = bfbe
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152138574.0 ps INFO: Precharge bank   0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152623544.0 ps INFO: Activate  bank 0 row 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152646044.0 ps INFO: Read      bank 0 col 0e0, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152656042.0 ps INFO: Read      bank 0 col 0e8, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152659791.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e0 data = c1c0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152661041.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e1 data = c3c2
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152662292.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e2 data = c5c4
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152663542.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e3 data = c7c6
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152664793.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e4 data = c9c8
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152666043.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e5 data = cbca
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152666043.0 ps INFO: Read      bank 0 col 0f0, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152667292.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e6 data = cdcc
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152668542.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e7 data = cfce
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152669791.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e8 data = d1d0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152671041.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e9 data = d3d2
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152672290.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ea data = d5d4
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152673540.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000eb data = d7d6
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152674789.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ec data = d9d8
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152676039.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ed data = dbda
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152676039.0 ps INFO: Read      bank 0 col 0f8, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152677289.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ee data = dddc
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152678539.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ef data = dfde
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152679789.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f0 data = e1e0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152681039.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f1 data = e3e2
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152682289.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f2 data = e5e4
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152683539.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f3 data = e7e6
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152684789.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f4 data = e9e8
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152686039.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f5 data = ebea
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152687290.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f6 data = edec
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152688540.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f7 data = efee
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152689789.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f8 data = f1f0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152691039.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f9 data = f3f2
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152692290.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fa data = f5f4
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152693540.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fb data = f7f6
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152694789.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fc data = f9f8
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152696039.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fd data = fbfa
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152697288.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fe data = fdfc
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152698538.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ff data = fffe
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152718537.0 ps INFO: Precharge bank   0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154203443.0 ps INFO: Refresh  
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 161602968.0 ps INFO: Refresh  
AXIM_WR[42000000]:00000000
AXIM_WR[80000000]:00000001
AXIM_WR[42000030]:00000001
AXIM_WR[42000048]:00001000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 169002496.0 ps INFO: Refresh  
AXIM_RD[42000034]:00001000
AXIM_WR[42000058]:00000004
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 173662198.0 ps INFO: Activate  bank 2 row 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 173684695.0 ps INFO: Write     bank 2 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 173689695.0 ps INFO: Sync On Die Termination Rtt_NOM =         40 Ohm
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 173698444.0 ps INFO: WRITE @ DQS= bank = 2 row = 0000 col = 00000000 data = 1000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 173699694.0 ps INFO: WRITE @ DQS= bank = 2 row = 0000 col = 00000001 data = 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 173700945.0 ps INFO: WRITE @ DQS= bank = 2 row = 0000 col = 00000002 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 173702195.0 ps INFO: WRITE @ DQS= bank = 2 row = 0000 col = 00000003 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 173703446.0 ps INFO: WRITE @ DQS= bank = 2 row = 0000 col = 00000004 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 173704696.0 ps INFO: WRITE @ DQS= bank = 2 row = 0000 col = 00000005 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 173705945.0 ps INFO: WRITE @ DQS= bank = 2 row = 0000 col = 00000006 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 173707195.0 ps INFO: WRITE @ DQS= bank = 2 row = 0000 col = 00000007 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 173709694.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 173737191.0 ps INFO: Precharge bank   2
AXIM_RD[42000034]:00001000
AXIM_RD[42000034]:00001002
AXIM_WR[42000030]:00000000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 176402021.0 ps INFO: Refresh  
AXIM_WR[42000030]:00000001
AXIM_WR[42000048]:00001008
AXIM_RD[42000034]:00001000
AXIM_WR[42000058]:00000004
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 183801549.0 ps INFO: Refresh  
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 184221522.0 ps INFO: Activate  bank 2 row 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 184244019.0 ps INFO: Write     bank 2 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 184249019.0 ps INFO: Sync On Die Termination Rtt_NOM =         40 Ohm
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 184257768.0 ps INFO: WRITE @ DQS= bank = 2 row = 0000 col = 00000000 data = 1000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 184259018.0 ps INFO: WRITE @ DQS= bank = 2 row = 0000 col = 00000001 data = 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 184260269.0 ps INFO: WRITE @ DQS= bank = 2 row = 0000 col = 00000002 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 184261519.0 ps INFO: WRITE @ DQS= bank = 2 row = 0000 col = 00000003 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 184262770.0 ps INFO: WRITE @ DQS= bank = 2 row = 0000 col = 00000004 data = 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 184264020.0 ps INFO: WRITE @ DQS= bank = 2 row = 0000 col = 00000005 data = 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 184265269.0 ps INFO: WRITE @ DQS= bank = 2 row = 0000 col = 00000006 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 184266519.0 ps INFO: WRITE @ DQS= bank = 2 row = 0000 col = 00000007 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 184269018.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 184296516.0 ps INFO: Precharge bank   2
AXIM_RD[42000034]:00001000
AXIM_RD[42000034]:00001002
AXIM_WR[42000030]:00000000
AXIM_WR[42000030]:00000001
AXIM_WR[42000048]:00001018
AXIM_RD[42000034]:00001000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 191201075.0 ps INFO: Refresh  
AXIM_WR[42000058]:00000004
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 194860841.0 ps INFO: Activate  bank 2 row 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 194883341.0 ps INFO: Write     bank 2 col 008, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 194888339.0 ps INFO: Sync On Die Termination Rtt_NOM =         40 Ohm
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 194897087.0 ps INFO: WRITE @ DQS= bank = 2 row = 0000 col = 00000008 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 194898337.0 ps INFO: WRITE @ DQS= bank = 2 row = 0000 col = 00000009 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 194899587.0 ps INFO: WRITE @ DQS= bank = 2 row = 0000 col = 0000000a data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 194900837.0 ps INFO: WRITE @ DQS= bank = 2 row = 0000 col = 0000000b data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 194902087.0 ps INFO: WRITE @ DQS= bank = 2 row = 0000 col = 0000000c data = 0080
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 194903337.0 ps INFO: WRITE @ DQS= bank = 2 row = 0000 col = 0000000d data = 0c00
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 194904588.0 ps INFO: WRITE @ DQS= bank = 2 row = 0000 col = 0000000e data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 194905838.0 ps INFO: WRITE @ DQS= bank = 2 row = 0000 col = 0000000f data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 194908337.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 194935835.0 ps INFO: Precharge bank   2
AXIM_RD[42000034]:00001000
AXIM_RD[42000034]:00001002
AXIM_WR[42000030]:00000000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 198600600.0 ps INFO: Refresh  
AXIM_WR[44000008]:00001000
AXIM_WR[44000000]:00000011
Stopped at time : 200778816 ps : File "D:/Projects/FPGA/a7_cyslff_test/src/sim/sim_a7_ddr3.v" Line 705
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 202150375.0 ps INFO: Activate  bank 2 row 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 202172871.0 ps INFO: Read      bank 2 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 202182871.0 ps INFO: Read      bank 2 col 008, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202186621.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 00000000 data = 1000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202187871.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 00000001 data = 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202189122.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 00000002 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202190372.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 00000003 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202191621.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 00000004 data = 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202192871.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 00000005 data = 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202194120.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 00000006 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202195370.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 00000007 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202196620.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 00000008 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202197870.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 00000009 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202199121.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 0000000a data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202200371.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 0000000b data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202201622.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 0000000c data = 0080
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202202872.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 0000000d data = 0c00
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202204121.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 0000000e data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202205371.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 0000000f data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 202225370.0 ps INFO: Precharge bank   2
AXIM_WR[44000010]:00001100
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 202750336.0 ps INFO: Activate  bank 2 row 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 202772834.0 ps INFO: Read      bank 2 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 202780334.0 ps INFO: Activate  bank 0 row 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 202782835.0 ps INFO: Read      bank 2 col 008, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202786583.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 00000000 data = 1000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202787833.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 00000001 data = 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202789084.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 00000002 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202790334.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 00000003 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202791583.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 00000004 data = 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202792833.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 00000005 data = 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202794082.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 00000006 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202795332.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 00000007 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202796582.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 00000008 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202797832.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 00000009 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202799083.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 0000000a data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202800333.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 0000000b data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202801584.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 0000000c data = 0080
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202802834.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 0000000d data = 0c00
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 202802834.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202804083.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 0000000e data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202805333.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 0000000f data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 202812830.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202816580.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0100
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202817830.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0302
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202819080.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0504
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202820330.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0706
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202821580.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0908
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202822830.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0b0a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 202822830.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202824081.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0d0c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202825331.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0f0e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 202825331.0 ps INFO: Precharge bank   2
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202826580.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 1110
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202827830.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 1312
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202829081.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 1514
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202830331.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 1716
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202831580.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 1918
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202832830.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 1b1a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 202832830.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202834079.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 1d1c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202835329.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 1f1e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202836579.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 2120
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202837829.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 2322
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202839080.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 2524
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202840330.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 2726
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202841581.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 2928
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202842831.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 2b2a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 202842831.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202844080.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 2d2c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202845330.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 2f2e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202846579.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 3130
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202847829.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 3332
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202849080.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 3534
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202850330.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 3736
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202851579.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 3938
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202852829.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 3b3a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 202852829.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202854078.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 3d3c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202855328.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 3f3e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202856578.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = 4140
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202857828.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = 4342
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202859079.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = 4544
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202860329.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = 4746
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202861580.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = 4948
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202862830.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = 4b4a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 202862830.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202864079.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = 4d4c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202865329.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = 4f4e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202866578.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = 5150
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202867828.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = 5352
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202869079.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = 5554
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202870329.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = 5756
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202871578.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = 5958
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202872828.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = 5b5a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 202872828.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202874077.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = 5d5c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202875327.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = 5f5e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202876577.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = 6160
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202877827.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = 6362
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202879078.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = 6564
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202880328.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = 6766
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202881579.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = 6968
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202882829.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = 6b6a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202884078.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = 6d6c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202885328.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = 6f6e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202886577.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = 7170
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202887827.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = 7372
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202889076.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = 7574
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202890326.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = 7776
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202891575.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = 7978
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202892825.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = 7b7a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202894075.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = 7d7c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 202895325.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = 7f7e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 202915324.0 ps INFO: Precharge bank   0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 203350298.0 ps INFO: Activate  bank 2 row 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 203372796.0 ps INFO: Read      bank 2 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 203380296.0 ps INFO: Activate  bank 0 row 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 203382797.0 ps INFO: Read      bank 2 col 008, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203386545.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 00000000 data = 1000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203387795.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 00000001 data = 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203389044.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 00000002 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203390294.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 00000003 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203391543.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 00000004 data = 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203392793.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 00000005 data = 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203394043.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 00000006 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203395293.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 00000007 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203396543.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 00000008 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203397793.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 00000009 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203399043.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 0000000a data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203400293.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 0000000b data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203401543.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 0000000c data = 0080
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203402793.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 0000000d data = 0c00
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 203402793.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203404044.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 0000000e data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203405294.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 0000000f data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 203412793.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203416542.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0100
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203417792.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0302
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203419043.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0504
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203420293.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0706
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203421544.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0908
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203422794.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0b0a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 203422794.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203424043.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0d0c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203425293.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0f0e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 203425293.0 ps INFO: Precharge bank   2
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203426542.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 1110
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203427792.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 1312
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203429043.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 1514
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203430293.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 1716
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203431542.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 1918
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203432792.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 1b1a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 203432792.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203434041.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 1d1c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203435291.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 1f1e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203436541.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 2120
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203437791.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 2322
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203439042.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 2524
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203440292.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 2726
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203441543.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 2928
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203442793.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 2b2a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 203442793.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203444042.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 2d2c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203445292.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 2f2e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203446541.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 3130
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203447791.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 3332
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203449040.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 3534
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203450290.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 3736
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203451539.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 3938
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203452789.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 3b3a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 203452789.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203454039.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 3d3c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203455289.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 3f3e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203456539.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = 4140
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203457789.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = 4342
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203459039.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = 4544
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203460289.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = 4746
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203461539.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = 4948
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203462789.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = 4b4a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 203462789.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203464040.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = 4d4c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203465290.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = 4f4e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203466539.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = 5150
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203467789.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = 5352
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203469040.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = 5554
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203470290.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = 5756
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203471539.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = 5958
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203472789.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = 5b5a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 203472789.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203474038.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = 5d5c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203475288.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = 5f5e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203476538.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = 6160
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203477788.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = 6362
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203479039.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = 6564
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203480289.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = 6766
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 203480289.0 ps INFO: Activate  bank 2 row 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203481540.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = 6968
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203482790.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = 6b6a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203484039.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = 6d6c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203485289.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = 6f6e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203486538.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = 7170
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203487788.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = 7372
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203489039.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = 7574
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203490289.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = 7776
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203491538.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = 7978
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203492788.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = 7b7a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203494037.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = 7d7c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203495287.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = 7f7e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 203502789.0 ps INFO: Write     bank 2 col 008, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 203507787.0 ps INFO: Sync On Die Termination Rtt_NOM =         40 Ohm
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 203515286.0 ps INFO: Precharge bank   0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203516536.0 ps INFO: WRITE @ DQS= bank = 2 row = 0000 col = 00000008 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203517786.0 ps INFO: WRITE @ DQS= bank = 2 row = 0000 col = 00000009 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203519037.0 ps INFO: WRITE @ DQS= bank = 2 row = 0000 col = 0000000a data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203520287.0 ps INFO: WRITE @ DQS= bank = 2 row = 0000 col = 0000000b data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203521538.0 ps INFO: WRITE @ DQS= bank = 2 row = 0000 col = 0000000c data = 0080
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203522788.0 ps INFO: WRITE @ DQS= bank = 2 row = 0000 col = 0000000d data = 0c00
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203524037.0 ps INFO: WRITE @ DQS= bank = 2 row = 0000 col = 0000000e data = 0080
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203525287.0 ps INFO: WRITE @ DQS= bank = 2 row = 0000 col = 0000000f data = 8000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 203527786.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 203555283.0 ps INFO: Precharge bank   2
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 203950258.0 ps INFO: Activate  bank 2 row 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 203972757.0 ps INFO: Read      bank 2 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 203980257.0 ps INFO: Activate  bank 0 row 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 203982758.0 ps INFO: Read      bank 2 col 008, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203986506.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 00000000 data = 1000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203987756.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 00000001 data = 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203989007.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 00000002 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203990257.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 00000003 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203991506.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 00000004 data = 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203992756.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 00000005 data = 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203994005.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 00000006 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203995255.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 00000007 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203996505.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 00000008 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203997755.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 00000009 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 203999006.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 0000000a data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204000256.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 0000000b data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204001507.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 0000000c data = 0080
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204002757.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 0000000d data = 0c00
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 204002757.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204004006.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 0000000e data = 0080
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204005256.0 ps INFO: READ @ DQS= bank = 2 row = 0000 col = 0000000f data = 8000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 204012755.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204016504.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0100
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204017754.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0302
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204019005.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0504
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204020255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0706
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204021506.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0908
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204022756.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0b0a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 204022756.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204024005.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0d0c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204025255.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0f0e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 204025255.0 ps INFO: Precharge bank   2
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204026504.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 1110
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204027754.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 1312
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204029003.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 1514
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204030253.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 1716
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204031502.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 1918
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204032752.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 1b1a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 204032752.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204034002.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 1d1c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204035252.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 1f1e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204036502.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 2120
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204037752.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 2322
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204039002.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 2524
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204040252.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 2726
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204041502.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 2928
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204042752.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 2b2a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 204042752.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204044003.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 2d2c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204045253.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 2f2e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204046502.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 3130
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204047752.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 3332
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204049003.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 3534
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204050253.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 3736
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204051502.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 3938
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204052752.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 3b3a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 204052752.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204054001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 3d3c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204055251.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 3f3e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204056501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = 4140
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204057751.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = 4342
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204059002.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = 4544
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204060252.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = 4746
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204061503.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = 4948
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204062753.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = 4b4a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 204062753.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204064002.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = 4d4c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204065252.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = 4f4e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204066501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = 5150
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204067751.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = 5352
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204069002.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = 5554
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204070252.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = 5756
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204071501.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = 5958
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204072751.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = 5b5a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 204072751.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204074000.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = 5d5c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204075250.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = 5f5e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204076500.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = 6160
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204077750.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = 6362
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204079001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = 6564
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204080251.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = 6766
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 204080251.0 ps INFO: Activate  bank 2 row 0000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204081502.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = 6968
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204082752.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = 6b6a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204084001.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = 6d6c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204085251.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = 6f6e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204086500.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = 7170
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204087750.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = 7372
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204088999.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = 7574
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204090249.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = 7776
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204091498.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = 7978
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204092748.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = 7b7a
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204093998.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = 7d7c
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204095248.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = 7f7e
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 204102748.0 ps INFO: Write     bank 2 col 008, auto precharge 0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 204107748.0 ps INFO: Sync On Die Termination Rtt_NOM =         40 Ohm
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 204115247.0 ps INFO: Precharge bank   0
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204116497.0 ps INFO: WRITE @ DQS= bank = 2 row = 0000 col = 00000008 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204117747.0 ps INFO: WRITE @ DQS= bank = 2 row = 0000 col = 00000009 data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204118998.0 ps INFO: WRITE @ DQS= bank = 2 row = 0000 col = 0000000a data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204120248.0 ps INFO: WRITE @ DQS= bank = 2 row = 0000 col = 0000000b data = xxxx
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204121499.0 ps INFO: WRITE @ DQS= bank = 2 row = 0000 col = 0000000c data = 0080
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204122749.0 ps INFO: WRITE @ DQS= bank = 2 row = 0000 col = 0000000d data = 0c00
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204123998.0 ps INFO: WRITE @ DQS= bank = 2 row = 0000 col = 0000000e data = 0080
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 204125248.0 ps INFO: WRITE @ DQS= bank = 2 row = 0000 col = 0000000f data = 8000
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 204127747.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_a7_ddr3.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 204155245.0 ps INFO: Precharge bank   2
$finish called at time : 204445248 ps : File "D:/Projects/FPGA/a7_cyslff_test/src/sim/sim_a7_ddr3.v" Line 710
