digraph "CFG for '_Z16imageSplitKernelP15HIP_vector_typeIfLj3EEPfii' function" {
	label="CFG for '_Z16imageSplitKernelP15HIP_vector_typeIfLj3EEPfii' function";

	Node0x5627200 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !5, !invariant.load !6\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %6, %11\l  %13 = add i32 %12, %5\l  %14 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %15 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %16 = getelementptr i8, i8 addrspace(4)* %7, i64 6\l  %17 = bitcast i8 addrspace(4)* %16 to i16 addrspace(4)*\l  %18 = load i16, i16 addrspace(4)* %17, align 2, !range !5, !invariant.load !6\l  %19 = zext i16 %18 to i32\l  %20 = mul i32 %15, %19\l  %21 = add i32 %20, %14\l  %22 = icmp slt i32 %13, %2\l  %23 = icmp slt i32 %21, %3\l  %24 = select i1 %22, i1 %23, i1 false\l  br i1 %24, label %25, label %44\l|{<s0>T|<s1>F}}"];
	Node0x5627200:s0 -> Node0x562abd0;
	Node0x5627200:s1 -> Node0x562ac60;
	Node0x562abd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%25:\l25:                                               \l  %26 = mul nsw i32 %21, %2\l  %27 = add nsw i32 %26, %13\l  %28 = sext i32 %27 to i64\l  %29 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %28, i32 0, i32 0, i32 0, i32\l... 0, i64 0\l  %30 = load float, float addrspace(1)* %29, align 4, !amdgpu.noclobber !6\l  %31 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %28, i32 0, i32 0, i32 0, i32\l... 0, i64 1\l  %32 = load float, float addrspace(1)* %31, align 4, !amdgpu.noclobber !6\l  %33 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %28, i32 0, i32 0, i32 0, i32\l... 0, i64 2\l  %34 = load float, float addrspace(1)* %33, align 4, !amdgpu.noclobber !6\l  %35 = getelementptr inbounds float, float addrspace(1)* %1, i64 %28\l  store float %30, float addrspace(1)* %35, align 4, !tbaa !7\l  %36 = mul nsw i32 %3, %2\l  %37 = add nsw i32 %27, %36\l  %38 = sext i32 %37 to i64\l  %39 = getelementptr inbounds float, float addrspace(1)* %1, i64 %38\l  store float %32, float addrspace(1)* %39, align 4, !tbaa !7\l  %40 = shl nsw i32 %36, 1\l  %41 = add nsw i32 %27, %40\l  %42 = sext i32 %41 to i64\l  %43 = getelementptr inbounds float, float addrspace(1)* %1, i64 %42\l  store float %34, float addrspace(1)* %43, align 4, !tbaa !7\l  br label %44\l}"];
	Node0x562abd0 -> Node0x562ac60;
	Node0x562ac60 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%44:\l44:                                               \l  ret void\l}"];
}
