property a2;
@(posedge clk) (write_en == 0) |-> (crc_idr_en == 0);
endproperty
assert_a2: assert property(a2);

property a5;
@(posedge clk) (write_en == 1 & crc_idr_sel == 1) |-> (crc_idr_en == 1);
endproperty
assert_a5: assert property(a5);

property a4;
@(posedge clk) (crc_idr_sel == 0) |-> (crc_idr_en == 0);
endproperty
assert_a4: assert property(a4);

property a1;
@(posedge clk) (hselx_pp == 0) |-> (crc_idr_en == 0);
endproperty
assert_a1: assert property(a1);

property a0;
@(posedge clk) (hwrite_pp == 0) |-> (crc_idr_en == 0);
endproperty
assert_a0: assert property(a0);

property a3;
@(posedge clk) (haddr_pp[1] == 0) |-> (crc_idr_en == 0);
endproperty
assert_a3: assert property(a3);

