
pwm_ex6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000028c  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000450  08000450  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000450  08000450  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08000450  08000450  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000450  08000450  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000450  08000450  00010450  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000454  08000454  00010454  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08000458  00020000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000004  0800045c  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  0800045c  00020024  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001535  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000498  00000000  00000000  00021569  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000001c8  00000000  00000000  00021a08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000180  00000000  00000000  00021bd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f62b  00000000  00000000  00021d50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00001ed7  00000000  00000000  0004137b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c2c2a  00000000  00000000  00043252  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00105e7c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000550  00000000  00000000  00105ecc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000004 	.word	0x20000004
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000438 	.word	0x08000438

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000008 	.word	0x20000008
 8000200:	08000438 	.word	0x08000438

08000204 <main>:
#include "stm32f4xx.h"
void delayMs(int n);
int main(void) {
 8000204:	b580      	push	{r7, lr}
 8000206:	af00      	add	r7, sp, #0
RCC->AHB1ENR |= 1; /* enable GPIOA clock */
 8000208:	4b29      	ldr	r3, [pc, #164]	; (80002b0 <main+0xac>)
 800020a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800020c:	4a28      	ldr	r2, [pc, #160]	; (80002b0 <main+0xac>)
 800020e:	f043 0301 	orr.w	r3, r3, #1
 8000212:	6313      	str	r3, [r2, #48]	; 0x30
GPIOA->AFR[0] |= 0x00300000; /* PA5 pin for TIM8 */
 8000214:	4b27      	ldr	r3, [pc, #156]	; (80002b4 <main+0xb0>)
 8000216:	6a1b      	ldr	r3, [r3, #32]
 8000218:	4a26      	ldr	r2, [pc, #152]	; (80002b4 <main+0xb0>)
 800021a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800021e:	6213      	str	r3, [r2, #32]
GPIOA->MODER &=~0x00000C00;
 8000220:	4b24      	ldr	r3, [pc, #144]	; (80002b4 <main+0xb0>)
 8000222:	681b      	ldr	r3, [r3, #0]
 8000224:	4a23      	ldr	r2, [pc, #140]	; (80002b4 <main+0xb0>)
 8000226:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800022a:	6013      	str	r3, [r2, #0]
GPIOA->MODER |= 0x00000800;
 800022c:	4b21      	ldr	r3, [pc, #132]	; (80002b4 <main+0xb0>)
 800022e:	681b      	ldr	r3, [r3, #0]
 8000230:	4a20      	ldr	r2, [pc, #128]	; (80002b4 <main+0xb0>)
 8000232:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000236:	6013      	str	r3, [r2, #0]
TIM8->CCR1 = TIM8->CCR1 * 110 / 100;
 8000238:	4b1f      	ldr	r3, [pc, #124]	; (80002b8 <main+0xb4>)
 800023a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800023c:	226e      	movs	r2, #110	; 0x6e
 800023e:	fb02 f303 	mul.w	r3, r2, r3
 8000242:	4a1d      	ldr	r2, [pc, #116]	; (80002b8 <main+0xb4>)
 8000244:	491d      	ldr	r1, [pc, #116]	; (80002bc <main+0xb8>)
 8000246:	fba1 1303 	umull	r1, r3, r1, r3
 800024a:	095b      	lsrs	r3, r3, #5
 800024c:	6353      	str	r3, [r2, #52]	; 0x34
if (TIM8->CCR1 > 26666){/* setup TIM8 */
 800024e:	4b1a      	ldr	r3, [pc, #104]	; (80002b8 <main+0xb4>)
 8000250:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000252:	f646 022a 	movw	r2, #26666	; 0x682a
 8000256:	4293      	cmp	r3, r2
 8000258:	d927      	bls.n	80002aa <main+0xa6>
RCC->APB2ENR |= 2; /* enable TIM8 clock */
 800025a:	4b15      	ldr	r3, [pc, #84]	; (80002b0 <main+0xac>)
 800025c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800025e:	4a14      	ldr	r2, [pc, #80]	; (80002b0 <main+0xac>)
 8000260:	f043 0302 	orr.w	r3, r3, #2
 8000264:	6453      	str	r3, [r2, #68]	; 0x44
TIM8->PSC = 10 - 1; /*divided by 10 */
 8000266:	4b14      	ldr	r3, [pc, #80]	; (80002b8 <main+0xb4>)
 8000268:	2209      	movs	r2, #9
 800026a:	629a      	str	r2, [r3, #40]	; 0x28
TIM8->ARR = 26667 - 1; /* divided by 26667 */
 800026c:	4b12      	ldr	r3, [pc, #72]	; (80002b8 <main+0xb4>)
 800026e:	f646 022a 	movw	r2, #26666	; 0x682a
 8000272:	62da      	str	r2, [r3, #44]	; 0x2c
TIM8->CNT = 0;
 8000274:	4b10      	ldr	r3, [pc, #64]	; (80002b8 <main+0xb4>)
 8000276:	2200      	movs	r2, #0
 8000278:	625a      	str	r2, [r3, #36]	; 0x24
TIM8->CCMR1 = 0x0068; /* PWM mode */
 800027a:	4b0f      	ldr	r3, [pc, #60]	; (80002b8 <main+0xb4>)
 800027c:	2268      	movs	r2, #104	; 0x68
 800027e:	619a      	str	r2, [r3, #24]
TIM8->CCER = 4; /* enable PWMCh1N */
 8000280:	4b0d      	ldr	r3, [pc, #52]	; (80002b8 <main+0xb4>)
 8000282:	2204      	movs	r2, #4
 8000284:	621a      	str	r2, [r3, #32]
TIM8->CCR1 = 90; /* pulse width */
 8000286:	4b0c      	ldr	r3, [pc, #48]	; (80002b8 <main+0xb4>)
 8000288:	225a      	movs	r2, #90	; 0x5a
 800028a:	635a      	str	r2, [r3, #52]	; 0x34
TIM8->BDTR |= 0x8000; /*enable output */
 800028c:	4b0a      	ldr	r3, [pc, #40]	; (80002b8 <main+0xb4>)
 800028e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000290:	4a09      	ldr	r2, [pc, #36]	; (80002b8 <main+0xb4>)
 8000292:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000296:	6453      	str	r3, [r2, #68]	; 0x44
TIM8->CR1 = 1; /* enable timer */
 8000298:	4b07      	ldr	r3, [pc, #28]	; (80002b8 <main+0xb4>)
 800029a:	2201      	movs	r2, #1
 800029c:	601a      	str	r2, [r3, #0]
TIM8->CCR1 = 90;
 800029e:	4b06      	ldr	r3, [pc, #24]	; (80002b8 <main+0xb4>)
 80002a0:	225a      	movs	r2, #90	; 0x5a
 80002a2:	635a      	str	r2, [r3, #52]	; 0x34
delayMs(50);
 80002a4:	2032      	movs	r0, #50	; 0x32
 80002a6:	f000 f80b 	bl	80002c0 <delayMs>
 80002aa:	2300      	movs	r3, #0
}
}
 80002ac:	4618      	mov	r0, r3
 80002ae:	bd80      	pop	{r7, pc}
 80002b0:	40023800 	.word	0x40023800
 80002b4:	40020000 	.word	0x40020000
 80002b8:	40010400 	.word	0x40010400
 80002bc:	51eb851f 	.word	0x51eb851f

080002c0 <delayMs>:
/* 16 MHz SYSCLK */
void delayMs(int n) {
 80002c0:	b480      	push	{r7}
 80002c2:	b085      	sub	sp, #20
 80002c4:	af00      	add	r7, sp, #0
 80002c6:	6078      	str	r0, [r7, #4]
int i;
for (; n > 0; n--)
 80002c8:	e00d      	b.n	80002e6 <delayMs+0x26>
for (i = 0; i < 3195; i++) ;
 80002ca:	2300      	movs	r3, #0
 80002cc:	60fb      	str	r3, [r7, #12]
 80002ce:	e002      	b.n	80002d6 <delayMs+0x16>
 80002d0:	68fb      	ldr	r3, [r7, #12]
 80002d2:	3301      	adds	r3, #1
 80002d4:	60fb      	str	r3, [r7, #12]
 80002d6:	68fb      	ldr	r3, [r7, #12]
 80002d8:	f640 427a 	movw	r2, #3194	; 0xc7a
 80002dc:	4293      	cmp	r3, r2
 80002de:	ddf7      	ble.n	80002d0 <delayMs+0x10>
for (; n > 0; n--)
 80002e0:	687b      	ldr	r3, [r7, #4]
 80002e2:	3b01      	subs	r3, #1
 80002e4:	607b      	str	r3, [r7, #4]
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	dcee      	bgt.n	80002ca <delayMs+0xa>
}
 80002ec:	bf00      	nop
 80002ee:	bf00      	nop
 80002f0:	3714      	adds	r7, #20
 80002f2:	46bd      	mov	sp, r7
 80002f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002f8:	4770      	bx	lr

080002fa <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80002fa:	b480      	push	{r7}
 80002fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80002fe:	e7fe      	b.n	80002fe <NMI_Handler+0x4>

08000300 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000300:	b480      	push	{r7}
 8000302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000304:	e7fe      	b.n	8000304 <HardFault_Handler+0x4>

08000306 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000306:	b480      	push	{r7}
 8000308:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800030a:	e7fe      	b.n	800030a <MemManage_Handler+0x4>

0800030c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800030c:	b480      	push	{r7}
 800030e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000310:	e7fe      	b.n	8000310 <BusFault_Handler+0x4>

08000312 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000312:	b480      	push	{r7}
 8000314:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000316:	e7fe      	b.n	8000316 <UsageFault_Handler+0x4>

08000318 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000318:	b480      	push	{r7}
 800031a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800031c:	bf00      	nop
 800031e:	46bd      	mov	sp, r7
 8000320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000324:	4770      	bx	lr

08000326 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000326:	b480      	push	{r7}
 8000328:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800032a:	bf00      	nop
 800032c:	46bd      	mov	sp, r7
 800032e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000332:	4770      	bx	lr

08000334 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000334:	b480      	push	{r7}
 8000336:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000338:	bf00      	nop
 800033a:	46bd      	mov	sp, r7
 800033c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000340:	4770      	bx	lr

08000342 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000342:	b580      	push	{r7, lr}
 8000344:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000346:	f000 f83f 	bl	80003c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800034a:	bf00      	nop
 800034c:	bd80      	pop	{r7, pc}
	...

08000350 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000350:	b480      	push	{r7}
 8000352:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000354:	4b06      	ldr	r3, [pc, #24]	; (8000370 <SystemInit+0x20>)
 8000356:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800035a:	4a05      	ldr	r2, [pc, #20]	; (8000370 <SystemInit+0x20>)
 800035c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000360:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000364:	bf00      	nop
 8000366:	46bd      	mov	sp, r7
 8000368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800036c:	4770      	bx	lr
 800036e:	bf00      	nop
 8000370:	e000ed00 	.word	0xe000ed00

08000374 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000374:	f8df d034 	ldr.w	sp, [pc, #52]	; 80003ac <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000378:	480d      	ldr	r0, [pc, #52]	; (80003b0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800037a:	490e      	ldr	r1, [pc, #56]	; (80003b4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800037c:	4a0e      	ldr	r2, [pc, #56]	; (80003b8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800037e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000380:	e002      	b.n	8000388 <LoopCopyDataInit>

08000382 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000382:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000384:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000386:	3304      	adds	r3, #4

08000388 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000388:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800038a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800038c:	d3f9      	bcc.n	8000382 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800038e:	4a0b      	ldr	r2, [pc, #44]	; (80003bc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000390:	4c0b      	ldr	r4, [pc, #44]	; (80003c0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000392:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000394:	e001      	b.n	800039a <LoopFillZerobss>

08000396 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000396:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000398:	3204      	adds	r2, #4

0800039a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800039a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800039c:	d3fb      	bcc.n	8000396 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800039e:	f7ff ffd7 	bl	8000350 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80003a2:	f000 f825 	bl	80003f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80003a6:	f7ff ff2d 	bl	8000204 <main>
  bx  lr    
 80003aa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80003ac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80003b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003b4:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 80003b8:	08000458 	.word	0x08000458
  ldr r2, =_sbss
 80003bc:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 80003c0:	20000024 	.word	0x20000024

080003c4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80003c4:	e7fe      	b.n	80003c4 <ADC_IRQHandler>
	...

080003c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80003c8:	b480      	push	{r7}
 80003ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80003cc:	4b06      	ldr	r3, [pc, #24]	; (80003e8 <HAL_IncTick+0x20>)
 80003ce:	781b      	ldrb	r3, [r3, #0]
 80003d0:	461a      	mov	r2, r3
 80003d2:	4b06      	ldr	r3, [pc, #24]	; (80003ec <HAL_IncTick+0x24>)
 80003d4:	681b      	ldr	r3, [r3, #0]
 80003d6:	4413      	add	r3, r2
 80003d8:	4a04      	ldr	r2, [pc, #16]	; (80003ec <HAL_IncTick+0x24>)
 80003da:	6013      	str	r3, [r2, #0]
}
 80003dc:	bf00      	nop
 80003de:	46bd      	mov	sp, r7
 80003e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e4:	4770      	bx	lr
 80003e6:	bf00      	nop
 80003e8:	20000000 	.word	0x20000000
 80003ec:	20000020 	.word	0x20000020

080003f0 <__libc_init_array>:
 80003f0:	b570      	push	{r4, r5, r6, lr}
 80003f2:	4d0d      	ldr	r5, [pc, #52]	; (8000428 <__libc_init_array+0x38>)
 80003f4:	4c0d      	ldr	r4, [pc, #52]	; (800042c <__libc_init_array+0x3c>)
 80003f6:	1b64      	subs	r4, r4, r5
 80003f8:	10a4      	asrs	r4, r4, #2
 80003fa:	2600      	movs	r6, #0
 80003fc:	42a6      	cmp	r6, r4
 80003fe:	d109      	bne.n	8000414 <__libc_init_array+0x24>
 8000400:	4d0b      	ldr	r5, [pc, #44]	; (8000430 <__libc_init_array+0x40>)
 8000402:	4c0c      	ldr	r4, [pc, #48]	; (8000434 <__libc_init_array+0x44>)
 8000404:	f000 f818 	bl	8000438 <_init>
 8000408:	1b64      	subs	r4, r4, r5
 800040a:	10a4      	asrs	r4, r4, #2
 800040c:	2600      	movs	r6, #0
 800040e:	42a6      	cmp	r6, r4
 8000410:	d105      	bne.n	800041e <__libc_init_array+0x2e>
 8000412:	bd70      	pop	{r4, r5, r6, pc}
 8000414:	f855 3b04 	ldr.w	r3, [r5], #4
 8000418:	4798      	blx	r3
 800041a:	3601      	adds	r6, #1
 800041c:	e7ee      	b.n	80003fc <__libc_init_array+0xc>
 800041e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000422:	4798      	blx	r3
 8000424:	3601      	adds	r6, #1
 8000426:	e7f2      	b.n	800040e <__libc_init_array+0x1e>
 8000428:	08000450 	.word	0x08000450
 800042c:	08000450 	.word	0x08000450
 8000430:	08000450 	.word	0x08000450
 8000434:	08000454 	.word	0x08000454

08000438 <_init>:
 8000438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800043a:	bf00      	nop
 800043c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800043e:	bc08      	pop	{r3}
 8000440:	469e      	mov	lr, r3
 8000442:	4770      	bx	lr

08000444 <_fini>:
 8000444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000446:	bf00      	nop
 8000448:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800044a:	bc08      	pop	{r3}
 800044c:	469e      	mov	lr, r3
 800044e:	4770      	bx	lr
