
<!doctype html>
<html lang="zh" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
      
      
      
        <link rel="prev" href="../2-step/">
      
      
        <link rel="next" href="../4-submit/">
      
      <link rel="icon" href="../../assets/images/favicon.png">
      <meta name="generator" content="mkdocs-1.5.3, mkdocs-material-9.1.15">
    
    
      
        <title>附加题 - 计算机组成原理实验（2024春季） | 哈工大（深圳）</title>
      
    
    
      <link rel="stylesheet" href="../../assets/stylesheets/main.26e3688c.min.css">
      
        
        <link rel="stylesheet" href="../../assets/stylesheets/palette.ecc896b0.min.css">
      
      

    
    
    
      
        
        
        <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
        <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:300,300i,400,400i,700,700i%7CRoboto+Mono:400,400i,700,700i&display=fallback">
        <style>:root{--md-text-font:"Roboto";--md-code-font:"Roboto Mono"}</style>
      
    
    
    <script>__md_scope=new URL("../..",location),__md_hash=e=>[...e].reduce((e,_)=>(e<<5)-e+_.charCodeAt(0),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
    
      

    
    
    
  </head>
  
  
    
    
      
    
    
    
    
    <body dir="ltr" data-md-color-scheme="default" data-md-color-primary="orange" data-md-color-accent="orange">
  
    
    
      <script>var palette=__md_get("__palette");if(palette&&"object"==typeof palette.color)for(var key of Object.keys(palette.color))document.body.setAttribute("data-md-color-"+key,palette.color[key])</script>
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
        
        <a href="#_1" class="md-skip">
          跳转至
        </a>
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
    
      

<header class="md-header" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="页眉">
    <a href="../.." title="计算机组成原理实验（2024春季） | 哈工大（深圳）" class="md-header__button md-logo" aria-label="计算机组成原理实验（2024春季） | 哈工大（深圳）" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.4.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M384 96v224H64V96h320zM64 32C28.7 32 0 60.7 0 96v224c0 35.3 28.7 64 64 64h117.3l-10.7 32H96c-17.7 0-32 14.3-32 32s14.3 32 32 32h256c17.7 0 32-14.3 32-32s-14.3-32-32-32h-74.7l-10.7-32H384c35.3 0 64-28.7 64-64V96c0-35.3-28.7-64-64-64H64zm464 0c-26.5 0-48 21.5-48 48v352c0 26.5 21.5 48 48 48h64c26.5 0 48-21.5 48-48V80c0-26.5-21.5-48-48-48h-64zm16 64h32c8.8 0 16 7.2 16 16s-7.2 16-16 16h-32c-8.8 0-16-7.2-16-16s7.2-16 16-16zm-16 80c0-8.8 7.2-16 16-16h32c8.8 0 16 7.2 16 16s-7.2 16-16 16h-32c-8.8 0-16-7.2-16-16zm32 160a32 32 0 1 1 0 64 32 32 0 1 1 0-64z"/></svg>

    </a>
    <label class="md-header__button md-icon" for="__drawer">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3V6m0 5h18v2H3v-2m0 5h18v2H3v-2Z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            计算机组成原理实验（2024春季） | 哈工大（深圳）
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              附加题
            
          </span>
        </div>
      </div>
    </div>
    
      
        <form class="md-header__option" data-md-component="palette">
          
            
            
            
            <input class="md-option" data-md-color-media="" data-md-color-scheme="default" data-md-color-primary="orange" data-md-color-accent="orange"  aria-label="切换到夜晚模式"  type="radio" name="__palette" id="__palette_1">
            
              <label class="md-header__button md-icon" title="切换到夜晚模式" for="__palette_2" hidden>
                <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 7a5 5 0 0 1 5 5 5 5 0 0 1-5 5 5 5 0 0 1-5-5 5 5 0 0 1 5-5m0 2a3 3 0 0 0-3 3 3 3 0 0 0 3 3 3 3 0 0 0 3-3 3 3 0 0 0-3-3m0-7 2.39 3.42C13.65 5.15 12.84 5 12 5c-.84 0-1.65.15-2.39.42L12 2M3.34 7l4.16-.35A7.2 7.2 0 0 0 5.94 8.5c-.44.74-.69 1.5-.83 2.29L3.34 7m.02 10 1.76-3.77a7.131 7.131 0 0 0 2.38 4.14L3.36 17M20.65 7l-1.77 3.79a7.023 7.023 0 0 0-2.38-4.15l4.15.36m-.01 10-4.14.36c.59-.51 1.12-1.14 1.54-1.86.42-.73.69-1.5.83-2.29L20.64 17M12 22l-2.41-3.44c.74.27 1.55.44 2.41.44.82 0 1.63-.17 2.37-.44L12 22Z"/></svg>
              </label>
            
          
            
            
            
            <input class="md-option" data-md-color-media="" data-md-color-scheme="slate" data-md-color-primary="orange" data-md-color-accent="orange"  aria-label="切换到白天模式"  type="radio" name="__palette" id="__palette_2">
            
              <label class="md-header__button md-icon" title="切换到白天模式" for="__palette_1" hidden>
                <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="m17.75 4.09-2.53 1.94.91 3.06-2.63-1.81-2.63 1.81.91-3.06-2.53-1.94L12.44 4l1.06-3 1.06 3 3.19.09m3.5 6.91-1.64 1.25.59 1.98-1.7-1.17-1.7 1.17.59-1.98L15.75 11l2.06-.05L18.5 9l.69 1.95 2.06.05m-2.28 4.95c.83-.08 1.72 1.1 1.19 1.85-.32.45-.66.87-1.08 1.27C15.17 23 8.84 23 4.94 19.07c-3.91-3.9-3.91-10.24 0-14.14.4-.4.82-.76 1.27-1.08.75-.53 1.93.36 1.85 1.19-.27 2.86.69 5.83 2.89 8.02a9.96 9.96 0 0 0 8.02 2.89m-1.64 2.02a12.08 12.08 0 0 1-7.8-3.47c-2.17-2.19-3.33-5-3.49-7.82-2.81 3.14-2.7 7.96.31 10.98 3.02 3.01 7.84 3.12 10.98.31Z"/></svg>
              </label>
            
          
        </form>
      
    
    
    
      <label class="md-header__button md-icon" for="__search">
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
      </label>
      <div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="搜索" placeholder="搜索" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" required>
      <label class="md-search__icon md-icon" for="__search">
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg>
      </label>
      <nav class="md-search__options" aria-label="查找">
        
        <button type="reset" class="md-search__icon md-icon" title="清空当前内容" aria-label="清空当前内容" tabindex="-1">
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12 19 6.41Z"/></svg>
        </button>
      </nav>
      
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            正在初始化搜索引擎
          </div>
          <ol class="md-search-result__list" role="presentation"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
    
    
      <div class="md-header__source">
        <a href="https://gitee.com/hitsz-cslab/organ" title="前往仓库" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.4.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M439.55 236.05 244 40.45a28.87 28.87 0 0 0-40.81 0l-40.66 40.63 51.52 51.52c27.06-9.14 52.68 16.77 43.39 43.68l49.66 49.66c34.23-11.8 61.18 31 35.47 56.69-26.49 26.49-70.21-2.87-56-37.34L240.22 199v121.85c25.3 12.54 22.26 41.85 9.08 55a34.34 34.34 0 0 1-48.55 0c-17.57-17.6-11.07-46.91 11.25-56v-123c-20.8-8.51-24.6-30.74-18.64-45L142.57 101 8.45 235.14a28.86 28.86 0 0 0 0 40.81l195.61 195.6a28.86 28.86 0 0 0 40.8 0l194.69-194.69a28.86 28.86 0 0 0 0-40.81z"/></svg>
  </div>
  <div class="md-source__repository">
    HITSZ-COMP2008
  </div>
</a>
      </div>
    
  </nav>
  
</header>
    
    <div class="md-container" data-md-component="container">
      
      
        
          
            
<nav class="md-tabs" aria-label="标签" data-md-component="tabs">
  <div class="md-grid">
    <ul class="md-tabs__list">
      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../.." class="md-tabs__link">
        实验须知
      </a>
    </li>
  

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../lab1/0-overview/" class="md-tabs__link">
        实验1 从C语言到机器码
      </a>
    </li>
  

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../lab2/0-overview/" class="md-tabs__link">
        实验2 原码除法器设计
      </a>
    </li>
  

      
        
  
  
    
  


  
  
  
    <li class="md-tabs__item">
      <a href="../0-overview/" class="md-tabs__link md-tabs__link--active">
        实验3 高速缓存器设计
      </a>
    </li>
  

      
    </ul>
  </div>
</nav>
          
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    

  


<nav class="md-nav md-nav--primary md-nav--lifted" aria-label="导航栏" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href="../.." title="计算机组成原理实验（2024春季） | 哈工大（深圳）" class="md-nav__button md-logo" aria-label="计算机组成原理实验（2024春季） | 哈工大（深圳）" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.4.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M384 96v224H64V96h320zM64 32C28.7 32 0 60.7 0 96v224c0 35.3 28.7 64 64 64h117.3l-10.7 32H96c-17.7 0-32 14.3-32 32s14.3 32 32 32h256c17.7 0 32-14.3 32-32s-14.3-32-32-32h-74.7l-10.7-32H384c35.3 0 64-28.7 64-64V96c0-35.3-28.7-64-64-64H64zm464 0c-26.5 0-48 21.5-48 48v352c0 26.5 21.5 48 48 48h64c26.5 0 48-21.5 48-48V80c0-26.5-21.5-48-48-48h-64zm16 64h32c8.8 0 16 7.2 16 16s-7.2 16-16 16h-32c-8.8 0-16-7.2-16-16s7.2-16 16-16zm-16 80c0-8.8 7.2-16 16-16h32c8.8 0 16 7.2 16 16s-7.2 16-16 16h-32c-8.8 0-16-7.2-16-16zm32 160a32 32 0 1 1 0 64 32 32 0 1 1 0-64z"/></svg>

    </a>
    计算机组成原理实验（2024春季） | 哈工大（深圳）
  </label>
  
    <div class="md-nav__source">
      <a href="https://gitee.com/hitsz-cslab/organ" title="前往仓库" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.4.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M439.55 236.05 244 40.45a28.87 28.87 0 0 0-40.81 0l-40.66 40.63 51.52 51.52c27.06-9.14 52.68 16.77 43.39 43.68l49.66 49.66c34.23-11.8 61.18 31 35.47 56.69-26.49 26.49-70.21-2.87-56-37.34L240.22 199v121.85c25.3 12.54 22.26 41.85 9.08 55a34.34 34.34 0 0 1-48.55 0c-17.57-17.6-11.07-46.91 11.25-56v-123c-20.8-8.51-24.6-30.74-18.64-45L142.57 101 8.45 235.14a28.86 28.86 0 0 0 0 40.81l195.61 195.6a28.86 28.86 0 0 0 40.8 0l194.69-194.69a28.86 28.86 0 0 0 0-40.81z"/></svg>
  </div>
  <div class="md-source__repository">
    HITSZ-COMP2008
  </div>
</a>
    </div>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
        
      
      <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_1" >
      
      
      
        <label class="md-nav__link" for="__nav_1" id="__nav_1_label" tabindex="0">
          实验须知
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_1_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_1">
          <span class="md-nav__icon md-icon"></span>
          实验须知
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../.." class="md-nav__link">
        实验介绍
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../home/codingstyle/" class="md-nav__link">
        Verilog代码规范
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
        
      
      <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_1_3" >
      
      
      
        <label class="md-nav__link" for="__nav_1_3" id="__nav_1_3_label" tabindex="0">
          Verilog语法回顾
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_1_3_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_1_3">
          <span class="md-nav__icon md-icon"></span>
          Verilog语法回顾
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../home/verilog/part0/" class="md-nav__link">
        初学Verilog的几点提醒
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../home/verilog/part1/" class="md-nav__link">
        模块的基本结构
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../home/verilog/part2/" class="md-nav__link">
        标识符和数据类型
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../home/verilog/part3/" class="md-nav__link">
        运算符及表达式
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../home/verilog/part4/" class="md-nav__link">
        逻辑门的描述
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../home/verilog/part5/" class="md-nav__link">
        赋值语句和块语句
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../home/verilog/part6/" class="md-nav__link">
        条件语句和循环语句
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../home/verilog/defparam/" class="md-nav__link">
        宏定义和参数
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../home/verilog/part7/" class="md-nav__link">
        模块的实例化
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../home/verilog/module_test/" class="md-nav__link">
        模块的测试
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../home/verilog/part8/" class="md-nav__link">
        4位全加器设计实例
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../home/operation/" class="md-nav__link">
        实验提交说明
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
        
      
      <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_2" >
      
      
      
        <label class="md-nav__link" for="__nav_2" id="__nav_2_label" tabindex="0">
          实验1 从C语言到机器码
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_2">
          <span class="md-nav__icon md-icon"></span>
          实验1 从C语言到机器码
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../lab1/0-overview/" class="md-nav__link">
        实验概述
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../lab1/1-theory/" class="md-nav__link">
        实验原理
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
        
      
      <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_2_3" >
      
      
      
        <label class="md-nav__link" for="__nav_2_3" id="__nav_2_3_label" tabindex="0">
          实验步骤
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_2_3_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_2_3">
          <span class="md-nav__icon md-icon"></span>
          实验步骤
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../lab1/2-step0/" class="md-nav__link">
        开始之前
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../lab1/2-step1/" class="md-nav__link">
        C语言到汇编
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../lab1/2-step2/" class="md-nav__link">
        编写汇编程序
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../lab1/3-extra/" class="md-nav__link">
        附加题
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../lab1/4-submit/" class="md-nav__link">
        验收与提交
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
        
      
      <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_2_6" >
      
      
      
        <label class="md-nav__link" for="__nav_2_6" id="__nav_2_6_label" tabindex="0">
          附录
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_2_6_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_2_6">
          <span class="md-nav__icon md-icon"></span>
          附录
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../lab1/A-envir/" class="md-nav__link">
        A. 实验环境安装
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../lab1/B-lnxcmd/" class="md-nav__link">
        B. Linux常用命令
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../lab1/C-rv_ref/" class="md-nav__link">
        C. RISC-V参考资料
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
        
      
      <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_3" >
      
      
      
        <label class="md-nav__link" for="__nav_3" id="__nav_3_label" tabindex="0">
          实验2 原码除法器设计
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_3_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_3">
          <span class="md-nav__icon md-icon"></span>
          实验2 原码除法器设计
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../lab2/0-overview/" class="md-nav__link">
        实验概述
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../lab2/1-theory/" class="md-nav__link">
        实验原理
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../lab2/2-step/" class="md-nav__link">
        实验步骤
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../lab2/3-extra/" class="md-nav__link">
        附加题
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../lab2/4-submit/" class="md-nav__link">
        实验提交
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
    
  
  
    
    <li class="md-nav__item md-nav__item--active md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4" checked>
      
      
      
        <label class="md-nav__link" for="__nav_4" id="__nav_4_label" tabindex="0">
          实验3 高速缓存器设计
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_4_label" aria-expanded="true">
        <label class="md-nav__title" for="__nav_4">
          <span class="md-nav__icon md-icon"></span>
          实验3 高速缓存器设计
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../0-overview/" class="md-nav__link">
        实验概述
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../1-theory/" class="md-nav__link">
        实验原理
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../2-step/" class="md-nav__link">
        实验步骤
      </a>
    </li>
  

            
          
            
              
  
  
    
  
  
    <li class="md-nav__item md-nav__item--active">
      
      <input class="md-nav__toggle md-toggle" type="checkbox" id="__toc">
      
      
        
      
      
        <label class="md-nav__link md-nav__link--active" for="__toc">
          附加题
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <a href="./" class="md-nav__link md-nav__link--active">
        附加题
      </a>
      
        

<nav class="md-nav md-nav--secondary" aria-label="目录">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      目录
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#dcache2" class="md-nav__link">
    题目：DCache设计（+2分）
  </a>
  
    <nav class="md-nav" aria-label="题目：DCache设计（+2分）">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#1" class="md-nav__link">
    1. 设计内容及要求
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2-dcache" class="md-nav__link">
    2. DCache设计说明
  </a>
  
    <nav class="md-nav" aria-label="2. DCache设计说明">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#21-dcache" class="md-nav__link">
    2.1 DCache接口信号
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#22-uncached" class="md-nav__link">
    2.2 Uncached访问
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#3" class="md-nav__link">
    3. 操作步骤
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
    </ul>
  
</nav>
      
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../4-submit/" class="md-nav__link">
        实验提交
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
              
              <div class="md-sidebar md-sidebar--secondary" data-md-component="sidebar" data-md-type="toc" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    

<nav class="md-nav md-nav--secondary" aria-label="目录">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      目录
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#dcache2" class="md-nav__link">
    题目：DCache设计（+2分）
  </a>
  
    <nav class="md-nav" aria-label="题目：DCache设计（+2分）">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#1" class="md-nav__link">
    1. 设计内容及要求
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2-dcache" class="md-nav__link">
    2. DCache设计说明
  </a>
  
    <nav class="md-nav" aria-label="2. DCache设计说明">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#21-dcache" class="md-nav__link">
    2.1 DCache接口信号
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#22-uncached" class="md-nav__link">
    2.2 Uncached访问
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#3" class="md-nav__link">
    3. 操作步骤
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
    </ul>
  
</nav>
                  </div>
                </div>
              </div>
            
          
          
            <div class="md-content" data-md-component="content">
              <article class="md-content__inner md-typeset">
                
                  


<style>
    pre {
        overflow-y: auto;
        max-height: 520px;
    }
</style>

<h1 id="_1">附加题</h1>
<h2 id="dcache2">题目：DCache设计（<font color=green><strong>+2</strong></font>分）</h2>
<h3 id="1">1. 设计内容及要求</h3>
<p>&emsp;&emsp;在SoC工程<code>miniRV_axi</code>中，设计实现直接映射方式的数据Cache，即DCache。</p>
<p>&emsp;&emsp;要求及说明：</p>
<p>&emsp;&emsp;（1）完成SoC工程中的DCache模块，即<code>DCache.v</code>；</p>
<p>&emsp;&emsp;（2）DCache采用Block Memory作为存储介质，其大小为1KB，块大小为4个32位字；</p>
<p>&emsp;&emsp;（3）DCache对CPU可读可写，故不仅要处理读命中、读缺失，还需处理写命中、写缺失；</p>
<p>&emsp;&emsp;（4）自由选择个人喜好的写策略、替换策略进行实现；</p>
<p>&emsp;&emsp;（5）实现CPU通过Uncached方式访问外设；</p>
<p>&emsp;&emsp;（6）按要求完成实验报告。</p>
<h3 id="2-dcache">2. DCache设计说明</h3>
<h4 id="21-dcache">2.1 DCache接口信号</h4>
<p>&emsp;&emsp;DCache模块的接口信号可分为4组，分别是面向CPU的读接口、面向CPU的写接口、面向总线的读接口、面向总线的写接口，如表4-1所示。</p>
<p><center>表4-1 DCache模块接口信号</center>
<center></p>
<table>
<thead>
<tr>
<th align="center">序号</th>
<th align="center">名称</th>
<th align="center">位宽</th>
<th align="center">属性</th>
<th align="center">功能描述</th>
</tr>
</thead>
<tbody>
<tr>
<td align="center">1</td>
<td align="center"><code>cpu_clk</code></td>
<td align="center"><code>1</code></td>
<td align="center">输入</td>
<td align="center">时钟信号</td>
</tr>
<tr>
<td align="center">2</td>
<td align="center"><code>cpu_rst</code></td>
<td align="center"><code>1</code></td>
<td align="center">输入</td>
<td align="center">复位信号（高电平复位）</td>
</tr>
<tr>
<td align="center">3</td>
<td align="center"><code>data_ren</code></td>
<td align="center"><code>4</code></td>
<td align="center">输入</td>
<td align="center">读使能信号（<strong>支持读字、半字、字节</strong>）</td>
</tr>
<tr>
<td align="center">4</td>
<td align="center"><code>data_addr</code></td>
<td align="center"><code>32</code></td>
<td align="center">输入</td>
<td align="center">读/写地址</td>
</tr>
<tr>
<td align="center">5</td>
<td align="center"><code>data_valid</code></td>
<td align="center"><code>1</code></td>
<td align="center">输出</td>
<td align="center">读数据是否有效/DCache读命中信号</td>
</tr>
<tr>
<td align="center">6</td>
<td align="center"><code>data_rdata</code></td>
<td align="center"><code>32</code></td>
<td align="center">输出</td>
<td align="center">读数据</td>
</tr>
<tr>
<td align="center">7</td>
<td align="center"><code>data_wen</code></td>
<td align="center"><code>4</code></td>
<td align="center">输入</td>
<td align="center">写使能信号（<strong>支持写字、半字、字节</strong>）</td>
</tr>
<tr>
<td align="center">8</td>
<td align="center"><code>data_wdata</code></td>
<td align="center"><code>32</code></td>
<td align="center">输入</td>
<td align="center">写数据</td>
</tr>
<tr>
<td align="center">9</td>
<td align="center"><code>data_wresp</code></td>
<td align="center"><code>1</code></td>
<td align="center">输出</td>
<td align="center">写响应</td>
</tr>
<tr>
<td align="center">10</td>
<td align="center"><code>dev_wrdy</code></td>
<td align="center"><code>1</code></td>
<td align="center">输入</td>
<td align="center">设备写就绪信号：高电平表示就绪</td>
</tr>
<tr>
<td align="center">11</td>
<td align="center"><code>dev_wen</code></td>
<td align="center"><code>4</code></td>
<td align="center">输出</td>
<td align="center">写使能信号（<strong>支持写字、半字、字节</strong>）</td>
</tr>
<tr>
<td align="center">12</td>
<td align="center"><code>dev_waddr</code></td>
<td align="center"><code>32</code></td>
<td align="center">输出</td>
<td align="center">向设备发出的写地址</td>
</tr>
<tr>
<td align="center">13</td>
<td align="center"><code>dev_wdata</code></td>
<td align="center"><code>32</code></td>
<td align="center">输出</td>
<td align="center">向设备发出的写数据</td>
</tr>
<tr>
<td align="center">14</td>
<td align="center"><code>dev_rrdy</code></td>
<td align="center"><code>1</code></td>
<td align="center">输入</td>
<td align="center">设备读就绪信号：高电平表示就绪</td>
</tr>
<tr>
<td align="center">15</td>
<td align="center"><code>dev_ren</code></td>
<td align="center"><code>4</code></td>
<td align="center">输出</td>
<td align="center">读使能信号（<strong>支持读字、半字、字节</strong>）</td>
</tr>
<tr>
<td align="center">16</td>
<td align="center"><code>dev_raddr</code></td>
<td align="center"><code>32</code></td>
<td align="center">输出</td>
<td align="center">向设备发出的读地址</td>
</tr>
<tr>
<td align="center">17</td>
<td align="center"><code>dev_rvalid</code></td>
<td align="center"><code>1</code></td>
<td align="center">输入</td>
<td align="center">读设备的数据有效信号</td>
</tr>
<tr>
<td align="center">18</td>
<td align="center"><code>dev_rdata</code></td>
<td align="center"><code>128</code></td>
<td align="center">输入</td>
<td align="center">从设备读取的数据块</td>
</tr>
</tbody>
</table>
<p></center></p>
<p>&emsp;&emsp;DCache模块的读接口时序与ICache类似，故此处不再赘述，详见<a href = "../1-theory/#32-icache" target = _blank>实验原理 - 3.2 ICache接口信号</a>中的图2-6和图2-7。特别地，对于读访问操作，<u>DCache与ICache的区别是支持通过4bit的读使能信号<code>data_ren</code>和<code>dev_ren</code>实现按字节、半字或字读取的功能</u>。</p>
<p>&emsp;&emsp;DCache模块面向CPU的写接口时序如图4-1所示。</p>
<p><center><img src="../assets/4-1.png" width = 600></center>
<center>图4-1 DCache面向CPU的写接口时序</center></p>
<div class="admonition info">
<p class="admonition-title">时序解读 <img alt="🧑‍🏫" class="twemoji" src="https://cdn.jsdelivr.net/gh/jdecked/twemoji@14.1.2/assets/svg/1f9d1-200d-1f3eb.svg" title=":teacher:" /></p>
<ul>
<li>【<em>clk0</em>】CPU写主存时，发出写使能信号<code>data_wen</code>、写地址信号<code>data_addr</code>和写数据信号<code>data_wdata</code>。  </li>
<li>【<em>clk1</em>】写使能信号<code>data_wen</code> <strong>仅有效一个时钟周期</strong>。  </li>
<li>【<em>clk3</em>】DCache在写命中或处理完写缺失后，向CPU发出写响应信号<code>data_wresp</code>。  </li>
<li>【<em>clk4</em>】<code>data_wresp</code>信号 <strong>仅有效一个时钟周期</strong>。当DCache拉低<code>data_wresp</code>后，CPU可以发出新的写请求。</li>
</ul>
</div>
<p>&emsp;&emsp;DCache模块面向总线的写接口时序如图4-2所示。</p>
<p><center><img src="../assets/4-2.png" width = 535></center>
<center>图4-2 DCache面向总线的写接口时序</center></p>
<div class="admonition info">
<p class="admonition-title">时序解读 <img alt="🧑‍🏫" class="twemoji" src="https://cdn.jsdelivr.net/gh/jdecked/twemoji@14.1.2/assets/svg/1f9d1-200d-1f3eb.svg" title=":teacher:" /></p>
<ul>
<li>【<em>clk0</em>】总线就绪后，拉高<code>dev_wrdy</code>信号。<strong>只有当<code>dev_wrdy</code>信号有效时，DCache才能发出写请求</strong>。<br />
&emsp;&emsp;&emsp;&ensp; 此时，DCache向总线发出写使能信号<code>dev_wen</code>、写地址信号<code>dev_waddr</code>和写数据信号<code>dev_wdata</code>。</li>
<li>【<em>clk1</em>】总线模块接收到DCache的写请求后，拉低<code>dev_wrdy</code>信号，并开始写主存或写外设。<br />
&emsp;&emsp;&emsp;&ensp; 写使能信号<code>dev_wen</code> <strong>仅有效一个时钟周期</strong>。  </li>
<li>【<em>clk3</em>】总线模块完成写操作后，将<code>dev_wrdy</code>信号重新拉高，此时DCache可发出新的写请求。</li>
</ul>
</div>
<h4 id="22-uncached">2.2 Uncached访问</h4>
<p>&emsp;&emsp;尽管Cache可以有效提升计算机系统的性能，但数据可能同时在Cache和主存（或外设）之间存在副本，从而造成数据一致性问题。Cache的写策略在一定程度上维护了数据一致性，但在某些场景下（比如外设访问、内存调试等等），我们希望排除Cache带来的数据一致性影响，使得CPU能够直接访问主存或外设的数据，从而保证相关操作的准确性。</p>
<p>&emsp;&emsp;Uncached访问指的是不经过Cache直接访问主存或外设。请在SoC工程中实现CPU通过Uncached方式访问外设。</p>
<div class="admonition question">
<p class="admonition-title">如何区分Uncached访问和Cached访问 <img alt="💡" class="twemoji" src="https://cdn.jsdelivr.net/gh/jdecked/twemoji@14.1.2/assets/svg/1f4a1.svg" title=":bulb:" /></p>
<p>&emsp;&emsp;在本实验提供的SoC中，主存和外设采用统一编址方式。主存的地址范围是<code>0x00000000</code> ~ <code>0xFFFEFFFF</code>，外设的地址范围是<code>0xFFFF0000</code> ~ <code>0xFFFFFFFF</code>。因此，可通过访存地址区分访问方式。</p>
</div>
<h3 id="3">3. 操作步骤</h3>
<p>&emsp;&emsp;（1）打开SoC工程<code>miniRV_axi</code>，去除头文件<code>defines.vh</code>前3行代码的注释。去除注释后<code>defines.vh</code>的前3行应如下列代码所示：</p>
<div class="highlight"><table class="highlighttable"><tr><th colspan="2" class="filename"><span class="filename">defines.vh</span></th></tr><tr><td class="linenos"><div class="linenodiv"><pre><span></span><span class="normal">1</span>
<span class="normal">2</span>
<span class="normal">3</span></pre></div></td><td class="code"><div><pre><span></span><code><span class="cp">`define RANDOM_DELAY</span>
<span class="cp">`define ENABLE_ICACHE</span>
<span class="cp">`define ENABLE_DCACHE</span>
</code></pre></div></td></tr></table></div>
<p>&emsp;&emsp;（2）打开<code>DCache.v</code>，用下列代码替换掉<code>DCache.v</code>中的原始代码；</p>
<div class="highlight"><pre><span></span><code><span class="no">`timescale</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="mh">1</span><span class="n">ps</span>

<span class="c1">// `define BLK_LEN  4</span>
<span class="c1">// `define BLK_SIZE (`BLK_LEN*32)</span>

<span class="k">module</span><span class="w"> </span><span class="n">DCache</span><span class="p">(</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="kt">wire</span><span class="w">         </span><span class="n">cpu_clk</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="kt">wire</span><span class="w">         </span><span class="n">cpu_rst</span><span class="p">,</span><span class="w">        </span><span class="c1">// high active</span>
<span class="w">    </span><span class="c1">// Interface to CPU</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="w"> </span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">data_ren</span><span class="p">,</span><span class="w">       </span><span class="c1">// 来自CPU的读使能信号</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">data_addr</span><span class="p">,</span><span class="w">      </span><span class="c1">// 来自CPU的地址（读、写共用）</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w">          </span><span class="n">data_valid</span><span class="p">,</span><span class="w">     </span><span class="c1">// 输出给CPU的数据有效信号</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w">  </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">data_rdata</span><span class="p">,</span><span class="w">     </span><span class="c1">// 输出给CPU的读数据</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="w"> </span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">data_wen</span><span class="p">,</span><span class="w">       </span><span class="c1">// 来自CPU的写使能信号</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">data_wdata</span><span class="p">,</span><span class="w">     </span><span class="c1">// 来自CPU的写数据</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w">          </span><span class="n">data_wresp</span><span class="p">,</span><span class="w">     </span><span class="c1">// 输出给CPU的写响应（高电平表示DCache已完成写操作）</span>
<span class="w">    </span><span class="c1">// Interface to Write Bus</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="kt">wire</span><span class="w">         </span><span class="n">dev_wrdy</span><span class="p">,</span><span class="w">       </span><span class="c1">// 主存的写就绪信号（高电平表示主存可接收DCache的写请求）</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w">  </span><span class="p">[</span><span class="w"> </span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">dev_wen</span><span class="p">,</span><span class="w">        </span><span class="c1">// 输出给主存的写使能信号</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w">  </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">dev_waddr</span><span class="p">,</span><span class="w">      </span><span class="c1">// 输出给主存的写地址</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w">  </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">dev_wdata</span><span class="p">,</span><span class="w">      </span><span class="c1">// 输出给主存的写数据</span>
<span class="w">    </span><span class="c1">// Interface to Read Bus</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="kt">wire</span><span class="w">         </span><span class="n">dev_rrdy</span><span class="p">,</span><span class="w">       </span><span class="c1">// 主存的读就绪信号（高电平表示主存可接收DCache的读请求）</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w">  </span><span class="p">[</span><span class="w"> </span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">dev_ren</span><span class="p">,</span><span class="w">        </span><span class="c1">// 输出给主存的读使能信号</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w">  </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">dev_raddr</span><span class="p">,</span><span class="w">      </span><span class="c1">// 输出给主存的读地址</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="kt">wire</span><span class="w">         </span><span class="n">dev_rvalid</span><span class="p">,</span><span class="w">     </span><span class="c1">// 来自主存的数据有效信号</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="no">`BLK_SIZE</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">dev_rdata</span><span class="w">   </span><span class="c1">// 来自主存的读数据</span>
<span class="p">);</span>

<span class="w">    </span><span class="c1">// Peripherals access should be uncached.</span>
<span class="w">    </span><span class="kt">wire</span><span class="w"> </span><span class="n">uncached</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">data_addr</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">16</span><span class="p">]</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">16&#39;hFFFF</span><span class="p">)</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="p">(</span><span class="n">data_ren</span><span class="w"> </span><span class="o">!=</span><span class="w"> </span><span class="mh">4&#39;h0</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">data_wen</span><span class="w"> </span><span class="o">!=</span><span class="w"> </span><span class="mh">4&#39;h0</span><span class="p">)</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>

<span class="no">`ifdef</span><span class="w"> </span><span class="n">ENABLE_DCACHE</span><span class="w">    </span><span class="cm">/******** 不要修改此行代码 ********/</span>

<span class="w">    </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="o">?:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">tag_from_cpu</span><span class="w">   </span><span class="o">=</span><span class="w"> </span><span class="cm">/* TODO */</span><span class="p">;</span><span class="w">    </span><span class="c1">// 主存地址的TAG</span>
<span class="w">    </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="o">?:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">offset</span><span class="w">         </span><span class="o">=</span><span class="w"> </span><span class="cm">/* TODO */</span><span class="p">;</span><span class="w">    </span><span class="c1">// 32位字偏移量</span>
<span class="w">    </span><span class="kt">wire</span><span class="w">       </span><span class="n">valid_bit</span><span class="w">      </span><span class="o">=</span><span class="w"> </span><span class="cm">/* TODO */</span><span class="p">;</span><span class="w">    </span><span class="c1">// Cache行的有效位</span>
<span class="w">    </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="o">?:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">tag_from_cache</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="cm">/* TODO */</span><span class="p">;</span><span class="w">    </span><span class="c1">// Cache行的TAG</span>

<span class="w">    </span><span class="c1">// TODO: 定义DCache读状态机的状态变量</span>


<span class="w">    </span><span class="kt">wire</span><span class="w"> </span><span class="n">hit_r</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="cm">/* TODO */</span><span class="p">;</span><span class="w">        </span><span class="c1">// 读命中</span>
<span class="w">    </span><span class="kt">wire</span><span class="w"> </span><span class="n">hit_w</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="cm">/* TODO */</span><span class="p">;</span><span class="w">        </span><span class="c1">// 写命中</span>

<span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="o">*</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="n">data_valid</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">hit_r</span><span class="p">;</span>
<span class="w">        </span><span class="n">data_rdata</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="cm">/* TODO: 根据字偏移，选择Cache行中的某个32位字输出数据 */</span><span class="p">;</span><span class="w"> </span>
<span class="w">    </span><span class="k">end</span>

<span class="w">    </span><span class="kt">wire</span><span class="w">       </span><span class="n">cache_we</span><span class="w">     </span><span class="o">=</span><span class="w"> </span><span class="cm">/* TODO */</span><span class="p">;</span><span class="w">     </span><span class="c1">// DCache存储体的写使能信号</span>
<span class="w">    </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="o">?:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">cache_index</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="cm">/* TODO */</span><span class="p">;</span><span class="w">     </span><span class="c1">// 主存地址的Cache索引 / DCache存储体的地址</span>
<span class="w">    </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="o">?:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">cache_line_w</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="cm">/* TODO */</span><span class="p">;</span><span class="w">     </span><span class="c1">// 待写入DCache的Cache行</span>
<span class="w">    </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="o">?:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">cache_line_r</span><span class="p">;</span><span class="w">                  </span><span class="c1">// 从DCache读出的Cache行</span>

<span class="w">    </span><span class="c1">// DCache存储体：Block RAM IP核</span>
<span class="w">    </span><span class="n">blk_mem_gen_1</span><span class="w"> </span><span class="n">U_dsram</span><span class="w"> </span><span class="p">(</span>
<span class="w">        </span><span class="p">.</span><span class="n">clka</span><span class="w">   </span><span class="p">(</span><span class="n">cpu_clk</span><span class="p">),</span>
<span class="w">        </span><span class="p">.</span><span class="n">wea</span><span class="w">    </span><span class="p">(</span><span class="n">cache_we</span><span class="p">),</span>
<span class="w">        </span><span class="p">.</span><span class="n">addra</span><span class="w">  </span><span class="p">(</span><span class="n">cache_index</span><span class="p">),</span>
<span class="w">        </span><span class="p">.</span><span class="n">dina</span><span class="w">   </span><span class="p">(</span><span class="n">cache_line_w</span><span class="p">),</span>
<span class="w">        </span><span class="p">.</span><span class="n">douta</span><span class="w">  </span><span class="p">(</span><span class="n">cache_line_r</span><span class="p">)</span>
<span class="w">    </span><span class="p">);</span>

<span class="w">    </span><span class="c1">// TODO: 编写DCache读状态机现态的更新逻辑</span>


<span class="w">    </span><span class="c1">// TODO: 编写DCache读状态机的状态转移逻辑（注意处理uncached访问）</span>


<span class="w">    </span><span class="c1">// TODO: 生成DCache读状态机的输出信号</span>





<span class="w">    </span><span class="c1">///////////////////////////////////////////////////////////</span>
<span class="w">    </span><span class="c1">// TODO: 定义DCache写状态机的状态变量</span>


<span class="w">    </span><span class="c1">// TODO: 编写DCache写状态机的现态更新逻辑</span>


<span class="w">    </span><span class="c1">// TODO: 编写DCache写状态机的状态转移逻辑（注意处理uncached访问）</span>


<span class="w">    </span><span class="c1">// TODO: 生成DCache写状态机的输出信号</span>


<span class="w">    </span><span class="c1">// TODO: 写命中时，只需修改Cache行中的其中一个字。请在此实现之。</span>


<span class="w">    </span><span class="cm">/******** 不要修改以下代码 ********/</span>
<span class="no">`else</span>

<span class="w">    </span><span class="k">localparam</span><span class="w"> </span><span class="n">R_IDLE</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="mh">2</span><span class="mb">&#39;b00</span><span class="p">;</span>
<span class="w">    </span><span class="k">localparam</span><span class="w"> </span><span class="n">R_STAT0</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">2</span><span class="mb">&#39;b01</span><span class="p">;</span>
<span class="w">    </span><span class="k">localparam</span><span class="w"> </span><span class="n">R_STAT1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">2</span><span class="mb">&#39;b11</span><span class="p">;</span>
<span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">r_state</span><span class="p">,</span><span class="w"> </span><span class="n">r_nstat</span><span class="p">;</span>
<span class="w">    </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">ren_r</span><span class="p">;</span>

<span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">cpu_clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">cpu_rst</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="n">r_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">cpu_rst</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">R_IDLE</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">r_nstat</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>

<span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="o">*</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="k">case</span><span class="w"> </span><span class="p">(</span><span class="n">r_state</span><span class="p">)</span>
<span class="w">            </span><span class="nl">R_IDLE:</span><span class="w">  </span><span class="n">r_nstat</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="o">|</span><span class="n">data_ren</span><span class="p">)</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="p">(</span><span class="n">dev_rrdy</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">R_STAT1</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">R_STAT0</span><span class="p">)</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">R_IDLE</span><span class="p">;</span>
<span class="w">            </span><span class="nl">R_STAT0:</span><span class="w"> </span><span class="n">r_nstat</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">dev_rrdy</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">R_STAT1</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">R_STAT0</span><span class="p">;</span>
<span class="w">            </span><span class="nl">R_STAT1:</span><span class="w"> </span><span class="n">r_nstat</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">dev_rvalid</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">R_IDLE</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">R_STAT1</span><span class="p">;</span>
<span class="w">            </span><span class="k">default</span><span class="o">:</span><span class="w"> </span><span class="n">r_nstat</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">R_IDLE</span><span class="p">;</span>
<span class="w">        </span><span class="k">endcase</span>
<span class="w">    </span><span class="k">end</span>

<span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">cpu_clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">cpu_rst</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">cpu_rst</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">            </span><span class="n">data_valid</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">            </span><span class="n">dev_ren</span><span class="w">    </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">4&#39;h0</span><span class="p">;</span>
<span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span>
<span class="w">            </span><span class="k">case</span><span class="w"> </span><span class="p">(</span><span class="n">r_state</span><span class="p">)</span>
<span class="w">                </span><span class="nl">R_IDLE:</span><span class="w"> </span><span class="k">begin</span>
<span class="w">                    </span><span class="n">data_valid</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>

<span class="w">                    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="o">|</span><span class="n">data_ren</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">                        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">dev_rrdy</span><span class="p">)</span>
<span class="w">                            </span><span class="n">dev_ren</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">data_ren</span><span class="p">;</span>
<span class="w">                        </span><span class="k">else</span>
<span class="w">                            </span><span class="n">ren_r</span><span class="w">   </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">data_ren</span><span class="p">;</span>

<span class="w">                        </span><span class="n">dev_raddr</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">data_addr</span><span class="p">;</span>
<span class="w">                    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span>
<span class="w">                        </span><span class="n">dev_ren</span><span class="w">   </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">4&#39;h0</span><span class="p">;</span>
<span class="w">                </span><span class="k">end</span>
<span class="w">                </span><span class="nl">R_STAT0:</span><span class="w"> </span><span class="k">begin</span>
<span class="w">                    </span><span class="n">dev_ren</span><span class="w">    </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">dev_rrdy</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">ren_r</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="mh">4&#39;h0</span><span class="p">;</span>
<span class="w">                </span><span class="k">end</span><span class="w">   </span>
<span class="w">                </span><span class="nl">R_STAT1:</span><span class="w"> </span><span class="k">begin</span>
<span class="w">                    </span><span class="n">dev_ren</span><span class="w">    </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">4&#39;h0</span><span class="p">;</span>
<span class="w">                    </span><span class="n">data_valid</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">dev_rvalid</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">                    </span><span class="n">data_rdata</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">dev_rvalid</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">dev_rdata</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="mh">32&#39;h0</span><span class="p">;</span>
<span class="w">                </span><span class="k">end</span>
<span class="w">                </span><span class="k">default</span><span class="o">:</span><span class="w"> </span><span class="k">begin</span>
<span class="w">                    </span><span class="n">data_valid</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">                    </span><span class="n">dev_ren</span><span class="w">    </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">4&#39;h0</span><span class="p">;</span>
<span class="w">                </span><span class="k">end</span><span class="w"> </span>
<span class="w">            </span><span class="k">endcase</span>
<span class="w">        </span><span class="k">end</span>
<span class="w">    </span><span class="k">end</span>

<span class="w">    </span><span class="k">localparam</span><span class="w"> </span><span class="n">W_IDLE</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="mh">2</span><span class="mb">&#39;b00</span><span class="p">;</span>
<span class="w">    </span><span class="k">localparam</span><span class="w"> </span><span class="n">W_STAT0</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">2</span><span class="mb">&#39;b01</span><span class="p">;</span>
<span class="w">    </span><span class="k">localparam</span><span class="w"> </span><span class="n">W_STAT1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">2</span><span class="mb">&#39;b11</span><span class="p">;</span>
<span class="w">    </span><span class="kt">reg</span><span class="w">  </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">w_state</span><span class="p">,</span><span class="w"> </span><span class="n">w_nstat</span><span class="p">;</span>
<span class="w">    </span><span class="kt">reg</span><span class="w">  </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">wen_r</span><span class="p">;</span>
<span class="w">    </span><span class="kt">wire</span><span class="w">       </span><span class="n">wr_resp</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">dev_wrdy</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="p">(</span><span class="n">dev_wen</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">4&#39;h0</span><span class="p">)</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>

<span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">cpu_clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">cpu_rst</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="n">w_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">cpu_rst</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">W_IDLE</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">w_nstat</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>

<span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="o">*</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="k">case</span><span class="w"> </span><span class="p">(</span><span class="n">w_state</span><span class="p">)</span>
<span class="w">            </span><span class="nl">W_IDLE:</span><span class="w">  </span><span class="n">w_nstat</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="o">|</span><span class="n">data_wen</span><span class="p">)</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="p">(</span><span class="n">dev_wrdy</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">W_STAT1</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">W_STAT0</span><span class="p">)</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">W_IDLE</span><span class="p">;</span>
<span class="w">            </span><span class="nl">W_STAT0:</span><span class="w"> </span><span class="n">w_nstat</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">dev_wrdy</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">W_STAT1</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">W_STAT0</span><span class="p">;</span>
<span class="w">            </span><span class="nl">W_STAT1:</span><span class="w"> </span><span class="n">w_nstat</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">wr_resp</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">W_IDLE</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">W_STAT1</span><span class="p">;</span>
<span class="w">            </span><span class="k">default</span><span class="o">:</span><span class="w"> </span><span class="n">w_nstat</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">W_IDLE</span><span class="p">;</span>
<span class="w">        </span><span class="k">endcase</span>
<span class="w">    </span><span class="k">end</span>

<span class="w">    </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">cpu_clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">cpu_rst</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">cpu_rst</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">            </span><span class="n">data_wresp</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">            </span><span class="n">dev_wen</span><span class="w">    </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">4&#39;h0</span><span class="p">;</span>
<span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span>
<span class="w">            </span><span class="k">case</span><span class="w"> </span><span class="p">(</span><span class="n">w_state</span><span class="p">)</span>
<span class="w">                </span><span class="nl">W_IDLE:</span><span class="w"> </span><span class="k">begin</span>
<span class="w">                    </span><span class="n">data_wresp</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>

<span class="w">                    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="o">|</span><span class="n">data_wen</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">                        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">dev_wrdy</span><span class="p">)</span>
<span class="w">                            </span><span class="n">dev_wen</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">data_wen</span><span class="p">;</span>
<span class="w">                        </span><span class="k">else</span>
<span class="w">                            </span><span class="n">wen_r</span><span class="w">   </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">data_wen</span><span class="p">;</span>

<span class="w">                        </span><span class="n">dev_waddr</span><span class="w">  </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">data_addr</span><span class="p">;</span>
<span class="w">                        </span><span class="n">dev_wdata</span><span class="w">  </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">data_wdata</span><span class="p">;</span>
<span class="w">                    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span>
<span class="w">                        </span><span class="n">dev_wen</span><span class="w">    </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">4&#39;h0</span><span class="p">;</span>
<span class="w">                </span><span class="k">end</span>
<span class="w">                </span><span class="nl">W_STAT0:</span><span class="w"> </span><span class="k">begin</span>
<span class="w">                    </span><span class="n">dev_wen</span><span class="w">    </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">dev_wrdy</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">wen_r</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="mh">4&#39;h0</span><span class="p">;</span>
<span class="w">                </span><span class="k">end</span>
<span class="w">                </span><span class="nl">W_STAT1:</span><span class="w"> </span><span class="k">begin</span>
<span class="w">                    </span><span class="n">dev_wen</span><span class="w">    </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">4&#39;h0</span><span class="p">;</span>
<span class="w">                    </span><span class="n">data_wresp</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">wr_resp</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">                </span><span class="k">end</span>
<span class="w">                </span><span class="k">default</span><span class="o">:</span><span class="w"> </span><span class="k">begin</span>
<span class="w">                    </span><span class="n">data_wresp</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">                    </span><span class="n">dev_wen</span><span class="w">    </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">4&#39;h0</span><span class="p">;</span>
<span class="w">                </span><span class="k">end</span>
<span class="w">            </span><span class="k">endcase</span>
<span class="w">        </span><span class="k">end</span>
<span class="w">    </span><span class="k">end</span>

<span class="no">`endif</span>

<span class="k">endmodule</span>
</code></pre></div>
<p>&emsp;&emsp;（3）独立完成DCache模块的设计（<code>DCache.v</code>）；</p>
<p>&emsp;&emsp;（4）运行功能仿真并根据仿真波形完成调试；</p>
<p>&emsp;&emsp;（5）记录实验结果并按要求完成实验报告。</p>





                
              </article>
            </div>
          
          
  <script>var tabs=__md_get("__tabs");if(Array.isArray(tabs))e:for(var set of document.querySelectorAll(".tabbed-set")){var tab,labels=set.querySelector(".tabbed-labels");for(tab of tabs)for(var label of labels.getElementsByTagName("label"))if(label.innerText.trim()===tab){var input=document.getElementById(label.htmlFor);input.checked=!0;continue e}}</script>

        </div>
        
      </main>
      
        <footer class="md-footer">
  
  <div class="md-footer-meta md-typeset">
    <div class="md-footer-meta__inner md-grid">
      <div class="md-copyright">
  
    <div class="md-copyright__highlight">
      Copyright &copy; 2020 - 2024 哈尔滨工业大学（深圳）
    </div>
  
  
    Made with
    <a href="https://squidfunk.github.io/mkdocs-material/" target="_blank" rel="noopener">
      Material for MkDocs
    </a>
  
</div>
      
    </div>
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    
    <script id="__config" type="application/json">{"base": "../..", "features": ["content.code.copy", "content.code.annotate", "content.tabs.link", "navigation.expand", "navigation.tabs"], "search": "../../assets/javascripts/workers/search.208ed371.min.js", "translations": {"clipboard.copied": "\u5df2\u590d\u5236", "clipboard.copy": "\u590d\u5236", "search.result.more.one": "\u5728\u8be5\u9875\u4e0a\u8fd8\u6709 1 \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.more.other": "\u5728\u8be5\u9875\u4e0a\u8fd8\u6709 # \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.none": "\u6ca1\u6709\u627e\u5230\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.one": "\u627e\u5230 1 \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.other": "# \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.placeholder": "\u952e\u5165\u4ee5\u5f00\u59cb\u641c\u7d22", "search.result.term.missing": "\u7f3a\u5c11", "select.version": "\u9009\u62e9\u5f53\u524d\u7248\u672c"}}</script>
    
    
      <script src="../../assets/javascripts/bundle.b4d07000.min.js"></script>
      
        <script src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.0/MathJax.js?config=TeX-MML-AM_CHTML"></script>
      
    
  </body>
</html>