/************************************************************************************************/
/*                                                                                              */
/*  Copyright 2010  Broadcom Corporation                                                        */
/*                                                                                              */
/*     Unless you and Broadcom execute a separate written software license agreement governing  */
/*     use of this software, this software is licensed to you under the terms of the GNU        */
/*     General Public License version 2 (the GPL), available at                                 */
/*                                                                                              */
/*          http://www.broadcom.com/licenses/GPLv2.php                                          */
/*                                                                                              */
/*     with the following added to such license:                                                */
/*                                                                                              */
/*     As a special exception, the copyright holders of this software give you permission to    */
/*     link this software with independent modules, and to copy and distribute the resulting    */
/*     executable under terms of your choice, provided that you also meet, for each linked      */
/*     independent module, the terms and conditions of the license of that module.              */
/*     An independent module is a module which is not derived from this software.  The special  */
/*     exception does not apply to any modifications of the software.                           */
/*                                                                                              */
/*     Notwithstanding the above, under no circumstances may you combine this software in any   */
/*     way with any other Broadcom software provided under a license other than the GPL,        */
/*     without Broadcom's express prior written consent.                                        */
/*                                                                                              */
/*     Date     : Generated on 11/9/2010 1:17:6                                             */
/*     RDB file : //R4/                                                                   */
/************************************************************************************************/

#ifndef __BRCM_RDB_CHIPREG_H__
#define __BRCM_RDB_CHIPREG_H__

#define CHIPREG_CHIPID_REVID_OFFSET                                       0x00000000
#define CHIPREG_CHIPID_REVID_TYPE                                         UInt32
#define CHIPREG_CHIPID_REVID_RESERVED_MASK                                0xFFFFF000
#define    CHIPREG_CHIPID_REVID_PRODUCT_FAMILY_ID_SHIFT                   8
#define    CHIPREG_CHIPID_REVID_PRODUCT_FAMILY_ID_MASK                    0x00000F00
#define    CHIPREG_CHIPID_REVID_PRODUCT_ID_SHIFT                          4
#define    CHIPREG_CHIPID_REVID_PRODUCT_ID_MASK                           0x000000F0
#define    CHIPREG_CHIPID_REVID_REVID_SHIFT                               0
#define    CHIPREG_CHIPID_REVID_REVID_MASK                                0x0000000F

#define CHIPREG_SPARE_STATUS_OFFSET                                       0x00000004
#define CHIPREG_SPARE_STATUS_TYPE                                         UInt32
#define CHIPREG_SPARE_STATUS_RESERVED_MASK                                0x00000000
#define    CHIPREG_SPARE_STATUS_SPARE_STATUS_SHIFT                        0
#define    CHIPREG_SPARE_STATUS_SPARE_STATUS_MASK                         0xFFFFFFFF

#define CHIPREG_SPARE_CONTROL0_OFFSET                                     0x00000008
#define CHIPREG_SPARE_CONTROL0_TYPE                                       UInt32
#define CHIPREG_SPARE_CONTROL0_RESERVED_MASK                              0x00000000
#define    CHIPREG_SPARE_CONTROL0_SPARE_CONTROL_SHIFT                     0
#define    CHIPREG_SPARE_CONTROL0_SPARE_CONTROL_MASK                      0xFFFFFFFF

#define CHIPREG_HERA_STRAP_OFFSET                                         0x0000000C
#define CHIPREG_HERA_STRAP_TYPE                                           UInt32
#define CHIPREG_HERA_STRAP_RESERVED_MASK                                  0xFFFFFFD8
#define    CHIPREG_HERA_STRAP_STRAP_UART_TRACE_SHIFT                      5
#define    CHIPREG_HERA_STRAP_STRAP_UART_TRACE_MASK                       0x00000020
#define    CHIPREG_HERA_STRAP_STRAP_OTP_PROG_AND_STATUS_SHIFT             2
#define    CHIPREG_HERA_STRAP_STRAP_OTP_PROG_AND_STATUS_MASK              0x00000004
#define    CHIPREG_HERA_STRAP_STRAP_TMACT_SHIFT                           1
#define    CHIPREG_HERA_STRAP_STRAP_TMACT_MASK                            0x00000002
#define    CHIPREG_HERA_STRAP_STRAP_SWDEV_BOOT_SHIFT                      0
#define    CHIPREG_HERA_STRAP_STRAP_SWDEV_BOOT_MASK                       0x00000001

#define CHIPREG_TXCONFIG_MAILBOX0_OFFSET                                  0x00000010
#define CHIPREG_TXCONFIG_MAILBOX0_TYPE                                    UInt32
#define CHIPREG_TXCONFIG_MAILBOX0_RESERVED_MASK                           0x00000000
#define    CHIPREG_TXCONFIG_MAILBOX0_PROC_VERSION_SHIFT                   0
#define    CHIPREG_TXCONFIG_MAILBOX0_PROC_VERSION_MASK                    0xFFFFFFFF

#define CHIPREG_TXCONFIG_MAILBOX1_OFFSET                                  0x00000014
#define CHIPREG_TXCONFIG_MAILBOX1_TYPE                                    UInt32
#define CHIPREG_TXCONFIG_MAILBOX1_RESERVED_MASK                           0x00000000
#define    CHIPREG_TXCONFIG_MAILBOX1_PROC_VERSION_SHIFT                   0
#define    CHIPREG_TXCONFIG_MAILBOX1_PROC_VERSION_MASK                    0xFFFFFFFF

#define CHIPREG_TMACT_DBG_EN_OFFSET                                       0x00000018
#define CHIPREG_TMACT_DBG_EN_TYPE                                         UInt32
#define CHIPREG_TMACT_DBG_EN_RESERVED_MASK                                0xFFFFFFFE
#define    CHIPREG_TMACT_DBG_EN_TMACT_DBG_EN_SHIFT                        0
#define    CHIPREG_TMACT_DBG_EN_TMACT_DBG_EN_MASK                         0x00000001

#define CHIPREG_SPARE_CONTROL_HARD_RST0_OFFSET                            0x0000001C
#define CHIPREG_SPARE_CONTROL_HARD_RST0_TYPE                              UInt32
#define CHIPREG_SPARE_CONTROL_HARD_RST0_RESERVED_MASK                     0x00000000
#define    CHIPREG_SPARE_CONTROL_HARD_RST0_SPARE_CONTROL_SHIFT            0
#define    CHIPREG_SPARE_CONTROL_HARD_RST0_SPARE_CONTROL_MASK             0xFFFFFFFF

#define CHIPREG_SPARE_CONTROL_HARD_RST1_OFFSET                            0x00000020
#define CHIPREG_SPARE_CONTROL_HARD_RST1_TYPE                              UInt32
#define CHIPREG_SPARE_CONTROL_HARD_RST1_RESERVED_MASK                     0x00000000
#define    CHIPREG_SPARE_CONTROL_HARD_RST1_SPARE_CONTROL_SHIFT            0
#define    CHIPREG_SPARE_CONTROL_HARD_RST1_SPARE_CONTROL_MASK             0xFFFFFFFF

#define CHIPREG_SPARE_CONTROL_HARD_RST2_OFFSET                            0x00000024
#define CHIPREG_SPARE_CONTROL_HARD_RST2_TYPE                              UInt32
#define CHIPREG_SPARE_CONTROL_HARD_RST2_RESERVED_MASK                     0x00000000
#define    CHIPREG_SPARE_CONTROL_HARD_RST2_SPARE_CONTROL_SHIFT            0
#define    CHIPREG_SPARE_CONTROL_HARD_RST2_SPARE_CONTROL_MASK             0xFFFFFFFF

#define CHIPREG_HSOTG_AFE_CONF_OFFSET                                     0x00000028
#define CHIPREG_HSOTG_AFE_CONF_TYPE                                       UInt32
#define CHIPREG_HSOTG_AFE_CONF_RESERVED_MASK                              0x00000000
#define    CHIPREG_HSOTG_AFE_CONF_GENERIC_CTL_I_SHIFT                     0
#define    CHIPREG_HSOTG_AFE_CONF_GENERIC_CTL_I_MASK                      0xFFFFFFFF

#define CHIPREG_USB_PLL2_CONF_OFFSET                                      0x0000002C
#define CHIPREG_USB_PLL2_CONF_TYPE                                        UInt32
#define CHIPREG_USB_PLL2_CONF_RESERVED_MASK                               0x00000000
#define    CHIPREG_USB_PLL2_CONF_GENERIC_CTL_I_SHIFT                      0
#define    CHIPREG_USB_PLL2_CONF_GENERIC_CTL_I_MASK                       0xFFFFFFFF

#define CHIPREG_PERIPH_SPARE_CONTROL0_OFFSET                              0x00000030
#define CHIPREG_PERIPH_SPARE_CONTROL0_TYPE                                UInt32
#define CHIPREG_PERIPH_SPARE_CONTROL0_RESERVED_MASK                       0x00000000
#define    CHIPREG_PERIPH_SPARE_CONTROL0_SPARE_CONTROL_SHIFT              6
#define    CHIPREG_PERIPH_SPARE_CONTROL0_SPARE_CONTROL_MASK               0xFFFFFFC0
#define    CHIPREG_PERIPH_SPARE_CONTROL0_PM_DEBUG_MUX_CONTROL_SHIFT       4
#define    CHIPREG_PERIPH_SPARE_CONTROL0_PM_DEBUG_MUX_CONTROL_MASK        0x00000030
#define    CHIPREG_PERIPH_SPARE_CONTROL0_KEYPAD_DEBUG_MUX_CONTROL_SHIFT   0
#define    CHIPREG_PERIPH_SPARE_CONTROL0_KEYPAD_DEBUG_MUX_CONTROL_MASK    0x0000000F

#define CHIPREG_PERIPH_SPARE_CONTROL1_OFFSET                              0x00000034
#define CHIPREG_PERIPH_SPARE_CONTROL1_TYPE                                UInt32
#define CHIPREG_PERIPH_SPARE_CONTROL1_RESERVED_MASK                       0x00000000
#define    CHIPREG_PERIPH_SPARE_CONTROL1_SPARE_CONTROL_SHIFT              3
#define    CHIPREG_PERIPH_SPARE_CONTROL1_SPARE_CONTROL_MASK               0xFFFFFFF8
#define    CHIPREG_PERIPH_SPARE_CONTROL1_PTI_CLK_IS_IDLE_SHIFT            2
#define    CHIPREG_PERIPH_SPARE_CONTROL1_PTI_CLK_IS_IDLE_MASK             0x00000004
#define    CHIPREG_PERIPH_SPARE_CONTROL1_TPIU_CLK_IS_IDLE_SHIFT           1
#define    CHIPREG_PERIPH_SPARE_CONTROL1_TPIU_CLK_IS_IDLE_MASK            0x00000002
#define    CHIPREG_PERIPH_SPARE_CONTROL1_DEBUG_HALT_REQ_SHIFT             0
#define    CHIPREG_PERIPH_SPARE_CONTROL1_DEBUG_HALT_REQ_MASK              0x00000001

#define CHIPREG_PERIPH_SPARE_CONTROL2_OFFSET                              0x00000038
#define CHIPREG_PERIPH_SPARE_CONTROL2_TYPE                                UInt32
#define CHIPREG_PERIPH_SPARE_CONTROL2_RESERVED_MASK                       0x00000000
#define    CHIPREG_PERIPH_SPARE_CONTROL2_SPARE_CONTROL_SHIFT              0
#define    CHIPREG_PERIPH_SPARE_CONTROL2_SPARE_CONTROL_MASK               0xFFFFFFFF

#define CHIPREG_MDIO_CTRL_ADDR_WRDATA_OFFSET                              0x0000003C
#define CHIPREG_MDIO_CTRL_ADDR_WRDATA_TYPE                                UInt32
#define CHIPREG_MDIO_CTRL_ADDR_WRDATA_RESERVED_MASK                       0x00E00000
#define    CHIPREG_MDIO_CTRL_ADDR_WRDATA_MDIO_WRITE_START_SHIFT           31
#define    CHIPREG_MDIO_CTRL_ADDR_WRDATA_MDIO_WRITE_START_MASK            0x80000000
#define    CHIPREG_MDIO_CTRL_ADDR_WRDATA_MDIO_READ_START_SHIFT            30
#define    CHIPREG_MDIO_CTRL_ADDR_WRDATA_MDIO_READ_START_MASK             0x40000000
#define    CHIPREG_MDIO_CTRL_ADDR_WRDATA_MDIO_SM_SEL_SHIFT                29
#define    CHIPREG_MDIO_CTRL_ADDR_WRDATA_MDIO_SM_SEL_MASK                 0x20000000
#define    CHIPREG_MDIO_CTRL_ADDR_WRDATA_MDIO_ID_SHIFT                    24
#define    CHIPREG_MDIO_CTRL_ADDR_WRDATA_MDIO_ID_MASK                     0x1F000000
#define    CHIPREG_MDIO_CTRL_ADDR_WRDATA_MDIO_REG_ADDR_SHIFT              16
#define    CHIPREG_MDIO_CTRL_ADDR_WRDATA_MDIO_REG_ADDR_MASK               0x001F0000
#define    CHIPREG_MDIO_CTRL_ADDR_WRDATA_MDIO_REG_WR_DATA_SHIFT           0
#define    CHIPREG_MDIO_CTRL_ADDR_WRDATA_MDIO_REG_WR_DATA_MASK            0x0000FFFF

#define CHIPREG_MDIO_RDDATA_OFFSET                                        0x00000040
#define CHIPREG_MDIO_RDDATA_TYPE                                          UInt32
#define CHIPREG_MDIO_RDDATA_RESERVED_MASK                                 0xFFFF0000
#define    CHIPREG_MDIO_RDDATA_MDIO_REG_RD_DATA_SHIFT                     0
#define    CHIPREG_MDIO_RDDATA_MDIO_REG_RD_DATA_MASK                      0x0000FFFF

#define CHIPREG_RAM_STBY_SW_CTRL_OFFSET                                   0x00000044
#define CHIPREG_RAM_STBY_SW_CTRL_TYPE                                     UInt32
#define CHIPREG_RAM_STBY_SW_CTRL_RESERVED_MASK                            0x00000000
#define    CHIPREG_RAM_STBY_SW_CTRL_KEK_STBY_SHIFT                        30
#define    CHIPREG_RAM_STBY_SW_CTRL_KEK_STBY_MASK                         0xC0000000
#define    CHIPREG_RAM_STBY_SW_CTRL_MM_SPARE_STBY_SHIFT                   29
#define    CHIPREG_RAM_STBY_SW_CTRL_MM_SPARE_STBY_MASK                    0x20000000
#define    CHIPREG_RAM_STBY_SW_CTRL_MM_SMI_STBY_SHIFT                     28
#define    CHIPREG_RAM_STBY_SW_CTRL_MM_SMI_STBY_MASK                      0x10000000
#define    CHIPREG_RAM_STBY_SW_CTRL_MM_VCE_STBY_SHIFT                     26
#define    CHIPREG_RAM_STBY_SW_CTRL_MM_VCE_STBY_MASK                      0x0C000000
#define    CHIPREG_RAM_STBY_SW_CTRL_MM_ISP_STBY_SHIFT                     24
#define    CHIPREG_RAM_STBY_SW_CTRL_MM_ISP_STBY_MASK                      0x03000000
#define    CHIPREG_RAM_STBY_SW_CTRL_AUDIOH_STBY_SHIFT                     23
#define    CHIPREG_RAM_STBY_SW_CTRL_AUDIOH_STBY_MASK                      0x00800000
#define    CHIPREG_RAM_STBY_SW_CTRL_UARTB3_STBY_SHIFT                     22
#define    CHIPREG_RAM_STBY_SW_CTRL_UARTB3_STBY_MASK                      0x00400000
#define    CHIPREG_RAM_STBY_SW_CTRL_UARTB2_STBY_SHIFT                     21
#define    CHIPREG_RAM_STBY_SW_CTRL_UARTB2_STBY_MASK                      0x00200000
#define    CHIPREG_RAM_STBY_SW_CTRL_UARTB_STBY_SHIFT                      20
#define    CHIPREG_RAM_STBY_SW_CTRL_UARTB_STBY_MASK                       0x00100000
#define    CHIPREG_RAM_STBY_SW_CTRL_SSP1_STBY_SHIFT                       19
#define    CHIPREG_RAM_STBY_SW_CTRL_SSP1_STBY_MASK                        0x00080000
#define    CHIPREG_RAM_STBY_SW_CTRL_SSP0_STBY_SHIFT                       17
#define    CHIPREG_RAM_STBY_SW_CTRL_SSP0_STBY_MASK                        0x00060000
#define    CHIPREG_RAM_STBY_SW_CTRL_SPUM_UNSEC_STBY_SHIFT                 15
#define    CHIPREG_RAM_STBY_SW_CTRL_SPUM_UNSEC_STBY_MASK                  0x00018000
#define    CHIPREG_RAM_STBY_SW_CTRL_SPUM_SEC_STBY_SHIFT                   14
#define    CHIPREG_RAM_STBY_SW_CTRL_SPUM_SEC_STBY_MASK                    0x00004000
#define    CHIPREG_RAM_STBY_SW_CTRL_PKA_STBY_SHIFT                        13
#define    CHIPREG_RAM_STBY_SW_CTRL_PKA_STBY_MASK                         0x00002000
#define    CHIPREG_RAM_STBY_SW_CTRL_PROC_RAM_STBY_SHIFT                   11
#define    CHIPREG_RAM_STBY_SW_CTRL_PROC_RAM_STBY_MASK                    0x00001800
#define    CHIPREG_RAM_STBY_SW_CTRL_SCRATCHRAM_STBY_SHIFT                 9
#define    CHIPREG_RAM_STBY_SW_CTRL_SCRATCHRAM_STBY_MASK                  0x00000600
#define    CHIPREG_RAM_STBY_SW_CTRL_HCI_OUT_MEM_STBY_BTSLIM_SHIFT         8
#define    CHIPREG_RAM_STBY_SW_CTRL_HCI_OUT_MEM_STBY_BTSLIM_MASK          0x00000100
#define    CHIPREG_RAM_STBY_SW_CTRL_HCI_IN_MEM_STBY_BTSLIM_SHIFT          7
#define    CHIPREG_RAM_STBY_SW_CTRL_HCI_IN_MEM_STBY_BTSLIM_MASK           0x00000080
#define    CHIPREG_RAM_STBY_SW_CTRL_SDIO3_RF_STBY_SHIFT                   6
#define    CHIPREG_RAM_STBY_SW_CTRL_SDIO3_RF_STBY_MASK                    0x00000040
#define    CHIPREG_RAM_STBY_SW_CTRL_SDIO2_RF_STBY_SHIFT                   5
#define    CHIPREG_RAM_STBY_SW_CTRL_SDIO2_RF_STBY_MASK                    0x00000020
#define    CHIPREG_RAM_STBY_SW_CTRL_SDIO1_RF_STBY_SHIFT                   4
#define    CHIPREG_RAM_STBY_SW_CTRL_SDIO1_RF_STBY_MASK                    0x00000010
#define    CHIPREG_RAM_STBY_SW_CTRL_HSOTG_DFIFO_STBY_SHIFT                2
#define    CHIPREG_RAM_STBY_SW_CTRL_HSOTG_DFIFO_STBY_MASK                 0x0000000C
#define    CHIPREG_RAM_STBY_SW_CTRL_FSHOST_DFIFO_STBY_SHIFT               0
#define    CHIPREG_RAM_STBY_SW_CTRL_FSHOST_DFIFO_STBY_MASK                0x00000003

#define CHIPREG_RAM_STBY_RET_OVERRIDE_OFFSET                              0x00000048
#define CHIPREG_RAM_STBY_RET_OVERRIDE_TYPE                                UInt32
#define CHIPREG_RAM_STBY_RET_OVERRIDE_RESERVED_MASK                       0x0000FFE8
#define    CHIPREG_RAM_STBY_RET_OVERRIDE_SPARE1_HUB_RF_STBY_SHIFT         31
#define    CHIPREG_RAM_STBY_RET_OVERRIDE_SPARE1_HUB_RF_STBY_MASK          0x80000000
#define    CHIPREG_RAM_STBY_RET_OVERRIDE_SPARE0_HUB_RF_STBY_SHIFT         30
#define    CHIPREG_RAM_STBY_RET_OVERRIDE_SPARE0_HUB_RF_STBY_MASK          0x40000000
#define    CHIPREG_RAM_STBY_RET_OVERRIDE_SPARE1_PERIPH_RF_STBY_SHIFT      29
#define    CHIPREG_RAM_STBY_RET_OVERRIDE_SPARE1_PERIPH_RF_STBY_MASK       0x20000000
#define    CHIPREG_RAM_STBY_RET_OVERRIDE_SPARE0_PERIPH_RF_STBY_SHIFT      28
#define    CHIPREG_RAM_STBY_RET_OVERRIDE_SPARE0_PERIPH_RF_STBY_MASK       0x10000000
#define    CHIPREG_RAM_STBY_RET_OVERRIDE_SPARE1_MM_MEM_STBY_SHIFT         26
#define    CHIPREG_RAM_STBY_RET_OVERRIDE_SPARE1_MM_MEM_STBY_MASK          0x0C000000
#define    CHIPREG_RAM_STBY_RET_OVERRIDE_SPARE0_MM_MEM_STBY_SHIFT         24
#define    CHIPREG_RAM_STBY_RET_OVERRIDE_SPARE0_MM_MEM_STBY_MASK          0x03000000
#define    CHIPREG_RAM_STBY_RET_OVERRIDE_SPARE1_HUB_MEM_STBY_SHIFT        22
#define    CHIPREG_RAM_STBY_RET_OVERRIDE_SPARE1_HUB_MEM_STBY_MASK         0x00C00000
#define    CHIPREG_RAM_STBY_RET_OVERRIDE_SPARE0_HUB_MEM_STBY_SHIFT        20
#define    CHIPREG_RAM_STBY_RET_OVERRIDE_SPARE0_HUB_MEM_STBY_MASK         0x00300000
#define    CHIPREG_RAM_STBY_RET_OVERRIDE_SPARE1_PERIPH_MEM_STBY_SHIFT     18
#define    CHIPREG_RAM_STBY_RET_OVERRIDE_SPARE1_PERIPH_MEM_STBY_MASK      0x000C0000
#define    CHIPREG_RAM_STBY_RET_OVERRIDE_SPARE0_PERIPH_MEM_STBY_SHIFT     16
#define    CHIPREG_RAM_STBY_RET_OVERRIDE_SPARE0_PERIPH_MEM_STBY_MASK      0x00030000
#define    CHIPREG_RAM_STBY_RET_OVERRIDE_STBY_OVERRIDE_MASK_SHIFT         4
#define    CHIPREG_RAM_STBY_RET_OVERRIDE_STBY_OVERRIDE_MASK_MASK          0x00000010
#define    CHIPREG_RAM_STBY_RET_OVERRIDE_REGFILE_STBY_OVERRIDE_SHIFT      2
#define    CHIPREG_RAM_STBY_RET_OVERRIDE_REGFILE_STBY_OVERRIDE_MASK       0x00000004
#define    CHIPREG_RAM_STBY_RET_OVERRIDE_RAM_STBY_OVERRIDE_SHIFT          0
#define    CHIPREG_RAM_STBY_RET_OVERRIDE_RAM_STBY_OVERRIDE_MASK           0x00000003

#define CHIPREG_RING_OSCILLATORS_CONTROL_OFFSET                           0x0000004C
#define CHIPREG_RING_OSCILLATORS_CONTROL_TYPE                             UInt32
#define CHIPREG_RING_OSCILLATORS_CONTROL_RESERVED_MASK                    0x00000000
#define    CHIPREG_RING_OSCILLATORS_CONTROL_IRD_CONTROL_SHIFT             20
#define    CHIPREG_RING_OSCILLATORS_CONTROL_IRD_CONTROL_MASK              0xFFF00000
#define    CHIPREG_RING_OSCILLATORS_CONTROL_VDDMM_IRDMON_OSC_OUT_EN_SHIFT 19
#define    CHIPREG_RING_OSCILLATORS_CONTROL_VDDMM_IRDMON_OSC_OUT_EN_MASK  0x00080000
#define    CHIPREG_RING_OSCILLATORS_CONTROL_VDDMM_IRDMON_EN_SHIFT         18
#define    CHIPREG_RING_OSCILLATORS_CONTROL_VDDMM_IRDMON_EN_MASK          0x00040000
#define    CHIPREG_RING_OSCILLATORS_CONTROL_VDDPROC_IRDMON_OSC_OUT_EN_SHIFT 17
#define    CHIPREG_RING_OSCILLATORS_CONTROL_VDDPROC_IRDMON_OSC_OUT_EN_MASK 0x00020000
#define    CHIPREG_RING_OSCILLATORS_CONTROL_VDDPROC_IRDMON_EN_SHIFT       16
#define    CHIPREG_RING_OSCILLATORS_CONTROL_VDDPROC_IRDMON_EN_MASK        0x00010000
#define    CHIPREG_RING_OSCILLATORS_CONTROL_VDDMDM3G_IRDMON_OSC_OUT_EN_SHIFT 15
#define    CHIPREG_RING_OSCILLATORS_CONTROL_VDDMDM3G_IRDMON_OSC_OUT_EN_MASK 0x00008000
#define    CHIPREG_RING_OSCILLATORS_CONTROL_VDDMDM3G_IRDMON_EN_SHIFT      14
#define    CHIPREG_RING_OSCILLATORS_CONTROL_VDDMDM3G_IRDMON_EN_MASK       0x00004000
#define    CHIPREG_RING_OSCILLATORS_CONTROL_VDDMDMC_IRDMON_OSC_OUT_EN_SHIFT 13
#define    CHIPREG_RING_OSCILLATORS_CONTROL_VDDMDMC_IRDMON_OSC_OUT_EN_MASK 0x00002000
#define    CHIPREG_RING_OSCILLATORS_CONTROL_VDDMDMC_IRDMON_EN_SHIFT       12
#define    CHIPREG_RING_OSCILLATORS_CONTROL_VDDMDMC_IRDMON_EN_MASK        0x00001000
#define    CHIPREG_RING_OSCILLATORS_CONTROL_VDDVAR_IRDMON_OSC_OUT_EN_SHIFT 11
#define    CHIPREG_RING_OSCILLATORS_CONTROL_VDDVAR_IRDMON_OSC_OUT_EN_MASK 0x00000800
#define    CHIPREG_RING_OSCILLATORS_CONTROL_VDDVAR_IRDMON_EN_SHIFT        10
#define    CHIPREG_RING_OSCILLATORS_CONTROL_VDDVAR_IRDMON_EN_MASK         0x00000400
#define    CHIPREG_RING_OSCILLATORS_CONTROL_VDDFIX_IRDMON_OSC_OUT_EN_SHIFT 9
#define    CHIPREG_RING_OSCILLATORS_CONTROL_VDDFIX_IRDMON_OSC_OUT_EN_MASK 0x00000200
#define    CHIPREG_RING_OSCILLATORS_CONTROL_VDDFIX_IRDMON_EN_SHIFT        8
#define    CHIPREG_RING_OSCILLATORS_CONTROL_VDDFIX_IRDMON_EN_MASK         0x00000100
#define    CHIPREG_RING_OSCILLATORS_CONTROL_OSC2_SELECT_SHIFT             6
#define    CHIPREG_RING_OSCILLATORS_CONTROL_OSC2_SELECT_MASK              0x000000C0
#define    CHIPREG_RING_OSCILLATORS_CONTROL_OSC2_ENABLE_SHIFT             5
#define    CHIPREG_RING_OSCILLATORS_CONTROL_OSC2_ENABLE_MASK              0x00000020
#define    CHIPREG_RING_OSCILLATORS_CONTROL_OSC2_POWER_ENABLE_SHIFT       4
#define    CHIPREG_RING_OSCILLATORS_CONTROL_OSC2_POWER_ENABLE_MASK        0x00000010
#define    CHIPREG_RING_OSCILLATORS_CONTROL_OSC1_SELECT_SHIFT             2
#define    CHIPREG_RING_OSCILLATORS_CONTROL_OSC1_SELECT_MASK              0x0000000C
#define    CHIPREG_RING_OSCILLATORS_CONTROL_OSC1_ENABLE_SHIFT             1
#define    CHIPREG_RING_OSCILLATORS_CONTROL_OSC1_ENABLE_MASK              0x00000002
#define    CHIPREG_RING_OSCILLATORS_CONTROL_OSC1_POWER_ENABLE_SHIFT       0
#define    CHIPREG_RING_OSCILLATORS_CONTROL_OSC1_POWER_ENABLE_MASK        0x00000001

#define CHIPREG_VDDVAR_VDDFIX_IRDMON_STATUS_OFFSET                        0x00000050
#define CHIPREG_VDDVAR_VDDFIX_IRDMON_STATUS_TYPE                          UInt32
#define CHIPREG_VDDVAR_VDDFIX_IRDMON_STATUS_RESERVED_MASK                 0xFC00FC00
#define    CHIPREG_VDDVAR_VDDFIX_IRDMON_STATUS_IRD_STATUS1_SHIFT          16
#define    CHIPREG_VDDVAR_VDDFIX_IRDMON_STATUS_IRD_STATUS1_MASK           0x03FF0000
#define    CHIPREG_VDDVAR_VDDFIX_IRDMON_STATUS_IRD_STATUS0_SHIFT          0
#define    CHIPREG_VDDVAR_VDDFIX_IRDMON_STATUS_IRD_STATUS0_MASK           0x000003FF

#define CHIPREG_VDDMDM3G_VDDMDMC_IRDMON_STATUS_OFFSET                     0x00000054
#define CHIPREG_VDDMDM3G_VDDMDMC_IRDMON_STATUS_TYPE                       UInt32
#define CHIPREG_VDDMDM3G_VDDMDMC_IRDMON_STATUS_RESERVED_MASK              0xFC00FC00
#define    CHIPREG_VDDMDM3G_VDDMDMC_IRDMON_STATUS_IRD_STATUS3_SHIFT       16
#define    CHIPREG_VDDMDM3G_VDDMDMC_IRDMON_STATUS_IRD_STATUS3_MASK        0x03FF0000
#define    CHIPREG_VDDMDM3G_VDDMDMC_IRDMON_STATUS_IRD_STATUS2_SHIFT       0
#define    CHIPREG_VDDMDM3G_VDDMDMC_IRDMON_STATUS_IRD_STATUS2_MASK        0x000003FF

#define CHIPREG_VDDMM_VDDPROC_IRDMON_STATUS_OFFSET                        0x00000058
#define CHIPREG_VDDMM_VDDPROC_IRDMON_STATUS_TYPE                          UInt32
#define CHIPREG_VDDMM_VDDPROC_IRDMON_STATUS_RESERVED_MASK                 0xFC00FC00
#define    CHIPREG_VDDMM_VDDPROC_IRDMON_STATUS_IRD_STATUS5_SHIFT          16
#define    CHIPREG_VDDMM_VDDPROC_IRDMON_STATUS_IRD_STATUS5_MASK           0x03FF0000
#define    CHIPREG_VDDMM_VDDPROC_IRDMON_STATUS_IRD_STATUS4_SHIFT          0
#define    CHIPREG_VDDMM_VDDPROC_IRDMON_STATUS_IRD_STATUS4_MASK           0x000003FF

#define CHIPREG_RING_OSCSPARE_STATUS0_OFFSET                              0x0000005C
#define CHIPREG_RING_OSCSPARE_STATUS0_TYPE                                UInt32
#define CHIPREG_RING_OSCSPARE_STATUS0_RESERVED_MASK                       0x00000000
#define    CHIPREG_RING_OSCSPARE_STATUS0_RING_OSC_STATUS_SHIFT            0
#define    CHIPREG_RING_OSCSPARE_STATUS0_RING_OSC_STATUS_MASK             0xFFFFFFFF

#define CHIPREG_RING_OSCSPARE_STATUS1_OFFSET                              0x00000060
#define CHIPREG_RING_OSCSPARE_STATUS1_TYPE                                UInt32
#define CHIPREG_RING_OSCSPARE_STATUS1_RESERVED_MASK                       0x00000000
#define    CHIPREG_RING_OSCSPARE_STATUS1_RING_OSC_STATUS_SHIFT            0
#define    CHIPREG_RING_OSCSPARE_STATUS1_RING_OSC_STATUS_MASK             0xFFFFFFFF

#define CHIPREG_RING_OSCSPARE_STATUS2_OFFSET                              0x00000064
#define CHIPREG_RING_OSCSPARE_STATUS2_TYPE                                UInt32
#define CHIPREG_RING_OSCSPARE_STATUS2_RESERVED_MASK                       0x00000000
#define    CHIPREG_RING_OSCSPARE_STATUS2_RING_OSC_STATUS_SHIFT            0
#define    CHIPREG_RING_OSCSPARE_STATUS2_RING_OSC_STATUS_MASK             0xFFFFFFFF

#define CHIPREG_RING_OSCSPARE_STATUS3_OFFSET                              0x00000068
#define CHIPREG_RING_OSCSPARE_STATUS3_TYPE                                UInt32
#define CHIPREG_RING_OSCSPARE_STATUS3_RESERVED_MASK                       0x00000000
#define    CHIPREG_RING_OSCSPARE_STATUS3_RING_OSC_STATUS_SHIFT            0
#define    CHIPREG_RING_OSCSPARE_STATUS3_RING_OSC_STATUS_MASK             0xFFFFFFFF

#define CHIPREG_WGM_CPU_HALT_N_OFFSET                                     0x0000006C
#define CHIPREG_WGM_CPU_HALT_N_TYPE                                       UInt32
#define CHIPREG_WGM_CPU_HALT_N_RESERVED_MASK                              0xFFFFFFFC
#define    CHIPREG_WGM_CPU_HALT_N_WGM_SOFT_RSTN_SHIFT                     1
#define    CHIPREG_WGM_CPU_HALT_N_WGM_SOFT_RSTN_MASK                      0x00000002
#define    CHIPREG_WGM_CPU_HALT_N_WGM_CPU_HALT_N_SHIFT                    0
#define    CHIPREG_WGM_CPU_HALT_N_WGM_CPU_HALT_N_MASK                     0x00000001

#define CHIPREG_WGM_DMA_REQ_OFFSET                                        0x00000070
#define CHIPREG_WGM_DMA_REQ_TYPE                                          UInt32
#define CHIPREG_WGM_DMA_REQ_RESERVED_MASK                                 0xFFFFFFF0
#define    CHIPREG_WGM_DMA_REQ_WGM_DMA_REQ_SHIFT                          0
#define    CHIPREG_WGM_DMA_REQ_WGM_DMA_REQ_MASK                           0x0000000F

#define CHIPREG_PTI_MUX_CONTROL_OFFSET                                    0x00000074
#define CHIPREG_PTI_MUX_CONTROL_TYPE                                      UInt32
#define CHIPREG_PTI_MUX_CONTROL_RESERVED_MASK                             0xFFFFFFFE
#define    CHIPREG_PTI_MUX_CONTROL_PTI_MUX_CONTROL_SHIFT                  0
#define    CHIPREG_PTI_MUX_CONTROL_PTI_MUX_CONTROL_MASK                   0x00000001

#define CHIPREG_WGM_INTERRUPT_SET_OFFSET                                  0x00000078
#define CHIPREG_WGM_INTERRUPT_SET_TYPE                                    UInt32
#define CHIPREG_WGM_INTERRUPT_SET_RESERVED_MASK                           0xFFFF0000
#define    CHIPREG_WGM_INTERRUPT_SET_WGM_INTERRUPT_SET_SHIFT              0
#define    CHIPREG_WGM_INTERRUPT_SET_WGM_INTERRUPT_SET_MASK               0x0000FFFF

#define CHIPREG_WGM_INTERRUPT_RESET_OFFSET                                0x0000007C
#define CHIPREG_WGM_INTERRUPT_RESET_TYPE                                  UInt32
#define CHIPREG_WGM_INTERRUPT_RESET_RESERVED_MASK                         0xFFFF0000
#define    CHIPREG_WGM_INTERRUPT_RESET_WGM_INTERRUPT_RESET_SHIFT          0
#define    CHIPREG_WGM_INTERRUPT_RESET_WGM_INTERRUPT_RESET_MASK           0x0000FFFF

#define CHIPREG_KONA_WGM_INTERRUPT_STEER_OFFSET                           0x00000080
#define CHIPREG_KONA_WGM_INTERRUPT_STEER_TYPE                             UInt32
#define CHIPREG_KONA_WGM_INTERRUPT_STEER_RESERVED_MASK                    0xFFFF0000
#define    CHIPREG_KONA_WGM_INTERRUPT_STEER_WGM_INTERRUPT_RESET_SHIFT     0
#define    CHIPREG_KONA_WGM_INTERRUPT_STEER_WGM_INTERRUPT_RESET_MASK      0x0000FFFF

#define CHIPREG_ENABLE_SET0_OFFSET                                        0x00000084
#define CHIPREG_ENABLE_SET0_TYPE                                          UInt32
#define CHIPREG_ENABLE_SET0_RESERVED_MASK                                 0x00000000
#define    CHIPREG_ENABLE_SET0_ENABLE_SET_SHIFT                           0
#define    CHIPREG_ENABLE_SET0_ENABLE_SET_MASK                            0xFFFFFFFF
#define       CHIPREG_ENABLE_SET0_ENABLE_SET_CMD_ENABLE_SET_0             0x00000001
#define       CHIPREG_ENABLE_SET0_ENABLE_SET_CMD_ENABLE_SET_1             0x00000002
#define       CHIPREG_ENABLE_SET0_ENABLE_SET_CMD_ENABLE_SET_2             0x00000004
#define       CHIPREG_ENABLE_SET0_ENABLE_SET_CMD_ENABLE_SET_3             0x00000008
#define       CHIPREG_ENABLE_SET0_ENABLE_SET_CMD_ENABLE_SET_4             0x00000010
#define       CHIPREG_ENABLE_SET0_ENABLE_SET_CMD_ENABLE_SET_5             0x00000020
#define       CHIPREG_ENABLE_SET0_ENABLE_SET_CMD_ENABLE_SET_6             0x00000040
#define       CHIPREG_ENABLE_SET0_ENABLE_SET_CMD_ENABLE_SET_7             0x00000080
#define       CHIPREG_ENABLE_SET0_ENABLE_SET_CMD_ENABLE_SET_8             0x00000100
#define       CHIPREG_ENABLE_SET0_ENABLE_SET_CMD_ENABLE_SET_9             0x00000200
#define       CHIPREG_ENABLE_SET0_ENABLE_SET_CMD_ENABLE_SET_10            0x00000400
#define       CHIPREG_ENABLE_SET0_ENABLE_SET_CMD_ENABLE_SET_11            0x00000800
#define       CHIPREG_ENABLE_SET0_ENABLE_SET_CMD_ENABLE_SET_12            0x00001000
#define       CHIPREG_ENABLE_SET0_ENABLE_SET_CMD_ENABLE_SET_13            0x00002000
#define       CHIPREG_ENABLE_SET0_ENABLE_SET_CMD_ENABLE_SET_14            0x00004000
#define       CHIPREG_ENABLE_SET0_ENABLE_SET_CMD_ENABLE_SET_15            0x00008000
#define       CHIPREG_ENABLE_SET0_ENABLE_SET_CMD_ENABLE_SET_16            0x00010000
#define       CHIPREG_ENABLE_SET0_ENABLE_SET_CMD_ENABLE_SET_17            0x00020000
#define       CHIPREG_ENABLE_SET0_ENABLE_SET_CMD_ENABLE_SET_18            0x00040000
#define       CHIPREG_ENABLE_SET0_ENABLE_SET_CMD_ENABLE_SET_19            0x00080000
#define       CHIPREG_ENABLE_SET0_ENABLE_SET_CMD_ENABLE_SET_20            0x00100000
#define       CHIPREG_ENABLE_SET0_ENABLE_SET_CMD_ENABLE_SET_21            0x00200000
#define       CHIPREG_ENABLE_SET0_ENABLE_SET_CMD_ENABLE_SET_22            0x00400000
#define       CHIPREG_ENABLE_SET0_ENABLE_SET_CMD_ENABLE_SET_23            0x00800000
#define       CHIPREG_ENABLE_SET0_ENABLE_SET_CMD_ENABLE_SET_24            0x01000000
#define       CHIPREG_ENABLE_SET0_ENABLE_SET_CMD_ENABLE_SET_25            0x02000000
#define       CHIPREG_ENABLE_SET0_ENABLE_SET_CMD_ENABLE_SET_26            0x04000000
#define       CHIPREG_ENABLE_SET0_ENABLE_SET_CMD_ENABLE_SET_27            0x08000000
#define       CHIPREG_ENABLE_SET0_ENABLE_SET_CMD_ENABLE_SET_28            0x10000000
#define       CHIPREG_ENABLE_SET0_ENABLE_SET_CMD_ENABLE_SET_29            0x20000000
#define       CHIPREG_ENABLE_SET0_ENABLE_SET_CMD_ENABLE_SET_30            0x40000000
#define       CHIPREG_ENABLE_SET0_ENABLE_SET_CMD_ENABLE_SET_31            0x80000000

#define CHIPREG_ENABLE_SET1_OFFSET                                        0x00000088
#define CHIPREG_ENABLE_SET1_TYPE                                          UInt32
#define CHIPREG_ENABLE_SET1_RESERVED_MASK                                 0x00000000
#define    CHIPREG_ENABLE_SET1_ENABLE_SET_SHIFT                           0
#define    CHIPREG_ENABLE_SET1_ENABLE_SET_MASK                            0xFFFFFFFF
#define       CHIPREG_ENABLE_SET1_ENABLE_SET_CMD_ENABLE_SET_0             0x00000001
#define       CHIPREG_ENABLE_SET1_ENABLE_SET_CMD_ENABLE_SET_1             0x00000002
#define       CHIPREG_ENABLE_SET1_ENABLE_SET_CMD_ENABLE_SET_2             0x00000004
#define       CHIPREG_ENABLE_SET1_ENABLE_SET_CMD_ENABLE_SET_3             0x00000008
#define       CHIPREG_ENABLE_SET1_ENABLE_SET_CMD_ENABLE_SET_4             0x00000010
#define       CHIPREG_ENABLE_SET1_ENABLE_SET_CMD_ENABLE_SET_5             0x00000020
#define       CHIPREG_ENABLE_SET1_ENABLE_SET_CMD_ENABLE_SET_6             0x00000040
#define       CHIPREG_ENABLE_SET1_ENABLE_SET_CMD_ENABLE_SET_7             0x00000080
#define       CHIPREG_ENABLE_SET1_ENABLE_SET_CMD_ENABLE_SET_8             0x00000100
#define       CHIPREG_ENABLE_SET1_ENABLE_SET_CMD_ENABLE_SET_9             0x00000200
#define       CHIPREG_ENABLE_SET1_ENABLE_SET_CMD_ENABLE_SET_10            0x00000400
#define       CHIPREG_ENABLE_SET1_ENABLE_SET_CMD_ENABLE_SET_11            0x00000800
#define       CHIPREG_ENABLE_SET1_ENABLE_SET_CMD_ENABLE_SET_12            0x00001000
#define       CHIPREG_ENABLE_SET1_ENABLE_SET_CMD_ENABLE_SET_13            0x00002000
#define       CHIPREG_ENABLE_SET1_ENABLE_SET_CMD_ENABLE_SET_14            0x00004000
#define       CHIPREG_ENABLE_SET1_ENABLE_SET_CMD_ENABLE_SET_15            0x00008000
#define       CHIPREG_ENABLE_SET1_ENABLE_SET_CMD_ENABLE_SET_16            0x00010000
#define       CHIPREG_ENABLE_SET1_ENABLE_SET_CMD_ENABLE_SET_17            0x00020000
#define       CHIPREG_ENABLE_SET1_ENABLE_SET_CMD_ENABLE_SET_18            0x00040000
#define       CHIPREG_ENABLE_SET1_ENABLE_SET_CMD_ENABLE_SET_19            0x00080000
#define       CHIPREG_ENABLE_SET1_ENABLE_SET_CMD_ENABLE_SET_20            0x00100000
#define       CHIPREG_ENABLE_SET1_ENABLE_SET_CMD_ENABLE_SET_21            0x00200000
#define       CHIPREG_ENABLE_SET1_ENABLE_SET_CMD_ENABLE_SET_22            0x00400000
#define       CHIPREG_ENABLE_SET1_ENABLE_SET_CMD_ENABLE_SET_23            0x00800000
#define       CHIPREG_ENABLE_SET1_ENABLE_SET_CMD_ENABLE_SET_24            0x01000000
#define       CHIPREG_ENABLE_SET1_ENABLE_SET_CMD_ENABLE_SET_25            0x02000000
#define       CHIPREG_ENABLE_SET1_ENABLE_SET_CMD_ENABLE_SET_26            0x04000000
#define       CHIPREG_ENABLE_SET1_ENABLE_SET_CMD_ENABLE_SET_27            0x08000000
#define       CHIPREG_ENABLE_SET1_ENABLE_SET_CMD_ENABLE_SET_28            0x10000000
#define       CHIPREG_ENABLE_SET1_ENABLE_SET_CMD_ENABLE_SET_29            0x20000000
#define       CHIPREG_ENABLE_SET1_ENABLE_SET_CMD_ENABLE_SET_30            0x40000000
#define       CHIPREG_ENABLE_SET1_ENABLE_SET_CMD_ENABLE_SET_31            0x80000000

#define CHIPREG_ENABLE_SET2_OFFSET                                        0x0000008C
#define CHIPREG_ENABLE_SET2_TYPE                                          UInt32
#define CHIPREG_ENABLE_SET2_RESERVED_MASK                                 0x00000000
#define    CHIPREG_ENABLE_SET2_ENABLE_SET_SHIFT                           0
#define    CHIPREG_ENABLE_SET2_ENABLE_SET_MASK                            0xFFFFFFFF
#define       CHIPREG_ENABLE_SET2_ENABLE_SET_CMD_ENABLE_SET_0             0x00000001
#define       CHIPREG_ENABLE_SET2_ENABLE_SET_CMD_ENABLE_SET_1             0x00000002
#define       CHIPREG_ENABLE_SET2_ENABLE_SET_CMD_ENABLE_SET_2             0x00000004
#define       CHIPREG_ENABLE_SET2_ENABLE_SET_CMD_ENABLE_SET_3             0x00000008
#define       CHIPREG_ENABLE_SET2_ENABLE_SET_CMD_ENABLE_SET_4             0x00000010
#define       CHIPREG_ENABLE_SET2_ENABLE_SET_CMD_ENABLE_SET_5             0x00000020
#define       CHIPREG_ENABLE_SET2_ENABLE_SET_CMD_ENABLE_SET_6             0x00000040
#define       CHIPREG_ENABLE_SET2_ENABLE_SET_CMD_ENABLE_SET_7             0x00000080
#define       CHIPREG_ENABLE_SET2_ENABLE_SET_CMD_ENABLE_SET_8             0x00000100
#define       CHIPREG_ENABLE_SET2_ENABLE_SET_CMD_ENABLE_SET_9             0x00000200
#define       CHIPREG_ENABLE_SET2_ENABLE_SET_CMD_ENABLE_SET_10            0x00000400
#define       CHIPREG_ENABLE_SET2_ENABLE_SET_CMD_ENABLE_SET_11            0x00000800
#define       CHIPREG_ENABLE_SET2_ENABLE_SET_CMD_ENABLE_SET_12            0x00001000
#define       CHIPREG_ENABLE_SET2_ENABLE_SET_CMD_ENABLE_SET_13            0x00002000
#define       CHIPREG_ENABLE_SET2_ENABLE_SET_CMD_ENABLE_SET_14            0x00004000
#define       CHIPREG_ENABLE_SET2_ENABLE_SET_CMD_ENABLE_SET_15            0x00008000
#define       CHIPREG_ENABLE_SET2_ENABLE_SET_CMD_ENABLE_SET_16            0x00010000
#define       CHIPREG_ENABLE_SET2_ENABLE_SET_CMD_ENABLE_SET_17            0x00020000
#define       CHIPREG_ENABLE_SET2_ENABLE_SET_CMD_ENABLE_SET_18            0x00040000
#define       CHIPREG_ENABLE_SET2_ENABLE_SET_CMD_ENABLE_SET_19            0x00080000
#define       CHIPREG_ENABLE_SET2_ENABLE_SET_CMD_ENABLE_SET_20            0x00100000
#define       CHIPREG_ENABLE_SET2_ENABLE_SET_CMD_ENABLE_SET_21            0x00200000
#define       CHIPREG_ENABLE_SET2_ENABLE_SET_CMD_ENABLE_SET_22            0x00400000
#define       CHIPREG_ENABLE_SET2_ENABLE_SET_CMD_ENABLE_SET_23            0x00800000
#define       CHIPREG_ENABLE_SET2_ENABLE_SET_CMD_ENABLE_SET_24            0x01000000
#define       CHIPREG_ENABLE_SET2_ENABLE_SET_CMD_ENABLE_SET_25            0x02000000
#define       CHIPREG_ENABLE_SET2_ENABLE_SET_CMD_ENABLE_SET_26            0x04000000
#define       CHIPREG_ENABLE_SET2_ENABLE_SET_CMD_ENABLE_SET_27            0x08000000
#define       CHIPREG_ENABLE_SET2_ENABLE_SET_CMD_ENABLE_SET_28            0x10000000
#define       CHIPREG_ENABLE_SET2_ENABLE_SET_CMD_ENABLE_SET_29            0x20000000
#define       CHIPREG_ENABLE_SET2_ENABLE_SET_CMD_ENABLE_SET_30            0x40000000
#define       CHIPREG_ENABLE_SET2_ENABLE_SET_CMD_ENABLE_SET_31            0x80000000

#define CHIPREG_ENABLE_SET3_OFFSET                                        0x00000090
#define CHIPREG_ENABLE_SET3_TYPE                                          UInt32
#define CHIPREG_ENABLE_SET3_RESERVED_MASK                                 0x00000000
#define    CHIPREG_ENABLE_SET3_ENABLE_SET_SHIFT                           0
#define    CHIPREG_ENABLE_SET3_ENABLE_SET_MASK                            0xFFFFFFFF
#define       CHIPREG_ENABLE_SET3_ENABLE_SET_CMD_ENABLE_SET_0             0x00000001
#define       CHIPREG_ENABLE_SET3_ENABLE_SET_CMD_ENABLE_SET_1             0x00000002
#define       CHIPREG_ENABLE_SET3_ENABLE_SET_CMD_ENABLE_SET_2             0x00000004
#define       CHIPREG_ENABLE_SET3_ENABLE_SET_CMD_ENABLE_SET_3             0x00000008
#define       CHIPREG_ENABLE_SET3_ENABLE_SET_CMD_ENABLE_SET_4             0x00000010
#define       CHIPREG_ENABLE_SET3_ENABLE_SET_CMD_ENABLE_SET_5             0x00000020
#define       CHIPREG_ENABLE_SET3_ENABLE_SET_CMD_ENABLE_SET_6             0x00000040
#define       CHIPREG_ENABLE_SET3_ENABLE_SET_CMD_ENABLE_SET_7             0x00000080
#define       CHIPREG_ENABLE_SET3_ENABLE_SET_CMD_ENABLE_SET_8             0x00000100
#define       CHIPREG_ENABLE_SET3_ENABLE_SET_CMD_ENABLE_SET_9             0x00000200
#define       CHIPREG_ENABLE_SET3_ENABLE_SET_CMD_ENABLE_SET_10            0x00000400
#define       CHIPREG_ENABLE_SET3_ENABLE_SET_CMD_ENABLE_SET_11            0x00000800
#define       CHIPREG_ENABLE_SET3_ENABLE_SET_CMD_ENABLE_SET_12            0x00001000
#define       CHIPREG_ENABLE_SET3_ENABLE_SET_CMD_ENABLE_SET_13            0x00002000
#define       CHIPREG_ENABLE_SET3_ENABLE_SET_CMD_ENABLE_SET_14            0x00004000
#define       CHIPREG_ENABLE_SET3_ENABLE_SET_CMD_ENABLE_SET_15            0x00008000
#define       CHIPREG_ENABLE_SET3_ENABLE_SET_CMD_ENABLE_SET_16            0x00010000
#define       CHIPREG_ENABLE_SET3_ENABLE_SET_CMD_ENABLE_SET_17            0x00020000
#define       CHIPREG_ENABLE_SET3_ENABLE_SET_CMD_ENABLE_SET_18            0x00040000
#define       CHIPREG_ENABLE_SET3_ENABLE_SET_CMD_ENABLE_SET_19            0x00080000
#define       CHIPREG_ENABLE_SET3_ENABLE_SET_CMD_ENABLE_SET_20            0x00100000
#define       CHIPREG_ENABLE_SET3_ENABLE_SET_CMD_ENABLE_SET_21            0x00200000
#define       CHIPREG_ENABLE_SET3_ENABLE_SET_CMD_ENABLE_SET_22            0x00400000
#define       CHIPREG_ENABLE_SET3_ENABLE_SET_CMD_ENABLE_SET_23            0x00800000
#define       CHIPREG_ENABLE_SET3_ENABLE_SET_CMD_ENABLE_SET_24            0x01000000
#define       CHIPREG_ENABLE_SET3_ENABLE_SET_CMD_ENABLE_SET_25            0x02000000
#define       CHIPREG_ENABLE_SET3_ENABLE_SET_CMD_ENABLE_SET_26            0x04000000
#define       CHIPREG_ENABLE_SET3_ENABLE_SET_CMD_ENABLE_SET_27            0x08000000
#define       CHIPREG_ENABLE_SET3_ENABLE_SET_CMD_ENABLE_SET_28            0x10000000
#define       CHIPREG_ENABLE_SET3_ENABLE_SET_CMD_ENABLE_SET_29            0x20000000
#define       CHIPREG_ENABLE_SET3_ENABLE_SET_CMD_ENABLE_SET_30            0x40000000
#define       CHIPREG_ENABLE_SET3_ENABLE_SET_CMD_ENABLE_SET_31            0x80000000

#define CHIPREG_ENABLE_SET4_OFFSET                                        0x00000094
#define CHIPREG_ENABLE_SET4_TYPE                                          UInt32
#define CHIPREG_ENABLE_SET4_RESERVED_MASK                                 0x00000000
#define    CHIPREG_ENABLE_SET4_ENABLE_SET_SHIFT                           0
#define    CHIPREG_ENABLE_SET4_ENABLE_SET_MASK                            0xFFFFFFFF
#define       CHIPREG_ENABLE_SET4_ENABLE_SET_CMD_ENABLE_SET_0             0x00000001
#define       CHIPREG_ENABLE_SET4_ENABLE_SET_CMD_ENABLE_SET_1             0x00000002
#define       CHIPREG_ENABLE_SET4_ENABLE_SET_CMD_ENABLE_SET_2             0x00000004
#define       CHIPREG_ENABLE_SET4_ENABLE_SET_CMD_ENABLE_SET_3             0x00000008
#define       CHIPREG_ENABLE_SET4_ENABLE_SET_CMD_ENABLE_SET_4             0x00000010
#define       CHIPREG_ENABLE_SET4_ENABLE_SET_CMD_ENABLE_SET_5             0x00000020
#define       CHIPREG_ENABLE_SET4_ENABLE_SET_CMD_ENABLE_SET_6             0x00000040
#define       CHIPREG_ENABLE_SET4_ENABLE_SET_CMD_ENABLE_SET_7             0x00000080
#define       CHIPREG_ENABLE_SET4_ENABLE_SET_CMD_ENABLE_SET_8             0x00000100
#define       CHIPREG_ENABLE_SET4_ENABLE_SET_CMD_ENABLE_SET_9             0x00000200
#define       CHIPREG_ENABLE_SET4_ENABLE_SET_CMD_ENABLE_SET_10            0x00000400
#define       CHIPREG_ENABLE_SET4_ENABLE_SET_CMD_ENABLE_SET_11            0x00000800
#define       CHIPREG_ENABLE_SET4_ENABLE_SET_CMD_ENABLE_SET_12            0x00001000
#define       CHIPREG_ENABLE_SET4_ENABLE_SET_CMD_ENABLE_SET_13            0x00002000
#define       CHIPREG_ENABLE_SET4_ENABLE_SET_CMD_ENABLE_SET_14            0x00004000
#define       CHIPREG_ENABLE_SET4_ENABLE_SET_CMD_ENABLE_SET_15            0x00008000
#define       CHIPREG_ENABLE_SET4_ENABLE_SET_CMD_ENABLE_SET_16            0x00010000
#define       CHIPREG_ENABLE_SET4_ENABLE_SET_CMD_ENABLE_SET_17            0x00020000
#define       CHIPREG_ENABLE_SET4_ENABLE_SET_CMD_ENABLE_SET_18            0x00040000
#define       CHIPREG_ENABLE_SET4_ENABLE_SET_CMD_ENABLE_SET_19            0x00080000
#define       CHIPREG_ENABLE_SET4_ENABLE_SET_CMD_ENABLE_SET_20            0x00100000
#define       CHIPREG_ENABLE_SET4_ENABLE_SET_CMD_ENABLE_SET_21            0x00200000
#define       CHIPREG_ENABLE_SET4_ENABLE_SET_CMD_ENABLE_SET_22            0x00400000
#define       CHIPREG_ENABLE_SET4_ENABLE_SET_CMD_ENABLE_SET_23            0x00800000
#define       CHIPREG_ENABLE_SET4_ENABLE_SET_CMD_ENABLE_SET_24            0x01000000
#define       CHIPREG_ENABLE_SET4_ENABLE_SET_CMD_ENABLE_SET_25            0x02000000
#define       CHIPREG_ENABLE_SET4_ENABLE_SET_CMD_ENABLE_SET_26            0x04000000
#define       CHIPREG_ENABLE_SET4_ENABLE_SET_CMD_ENABLE_SET_27            0x08000000
#define       CHIPREG_ENABLE_SET4_ENABLE_SET_CMD_ENABLE_SET_28            0x10000000
#define       CHIPREG_ENABLE_SET4_ENABLE_SET_CMD_ENABLE_SET_29            0x20000000
#define       CHIPREG_ENABLE_SET4_ENABLE_SET_CMD_ENABLE_SET_30            0x40000000
#define       CHIPREG_ENABLE_SET4_ENABLE_SET_CMD_ENABLE_SET_31            0x80000000

#define CHIPREG_ENABLE_SET5_OFFSET                                        0x00000098
#define CHIPREG_ENABLE_SET5_TYPE                                          UInt32
#define CHIPREG_ENABLE_SET5_RESERVED_MASK                                 0x00000000
#define    CHIPREG_ENABLE_SET5_ENABLE_SET_SHIFT                           0
#define    CHIPREG_ENABLE_SET5_ENABLE_SET_MASK                            0xFFFFFFFF
#define       CHIPREG_ENABLE_SET5_ENABLE_SET_CMD_ENABLE_SET_0             0x00000001
#define       CHIPREG_ENABLE_SET5_ENABLE_SET_CMD_ENABLE_SET_1             0x00000002
#define       CHIPREG_ENABLE_SET5_ENABLE_SET_CMD_ENABLE_SET_2             0x00000004
#define       CHIPREG_ENABLE_SET5_ENABLE_SET_CMD_ENABLE_SET_3             0x00000008
#define       CHIPREG_ENABLE_SET5_ENABLE_SET_CMD_ENABLE_SET_4             0x00000010
#define       CHIPREG_ENABLE_SET5_ENABLE_SET_CMD_ENABLE_SET_5             0x00000020
#define       CHIPREG_ENABLE_SET5_ENABLE_SET_CMD_ENABLE_SET_6             0x00000040
#define       CHIPREG_ENABLE_SET5_ENABLE_SET_CMD_ENABLE_SET_7             0x00000080
#define       CHIPREG_ENABLE_SET5_ENABLE_SET_CMD_ENABLE_SET_8             0x00000100
#define       CHIPREG_ENABLE_SET5_ENABLE_SET_CMD_ENABLE_SET_9             0x00000200
#define       CHIPREG_ENABLE_SET5_ENABLE_SET_CMD_ENABLE_SET_10            0x00000400
#define       CHIPREG_ENABLE_SET5_ENABLE_SET_CMD_ENABLE_SET_11            0x00000800
#define       CHIPREG_ENABLE_SET5_ENABLE_SET_CMD_ENABLE_SET_12            0x00001000
#define       CHIPREG_ENABLE_SET5_ENABLE_SET_CMD_ENABLE_SET_13            0x00002000
#define       CHIPREG_ENABLE_SET5_ENABLE_SET_CMD_ENABLE_SET_14            0x00004000
#define       CHIPREG_ENABLE_SET5_ENABLE_SET_CMD_ENABLE_SET_15            0x00008000
#define       CHIPREG_ENABLE_SET5_ENABLE_SET_CMD_ENABLE_SET_16            0x00010000
#define       CHIPREG_ENABLE_SET5_ENABLE_SET_CMD_ENABLE_SET_17            0x00020000
#define       CHIPREG_ENABLE_SET5_ENABLE_SET_CMD_ENABLE_SET_18            0x00040000
#define       CHIPREG_ENABLE_SET5_ENABLE_SET_CMD_ENABLE_SET_19            0x00080000
#define       CHIPREG_ENABLE_SET5_ENABLE_SET_CMD_ENABLE_SET_20            0x00100000
#define       CHIPREG_ENABLE_SET5_ENABLE_SET_CMD_ENABLE_SET_21            0x00200000
#define       CHIPREG_ENABLE_SET5_ENABLE_SET_CMD_ENABLE_SET_22            0x00400000
#define       CHIPREG_ENABLE_SET5_ENABLE_SET_CMD_ENABLE_SET_23            0x00800000
#define       CHIPREG_ENABLE_SET5_ENABLE_SET_CMD_ENABLE_SET_24            0x01000000
#define       CHIPREG_ENABLE_SET5_ENABLE_SET_CMD_ENABLE_SET_25            0x02000000
#define       CHIPREG_ENABLE_SET5_ENABLE_SET_CMD_ENABLE_SET_26            0x04000000
#define       CHIPREG_ENABLE_SET5_ENABLE_SET_CMD_ENABLE_SET_27            0x08000000
#define       CHIPREG_ENABLE_SET5_ENABLE_SET_CMD_ENABLE_SET_28            0x10000000
#define       CHIPREG_ENABLE_SET5_ENABLE_SET_CMD_ENABLE_SET_29            0x20000000
#define       CHIPREG_ENABLE_SET5_ENABLE_SET_CMD_ENABLE_SET_30            0x40000000
#define       CHIPREG_ENABLE_SET5_ENABLE_SET_CMD_ENABLE_SET_31            0x80000000

#define CHIPREG_ENABLE_SET6_OFFSET                                        0x0000009C
#define CHIPREG_ENABLE_SET6_TYPE                                          UInt32
#define CHIPREG_ENABLE_SET6_RESERVED_MASK                                 0x00000000
#define    CHIPREG_ENABLE_SET6_ENABLE_SET_SHIFT                           0
#define    CHIPREG_ENABLE_SET6_ENABLE_SET_MASK                            0xFFFFFFFF
#define       CHIPREG_ENABLE_SET6_ENABLE_SET_CMD_ENABLE_SET_0             0x00000001
#define       CHIPREG_ENABLE_SET6_ENABLE_SET_CMD_ENABLE_SET_1             0x00000002
#define       CHIPREG_ENABLE_SET6_ENABLE_SET_CMD_ENABLE_SET_2             0x00000004
#define       CHIPREG_ENABLE_SET6_ENABLE_SET_CMD_ENABLE_SET_3             0x00000008
#define       CHIPREG_ENABLE_SET6_ENABLE_SET_CMD_ENABLE_SET_4             0x00000010
#define       CHIPREG_ENABLE_SET6_ENABLE_SET_CMD_ENABLE_SET_5             0x00000020
#define       CHIPREG_ENABLE_SET6_ENABLE_SET_CMD_ENABLE_SET_6             0x00000040
#define       CHIPREG_ENABLE_SET6_ENABLE_SET_CMD_ENABLE_SET_7             0x00000080
#define       CHIPREG_ENABLE_SET6_ENABLE_SET_CMD_ENABLE_SET_8             0x00000100
#define       CHIPREG_ENABLE_SET6_ENABLE_SET_CMD_ENABLE_SET_9             0x00000200
#define       CHIPREG_ENABLE_SET6_ENABLE_SET_CMD_ENABLE_SET_10            0x00000400
#define       CHIPREG_ENABLE_SET6_ENABLE_SET_CMD_ENABLE_SET_11            0x00000800
#define       CHIPREG_ENABLE_SET6_ENABLE_SET_CMD_ENABLE_SET_12            0x00001000
#define       CHIPREG_ENABLE_SET6_ENABLE_SET_CMD_ENABLE_SET_13            0x00002000
#define       CHIPREG_ENABLE_SET6_ENABLE_SET_CMD_ENABLE_SET_14            0x00004000
#define       CHIPREG_ENABLE_SET6_ENABLE_SET_CMD_ENABLE_SET_15            0x00008000
#define       CHIPREG_ENABLE_SET6_ENABLE_SET_CMD_ENABLE_SET_16            0x00010000
#define       CHIPREG_ENABLE_SET6_ENABLE_SET_CMD_ENABLE_SET_17            0x00020000
#define       CHIPREG_ENABLE_SET6_ENABLE_SET_CMD_ENABLE_SET_18            0x00040000
#define       CHIPREG_ENABLE_SET6_ENABLE_SET_CMD_ENABLE_SET_19            0x00080000
#define       CHIPREG_ENABLE_SET6_ENABLE_SET_CMD_ENABLE_SET_20            0x00100000
#define       CHIPREG_ENABLE_SET6_ENABLE_SET_CMD_ENABLE_SET_21            0x00200000
#define       CHIPREG_ENABLE_SET6_ENABLE_SET_CMD_ENABLE_SET_22            0x00400000
#define       CHIPREG_ENABLE_SET6_ENABLE_SET_CMD_ENABLE_SET_23            0x00800000
#define       CHIPREG_ENABLE_SET6_ENABLE_SET_CMD_ENABLE_SET_24            0x01000000
#define       CHIPREG_ENABLE_SET6_ENABLE_SET_CMD_ENABLE_SET_25            0x02000000
#define       CHIPREG_ENABLE_SET6_ENABLE_SET_CMD_ENABLE_SET_26            0x04000000
#define       CHIPREG_ENABLE_SET6_ENABLE_SET_CMD_ENABLE_SET_27            0x08000000
#define       CHIPREG_ENABLE_SET6_ENABLE_SET_CMD_ENABLE_SET_28            0x10000000
#define       CHIPREG_ENABLE_SET6_ENABLE_SET_CMD_ENABLE_SET_29            0x20000000
#define       CHIPREG_ENABLE_SET6_ENABLE_SET_CMD_ENABLE_SET_30            0x40000000
#define       CHIPREG_ENABLE_SET6_ENABLE_SET_CMD_ENABLE_SET_31            0x80000000

#define CHIPREG_ENABLE_CLR0_OFFSET                                        0x000000A0
#define CHIPREG_ENABLE_CLR0_TYPE                                          UInt32
#define CHIPREG_ENABLE_CLR0_RESERVED_MASK                                 0x00000000
#define    CHIPREG_ENABLE_CLR0_ENABLE_CLR_SHIFT                           0
#define    CHIPREG_ENABLE_CLR0_ENABLE_CLR_MASK                            0xFFFFFFFF
#define       CHIPREG_ENABLE_CLR0_ENABLE_CLR_CMD_ENABLE_CLEAR_0           0x00000001
#define       CHIPREG_ENABLE_CLR0_ENABLE_CLR_CMD_ENABLE_CLEAR_1           0x00000002
#define       CHIPREG_ENABLE_CLR0_ENABLE_CLR_CMD_ENABLE_CLEAR_2           0x00000004
#define       CHIPREG_ENABLE_CLR0_ENABLE_CLR_CMD_ENABLE_CLEAR_3           0x00000008
#define       CHIPREG_ENABLE_CLR0_ENABLE_CLR_CMD_ENABLE_CLEAR_4           0x00000010
#define       CHIPREG_ENABLE_CLR0_ENABLE_CLR_CMD_ENABLE_CLEAR_5           0x00000020
#define       CHIPREG_ENABLE_CLR0_ENABLE_CLR_CMD_ENABLE_CLEAR_6           0x00000040
#define       CHIPREG_ENABLE_CLR0_ENABLE_CLR_CMD_ENABLE_CLEAR_7           0x00000080
#define       CHIPREG_ENABLE_CLR0_ENABLE_CLR_CMD_ENABLE_CLEAR_8           0x00000100
#define       CHIPREG_ENABLE_CLR0_ENABLE_CLR_CMD_ENABLE_CLEAR_9           0x00000200
#define       CHIPREG_ENABLE_CLR0_ENABLE_CLR_CMD_ENABLE_CLEAR_10          0x00000400
#define       CHIPREG_ENABLE_CLR0_ENABLE_CLR_CMD_ENABLE_CLEAR_11          0x00000800
#define       CHIPREG_ENABLE_CLR0_ENABLE_CLR_CMD_ENABLE_CLEAR_12          0x00001000
#define       CHIPREG_ENABLE_CLR0_ENABLE_CLR_CMD_ENABLE_CLEAR_13          0x00002000
#define       CHIPREG_ENABLE_CLR0_ENABLE_CLR_CMD_ENABLE_CLEAR_14          0x00004000
#define       CHIPREG_ENABLE_CLR0_ENABLE_CLR_CMD_ENABLE_CLEAR_15          0x00008000
#define       CHIPREG_ENABLE_CLR0_ENABLE_CLR_CMD_ENABLE_CLEAR_16          0x00010000
#define       CHIPREG_ENABLE_CLR0_ENABLE_CLR_CMD_ENABLE_CLEAR_17          0x00020000
#define       CHIPREG_ENABLE_CLR0_ENABLE_CLR_CMD_ENABLE_CLEAR_18          0x00040000
#define       CHIPREG_ENABLE_CLR0_ENABLE_CLR_CMD_ENABLE_CLEAR_19          0x00080000
#define       CHIPREG_ENABLE_CLR0_ENABLE_CLR_CMD_ENABLE_CLEAR_20          0x00100000
#define       CHIPREG_ENABLE_CLR0_ENABLE_CLR_CMD_ENABLE_CLEAR_21          0x00200000
#define       CHIPREG_ENABLE_CLR0_ENABLE_CLR_CMD_ENABLE_CLEAR_22          0x00400000
#define       CHIPREG_ENABLE_CLR0_ENABLE_CLR_CMD_ENABLE_CLEAR_23          0x00800000
#define       CHIPREG_ENABLE_CLR0_ENABLE_CLR_CMD_ENABLE_CLEAR_24          0x01000000
#define       CHIPREG_ENABLE_CLR0_ENABLE_CLR_CMD_ENABLE_CLEAR_25          0x02000000
#define       CHIPREG_ENABLE_CLR0_ENABLE_CLR_CMD_ENABLE_CLEAR_26          0x04000000
#define       CHIPREG_ENABLE_CLR0_ENABLE_CLR_CMD_ENABLE_CLEAR_27          0x08000000
#define       CHIPREG_ENABLE_CLR0_ENABLE_CLR_CMD_ENABLE_CLEAR_28          0x10000000
#define       CHIPREG_ENABLE_CLR0_ENABLE_CLR_CMD_ENABLE_CLEAR_29          0x20000000
#define       CHIPREG_ENABLE_CLR0_ENABLE_CLR_CMD_ENABLE_CLEAR_30          0x40000000
#define       CHIPREG_ENABLE_CLR0_ENABLE_CLR_CMD_ENABLE_CLEAR_31          0x80000000

#define CHIPREG_ENABLE_CLR1_OFFSET                                        0x000000A4
#define CHIPREG_ENABLE_CLR1_TYPE                                          UInt32
#define CHIPREG_ENABLE_CLR1_RESERVED_MASK                                 0x00000000
#define    CHIPREG_ENABLE_CLR1_ENABLE_CLR_SHIFT                           0
#define    CHIPREG_ENABLE_CLR1_ENABLE_CLR_MASK                            0xFFFFFFFF
#define       CHIPREG_ENABLE_CLR1_ENABLE_CLR_CMD_ENABLE_CLEAR_0           0x00000001
#define       CHIPREG_ENABLE_CLR1_ENABLE_CLR_CMD_ENABLE_CLEAR_1           0x00000002
#define       CHIPREG_ENABLE_CLR1_ENABLE_CLR_CMD_ENABLE_CLEAR_2           0x00000004
#define       CHIPREG_ENABLE_CLR1_ENABLE_CLR_CMD_ENABLE_CLEAR_3           0x00000008
#define       CHIPREG_ENABLE_CLR1_ENABLE_CLR_CMD_ENABLE_CLEAR_4           0x00000010
#define       CHIPREG_ENABLE_CLR1_ENABLE_CLR_CMD_ENABLE_CLEAR_5           0x00000020
#define       CHIPREG_ENABLE_CLR1_ENABLE_CLR_CMD_ENABLE_CLEAR_6           0x00000040
#define       CHIPREG_ENABLE_CLR1_ENABLE_CLR_CMD_ENABLE_CLEAR_7           0x00000080
#define       CHIPREG_ENABLE_CLR1_ENABLE_CLR_CMD_ENABLE_CLEAR_8           0x00000100
#define       CHIPREG_ENABLE_CLR1_ENABLE_CLR_CMD_ENABLE_CLEAR_9           0x00000200
#define       CHIPREG_ENABLE_CLR1_ENABLE_CLR_CMD_ENABLE_CLEAR_10          0x00000400
#define       CHIPREG_ENABLE_CLR1_ENABLE_CLR_CMD_ENABLE_CLEAR_11          0x00000800
#define       CHIPREG_ENABLE_CLR1_ENABLE_CLR_CMD_ENABLE_CLEAR_12          0x00001000
#define       CHIPREG_ENABLE_CLR1_ENABLE_CLR_CMD_ENABLE_CLEAR_13          0x00002000
#define       CHIPREG_ENABLE_CLR1_ENABLE_CLR_CMD_ENABLE_CLEAR_14          0x00004000
#define       CHIPREG_ENABLE_CLR1_ENABLE_CLR_CMD_ENABLE_CLEAR_15          0x00008000
#define       CHIPREG_ENABLE_CLR1_ENABLE_CLR_CMD_ENABLE_CLEAR_16          0x00010000
#define       CHIPREG_ENABLE_CLR1_ENABLE_CLR_CMD_ENABLE_CLEAR_17          0x00020000
#define       CHIPREG_ENABLE_CLR1_ENABLE_CLR_CMD_ENABLE_CLEAR_18          0x00040000
#define       CHIPREG_ENABLE_CLR1_ENABLE_CLR_CMD_ENABLE_CLEAR_19          0x00080000
#define       CHIPREG_ENABLE_CLR1_ENABLE_CLR_CMD_ENABLE_CLEAR_20          0x00100000
#define       CHIPREG_ENABLE_CLR1_ENABLE_CLR_CMD_ENABLE_CLEAR_21          0x00200000
#define       CHIPREG_ENABLE_CLR1_ENABLE_CLR_CMD_ENABLE_CLEAR_22          0x00400000
#define       CHIPREG_ENABLE_CLR1_ENABLE_CLR_CMD_ENABLE_CLEAR_23          0x00800000
#define       CHIPREG_ENABLE_CLR1_ENABLE_CLR_CMD_ENABLE_CLEAR_24          0x01000000
#define       CHIPREG_ENABLE_CLR1_ENABLE_CLR_CMD_ENABLE_CLEAR_25          0x02000000
#define       CHIPREG_ENABLE_CLR1_ENABLE_CLR_CMD_ENABLE_CLEAR_26          0x04000000
#define       CHIPREG_ENABLE_CLR1_ENABLE_CLR_CMD_ENABLE_CLEAR_27          0x08000000
#define       CHIPREG_ENABLE_CLR1_ENABLE_CLR_CMD_ENABLE_CLEAR_28          0x10000000
#define       CHIPREG_ENABLE_CLR1_ENABLE_CLR_CMD_ENABLE_CLEAR_29          0x20000000
#define       CHIPREG_ENABLE_CLR1_ENABLE_CLR_CMD_ENABLE_CLEAR_30          0x40000000
#define       CHIPREG_ENABLE_CLR1_ENABLE_CLR_CMD_ENABLE_CLEAR_31          0x80000000

#define CHIPREG_ENABLE_CLR2_OFFSET                                        0x000000A8
#define CHIPREG_ENABLE_CLR2_TYPE                                          UInt32
#define CHIPREG_ENABLE_CLR2_RESERVED_MASK                                 0x00000000
#define    CHIPREG_ENABLE_CLR2_ENABLE_CLR_SHIFT                           0
#define    CHIPREG_ENABLE_CLR2_ENABLE_CLR_MASK                            0xFFFFFFFF
#define       CHIPREG_ENABLE_CLR2_ENABLE_CLR_CMD_ENABLE_CLEAR_0           0x00000001
#define       CHIPREG_ENABLE_CLR2_ENABLE_CLR_CMD_ENABLE_CLEAR_1           0x00000002
#define       CHIPREG_ENABLE_CLR2_ENABLE_CLR_CMD_ENABLE_CLEAR_2           0x00000004
#define       CHIPREG_ENABLE_CLR2_ENABLE_CLR_CMD_ENABLE_CLEAR_3           0x00000008
#define       CHIPREG_ENABLE_CLR2_ENABLE_CLR_CMD_ENABLE_CLEAR_4           0x00000010
#define       CHIPREG_ENABLE_CLR2_ENABLE_CLR_CMD_ENABLE_CLEAR_5           0x00000020
#define       CHIPREG_ENABLE_CLR2_ENABLE_CLR_CMD_ENABLE_CLEAR_6           0x00000040
#define       CHIPREG_ENABLE_CLR2_ENABLE_CLR_CMD_ENABLE_CLEAR_7           0x00000080
#define       CHIPREG_ENABLE_CLR2_ENABLE_CLR_CMD_ENABLE_CLEAR_8           0x00000100
#define       CHIPREG_ENABLE_CLR2_ENABLE_CLR_CMD_ENABLE_CLEAR_9           0x00000200
#define       CHIPREG_ENABLE_CLR2_ENABLE_CLR_CMD_ENABLE_CLEAR_10          0x00000400
#define       CHIPREG_ENABLE_CLR2_ENABLE_CLR_CMD_ENABLE_CLEAR_11          0x00000800
#define       CHIPREG_ENABLE_CLR2_ENABLE_CLR_CMD_ENABLE_CLEAR_12          0x00001000
#define       CHIPREG_ENABLE_CLR2_ENABLE_CLR_CMD_ENABLE_CLEAR_13          0x00002000
#define       CHIPREG_ENABLE_CLR2_ENABLE_CLR_CMD_ENABLE_CLEAR_14          0x00004000
#define       CHIPREG_ENABLE_CLR2_ENABLE_CLR_CMD_ENABLE_CLEAR_15          0x00008000
#define       CHIPREG_ENABLE_CLR2_ENABLE_CLR_CMD_ENABLE_CLEAR_16          0x00010000
#define       CHIPREG_ENABLE_CLR2_ENABLE_CLR_CMD_ENABLE_CLEAR_17          0x00020000
#define       CHIPREG_ENABLE_CLR2_ENABLE_CLR_CMD_ENABLE_CLEAR_18          0x00040000
#define       CHIPREG_ENABLE_CLR2_ENABLE_CLR_CMD_ENABLE_CLEAR_19          0x00080000
#define       CHIPREG_ENABLE_CLR2_ENABLE_CLR_CMD_ENABLE_CLEAR_20          0x00100000
#define       CHIPREG_ENABLE_CLR2_ENABLE_CLR_CMD_ENABLE_CLEAR_21          0x00200000
#define       CHIPREG_ENABLE_CLR2_ENABLE_CLR_CMD_ENABLE_CLEAR_22          0x00400000
#define       CHIPREG_ENABLE_CLR2_ENABLE_CLR_CMD_ENABLE_CLEAR_23          0x00800000
#define       CHIPREG_ENABLE_CLR2_ENABLE_CLR_CMD_ENABLE_CLEAR_24          0x01000000
#define       CHIPREG_ENABLE_CLR2_ENABLE_CLR_CMD_ENABLE_CLEAR_25          0x02000000
#define       CHIPREG_ENABLE_CLR2_ENABLE_CLR_CMD_ENABLE_CLEAR_26          0x04000000
#define       CHIPREG_ENABLE_CLR2_ENABLE_CLR_CMD_ENABLE_CLEAR_27          0x08000000
#define       CHIPREG_ENABLE_CLR2_ENABLE_CLR_CMD_ENABLE_CLEAR_28          0x10000000
#define       CHIPREG_ENABLE_CLR2_ENABLE_CLR_CMD_ENABLE_CLEAR_29          0x20000000
#define       CHIPREG_ENABLE_CLR2_ENABLE_CLR_CMD_ENABLE_CLEAR_30          0x40000000
#define       CHIPREG_ENABLE_CLR2_ENABLE_CLR_CMD_ENABLE_CLEAR_31          0x80000000

#define CHIPREG_ENABLE_CLR3_OFFSET                                        0x000000AC
#define CHIPREG_ENABLE_CLR3_TYPE                                          UInt32
#define CHIPREG_ENABLE_CLR3_RESERVED_MASK                                 0x00000000
#define    CHIPREG_ENABLE_CLR3_ENABLE_CLR_SHIFT                           0
#define    CHIPREG_ENABLE_CLR3_ENABLE_CLR_MASK                            0xFFFFFFFF
#define       CHIPREG_ENABLE_CLR3_ENABLE_CLR_CMD_ENABLE_CLEAR_0           0x00000001
#define       CHIPREG_ENABLE_CLR3_ENABLE_CLR_CMD_ENABLE_CLEAR_1           0x00000002
#define       CHIPREG_ENABLE_CLR3_ENABLE_CLR_CMD_ENABLE_CLEAR_2           0x00000004
#define       CHIPREG_ENABLE_CLR3_ENABLE_CLR_CMD_ENABLE_CLEAR_3           0x00000008
#define       CHIPREG_ENABLE_CLR3_ENABLE_CLR_CMD_ENABLE_CLEAR_4           0x00000010
#define       CHIPREG_ENABLE_CLR3_ENABLE_CLR_CMD_ENABLE_CLEAR_5           0x00000020
#define       CHIPREG_ENABLE_CLR3_ENABLE_CLR_CMD_ENABLE_CLEAR_6           0x00000040
#define       CHIPREG_ENABLE_CLR3_ENABLE_CLR_CMD_ENABLE_CLEAR_7           0x00000080
#define       CHIPREG_ENABLE_CLR3_ENABLE_CLR_CMD_ENABLE_CLEAR_8           0x00000100
#define       CHIPREG_ENABLE_CLR3_ENABLE_CLR_CMD_ENABLE_CLEAR_9           0x00000200
#define       CHIPREG_ENABLE_CLR3_ENABLE_CLR_CMD_ENABLE_CLEAR_10          0x00000400
#define       CHIPREG_ENABLE_CLR3_ENABLE_CLR_CMD_ENABLE_CLEAR_11          0x00000800
#define       CHIPREG_ENABLE_CLR3_ENABLE_CLR_CMD_ENABLE_CLEAR_12          0x00001000
#define       CHIPREG_ENABLE_CLR3_ENABLE_CLR_CMD_ENABLE_CLEAR_13          0x00002000
#define       CHIPREG_ENABLE_CLR3_ENABLE_CLR_CMD_ENABLE_CLEAR_14          0x00004000
#define       CHIPREG_ENABLE_CLR3_ENABLE_CLR_CMD_ENABLE_CLEAR_15          0x00008000
#define       CHIPREG_ENABLE_CLR3_ENABLE_CLR_CMD_ENABLE_CLEAR_16          0x00010000
#define       CHIPREG_ENABLE_CLR3_ENABLE_CLR_CMD_ENABLE_CLEAR_17          0x00020000
#define       CHIPREG_ENABLE_CLR3_ENABLE_CLR_CMD_ENABLE_CLEAR_18          0x00040000
#define       CHIPREG_ENABLE_CLR3_ENABLE_CLR_CMD_ENABLE_CLEAR_19          0x00080000
#define       CHIPREG_ENABLE_CLR3_ENABLE_CLR_CMD_ENABLE_CLEAR_20          0x00100000
#define       CHIPREG_ENABLE_CLR3_ENABLE_CLR_CMD_ENABLE_CLEAR_21          0x00200000
#define       CHIPREG_ENABLE_CLR3_ENABLE_CLR_CMD_ENABLE_CLEAR_22          0x00400000
#define       CHIPREG_ENABLE_CLR3_ENABLE_CLR_CMD_ENABLE_CLEAR_23          0x00800000
#define       CHIPREG_ENABLE_CLR3_ENABLE_CLR_CMD_ENABLE_CLEAR_24          0x01000000
#define       CHIPREG_ENABLE_CLR3_ENABLE_CLR_CMD_ENABLE_CLEAR_25          0x02000000
#define       CHIPREG_ENABLE_CLR3_ENABLE_CLR_CMD_ENABLE_CLEAR_26          0x04000000
#define       CHIPREG_ENABLE_CLR3_ENABLE_CLR_CMD_ENABLE_CLEAR_27          0x08000000
#define       CHIPREG_ENABLE_CLR3_ENABLE_CLR_CMD_ENABLE_CLEAR_28          0x10000000
#define       CHIPREG_ENABLE_CLR3_ENABLE_CLR_CMD_ENABLE_CLEAR_29          0x20000000
#define       CHIPREG_ENABLE_CLR3_ENABLE_CLR_CMD_ENABLE_CLEAR_30          0x40000000
#define       CHIPREG_ENABLE_CLR3_ENABLE_CLR_CMD_ENABLE_CLEAR_31          0x80000000

#define CHIPREG_ENABLE_CLR4_OFFSET                                        0x000000B0
#define CHIPREG_ENABLE_CLR4_TYPE                                          UInt32
#define CHIPREG_ENABLE_CLR4_RESERVED_MASK                                 0x00000000
#define    CHIPREG_ENABLE_CLR4_ENABLE_CLR_SHIFT                           0
#define    CHIPREG_ENABLE_CLR4_ENABLE_CLR_MASK                            0xFFFFFFFF
#define       CHIPREG_ENABLE_CLR4_ENABLE_CLR_CMD_ENABLE_CLEAR_0           0x00000001
#define       CHIPREG_ENABLE_CLR4_ENABLE_CLR_CMD_ENABLE_CLEAR_1           0x00000002
#define       CHIPREG_ENABLE_CLR4_ENABLE_CLR_CMD_ENABLE_CLEAR_2           0x00000004
#define       CHIPREG_ENABLE_CLR4_ENABLE_CLR_CMD_ENABLE_CLEAR_3           0x00000008
#define       CHIPREG_ENABLE_CLR4_ENABLE_CLR_CMD_ENABLE_CLEAR_4           0x00000010
#define       CHIPREG_ENABLE_CLR4_ENABLE_CLR_CMD_ENABLE_CLEAR_5           0x00000020
#define       CHIPREG_ENABLE_CLR4_ENABLE_CLR_CMD_ENABLE_CLEAR_6           0x00000040
#define       CHIPREG_ENABLE_CLR4_ENABLE_CLR_CMD_ENABLE_CLEAR_7           0x00000080
#define       CHIPREG_ENABLE_CLR4_ENABLE_CLR_CMD_ENABLE_CLEAR_8           0x00000100
#define       CHIPREG_ENABLE_CLR4_ENABLE_CLR_CMD_ENABLE_CLEAR_9           0x00000200
#define       CHIPREG_ENABLE_CLR4_ENABLE_CLR_CMD_ENABLE_CLEAR_10          0x00000400
#define       CHIPREG_ENABLE_CLR4_ENABLE_CLR_CMD_ENABLE_CLEAR_11          0x00000800
#define       CHIPREG_ENABLE_CLR4_ENABLE_CLR_CMD_ENABLE_CLEAR_12          0x00001000
#define       CHIPREG_ENABLE_CLR4_ENABLE_CLR_CMD_ENABLE_CLEAR_13          0x00002000
#define       CHIPREG_ENABLE_CLR4_ENABLE_CLR_CMD_ENABLE_CLEAR_14          0x00004000
#define       CHIPREG_ENABLE_CLR4_ENABLE_CLR_CMD_ENABLE_CLEAR_15          0x00008000
#define       CHIPREG_ENABLE_CLR4_ENABLE_CLR_CMD_ENABLE_CLEAR_16          0x00010000
#define       CHIPREG_ENABLE_CLR4_ENABLE_CLR_CMD_ENABLE_CLEAR_17          0x00020000
#define       CHIPREG_ENABLE_CLR4_ENABLE_CLR_CMD_ENABLE_CLEAR_18          0x00040000
#define       CHIPREG_ENABLE_CLR4_ENABLE_CLR_CMD_ENABLE_CLEAR_19          0x00080000
#define       CHIPREG_ENABLE_CLR4_ENABLE_CLR_CMD_ENABLE_CLEAR_20          0x00100000
#define       CHIPREG_ENABLE_CLR4_ENABLE_CLR_CMD_ENABLE_CLEAR_21          0x00200000
#define       CHIPREG_ENABLE_CLR4_ENABLE_CLR_CMD_ENABLE_CLEAR_22          0x00400000
#define       CHIPREG_ENABLE_CLR4_ENABLE_CLR_CMD_ENABLE_CLEAR_23          0x00800000
#define       CHIPREG_ENABLE_CLR4_ENABLE_CLR_CMD_ENABLE_CLEAR_24          0x01000000
#define       CHIPREG_ENABLE_CLR4_ENABLE_CLR_CMD_ENABLE_CLEAR_25          0x02000000
#define       CHIPREG_ENABLE_CLR4_ENABLE_CLR_CMD_ENABLE_CLEAR_26          0x04000000
#define       CHIPREG_ENABLE_CLR4_ENABLE_CLR_CMD_ENABLE_CLEAR_27          0x08000000
#define       CHIPREG_ENABLE_CLR4_ENABLE_CLR_CMD_ENABLE_CLEAR_28          0x10000000
#define       CHIPREG_ENABLE_CLR4_ENABLE_CLR_CMD_ENABLE_CLEAR_29          0x20000000
#define       CHIPREG_ENABLE_CLR4_ENABLE_CLR_CMD_ENABLE_CLEAR_30          0x40000000
#define       CHIPREG_ENABLE_CLR4_ENABLE_CLR_CMD_ENABLE_CLEAR_31          0x80000000

#define CHIPREG_ENABLE_CLR5_OFFSET                                        0x000000B4
#define CHIPREG_ENABLE_CLR5_TYPE                                          UInt32
#define CHIPREG_ENABLE_CLR5_RESERVED_MASK                                 0x00000000
#define    CHIPREG_ENABLE_CLR5_ENABLE_CLR_SHIFT                           0
#define    CHIPREG_ENABLE_CLR5_ENABLE_CLR_MASK                            0xFFFFFFFF
#define       CHIPREG_ENABLE_CLR5_ENABLE_CLR_CMD_ENABLE_CLEAR_0           0x00000001
#define       CHIPREG_ENABLE_CLR5_ENABLE_CLR_CMD_ENABLE_CLEAR_1           0x00000002
#define       CHIPREG_ENABLE_CLR5_ENABLE_CLR_CMD_ENABLE_CLEAR_2           0x00000004
#define       CHIPREG_ENABLE_CLR5_ENABLE_CLR_CMD_ENABLE_CLEAR_3           0x00000008
#define       CHIPREG_ENABLE_CLR5_ENABLE_CLR_CMD_ENABLE_CLEAR_4           0x00000010
#define       CHIPREG_ENABLE_CLR5_ENABLE_CLR_CMD_ENABLE_CLEAR_5           0x00000020
#define       CHIPREG_ENABLE_CLR5_ENABLE_CLR_CMD_ENABLE_CLEAR_6           0x00000040
#define       CHIPREG_ENABLE_CLR5_ENABLE_CLR_CMD_ENABLE_CLEAR_7           0x00000080
#define       CHIPREG_ENABLE_CLR5_ENABLE_CLR_CMD_ENABLE_CLEAR_8           0x00000100
#define       CHIPREG_ENABLE_CLR5_ENABLE_CLR_CMD_ENABLE_CLEAR_9           0x00000200
#define       CHIPREG_ENABLE_CLR5_ENABLE_CLR_CMD_ENABLE_CLEAR_10          0x00000400
#define       CHIPREG_ENABLE_CLR5_ENABLE_CLR_CMD_ENABLE_CLEAR_11          0x00000800
#define       CHIPREG_ENABLE_CLR5_ENABLE_CLR_CMD_ENABLE_CLEAR_12          0x00001000
#define       CHIPREG_ENABLE_CLR5_ENABLE_CLR_CMD_ENABLE_CLEAR_13          0x00002000
#define       CHIPREG_ENABLE_CLR5_ENABLE_CLR_CMD_ENABLE_CLEAR_14          0x00004000
#define       CHIPREG_ENABLE_CLR5_ENABLE_CLR_CMD_ENABLE_CLEAR_15          0x00008000
#define       CHIPREG_ENABLE_CLR5_ENABLE_CLR_CMD_ENABLE_CLEAR_16          0x00010000
#define       CHIPREG_ENABLE_CLR5_ENABLE_CLR_CMD_ENABLE_CLEAR_17          0x00020000
#define       CHIPREG_ENABLE_CLR5_ENABLE_CLR_CMD_ENABLE_CLEAR_18          0x00040000
#define       CHIPREG_ENABLE_CLR5_ENABLE_CLR_CMD_ENABLE_CLEAR_19          0x00080000
#define       CHIPREG_ENABLE_CLR5_ENABLE_CLR_CMD_ENABLE_CLEAR_20          0x00100000
#define       CHIPREG_ENABLE_CLR5_ENABLE_CLR_CMD_ENABLE_CLEAR_21          0x00200000
#define       CHIPREG_ENABLE_CLR5_ENABLE_CLR_CMD_ENABLE_CLEAR_22          0x00400000
#define       CHIPREG_ENABLE_CLR5_ENABLE_CLR_CMD_ENABLE_CLEAR_23          0x00800000
#define       CHIPREG_ENABLE_CLR5_ENABLE_CLR_CMD_ENABLE_CLEAR_24          0x01000000
#define       CHIPREG_ENABLE_CLR5_ENABLE_CLR_CMD_ENABLE_CLEAR_25          0x02000000
#define       CHIPREG_ENABLE_CLR5_ENABLE_CLR_CMD_ENABLE_CLEAR_26          0x04000000
#define       CHIPREG_ENABLE_CLR5_ENABLE_CLR_CMD_ENABLE_CLEAR_27          0x08000000
#define       CHIPREG_ENABLE_CLR5_ENABLE_CLR_CMD_ENABLE_CLEAR_28          0x10000000
#define       CHIPREG_ENABLE_CLR5_ENABLE_CLR_CMD_ENABLE_CLEAR_29          0x20000000
#define       CHIPREG_ENABLE_CLR5_ENABLE_CLR_CMD_ENABLE_CLEAR_30          0x40000000
#define       CHIPREG_ENABLE_CLR5_ENABLE_CLR_CMD_ENABLE_CLEAR_31          0x80000000

#define CHIPREG_ENABLE_CLR6_OFFSET                                        0x000000B8
#define CHIPREG_ENABLE_CLR6_TYPE                                          UInt32
#define CHIPREG_ENABLE_CLR6_RESERVED_MASK                                 0x00000000
#define    CHIPREG_ENABLE_CLR6_ENABLE_CLR_SHIFT                           0
#define    CHIPREG_ENABLE_CLR6_ENABLE_CLR_MASK                            0xFFFFFFFF
#define       CHIPREG_ENABLE_CLR6_ENABLE_CLR_CMD_ENABLE_CLEAR_0           0x00000001
#define       CHIPREG_ENABLE_CLR6_ENABLE_CLR_CMD_ENABLE_CLEAR_1           0x00000002
#define       CHIPREG_ENABLE_CLR6_ENABLE_CLR_CMD_ENABLE_CLEAR_2           0x00000004
#define       CHIPREG_ENABLE_CLR6_ENABLE_CLR_CMD_ENABLE_CLEAR_3           0x00000008
#define       CHIPREG_ENABLE_CLR6_ENABLE_CLR_CMD_ENABLE_CLEAR_4           0x00000010
#define       CHIPREG_ENABLE_CLR6_ENABLE_CLR_CMD_ENABLE_CLEAR_5           0x00000020
#define       CHIPREG_ENABLE_CLR6_ENABLE_CLR_CMD_ENABLE_CLEAR_6           0x00000040
#define       CHIPREG_ENABLE_CLR6_ENABLE_CLR_CMD_ENABLE_CLEAR_7           0x00000080
#define       CHIPREG_ENABLE_CLR6_ENABLE_CLR_CMD_ENABLE_CLEAR_8           0x00000100
#define       CHIPREG_ENABLE_CLR6_ENABLE_CLR_CMD_ENABLE_CLEAR_9           0x00000200
#define       CHIPREG_ENABLE_CLR6_ENABLE_CLR_CMD_ENABLE_CLEAR_10          0x00000400
#define       CHIPREG_ENABLE_CLR6_ENABLE_CLR_CMD_ENABLE_CLEAR_11          0x00000800
#define       CHIPREG_ENABLE_CLR6_ENABLE_CLR_CMD_ENABLE_CLEAR_12          0x00001000
#define       CHIPREG_ENABLE_CLR6_ENABLE_CLR_CMD_ENABLE_CLEAR_13          0x00002000
#define       CHIPREG_ENABLE_CLR6_ENABLE_CLR_CMD_ENABLE_CLEAR_14          0x00004000
#define       CHIPREG_ENABLE_CLR6_ENABLE_CLR_CMD_ENABLE_CLEAR_15          0x00008000
#define       CHIPREG_ENABLE_CLR6_ENABLE_CLR_CMD_ENABLE_CLEAR_16          0x00010000
#define       CHIPREG_ENABLE_CLR6_ENABLE_CLR_CMD_ENABLE_CLEAR_17          0x00020000
#define       CHIPREG_ENABLE_CLR6_ENABLE_CLR_CMD_ENABLE_CLEAR_18          0x00040000
#define       CHIPREG_ENABLE_CLR6_ENABLE_CLR_CMD_ENABLE_CLEAR_19          0x00080000
#define       CHIPREG_ENABLE_CLR6_ENABLE_CLR_CMD_ENABLE_CLEAR_20          0x00100000
#define       CHIPREG_ENABLE_CLR6_ENABLE_CLR_CMD_ENABLE_CLEAR_21          0x00200000
#define       CHIPREG_ENABLE_CLR6_ENABLE_CLR_CMD_ENABLE_CLEAR_22          0x00400000
#define       CHIPREG_ENABLE_CLR6_ENABLE_CLR_CMD_ENABLE_CLEAR_23          0x00800000
#define       CHIPREG_ENABLE_CLR6_ENABLE_CLR_CMD_ENABLE_CLEAR_24          0x01000000
#define       CHIPREG_ENABLE_CLR6_ENABLE_CLR_CMD_ENABLE_CLEAR_25          0x02000000
#define       CHIPREG_ENABLE_CLR6_ENABLE_CLR_CMD_ENABLE_CLEAR_26          0x04000000
#define       CHIPREG_ENABLE_CLR6_ENABLE_CLR_CMD_ENABLE_CLEAR_27          0x08000000
#define       CHIPREG_ENABLE_CLR6_ENABLE_CLR_CMD_ENABLE_CLEAR_28          0x10000000
#define       CHIPREG_ENABLE_CLR6_ENABLE_CLR_CMD_ENABLE_CLEAR_29          0x20000000
#define       CHIPREG_ENABLE_CLR6_ENABLE_CLR_CMD_ENABLE_CLEAR_30          0x40000000
#define       CHIPREG_ENABLE_CLR6_ENABLE_CLR_CMD_ENABLE_CLEAR_31          0x80000000

#define CHIPREG_WCDMA_RFLOOPBACKSEL_OFFSET                                0x000000BC
#define CHIPREG_WCDMA_RFLOOPBACKSEL_TYPE                                  UInt32
#define CHIPREG_WCDMA_RFLOOPBACKSEL_RESERVED_MASK                         0xFFFFFFFC
#define    CHIPREG_WCDMA_RFLOOPBACKSEL_WCDMA_RFLOOPBACKSEL_SHIFT          0
#define    CHIPREG_WCDMA_RFLOOPBACKSEL_WCDMA_RFLOOPBACKSEL_MASK           0x00000003

#define CHIPREG_WGM_WAKEMODEMIRQ_OFFSET                                   0x000000C0
#define CHIPREG_WGM_WAKEMODEMIRQ_TYPE                                     UInt32
#define CHIPREG_WGM_WAKEMODEMIRQ_RESERVED_MASK                            0xFFFFFFFE
#define    CHIPREG_WGM_WAKEMODEMIRQ_WGM_WAKEMODEMIRQ_SHIFT                0
#define    CHIPREG_WGM_WAKEMODEMIRQ_WGM_WAKEMODEMIRQ_MASK                 0x00000001

#define CHIPREG_WGM_HOSTACCESS_REQ_ACK_OFFSET                             0x000000C4
#define CHIPREG_WGM_HOSTACCESS_REQ_ACK_TYPE                               UInt32
#define CHIPREG_WGM_HOSTACCESS_REQ_ACK_RESERVED_MASK                      0xFFFFFFFC
#define    CHIPREG_WGM_HOSTACCESS_REQ_ACK_WGM_HOSTACCESS_ACK_SHIFT        1
#define    CHIPREG_WGM_HOSTACCESS_REQ_ACK_WGM_HOSTACCESS_ACK_MASK         0x00000002
#define    CHIPREG_WGM_HOSTACCESS_REQ_ACK_WGM_HOSTACCESS_REQ_SHIFT        0
#define    CHIPREG_WGM_HOSTACCESS_REQ_ACK_WGM_HOSTACCESS_REQ_MASK         0x00000001

#define CHIPREG_WGM_CORERESETAXOUT_OFFSET                                 0x000000C8
#define CHIPREG_WGM_CORERESETAXOUT_TYPE                                   UInt32
#define CHIPREG_WGM_CORERESETAXOUT_RESERVED_MASK                          0xFFFFFFFE
#define    CHIPREG_WGM_CORERESETAXOUT_WGM_CORERESETAXOUT_SHIFT            0
#define    CHIPREG_WGM_CORERESETAXOUT_WGM_CORERESETAXOUT_MASK             0x00000001

#define CHIPREG_AUXDACCTRL_OFFSET                                         0x000000CC
#define CHIPREG_AUXDACCTRL_TYPE                                           UInt32
#define CHIPREG_AUXDACCTRL_RESERVED_MASK                                  0xFFFE0000
#define    CHIPREG_AUXDACCTRL_PWDAUXDAC_SHIFT                             16
#define    CHIPREG_AUXDACCTRL_PWDAUXDAC_MASK                              0x00010000
#define    CHIPREG_AUXDACCTRL_AUXDACCTRL_SHIFT                            0
#define    CHIPREG_AUXDACCTRL_AUXDACCTRL_MASK                             0x0000FFFF

#define CHIPREG_KONA_OPEN_HUB_DEV_STAT_OFFSET                             0x000000D0
#define CHIPREG_KONA_OPEN_HUB_DEV_STAT_TYPE                               UInt32
#define CHIPREG_KONA_OPEN_HUB_DEV_STAT_RESERVED_MASK                      0xFFFFFEF8
#define    CHIPREG_KONA_OPEN_HUB_DEV_STAT_EMU_MODE_SHIFT                  8
#define    CHIPREG_KONA_OPEN_HUB_DEV_STAT_EMU_MODE_MASK                   0x00000100
#define    CHIPREG_KONA_OPEN_HUB_DEV_STAT_OTP_HSM_HW_DIS_SHIFT            2
#define    CHIPREG_KONA_OPEN_HUB_DEV_STAT_OTP_HSM_HW_DIS_MASK             0x00000004
#define    CHIPREG_KONA_OPEN_HUB_DEV_STAT_OTP_EMU_SHIFT                   1
#define    CHIPREG_KONA_OPEN_HUB_DEV_STAT_OTP_EMU_MASK                    0x00000002
#define    CHIPREG_KONA_OPEN_HUB_DEV_STAT_OTP_PROD_SHIFT                  0
#define    CHIPREG_KONA_OPEN_HUB_DEV_STAT_OTP_PROD_MASK                   0x00000001

#define CHIPREG_DDR_POP_DISCREET_OFFSET                                   0x000000D4
#define CHIPREG_DDR_POP_DISCREET_TYPE                                     UInt32
#define CHIPREG_DDR_POP_DISCREET_RESERVED_MASK                            0xFFFFFFFE
#define    CHIPREG_DDR_POP_DISCREET_DDR_POP_DISCREET_SHIFT                0
#define    CHIPREG_DDR_POP_DISCREET_DDR_POP_DISCREET_MASK                 0x00000001

#define CHIPREG_MODEMCORE_POWERSWITCH_CONTROL_STATUS_OFFSET               0x000000D8
#define CHIPREG_MODEMCORE_POWERSWITCH_CONTROL_STATUS_TYPE                 UInt32
#define CHIPREG_MODEMCORE_POWERSWITCH_CONTROL_STATUS_RESERVED_MASK        0xFFFFE080
#define    CHIPREG_MODEMCORE_POWERSWITCH_CONTROL_STATUS_PWROK_STATUS_SHIFT 12
#define    CHIPREG_MODEMCORE_POWERSWITCH_CONTROL_STATUS_PWROK_STATUS_MASK 0x00001000
#define    CHIPREG_MODEMCORE_POWERSWITCH_CONTROL_STATUS_PWROK_MASK_SHIFT  8
#define    CHIPREG_MODEMCORE_POWERSWITCH_CONTROL_STATUS_PWROK_MASK_MASK   0x00000F00
#define    CHIPREG_MODEMCORE_POWERSWITCH_CONTROL_STATUS_PWROK_DELAY_SEL_SHIFT 4
#define    CHIPREG_MODEMCORE_POWERSWITCH_CONTROL_STATUS_PWROK_DELAY_SEL_MASK 0x00000070
#define    CHIPREG_MODEMCORE_POWERSWITCH_CONTROL_STATUS_PWROK_THRES_SEL_SHIFT 2
#define    CHIPREG_MODEMCORE_POWERSWITCH_CONTROL_STATUS_PWROK_THRES_SEL_MASK 0x0000000C
#define    CHIPREG_MODEMCORE_POWERSWITCH_CONTROL_STATUS_POWER_SWITCH_CTRL_SHIFT 0
#define    CHIPREG_MODEMCORE_POWERSWITCH_CONTROL_STATUS_POWER_SWITCH_CTRL_MASK 0x00000003

#define CHIPREG_MODEM3G_POWERSWITCH_CONTROL_STATUS_OFFSET                 0x000000DC
#define CHIPREG_MODEM3G_POWERSWITCH_CONTROL_STATUS_TYPE                   UInt32
#define CHIPREG_MODEM3G_POWERSWITCH_CONTROL_STATUS_RESERVED_MASK          0xFFFFE080
#define    CHIPREG_MODEM3G_POWERSWITCH_CONTROL_STATUS_PWROK_STATUS_SHIFT  12
#define    CHIPREG_MODEM3G_POWERSWITCH_CONTROL_STATUS_PWROK_STATUS_MASK   0x00001000
#define    CHIPREG_MODEM3G_POWERSWITCH_CONTROL_STATUS_PWROK_MASK_SHIFT    8
#define    CHIPREG_MODEM3G_POWERSWITCH_CONTROL_STATUS_PWROK_MASK_MASK     0x00000F00
#define    CHIPREG_MODEM3G_POWERSWITCH_CONTROL_STATUS_PWROK_DELAY_SEL_SHIFT 4
#define    CHIPREG_MODEM3G_POWERSWITCH_CONTROL_STATUS_PWROK_DELAY_SEL_MASK 0x00000070
#define    CHIPREG_MODEM3G_POWERSWITCH_CONTROL_STATUS_PWROK_THRES_SEL_SHIFT 2
#define    CHIPREG_MODEM3G_POWERSWITCH_CONTROL_STATUS_PWROK_THRES_SEL_MASK 0x0000000C
#define    CHIPREG_MODEM3G_POWERSWITCH_CONTROL_STATUS_POWER_SWITCH_CTRL_SHIFT 0
#define    CHIPREG_MODEM3G_POWERSWITCH_CONTROL_STATUS_POWER_SWITCH_CTRL_MASK 0x00000003

#define CHIPREG_ARMCORE_POWERSWITCH_CONTROL_STATUS_OFFSET                 0x000000E0
#define CHIPREG_ARMCORE_POWERSWITCH_CONTROL_STATUS_TYPE                   UInt32
#define CHIPREG_ARMCORE_POWERSWITCH_CONTROL_STATUS_RESERVED_MASK          0xFFFFE080
#define    CHIPREG_ARMCORE_POWERSWITCH_CONTROL_STATUS_PWROK_STATUS_SHIFT  12
#define    CHIPREG_ARMCORE_POWERSWITCH_CONTROL_STATUS_PWROK_STATUS_MASK   0x00001000
#define    CHIPREG_ARMCORE_POWERSWITCH_CONTROL_STATUS_PWROK_MASK_SHIFT    8
#define    CHIPREG_ARMCORE_POWERSWITCH_CONTROL_STATUS_PWROK_MASK_MASK     0x00000F00
#define    CHIPREG_ARMCORE_POWERSWITCH_CONTROL_STATUS_PWROK_DELAY_SEL_SHIFT 4
#define    CHIPREG_ARMCORE_POWERSWITCH_CONTROL_STATUS_PWROK_DELAY_SEL_MASK 0x00000070
#define    CHIPREG_ARMCORE_POWERSWITCH_CONTROL_STATUS_PWROK_THRES_SEL_SHIFT 2
#define    CHIPREG_ARMCORE_POWERSWITCH_CONTROL_STATUS_PWROK_THRES_SEL_MASK 0x0000000C
#define    CHIPREG_ARMCORE_POWERSWITCH_CONTROL_STATUS_POWER_SWITCH_CTRL_SHIFT 0
#define    CHIPREG_ARMCORE_POWERSWITCH_CONTROL_STATUS_POWER_SWITCH_CTRL_MASK 0x00000003

#define CHIPREG_MM_POWERSWITCH_CONTROL_STATUS_OFFSET                      0x000000E4
#define CHIPREG_MM_POWERSWITCH_CONTROL_STATUS_TYPE                        UInt32
#define CHIPREG_MM_POWERSWITCH_CONTROL_STATUS_RESERVED_MASK               0xFFFFE080
#define    CHIPREG_MM_POWERSWITCH_CONTROL_STATUS_PWROK_STATUS_SHIFT       12
#define    CHIPREG_MM_POWERSWITCH_CONTROL_STATUS_PWROK_STATUS_MASK        0x00001000
#define    CHIPREG_MM_POWERSWITCH_CONTROL_STATUS_PWROK_MASK_SHIFT         8
#define    CHIPREG_MM_POWERSWITCH_CONTROL_STATUS_PWROK_MASK_MASK          0x00000F00
#define    CHIPREG_MM_POWERSWITCH_CONTROL_STATUS_PWROK_DELAY_SEL_SHIFT    4
#define    CHIPREG_MM_POWERSWITCH_CONTROL_STATUS_PWROK_DELAY_SEL_MASK     0x00000070
#define    CHIPREG_MM_POWERSWITCH_CONTROL_STATUS_PWROK_THRES_SEL_SHIFT    2
#define    CHIPREG_MM_POWERSWITCH_CONTROL_STATUS_PWROK_THRES_SEL_MASK     0x0000000C
#define    CHIPREG_MM_POWERSWITCH_CONTROL_STATUS_POWER_SWITCH_CTRL_SHIFT  0
#define    CHIPREG_MM_POWERSWITCH_CONTROL_STATUS_POWER_SWITCH_CTRL_MASK   0x00000003

#define CHIPREG_HUB_TIMER_WIDTH_OFFSET                                    0x000000E8
#define CHIPREG_HUB_TIMER_WIDTH_TYPE                                      UInt32
#define CHIPREG_HUB_TIMER_WIDTH_RESERVED_MASK                             0xFFFFFFFE
#define    CHIPREG_HUB_TIMER_WIDTH_TIMER_WIDTH_SHIFT                      0
#define    CHIPREG_HUB_TIMER_WIDTH_TIMER_WIDTH_MASK                       0x00000001

#define CHIPREG_SLAVE_TIMER_WIDTH_OFFSET                                  0x000000EC
#define CHIPREG_SLAVE_TIMER_WIDTH_TYPE                                    UInt32
#define CHIPREG_SLAVE_TIMER_WIDTH_RESERVED_MASK                           0xFFFFFFFE
#define    CHIPREG_SLAVE_TIMER_WIDTH_TIMER_WIDTH_SHIFT                    0
#define    CHIPREG_SLAVE_TIMER_WIDTH_TIMER_WIDTH_MASK                     0x00000001

#define CHIPREG_DDRLDO_CONTROL_OFFSET                                     0x000000F0
#define CHIPREG_DDRLDO_CONTROL_TYPE                                       UInt32
#define CHIPREG_DDRLDO_CONTROL_RESERVED_MASK                              0x00000000
#define    CHIPREG_DDRLDO_CONTROL_LDO_I_LDO_CNTL_SHIFT                    16
#define    CHIPREG_DDRLDO_CONTROL_LDO_I_LDO_CNTL_MASK                     0xFFFF0000
#define    CHIPREG_DDRLDO_CONTROL_LDO_I_BG_CNTL_SHIFT                     0
#define    CHIPREG_DDRLDO_CONTROL_LDO_I_BG_CNTL_MASK                      0x0000FFFF

#define CHIPREG_DDRLDO_CONTROL_ENABLE_OFFSET                              0x000000F4
#define CHIPREG_DDRLDO_CONTROL_ENABLE_TYPE                                UInt32
#define CHIPREG_DDRLDO_CONTROL_ENABLE_RESERVED_MASK                       0xFFFFFFFD
#define    CHIPREG_DDRLDO_CONTROL_ENABLE_LDO_I_CNTL_EN_SHIFT              1
#define    CHIPREG_DDRLDO_CONTROL_ENABLE_LDO_I_CNTL_EN_MASK               0x00000002

typedef volatile struct {
   UInt32 m_CHIPID_REVID;            // 0x0000
   UInt32 m_SPARE_STATUS;            // 0x0004
   UInt32 m_SPARE_CONTROL0;          // 0x0008
   UInt32 m_HERA_STRAP;              // 0x000C
   UInt32 m_TXCONFIG_MAILBOX0;       // 0x0010
   UInt32 m_TXCONFIG_MAILBOX1;       // 0x0014
   UInt32 m_TMACT_DBG_EN;            // 0x0018
   UInt32 m_SPARE_CONTROL_HARD_RST0; // 0x001C
   UInt32 m_SPARE_CONTROL_HARD_RST1; // 0x0020
   UInt32 m_SPARE_CONTROL_HARD_RST2; // 0x0024
   UInt32 m_HSOTG_AFE_CONF;          // 0x0028
   UInt32 m_USB_PLL2_CONF;           // 0x002C
   UInt32 m_PERIPH_SPARE_CONTROL0;   // 0x0030
   UInt32 m_PERIPH_SPARE_CONTROL1;   // 0x0034
   UInt32 m_PERIPH_SPARE_CONTROL2;   // 0x0038
   UInt32 m_MDIO_CTRL_ADDR_WRDATA;   // 0x003C
   UInt32 m_MDIO_RDDATA;             // 0x0040
   UInt32 m_RAM_STBY_SW_CTRL;        // 0x0044
   UInt32 m_RAM_STBY_RET_OVERRIDE;   // 0x0048
   UInt32 m_RING_OSCILLATORS_CONTROL;// 0x004C
   UInt32 m_VDDVAR_VDDFIX_IRDMON_STATUS;// 0x0050
   UInt32 m_VDDMDM3G_VDDMDMC_IRDMON_STATUS;// 0x0054
   UInt32 m_VDDMM_VDDPROC_IRDMON_STATUS;// 0x0058
   UInt32 m_RING_OSCSPARE_STATUS0;   // 0x005C
   UInt32 m_RING_OSCSPARE_STATUS1;   // 0x0060
   UInt32 m_RING_OSCSPARE_STATUS2;   // 0x0064
   UInt32 m_RING_OSCSPARE_STATUS3;   // 0x0068
   UInt32 m_WGM_CPU_HALT_N;          // 0x006C
   UInt32 m_WGM_DMA_REQ;             // 0x0070
   UInt32 m_PTI_MUX_CONTROL;         // 0x0074
   UInt32 m_WGM_INTERRUPT_SET;       // 0x0078
   UInt32 m_WGM_INTERRUPT_RESET;     // 0x007C
   UInt32 m_KONA_WGM_INTERRUPT_STEER;// 0x0080
   UInt32 m_ENABLE_SET0;             // 0x0084
   UInt32 m_ENABLE_SET1;             // 0x0088
   UInt32 m_ENABLE_SET2;             // 0x008C
   UInt32 m_ENABLE_SET3;             // 0x0090
   UInt32 m_ENABLE_SET4;             // 0x0094
   UInt32 m_ENABLE_SET5;             // 0x0098
   UInt32 m_ENABLE_SET6;             // 0x009C
   UInt32 m_ENABLE_CLR0;             // 0x00A0
   UInt32 m_ENABLE_CLR1;             // 0x00A4
   UInt32 m_ENABLE_CLR2;             // 0x00A8
   UInt32 m_ENABLE_CLR3;             // 0x00AC
   UInt32 m_ENABLE_CLR4;             // 0x00B0
   UInt32 m_ENABLE_CLR5;             // 0x00B4
   UInt32 m_ENABLE_CLR6;             // 0x00B8
   UInt32 m_WCDMA_RFLOOPBACKSEL;     // 0x00BC
   UInt32 m_WGM_WAKEMODEMIRQ;        // 0x00C0
   UInt32 m_WGM_HOSTACCESS_REQ_ACK;  // 0x00C4
   UInt32 m_WGM_CORERESETAXOUT;      // 0x00C8
   UInt32 m_AUXDACCTRL;              // 0x00CC
   UInt32 m_KONA_OPEN_HUB_DEV_STAT;  // 0x00D0
   UInt32 m_DDR_POP_DISCREET;        // 0x00D4
   UInt32 m_MODEMCORE_POWERSWITCH_CONTROL_STATUS;// 0x00D8
   UInt32 m_MODEM3G_POWERSWITCH_CONTROL_STATUS;// 0x00DC
   UInt32 m_ARMCORE_POWERSWITCH_CONTROL_STATUS;// 0x00E0
   UInt32 m_MM_POWERSWITCH_CONTROL_STATUS;// 0x00E4
   UInt32 m_HUB_TIMER_WIDTH;         // 0x00E8
   UInt32 m_SLAVE_TIMER_WIDTH;       // 0x00EC
   UInt32 m_DDRLDO_CONTROL;          // 0x00F0
   UInt32 m_DDRLDO_CONTROL_ENABLE;   // 0x00F4
} BRCM_CHIPREG_REGS;


#endif /* __BRCM_RDB_CHIPREG_H__ */


