Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto 001c546a3bd64f4d839f94b2ba6f6608 --debug typical --relax --include ../../../vtpg.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/0c878f81/hdl/verilog -L axi_lite_ipif_v3_0 -L v_tc_v6_1 -L v_tpg_v6_0 -L xil_defaultlib -L util_reduced_logic_v2_0 -L axis_infrastructure_v1_1 -L axis_register_slice_v1_1 -L axis_dwidth_converter_v1_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
WARNING: [VRFC 10-730] function return type array bounds do not match function return value array bounds [../../../vtpg.srcs/sources_1/ipshared/xilinx.com/v_tpg_v6_0/69e065b5/hdl/v_tpg_v6_0_vh_rfs.vhd:5829]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_signed
Compiling package v_tc_v6_1.video_ctrl_pkg
Compiling package v_tc_v6_1.hwt_pkg
Compiling package axi_lite_ipif_v3_0.ipif_pkg
Compiling package unisim.vcomponents
Compiling package v_tpg_v6_0.tpg_pkg
Compiling package v_tpg_v6_0.memxlib_utils
Compiling package v_tpg_v6_0.rlepatternpkg
Compiling package v_tpg_v6_0.zplatelib
Compiling module axis_infrastructure_v1_1.axis_infrastructure_v1_1_util_ax...
Compiling module axis_register_slice_v1_1.axis_register_slice_v1_1_axisc_r...
Compiling module axis_infrastructure_v1_1.axis_infrastructure_v1_1_util_ve...
Compiling module axis_register_slice_v1_1.axis_register_slice_v1_1_axis_re...
Compiling module axis_dwidth_converter_v1_1.axis_dwidth_converter_v1_1_axisc...
Compiling module axis_dwidth_converter_v1_1.axis_dwidth_converter_v1_1_axisc...
Compiling module axis_infrastructure_v1_1.axis_infrastructure_v1_1_util_ax...
Compiling module axis_register_slice_v1_1.axis_register_slice_v1_1_axisc_r...
Compiling module axis_infrastructure_v1_1.axis_infrastructure_v1_1_util_ve...
Compiling module axis_register_slice_v1_1.axis_register_slice_v1_1_axis_re...
Compiling module axis_dwidth_converter_v1_1.axis_dwidth_converter_v1_1_axis_...
Compiling module xil_defaultlib.design_1_axis_dwidth_converter_0...
Compiling module xil_defaultlib.hls_synchr_strm_Block_proc
Compiling module xil_defaultlib.hls_synchr_strm
Compiling module xil_defaultlib.design_1_hls_synchr_strm_1_0
Compiling architecture imp of entity util_reduced_logic_v2_0.util_reduced_logic [\util_reduced_logic("and",8)(1,3...]
Compiling architecture design_1_util_reduced_logic_0_0_arch of entity xil_defaultlib.design_1_util_reduced_logic_0_0 [design_1_util_reduced_logic_0_0_...]
Compiling architecture rtl of entity v_tc_v6_1.video_ctrl [\video_ctrl("virtex7",0,1,1,9,32...]
Compiling architecture rtl of entity v_tpg_v6_0.DELAY [\DELAY(1,1,1)\]
Compiling architecture synth of entity v_tpg_v6_0.axi4s_control_local [\axi4s_control_local(0,0,10,10,0...]
Compiling architecture rtl of entity v_tpg_v6_0.awgn_cos [awgn_cos_default]
Compiling architecture rtl of entity v_tpg_v6_0.awgn_ln [awgn_ln_default]
Compiling architecture behavioral of entity v_tpg_v6_0.prng [\prng(35)\]
Compiling architecture rtl of entity v_tpg_v6_0.zplate [\zplate(8,16)\]
Compiling architecture rtl of entity v_tpg_v6_0.DELAY [\DELAY(36,6,1)\]
Compiling architecture rtl of entity v_tpg_v6_0.tpg_core [\tpg_core(0,2,2,3,12)\]
Compiling architecture rtl of entity v_tpg_v6_0.dp_ram [\dp_ram(0,38,16,"distributed","W...]
Compiling architecture rtl of entity v_tpg_v6_0.synch_fifo_fallthru [\synch_fifo_fallthru(0,38,16,1,2...]
Compiling architecture rtl of entity v_tpg_v6_0.axis_output_buffer [\axis_output_buffer(16,36)\]
Compiling architecture synth of entity v_tpg_v6_0.tpg_top [\tpg_top(12,24,40,0,2,2,3,64,768...]
Compiling architecture imp of entity v_tpg_v6_0.v_tpg [\v_tpg(12,12,24,40,0,2,0,1,9,32,...]
Compiling architecture design_1_v_tpg_0_0_arch of entity xil_defaultlib.design_1_v_tpg_0_0 [design_1_v_tpg_0_0_default]
Compiling module xil_defaultlib.xlconcat(dout_width=5,NUM_PORTS=...
Compiling module xil_defaultlib.design_1_xlconcat_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot tb_behav
