#ifndef __ASM_ARCH_PLATFORM_H
#define __ASM_ARCH_PLATFORM_H

#define NINTENDO3DS_CTR_VRAM_BASE     (0x18000000)
#define NINTENDO3DS_CTR_VRAM_SIZE     (0x00600000)
#define NINTENDO3DS_CTR_AXI_WRAM_BASE (0x1FF80000)
#define NINTENDO3DS_CTR_AXI_WRAM_SIZE (0x00080000)
#define NINTENDO3DS_CTR_FCRAM_BASE    (0x20000000)
#define NINTENDO3DS_CTR_FCRAM_SIZE    (0x08000000)

#define NINTENDO3DS_CTR_PRIV_MEM_BASE 0x17E00000
#define NINTENDO3DS_CTR_PRIV_MEM_SIZE SZ_8K

//Interrupt Distributor Control Register
#define NINTENDO3DS_CTR_GIC_IDCR_OFFSET 0x000
// Interrupt Controller Type Register
#define NINTENDO3DS_CTR_GIC_IDTR_OFFSET 0x004

#define NINTENDO3DS_CTR_GIC_BASE      (NINTENDO3DS_CTR_PRIV_MEM_BASE + 0x1000)
#define NINTENDO3DS_CTR_GIC_IDCR      (NINTENDO3DS_CTR_GIC_BASE + NINTENDO3DS_CTR_GIC_IDCR_OFFSET)
#define NINTENDO3DS_CTR_GIC_IDTR      (NINTENDO3DS_CTR_GIC_BASE + NINTENDO3DS_CTR_GIC_IDTR_OFFSET)


#endif	/* __ASM_ARCH_PLATFORM_H */
