 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : System_Top
Version: K-2015.06
Date   : Mon Aug 19 03:30:02 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: ALU/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)         0.00       0.00 r
  ALU/ALU_OUT_reg[8]/Q (DFFRQX2M)          0.49       0.49 f
  ALU/U128/Y (OAI2B11X2M)                  0.20       0.69 f
  ALU/ALU_OUT_reg[8]/D (DFFRQX2M)          0.00       0.69 f
  data arrival time                                   0.69

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ALU/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[14]/Q (DFFRQX2M)         0.49       0.49 f
  ALU/U110/Y (AOI22X1M)                    0.16       0.65 r
  ALU/U109/Y (NAND2X2M)                    0.06       0.71 f
  ALU/ALU_OUT_reg[14]/D (DFFRQX2M)         0.00       0.71 f
  data arrival time                                   0.71

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ALU/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[10]/Q (DFFRQX2M)         0.49       0.49 f
  ALU/U119/Y (AOI22X1M)                    0.16       0.65 r
  ALU/U118/Y (NAND2X2M)                    0.06       0.71 f
  ALU/ALU_OUT_reg[10]/D (DFFRQX2M)         0.00       0.71 f
  data arrival time                                   0.71

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ALU/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[12]/Q (DFFRQX2M)         0.49       0.49 f
  ALU/U125/Y (AOI22X1M)                    0.16       0.65 r
  ALU/U124/Y (NAND2X2M)                    0.06       0.71 f
  ALU/ALU_OUT_reg[12]/D (DFFRQX2M)         0.00       0.71 f
  data arrival time                                   0.71

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ALU/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[11]/Q (DFFRQX2M)         0.49       0.49 f
  ALU/U123/Y (AOI22X1M)                    0.16       0.65 r
  ALU/U122/Y (NAND2X2M)                    0.06       0.71 f
  ALU/ALU_OUT_reg[11]/D (DFFRQX2M)         0.00       0.71 f
  data arrival time                                   0.71

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ALU/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[15]/Q (DFFRQX2M)         0.49       0.49 f
  ALU/U112/Y (AOI22X1M)                    0.16       0.65 r
  ALU/U111/Y (NAND2X2M)                    0.06       0.71 f
  ALU/ALU_OUT_reg[15]/D (DFFRQX2M)         0.00       0.71 f
  data arrival time                                   0.71

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ALU/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[13]/Q (DFFRQX2M)         0.49       0.49 f
  ALU/U121/Y (AOI22X1M)                    0.16       0.65 r
  ALU/U120/Y (NAND2X2M)                    0.06       0.71 f
  ALU/ALU_OUT_reg[13]/D (DFFRQX2M)         0.00       0.71 f
  data arrival time                                   0.71

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ALU/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)         0.00       0.00 r
  ALU/ALU_OUT_reg[9]/Q (DFFRQX2M)          0.49       0.49 f
  ALU/U127/Y (AOI22X1M)                    0.16       0.65 r
  ALU/U126/Y (NAND2X2M)                    0.06       0.71 f
  ALU/ALU_OUT_reg[9]/D (DFFRQX2M)          0.00       0.71 f
  data arrival time                                   0.71

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ALU/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)         0.00       0.00 r
  ALU/ALU_OUT_reg[1]/Q (DFFRQX2M)          0.38       0.38 r
  ALU/U94/Y (AOI222X1M)                    0.10       0.48 f
  ALU/U93/Y (NAND4X2M)                     0.08       0.56 r
  ALU/ALU_OUT_reg[1]/D (DFFRQX2M)          0.00       0.56 r
  data arrival time                                   0.56

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ALU/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)         0.00       0.00 r
  ALU/ALU_OUT_reg[0]/Q (DFFRQX2M)          0.38       0.38 r
  ALU/U87/Y (AOI222X1M)                    0.10       0.48 f
  ALU/U86/Y (NAND4X2M)                     0.08       0.56 r
  ALU/ALU_OUT_reg[0]/D (DFFRQX2M)          0.00       0.56 r
  data arrival time                                   0.56

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ALU/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)         0.00       0.00 r
  ALU/ALU_OUT_reg[7]/Q (DFFRQX2M)          0.38       0.38 r
  ALU/U140/Y (AOI22X1M)                    0.10       0.48 f
  ALU/U139/Y (NAND4BX1M)                   0.09       0.58 r
  ALU/ALU_OUT_reg[7]/D (DFFRQX2M)          0.00       0.58 r
  data arrival time                                   0.58

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ALU/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)         0.00       0.00 r
  ALU/ALU_OUT_reg[4]/Q (DFFRQX2M)          0.38       0.38 r
  ALU/U114/Y (AOI22X1M)                    0.10       0.48 f
  ALU/U113/Y (NAND4BX1M)                   0.09       0.58 r
  ALU/ALU_OUT_reg[4]/D (DFFRQX2M)          0.00       0.58 r
  data arrival time                                   0.58

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ALU/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)         0.00       0.00 r
  ALU/ALU_OUT_reg[3]/Q (DFFRQX2M)          0.38       0.38 r
  ALU/U105/Y (AOI22X1M)                    0.10       0.48 f
  ALU/U104/Y (NAND4BX1M)                   0.09       0.58 r
  ALU/ALU_OUT_reg[3]/D (DFFRQX2M)          0.00       0.58 r
  data arrival time                                   0.58

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ALU/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)         0.00       0.00 r
  ALU/ALU_OUT_reg[2]/Q (DFFRQX2M)          0.38       0.38 r
  ALU/U99/Y (AOI22X1M)                     0.10       0.48 f
  ALU/U98/Y (NAND4BX1M)                    0.09       0.58 r
  ALU/ALU_OUT_reg[2]/D (DFFRQX2M)          0.00       0.58 r
  data arrival time                                   0.58

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ALU/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)         0.00       0.00 r
  ALU/ALU_OUT_reg[5]/Q (DFFRQX2M)          0.38       0.38 r
  ALU/U132/Y (AOI22X1M)                    0.10       0.48 f
  ALU/U131/Y (NAND4BX1M)                   0.09       0.58 r
  ALU/ALU_OUT_reg[5]/D (DFFRQX2M)          0.00       0.58 r
  data arrival time                                   0.58

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ALU/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)         0.00       0.00 r
  ALU/ALU_OUT_reg[6]/Q (DFFRQX2M)          0.38       0.38 r
  ALU/U136/Y (AOI22X1M)                    0.10       0.48 f
  ALU/U135/Y (NAND4BX1M)                   0.09       0.58 r
  ALU/ALU_OUT_reg[6]/D (DFFRQX2M)          0.00       0.58 r
  data arrival time                                   0.58

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)              0.43       0.43 r
  SYS_CTRL/U38/Y (INVX2M)                                 0.09       0.52 f
  SYS_CTRL/U36/Y (NAND3X2M)                               0.12       0.64 r
  SYS_CTRL/U6/Y (NOR2X2M)                                 0.10       0.74 f
  SYS_CTRL/ALU_EN (SYS_CTRL)                              0.00       0.74 f
  ALU/EN (ALU)                                            0.00       0.74 f
  ALU/OUT_VALID_reg/D (DFFRQX2M)                          0.00       0.74 f
  data arrival time                                                  0.74

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/OUT_VALID_reg/CK (DFFRQX2M)                         0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_TOP/D1/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.05      54.30 f
  UART_RX_TOP/RX_IN (UART_RX_TOP)                         0.00      54.30 f
  UART_RX_TOP/D1/RX_IN (UART_RX_data_sampler)             0.00      54.30 f
  UART_RX_TOP/D1/U9/Y (OAI21X2M)                          0.14      54.44 r
  UART_RX_TOP/D1/U8/Y (OAI22X1M)                          0.08      54.52 f
  UART_RX_TOP/D1/current_state_reg[2]/D (DFFRX1M)         0.00      54.52 f
  data arrival time                                                 54.52

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_TOP/D1/current_state_reg[2]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                -54.52
  --------------------------------------------------------------------------
  slack (MET)                                                       54.43


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_TOP/D1/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.05      54.30 f
  UART_RX_TOP/RX_IN (UART_RX_TOP)                         0.00      54.30 f
  UART_RX_TOP/D1/RX_IN (UART_RX_data_sampler)             0.00      54.30 f
  UART_RX_TOP/D1/U4/Y (AOI2BB2XLM)                        0.18      54.48 r
  UART_RX_TOP/D1/U3/Y (OAI22X1M)                          0.09      54.57 f
  UART_RX_TOP/D1/current_state_reg[1]/D (DFFRX1M)         0.00      54.57 f
  data arrival time                                                 54.57

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_TOP/D1/current_state_reg[1]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                -54.57
  --------------------------------------------------------------------------
  slack (MET)                                                       54.48


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_TOP/E1/EDGE_COUNT_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.05      54.30 f
  UART_RX_TOP/RX_IN (UART_RX_TOP)                         0.00      54.30 f
  UART_RX_TOP/F1/RX_IN (UART_RX_FSM)                      0.00      54.30 f
  UART_RX_TOP/F1/U79/Y (NAND4X1M)                         0.18      54.48 r
  UART_RX_TOP/F1/COUNTER_EN (UART_RX_FSM)                 0.00      54.48 r
  UART_RX_TOP/E1/EN (UART_RX_edge_bit_counter)            0.00      54.48 r
  UART_RX_TOP/E1/U26/Y (OAI2BB2XLM)                       0.10      54.58 f
  UART_RX_TOP/E1/EDGE_COUNT_reg[4]/D (DFFRX1M)            0.00      54.58 f
  data arrival time                                                 54.58

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_TOP/E1/EDGE_COUNT_reg[4]/CK (DFFRX1M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                -54.58
  --------------------------------------------------------------------------
  slack (MET)                                                       54.50


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_TOP/E1/EDGE_COUNT_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.05      54.30 f
  UART_RX_TOP/RX_IN (UART_RX_TOP)                         0.00      54.30 f
  UART_RX_TOP/F1/RX_IN (UART_RX_FSM)                      0.00      54.30 f
  UART_RX_TOP/F1/U79/Y (NAND4X1M)                         0.18      54.48 r
  UART_RX_TOP/F1/COUNTER_EN (UART_RX_FSM)                 0.00      54.48 r
  UART_RX_TOP/E1/EN (UART_RX_edge_bit_counter)            0.00      54.48 r
  UART_RX_TOP/E1/U11/Y (OAI2BB2X1M)                       0.10      54.59 f
  UART_RX_TOP/E1/EDGE_COUNT_reg[3]/D (DFFRX1M)            0.00      54.59 f
  data arrival time                                                 54.59

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_TOP/E1/EDGE_COUNT_reg[3]/CK (DFFRX1M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                -54.59
  --------------------------------------------------------------------------
  slack (MET)                                                       54.50


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_TOP/E1/EDGE_COUNT_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.05      54.30 f
  UART_RX_TOP/RX_IN (UART_RX_TOP)                         0.00      54.30 f
  UART_RX_TOP/F1/RX_IN (UART_RX_FSM)                      0.00      54.30 f
  UART_RX_TOP/F1/U79/Y (NAND4X1M)                         0.18      54.48 r
  UART_RX_TOP/F1/COUNTER_EN (UART_RX_FSM)                 0.00      54.48 r
  UART_RX_TOP/E1/EN (UART_RX_edge_bit_counter)            0.00      54.48 r
  UART_RX_TOP/E1/U9/Y (OAI2BB2X1M)                        0.10      54.59 f
  UART_RX_TOP/E1/EDGE_COUNT_reg[2]/D (DFFRX1M)            0.00      54.59 f
  data arrival time                                                 54.59

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_TOP/E1/EDGE_COUNT_reg[2]/CK (DFFRX1M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                -54.59
  --------------------------------------------------------------------------
  slack (MET)                                                       54.50


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_TOP/E1/EDGE_COUNT_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.05      54.30 f
  UART_RX_TOP/RX_IN (UART_RX_TOP)                         0.00      54.30 f
  UART_RX_TOP/F1/RX_IN (UART_RX_FSM)                      0.00      54.30 f
  UART_RX_TOP/F1/U79/Y (NAND4X1M)                         0.18      54.48 r
  UART_RX_TOP/F1/COUNTER_EN (UART_RX_FSM)                 0.00      54.48 r
  UART_RX_TOP/E1/EN (UART_RX_edge_bit_counter)            0.00      54.48 r
  UART_RX_TOP/E1/U10/Y (OAI2BB2X1M)                       0.10      54.59 f
  UART_RX_TOP/E1/EDGE_COUNT_reg[1]/D (DFFRX1M)            0.00      54.59 f
  data arrival time                                                 54.59

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_TOP/E1/EDGE_COUNT_reg[1]/CK (DFFRX1M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                -54.59
  --------------------------------------------------------------------------
  slack (MET)                                                       54.50


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_TOP/E1/EDGE_COUNT_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.05      54.30 f
  UART_RX_TOP/RX_IN (UART_RX_TOP)                         0.00      54.30 f
  UART_RX_TOP/F1/RX_IN (UART_RX_FSM)                      0.00      54.30 f
  UART_RX_TOP/F1/U79/Y (NAND4X1M)                         0.18      54.48 r
  UART_RX_TOP/F1/COUNTER_EN (UART_RX_FSM)                 0.00      54.48 r
  UART_RX_TOP/E1/EN (UART_RX_edge_bit_counter)            0.00      54.48 r
  UART_RX_TOP/E1/U27/Y (OAI2B2X1M)                        0.12      54.60 f
  UART_RX_TOP/E1/EDGE_COUNT_reg[0]/D (DFFRX1M)            0.00      54.60 f
  data arrival time                                                 54.60

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_TOP/E1/EDGE_COUNT_reg[0]/CK (DFFRX1M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                -54.60
  --------------------------------------------------------------------------
  slack (MET)                                                       54.52


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_TOP/F1/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.07      54.32 r
  UART_RX_TOP/RX_IN (UART_RX_TOP)                         0.00      54.32 r
  UART_RX_TOP/F1/RX_IN (UART_RX_FSM)                      0.00      54.32 r
  UART_RX_TOP/F1/U49/Y (AOI2BB2XLM)                       0.18      54.50 r
  UART_RX_TOP/F1/U39/Y (NAND3X1M)                         0.10      54.60 f
  UART_RX_TOP/F1/current_state_reg[0]/D (DFFRX1M)         0.00      54.60 f
  data arrival time                                                 54.60

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_TOP/F1/current_state_reg[0]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                -54.60
  --------------------------------------------------------------------------
  slack (MET)                                                       54.52


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_TOP/S1/start_glitch_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.05      54.30 f
  UART_RX_TOP/RX_IN (UART_RX_TOP)                         0.00      54.30 f
  UART_RX_TOP/D1/RX_IN (UART_RX_data_sampler)             0.00      54.30 f
  UART_RX_TOP/D1/U7/Y (AOI22X1M)                          0.12      54.42 r
  UART_RX_TOP/D1/U6/Y (NOR2X2M)                           0.08      54.50 f
  UART_RX_TOP/D1/sampled_bit (UART_RX_data_sampler)       0.00      54.50 f
  UART_RX_TOP/S1/sampled_bit (UART_RX_start_checker)      0.00      54.50 f
  UART_RX_TOP/S1/U4/Y (AOI22X1M)                          0.15      54.65 r
  UART_RX_TOP/S1/U3/Y (NOR2BX2M)                          0.05      54.70 f
  UART_RX_TOP/S1/start_glitch_reg/D (DFFRQX1M)            0.00      54.70 f
  data arrival time                                                 54.70

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_TOP/S1/start_glitch_reg/CK (DFFRQX1M)           0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                -54.70
  --------------------------------------------------------------------------
  slack (MET)                                                       54.60


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_TOP/D2/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.05      54.30 f
  UART_RX_TOP/RX_IN (UART_RX_TOP)                         0.00      54.30 f
  UART_RX_TOP/D1/RX_IN (UART_RX_data_sampler)             0.00      54.30 f
  UART_RX_TOP/D1/U7/Y (AOI22X1M)                          0.12      54.42 r
  UART_RX_TOP/D1/U6/Y (NOR2X2M)                           0.08      54.50 f
  UART_RX_TOP/D1/sampled_bit (UART_RX_data_sampler)       0.00      54.50 f
  UART_RX_TOP/D2/sampled_bit (UART_RX_deserializer)       0.00      54.50 f
  UART_RX_TOP/D2/U3/Y (OAI2BB2X1M)                        0.20      54.70 f
  UART_RX_TOP/D2/P_DATA_reg[7]/D (DFFRX1M)                0.00      54.70 f
  data arrival time                                                 54.70

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_TOP/D2/P_DATA_reg[7]/CK (DFFRX1M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                -54.70
  --------------------------------------------------------------------------
  slack (MET)                                                       54.62


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_TOP/E1/BIT_COUNT_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.05      54.30 f
  UART_RX_TOP/RX_IN (UART_RX_TOP)                         0.00      54.30 f
  UART_RX_TOP/F1/RX_IN (UART_RX_FSM)                      0.00      54.30 f
  UART_RX_TOP/F1/U79/Y (NAND4X1M)                         0.18      54.48 r
  UART_RX_TOP/F1/COUNTER_EN (UART_RX_FSM)                 0.00      54.48 r
  UART_RX_TOP/E1/EN (UART_RX_edge_bit_counter)            0.00      54.48 r
  UART_RX_TOP/E1/U3/Y (OAI31X1M)                          0.12      54.61 f
  UART_RX_TOP/E1/U8/Y (INVX2M)                            0.09      54.70 r
  UART_RX_TOP/E1/U28/Y (OAI22X1M)                         0.05      54.75 f
  UART_RX_TOP/E1/BIT_COUNT_reg[0]/D (DFFRX1M)             0.00      54.75 f
  data arrival time                                                 54.75

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_TOP/E1/BIT_COUNT_reg[0]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                -54.75
  --------------------------------------------------------------------------
  slack (MET)                                                       54.66


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_TOP/E1/BIT_COUNT_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.05      54.30 f
  UART_RX_TOP/RX_IN (UART_RX_TOP)                         0.00      54.30 f
  UART_RX_TOP/F1/RX_IN (UART_RX_FSM)                      0.00      54.30 f
  UART_RX_TOP/F1/U79/Y (NAND4X1M)                         0.18      54.48 r
  UART_RX_TOP/F1/COUNTER_EN (UART_RX_FSM)                 0.00      54.48 r
  UART_RX_TOP/E1/EN (UART_RX_edge_bit_counter)            0.00      54.48 r
  UART_RX_TOP/E1/U3/Y (OAI31X1M)                          0.12      54.61 f
  UART_RX_TOP/E1/U7/Y (AOI21X2M)                          0.12      54.73 r
  UART_RX_TOP/E1/U20/Y (OAI32X1M)                         0.07      54.79 f
  UART_RX_TOP/E1/BIT_COUNT_reg[1]/D (DFFRX1M)             0.00      54.79 f
  data arrival time                                                 54.79

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_TOP/E1/BIT_COUNT_reg[1]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                -54.79
  --------------------------------------------------------------------------
  slack (MET)                                                       54.70


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_TOP/S2/stop_error_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.07      54.32 r
  UART_RX_TOP/RX_IN (UART_RX_TOP)                         0.00      54.32 r
  UART_RX_TOP/D1/RX_IN (UART_RX_data_sampler)             0.00      54.32 r
  UART_RX_TOP/D1/U7/Y (AOI22X1M)                          0.10      54.42 f
  UART_RX_TOP/D1/U6/Y (NOR2X2M)                           0.17      54.60 r
  UART_RX_TOP/D1/sampled_bit (UART_RX_data_sampler)       0.00      54.60 r
  UART_RX_TOP/S2/sampled_bit (UART_RX_stop_checker)       0.00      54.60 r
  UART_RX_TOP/S2/U4/Y (AOI2BB2XLM)                        0.21      54.80 r
  UART_RX_TOP/S2/U3/Y (NOR2BX2M)                          0.06      54.86 f
  UART_RX_TOP/S2/stop_error_reg/D (DFFRQX2M)              0.00      54.86 f
  data arrival time                                                 54.86

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_TOP/S2/stop_error_reg/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                -54.86
  --------------------------------------------------------------------------
  slack (MET)                                                       54.78


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_TOP/E1/BIT_COUNT_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.05      54.30 f
  UART_RX_TOP/RX_IN (UART_RX_TOP)                         0.00      54.30 f
  UART_RX_TOP/F1/RX_IN (UART_RX_FSM)                      0.00      54.30 f
  UART_RX_TOP/F1/U79/Y (NAND4X1M)                         0.18      54.48 r
  UART_RX_TOP/F1/COUNTER_EN (UART_RX_FSM)                 0.00      54.48 r
  UART_RX_TOP/E1/EN (UART_RX_edge_bit_counter)            0.00      54.48 r
  UART_RX_TOP/E1/U3/Y (OAI31X1M)                          0.12      54.61 f
  UART_RX_TOP/E1/U7/Y (AOI21X2M)                          0.12      54.73 r
  UART_RX_TOP/E1/U23/Y (OAI21X2M)                         0.07      54.79 f
  UART_RX_TOP/E1/U22/Y (AOI21X2M)                         0.07      54.87 r
  UART_RX_TOP/E1/U21/Y (OAI32X1M)                         0.06      54.92 f
  UART_RX_TOP/E1/BIT_COUNT_reg[3]/D (DFFRX1M)             0.00      54.92 f
  data arrival time                                                 54.92

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_TOP/E1/BIT_COUNT_reg[3]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                -54.92
  --------------------------------------------------------------------------
  slack (MET)                                                       54.83


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_TOP/E1/BIT_COUNT_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.05      54.30 f
  UART_RX_TOP/RX_IN (UART_RX_TOP)                         0.00      54.30 f
  UART_RX_TOP/F1/RX_IN (UART_RX_FSM)                      0.00      54.30 f
  UART_RX_TOP/F1/U79/Y (NAND4X1M)                         0.18      54.48 r
  UART_RX_TOP/F1/COUNTER_EN (UART_RX_FSM)                 0.00      54.48 r
  UART_RX_TOP/E1/EN (UART_RX_edge_bit_counter)            0.00      54.48 r
  UART_RX_TOP/E1/U3/Y (OAI31X1M)                          0.12      54.61 f
  UART_RX_TOP/E1/U7/Y (AOI21X2M)                          0.12      54.73 r
  UART_RX_TOP/E1/U23/Y (OAI21X2M)                         0.07      54.79 f
  UART_RX_TOP/E1/U24/Y (OAI2BB2X1M)                       0.20      54.99 f
  UART_RX_TOP/E1/BIT_COUNT_reg[2]/D (DFFRX1M)             0.00      54.99 f
  data arrival time                                                 54.99

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_TOP/E1/BIT_COUNT_reg[2]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                -54.99
  --------------------------------------------------------------------------
  slack (MET)                                                       54.91


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART_RX_TOP/P1/PARITY_ERROR_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.05      54.30 f
  UART_RX_TOP/RX_IN (UART_RX_TOP)                         0.00      54.30 f
  UART_RX_TOP/D1/RX_IN (UART_RX_data_sampler)             0.00      54.30 f
  UART_RX_TOP/D1/U7/Y (AOI22X1M)                          0.12      54.42 r
  UART_RX_TOP/D1/U6/Y (NOR2X2M)                           0.08      54.50 f
  UART_RX_TOP/D1/sampled_bit (UART_RX_data_sampler)       0.00      54.50 f
  UART_RX_TOP/P1/SAMPLED_PARITY_BIT (UART_RX_parity_checker)
                                                          0.00      54.50 f
  UART_RX_TOP/P1/U9/Y (CLKXOR2X2M)                        0.16      54.66 f
  UART_RX_TOP/P1/U6/Y (XOR3XLM)                           0.38      55.04 f
  UART_RX_TOP/P1/U4/Y (AOI22X1M)                          0.12      55.17 r
  UART_RX_TOP/P1/U3/Y (NOR2BX2M)                          0.05      55.22 f
  UART_RX_TOP/P1/PARITY_ERROR_reg/D (DFFRQX2M)            0.00      55.22 f
  data arrival time                                                 55.22

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_TOP/P1/PARITY_ERROR_reg/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                -55.22
  --------------------------------------------------------------------------
  slack (MET)                                                       55.14


  Startpoint: RST_SYNC_1/sync_reg_reg[0]/CK
              (internal path startpoint clocked by REF_CLK)
  Endpoint: RST_SYNC_1/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  RST_SYNC_1/sync_reg_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  RST_SYNC_1/sync_reg_reg[0]/Q (DFFRQX2M)                 0.46       0.46 f
  RST_SYNC_1/sync_reg_reg[1]/D (DFFRQX2M)                 0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYNC_1/sync_reg_reg[1]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: FIFO_TOP/sync_r2w/Q1_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_TOP/sync_r2w/out_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/sync_r2w/Q1_reg[2]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO_TOP/sync_r2w/Q1_reg[2]/Q (DFFRQX2M)                0.46       0.46 f
  FIFO_TOP/sync_r2w/out_reg[2]/D (DFFRQX2M)               0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/sync_r2w/out_reg[2]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: FIFO_TOP/sync_r2w/Q1_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_TOP/sync_r2w/out_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/sync_r2w/Q1_reg[3]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO_TOP/sync_r2w/Q1_reg[3]/Q (DFFRQX2M)                0.46       0.46 f
  FIFO_TOP/sync_r2w/out_reg[3]/D (DFFRQX2M)               0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/sync_r2w/out_reg[3]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: FIFO_TOP/sync_r2w/Q1_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_TOP/sync_r2w/out_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/sync_r2w/Q1_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO_TOP/sync_r2w/Q1_reg[1]/Q (DFFRQX2M)                0.46       0.46 f
  FIFO_TOP/sync_r2w/out_reg[1]/D (DFFRQX2M)               0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/sync_r2w/out_reg[1]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: FIFO_TOP/sync_r2w/Q1_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_TOP/sync_r2w/out_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/sync_r2w/Q1_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO_TOP/sync_r2w/Q1_reg[0]/Q (DFFRQX2M)                0.46       0.46 f
  FIFO_TOP/sync_r2w/out_reg[0]/D (DFFRQX2M)               0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/sync_r2w/out_reg[0]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: DATA_SYNC/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DATA_SYNC/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC/sync_reg_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  DATA_SYNC/sync_reg_reg[0]/Q (DFFRQX2M)                  0.46       0.46 f
  DATA_SYNC/sync_reg_reg[1]/D (DFFRQX2M)                  0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DATA_SYNC/sync_reg_reg[1]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: DATA_SYNC/sync_reg_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DATA_SYNC/enable_flop_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC/sync_reg_reg[1]/CK (DFFRQX2M)                 0.00       0.00 r
  DATA_SYNC/sync_reg_reg[1]/Q (DFFRQX2M)                  0.48       0.48 f
  DATA_SYNC/enable_flop_reg/D (DFFRQX2M)                  0.00       0.48 f
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DATA_SYNC/enable_flop_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: FIFO_TOP/wptr_full/wbin_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_TOP/wptr_full/wbin_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/wptr_full/wbin_reg[3]/CK (DFFRQX2M)            0.00       0.00 r
  FIFO_TOP/wptr_full/wbin_reg[3]/Q (DFFRQX2M)             0.38       0.38 r
  FIFO_TOP/wptr_full/U16/Y (XNOR2X2M)                     0.12       0.50 f
  FIFO_TOP/wptr_full/wbin_reg[3]/D (DFFRQX2M)             0.00       0.50 f
  data arrival time                                                  0.50

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/wptr_full/wbin_reg[3]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: FIFO_TOP/wptr_full/wbin_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_TOP/wptr_full/wptr_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/wptr_full/wbin_reg[3]/CK (DFFRQX2M)            0.00       0.00 r
  FIFO_TOP/wptr_full/wbin_reg[3]/Q (DFFRQX2M)             0.38       0.38 r
  FIFO_TOP/wptr_full/U16/Y (XNOR2X2M)                     0.12       0.50 f
  FIFO_TOP/wptr_full/wptr_reg[3]/D (DFFRQX2M)             0.00       0.50 f
  data arrival time                                                  0.50

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/wptr_full/wptr_reg[3]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: FIFO_TOP/fifomem/mem_reg[2][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_TOP/fifomem/mem_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/fifomem/mem_reg[2][7]/CK (DFFQX2M)             0.00       0.00 r
  FIFO_TOP/fifomem/mem_reg[2][7]/Q (DFFQX2M)              0.33       0.33 r
  FIFO_TOP/fifomem/U66/Y (OAI2BB2X1M)                     0.15       0.48 r
  FIFO_TOP/fifomem/mem_reg[2][7]/D (DFFQX2M)              0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/fifomem/mem_reg[2][7]/CK (DFFQX2M)             0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: FIFO_TOP/fifomem/mem_reg[2][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_TOP/fifomem/mem_reg[2][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/fifomem/mem_reg[2][6]/CK (DFFQX2M)             0.00       0.00 r
  FIFO_TOP/fifomem/mem_reg[2][6]/Q (DFFQX2M)              0.33       0.33 r
  FIFO_TOP/fifomem/U65/Y (OAI2BB2X1M)                     0.15       0.48 r
  FIFO_TOP/fifomem/mem_reg[2][6]/D (DFFQX2M)              0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/fifomem/mem_reg[2][6]/CK (DFFQX2M)             0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: FIFO_TOP/fifomem/mem_reg[2][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_TOP/fifomem/mem_reg[2][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/fifomem/mem_reg[2][5]/CK (DFFQX2M)             0.00       0.00 r
  FIFO_TOP/fifomem/mem_reg[2][5]/Q (DFFQX2M)              0.33       0.33 r
  FIFO_TOP/fifomem/U64/Y (OAI2BB2X1M)                     0.15       0.48 r
  FIFO_TOP/fifomem/mem_reg[2][5]/D (DFFQX2M)              0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/fifomem/mem_reg[2][5]/CK (DFFQX2M)             0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: FIFO_TOP/fifomem/mem_reg[2][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_TOP/fifomem/mem_reg[2][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/fifomem/mem_reg[2][4]/CK (DFFQX2M)             0.00       0.00 r
  FIFO_TOP/fifomem/mem_reg[2][4]/Q (DFFQX2M)              0.33       0.33 r
  FIFO_TOP/fifomem/U63/Y (OAI2BB2X1M)                     0.15       0.48 r
  FIFO_TOP/fifomem/mem_reg[2][4]/D (DFFQX2M)              0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/fifomem/mem_reg[2][4]/CK (DFFQX2M)             0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: FIFO_TOP/fifomem/mem_reg[2][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_TOP/fifomem/mem_reg[2][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/fifomem/mem_reg[2][3]/CK (DFFQX2M)             0.00       0.00 r
  FIFO_TOP/fifomem/mem_reg[2][3]/Q (DFFQX2M)              0.33       0.33 r
  FIFO_TOP/fifomem/U62/Y (OAI2BB2X1M)                     0.15       0.48 r
  FIFO_TOP/fifomem/mem_reg[2][3]/D (DFFQX2M)              0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/fifomem/mem_reg[2][3]/CK (DFFQX2M)             0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: FIFO_TOP/fifomem/mem_reg[2][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_TOP/fifomem/mem_reg[2][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/fifomem/mem_reg[2][2]/CK (DFFQX2M)             0.00       0.00 r
  FIFO_TOP/fifomem/mem_reg[2][2]/Q (DFFQX2M)              0.33       0.33 r
  FIFO_TOP/fifomem/U61/Y (OAI2BB2X1M)                     0.15       0.48 r
  FIFO_TOP/fifomem/mem_reg[2][2]/D (DFFQX2M)              0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/fifomem/mem_reg[2][2]/CK (DFFQX2M)             0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: FIFO_TOP/fifomem/mem_reg[2][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_TOP/fifomem/mem_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/fifomem/mem_reg[2][1]/CK (DFFQX2M)             0.00       0.00 r
  FIFO_TOP/fifomem/mem_reg[2][1]/Q (DFFQX2M)              0.33       0.33 r
  FIFO_TOP/fifomem/U60/Y (OAI2BB2X1M)                     0.15       0.48 r
  FIFO_TOP/fifomem/mem_reg[2][1]/D (DFFQX2M)              0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/fifomem/mem_reg[2][1]/CK (DFFQX2M)             0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: FIFO_TOP/fifomem/mem_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_TOP/fifomem/mem_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/fifomem/mem_reg[2][0]/CK (DFFQX2M)             0.00       0.00 r
  FIFO_TOP/fifomem/mem_reg[2][0]/Q (DFFQX2M)              0.33       0.33 r
  FIFO_TOP/fifomem/U59/Y (OAI2BB2X1M)                     0.15       0.48 r
  FIFO_TOP/fifomem/mem_reg[2][0]/D (DFFQX2M)              0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/fifomem/mem_reg[2][0]/CK (DFFQX2M)             0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: FIFO_TOP/fifomem/mem_reg[6][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_TOP/fifomem/mem_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/fifomem/mem_reg[6][2]/CK (DFFQX2M)             0.00       0.00 r
  FIFO_TOP/fifomem/mem_reg[6][2]/Q (DFFQX2M)              0.33       0.33 r
  FIFO_TOP/fifomem/U45/Y (OAI2BB2X1M)                     0.15       0.48 r
  FIFO_TOP/fifomem/mem_reg[6][2]/D (DFFQX2M)              0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/fifomem/mem_reg[6][2]/CK (DFFQX2M)             0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: FIFO_TOP/fifomem/mem_reg[6][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_TOP/fifomem/mem_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/fifomem/mem_reg[6][1]/CK (DFFQX2M)             0.00       0.00 r
  FIFO_TOP/fifomem/mem_reg[6][1]/Q (DFFQX2M)              0.33       0.33 r
  FIFO_TOP/fifomem/U44/Y (OAI2BB2X1M)                     0.15       0.48 r
  FIFO_TOP/fifomem/mem_reg[6][1]/D (DFFQX2M)              0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/fifomem/mem_reg[6][1]/CK (DFFQX2M)             0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: FIFO_TOP/fifomem/mem_reg[6][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_TOP/fifomem/mem_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/fifomem/mem_reg[6][0]/CK (DFFQX2M)             0.00       0.00 r
  FIFO_TOP/fifomem/mem_reg[6][0]/Q (DFFQX2M)              0.33       0.33 r
  FIFO_TOP/fifomem/U43/Y (OAI2BB2X1M)                     0.15       0.48 r
  FIFO_TOP/fifomem/mem_reg[6][0]/D (DFFQX2M)              0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/fifomem/mem_reg[6][0]/CK (DFFQX2M)             0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: UART_TX_TOP/F1/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX_OUT (output port clocked by TX_CLK)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_TOP/F1/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  UART_TX_TOP/F1/current_state_reg[1]/Q (DFFRQX2M)        0.40       0.40 r
  UART_TX_TOP/F1/U14/Y (NAND3X2M)                         0.15       0.54 f
  UART_TX_TOP/F1/U5/Y (NAND2X2M)                          0.15       0.69 r
  UART_TX_TOP/F1/U4/Y (NOR2X2M)                           0.10       0.79 f
  UART_TX_TOP/F1/MUX_SELECT[2] (UART_TX_FSM)              0.00       0.79 f
  UART_TX_TOP/M1/SELECT[2] (UART_TX_MUX)                  0.00       0.79 f
  UART_TX_TOP/M1/U2/Y (OAI2BB2X4M)                        0.33       1.13 f
  UART_TX_TOP/M1/OUT (UART_TX_MUX)                        0.00       1.13 f
  UART_TX_TOP/tx_out (UART_TX_TOP)                        0.00       1.13 f
  TX_OUT (out)                                            0.00       1.13 f
  data arrival time                                                  1.13

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -1.70      -1.60
  data required time                                                -1.60
  --------------------------------------------------------------------------
  data required time                                                -1.60
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        2.72


  Startpoint: UART_RX_TOP/S2/stop_error_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: Stop_Error (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/S2/stop_error_reg/CK (DFFRQX2M)             0.00       0.00 r
  UART_RX_TOP/S2/stop_error_reg/Q (DFFRQX2M)              0.77       0.77 f
  UART_RX_TOP/S2/stop_error (UART_RX_stop_checker)        0.00       0.77 f
  UART_RX_TOP/Stop_Error (UART_RX_TOP)                    0.00       0.77 f
  Stop_Error (out)                                        0.00       0.77 f
  data arrival time                                                  0.77

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.25     -54.15
  data required time                                               -54.15
  --------------------------------------------------------------------------
  data required time                                               -54.15
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                       54.92


  Startpoint: UART_RX_TOP/P1/PARITY_ERROR_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: Parity_Error
            (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/P1/PARITY_ERROR_reg/CK (DFFRQX2M)           0.00       0.00 r
  UART_RX_TOP/P1/PARITY_ERROR_reg/Q (DFFRQX2M)            0.77       0.77 f
  UART_RX_TOP/P1/PARITY_ERROR (UART_RX_parity_checker)
                                                          0.00       0.77 f
  UART_RX_TOP/Parity_Error (UART_RX_TOP)                  0.00       0.77 f
  Parity_Error (out)                                      0.00       0.77 f
  data arrival time                                                  0.77

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.25     -54.15
  data required time                                               -54.15
  --------------------------------------------------------------------------
  data required time                                               -54.15
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                       54.92


  Startpoint: UART_RX_TOP/E1/BIT_COUNT_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX_TOP/E1/BIT_COUNT_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/E1/BIT_COUNT_reg[3]/CK (DFFRX1M)            0.00       0.00 r
  UART_RX_TOP/E1/BIT_COUNT_reg[3]/QN (DFFRX1M)            0.33       0.33 r
  UART_RX_TOP/E1/U21/Y (OAI32X1M)                         0.06       0.39 f
  UART_RX_TOP/E1/BIT_COUNT_reg[3]/D (DFFRX1M)             0.00       0.39 f
  data arrival time                                                  0.39

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_TOP/E1/BIT_COUNT_reg[3]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: UART_RX_TOP/E1/BIT_COUNT_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX_TOP/E1/BIT_COUNT_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/E1/BIT_COUNT_reg[1]/CK (DFFRX1M)            0.00       0.00 r
  UART_RX_TOP/E1/BIT_COUNT_reg[1]/QN (DFFRX1M)            0.33       0.33 r
  UART_RX_TOP/E1/U20/Y (OAI32X1M)                         0.06       0.39 f
  UART_RX_TOP/E1/BIT_COUNT_reg[1]/D (DFFRX1M)             0.00       0.39 f
  data arrival time                                                  0.39

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_TOP/E1/BIT_COUNT_reg[1]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: UART_RX_TOP/D1/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX_TOP/D1/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/D1/current_state_reg[0]/CK (DFFRX1M)        0.00       0.00 r
  UART_RX_TOP/D1/current_state_reg[0]/QN (DFFRX1M)        0.34       0.34 r
  UART_RX_TOP/D1/U10/Y (OAI32X1M)                         0.07       0.41 f
  UART_RX_TOP/D1/current_state_reg[0]/D (DFFRX1M)         0.00       0.41 f
  data arrival time                                                  0.41

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_TOP/D1/current_state_reg[0]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: UART_RX_TOP/D2/P_DATA_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX_TOP/D2/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/D2/P_DATA_reg[7]/CK (DFFRX1M)               0.00       0.00 r
  UART_RX_TOP/D2/P_DATA_reg[7]/QN (DFFRX1M)               0.35       0.35 r
  UART_RX_TOP/D2/U9/Y (OAI22X1M)                          0.07       0.42 f
  UART_RX_TOP/D2/P_DATA_reg[6]/D (DFFRX1M)                0.00       0.42 f
  data arrival time                                                  0.42

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_TOP/D2/P_DATA_reg[6]/CK (DFFRX1M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: UART_RX_TOP/D2/P_DATA_reg[6]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX_TOP/D2/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/D2/P_DATA_reg[6]/CK (DFFRX1M)               0.00       0.00 r
  UART_RX_TOP/D2/P_DATA_reg[6]/QN (DFFRX1M)               0.35       0.35 r
  UART_RX_TOP/D2/U8/Y (OAI22X1M)                          0.07       0.42 f
  UART_RX_TOP/D2/P_DATA_reg[5]/D (DFFRX1M)                0.00       0.42 f
  data arrival time                                                  0.42

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_TOP/D2/P_DATA_reg[5]/CK (DFFRX1M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: UART_RX_TOP/D2/P_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX_TOP/D2/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/D2/P_DATA_reg[5]/CK (DFFRX1M)               0.00       0.00 r
  UART_RX_TOP/D2/P_DATA_reg[5]/QN (DFFRX1M)               0.35       0.35 r
  UART_RX_TOP/D2/U7/Y (OAI22X1M)                          0.07       0.42 f
  UART_RX_TOP/D2/P_DATA_reg[4]/D (DFFRX1M)                0.00       0.42 f
  data arrival time                                                  0.42

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_TOP/D2/P_DATA_reg[4]/CK (DFFRX1M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: UART_RX_TOP/D2/P_DATA_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX_TOP/D2/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/D2/P_DATA_reg[4]/CK (DFFRX1M)               0.00       0.00 r
  UART_RX_TOP/D2/P_DATA_reg[4]/QN (DFFRX1M)               0.35       0.35 r
  UART_RX_TOP/D2/U6/Y (OAI22X1M)                          0.07       0.42 f
  UART_RX_TOP/D2/P_DATA_reg[3]/D (DFFRX1M)                0.00       0.42 f
  data arrival time                                                  0.42

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_TOP/D2/P_DATA_reg[3]/CK (DFFRX1M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: UART_RX_TOP/D2/P_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX_TOP/D2/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/D2/P_DATA_reg[3]/CK (DFFRX1M)               0.00       0.00 r
  UART_RX_TOP/D2/P_DATA_reg[3]/QN (DFFRX1M)               0.35       0.35 r
  UART_RX_TOP/D2/U5/Y (OAI22X1M)                          0.07       0.42 f
  UART_RX_TOP/D2/P_DATA_reg[2]/D (DFFRX1M)                0.00       0.42 f
  data arrival time                                                  0.42

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_TOP/D2/P_DATA_reg[2]/CK (DFFRX1M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: UART_RX_TOP/D2/P_DATA_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX_TOP/D2/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/D2/P_DATA_reg[2]/CK (DFFRX1M)               0.00       0.00 r
  UART_RX_TOP/D2/P_DATA_reg[2]/QN (DFFRX1M)               0.35       0.35 r
  UART_RX_TOP/D2/U4/Y (OAI22X1M)                          0.07       0.42 f
  UART_RX_TOP/D2/P_DATA_reg[1]/D (DFFRX1M)                0.00       0.42 f
  data arrival time                                                  0.42

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_TOP/D2/P_DATA_reg[1]/CK (DFFRX1M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: UART_RX_TOP/D2/P_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX_TOP/D2/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/D2/P_DATA_reg[1]/CK (DFFRX1M)               0.00       0.00 r
  UART_RX_TOP/D2/P_DATA_reg[1]/QN (DFFRX1M)               0.35       0.35 r
  UART_RX_TOP/D2/U11/Y (OAI2BB2X1M)                       0.10       0.45 f
  UART_RX_TOP/D2/P_DATA_reg[0]/D (DFFRX1M)                0.00       0.45 f
  data arrival time                                                  0.45

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_TOP/D2/P_DATA_reg[0]/CK (DFFRX1M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: UART_RX_TOP/D2/P_DATA_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX_TOP/D2/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/D2/P_DATA_reg[7]/CK (DFFRX1M)               0.00       0.00 r
  UART_RX_TOP/D2/P_DATA_reg[7]/QN (DFFRX1M)               0.35       0.35 r
  UART_RX_TOP/D2/U3/Y (OAI2BB2X1M)                        0.10       0.45 f
  UART_RX_TOP/D2/P_DATA_reg[7]/D (DFFRX1M)                0.00       0.45 f
  data arrival time                                                  0.45

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_TOP/D2/P_DATA_reg[7]/CK (DFFRX1M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: UART_RX_TOP/E1/BIT_COUNT_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX_TOP/E1/BIT_COUNT_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/E1/BIT_COUNT_reg[0]/CK (DFFRX1M)            0.00       0.00 r
  UART_RX_TOP/E1/BIT_COUNT_reg[0]/QN (DFFRX1M)            0.38       0.38 r
  UART_RX_TOP/E1/U28/Y (OAI22X1M)                         0.08       0.46 f
  UART_RX_TOP/E1/BIT_COUNT_reg[0]/D (DFFRX1M)             0.00       0.46 f
  data arrival time                                                  0.46

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_TOP/E1/BIT_COUNT_reg[0]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: UART_RX_TOP/D1/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX_TOP/D1/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/D1/current_state_reg[1]/CK (DFFRX1M)        0.00       0.00 r
  UART_RX_TOP/D1/current_state_reg[1]/QN (DFFRX1M)        0.38       0.38 r
  UART_RX_TOP/D1/U3/Y (OAI22X1M)                          0.08       0.46 f
  UART_RX_TOP/D1/current_state_reg[1]/D (DFFRX1M)         0.00       0.46 f
  data arrival time                                                  0.46

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_TOP/D1/current_state_reg[1]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: UART_RX_TOP/E1/EDGE_COUNT_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX_TOP/E1/EDGE_COUNT_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/E1/EDGE_COUNT_reg[4]/CK (DFFRX1M)           0.00       0.00 r
  UART_RX_TOP/E1/EDGE_COUNT_reg[4]/QN (DFFRX1M)           0.35       0.35 r
  UART_RX_TOP/E1/U26/Y (OAI2BB2XLM)                       0.11       0.46 f
  UART_RX_TOP/E1/EDGE_COUNT_reg[4]/D (DFFRX1M)            0.00       0.46 f
  data arrival time                                                  0.46

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_TOP/E1/EDGE_COUNT_reg[4]/CK (DFFRX1M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: UART_RX_TOP/E1/EDGE_COUNT_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX_TOP/E1/EDGE_COUNT_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/E1/EDGE_COUNT_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  UART_RX_TOP/E1/EDGE_COUNT_reg[0]/QN (DFFRX1M)           0.36       0.36 r
  UART_RX_TOP/E1/U27/Y (OAI2B2X1M)                        0.10       0.46 f
  UART_RX_TOP/E1/EDGE_COUNT_reg[0]/D (DFFRX1M)            0.00       0.46 f
  data arrival time                                                  0.46

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_TOP/E1/EDGE_COUNT_reg[0]/CK (DFFRX1M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: UART_RX_TOP/E1/EDGE_COUNT_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX_TOP/E1/EDGE_COUNT_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/E1/EDGE_COUNT_reg[2]/CK (DFFRX1M)           0.00       0.00 r
  UART_RX_TOP/E1/EDGE_COUNT_reg[2]/QN (DFFRX1M)           0.36       0.36 r
  UART_RX_TOP/E1/U9/Y (OAI2BB2X1M)                        0.10       0.46 f
  UART_RX_TOP/E1/EDGE_COUNT_reg[2]/D (DFFRX1M)            0.00       0.46 f
  data arrival time                                                  0.46

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_TOP/E1/EDGE_COUNT_reg[2]/CK (DFFRX1M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: UART_RX_TOP/E1/EDGE_COUNT_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX_TOP/E1/EDGE_COUNT_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/E1/EDGE_COUNT_reg[1]/CK (DFFRX1M)           0.00       0.00 r
  UART_RX_TOP/E1/EDGE_COUNT_reg[1]/QN (DFFRX1M)           0.36       0.36 r
  UART_RX_TOP/E1/U10/Y (OAI2BB2X1M)                       0.10       0.46 f
  UART_RX_TOP/E1/EDGE_COUNT_reg[1]/D (DFFRX1M)            0.00       0.46 f
  data arrival time                                                  0.46

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_TOP/E1/EDGE_COUNT_reg[1]/CK (DFFRX1M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: UART_RX_TOP/D1/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX_TOP/D1/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/D1/current_state_reg[2]/CK (DFFRX1M)        0.00       0.00 r
  UART_RX_TOP/D1/current_state_reg[2]/QN (DFFRX1M)        0.39       0.39 r
  UART_RX_TOP/D1/U8/Y (OAI22X1M)                          0.08       0.47 f
  UART_RX_TOP/D1/current_state_reg[2]/D (DFFRX1M)         0.00       0.47 f
  data arrival time                                                  0.47

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_TOP/D1/current_state_reg[2]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: UART_RX_TOP/E1/EDGE_COUNT_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX_TOP/E1/EDGE_COUNT_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/E1/EDGE_COUNT_reg[3]/CK (DFFRX1M)           0.00       0.00 r
  UART_RX_TOP/E1/EDGE_COUNT_reg[3]/QN (DFFRX1M)           0.37       0.37 r
  UART_RX_TOP/E1/U11/Y (OAI2BB2X1M)                       0.11       0.48 f
  UART_RX_TOP/E1/EDGE_COUNT_reg[3]/D (DFFRX1M)            0.00       0.48 f
  data arrival time                                                  0.48

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_TOP/E1/EDGE_COUNT_reg[3]/CK (DFFRX1M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: UART_RX_TOP/E1/BIT_COUNT_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX_TOP/E1/BIT_COUNT_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TOP/E1/BIT_COUNT_reg[2]/CK (DFFRX1M)            0.00       0.00 r
  UART_RX_TOP/E1/BIT_COUNT_reg[2]/Q (DFFRX1M)             0.52       0.52 r
  UART_RX_TOP/E1/U24/Y (OAI2BB2X1M)                       0.09       0.61 f
  UART_RX_TOP/E1/BIT_COUNT_reg[2]/D (DFFRX1M)             0.00       0.61 f
  data arrival time                                                  0.61

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX_TOP/E1/BIT_COUNT_reg[2]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: UART_TX_TOP/flag_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_TOP/F1/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_TOP/flag_reg/CK (DFFRQX2M)                      0.00       0.00 r
  UART_TX_TOP/flag_reg/Q (DFFRQX2M)                       0.40       0.40 r
  UART_TX_TOP/F1/DATA_VALID (UART_TX_FSM)                 0.00       0.40 r
  UART_TX_TOP/F1/U22/Y (OAI32X1M)                         0.07       0.47 f
  UART_TX_TOP/F1/current_state_reg[0]/D (DFFSX1M)         0.00       0.47 f
  data arrival time                                                  0.47

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX_TOP/F1/current_state_reg[0]/CK (DFFSX1M)        0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: FIFO_TOP/sync_w2r/Q1_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO_TOP/sync_w2r/out_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/sync_w2r/Q1_reg[3]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO_TOP/sync_w2r/Q1_reg[3]/Q (DFFRQX2M)                0.46       0.46 f
  FIFO_TOP/sync_w2r/out_reg[3]/D (DFFRQX2M)               0.00       0.46 f
  data arrival time                                                  0.46

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/sync_w2r/out_reg[3]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: FIFO_TOP/sync_w2r/Q1_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO_TOP/sync_w2r/out_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/sync_w2r/Q1_reg[2]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO_TOP/sync_w2r/Q1_reg[2]/Q (DFFRQX2M)                0.46       0.46 f
  FIFO_TOP/sync_w2r/out_reg[2]/D (DFFRQX2M)               0.00       0.46 f
  data arrival time                                                  0.46

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/sync_w2r/out_reg[2]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: FIFO_TOP/sync_w2r/Q1_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO_TOP/sync_w2r/out_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/sync_w2r/Q1_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO_TOP/sync_w2r/Q1_reg[1]/Q (DFFRQX2M)                0.46       0.46 f
  FIFO_TOP/sync_w2r/out_reg[1]/D (DFFRQX2M)               0.00       0.46 f
  data arrival time                                                  0.46

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/sync_w2r/out_reg[1]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: FIFO_TOP/sync_w2r/Q1_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO_TOP/sync_w2r/out_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/sync_w2r/Q1_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  FIFO_TOP/sync_w2r/Q1_reg[0]/Q (DFFRQX2M)                0.46       0.46 f
  FIFO_TOP/sync_w2r/out_reg[0]/D (DFFRQX2M)               0.00       0.46 f
  data arrival time                                                  0.46

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/sync_w2r/out_reg[0]/CK (DFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: PULSE_GEN/rcv_flop_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: PULSE_GEN/pls_flop_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  PULSE_GEN/rcv_flop_reg/CK (DFFRQX2M)                    0.00       0.00 r
  PULSE_GEN/rcv_flop_reg/Q (DFFRQX2M)                     0.47       0.47 f
  PULSE_GEN/pls_flop_reg/D (DFFRQX2M)                     0.00       0.47 f
  data arrival time                                                  0.47

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  PULSE_GEN/pls_flop_reg/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: UART_TX_TOP/S1/DONE_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_TOP/F1/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_TOP/S1/DONE_reg/CK (DFFRQX2M)                   0.00       0.00 r
  UART_TX_TOP/S1/DONE_reg/Q (DFFRQX2M)                    0.42       0.42 r
  UART_TX_TOP/S1/DONE (UART_TX_Serializer)                0.00       0.42 r
  UART_TX_TOP/F1/SER_DONE (UART_TX_FSM)                   0.00       0.42 r
  UART_TX_TOP/F1/U27/Y (OAI21X2M)                         0.07       0.49 f
  UART_TX_TOP/F1/current_state_reg[2]/D (DFFRQX2M)        0.00       0.49 f
  data arrival time                                                  0.49

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX_TOP/F1/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: FIFO_TOP/rptr_empty/rbin_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO_TOP/rptr_empty/rbin_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/rptr_empty/rbin_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  FIFO_TOP/rptr_empty/rbin_reg[3]/Q (DFFRQX2M)            0.38       0.38 r
  FIFO_TOP/rptr_empty/U6/Y (XNOR2X2M)                     0.12       0.50 f
  FIFO_TOP/rptr_empty/rbin_reg[3]/D (DFFRQX2M)            0.00       0.50 f
  data arrival time                                                  0.50

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/rptr_empty/rbin_reg[3]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: FIFO_TOP/rptr_empty/rbin_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO_TOP/rptr_empty/rptr_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/rptr_empty/rbin_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  FIFO_TOP/rptr_empty/rbin_reg[3]/Q (DFFRQX2M)            0.38       0.38 r
  FIFO_TOP/rptr_empty/U6/Y (XNOR2X2M)                     0.12       0.50 f
  FIFO_TOP/rptr_empty/rptr_reg[3]/D (DFFRQX2M)            0.00       0.50 f
  data arrival time                                                  0.50

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/rptr_empty/rptr_reg[3]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: UART_TX_TOP/S1/count_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_TOP/S1/count_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_TOP/S1/count_reg[2]/CK (DFFRQX2M)               0.00       0.00 r
  UART_TX_TOP/S1/count_reg[2]/Q (DFFRQX2M)                0.44       0.44 r
  UART_TX_TOP/S1/U10/Y (OAI32X1M)                         0.10       0.54 f
  UART_TX_TOP/S1/count_reg[2]/D (DFFRQX2M)                0.00       0.54 f
  data arrival time                                                  0.54

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX_TOP/S1/count_reg[2]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: UART_TX_TOP/S1/count_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_TOP/S1/count_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_TOP/S1/count_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  UART_TX_TOP/S1/count_reg[1]/Q (DFFRQX2M)                0.49       0.49 r
  UART_TX_TOP/S1/U8/Y (OAI32X1M)                          0.12       0.61 f
  UART_TX_TOP/S1/count_reg[1]/D (DFFRQX2M)                0.00       0.61 f
  data arrival time                                                  0.61

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX_TOP/S1/count_reg[1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: UART_TX_TOP/F1/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_TOP/F1/current_state_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_TOP/F1/current_state_reg[0]/CK (DFFSX1M)        0.00       0.00 r
  UART_TX_TOP/F1/current_state_reg[0]/QN (DFFSX1M)        0.41       0.41 f
  UART_TX_TOP/F1/U6/Y (NAND3X2M)                          0.15       0.57 r
  UART_TX_TOP/F1/U28/Y (NOR2X2M)                          0.05       0.62 f
  UART_TX_TOP/F1/current_state_reg[4]/D (DFFRQX2M)        0.00       0.62 f
  data arrival time                                                  0.62

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX_TOP/F1/current_state_reg[4]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: UART_TX_TOP/S1/DONE_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_TOP/S1/DONE_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_TOP/S1/DONE_reg/CK (DFFRQX2M)                   0.00       0.00 r
  UART_TX_TOP/S1/DONE_reg/Q (DFFRQX2M)                    0.50       0.50 f
  UART_TX_TOP/S1/U19/Y (OAI21X2M)                         0.07       0.58 r
  UART_TX_TOP/S1/U18/Y (NAND2X2M)                         0.05       0.63 f
  UART_TX_TOP/S1/DONE_reg/D (DFFRQX2M)                    0.00       0.63 f
  data arrival time                                                  0.63

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX_TOP/S1/DONE_reg/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: UART_TX_TOP/flag_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_TOP/F1/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_TOP/flag_reg/CK (DFFRQX2M)                      0.00       0.00 r
  UART_TX_TOP/flag_reg/Q (DFFRQX2M)                       0.49       0.49 f
  UART_TX_TOP/F1/DATA_VALID (UART_TX_FSM)                 0.00       0.49 f
  UART_TX_TOP/F1/U30/Y (AND2X2M)                          0.14       0.63 f
  UART_TX_TOP/F1/current_state_reg[1]/D (DFFRQX2M)        0.00       0.63 f
  data arrival time                                                  0.63

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX_TOP/F1/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: UART_TX_TOP/S1/count_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_TOP/S1/count_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_TOP/S1/count_reg[3]/CK (DFFRQX2M)               0.00       0.00 r
  UART_TX_TOP/S1/count_reg[3]/Q (DFFRQX2M)                0.41       0.41 r
  UART_TX_TOP/S1/U14/Y (NOR2X2M)                          0.07       0.48 f
  UART_TX_TOP/S1/U7/Y (INVX2M)                            0.08       0.56 r
  UART_TX_TOP/S1/U15/Y (OAI22X1M)                         0.09       0.64 f
  UART_TX_TOP/S1/count_reg[0]/D (DFFRQX2M)                0.00       0.64 f
  data arrival time                                                  0.64

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX_TOP/S1/count_reg[0]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: UART_TX_TOP/S1/count_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_TOP/S1/count_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_TOP/S1/count_reg[3]/CK (DFFRQX2M)               0.00       0.00 r
  UART_TX_TOP/S1/count_reg[3]/Q (DFFRQX2M)                0.41       0.41 r
  UART_TX_TOP/S1/U14/Y (NOR2X2M)                          0.07       0.48 f
  UART_TX_TOP/S1/U16/Y (NAND4X2M)                         0.12       0.60 r
  UART_TX_TOP/S1/U5/Y (OAI21X2M)                          0.05       0.65 f
  UART_TX_TOP/S1/count_reg[3]/D (DFFRQX2M)                0.00       0.65 f
  data arrival time                                                  0.65

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX_TOP/S1/count_reg[3]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: UART_TX_TOP/F1/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_TOP/F1/current_state_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_TOP/F1/current_state_reg[0]/CK (DFFSX1M)        0.00       0.00 r
  UART_TX_TOP/F1/current_state_reg[0]/QN (DFFSX1M)        0.41       0.41 f
  UART_TX_TOP/F1/U6/Y (NAND3X2M)                          0.15       0.57 r
  UART_TX_TOP/F1/U25/Y (NOR4BX1M)                         0.08       0.65 f
  UART_TX_TOP/F1/current_state_reg[3]/D (DFFRQX2M)        0.00       0.65 f
  data arrival time                                                  0.65

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX_TOP/F1/current_state_reg[3]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: FIFO_TOP/sync_w2r/out_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO_TOP/rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/sync_w2r/out_reg[2]/CK (DFFRQX2M)              0.00       0.00 r
  FIFO_TOP/sync_w2r/out_reg[2]/Q (DFFRQX2M)               0.38       0.38 r
  FIFO_TOP/sync_w2r/out[2] (FIFO_DF_SYNC_0)               0.00       0.38 r
  FIFO_TOP/rptr_empty/sync_wr_ptr[2] (FIFO_RD)            0.00       0.38 r
  FIFO_TOP/rptr_empty/U12/Y (CLKXOR2X2M)                  0.15       0.53 r
  FIFO_TOP/rptr_empty/U10/Y (NOR4X1M)                     0.05       0.59 f
  FIFO_TOP/rptr_empty/rempty_reg/D (DFFSQX2M)             0.00       0.59 f
  data arrival time                                                  0.59

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/rptr_empty/rempty_reg/CK (DFFSQX2M)            0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: UART_TX_TOP/P1/PARITY_BIT_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_TOP/P1/PARITY_BIT_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX_TOP/P1/PARITY_BIT_reg/CK (DFFRQX2M)             0.00       0.00 r
  UART_TX_TOP/P1/PARITY_BIT_reg/Q (DFFRQX2M)              0.37       0.37 r
  UART_TX_TOP/P1/U4/Y (OAI2BB2X1M)                        0.15       0.52 r
  UART_TX_TOP/P1/PARITY_BIT_reg/D (DFFRQX2M)              0.00       0.52 r
  data arrival time                                                  0.52

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX_TOP/P1/PARITY_BIT_reg/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: FIFO_TOP/rptr_empty/rempty_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO_TOP/rptr_empty/rbin_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP/rptr_empty/rempty_reg/CK (DFFSQX2M)            0.00       0.00 r
  FIFO_TOP/rptr_empty/rempty_reg/Q (DFFSQX2M)             0.44       0.44 r
  FIFO_TOP/rptr_empty/U14/Y (NOR2BX2M)                    0.06       0.50 f
  FIFO_TOP/rptr_empty/U18/Y (CLKXOR2X2M)                  0.17       0.67 f
  FIFO_TOP/rptr_empty/rbin_reg[0]/D (DFFRQX2M)            0.00       0.67 f
  data arrival time                                                  0.67

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP/rptr_empty/rbin_reg[0]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: RST_SYNC_2/sync_reg_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: RST_SYNC_2/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  RST_SYNC_2/sync_reg_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  RST_SYNC_2/sync_reg_reg[0]/Q (DFFRQX2M)                 0.46       0.46 f
  RST_SYNC_2/sync_reg_reg[1]/D (DFFRQX2M)                 0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYNC_2/sync_reg_reg[1]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: TX_CLK_DIV/odd_edge_tog_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_CLK_DIV/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_CLK_DIV/odd_edge_tog_reg/CK (DFFSQX2M)               0.00       0.00 r
  TX_CLK_DIV/odd_edge_tog_reg/Q (DFFSQX2M)                0.44       0.44 r
  TX_CLK_DIV/U30/Y (XNOR2X1M)                             0.05       0.49 f
  TX_CLK_DIV/odd_edge_tog_reg/D (DFFSQX2M)                0.00       0.49 f
  data arrival time                                                  0.49

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX_CLK_DIV/odd_edge_tog_reg/CK (DFFSQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: RX_CLK_DIV/odd_edge_tog_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_CLK_DIV/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_CLK_DIV/odd_edge_tog_reg/CK (DFFSQX2M)               0.00       0.00 r
  RX_CLK_DIV/odd_edge_tog_reg/Q (DFFSQX2M)                0.44       0.44 r
  RX_CLK_DIV/U30/Y (XNOR2X1M)                             0.05       0.49 f
  RX_CLK_DIV/odd_edge_tog_reg/D (DFFSQX2M)                0.00       0.49 f
  data arrival time                                                  0.49

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_CLK_DIV/odd_edge_tog_reg/CK (DFFSQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: TX_CLK_DIV/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_CLK_DIV/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_CLK_DIV/div_clk_reg/CK (DFFRQX2M)                    0.00       0.00 r
  TX_CLK_DIV/div_clk_reg/Q (DFFRQX2M)                     0.39       0.39 r
  TX_CLK_DIV/U27/Y (CLKXOR2X2M)                           0.20       0.59 f
  TX_CLK_DIV/div_clk_reg/D (DFFRQX2M)                     0.00       0.59 f
  data arrival time                                                  0.59

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX_CLK_DIV/div_clk_reg/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: RX_CLK_DIV/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_CLK_DIV/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_CLK_DIV/div_clk_reg/CK (DFFRQX2M)                    0.00       0.00 r
  RX_CLK_DIV/div_clk_reg/Q (DFFRQX2M)                     0.39       0.39 r
  RX_CLK_DIV/U27/Y (CLKXOR2X2M)                           0.20       0.59 f
  RX_CLK_DIV/div_clk_reg/D (DFFRQX2M)                     0.00       0.59 f
  data arrival time                                                  0.59

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_CLK_DIV/div_clk_reg/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: TX_CLK_DIV/count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_CLK_DIV/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_CLK_DIV/count_reg[6]/CK (DFFRQX2M)                   0.00       0.00 r
  TX_CLK_DIV/count_reg[6]/Q (DFFRQX2M)                    0.41       0.41 r
  TX_CLK_DIV/U24/Y (AO22X1M)                              0.15       0.56 r
  TX_CLK_DIV/count_reg[6]/D (DFFRQX2M)                    0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX_CLK_DIV/count_reg[6]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: RX_CLK_DIV/count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_CLK_DIV/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_CLK_DIV/count_reg[6]/CK (DFFRQX2M)                   0.00       0.00 r
  RX_CLK_DIV/count_reg[6]/Q (DFFRQX2M)                    0.41       0.41 r
  RX_CLK_DIV/U24/Y (AO22X1M)                              0.15       0.56 r
  RX_CLK_DIV/count_reg[6]/D (DFFRQX2M)                    0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_CLK_DIV/count_reg[6]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: TX_CLK_DIV/count_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_CLK_DIV/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_CLK_DIV/count_reg[5]/CK (DFFRQX2M)                   0.00       0.00 r
  TX_CLK_DIV/count_reg[5]/Q (DFFRQX2M)                    0.41       0.41 r
  TX_CLK_DIV/U23/Y (AO22X1M)                              0.15       0.56 r
  TX_CLK_DIV/count_reg[5]/D (DFFRQX2M)                    0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX_CLK_DIV/count_reg[5]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: TX_CLK_DIV/count_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_CLK_DIV/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_CLK_DIV/count_reg[4]/CK (DFFRQX2M)                   0.00       0.00 r
  TX_CLK_DIV/count_reg[4]/Q (DFFRQX2M)                    0.41       0.41 r
  TX_CLK_DIV/U22/Y (AO22X1M)                              0.15       0.56 r
  TX_CLK_DIV/count_reg[4]/D (DFFRQX2M)                    0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX_CLK_DIV/count_reg[4]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: TX_CLK_DIV/count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_CLK_DIV/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_CLK_DIV/count_reg[3]/CK (DFFRQX2M)                   0.00       0.00 r
  TX_CLK_DIV/count_reg[3]/Q (DFFRQX2M)                    0.41       0.41 r
  TX_CLK_DIV/U21/Y (AO22X1M)                              0.15       0.56 r
  TX_CLK_DIV/count_reg[3]/D (DFFRQX2M)                    0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX_CLK_DIV/count_reg[3]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: RX_CLK_DIV/count_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_CLK_DIV/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_CLK_DIV/count_reg[5]/CK (DFFRQX2M)                   0.00       0.00 r
  RX_CLK_DIV/count_reg[5]/Q (DFFRQX2M)                    0.41       0.41 r
  RX_CLK_DIV/U23/Y (AO22X1M)                              0.15       0.56 r
  RX_CLK_DIV/count_reg[5]/D (DFFRQX2M)                    0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_CLK_DIV/count_reg[5]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: RX_CLK_DIV/count_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_CLK_DIV/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_CLK_DIV/count_reg[4]/CK (DFFRQX2M)                   0.00       0.00 r
  RX_CLK_DIV/count_reg[4]/Q (DFFRQX2M)                    0.41       0.41 r
  RX_CLK_DIV/U22/Y (AO22X1M)                              0.15       0.56 r
  RX_CLK_DIV/count_reg[4]/D (DFFRQX2M)                    0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_CLK_DIV/count_reg[4]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: RX_CLK_DIV/count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_CLK_DIV/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_CLK_DIV/count_reg[3]/CK (DFFRQX2M)                   0.00       0.00 r
  RX_CLK_DIV/count_reg[3]/Q (DFFRQX2M)                    0.41       0.41 r
  RX_CLK_DIV/U21/Y (AO22X1M)                              0.15       0.56 r
  RX_CLK_DIV/count_reg[3]/D (DFFRQX2M)                    0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_CLK_DIV/count_reg[3]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: TX_CLK_DIV/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_CLK_DIV/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_CLK_DIV/count_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  TX_CLK_DIV/count_reg[2]/Q (DFFRQX2M)                    0.42       0.42 r
  TX_CLK_DIV/U20/Y (AO22X1M)                              0.15       0.57 r
  TX_CLK_DIV/count_reg[2]/D (DFFRQX2M)                    0.00       0.57 r
  data arrival time                                                  0.57

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX_CLK_DIV/count_reg[2]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: TX_CLK_DIV/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_CLK_DIV/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_CLK_DIV/count_reg[1]/CK (DFFRQX2M)                   0.00       0.00 r
  TX_CLK_DIV/count_reg[1]/Q (DFFRQX2M)                    0.42       0.42 r
  TX_CLK_DIV/U19/Y (AO22X1M)                              0.15       0.57 r
  TX_CLK_DIV/count_reg[1]/D (DFFRQX2M)                    0.00       0.57 r
  data arrival time                                                  0.57

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX_CLK_DIV/count_reg[1]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: RX_CLK_DIV/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_CLK_DIV/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_CLK_DIV/count_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  RX_CLK_DIV/count_reg[2]/Q (DFFRQX2M)                    0.42       0.42 r
  RX_CLK_DIV/U20/Y (AO22X1M)                              0.15       0.57 r
  RX_CLK_DIV/count_reg[2]/D (DFFRQX2M)                    0.00       0.57 r
  data arrival time                                                  0.57

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_CLK_DIV/count_reg[2]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: RX_CLK_DIV/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_CLK_DIV/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_CLK_DIV/count_reg[1]/CK (DFFRQX2M)                   0.00       0.00 r
  RX_CLK_DIV/count_reg[1]/Q (DFFRQX2M)                    0.42       0.42 r
  RX_CLK_DIV/U19/Y (AO22X1M)                              0.15       0.57 r
  RX_CLK_DIV/count_reg[1]/D (DFFRQX2M)                    0.00       0.57 r
  data arrival time                                                  0.57

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_CLK_DIV/count_reg[1]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: TX_CLK_DIV/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_CLK_DIV/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_CLK_DIV/count_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  TX_CLK_DIV/count_reg[0]/Q (DFFRQX2M)                    0.43       0.43 r
  TX_CLK_DIV/U18/Y (AO22X1M)                              0.15       0.59 r
  TX_CLK_DIV/count_reg[0]/D (DFFRQX2M)                    0.00       0.59 r
  data arrival time                                                  0.59

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  TX_CLK_DIV/count_reg[0]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: RX_CLK_DIV/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_CLK_DIV/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_CLK_DIV/count_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  RX_CLK_DIV/count_reg[0]/Q (DFFRQX2M)                    0.43       0.43 r
  RX_CLK_DIV/U18/Y (AO22X1M)                              0.15       0.59 r
  RX_CLK_DIV/count_reg[0]/D (DFFRQX2M)                    0.00       0.59 r
  data arrival time                                                  0.59

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RX_CLK_DIV/count_reg[0]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


1
