{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693228742691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693228742696 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 28 21:19:02 2023 " "Processing started: Mon Aug 28 21:19:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693228742696 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693228742696 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hack -c hack " "Command: quartus_map --read_settings_files=on --write_settings_files=off hack -c hack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693228742696 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693228742997 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693228742997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hack_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file hack_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 hack_tb " "Found entity 1: hack_tb" {  } { { "hack_tb.v" "" { Text "D:/dctime-hack/hack_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693228750784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693228750784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hack.v 5 5 " "Found 5 design units, including 5 entities, in source file hack.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register1 " "Found entity 1: Register1" {  } { { "registers_and_rams/Register1.v" "" { Text "D:/dctime-hack/registers_and_rams/Register1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693228750788 ""} { "Info" "ISGN_ENTITY_NAME" "2 Register16 " "Found entity 2: Register16" {  } { { "registers_and_rams/Register16.v" "" { Text "D:/dctime-hack/registers_and_rams/Register16.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693228750788 ""} { "Info" "ISGN_ENTITY_NAME" "3 RAM8 " "Found entity 3: RAM8" {  } { { "registers_and_rams/RAM8.v" "" { Text "D:/dctime-hack/registers_and_rams/RAM8.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693228750788 ""} { "Info" "ISGN_ENTITY_NAME" "4 RAM64 " "Found entity 4: RAM64" {  } { { "registers_and_rams/RAM64.v" "" { Text "D:/dctime-hack/registers_and_rams/RAM64.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693228750788 ""} { "Info" "ISGN_ENTITY_NAME" "5 hack " "Found entity 5: hack" {  } { { "hack.v" "" { Text "D:/dctime-hack/hack.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693228750788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693228750788 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/hack_tb.v " "Can't analyze file -- file output_files/hack_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1693228750791 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hack " "Elaborating entity \"hack\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693228750845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM64 RAM64:ram64 " "Elaborating entity \"RAM64\" for hierarchy \"RAM64:ram64\"" {  } { { "hack.v" "ram64" { Text "D:/dctime-hack/hack.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693228750862 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RAM64.v(25) " "Verilog HDL assignment warning at RAM64.v(25): truncated value with size 32 to match size of target (4)" {  } { { "registers_and_rams/RAM64.v" "" { Text "D:/dctime-hack/registers_and_rams/RAM64.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693228750863 "|hack|RAM64:ram64"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM8 RAM64:ram64\|RAM8:RAM8to64\[0\].ram8 " "Elaborating entity \"RAM8\" for hierarchy \"RAM64:ram64\|RAM8:RAM8to64\[0\].ram8\"" {  } { { "registers_and_rams/RAM64.v" "RAM8to64\[0\].ram8" { Text "D:/dctime-hack/registers_and_rams/RAM64.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693228750870 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RAM8.v(24) " "Verilog HDL assignment warning at RAM8.v(24): truncated value with size 32 to match size of target (4)" {  } { { "registers_and_rams/RAM8.v" "" { Text "D:/dctime-hack/registers_and_rams/RAM8.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693228750871 "|hack|RAM64:ram64|RAM8:RAM8to64[0].ram8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RAM8.v(32) " "Verilog HDL assignment warning at RAM8.v(32): truncated value with size 32 to match size of target (4)" {  } { { "registers_and_rams/RAM8.v" "" { Text "D:/dctime-hack/registers_and_rams/RAM8.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693228750872 "|hack|RAM64:ram64|RAM8:RAM8to64[0].ram8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register16 RAM64:ram64\|RAM8:RAM8to64\[0\].ram8\|Register16:Register16toRAM8\[0\].register16 " "Elaborating entity \"Register16\" for hierarchy \"RAM64:ram64\|RAM8:RAM8to64\[0\].ram8\|Register16:Register16toRAM8\[0\].register16\"" {  } { { "registers_and_rams/RAM8.v" "Register16toRAM8\[0\].register16" { Text "D:/dctime-hack/registers_and_rams/RAM8.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693228750879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register1 RAM64:ram64\|RAM8:RAM8to64\[0\].ram8\|Register16:Register16toRAM8\[0\].register16\|Register1:Register1to16\[0\].register1 " "Elaborating entity \"Register1\" for hierarchy \"RAM64:ram64\|RAM8:RAM8to64\[0\].ram8\|Register16:Register16toRAM8\[0\].register16\|Register1:Register1to16\[0\].register1\"" {  } { { "registers_and_rams/Register16.v" "Register1to16\[0\].register1" { Text "D:/dctime-hack/registers_and_rams/Register16.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693228750885 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1693228752165 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1693228752384 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1693228753080 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693228753080 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[6\] " "No output dependent on input pin \"addr\[6\]\"" {  } { { "hack.v" "" { Text "D:/dctime-hack/hack.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693228753218 "|hack|addr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[7\] " "No output dependent on input pin \"addr\[7\]\"" {  } { { "hack.v" "" { Text "D:/dctime-hack/hack.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693228753218 "|hack|addr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[8\] " "No output dependent on input pin \"addr\[8\]\"" {  } { { "hack.v" "" { Text "D:/dctime-hack/hack.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693228753218 "|hack|addr[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1693228753218 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1811 " "Implemented 1811 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693228753218 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693228753218 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1768 " "Implemented 1768 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1693228753218 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693228753218 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693228753246 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 28 21:19:13 2023 " "Processing ended: Mon Aug 28 21:19:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693228753246 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693228753246 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693228753246 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693228753246 ""}
