# Description

This module is a wishbone-compatible cache controller for multiprocessor systems. It uses MESI protocol to communicate with other cache controllers to achieve coherency between the cores.
