INFO: [VRFC 10-163] Analyzing VHDL file "D:/github/Studies/Programowalne_Uklady_Logiczne/Lab_6/project_1/project_1.srcs/sources_1/new/wylicz.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'wylicz'
