<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="535" />
   <clocksource preferredWidth="535" />
   <frequency preferredWidth="516" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/Peripherals,Library/Peripherals/Microcontroller Peripherals,Library,Project" />
 <window width="1936" height="1056" x="1771" y="49" />
 <hdlexample language="VHDL" />
 <generation synthesis="VHDL" path="_PROJECT_NAME_" />
</preferences>
