# Enable internal termination resistor on LVDS 125MHz ref_clk
#set_property DIFF_TERM TRUE [get_ports ref_clk_p]
#set_property DIFF_TERM TRUE [get_ports ref_clk_n]

# Define I/O standards
#set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_3_mdc]
#set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_3_mdio_io]
#set_property IOSTANDARD LVCMOS25 [get_ports reset_port_2]
set_property IOSTANDARD LVCMOS25 [get_ports reset_port_0]
set_property IOSTANDARD LVCMOS25 [get_ports reset_port_1]
#set_property IOSTANDARD LVCMOS25 [get_ports reset_port_3]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[0]}]
#set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[3]}]
#set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[2]}]
#set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[1]}]
#set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[0]}]
#set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[3]}]
#set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[2]}]
#set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[1]}]
#set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[0]}]
#set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[3]}]
#set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[2]}]
#set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[1]}]
#set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[0]}]
#set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[3]}]
#set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[2]}]
#set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[1]}]
#set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[0]}]
#set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_0_mdio_io]
#set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_0_mdc]
#set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_1_mdio_io]
#set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_1_mdc]
#set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_2_mdio_io]
#set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_2_mdc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_rx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_rxc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_tx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_txc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_rx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_rxc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_tx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_txc]
#set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_rx_ctl]
#set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_rxc]
#set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_tx_ctl]
#set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_txc]
#set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_rx_ctl]
#set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_tx_ctl]
#set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_rxc]
#set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_txc]
#set_property IOSTANDARD LVDS_25 [get_ports ref_clk_p]
#set_property IOSTANDARD LVDS_25 [get_ports ref_clk_n]
set_property IOSTANDARD LVCMOS25 [get_ports {ref_clk_oe[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {ref_clk_fsel[0]}]
set_property PACKAGE_PIN L21 [get_ports {rgmii_port_1_rd[0]}]
#set_property PACKAGE_PIN L22 [get_ports mdio_io_port_0_mdio_io]
set_property PACKAGE_PIN T19 [get_ports {rgmii_port_1_rd[2]}]
#set_property PACKAGE_PIN K20 [get_ports mdio_io_port_1_mdio_io]
#set_property PACKAGE_PIN D20 [get_ports rgmii_port_3_rxc]
#set_property PACKAGE_PIN C20 [get_ports rgmii_port_3_rx_ctl]
#set_property PACKAGE_PIN E21 [get_ports {rgmii_port_3_rd[1]}]
#set_property PACKAGE_PIN D21 [get_ports {rgmii_port_3_rd[3]}]
set_property PACKAGE_PIN N19 [get_ports rgmii_port_1_rxc]
set_property PACKAGE_PIN N20 [get_ports rgmii_port_1_rx_ctl]
#set_property PACKAGE_PIN J18 [get_ports mdio_io_port_0_mdc]
set_property PACKAGE_PIN K18 [get_ports reset_port_0]
set_property PACKAGE_PIN R20 [get_ports {rgmii_port_1_rd[1]}]
set_property PACKAGE_PIN R21 [get_ports {rgmii_port_1_rd[3]}]
#set_property PACKAGE_PIN M17 [get_ports mdio_io_port_1_mdc]
#set_property PACKAGE_PIN B19 [get_ports rgmii_port_2_rxc]
#set_property PACKAGE_PIN E15 [get_ports {rgmii_port_2_rd[2]}]
#set_property PACKAGE_PIN D15 [get_ports {rgmii_port_2_rd[3]}]
#set_property PACKAGE_PIN F18 [get_ports {rgmii_port_3_rd[0]}]
#set_property PACKAGE_PIN E18 [get_ports {rgmii_port_3_rd[2]}]
set_property PACKAGE_PIN M19 [get_ports rgmii_port_0_rxc]
set_property PACKAGE_PIN M20 [get_ports rgmii_port_0_rx_ctl]
set_property PACKAGE_PIN N22 [get_ports {rgmii_port_0_rd[2]}]
set_property PACKAGE_PIN P22 [get_ports {rgmii_port_0_rd[3]}]
set_property PACKAGE_PIN J21 [get_ports {rgmii_port_0_td[1]}]
set_property PACKAGE_PIN J22 [get_ports {rgmii_port_0_td[2]}]
set_property PACKAGE_PIN P21 [get_ports {rgmii_port_1_td[0]}]
set_property PACKAGE_PIN J20 [get_ports {rgmii_port_1_td[2]}]
set_property PACKAGE_PIN K21 [get_ports {rgmii_port_1_td[3]}]
#set_property PACKAGE_PIN G20 [get_ports rgmii_port_2_rx_ctl]
#set_property PACKAGE_PIN G21 [get_ports {rgmii_port_2_rd[0]}]
#set_property PACKAGE_PIN G19 [get_ports {rgmii_port_2_td[1]}]
#set_property PACKAGE_PIN F19 [get_ports {rgmii_port_2_td[2]}]
#set_property PACKAGE_PIN D22 [get_ports rgmii_port_2_tx_ctl]
#set_property PACKAGE_PIN C22 [get_ports mdio_io_port_2_mdio_io]
#set_property PACKAGE_PIN C18 [get_ports {rgmii_port_3_td[0]}]
#set_property PACKAGE_PIN B16 [get_ports {rgmii_port_3_td[2]}]
#set_property PACKAGE_PIN B17 [get_ports {rgmii_port_3_td[3]}]
set_property PACKAGE_PIN P17 [get_ports {rgmii_port_0_rd[0]}]
set_property PACKAGE_PIN P18 [get_ports {rgmii_port_0_rd[1]}]
set_property PACKAGE_PIN M21 [get_ports {rgmii_port_0_td[0]}]
set_property PACKAGE_PIN M22 [get_ports rgmii_port_0_txc]
set_property PACKAGE_PIN T16 [get_ports {rgmii_port_0_td[3]}]
set_property PACKAGE_PIN T17 [get_ports rgmii_port_0_tx_ctl]
set_property PACKAGE_PIN N17 [get_ports {rgmii_port_1_td[1]}]
set_property PACKAGE_PIN N18 [get_ports rgmii_port_1_txc]
set_property PACKAGE_PIN J16 [get_ports rgmii_port_1_tx_ctl]
set_property PACKAGE_PIN J17 [get_ports reset_port_1]
#set_property PACKAGE_PIN G15 [get_ports {rgmii_port_2_rd[1]}]
#set_property PACKAGE_PIN G16 [get_ports {rgmii_port_2_td[0]}]
#set_property PACKAGE_PIN E19 [get_ports rgmii_port_2_txc]
#set_property PACKAGE_PIN E20 [get_ports {rgmii_port_2_td[3]}]
#set_property PACKAGE_PIN A18 [get_ports mdio_io_port_2_mdc]
#set_property PACKAGE_PIN A19 [get_ports reset_port_2]
#set_property PACKAGE_PIN A16 [get_ports {rgmii_port_3_td[1]}]
#set_property PACKAGE_PIN A17 [get_ports rgmii_port_3_txc]
#set_property PACKAGE_PIN C15 [get_ports rgmii_port_3_tx_ctl]
#set_property PACKAGE_PIN B15 [get_ports mdio_io_port_3_mdc]
#set_property PACKAGE_PIN A21 [get_ports mdio_io_port_3_mdio_io]
#set_property PACKAGE_PIN L19 [get_ports ref_clk_n]
set_property PACKAGE_PIN L17 [get_ports {ref_clk_oe[0]}]
set_property PACKAGE_PIN K19 [get_ports {ref_clk_fsel[0]}]
#set_property PACKAGE_PIN A22 [get_ports reset_port_3]


create_clock -period 8.000 -name design_1_eth_mac_0_rgmii_rx_clk -waveform {0.000 4.000} [get_ports rgmii_port_0_rxc]
create_clock -period 8.000 -name design_1_eth_mac_1_rgmii_rx_clk -waveform {0.000 4.000} [get_ports rgmii_port_1_rxc]


create_generated_clock -name rgmii_port_0_txc -source [get_pins design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C] -divide_by 1 [get_ports rgmii_port_0_txc]
set_clock_groups -logically_exclusive -group [get_clocks -include_generated_clocks {gmii_to_rgmii_0_gmii_clk_25m_out gmii_to_rgmii_0_gmii_clk_2_5m_out}] -group [get_clocks -include_generated_clocks gmii_clk_125m_out]

set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARADDR[24]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARID[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RDATA[21]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[1]}]
set_property MARK_DEBUG false [get_nets {rgmii_port_1_rd[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_BID[9]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DQS[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARSIZE[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WDATA[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARID[2]}]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[44]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WDATA[27]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWADDR[25]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[53]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WDATA[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWADDR[0]}]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[18]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWLEN[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARADDR[25]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_BID[8]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DQS[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RRESP[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARSIZE[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/ENET1_GMII_TX_ER[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WDATA[25]}]
set_property MARK_DEBUG false [get_nets {rgmii_port_1_rd[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WDATA[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARSIZE[1]}]
set_property MARK_DEBUG false [get_nets {rgmii_port_1_rd[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWID[10]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARADDR[23]}]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[17]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WDATA[26]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWADDR[24]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_Addr[4]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_BID[11]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WDATA[4]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WDATA[30]}]
set_property MARK_DEBUG false [get_nets {DDR_dqs_p[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWADDR[28]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_BRESP[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARADDR[21]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWLOCK[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[50]}]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/<const0>]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARID[5]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARADDR[22]}]
set_property MARK_DEBUG false [get_nets {rgmii_port_1_rd[0]}]
set_property MARK_DEBUG false [get_nets {DDR_dqs_p[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WDATA[5]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWADDR[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/ENET1_GMII_TX_EN[0]}]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[15]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWADDR[26]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WDATA[28]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_BID[10]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARADDR[19]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWLEN[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[48]}]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[38]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARID[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_BRESP[0]}]
set_property MARK_DEBUG false [get_nets {DDR_dqs_n[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WDATA[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWADDR[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/ENET1_GMII_TXD[7]}]
set_property MARK_DEBUG false [get_nets {rgmii_port_0_td[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARID[4]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWADDR[27]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WDATA[29]}]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[39]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RDATA[2]}]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[24]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WDATA[7]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARADDR[18]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWADDR[31]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WID[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/ENET1_GMII_TXD[5]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WDATA[8]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWADDR[6]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DQ[28]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWPROT[1]}]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[25]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWBURST[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WID[2]}]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[50]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RDATA[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[47]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARID[6]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARADDR[16]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWADDR[29]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WDATA[31]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWADDR[4]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WDATA[6]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DQ[26]}]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[22]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWADDR[30]}]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/TTC0_WAVE2_OUT]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARID[7]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARADDR[17]}]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[23]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWCACHE[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DQ[24]}]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/ENET1_GMII_RX_DV]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[21]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWQOS[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARID[10]}]
set_property MARK_DEBUG false [get_nets DDR_ck_p]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[43]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWADDR[11]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARADDR[15]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARLEN[0]}]
set_property MARK_DEBUG false [get_nets {DDR_dq[6]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWCACHE[1]}]
set_property MARK_DEBUG false [get_nets {DDR_dq[5]}]
set_property MARK_DEBUG false [get_nets {DDR_dq[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWPROT[2]}]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/PS_PORB]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RDATA[4]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWADDR[7]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WDATA[11]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARADDR[13]}]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[19]}]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[20]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWBURST[1]}]
set_property MARK_DEBUG false [get_nets {DDR_dq[4]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WID[3]}]
set_property MARK_DEBUG false [get_nets {DDR_dq[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWADDR[8]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARLEN[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RID[2]}]
set_property MARK_DEBUG false [get_nets {DDR_dq[8]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWCACHE[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARADDR[10]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WDATA[14]}]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/PS_CLK]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[30]}]
set_property MARK_DEBUG false [get_nets {DDR_dq[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARCACHE[3]}]
set_property MARK_DEBUG false [get_nets {DDR_dq[11]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWID[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WID[8]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARADDR[12]}]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/ENET1_GMII_RX_CLK]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DQ[22]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARLEN[3]}]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[31]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWADDR[9]}]
set_property MARK_DEBUG false [get_nets {DDR_addr[3]}]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/M_AXI_GP0_WREADY]
set_property MARK_DEBUG false [get_nets {DDR_dm[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWQOS[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARCACHE[1]}]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[29]}]
set_property MARK_DEBUG false [get_nets {DDR_dq[7]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WID[6]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWCACHE[2]}]
set_property MARK_DEBUG false [get_nets {ref_clk_fsel[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWQOS[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DQ[20]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARCACHE[2]}]
set_property MARK_DEBUG false [get_nets {DDR_dq[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WDATA[13]}]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/M_AXI_GP0_WVALID]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[39]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARADDR[8]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RID[5]}]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[53]}]
set_property MARK_DEBUG false [get_nets {DDR_addr[8]}]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[27]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RID[6]}]
set_property MARK_DEBUG false [get_nets {DDR_dm[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/ENET1_GMII_RXD[4]}]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[28]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WID[10]}]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/M_AXI_GP0_WLAST]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[37]}]
set_property MARK_DEBUG false [get_nets {DDR_addr[11]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WDATA[18]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_BID[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARADDR[11]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DQ[16]}]
set_property MARK_DEBUG false [get_nets {DDR_addr[6]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WDATA[15]}]
set_property MARK_DEBUG false [get_nets {DDR_dm[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWID[1]}]
set_property MARK_DEBUG false [get_nets {DDR_dq[9]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[35]}]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/M_AXI_GP0_RREADY]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[51]}]
set_property MARK_DEBUG false [get_nets {DDR_addr[7]}]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[52]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWSIZE[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARADDR[7]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWID[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WID[9]}]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/M_AXI_GP0_RVALID]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[26]}]
set_property MARK_DEBUG false [get_nets {DDR_dm[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARBURST[1]}]
set_property MARK_DEBUG false [get_nets {DDR_ba[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WDATA[20]}]
set_property MARK_DEBUG false [get_nets {DDR_addr[10]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_BID[3]}]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/M_AXI_GP0_BVALID]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[37]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWID[6]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARADDR[5]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_BID[4]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RID[11]}]
set_property MARK_DEBUG false [get_nets {DDR_ba[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DQ[15]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARADDR[31]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARADDR[6]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WDATA[21]}]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/DDR_VRP]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWID[4]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[6]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARADDR[3]}]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/DDR_DRSTB]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_BID[2]}]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/M_AXI_GP0_BREADY]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RID[7]}]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[35]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARADDR[4]}]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/DDR_ODT]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[36]}]
set_property MARK_DEBUG false [get_nets {DDR_addr[9]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WDATA[19]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DQS_n[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RID[8]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DQ[14]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARADDR[30]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWID[5]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[7]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWADDR[21]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WDATA[23]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARQOS[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RRESP[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARADDR[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DQS_n[1]}]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/DDR_Clk]
set_property MARK_DEBUG false [get_nets {DDR_ba[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WDATA[24]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWADDR[22]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_BID[7]}]
set_property MARK_DEBUG false [get_nets {DDR_addr[14]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWID[9]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DQS_n[2]}]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/DDR_Clk_n]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[34]}]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/M_AXI_GP0_AWVALID]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARQOS[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWID[7]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DQS[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWADDR[20]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WDATA[22]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DQ[9]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWID[8]}]
set_property MARK_DEBUG false [get_nets {DDR_dq[17]}]
set_property MARK_DEBUG false [get_nets {DDR_addr[12]}]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/M_AXI_GP0_ARVALID]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[33]}]
set_property MARK_DEBUG false [get_nets {DDR_dq[16]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_BID[6]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[4]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARQOS[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RID[10]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DQ[12]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DQS[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/ENET1_GMII_TXD[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[5]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DQ[30]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/ENET1_GMII_RXD[5]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/ENET1_GMII_TXD[6]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DQS_n[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARCACHE[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWPROT[0]}]
set_property MARK_DEBUG false [get_nets {DDR_addr[4]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWLEN[3]}]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWADDR[10]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWLEN[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RDATA[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARPROT[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARPROT[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARLOCK[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARPROT[0]}]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[13]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RID[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DM[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[38]}]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[47]}]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[48]}]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[49]}]
set_property MARK_DEBUG false [get_nets {rgmii_port_0_rd[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[46]}]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/ENET1_MDIO_O]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARADDR[0]}]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/ENET1_GMII_RX_ER]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/ENET1_MDIO_I]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[52]}]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/ENET1_MDIO_MDC]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/FCLK_CLK0]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[21]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[22]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[23]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[27]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[29]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DQ[11]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[30]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWADDR[23]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DQ[10]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[33]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DQ[13]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[34]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[36]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DQ[17]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DQ[19]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DQ[21]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DQ[23]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DQ[25]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DQ[27]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DQ[29]}]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/TTC0_WAVE1_OUT]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_Addr[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/ENET1_GMII_RXD[3]}]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[46]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/ENET1_GMII_TXD[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[10]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DQ[18]}]
set_property MARK_DEBUG false [get_nets {DDR_dq[23]}]
set_property MARK_DEBUG false [get_nets {DDR_dq[27]}]
set_property MARK_DEBUG false [get_nets {DDR_dq[25]}]
set_property MARK_DEBUG false [get_nets {DDR_dq[26]}]
set_property MARK_DEBUG false [get_nets {DDR_dq[28]}]
set_property MARK_DEBUG false [get_nets {DDR_dq[29]}]
set_property MARK_DEBUG false [get_nets {DDR_dq[30]}]
set_property MARK_DEBUG false [get_nets {DDR_dq[31]}]
set_property MARK_DEBUG false [get_nets {DDR_dqs_n[0]}]
set_property MARK_DEBUG false [get_nets {DDR_dqs_n[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[42]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WID[11]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWLOCK[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WSTRB[1]}]
set_property MARK_DEBUG false [get_nets {rgmii_port_0_td[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[15]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARADDR[26]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARADDR[27]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARADDR[28]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARADDR[29]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARBURST[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARID[0]}]
set_property MARK_DEBUG false [get_nets DDR_cas_n]
set_property MARK_DEBUG false [get_nets DDR_ck_n]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[13]}]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[4]}]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/ENET1_MDIO_T]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARADDR[1]}]
set_property MARK_DEBUG false [get_nets {DDR_addr[5]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/ENET1_GMII_TXD[4]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[28]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWADDR[5]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[24]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWID[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RDATA[7]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[32]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DQ[31]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWID[11]}]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/M_AXI_GP0_ACLK]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/M_AXI_GP0_ARREADY]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/ENET1_GMII_TX_CLK]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[51]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DQ[3]}]
set_property MARK_DEBUG false [get_nets rgmii_port_1_tx_ctl]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARADDR[20]}]
set_property MARK_DEBUG false [get_nets {DDR_dq[22]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WID[5]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WID[4]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[2]}]
set_property MARK_DEBUG false [get_nets {ref_clk_fsel_OBUF[0]}]
set_property MARK_DEBUG false [get_nets DDR_cke]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/USB0_VBUS_PWRSELECT]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DQ[8]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_Addr[8]}]
set_property MARK_DEBUG false [get_nets DDR_reset_n]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_Addr[11]}]
set_property MARK_DEBUG false [get_nets DDR_we_n]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_Addr[7]}]
set_property MARK_DEBUG false [get_nets DDR_ras_n]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/DDR_RAS_n]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/ENET1_EXT_INTIN]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[16]}]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[14]}]
set_property MARK_DEBUG false [get_nets DDR_cs_n]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_Addr[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_Addr[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_Addr[0]}]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/TTC0_WAVE0_OUT]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WSTRB[3]}]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/ENET1_GMII_CRS]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/USB0_PORT_INDCTL[1]}]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/ENET1_GMII_COL]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/DDR_WEB]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[25]}]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/DDR_VRN]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WID[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_Addr[6]}]
set_property MARK_DEBUG false [get_nets DDR_odt]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_Addr[9]}]
set_property MARK_DEBUG false [get_nets FIXED_IO_ps_clk]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_Addr[5]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/ENET1_GMII_RXD[6]}]
set_property MARK_DEBUG false [get_nets {DDR_dq[19]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RDATA[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/ENET1_GMII_RXD[2]}]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/M_AXI_GP0_RLAST]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RDATA[9]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RDATA[11]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RDATA[8]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/USB0_PORT_INDCTL[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WSTRB[2]}]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/DDR_CS_n]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/DDR_CKE]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/DDR_CAS_n]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RDATA[6]}]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/<const1>]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[12]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RID[4]}]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[12]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[20]}]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[10]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[19]}]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[9]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[18]}]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[11]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[17]}]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[8]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[16]}]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[7]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RDATA[29]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[14]}]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[5]}]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[6]}]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[9]}]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[11]}]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[8]}]
set_property MARK_DEBUG false [get_nets {rgmii_port_0_rd[3]}]
set_property MARK_DEBUG false [get_nets {DDR_dqs_p[2]}]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[45]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/ENET1_GMII_TXD[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/ENET1_GMII_TXD[0]}]
set_property MARK_DEBUG false [get_nets {DDR_dq[21]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/ENET1_GMII_RXD[7]}]
set_property MARK_DEBUG false [get_nets {DDR_dq[20]}]
set_property MARK_DEBUG false [get_nets {DDR_dq[18]}]
set_property MARK_DEBUG false [get_nets {DDR_dq[15]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/ENET1_GMII_RXD[1]}]
set_property MARK_DEBUG false [get_nets {DDR_dq[14]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RDATA[28]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/ENET1_GMII_RXD[0]}]
set_property MARK_DEBUG false [get_nets {DDR_dq[13]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RDATA[27]}]
set_property MARK_DEBUG false [get_nets {DDR_dq[12]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RDATA[26]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DQ[7]}]
set_property MARK_DEBUG false [get_nets {DDR_addr[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DQ[6]}]
set_property MARK_DEBUG false [get_nets {DDR_addr[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DQ[5]}]
set_property MARK_DEBUG false [get_nets {DDR_addr[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DQ[4]}]
set_property MARK_DEBUG false [get_nets rgmii_port_1_txc]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DQ[2]}]
set_property MARK_DEBUG false [get_nets rgmii_port_1_rxc]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DQ[1]}]
set_property MARK_DEBUG false [get_nets rgmii_port_1_rx_ctl]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DM[3]}]
set_property MARK_DEBUG false [get_nets rgmii_port_0_tx_ctl]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[42]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DM[2]}]
set_property MARK_DEBUG false [get_nets rgmii_port_0_rxc]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[41]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DQ[0]}]
set_property MARK_DEBUG false [get_nets rgmii_port_0_txc]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[43]}]
set_property MARK_DEBUG false [get_nets rgmii_port_0_rx_ctl]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_DM[0]}]
set_property MARK_DEBUG false [get_nets reset_port_1_OBUF]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_BankAddr[2]}]
set_property MARK_DEBUG false [get_nets reset_port_1]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_BankAddr[1]}]
set_property MARK_DEBUG false [get_nets reset_port_0_OBUF]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_BankAddr[0]}]
set_property MARK_DEBUG false [get_nets reset_port_0]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_Addr[14]}]
set_property MARK_DEBUG false [get_nets FIXED_IO_ps_srstb]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_Addr[13]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_Addr[12]}]
set_property MARK_DEBUG false [get_nets FIXED_IO_ddr_vrp]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/DDR_Addr[10]}]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/USB0_VBUS_PWRFAULT]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/PS_SRSTB]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RDATA[20]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RDATA[19]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RDATA[18]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RDATA[17]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RDATA[16]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RDATA[15]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RDATA[14]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RDATA[12]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RDATA[10]}]
set_property MARK_DEBUG false [get_nets {ref_clk_oe[0]}]
set_property MARK_DEBUG false [get_nets {ref_clk_oe_OBUF[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RDATA[25]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RDATA[23]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RDATA[22]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[26]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[31]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARLEN[1]}]
set_property MARK_DEBUG false [get_nets {DDR_dq[10]}]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/FCLK_CLK1]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[49]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RID[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RID[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RDATA[31]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RDATA[30]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWADDR[18]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWADDR[19]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWADDR[17]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWADDR[16]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWADDR[13]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWADDR[15]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RDATA[24]}]
set_property MARK_DEBUG false [get_nets {rgmii_port_1_td[1]}]
set_property MARK_DEBUG false [get_nets {DDR_dq[24]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWSIZE[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WDATA[9]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RDATA[13]}]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/M_AXI_GP0_AWREADY]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[40]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[45]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[41]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWADDR[12]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARLOCK[0]}]
set_property MARK_DEBUG false [get_nets FIXED_IO_ddr_vrn]
set_property MARK_DEBUG false [get_nets {DDR_addr[13]}]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[40]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWADDR[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_BID[5]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWSIZE[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_BID[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WDATA[16]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WDATA[10]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WDATA[12]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WSTRB[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RDATA[5]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWQOS[0]}]
set_property MARK_DEBUG false [get_nets {rgmii_port_0_rd[0]}]
set_property MARK_DEBUG false [get_nets {rgmii_port_0_td[1]}]
set_property MARK_DEBUG false [get_nets {rgmii_port_1_td[3]}]
set_property MARK_DEBUG false [get_nets {rgmii_port_0_rd[1]}]
set_property MARK_DEBUG false [get_nets {rgmii_port_0_td[0]}]
set_property MARK_DEBUG false [get_nets {rgmii_port_1_td[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WID[7]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARID[9]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARID[11]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARID[8]}]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/FCLK_RESET0_N]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_WDATA[17]}]
set_property MARK_DEBUG false [get_nets {DDR_dqs_p[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_RID[9]}]
set_property MARK_DEBUG false [get_nets {rgmii_port_1_td[2]}]
set_property MARK_DEBUG false [get_nets {FIXED_IO_mio[32]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARADDR[9]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARADDR[14]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/MIO[44]}]
set_property MARK_DEBUG false [get_nets {DDR_dqs_n[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_AWADDR[14]}]
set_property MARK_DEBUG false [get_nets FIXED_IO_ps_porb]
set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/M_AXI_GP0_ARQOS[0]}]

set_property MARK_DEBUG true [get_nets design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/axis_prog_empty]
set_property MARK_DEBUG true [get_nets design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/axis_prog_empty]
set_property MARK_DEBUG true [get_nets design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/axis_prog_empty]
set_property MARK_DEBUG true [get_nets design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/axis_prog_empty]
set_property MARK_DEBUG true [get_nets design_1_i/fifo_generator_0/U0/axis_prog_empty]
connect_debug_port u_ila_0/probe1 [get_nets [list design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/axis_prog_empty]]
connect_debug_port u_ila_0/probe2 [get_nets [list design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.gpe.rdpe/axis_prog_empty]]
connect_debug_port u_ila_0/probe4 [get_nets [list design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/axis_prog_empty]]
connect_debug_port u_ila_0/probe6 [get_nets [list design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/axis_prog_empty]]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_C]

set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/s_axis_tuser[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_wr_data_count[11]}]
set_property MARK_DEBUG false [get_nets {design_1_i/s_axis_tuser[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_prog_full_thresh[6]}]
set_property MARK_DEBUG false [get_nets {design_1_i/s_axis_tdata[4]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_rd_data_count[0]}]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0/U0/inst_fifo_gen/s_axis_tready]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0/U0/inst_fifo_gen/backup_marker]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/s_axis_tuser[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_rd_data_count[12]}]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf_i_3_n_0]
set_property MARK_DEBUG false [get_nets {design_1_i/s_axis_tuser[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/s_axis_tuser[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/s_axis_tuser[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_prog_full_thresh[8]}]
set_property MARK_DEBUG false [get_nets {design_1_i/s_axis_tuser[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/s_axis_tdata[0]}]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0/U0/inst_fifo_gen/sleep]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_2_s_axis_tready]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_data_count[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_prog_full_thresh[1]}]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_underflow]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_empty]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/m_axis_tdata[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_wr_data_count[12]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_wr_data_count[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/m_axis_tdata[6]}]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0/<const0>]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_rd_data_count[6]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_rd_data_count[11]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/s_axis_tdata[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/m_axis_tdata[5]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/s_axis_tdata[4]}]
set_property MARK_DEBUG false [get_nets {design_1_i/s_axis_tuser[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_wr_data_count[6]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_rd_data_count[10]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_prog_full_thresh[7]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_wr_data_count[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/s_axis_tuser[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_prog_full_thresh[10]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/m_axis_tuser[3]}]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0/U0/inst_fifo_gen/backup]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_data_count[4]}]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0/U0/inst_fifo_gen/m_aclk]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/m_axis_tuser[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/s_axis_tdata[7]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_prog_empty_thresh[1]}]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0/U0/inst_fifo_gen/p_0_in]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_prog_full_thresh[4]}]
set_property MARK_DEBUG false [get_nets {design_1_i/s_axis_tdata[6]}]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0/m_axis_tready]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/m_axis_tuser[2]}]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_injectdbiterr]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_prog_full_thresh[11]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_prog_full_thresh[9]}]
set_property MARK_DEBUG false [get_nets {design_1_i/gmii_to_rgmii_0_gmii_rxd[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/gmii_to_rgmii_0_gmii_rxd[7]}]
set_property MARK_DEBUG false [get_nets {design_1_i/gmii_to_rgmii_0_gmii_rxd[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/gmii_to_rgmii_0_gmii_rxd[4]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dq[23]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_ba[1]}]
set_property MARK_DEBUG false [get_nets design_1_i/DDR_cas_n]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_addr[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/axis_wr_data_count[2]}]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0/s_axis_tvalid]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0/m_aclk]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/axis_wr_data_count[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/axis_rd_data_count[9]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/axis_rd_data_count[6]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/axis_rd_data_count[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/axis_wr_data_count[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_ba[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dm[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dq[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dq[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dq[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dq[4]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dq[6]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dq[7]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dq[11]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dq[9]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dq[10]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dq[12]}]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[9]}]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[10]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_ba[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_addr[10]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/s_axis_tdata[4]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_addr[9]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/axis_wr_data_count[4]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_addr[12]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/s_axis_tdata[6]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_addr[14]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_addr[13]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_addr[11]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/axis_wr_data_count[7]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/axis_rd_data_count[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/s_axis_tdata[5]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/axis_wr_data_count[6]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/s_axis_tdata[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dq[15]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_addr[6]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_addr[5]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_addr[4]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_addr[0]}]
set_property MARK_DEBUG false [get_nets design_1_i/util_vector_logic_2_Res]
set_property MARK_DEBUG false [get_nets design_1_i/reset_port_0]
set_property MARK_DEBUG false [get_nets design_1_i/rgmii_port_0_rx_ctl]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0_MDIO_ETHERNET_1_MDIO_O]
set_property MARK_DEBUG false [get_nets {design_1_i/rgmii_port_1_td[2]}]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0_MDIO_ETHERNET_1_MDIO_I]
set_property MARK_DEBUG false [get_nets {design_1_i/rgmii_port_1_td[1]}]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0_MDIO_ETHERNET_1_MDC]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/s_axis_tdata[7]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/s_axis_tdata[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dq[14]}]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[18]}]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[21]}]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[22]}]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[23]}]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[25]}]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[26]}]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[24]}]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[27]}]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[29]}]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[30]}]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[31]}]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[32]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_addr[1]}]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_2_axis_prog_empty]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_3_axis_prog_empty]
set_property MARK_DEBUG false [get_nets {design_1_i/gmii_txd[0]}]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_2_m_axis_tvalid]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_3_n_3]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[8]}]
set_property MARK_DEBUG false [get_nets design_1_i/gmii_to_rgmii_1_MDIO_PHY_MDIO_I]
set_property MARK_DEBUG false [get_nets {design_1_i/gmii_txd[6]}]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[50]}]
set_property MARK_DEBUG false [get_nets design_1_i/GMII_1_fifo_prog_empty]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[51]}]
set_property MARK_DEBUG false [get_nets design_1_i/gmii_to_rgmii_0_ref_clk_out]
set_property MARK_DEBUG false [get_nets design_1_i/gmii_to_rgmii_1_MDIO_PHY_MDC]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[49]}]
set_property MARK_DEBUG false [get_nets design_1_i/FIXED_IO_ps_srstb]
set_property MARK_DEBUG false [get_nets design_1_i/rgmii_port_1_txc]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0_axis_prog_full]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dq[24]}]
set_property MARK_DEBUG false [get_nets design_1_i/gmii_to_rgmii_1_MDIO_PHY_MDIO_O]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dq[25]}]
set_property MARK_DEBUG false [get_nets design_1_i/Op1]
set_property MARK_DEBUG false [get_nets design_1_i/FIXED_IO_ps_porb]
set_property MARK_DEBUG false [get_nets {design_1_i/ref_clk_oe[0]}]
set_property MARK_DEBUG false [get_nets design_1_i/gmii_to_rgmii_1_MDIO_PHY_MDIO_T]
set_property MARK_DEBUG false [get_nets design_1_i/gmii_to_rgmii_0_link_status]
set_property MARK_DEBUG false [get_nets {design_1_i/gmii_txd[2]}]
set_property MARK_DEBUG false [get_nets design_1_i/FIXED_IO_ps_clk]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dq[27]}]
set_property MARK_DEBUG false [get_nets {design_1_i/rgmii_port_0_rd[0]}]
set_property MARK_DEBUG false [get_nets design_1_i/gmii_to_rgmii_1_gmii_rx_clk]
set_property MARK_DEBUG false [get_nets design_1_i/gmii_to_rgmii_0_mmcm_locked_out]
set_property MARK_DEBUG false [get_nets {design_1_i/gmii_txd[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dq[21]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dq[26]}]
set_property MARK_DEBUG false [get_nets design_1_i/reset_port_1]
set_property MARK_DEBUG false [get_nets design_1_i/DDR_we_n]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[45]}]
set_property MARK_DEBUG false [get_nets {design_1_i/rgmii_port_0_rd[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dq[17]}]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[44]}]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dq[28]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dq[16]}]
set_property MARK_DEBUG false [get_nets {design_1_i/rgmii_port_0_rd[1]}]
set_property MARK_DEBUG false [get_nets design_1_i/gmii_to_rgmii_1_gmii_rx_dv]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0_MDIO_ETHERNET_1_MDIO_T]
set_property MARK_DEBUG false [get_nets {design_1_i/rgmii_port_1_td[3]}]
set_property MARK_DEBUG false [get_nets design_1_i/gmii_to_rgmii_0_gmii_tx_clk]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[46]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dq[30]}]
set_property MARK_DEBUG false [get_nets {design_1_i/rgmii_port_0_rd[3]}]
set_property MARK_DEBUG false [get_nets design_1_i/gmii_to_rgmii_1_link_status]
set_property MARK_DEBUG false [get_nets {design_1_i/rgmii_port_0_td[1]}]
set_property MARK_DEBUG false [get_nets design_1_i/not_gate_full_fifo_1_n_0]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[41]}]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_3_n_9]
set_property MARK_DEBUG false [get_nets {design_1_i/gmii_to_rgmii_1_gmii_rxd[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dq[31]}]
set_property MARK_DEBUG false [get_nets design_1_i/link_status_and_gate_Res_0]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dq[13]}]
set_property MARK_DEBUG false [get_nets {design_1_i/rgmii_port_0_td[3]}]
set_property MARK_DEBUG false [get_nets design_1_i/or_gate_wr_en_fifo_1_Res]
set_property MARK_DEBUG false [get_nets design_1_i/gmii_to_rgmii_0_gmii_clk_2_5m_out]
set_property MARK_DEBUG false [get_nets {design_1_i/gmii_to_rgmii_1_gmii_rxd[6]}]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[43]}]
set_property MARK_DEBUG false [get_nets design_1_i/<const0>]
set_property MARK_DEBUG false [get_nets {design_1_i/rgmii_port_0_td[2]}]
set_property MARK_DEBUG false [get_nets design_1_i/or_gate_wr_en_fifo_0_Res]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[0]}]
set_property MARK_DEBUG false [get_nets design_1_i/DDR_ras_n]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[42]}]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_3_n_6]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[37]}]
set_property MARK_DEBUG false [get_nets design_1_i/DDR_ck_n]
set_property MARK_DEBUG false [get_nets design_1_i/DDR_ck_p]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[38]}]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0_FCLK_CLK0]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0_FCLK_CLK1]
set_property MARK_DEBUG false [get_nets {design_1_i/rgmii_port_1_rd[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dqs_p[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dqs_p[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[39]}]
set_property MARK_DEBUG false [get_nets design_1_i/DDR_cke]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_addr[8]}]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[12]}]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_3_n_4]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_3_m_axis_tvalid]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_3_n_7]
set_property MARK_DEBUG false [get_nets design_1_i/gmii_clk_125m_out]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dq[3]}]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_3_n_2]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/s_axis_tdata[2]}]
set_property MARK_DEBUG false [get_nets design_1_i/gmii_to_rgmii_0_gmii_rx_dv]
set_property MARK_DEBUG false [get_nets design_1_i/GMII_0_fifo_prog_empty]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dq[22]}]
set_property MARK_DEBUG false [get_nets design_1_i/DDR_reset_n]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/axis_rd_data_count[4]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/s_axis_tuser[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_prog_empty_thresh[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_prog_empty_thresh[3]}]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0/s_aclk]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0/axis_prog_full]
set_property MARK_DEBUG false [get_nets {design_1_i/gmii_txd[4]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_prog_empty_thresh[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/axis_wr_data_count[11]}]
set_property MARK_DEBUG false [get_nets {design_1_i/s_axis_tdata[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/m_axis_tdata[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/rgmii_port_1_rd[3]}]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0/m_axis_tvalid]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_data_count[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/gmii_to_rgmii_1_gmii_rxd[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/m_axis_tdata[3]}]
set_property MARK_DEBUG false [get_nets design_1_i/util_vector_logic_0_Res_0]
set_property MARK_DEBUG false [get_nets design_1_i/rgmii_port_1_rxc]
set_property MARK_DEBUG false [get_nets design_1_i/rgmii_port_0_tx_ctl]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0/U0/inst_fifo_gen/s_aresetn]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/s_axis_tdata[6]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dqs_n[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[17]}]
set_property MARK_DEBUG false [get_nets {design_1_i/rgmii_port_0_td[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[14]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_wr_data_count[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/rgmii_port_1_td[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dq[8]}]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[53]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/axis_rd_data_count[7]}]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[7]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_rd_data_count[8]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dq[20]}]
set_property MARK_DEBUG false [get_nets {design_1_i/gmii_to_rgmii_1_gmii_rxd[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/m_axis_tdata[7]}]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[15]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_rd_data_count[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/m_axis_tuser[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_prog_empty_thresh[11]}]
set_property MARK_DEBUG false [get_nets {design_1_i/gmii_to_rgmii_0_gmii_rxd[6]}]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[34]}]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dq[5]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_wr_data_count[5]}]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[35]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dqs_p[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[6]}]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[11]}]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[36]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_prog_full_thresh[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[19]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_prog_empty_thresh[8]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/axis_rd_data_count[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/s_axis_tdata[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_prog_empty_thresh[10]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_prog_full_thresh[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[4]}]
set_property MARK_DEBUG false [get_nets {design_1_i/s_axis_tdata[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/m_axis_tdata[4]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/axis_rd_data_count[5]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/axis_rd_data_count[8]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/s_axis_tdata[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/m_axis_tuser[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[33]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/m_axis_tdata[5]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/s_axis_tuser[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_rd_data_count[7]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dq[29]}]
set_property MARK_DEBUG false [get_nets {design_1_i/gmii_to_rgmii_0_gmii_rxd[1]}]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0/U0/inst_fifo_gen/<const1>]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/m_axis_tdata[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/s_axis_tdata[5]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_wr_data_count[9]}]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_3_n_5]
set_property MARK_DEBUG false [get_nets design_1_i/rgmii_port_0_txc]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_data_count[8]}]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0_m_axis_tvalid]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dm[2]}]
set_property MARK_DEBUG false [get_nets design_1_i/rgmii_port_1_rx_ctl]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dqs_n[1]}]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0/s_aresetn]
set_property MARK_DEBUG false [get_nets {design_1_i/gmii_txd[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/gmii_to_rgmii_0_gmii_rxd[0]}]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0/U0/inst_fifo_gen/int_clk]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_prog_empty_thresh[7]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_prog_full_thresh[5]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dm[1]}]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0/axis_prog_empty]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/s_axis_tdata[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/s_axis_tuser[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_wr_data_count[4]}]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[16]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/axis_wr_data_count[5]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_prog_empty_thresh[9]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dqs_p[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dq[18]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/m_axis_tdata[6]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_rd_data_count[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/s_axis_tdata[5]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/axis_rd_data_count[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/axis_rd_data_count[10]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dqs_n[2]}]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_prog_empty]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_prog_empty_thresh[5]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_data_count[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_data_count[5]}]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0/s_axis_tready]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/s_axis_tdata[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[47]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_wr_data_count[0]}]
set_property MARK_DEBUG false [get_nets design_1_i/gmii_to_rgmii_0_gmii_clk_25m_out]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/m_axis_tuser[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/m_axis_tdata[7]}]
set_property MARK_DEBUG false [get_nets {design_1_i/gmii_txd[5]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/m_axis_tdata[4]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_rd_data_count[4]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_wr_data_count[7]}]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf_i_2_n_0]
set_property MARK_DEBUG false [get_nets {design_1_i/rgmii_port_1_rd[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_wr_data_count[10]}]
set_property MARK_DEBUG false [get_nets design_1_i/DDR_odt]
set_property MARK_DEBUG false [get_nets design_1_i/DDR_cs_n]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dm[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_wr_data_count[8]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/axis_wr_data_count[9]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/axis_wr_data_count[10]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_rd_data_count[9]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_rd_data_count[5]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_addr[7]}]
set_property MARK_DEBUG false [get_nets design_1_i/rgmii_port_1_tx_ctl]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/m_axis_tdata[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/m_axis_tuser[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/m_axis_tdata[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/gmii_to_rgmii_1_gmii_rxd[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[28]}]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[20]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/m_axis_tdata[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/axis_wr_data_count[8]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/axis_wr_data_count[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/m_axis_tdata[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/axis_wr_data_count[12]}]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_3_n_8]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_prog_full_thresh[0]}]
set_property MARK_DEBUG false [get_nets design_1_i/FIXED_IO_ddr_vrn]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dq[19]}]
set_property MARK_DEBUG false [get_nets design_1_i/FIXED_IO_ddr_vrp]
set_property MARK_DEBUG false [get_nets design_1_i/rgmii_port_0_rxc]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/axis_rd_data_count[12]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_addr[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/gmii_to_rgmii_1_gmii_rxd[7]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/m_axis_tuser[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/s_axis_tdata[7]}]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[52]}]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[48]}]
set_property MARK_DEBUG false [get_nets {design_1_i/s_axis_tdata[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[13]}]
set_property MARK_DEBUG false [get_nets {design_1_i/gmii_to_rgmii_0_gmii_rxd[5]}]
set_property MARK_DEBUG false [get_nets {design_1_i/rgmii_port_1_rd[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[40]}]
set_property MARK_DEBUG false [get_nets {design_1_i/gmii_txd[7]}]
set_property MARK_DEBUG false [get_nets {design_1_i/DDR_dqs_n[3]}]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_sbiterr]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0/U0/inst_fifo_gen/m_axis_tready]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_data_count[0]}]
set_property MARK_DEBUG false [get_nets design_1_i/util_vector_logic_1_Res]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_rd_data_count[3]}]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0/U0/inst_fifo_gen/m_axis_tvalid]
set_property MARK_DEBUG false [get_nets design_1_i/gmii_to_rgmii_0_gmii_rx_clk]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_data_count[6]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_data_count[12]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_prog_empty_thresh[6]}]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0/U0/inst_fifo_gen/<const0>]
set_property MARK_DEBUG false [get_nets {design_1_i/FIXED_IO_mio[5]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_data_count[11]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_data_count[10]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_prog_empty_thresh[4]}]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_prog_full]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0/U0/inst_fifo_gen/s_aclk]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_overflow]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_data_count[7]}]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0/U0/inst_fifo_gen/inverted_reset]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_dbiterr]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_injectsbiterr]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/U0/inst_fifo_gen/axis_data_count[9]}]
set_property MARK_DEBUG false [get_nets design_1_i/gmii_to_rgmii_1_gmii_tx_clk]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0_FCLK_RESET0_N]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/axis_rd_data_count[11]}]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_1_axis_prog_full]
set_property MARK_DEBUG false [get_nets {design_1_i/ref_clk_fsel[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/gmii_to_rgmii_1_gmii_rxd[4]}]
set_property MARK_DEBUG false [get_nets {design_1_i/gmii_to_rgmii_1_gmii_rxd[5]}]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0/U0/inst_fifo_gen/s_axis_tvalid]

create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list design_1_i/axis_protocol_checker_0/inst/REP/PC_00_AXI4STREAM_ERRM_TVALID_RESET]]
create_debug_core u_ila_1 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_1]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_rx_clk]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
set_property port_width 1 [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list design_1_i/axis_protocol_checker_0/inst/REP/PC_01_AXI4STREAM_ERRM_TID_STABLE]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
set_property port_width 1 [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list design_1_i/axis_protocol_checker_0/inst/REP/PC_02_AXI4STREAM_ERRM_TDEST_STABLE]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
set_property port_width 1 [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list design_1_i/axis_protocol_checker_0/inst/REP/PC_03_AXI4STREAM_ERRM_TKEEP_STABLE]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
set_property port_width 1 [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list design_1_i/axis_protocol_checker_0/inst/REP/PC_04_AXI4STREAM_ERRM_TDATA_STABLE]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
set_property port_width 1 [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list design_1_i/axis_protocol_checker_0/inst/REP/PC_05_AXI4STREAM_ERRM_TLAST_STABLE]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
set_property port_width 1 [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list design_1_i/axis_protocol_checker_0/inst/REP/PC_06_AXI4STREAM_ERRM_TSTRB_STABLE]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
set_property port_width 1 [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list design_1_i/axis_protocol_checker_0/inst/REP/PC_07_AXI4STREAM_ERRM_TVALID_STABLE]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
set_property port_width 1 [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list design_1_i/axis_protocol_checker_0/inst/REP/PC_08_AXI4STREAM_RECS_TREADY_MAX_WAIT]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe8]
set_property port_width 1 [get_debug_ports u_ila_1/probe8]
connect_debug_port u_ila_1/probe8 [get_nets [list design_1_i/axis_protocol_checker_0/inst/REP/PC_09_AXI4STREAM_ERRM_TUSER_STABLE]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe9]
set_property port_width 1 [get_debug_ports u_ila_1/probe9]
connect_debug_port u_ila_1/probe9 [get_nets [list design_1_i/axis_protocol_checker_0/inst/REP/PC_10_AXI4STREAM_ERRM_TKEEP_TSTRB]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_1_gmii_rx_clk]
