Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: ddr_sdram.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ddr_sdram.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ddr_sdram"
Output Format                      : NGC
Target Device                      : xc6slx9-3-csg324

---- Source Options
Top Module Name                    : ddr_sdram
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Google Drive\Projects\FPGA\ddr_sdram\ipcore_dir\ddr_clk_mod.v" into library work
Parsing module <ddr_clk_mod>.
Analyzing Verilog file "D:\Google Drive\Projects\FPGA\ddr_sdram\ddr_sdram.v" into library work
Parsing module <ddr_sdram>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ddr_sdram>.
WARNING:HDLCompiler:872 - "D:\Google Drive\Projects\FPGA\ddr_sdram\ddr_sdram.v" Line 163: Using initial value of PWR_ON since it is never assigned

Elaborating module <ddr_clk_mod>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=10,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=6,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=3,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKIN_PERIOD=10.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "D:\Google Drive\Projects\FPGA\ddr_sdram\ipcore_dir\ddr_clk_mod.v" Line 121: Assignment to clkout2_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Google Drive\Projects\FPGA\ddr_sdram\ipcore_dir\ddr_clk_mod.v" Line 122: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Google Drive\Projects\FPGA\ddr_sdram\ipcore_dir\ddr_clk_mod.v" Line 123: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Google Drive\Projects\FPGA\ddr_sdram\ipcore_dir\ddr_clk_mod.v" Line 124: Assignment to clkout5_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <OBUFDS>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ddr_sdram>.
    Related source file is "D:\Google Drive\Projects\FPGA\ddr_sdram\ddr_sdram.v".
        BURST_LENGTH = 5'b10000
    Found 4-bit register for signal <COMMAND>.
    Found 13-bit register for signal <ADDR_RAM>.
    Found 1-bit register for signal <INITIALIZED>.
    Found 1-bit register for signal <BUSY>.
    Found 4-bit register for signal <BANK_STATUS>.
    Found 13-bit register for signal <openRowB3>.
    Found 13-bit register for signal <openRowB2>.
    Found 13-bit register for signal <openRowB1>.
    Found 13-bit register for signal <openRowB0>.
    Found 5-bit register for signal <wr_count>.
    Found 1-bit register for signal <WR_DQS>.
    Found 1-bit register for signal <wr_edge>.
    Found 2-bit register for signal <DM>.
    Found 5-bit register for signal <re_count>.
    Found 1-bit register for signal <RE_DQS>.
    Found 3-bit register for signal <STATUS>.
    Found 5-bit adder for signal <wr_count[4]_GND_1_o_add_80_OUT> created at line 461.
    Found 5-bit adder for signal <n0296> created at line 506.
    Found 5-bit adder for signal <re_count[4]_GND_1_o_add_117_OUT> created at line 561.
    Found 3-bit 4-to-1 multiplexer for signal <BA[1]_STATUS[2]_wide_mux_26_OUT> created at line 192.
    Found 4-bit 4-to-1 multiplexer for signal <BA[1]_GND_1_o_wide_mux_29_OUT> created at line 324.
    Found 4-bit 4-to-1 multiplexer for signal <BA[1]_PWR_1_o_wide_mux_35_OUT> created at line 371.
    Found 3-bit 4-to-1 multiplexer for signal <_n0429> created at line 192.
    Found 3-bit 4-to-1 multiplexer for signal <_n0432> created at line 192.
    Found 1-bit tristate buffer for signal <DQS<1>> created at line 102
    Found 1-bit tristate buffer for signal <DQS<0>> created at line 103
    Found 13-bit comparator not equal for signal <n0014> created at line 196
    Found 13-bit comparator not equal for signal <n0020> created at line 220
    Found 13-bit comparator not equal for signal <n0026> created at line 244
    Found 13-bit comparator not equal for signal <n0032> created at line 268
    Found 5-bit comparator greater for signal <wr_count[4]_PWR_1_o_LessThan_80_o> created at line 460
    Found 5-bit comparator lessequal for signal <GND_1_o_wr_count[4]_LessThan_82_o> created at line 463
    Found 5-bit comparator greater for signal <n0133> created at line 479
    Found 5-bit comparator lessequal for signal <n0137> created at line 506
    Found 5-bit comparator greater for signal <re_count[4]_PWR_1_o_LessThan_117_o> created at line 560
    Found 5-bit comparator lessequal for signal <GND_1_o_re_count[4]_LessThan_119_o> created at line 563
    WARNING:Xst:2404 -  FFs/Latches <POS_DQS<0:0>> (without init value) have a constant value of 0 in block <ddr_sdram>.
    WARNING:Xst:2404 -  FFs/Latches <NEG_DQS<0:0>> (without init value) have a constant value of 0 in block <ddr_sdram>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  93 D-type flip-flop(s).
	inferred  10 Comparator(s).
	inferred  47 Multiplexer(s).
	inferred   2 Tristate(s).
Unit <ddr_sdram> synthesized.

Synthesizing Unit <ddr_clk_mod>.
    Related source file is "D:\Google Drive\Projects\FPGA\ddr_sdram\ipcore_dir\ddr_clk_mod.v".
    Summary:
	no macro.
Unit <ddr_clk_mod> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 5-bit adder                                           : 3
# Registers                                            : 16
 1-bit register                                        : 5
 13-bit register                                       : 5
 2-bit register                                        : 1
 3-bit register                                        : 1
 4-bit register                                        : 2
 5-bit register                                        : 2
# Comparators                                          : 10
 13-bit comparator not equal                           : 4
 5-bit comparator greater                              : 3
 5-bit comparator lessequal                            : 3
# Multiplexers                                         : 47
 1-bit 2-to-1 multiplexer                              : 22
 13-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 15
 3-bit 4-to-1 multiplexer                              : 3
 4-bit 2-to-1 multiplexer                              : 3
 4-bit 4-to-1 multiplexer                              : 2
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <RE_DQS> has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <re_count_0> has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <re_count_1> has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <re_count_2> has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <re_count_3> has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <re_count_4> has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WR_DQS> has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <ddr_sdram>.
The following registers are absorbed into counter <wr_count>: 1 register on signal <wr_count>.
The following registers are absorbed into counter <re_count>: 1 register on signal <re_count>.
Unit <ddr_sdram> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Counters                                             : 2
 5-bit up counter                                      : 2
# Registers                                            : 83
 Flip-Flops                                            : 83
# Comparators                                          : 10
 13-bit comparator not equal                           : 4
 5-bit comparator greater                              : 3
 5-bit comparator lessequal                            : 3
# Multiplexers                                         : 47
 1-bit 2-to-1 multiplexer                              : 22
 13-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 15
 3-bit 4-to-1 multiplexer                              : 3
 4-bit 2-to-1 multiplexer                              : 3
 4-bit 4-to-1 multiplexer                              : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <RE_DQS> has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <WR_DQS> has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <DM_0> in Unit <ddr_sdram> is equivalent to the following FF/Latch, which will be removed : <DM_1> 
WARNING:Xst:1293 - FF/Latch <re_count_0> has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <re_count_1> has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <re_count_2> has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <re_count_3> has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <re_count_4> has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance ddr_clocks/pll_base_inst in unit ddr_clocks/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <ddr_sdram> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ddr_sdram, actual ratio is 3.
FlipFlop BUSY has been replicated 3 time(s)
FlipFlop STATUS_0 has been replicated 2 time(s)
FlipFlop STATUS_1 has been replicated 3 time(s)
FlipFlop STATUS_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 94
 Flip-Flops                                            : 94

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ddr_sdram.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 196
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 8
#      LUT3                        : 21
#      LUT4                        : 28
#      LUT5                        : 59
#      LUT6                        : 54
#      MUXCY                       : 20
#      MUXF7                       : 2
#      VCC                         : 1
# FlipFlops/Latches                : 94
#      FD                          : 50
#      FDE                         : 4
#      FDRE                        : 24
#      FDSE                        : 16
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 90
#      IBUF                        : 47
#      IBUFG                       : 1
#      OBUF                        : 39
#      OBUFDS                      : 1
#      OBUFT                       : 2
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              94  out of  11440     0%  
 Number of Slice LUTs:                  172  out of   5720     3%  
    Number used as Logic:               172  out of   5720     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    179
   Number with an unused Flip Flop:      85  out of    179    47%  
   Number with an unused LUT:             7  out of    179     3%  
   Number of fully used LUT-FF pairs:    87  out of    179    48%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          91
 Number of bonded IOBs:                  91  out of    200    45%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
ddr_clocks/pll_base_inst/CLKOUT1   | BUFG                   | 94    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.367ns (Maximum Frequency: 228.985MHz)
   Minimum input arrival time before clock: 5.510ns
   Maximum output required time after clock: 5.247ns
   Maximum combinational path delay: 4.820ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ddr_clocks/pll_base_inst/CLKOUT1'
  Clock period: 4.367ns (frequency: 228.985MHz)
  Total number of paths / destination ports: 2210 / 165
-------------------------------------------------------------------------
Delay:               4.367ns (Levels of Logic = 4)
  Source:            STATUS_1_1 (FF)
  Destination:       STATUS_0 (FF)
  Source Clock:      ddr_clocks/pll_base_inst/CLKOUT1 rising
  Destination Clock: ddr_clocks/pll_base_inst/CLKOUT1 rising

  Data Path: STATUS_1_1 to STATUS_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.447   1.031  STATUS_1_1 (STATUS_1_1)
     LUT4:I1->O            1   0.205   0.808  STATUS[2]_BUSY_AND_9_o1_2 (STATUS[2]_BUSY_AND_9_o11)
     LUT6:I3->O            1   0.205   0.580  Mmux_STATUS[2]_STATUS[2]_mux_72_OUT11 (Mmux_STATUS[2]_STATUS[2]_mux_72_OUT1)
     LUT3:I2->O            1   0.205   0.580  Mmux_STATUS[2]_STATUS[2]_mux_72_OUT13 (Mmux_STATUS[2]_STATUS[2]_mux_72_OUT12)
     LUT6:I5->O            3   0.205   0.000  Mmux_STATUS[2]_STATUS[2]_mux_72_OUT14 (STATUS[2]_STATUS[2]_mux_72_OUT<0>)
     FDRE:D                    0.102          STATUS_0
    ----------------------------------------
    Total                      4.367ns (1.369ns logic, 2.998ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ddr_clocks/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 927 / 105
-------------------------------------------------------------------------
Offset:              5.510ns (Levels of Logic = 5)
  Source:            BA_IN<0> (PAD)
  Destination:       STATUS_0 (FF)
  Destination Clock: ddr_clocks/pll_base_inst/CLKOUT1 rising

  Data Path: BA_IN<0> to STATUS_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.222   1.392  BA_IN_0_IBUF (BA_0_OBUF)
     LUT6:I0->O            5   0.203   0.819  BA<1>31 (BA<1>3)
     LUT6:I4->O            1   0.203   0.580  Mmux_STATUS[2]_STATUS[2]_mux_72_OUT11 (Mmux_STATUS[2]_STATUS[2]_mux_72_OUT1)
     LUT3:I2->O            1   0.205   0.580  Mmux_STATUS[2]_STATUS[2]_mux_72_OUT13 (Mmux_STATUS[2]_STATUS[2]_mux_72_OUT12)
     LUT6:I5->O            3   0.205   0.000  Mmux_STATUS[2]_STATUS[2]_mux_72_OUT14 (STATUS[2]_STATUS[2]_mux_72_OUT<0>)
     FDRE:D                    0.102          STATUS_0
    ----------------------------------------
    Total                      5.510ns (2.140ns logic, 3.371ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ddr_clocks/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 28 / 22
-------------------------------------------------------------------------
Offset:              5.247ns (Levels of Logic = 2)
  Source:            STATUS_2 (FF)
  Destination:       DQS<1> (PAD)
  Source Clock:      ddr_clocks/pll_base_inst/CLKOUT1 rising

  Data Path: STATUS_2 to DQS<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            21   0.447   1.342  STATUS_2 (STATUS_2)
     LUT3:I0->O            4   0.205   0.683  STATUS[2]_GND_1_o_equal_79_o_inv1 (STATUS[2]_GND_1_o_equal_79_o_inv)
     OBUFT:T->O                2.571          DQS_1_OBUFT (DQS<1>)
    ----------------------------------------
    Total                      5.247ns (3.223ns logic, 2.024ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Delay:               4.820ns (Levels of Logic = 2)
  Source:            BA_IN<0> (PAD)
  Destination:       BA<0> (PAD)

  Data Path: BA_IN<0> to BA<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.222   1.027  BA_IN_0_IBUF (BA_0_OBUF)
     OBUF:I->O                 2.571          BA_0_OBUF (BA<0>)
    ----------------------------------------
    Total                      4.820ns (3.793ns logic, 1.027ns route)
                                       (78.7% logic, 21.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ddr_clocks/pll_base_inst/CLKOUT1
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
ddr_clocks/pll_base_inst/CLKOUT1|    4.367|         |         |         |
--------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.23 secs
 
--> 

Total memory usage is 283200 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   21 (   0 filtered)
Number of infos    :    2 (   0 filtered)

