{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1381814840424 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1381814840425 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 07:27:20 2013 " "Processing started: Tue Oct 15 07:27:20 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1381814840425 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1381814840425 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2cmaster -c i2cmaster " "Command: quartus_map --read_settings_files=on --write_settings_files=off i2cmaster -c i2cmaster" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1381814840425 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1381814841041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhd_src/td_i2cmaster.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhd_src/td_i2cmaster.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_i2cmaster-testbench " "Found design unit 1: tb_i2cmaster-testbench" {  } { { "vhd_src/td_i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/td_i2cmaster.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381814842035 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_i2cmaster " "Found entity 1: tb_i2cmaster" {  } { { "vhd_src/td_i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/td_i2cmaster.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381814842035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1381814842035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhd_src/i2cmaster.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhd_src/i2cmaster.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2cmaster-top_level " "Found design unit 1: i2cmaster-top_level" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381814842040 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2cmaster " "Found entity 1: i2cmaster" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381814842040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1381814842040 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i2cmaster " "Elaborating entity \"i2cmaster\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1381814842172 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_rd i2cmaster.vhd(23) " "VHDL Signal Declaration warning at i2cmaster.vhd(23): used implicit default value for signal \"data_rd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1381814842176 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "scl_high_ena i2cmaster.vhd(39) " "VHDL Signal Declaration warning at i2cmaster.vhd(39): used explicit default value for signal \"scl_high_ena\" because signal was never assigned a value" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1381814842176 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rnw_i i2cmaster.vhd(43) " "VHDL Signal Declaration warning at i2cmaster.vhd(43): used explicit default value for signal \"rnw_i\" because signal was never assigned a value" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1381814842176 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data_rx i2cmaster.vhd(47) " "VHDL Signal Declaration warning at i2cmaster.vhd(47): used explicit default value for signal \"data_rx\" because signal was never assigned a value" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1381814842227 "|i2cmaster"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state i2cmaster.vhd(52) " "VHDL Process Statement warning at i2cmaster.vhd(52): inferring latch(es) for signal or variable \"state\", which holds its previous value in one or more paths through the process" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1381814842227 "|i2cmaster"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr_rnw i2cmaster.vhd(107) " "VHDL Process Statement warning at i2cmaster.vhd(107): inferring latch(es) for signal or variable \"addr_rnw\", which holds its previous value in one or more paths through the process" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1381814842227 "|i2cmaster"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sda_int i2cmaster.vhd(107) " "VHDL Process Statement warning at i2cmaster.vhd(107): inferring latch(es) for signal or variable \"sda_int\", which holds its previous value in one or more paths through the process" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1381814842227 "|i2cmaster"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bit_count i2cmaster.vhd(107) " "VHDL Process Statement warning at i2cmaster.vhd(107): inferring latch(es) for signal or variable \"bit_count\", which holds its previous value in one or more paths through the process" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1381814842228 "|i2cmaster"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_tx i2cmaster.vhd(107) " "VHDL Process Statement warning at i2cmaster.vhd(107): inferring latch(es) for signal or variable \"data_tx\", which holds its previous value in one or more paths through the process" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1381814842228 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_tx\[0\] i2cmaster.vhd(107) " "Inferred latch for \"data_tx\[0\]\" at i2cmaster.vhd(107)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381814842228 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_tx\[1\] i2cmaster.vhd(107) " "Inferred latch for \"data_tx\[1\]\" at i2cmaster.vhd(107)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381814842228 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_tx\[2\] i2cmaster.vhd(107) " "Inferred latch for \"data_tx\[2\]\" at i2cmaster.vhd(107)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381814842228 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_tx\[3\] i2cmaster.vhd(107) " "Inferred latch for \"data_tx\[3\]\" at i2cmaster.vhd(107)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381814842228 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_tx\[4\] i2cmaster.vhd(107) " "Inferred latch for \"data_tx\[4\]\" at i2cmaster.vhd(107)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381814842230 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_tx\[5\] i2cmaster.vhd(107) " "Inferred latch for \"data_tx\[5\]\" at i2cmaster.vhd(107)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381814842230 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_tx\[6\] i2cmaster.vhd(107) " "Inferred latch for \"data_tx\[6\]\" at i2cmaster.vhd(107)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381814842230 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_tx\[7\] i2cmaster.vhd(107) " "Inferred latch for \"data_tx\[7\]\" at i2cmaster.vhd(107)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381814842230 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_count\[0\] i2cmaster.vhd(107) " "Inferred latch for \"bit_count\[0\]\" at i2cmaster.vhd(107)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381814842230 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_count\[1\] i2cmaster.vhd(107) " "Inferred latch for \"bit_count\[1\]\" at i2cmaster.vhd(107)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381814842231 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_count\[2\] i2cmaster.vhd(107) " "Inferred latch for \"bit_count\[2\]\" at i2cmaster.vhd(107)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381814842231 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sda_int i2cmaster.vhd(107) " "Inferred latch for \"sda_int\" at i2cmaster.vhd(107)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381814842231 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rnw\[0\] i2cmaster.vhd(107) " "Inferred latch for \"addr_rnw\[0\]\" at i2cmaster.vhd(107)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381814842231 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rnw\[1\] i2cmaster.vhd(107) " "Inferred latch for \"addr_rnw\[1\]\" at i2cmaster.vhd(107)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381814842231 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rnw\[2\] i2cmaster.vhd(107) " "Inferred latch for \"addr_rnw\[2\]\" at i2cmaster.vhd(107)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381814842231 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rnw\[3\] i2cmaster.vhd(107) " "Inferred latch for \"addr_rnw\[3\]\" at i2cmaster.vhd(107)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381814842231 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rnw\[4\] i2cmaster.vhd(107) " "Inferred latch for \"addr_rnw\[4\]\" at i2cmaster.vhd(107)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381814842231 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rnw\[5\] i2cmaster.vhd(107) " "Inferred latch for \"addr_rnw\[5\]\" at i2cmaster.vhd(107)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381814842232 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rnw\[6\] i2cmaster.vhd(107) " "Inferred latch for \"addr_rnw\[6\]\" at i2cmaster.vhd(107)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381814842232 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rnw\[7\] i2cmaster.vhd(107) " "Inferred latch for \"addr_rnw\[7\]\" at i2cmaster.vhd(107)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381814842232 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.sSTOP i2cmaster.vhd(52) " "Inferred latch for \"state.sSTOP\" at i2cmaster.vhd(52)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381814842232 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.sMACK i2cmaster.vhd(52) " "Inferred latch for \"state.sMACK\" at i2cmaster.vhd(52)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381814842232 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.sADDR i2cmaster.vhd(52) " "Inferred latch for \"state.sADDR\" at i2cmaster.vhd(52)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381814842232 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.sREAD i2cmaster.vhd(52) " "Inferred latch for \"state.sREAD\" at i2cmaster.vhd(52)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381814842232 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.sWRITE i2cmaster.vhd(52) " "Inferred latch for \"state.sWRITE\" at i2cmaster.vhd(52)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381814842233 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.sIDLE i2cmaster.vhd(52) " "Inferred latch for \"state.sIDLE\" at i2cmaster.vhd(52)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381814842233 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.sACK2 i2cmaster.vhd(52) " "Inferred latch for \"state.sACK2\" at i2cmaster.vhd(52)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381814842233 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.sACK1 i2cmaster.vhd(52) " "Inferred latch for \"state.sACK1\" at i2cmaster.vhd(52)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381814842233 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.sSTART i2cmaster.vhd(52) " "Inferred latch for \"state.sSTART\" at i2cmaster.vhd(52)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381814842233 "|i2cmaster"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ack_error " "Bidir \"ack_error\" has no driver" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1381814843092 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1381814843092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.sMACK_865 " "Latch state.sMACK_865 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.sREAD_915 " "Ports D and ENA on the latch are fed by the same signal state.sREAD_915" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1381814843101 ""}  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1381814843101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.sIDLE_965 " "Latch state.sIDLE_965 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.sSTOP_840 " "Ports D and ENA on the latch are fed by the same signal state.sSTOP_840" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1381814843102 ""}  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1381814843102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.sACK2_990 " "Latch state.sACK2_990 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.sWRITE_940 " "Ports D and ENA on the latch are fed by the same signal state.sWRITE_940" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1381814843102 ""}  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1381814843102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.sACK1_1015 " "Latch state.sACK1_1015 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.sADDR_890 " "Ports D and ENA on the latch are fed by the same signal state.sADDR_890" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1381814843102 ""}  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1381814843102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.sREAD_915 " "Latch state.sREAD_915 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.sMACK_865 " "Ports D and ENA on the latch are fed by the same signal state.sMACK_865" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1381814843103 ""}  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1381814843103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.sSTOP_840 " "Latch state.sSTOP_840 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_ena " "Ports D and ENA on the latch are fed by the same signal state_ena" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1381814843103 ""}  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1381814843103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.sWRITE_940 " "Latch state.sWRITE_940 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.sACK1_1015 " "Ports D and ENA on the latch are fed by the same signal state.sACK1_1015" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1381814843104 ""}  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1381814843104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.sADDR_890 " "Latch state.sADDR_890 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.sSTART_1040 " "Ports D and ENA on the latch are fed by the same signal state.sSTART_1040" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1381814843104 ""}  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1381814843104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.sSTART_1040 " "Latch state.sSTART_1040 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.sIDLE_965 " "Ports D and ENA on the latch are fed by the same signal state.sIDLE_965" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1381814843105 ""}  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1381814843105 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_rd\[0\] GND " "Pin \"data_rd\[0\]\" is stuck at GND" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381814843218 "|i2cmaster|data_rd[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_rd\[1\] GND " "Pin \"data_rd\[1\]\" is stuck at GND" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381814843218 "|i2cmaster|data_rd[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_rd\[2\] GND " "Pin \"data_rd\[2\]\" is stuck at GND" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381814843218 "|i2cmaster|data_rd[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_rd\[3\] GND " "Pin \"data_rd\[3\]\" is stuck at GND" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381814843218 "|i2cmaster|data_rd[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_rd\[4\] GND " "Pin \"data_rd\[4\]\" is stuck at GND" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381814843218 "|i2cmaster|data_rd[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_rd\[5\] GND " "Pin \"data_rd\[5\]\" is stuck at GND" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381814843218 "|i2cmaster|data_rd[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_rd\[6\] GND " "Pin \"data_rd\[6\]\" is stuck at GND" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381814843218 "|i2cmaster|data_rd[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_rd\[7\] GND " "Pin \"data_rd\[7\]\" is stuck at GND" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381814843218 "|i2cmaster|data_rd[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1381814843218 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1381814843648 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381814843648 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "areset_n " "No output dependent on input pin \"areset_n\"" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381814843716 "|i2cmaster|areset_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1381814843716 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "170 " "Implemented 170 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1381814843718 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1381814843718 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "3 " "Implemented 3 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1381814843718 ""} { "Info" "ICUT_CUT_TM_LCELLS" "139 " "Implemented 139 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1381814843718 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1381814843718 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "484 " "Peak virtual memory: 484 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1381814843757 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 07:27:23 2013 " "Processing ended: Tue Oct 15 07:27:23 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1381814843757 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1381814843757 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1381814843757 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1381814843757 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1381814845355 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1381814845356 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 07:27:24 2013 " "Processing started: Tue Oct 15 07:27:24 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1381814845356 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1381814845356 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off i2cmaster -c i2cmaster " "Command: quartus_fit --read_settings_files=off --write_settings_files=off i2cmaster -c i2cmaster" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1381814845357 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1381814845524 ""}
{ "Info" "0" "" "Project  = i2cmaster" {  } {  } 0 0 "Project  = i2cmaster" 0 0 "Fitter" 0 0 1381814845526 ""}
{ "Info" "0" "" "Revision = i2cmaster" {  } {  } 0 0 "Revision = i2cmaster" 0 0 "Fitter" 0 0 1381814845526 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1381814845673 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "i2cmaster EP2C70F896C6 " "Selected device EP2C70F896C6 for design \"i2cmaster\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1381814845688 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1381814845765 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1381814845765 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1381814845933 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1381814845958 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1381814847745 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1381814847748 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1381814847748 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1381814847748 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1381814847748 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "31 31 " "No exact pin location assignment(s) for 31 pins of 31 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ack_error " "Pin ack_error not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ack_error } } } { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 25 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ack_error } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1381814848062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sda " "Pin sda not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { sda } } } { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 26 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sda } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1381814848062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "scl " "Pin scl not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { scl } } } { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 27 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { scl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1381814848062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "areset_n " "Pin areset_n not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { areset_n } } } { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 18 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { areset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1381814848062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_rd\[0\] " "Pin data_rd\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { data_rd[0] } } } { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 23 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_rd[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1381814848062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_rd\[1\] " "Pin data_rd\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { data_rd[1] } } } { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 23 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_rd[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1381814848062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_rd\[2\] " "Pin data_rd\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { data_rd[2] } } } { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 23 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_rd[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1381814848062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_rd\[3\] " "Pin data_rd\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { data_rd[3] } } } { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 23 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_rd[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1381814848062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_rd\[4\] " "Pin data_rd\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { data_rd[4] } } } { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 23 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_rd[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1381814848062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_rd\[5\] " "Pin data_rd\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { data_rd[5] } } } { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 23 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_rd[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1381814848062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_rd\[6\] " "Pin data_rd\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { data_rd[6] } } } { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 23 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_rd[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1381814848062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_rd\[7\] " "Pin data_rd\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { data_rd[7] } } } { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 23 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_rd[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1381814848062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busy " "Pin busy not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { busy } } } { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 24 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { busy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1381814848062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ena " "Pin ena not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ena } } } { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 19 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ena } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1381814848062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rnw " "Pin rnw not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { rnw } } } { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 21 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rnw } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1381814848062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { clk } } } { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 17 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1381814848062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wr\[6\] " "Pin data_wr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { data_wr[6] } } } { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 22 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1381814848062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wr\[5\] " "Pin data_wr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { data_wr[5] } } } { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 22 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1381814848062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wr\[4\] " "Pin data_wr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { data_wr[4] } } } { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 22 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1381814848062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wr\[7\] " "Pin data_wr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { data_wr[7] } } } { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 22 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1381814848062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wr\[2\] " "Pin data_wr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { data_wr[2] } } } { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 22 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1381814848062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wr\[1\] " "Pin data_wr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { data_wr[1] } } } { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 22 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1381814848062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wr\[0\] " "Pin data_wr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { data_wr[0] } } } { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 22 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1381814848062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_wr\[3\] " "Pin data_wr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { data_wr[3] } } } { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 22 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_wr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1381814848062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[5\] " "Pin addr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { addr[5] } } } { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 20 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1381814848062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[4\] " "Pin addr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { addr[4] } } } { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 20 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1381814848062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[3\] " "Pin addr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { addr[3] } } } { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 20 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1381814848062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[6\] " "Pin addr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { addr[6] } } } { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 20 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1381814848062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[0\] " "Pin addr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { addr[0] } } } { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 20 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1381814848062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[1\] " "Pin addr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { addr[1] } } } { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 20 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1381814848062 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[2\] " "Pin addr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { addr[2] } } } { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 20 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1381814848062 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1381814848062 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "28 " "TimeQuest Timing Analyzer is analyzing 28 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1381814848304 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "i2cmaster.sdc " "Synopsys Design Constraints File file not found: 'i2cmaster.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1381814848306 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1381814848308 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "bit_count\[0\]~2\|combout " "Node \"bit_count\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381814848311 ""} { "Warning" "WSTA_SCC_NODE" "bit_count\[0\]~2\|datad " "Node \"bit_count\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381814848311 ""}  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1381814848311 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "state.sACK1_1015 state.sACK1_1015 " "Clock target state.sACK1_1015 of clock state.sACK1_1015 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1381814848313 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "state.sSTOP_840 state.sSTOP_840 " "Clock target state.sSTOP_840 of clock state.sSTOP_840 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1381814848313 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bit_count\[0\]~2  from: dataa  to: combout " "Cell: bit_count\[0\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1381814848314 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1381814848314 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1381814848318 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN T2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1381814848346 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_ena " "Destination node state_ena" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 38 -1 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state_ena } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1381814848346 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1381814848346 ""}  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { clk } } } { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 17 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1381814848346 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_tx\[3\]~0  " "Automatically promoted node data_tx\[3\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1381814848347 ""}  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 -1 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_tx[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1381814848347 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector15~2  " "Automatically promoted node Selector15~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1381814848347 ""}  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 109 -1 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector15~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1381814848347 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector24~2  " "Automatically promoted node Selector24~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1381814848347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state.sMACK_865 " "Destination node state.sMACK_865" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state.sMACK_865 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1381814848347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state.sACK2_990 " "Destination node state.sACK2_990" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state.sACK2_990 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1381814848347 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state.sSTART_1040 " "Destination node state.sSTART_1040" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state.sSTART_1040 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1381814848347 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1381814848347 ""}  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 54 -1 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector24~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1381814848347 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1381814848524 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1381814848525 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1381814848525 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1381814848527 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1381814848528 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1381814848529 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1381814848529 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1381814848530 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1381814848562 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1381814848564 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1381814848564 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "30 unused 3.3V 18 9 3 " "Number of I/O pins in group: 30 (unused VREF, 3.3V VCCIO, 18 input, 9 output, 3 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1381814848567 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1381814848567 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1381814848567 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 84 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  84 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1381814848573 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 77 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  77 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1381814848573 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1381814848573 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1381814848573 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1381814848573 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1381814848573 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1381814848573 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1381814848573 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1381814848573 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1381814848573 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1381814848621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1381814855773 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1381814856140 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1381814856162 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1381814861560 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1381814861561 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1381814861710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X36_Y39 X47_Y51 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X36_Y39 to location X47_Y51" {  } { { "loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X36_Y39 to location X47_Y51"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X36_Y39 to location X47_Y51"} 36 39 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1381814866688 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1381814866688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1381814868255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1381814868259 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1381814868259 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.06 " "Total time spent on timing analysis during the Fitter is 2.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1381814868299 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1381814868304 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "12 " "Found 12 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ack_error 0 " "Pin \"ack_error\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1381814868317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sda 0 " "Pin \"sda\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1381814868317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "scl 0 " "Pin \"scl\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1381814868317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_rd\[0\] 0 " "Pin \"data_rd\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1381814868317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_rd\[1\] 0 " "Pin \"data_rd\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1381814868317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_rd\[2\] 0 " "Pin \"data_rd\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1381814868317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_rd\[3\] 0 " "Pin \"data_rd\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1381814868317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_rd\[4\] 0 " "Pin \"data_rd\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1381814868317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_rd\[5\] 0 " "Pin \"data_rd\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1381814868317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_rd\[6\] 0 " "Pin \"data_rd\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1381814868317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_rd\[7\] 0 " "Pin \"data_rd\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1381814868317 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busy 0 " "Pin \"busy\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1381814868317 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1381814868317 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1381814868704 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1381814868737 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1381814869119 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1381814870323 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ack_error a permanently disabled " "Pin ack_error has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ack_error } } } { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 25 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ack_error } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1381814870605 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1381814870605 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1381814870606 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/output_files/i2cmaster.fit.smsg " "Generated suppressed messages file C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/output_files/i2cmaster.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1381814870806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "759 " "Peak virtual memory: 759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1381814871143 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 07:27:51 2013 " "Processing ended: Tue Oct 15 07:27:51 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1381814871143 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1381814871143 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1381814871143 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1381814871143 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1381814872465 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1381814872466 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 07:27:52 2013 " "Processing started: Tue Oct 15 07:27:52 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1381814872466 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1381814872466 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off i2cmaster -c i2cmaster " "Command: quartus_asm --read_settings_files=off --write_settings_files=off i2cmaster -c i2cmaster" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1381814872466 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1381814877110 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1381814877352 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "421 " "Peak virtual memory: 421 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1381814878821 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 07:27:58 2013 " "Processing ended: Tue Oct 15 07:27:58 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1381814878821 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1381814878821 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1381814878821 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1381814878821 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1381814879514 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1381814880366 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1381814880367 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 07:27:59 2013 " "Processing started: Tue Oct 15 07:27:59 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1381814880367 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1381814880367 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta i2cmaster -c i2cmaster " "Command: quartus_sta i2cmaster -c i2cmaster" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1381814880368 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1381814880514 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1381814880763 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1381814880865 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1381814880866 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "28 " "TimeQuest Timing Analyzer is analyzing 28 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1381814881081 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "i2cmaster.sdc " "Synopsys Design Constraints File file not found: 'i2cmaster.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1381814881101 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1381814881102 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1381814881103 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state.sACK1_1015 state.sACK1_1015 " "create_clock -period 1.000 -name state.sACK1_1015 state.sACK1_1015" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1381814881103 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ena ena " "create_clock -period 1.000 -name ena ena" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1381814881103 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state.sSTOP_840 state.sSTOP_840 " "create_clock -period 1.000 -name state.sSTOP_840 state.sSTOP_840" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1381814881103 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1381814881103 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "bit_count\[0\]~2\|combout " "Node \"bit_count\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381814881105 ""} { "Warning" "WSTA_SCC_NODE" "bit_count\[0\]~2\|dataa " "Node \"bit_count\[0\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381814881105 ""}  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1381814881105 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "state.sACK1_1015 state.sACK1_1015 " "Clock target state.sACK1_1015 of clock state.sACK1_1015 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Quartus II" 0 -1 1381814881107 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "state.sSTOP_840 state.sSTOP_840 " "Clock target state.sSTOP_840 of clock state.sSTOP_840 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Quartus II" 0 -1 1381814881108 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bit_count\[0\]~2  from: datab  to: combout " "Cell: bit_count\[0\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1381814881109 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1381814881109 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1381814881113 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1381814881130 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1381814881147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.035 " "Worst-case setup slack is -7.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381814881151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381814881151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.035       -39.847 state.sSTOP_840  " "   -7.035       -39.847 state.sSTOP_840 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381814881151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.433       -31.253 state.sACK1_1015  " "   -5.433       -31.253 state.sACK1_1015 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381814881151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.837       -86.670 clk  " "   -4.837       -86.670 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381814881151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.311       -16.897 ena  " "   -3.311       -16.897 ena " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381814881151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1381814881151 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.376 " "Worst-case hold slack is -4.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381814881158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381814881158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.376       -12.575 state.sACK1_1015  " "   -4.376       -12.575 state.sACK1_1015 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381814881158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.144       -10.698 state.sSTOP_840  " "   -4.144       -10.698 state.sSTOP_840 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381814881158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.072       -10.751 ena  " "   -4.072       -10.751 ena " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381814881158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clk  " "    0.391         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381814881158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1381814881158 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1381814881163 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1381814881167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381814881171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381814881171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -35.380 clk  " "   -1.380       -35.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381814881171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 ena  " "   -1.380        -1.380 ena " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381814881171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.617       -24.680 state.sACK1_1015  " "   -0.617       -24.680 state.sACK1_1015 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381814881171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.617       -24.680 state.sSTOP_840  " "   -0.617       -24.680 state.sSTOP_840 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381814881171 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1381814881171 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1381814881375 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1381814881378 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "state.sACK1_1015 state.sACK1_1015 " "Clock target state.sACK1_1015 of clock state.sACK1_1015 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Quartus II" 0 -1 1381814881405 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "state.sSTOP_840 state.sSTOP_840 " "Clock target state.sSTOP_840 of clock state.sSTOP_840 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Quartus II" 0 -1 1381814881406 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bit_count\[0\]~2  from: datab  to: combout " "Cell: bit_count\[0\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1381814881406 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1381814881406 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1381814881410 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.031 " "Worst-case setup slack is -3.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381814881420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381814881420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.031       -15.886 state.sSTOP_840  " "   -3.031       -15.886 state.sSTOP_840 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381814881420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.409       -12.763 state.sACK1_1015  " "   -2.409       -12.763 state.sACK1_1015 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381814881420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.788       -23.872 clk  " "   -1.788       -23.872 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381814881420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.381        -5.145 ena  " "   -1.381        -5.145 ena " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381814881420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1381814881420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.268 " "Worst-case hold slack is -2.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381814881434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381814881434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.268        -7.061 state.sACK1_1015  " "   -2.268        -7.061 state.sACK1_1015 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381814881434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.251        -6.968 ena  " "   -2.251        -6.968 ena " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381814881434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174        -6.039 state.sSTOP_840  " "   -2.174        -6.039 state.sSTOP_840 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381814881434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk  " "    0.215         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381814881434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1381814881434 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1381814881444 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1381814881453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381814881462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381814881462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -35.380 clk  " "   -1.380       -35.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381814881462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 ena  " "   -1.380        -1.380 ena " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381814881462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.015         0.000 state.sACK1_1015  " "    0.015         0.000 state.sACK1_1015 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381814881462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.015         0.000 state.sSTOP_840  " "    0.015         0.000 state.sSTOP_840 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1381814881462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1381814881462 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1381814881705 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1381814881781 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1381814881781 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "407 " "Peak virtual memory: 407 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1381814881948 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 07:28:01 2013 " "Processing ended: Tue Oct 15 07:28:01 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1381814881948 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1381814881948 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1381814881948 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1381814881948 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1381814883295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1381814883296 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 07:28:03 2013 " "Processing started: Tue Oct 15 07:28:03 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1381814883296 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1381814883296 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off i2cmaster -c i2cmaster " "Command: quartus_eda --read_settings_files=off --write_settings_files=off i2cmaster -c i2cmaster" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1381814883296 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "i2cmaster.vho\", \"i2cmaster_fast.vho i2cmaster_vhd.sdo i2cmaster_vhd_fast.sdo C:/altera/13.0sp1/modelsim_ase/win32aloem/ simulation " "Generated files \"i2cmaster.vho\", \"i2cmaster_fast.vho\", \"i2cmaster_vhd.sdo\" and \"i2cmaster_vhd_fast.sdo\" in directory \"C:/altera/13.0sp1/modelsim_ase/win32aloem/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1381814884073 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "387 " "Peak virtual memory: 387 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1381814884141 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 07:28:04 2013 " "Processing ended: Tue Oct 15 07:28:04 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1381814884141 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1381814884141 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1381814884141 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1381814884141 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 66 s " "Quartus II Full Compilation was successful. 0 errors, 66 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1381814884843 ""}
