|Top_Module
clk => clk.IN9
rst => rst.IN7


|Top_Module|IF_Stage:ifstage
clk => PCreg[0].CLK
clk => PCreg[1].CLK
clk => PCreg[2].CLK
clk => PCreg[3].CLK
clk => PCreg[4].CLK
clk => PCreg[5].CLK
clk => PCreg[6].CLK
clk => PCreg[7].CLK
clk => PCreg[8].CLK
clk => PCreg[9].CLK
clk => PCreg[10].CLK
clk => PCreg[11].CLK
clk => PCreg[12].CLK
clk => PCreg[13].CLK
clk => PCreg[14].CLK
clk => PCreg[15].CLK
clk => PCreg[16].CLK
clk => PCreg[17].CLK
clk => PCreg[18].CLK
clk => PCreg[19].CLK
clk => PCreg[20].CLK
clk => PCreg[21].CLK
clk => PCreg[22].CLK
clk => PCreg[23].CLK
clk => PCreg[24].CLK
clk => PCreg[25].CLK
clk => PCreg[26].CLK
clk => PCreg[27].CLK
clk => PCreg[28].CLK
clk => PCreg[29].CLK
clk => PCreg[30].CLK
clk => PCreg[31].CLK
rst => PCreg[0].ACLR
rst => PCreg[1].ACLR
rst => PCreg[2].ACLR
rst => PCreg[3].ACLR
rst => PCreg[4].ACLR
rst => PCreg[5].ACLR
rst => PCreg[6].ACLR
rst => PCreg[7].ACLR
rst => PCreg[8].ACLR
rst => PCreg[9].ACLR
rst => PCreg[10].ACLR
rst => PCreg[11].ACLR
rst => PCreg[12].ACLR
rst => PCreg[13].ACLR
rst => PCreg[14].ACLR
rst => PCreg[15].ACLR
rst => PCreg[16].ACLR
rst => PCreg[17].ACLR
rst => PCreg[18].ACLR
rst => PCreg[19].ACLR
rst => PCreg[20].ACLR
rst => PCreg[21].ACLR
rst => PCreg[22].ACLR
rst => PCreg[23].ACLR
rst => PCreg[24].ACLR
rst => PCreg[25].ACLR
rst => PCreg[26].ACLR
rst => PCreg[27].ACLR
rst => PCreg[28].ACLR
rst => PCreg[29].ACLR
rst => PCreg[30].ACLR
rst => PCreg[31].ACLR
freeze => PCreg[31].ENA
freeze => PCreg[30].ENA
freeze => PCreg[29].ENA
freeze => PCreg[28].ENA
freeze => PCreg[27].ENA
freeze => PCreg[26].ENA
freeze => PCreg[25].ENA
freeze => PCreg[24].ENA
freeze => PCreg[23].ENA
freeze => PCreg[22].ENA
freeze => PCreg[21].ENA
freeze => PCreg[20].ENA
freeze => PCreg[19].ENA
freeze => PCreg[18].ENA
freeze => PCreg[17].ENA
freeze => PCreg[16].ENA
freeze => PCreg[15].ENA
freeze => PCreg[14].ENA
freeze => PCreg[13].ENA
freeze => PCreg[12].ENA
freeze => PCreg[11].ENA
freeze => PCreg[10].ENA
freeze => PCreg[9].ENA
freeze => PCreg[8].ENA
freeze => PCreg[7].ENA
freeze => PCreg[6].ENA
freeze => PCreg[5].ENA
freeze => PCreg[4].ENA
freeze => PCreg[3].ENA
freeze => PCreg[2].ENA
freeze => PCreg[1].ENA
freeze => PCreg[0].ENA
Branch_taken => MUXout[31].OUTPUTSELECT
Branch_taken => MUXout[30].OUTPUTSELECT
Branch_taken => MUXout[29].OUTPUTSELECT
Branch_taken => MUXout[28].OUTPUTSELECT
Branch_taken => MUXout[27].OUTPUTSELECT
Branch_taken => MUXout[26].OUTPUTSELECT
Branch_taken => MUXout[25].OUTPUTSELECT
Branch_taken => MUXout[24].OUTPUTSELECT
Branch_taken => MUXout[23].OUTPUTSELECT
Branch_taken => MUXout[22].OUTPUTSELECT
Branch_taken => MUXout[21].OUTPUTSELECT
Branch_taken => MUXout[20].OUTPUTSELECT
Branch_taken => MUXout[19].OUTPUTSELECT
Branch_taken => MUXout[18].OUTPUTSELECT
Branch_taken => MUXout[17].OUTPUTSELECT
Branch_taken => MUXout[16].OUTPUTSELECT
Branch_taken => MUXout[15].OUTPUTSELECT
Branch_taken => MUXout[14].OUTPUTSELECT
Branch_taken => MUXout[13].OUTPUTSELECT
Branch_taken => MUXout[12].OUTPUTSELECT
Branch_taken => MUXout[11].OUTPUTSELECT
Branch_taken => MUXout[10].OUTPUTSELECT
Branch_taken => MUXout[9].OUTPUTSELECT
Branch_taken => MUXout[8].OUTPUTSELECT
Branch_taken => MUXout[7].OUTPUTSELECT
Branch_taken => MUXout[6].OUTPUTSELECT
Branch_taken => MUXout[5].OUTPUTSELECT
Branch_taken => MUXout[4].OUTPUTSELECT
Branch_taken => MUXout[3].OUTPUTSELECT
Branch_taken => MUXout[2].OUTPUTSELECT
Branch_taken => MUXout[1].OUTPUTSELECT
Branch_taken => MUXout[0].OUTPUTSELECT
BranchAddr[0] => MUXout[0].DATAB
BranchAddr[1] => MUXout[1].DATAB
BranchAddr[2] => MUXout[2].DATAB
BranchAddr[3] => MUXout[3].DATAB
BranchAddr[4] => MUXout[4].DATAB
BranchAddr[5] => MUXout[5].DATAB
BranchAddr[6] => MUXout[6].DATAB
BranchAddr[7] => MUXout[7].DATAB
BranchAddr[8] => MUXout[8].DATAB
BranchAddr[9] => MUXout[9].DATAB
BranchAddr[10] => MUXout[10].DATAB
BranchAddr[11] => MUXout[11].DATAB
BranchAddr[12] => MUXout[12].DATAB
BranchAddr[13] => MUXout[13].DATAB
BranchAddr[14] => MUXout[14].DATAB
BranchAddr[15] => MUXout[15].DATAB
BranchAddr[16] => MUXout[16].DATAB
BranchAddr[17] => MUXout[17].DATAB
BranchAddr[18] => MUXout[18].DATAB
BranchAddr[19] => MUXout[19].DATAB
BranchAddr[20] => MUXout[20].DATAB
BranchAddr[21] => MUXout[21].DATAB
BranchAddr[22] => MUXout[22].DATAB
BranchAddr[23] => MUXout[23].DATAB
BranchAddr[24] => MUXout[24].DATAB
BranchAddr[25] => MUXout[25].DATAB
BranchAddr[26] => MUXout[26].DATAB
BranchAddr[27] => MUXout[27].DATAB
BranchAddr[28] => MUXout[28].DATAB
BranchAddr[29] => MUXout[29].DATAB
BranchAddr[30] => MUXout[30].DATAB
BranchAddr[31] => MUXout[31].DATAB
PC[0] <= PCreg[0].DB_MAX_OUTPUT_PORT_TYPE
PC[1] <= PCreg[1].DB_MAX_OUTPUT_PORT_TYPE
PC[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Instruction[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Instruction[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Instruction[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Instruction[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Instruction[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Instruction[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Instruction[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Instruction[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Instruction[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Instruction[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Instruction[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Instruction[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Instruction[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Instruction[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Instruction[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Instruction[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Instruction[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Instruction[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Instruction[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Instruction[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Instruction[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Instruction[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Instruction[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Instruction[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Instruction[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Instruction[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Instruction[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Instruction[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Instruction[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Instruction[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Instruction[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Module|IF_Stage_Reg:ifstagereg
clk => Instruction[0]~reg0.CLK
clk => Instruction[1]~reg0.CLK
clk => Instruction[2]~reg0.CLK
clk => Instruction[3]~reg0.CLK
clk => Instruction[4]~reg0.CLK
clk => Instruction[5]~reg0.CLK
clk => Instruction[6]~reg0.CLK
clk => Instruction[7]~reg0.CLK
clk => Instruction[8]~reg0.CLK
clk => Instruction[9]~reg0.CLK
clk => Instruction[10]~reg0.CLK
clk => Instruction[11]~reg0.CLK
clk => Instruction[12]~reg0.CLK
clk => Instruction[13]~reg0.CLK
clk => Instruction[14]~reg0.CLK
clk => Instruction[15]~reg0.CLK
clk => Instruction[16]~reg0.CLK
clk => Instruction[17]~reg0.CLK
clk => Instruction[18]~reg0.CLK
clk => Instruction[19]~reg0.CLK
clk => Instruction[20]~reg0.CLK
clk => Instruction[21]~reg0.CLK
clk => Instruction[22]~reg0.CLK
clk => Instruction[23]~reg0.CLK
clk => Instruction[24]~reg0.CLK
clk => Instruction[25]~reg0.CLK
clk => Instruction[26]~reg0.CLK
clk => Instruction[27]~reg0.CLK
clk => Instruction[28]~reg0.CLK
clk => Instruction[29]~reg0.CLK
clk => Instruction[30]~reg0.CLK
clk => Instruction[31]~reg0.CLK
clk => PC[0]~reg0.CLK
clk => PC[1]~reg0.CLK
clk => PC[2]~reg0.CLK
clk => PC[3]~reg0.CLK
clk => PC[4]~reg0.CLK
clk => PC[5]~reg0.CLK
clk => PC[6]~reg0.CLK
clk => PC[7]~reg0.CLK
clk => PC[8]~reg0.CLK
clk => PC[9]~reg0.CLK
clk => PC[10]~reg0.CLK
clk => PC[11]~reg0.CLK
clk => PC[12]~reg0.CLK
clk => PC[13]~reg0.CLK
clk => PC[14]~reg0.CLK
clk => PC[15]~reg0.CLK
clk => PC[16]~reg0.CLK
clk => PC[17]~reg0.CLK
clk => PC[18]~reg0.CLK
clk => PC[19]~reg0.CLK
clk => PC[20]~reg0.CLK
clk => PC[21]~reg0.CLK
clk => PC[22]~reg0.CLK
clk => PC[23]~reg0.CLK
clk => PC[24]~reg0.CLK
clk => PC[25]~reg0.CLK
clk => PC[26]~reg0.CLK
clk => PC[27]~reg0.CLK
clk => PC[28]~reg0.CLK
clk => PC[29]~reg0.CLK
clk => PC[30]~reg0.CLK
clk => PC[31]~reg0.CLK
rst => Instruction[0]~reg0.ACLR
rst => Instruction[1]~reg0.ACLR
rst => Instruction[2]~reg0.ACLR
rst => Instruction[3]~reg0.ACLR
rst => Instruction[4]~reg0.ACLR
rst => Instruction[5]~reg0.ACLR
rst => Instruction[6]~reg0.ACLR
rst => Instruction[7]~reg0.ACLR
rst => Instruction[8]~reg0.ACLR
rst => Instruction[9]~reg0.ACLR
rst => Instruction[10]~reg0.ACLR
rst => Instruction[11]~reg0.ACLR
rst => Instruction[12]~reg0.ACLR
rst => Instruction[13]~reg0.ACLR
rst => Instruction[14]~reg0.ACLR
rst => Instruction[15]~reg0.ACLR
rst => Instruction[16]~reg0.ACLR
rst => Instruction[17]~reg0.ACLR
rst => Instruction[18]~reg0.ACLR
rst => Instruction[19]~reg0.ACLR
rst => Instruction[20]~reg0.ACLR
rst => Instruction[21]~reg0.ACLR
rst => Instruction[22]~reg0.ACLR
rst => Instruction[23]~reg0.ACLR
rst => Instruction[24]~reg0.ACLR
rst => Instruction[25]~reg0.ACLR
rst => Instruction[26]~reg0.ACLR
rst => Instruction[27]~reg0.ACLR
rst => Instruction[28]~reg0.ACLR
rst => Instruction[29]~reg0.ACLR
rst => Instruction[30]~reg0.ACLR
rst => Instruction[31]~reg0.ACLR
rst => PC[0]~reg0.ACLR
rst => PC[1]~reg0.ACLR
rst => PC[2]~reg0.ACLR
rst => PC[3]~reg0.ACLR
rst => PC[4]~reg0.ACLR
rst => PC[5]~reg0.ACLR
rst => PC[6]~reg0.ACLR
rst => PC[7]~reg0.ACLR
rst => PC[8]~reg0.ACLR
rst => PC[9]~reg0.ACLR
rst => PC[10]~reg0.ACLR
rst => PC[11]~reg0.ACLR
rst => PC[12]~reg0.ACLR
rst => PC[13]~reg0.ACLR
rst => PC[14]~reg0.ACLR
rst => PC[15]~reg0.ACLR
rst => PC[16]~reg0.ACLR
rst => PC[17]~reg0.ACLR
rst => PC[18]~reg0.ACLR
rst => PC[19]~reg0.ACLR
rst => PC[20]~reg0.ACLR
rst => PC[21]~reg0.ACLR
rst => PC[22]~reg0.ACLR
rst => PC[23]~reg0.ACLR
rst => PC[24]~reg0.ACLR
rst => PC[25]~reg0.ACLR
rst => PC[26]~reg0.ACLR
rst => PC[27]~reg0.ACLR
rst => PC[28]~reg0.ACLR
rst => PC[29]~reg0.ACLR
rst => PC[30]~reg0.ACLR
rst => PC[31]~reg0.ACLR
freeze => PC.OUTPUTSELECT
freeze => PC.OUTPUTSELECT
freeze => PC.OUTPUTSELECT
freeze => PC.OUTPUTSELECT
freeze => PC.OUTPUTSELECT
freeze => PC.OUTPUTSELECT
freeze => PC.OUTPUTSELECT
freeze => PC.OUTPUTSELECT
freeze => PC.OUTPUTSELECT
freeze => PC.OUTPUTSELECT
freeze => PC.OUTPUTSELECT
freeze => PC.OUTPUTSELECT
freeze => PC.OUTPUTSELECT
freeze => PC.OUTPUTSELECT
freeze => PC.OUTPUTSELECT
freeze => PC.OUTPUTSELECT
freeze => PC.OUTPUTSELECT
freeze => PC.OUTPUTSELECT
freeze => PC.OUTPUTSELECT
freeze => PC.OUTPUTSELECT
freeze => PC.OUTPUTSELECT
freeze => PC.OUTPUTSELECT
freeze => PC.OUTPUTSELECT
freeze => PC.OUTPUTSELECT
freeze => PC.OUTPUTSELECT
freeze => PC.OUTPUTSELECT
freeze => PC.OUTPUTSELECT
freeze => PC.OUTPUTSELECT
freeze => PC.OUTPUTSELECT
freeze => PC.OUTPUTSELECT
freeze => PC.OUTPUTSELECT
freeze => PC.OUTPUTSELECT
freeze => Instruction.OUTPUTSELECT
freeze => Instruction.OUTPUTSELECT
freeze => Instruction.OUTPUTSELECT
freeze => Instruction.OUTPUTSELECT
freeze => Instruction.OUTPUTSELECT
freeze => Instruction.OUTPUTSELECT
freeze => Instruction.OUTPUTSELECT
freeze => Instruction.OUTPUTSELECT
freeze => Instruction.OUTPUTSELECT
freeze => Instruction.OUTPUTSELECT
freeze => Instruction.OUTPUTSELECT
freeze => Instruction.OUTPUTSELECT
freeze => Instruction.OUTPUTSELECT
freeze => Instruction.OUTPUTSELECT
freeze => Instruction.OUTPUTSELECT
freeze => Instruction.OUTPUTSELECT
freeze => Instruction.OUTPUTSELECT
freeze => Instruction.OUTPUTSELECT
freeze => Instruction.OUTPUTSELECT
freeze => Instruction.OUTPUTSELECT
freeze => Instruction.OUTPUTSELECT
freeze => Instruction.OUTPUTSELECT
freeze => Instruction.OUTPUTSELECT
freeze => Instruction.OUTPUTSELECT
freeze => Instruction.OUTPUTSELECT
freeze => Instruction.OUTPUTSELECT
freeze => Instruction.OUTPUTSELECT
freeze => Instruction.OUTPUTSELECT
freeze => Instruction.OUTPUTSELECT
freeze => Instruction.OUTPUTSELECT
freeze => Instruction.OUTPUTSELECT
freeze => Instruction.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => Instruction.OUTPUTSELECT
flush => Instruction.OUTPUTSELECT
flush => Instruction.OUTPUTSELECT
flush => Instruction.OUTPUTSELECT
flush => Instruction.OUTPUTSELECT
flush => Instruction.OUTPUTSELECT
flush => Instruction.OUTPUTSELECT
flush => Instruction.OUTPUTSELECT
flush => Instruction.OUTPUTSELECT
flush => Instruction.OUTPUTSELECT
flush => Instruction.OUTPUTSELECT
flush => Instruction.OUTPUTSELECT
flush => Instruction.OUTPUTSELECT
flush => Instruction.OUTPUTSELECT
flush => Instruction.OUTPUTSELECT
flush => Instruction.OUTPUTSELECT
flush => Instruction.OUTPUTSELECT
flush => Instruction.OUTPUTSELECT
flush => Instruction.OUTPUTSELECT
flush => Instruction.OUTPUTSELECT
flush => Instruction.OUTPUTSELECT
flush => Instruction.OUTPUTSELECT
flush => Instruction.OUTPUTSELECT
flush => Instruction.OUTPUTSELECT
flush => Instruction.OUTPUTSELECT
flush => Instruction.OUTPUTSELECT
flush => Instruction.OUTPUTSELECT
flush => Instruction.OUTPUTSELECT
flush => Instruction.OUTPUTSELECT
flush => Instruction.OUTPUTSELECT
flush => Instruction.OUTPUTSELECT
flush => Instruction.OUTPUTSELECT
PC_in[0] => PC.DATAB
PC_in[1] => PC.DATAB
PC_in[2] => PC.DATAB
PC_in[3] => PC.DATAB
PC_in[4] => PC.DATAB
PC_in[5] => PC.DATAB
PC_in[6] => PC.DATAB
PC_in[7] => PC.DATAB
PC_in[8] => PC.DATAB
PC_in[9] => PC.DATAB
PC_in[10] => PC.DATAB
PC_in[11] => PC.DATAB
PC_in[12] => PC.DATAB
PC_in[13] => PC.DATAB
PC_in[14] => PC.DATAB
PC_in[15] => PC.DATAB
PC_in[16] => PC.DATAB
PC_in[17] => PC.DATAB
PC_in[18] => PC.DATAB
PC_in[19] => PC.DATAB
PC_in[20] => PC.DATAB
PC_in[21] => PC.DATAB
PC_in[22] => PC.DATAB
PC_in[23] => PC.DATAB
PC_in[24] => PC.DATAB
PC_in[25] => PC.DATAB
PC_in[26] => PC.DATAB
PC_in[27] => PC.DATAB
PC_in[28] => PC.DATAB
PC_in[29] => PC.DATAB
PC_in[30] => PC.DATAB
PC_in[31] => PC.DATAB
Instruction_in[0] => Instruction.DATAB
Instruction_in[1] => Instruction.DATAB
Instruction_in[2] => Instruction.DATAB
Instruction_in[3] => Instruction.DATAB
Instruction_in[4] => Instruction.DATAB
Instruction_in[5] => Instruction.DATAB
Instruction_in[6] => Instruction.DATAB
Instruction_in[7] => Instruction.DATAB
Instruction_in[8] => Instruction.DATAB
Instruction_in[9] => Instruction.DATAB
Instruction_in[10] => Instruction.DATAB
Instruction_in[11] => Instruction.DATAB
Instruction_in[12] => Instruction.DATAB
Instruction_in[13] => Instruction.DATAB
Instruction_in[14] => Instruction.DATAB
Instruction_in[15] => Instruction.DATAB
Instruction_in[16] => Instruction.DATAB
Instruction_in[17] => Instruction.DATAB
Instruction_in[18] => Instruction.DATAB
Instruction_in[19] => Instruction.DATAB
Instruction_in[20] => Instruction.DATAB
Instruction_in[21] => Instruction.DATAB
Instruction_in[22] => Instruction.DATAB
Instruction_in[23] => Instruction.DATAB
Instruction_in[24] => Instruction.DATAB
Instruction_in[25] => Instruction.DATAB
Instruction_in[26] => Instruction.DATAB
Instruction_in[27] => Instruction.DATAB
Instruction_in[28] => Instruction.DATAB
Instruction_in[29] => Instruction.DATAB
Instruction_in[30] => Instruction.DATAB
Instruction_in[31] => Instruction.DATAB
PC[0] <= PC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[1] <= PC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[2] <= PC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[3] <= PC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[4] <= PC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[5] <= PC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[6] <= PC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[7] <= PC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[8] <= PC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[9] <= PC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[10] <= PC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[11] <= PC[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[12] <= PC[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[13] <= PC[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[14] <= PC[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[15] <= PC[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[16] <= PC[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[17] <= PC[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[18] <= PC[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[19] <= PC[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[20] <= PC[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[21] <= PC[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[22] <= PC[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[23] <= PC[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[24] <= PC[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[25] <= PC[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[26] <= PC[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[27] <= PC[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[28] <= PC[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[29] <= PC[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[30] <= PC[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[31] <= PC[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[0] <= Instruction[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[1] <= Instruction[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[2] <= Instruction[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[3] <= Instruction[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[4] <= Instruction[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[5] <= Instruction[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[6] <= Instruction[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[7] <= Instruction[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[8] <= Instruction[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[9] <= Instruction[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[10] <= Instruction[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[11] <= Instruction[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[12] <= Instruction[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[13] <= Instruction[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[14] <= Instruction[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[15] <= Instruction[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[16] <= Instruction[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[17] <= Instruction[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[18] <= Instruction[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[19] <= Instruction[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[20] <= Instruction[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[21] <= Instruction[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[22] <= Instruction[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[23] <= Instruction[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[24] <= Instruction[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[25] <= Instruction[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[26] <= Instruction[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[27] <= Instruction[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[28] <= Instruction[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[29] <= Instruction[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[30] <= Instruction[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[31] <= Instruction[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Module|ID_Stage:idstage
clk => clk.IN2
rst => rst.IN2
Instruction[0] => src22.DATAA
Instruction[0] => Shift_operand[0].DATAIN
Instruction[0] => Signed_imm_24[0].DATAIN
Instruction[1] => src22.DATAA
Instruction[1] => Shift_operand[1].DATAIN
Instruction[1] => Signed_imm_24[1].DATAIN
Instruction[2] => src22.DATAA
Instruction[2] => Shift_operand[2].DATAIN
Instruction[2] => Signed_imm_24[2].DATAIN
Instruction[3] => src22.DATAA
Instruction[3] => Shift_operand[3].DATAIN
Instruction[3] => Signed_imm_24[3].DATAIN
Instruction[4] => Signed_imm_24[4].DATAIN
Instruction[4] => Shift_operand[4].DATAIN
Instruction[5] => Signed_imm_24[5].DATAIN
Instruction[5] => Shift_operand[5].DATAIN
Instruction[6] => Signed_imm_24[6].DATAIN
Instruction[6] => Shift_operand[6].DATAIN
Instruction[7] => Signed_imm_24[7].DATAIN
Instruction[7] => Shift_operand[7].DATAIN
Instruction[8] => Signed_imm_24[8].DATAIN
Instruction[8] => Shift_operand[8].DATAIN
Instruction[9] => Signed_imm_24[9].DATAIN
Instruction[9] => Shift_operand[9].DATAIN
Instruction[10] => Signed_imm_24[10].DATAIN
Instruction[10] => Shift_operand[10].DATAIN
Instruction[11] => Signed_imm_24[11].DATAIN
Instruction[11] => Shift_operand[11].DATAIN
Instruction[12] => src22.DATAB
Instruction[12] => Signed_imm_24[12].DATAIN
Instruction[12] => Dest[0].DATAIN
Instruction[13] => src22.DATAB
Instruction[13] => Signed_imm_24[13].DATAIN
Instruction[13] => Dest[1].DATAIN
Instruction[14] => src22.DATAB
Instruction[14] => Signed_imm_24[14].DATAIN
Instruction[14] => Dest[2].DATAIN
Instruction[15] => src22.DATAB
Instruction[15] => Signed_imm_24[15].DATAIN
Instruction[15] => Dest[3].DATAIN
Instruction[16] => Instruction[16].IN1
Instruction[17] => Instruction[17].IN1
Instruction[18] => Instruction[18].IN1
Instruction[19] => Instruction[19].IN1
Instruction[20] => Instruction[20].IN1
Instruction[21] => Instruction[21].IN1
Instruction[22] => Instruction[22].IN1
Instruction[23] => Instruction[23].IN1
Instruction[24] => Instruction[24].IN1
Instruction[25] => imm.DATAIN
Instruction[25] => Two_src.IN1
Instruction[26] => Instruction[26].IN1
Instruction[27] => Instruction[27].IN1
Instruction[28] => Instruction[28].IN1
Instruction[29] => Instruction[29].IN1
Instruction[30] => Instruction[30].IN1
Instruction[31] => Instruction[31].IN1
Result_WB[0] => Result_WB[0].IN1
Result_WB[1] => Result_WB[1].IN1
Result_WB[2] => Result_WB[2].IN1
Result_WB[3] => Result_WB[3].IN1
Result_WB[4] => Result_WB[4].IN1
Result_WB[5] => Result_WB[5].IN1
Result_WB[6] => Result_WB[6].IN1
Result_WB[7] => Result_WB[7].IN1
Result_WB[8] => Result_WB[8].IN1
Result_WB[9] => Result_WB[9].IN1
Result_WB[10] => Result_WB[10].IN1
Result_WB[11] => Result_WB[11].IN1
Result_WB[12] => Result_WB[12].IN1
Result_WB[13] => Result_WB[13].IN1
Result_WB[14] => Result_WB[14].IN1
Result_WB[15] => Result_WB[15].IN1
Result_WB[16] => Result_WB[16].IN1
Result_WB[17] => Result_WB[17].IN1
Result_WB[18] => Result_WB[18].IN1
Result_WB[19] => Result_WB[19].IN1
Result_WB[20] => Result_WB[20].IN1
Result_WB[21] => Result_WB[21].IN1
Result_WB[22] => Result_WB[22].IN1
Result_WB[23] => Result_WB[23].IN1
Result_WB[24] => Result_WB[24].IN1
Result_WB[25] => Result_WB[25].IN1
Result_WB[26] => Result_WB[26].IN1
Result_WB[27] => Result_WB[27].IN1
Result_WB[28] => Result_WB[28].IN1
Result_WB[29] => Result_WB[29].IN1
Result_WB[30] => Result_WB[30].IN1
Result_WB[31] => Result_WB[31].IN1
writeBackEn => writeBackEn.IN1
Dest_wb[0] => Dest_wb[0].IN1
Dest_wb[1] => Dest_wb[1].IN1
Dest_wb[2] => Dest_wb[2].IN1
Dest_wb[3] => Dest_wb[3].IN1
SR[0] => SR[0].IN1
SR[1] => SR[1].IN1
SR[2] => SR[2].IN1
SR[3] => SR[3].IN1
hazard => mux_sel.IN1
WB_EN <= WB_EN.DB_MAX_OUTPUT_PORT_TYPE
MEM_R_EN <= MEM_R_EN.DB_MAX_OUTPUT_PORT_TYPE
MEM_W_EN <= MEM_W_EN.DB_MAX_OUTPUT_PORT_TYPE
B <= B.DB_MAX_OUTPUT_PORT_TYPE
S <= S.DB_MAX_OUTPUT_PORT_TYPE
EXE_CMD[0] <= EXE_CMD.DB_MAX_OUTPUT_PORT_TYPE
EXE_CMD[1] <= EXE_CMD.DB_MAX_OUTPUT_PORT_TYPE
EXE_CMD[2] <= EXE_CMD.DB_MAX_OUTPUT_PORT_TYPE
EXE_CMD[3] <= EXE_CMD.DB_MAX_OUTPUT_PORT_TYPE
Val_Rn[0] <= RegisterFile:R1.reg1
Val_Rn[1] <= RegisterFile:R1.reg1
Val_Rn[2] <= RegisterFile:R1.reg1
Val_Rn[3] <= RegisterFile:R1.reg1
Val_Rn[4] <= RegisterFile:R1.reg1
Val_Rn[5] <= RegisterFile:R1.reg1
Val_Rn[6] <= RegisterFile:R1.reg1
Val_Rn[7] <= RegisterFile:R1.reg1
Val_Rn[8] <= RegisterFile:R1.reg1
Val_Rn[9] <= RegisterFile:R1.reg1
Val_Rn[10] <= RegisterFile:R1.reg1
Val_Rn[11] <= RegisterFile:R1.reg1
Val_Rn[12] <= RegisterFile:R1.reg1
Val_Rn[13] <= RegisterFile:R1.reg1
Val_Rn[14] <= RegisterFile:R1.reg1
Val_Rn[15] <= RegisterFile:R1.reg1
Val_Rn[16] <= RegisterFile:R1.reg1
Val_Rn[17] <= RegisterFile:R1.reg1
Val_Rn[18] <= RegisterFile:R1.reg1
Val_Rn[19] <= RegisterFile:R1.reg1
Val_Rn[20] <= RegisterFile:R1.reg1
Val_Rn[21] <= RegisterFile:R1.reg1
Val_Rn[22] <= RegisterFile:R1.reg1
Val_Rn[23] <= RegisterFile:R1.reg1
Val_Rn[24] <= RegisterFile:R1.reg1
Val_Rn[25] <= RegisterFile:R1.reg1
Val_Rn[26] <= RegisterFile:R1.reg1
Val_Rn[27] <= RegisterFile:R1.reg1
Val_Rn[28] <= RegisterFile:R1.reg1
Val_Rn[29] <= RegisterFile:R1.reg1
Val_Rn[30] <= RegisterFile:R1.reg1
Val_Rn[31] <= RegisterFile:R1.reg1
Val_Rm[0] <= RegisterFile:R1.reg2
Val_Rm[1] <= RegisterFile:R1.reg2
Val_Rm[2] <= RegisterFile:R1.reg2
Val_Rm[3] <= RegisterFile:R1.reg2
Val_Rm[4] <= RegisterFile:R1.reg2
Val_Rm[5] <= RegisterFile:R1.reg2
Val_Rm[6] <= RegisterFile:R1.reg2
Val_Rm[7] <= RegisterFile:R1.reg2
Val_Rm[8] <= RegisterFile:R1.reg2
Val_Rm[9] <= RegisterFile:R1.reg2
Val_Rm[10] <= RegisterFile:R1.reg2
Val_Rm[11] <= RegisterFile:R1.reg2
Val_Rm[12] <= RegisterFile:R1.reg2
Val_Rm[13] <= RegisterFile:R1.reg2
Val_Rm[14] <= RegisterFile:R1.reg2
Val_Rm[15] <= RegisterFile:R1.reg2
Val_Rm[16] <= RegisterFile:R1.reg2
Val_Rm[17] <= RegisterFile:R1.reg2
Val_Rm[18] <= RegisterFile:R1.reg2
Val_Rm[19] <= RegisterFile:R1.reg2
Val_Rm[20] <= RegisterFile:R1.reg2
Val_Rm[21] <= RegisterFile:R1.reg2
Val_Rm[22] <= RegisterFile:R1.reg2
Val_Rm[23] <= RegisterFile:R1.reg2
Val_Rm[24] <= RegisterFile:R1.reg2
Val_Rm[25] <= RegisterFile:R1.reg2
Val_Rm[26] <= RegisterFile:R1.reg2
Val_Rm[27] <= RegisterFile:R1.reg2
Val_Rm[28] <= RegisterFile:R1.reg2
Val_Rm[29] <= RegisterFile:R1.reg2
Val_Rm[30] <= RegisterFile:R1.reg2
Val_Rm[31] <= RegisterFile:R1.reg2
imm <= Instruction[25].DB_MAX_OUTPUT_PORT_TYPE
Shift_operand[0] <= Instruction[0].DB_MAX_OUTPUT_PORT_TYPE
Shift_operand[1] <= Instruction[1].DB_MAX_OUTPUT_PORT_TYPE
Shift_operand[2] <= Instruction[2].DB_MAX_OUTPUT_PORT_TYPE
Shift_operand[3] <= Instruction[3].DB_MAX_OUTPUT_PORT_TYPE
Shift_operand[4] <= Instruction[4].DB_MAX_OUTPUT_PORT_TYPE
Shift_operand[5] <= Instruction[5].DB_MAX_OUTPUT_PORT_TYPE
Shift_operand[6] <= Instruction[6].DB_MAX_OUTPUT_PORT_TYPE
Shift_operand[7] <= Instruction[7].DB_MAX_OUTPUT_PORT_TYPE
Shift_operand[8] <= Instruction[8].DB_MAX_OUTPUT_PORT_TYPE
Shift_operand[9] <= Instruction[9].DB_MAX_OUTPUT_PORT_TYPE
Shift_operand[10] <= Instruction[10].DB_MAX_OUTPUT_PORT_TYPE
Shift_operand[11] <= Instruction[11].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[0] <= Instruction[0].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[1] <= Instruction[1].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[2] <= Instruction[2].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[3] <= Instruction[3].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[4] <= Instruction[4].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[5] <= Instruction[5].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[6] <= Instruction[6].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[7] <= Instruction[7].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[8] <= Instruction[8].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[9] <= Instruction[9].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[10] <= Instruction[10].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[11] <= Instruction[11].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[12] <= Instruction[12].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[13] <= Instruction[13].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[14] <= Instruction[14].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[15] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[16] <= Instruction[16].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[17] <= Instruction[17].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[18] <= Instruction[18].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[19] <= Instruction[19].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[20] <= Instruction[20].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[21] <= Instruction[21].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[22] <= Instruction[22].DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[23] <= Instruction[23].DB_MAX_OUTPUT_PORT_TYPE
Dest[0] <= Instruction[12].DB_MAX_OUTPUT_PORT_TYPE
Dest[1] <= Instruction[13].DB_MAX_OUTPUT_PORT_TYPE
Dest[2] <= Instruction[14].DB_MAX_OUTPUT_PORT_TYPE
Dest[3] <= Instruction[15].DB_MAX_OUTPUT_PORT_TYPE
src1[0] <= Instruction[16].DB_MAX_OUTPUT_PORT_TYPE
src1[1] <= Instruction[17].DB_MAX_OUTPUT_PORT_TYPE
src1[2] <= Instruction[18].DB_MAX_OUTPUT_PORT_TYPE
src1[3] <= Instruction[19].DB_MAX_OUTPUT_PORT_TYPE
src2[0] <= src22[0].DB_MAX_OUTPUT_PORT_TYPE
src2[1] <= src22[1].DB_MAX_OUTPUT_PORT_TYPE
src2[2] <= src22[2].DB_MAX_OUTPUT_PORT_TYPE
src2[3] <= src22[3].DB_MAX_OUTPUT_PORT_TYPE
Two_src <= Two_src.DB_MAX_OUTPUT_PORT_TYPE


|Top_Module|ID_Stage:idstage|RegisterFile:R1
clk => register.we_a.CLK
clk => register.waddr_a[3].CLK
clk => register.waddr_a[2].CLK
clk => register.waddr_a[1].CLK
clk => register.waddr_a[0].CLK
clk => register.data_a[31].CLK
clk => register.data_a[30].CLK
clk => register.data_a[29].CLK
clk => register.data_a[28].CLK
clk => register.data_a[27].CLK
clk => register.data_a[26].CLK
clk => register.data_a[25].CLK
clk => register.data_a[24].CLK
clk => register.data_a[23].CLK
clk => register.data_a[22].CLK
clk => register.data_a[21].CLK
clk => register.data_a[20].CLK
clk => register.data_a[19].CLK
clk => register.data_a[18].CLK
clk => register.data_a[17].CLK
clk => register.data_a[16].CLK
clk => register.data_a[15].CLK
clk => register.data_a[14].CLK
clk => register.data_a[13].CLK
clk => register.data_a[12].CLK
clk => register.data_a[11].CLK
clk => register.data_a[10].CLK
clk => register.data_a[9].CLK
clk => register.data_a[8].CLK
clk => register.data_a[7].CLK
clk => register.data_a[6].CLK
clk => register.data_a[5].CLK
clk => register.data_a[4].CLK
clk => register.data_a[3].CLK
clk => register.data_a[2].CLK
clk => register.data_a[1].CLK
clk => register.data_a[0].CLK
clk => register.CLK0
rst => ~NO_FANOUT~
src1[0] => register.RADDR
src1[1] => register.RADDR1
src1[2] => register.RADDR2
src1[3] => register.RADDR3
src2[0] => register.PORTBRADDR
src2[1] => register.PORTBRADDR1
src2[2] => register.PORTBRADDR2
src2[3] => register.PORTBRADDR3
Dest_wb[0] => register.waddr_a[0].DATAIN
Dest_wb[0] => register.WADDR
Dest_wb[1] => register.waddr_a[1].DATAIN
Dest_wb[1] => register.WADDR1
Dest_wb[2] => register.waddr_a[2].DATAIN
Dest_wb[2] => register.WADDR2
Dest_wb[3] => register.waddr_a[3].DATAIN
Dest_wb[3] => register.WADDR3
Result_WB[0] => register.data_a[0].DATAIN
Result_WB[0] => register.DATAIN
Result_WB[1] => register.data_a[1].DATAIN
Result_WB[1] => register.DATAIN1
Result_WB[2] => register.data_a[2].DATAIN
Result_WB[2] => register.DATAIN2
Result_WB[3] => register.data_a[3].DATAIN
Result_WB[3] => register.DATAIN3
Result_WB[4] => register.data_a[4].DATAIN
Result_WB[4] => register.DATAIN4
Result_WB[5] => register.data_a[5].DATAIN
Result_WB[5] => register.DATAIN5
Result_WB[6] => register.data_a[6].DATAIN
Result_WB[6] => register.DATAIN6
Result_WB[7] => register.data_a[7].DATAIN
Result_WB[7] => register.DATAIN7
Result_WB[8] => register.data_a[8].DATAIN
Result_WB[8] => register.DATAIN8
Result_WB[9] => register.data_a[9].DATAIN
Result_WB[9] => register.DATAIN9
Result_WB[10] => register.data_a[10].DATAIN
Result_WB[10] => register.DATAIN10
Result_WB[11] => register.data_a[11].DATAIN
Result_WB[11] => register.DATAIN11
Result_WB[12] => register.data_a[12].DATAIN
Result_WB[12] => register.DATAIN12
Result_WB[13] => register.data_a[13].DATAIN
Result_WB[13] => register.DATAIN13
Result_WB[14] => register.data_a[14].DATAIN
Result_WB[14] => register.DATAIN14
Result_WB[15] => register.data_a[15].DATAIN
Result_WB[15] => register.DATAIN15
Result_WB[16] => register.data_a[16].DATAIN
Result_WB[16] => register.DATAIN16
Result_WB[17] => register.data_a[17].DATAIN
Result_WB[17] => register.DATAIN17
Result_WB[18] => register.data_a[18].DATAIN
Result_WB[18] => register.DATAIN18
Result_WB[19] => register.data_a[19].DATAIN
Result_WB[19] => register.DATAIN19
Result_WB[20] => register.data_a[20].DATAIN
Result_WB[20] => register.DATAIN20
Result_WB[21] => register.data_a[21].DATAIN
Result_WB[21] => register.DATAIN21
Result_WB[22] => register.data_a[22].DATAIN
Result_WB[22] => register.DATAIN22
Result_WB[23] => register.data_a[23].DATAIN
Result_WB[23] => register.DATAIN23
Result_WB[24] => register.data_a[24].DATAIN
Result_WB[24] => register.DATAIN24
Result_WB[25] => register.data_a[25].DATAIN
Result_WB[25] => register.DATAIN25
Result_WB[26] => register.data_a[26].DATAIN
Result_WB[26] => register.DATAIN26
Result_WB[27] => register.data_a[27].DATAIN
Result_WB[27] => register.DATAIN27
Result_WB[28] => register.data_a[28].DATAIN
Result_WB[28] => register.DATAIN28
Result_WB[29] => register.data_a[29].DATAIN
Result_WB[29] => register.DATAIN29
Result_WB[30] => register.data_a[30].DATAIN
Result_WB[30] => register.DATAIN30
Result_WB[31] => register.data_a[31].DATAIN
Result_WB[31] => register.DATAIN31
WriteBackEn => register.we_a.DATAIN
WriteBackEn => register.WE
reg1[0] <= register.DATAOUT
reg1[1] <= register.DATAOUT1
reg1[2] <= register.DATAOUT2
reg1[3] <= register.DATAOUT3
reg1[4] <= register.DATAOUT4
reg1[5] <= register.DATAOUT5
reg1[6] <= register.DATAOUT6
reg1[7] <= register.DATAOUT7
reg1[8] <= register.DATAOUT8
reg1[9] <= register.DATAOUT9
reg1[10] <= register.DATAOUT10
reg1[11] <= register.DATAOUT11
reg1[12] <= register.DATAOUT12
reg1[13] <= register.DATAOUT13
reg1[14] <= register.DATAOUT14
reg1[15] <= register.DATAOUT15
reg1[16] <= register.DATAOUT16
reg1[17] <= register.DATAOUT17
reg1[18] <= register.DATAOUT18
reg1[19] <= register.DATAOUT19
reg1[20] <= register.DATAOUT20
reg1[21] <= register.DATAOUT21
reg1[22] <= register.DATAOUT22
reg1[23] <= register.DATAOUT23
reg1[24] <= register.DATAOUT24
reg1[25] <= register.DATAOUT25
reg1[26] <= register.DATAOUT26
reg1[27] <= register.DATAOUT27
reg1[28] <= register.DATAOUT28
reg1[29] <= register.DATAOUT29
reg1[30] <= register.DATAOUT30
reg1[31] <= register.DATAOUT31
reg2[0] <= register.PORTBDATAOUT
reg2[1] <= register.PORTBDATAOUT1
reg2[2] <= register.PORTBDATAOUT2
reg2[3] <= register.PORTBDATAOUT3
reg2[4] <= register.PORTBDATAOUT4
reg2[5] <= register.PORTBDATAOUT5
reg2[6] <= register.PORTBDATAOUT6
reg2[7] <= register.PORTBDATAOUT7
reg2[8] <= register.PORTBDATAOUT8
reg2[9] <= register.PORTBDATAOUT9
reg2[10] <= register.PORTBDATAOUT10
reg2[11] <= register.PORTBDATAOUT11
reg2[12] <= register.PORTBDATAOUT12
reg2[13] <= register.PORTBDATAOUT13
reg2[14] <= register.PORTBDATAOUT14
reg2[15] <= register.PORTBDATAOUT15
reg2[16] <= register.PORTBDATAOUT16
reg2[17] <= register.PORTBDATAOUT17
reg2[18] <= register.PORTBDATAOUT18
reg2[19] <= register.PORTBDATAOUT19
reg2[20] <= register.PORTBDATAOUT20
reg2[21] <= register.PORTBDATAOUT21
reg2[22] <= register.PORTBDATAOUT22
reg2[23] <= register.PORTBDATAOUT23
reg2[24] <= register.PORTBDATAOUT24
reg2[25] <= register.PORTBDATAOUT25
reg2[26] <= register.PORTBDATAOUT26
reg2[27] <= register.PORTBDATAOUT27
reg2[28] <= register.PORTBDATAOUT28
reg2[29] <= register.PORTBDATAOUT29
reg2[30] <= register.PORTBDATAOUT30
reg2[31] <= register.PORTBDATAOUT31


|Top_Module|ID_Stage:idstage|controler:C1
op_code[0] => Decoder0.IN3
op_code[0] => Equal0.IN3
op_code[1] => Decoder0.IN2
op_code[1] => Equal0.IN2
op_code[2] => Decoder0.IN1
op_code[2] => Equal0.IN0
op_code[3] => Decoder0.IN0
op_code[3] => Equal0.IN1
mode[0] => EXE_CMD.OUTPUTSELECT
mode[0] => EXE_CMD.OUTPUTSELECT
mode[0] => Mux0.IN5
mode[0] => EXE_CMD.OUTPUTSELECT
mode[0] => Mux1.IN5
mode[0] => Decoder1.IN1
mode[0] => Mux2.IN5
mode[1] => Mux0.IN4
mode[1] => Mux1.IN4
mode[1] => Decoder1.IN0
mode[1] => Mux2.IN4
S => SS.DATAA
S => SS.DATAB
S => MEM_W_EN.DATAB
SS <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
B <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
MEM_R_EN <= MEM_R_EN.DB_MAX_OUTPUT_PORT_TYPE
MEM_W_EN <= MEM_W_EN.DB_MAX_OUTPUT_PORT_TYPE
WB_EN <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
EXE_CMD[0] <= EXE_CMD.DB_MAX_OUTPUT_PORT_TYPE
EXE_CMD[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
EXE_CMD[2] <= EXE_CMD.DB_MAX_OUTPUT_PORT_TYPE
EXE_CMD[3] <= EXE_CMD.DB_MAX_OUTPUT_PORT_TYPE


|Top_Module|ID_Stage:idstage|Condition_Check:C2
cond[0] => Mux0.IN15
cond[0] => Equal0.IN3
cond[1] => Mux0.IN14
cond[1] => Equal0.IN2
cond[2] => Mux0.IN13
cond[2] => Equal0.IN1
cond[3] => Mux0.IN12
cond[3] => Equal0.IN0
clk => ~NO_FANOUT~
rst => cond_out.OUTPUTSELECT
SR[0] => cond_out.IN0
SR[0] => Mux0.IN19
SR[0] => Mux0.IN3
SR[1] => cond_out.IN0
SR[1] => Mux0.IN18
SR[1] => cond_out.IN0
SR[1] => Mux0.IN5
SR[2] => cond_out.IN1
SR[2] => cond_out.IN1
SR[2] => Mux0.IN17
SR[2] => cond_out.IN1
SR[2] => cond_out.IN1
SR[2] => Mux0.IN7
SR[3] => cond_out.IN1
SR[3] => Mux0.IN16
SR[3] => Mux0.IN2
cond_out <= cond_out.DB_MAX_OUTPUT_PORT_TYPE


|Top_Module|ID_Stage_Reg:idstagereg
clk => Status[0]~reg0.CLK
clk => Status[1]~reg0.CLK
clk => Status[2]~reg0.CLK
clk => Status[3]~reg0.CLK
clk => Dest[0]~reg0.CLK
clk => Dest[1]~reg0.CLK
clk => Dest[2]~reg0.CLK
clk => Dest[3]~reg0.CLK
clk => Signed_imm_24[0]~reg0.CLK
clk => Signed_imm_24[1]~reg0.CLK
clk => Signed_imm_24[2]~reg0.CLK
clk => Signed_imm_24[3]~reg0.CLK
clk => Signed_imm_24[4]~reg0.CLK
clk => Signed_imm_24[5]~reg0.CLK
clk => Signed_imm_24[6]~reg0.CLK
clk => Signed_imm_24[7]~reg0.CLK
clk => Signed_imm_24[8]~reg0.CLK
clk => Signed_imm_24[9]~reg0.CLK
clk => Signed_imm_24[10]~reg0.CLK
clk => Signed_imm_24[11]~reg0.CLK
clk => Signed_imm_24[12]~reg0.CLK
clk => Signed_imm_24[13]~reg0.CLK
clk => Signed_imm_24[14]~reg0.CLK
clk => Signed_imm_24[15]~reg0.CLK
clk => Signed_imm_24[16]~reg0.CLK
clk => Signed_imm_24[17]~reg0.CLK
clk => Signed_imm_24[18]~reg0.CLK
clk => Signed_imm_24[19]~reg0.CLK
clk => Signed_imm_24[20]~reg0.CLK
clk => Signed_imm_24[21]~reg0.CLK
clk => Signed_imm_24[22]~reg0.CLK
clk => Signed_imm_24[23]~reg0.CLK
clk => Shift_operand[0]~reg0.CLK
clk => Shift_operand[1]~reg0.CLK
clk => Shift_operand[2]~reg0.CLK
clk => Shift_operand[3]~reg0.CLK
clk => Shift_operand[4]~reg0.CLK
clk => Shift_operand[5]~reg0.CLK
clk => Shift_operand[6]~reg0.CLK
clk => Shift_operand[7]~reg0.CLK
clk => Shift_operand[8]~reg0.CLK
clk => Shift_operand[9]~reg0.CLK
clk => Shift_operand[10]~reg0.CLK
clk => Shift_operand[11]~reg0.CLK
clk => imm~reg0.CLK
clk => Val_Rm[0]~reg0.CLK
clk => Val_Rm[1]~reg0.CLK
clk => Val_Rm[2]~reg0.CLK
clk => Val_Rm[3]~reg0.CLK
clk => Val_Rm[4]~reg0.CLK
clk => Val_Rm[5]~reg0.CLK
clk => Val_Rm[6]~reg0.CLK
clk => Val_Rm[7]~reg0.CLK
clk => Val_Rm[8]~reg0.CLK
clk => Val_Rm[9]~reg0.CLK
clk => Val_Rm[10]~reg0.CLK
clk => Val_Rm[11]~reg0.CLK
clk => Val_Rm[12]~reg0.CLK
clk => Val_Rm[13]~reg0.CLK
clk => Val_Rm[14]~reg0.CLK
clk => Val_Rm[15]~reg0.CLK
clk => Val_Rm[16]~reg0.CLK
clk => Val_Rm[17]~reg0.CLK
clk => Val_Rm[18]~reg0.CLK
clk => Val_Rm[19]~reg0.CLK
clk => Val_Rm[20]~reg0.CLK
clk => Val_Rm[21]~reg0.CLK
clk => Val_Rm[22]~reg0.CLK
clk => Val_Rm[23]~reg0.CLK
clk => Val_Rm[24]~reg0.CLK
clk => Val_Rm[25]~reg0.CLK
clk => Val_Rm[26]~reg0.CLK
clk => Val_Rm[27]~reg0.CLK
clk => Val_Rm[28]~reg0.CLK
clk => Val_Rm[29]~reg0.CLK
clk => Val_Rm[30]~reg0.CLK
clk => Val_Rm[31]~reg0.CLK
clk => Val_Rn[0]~reg0.CLK
clk => Val_Rn[1]~reg0.CLK
clk => Val_Rn[2]~reg0.CLK
clk => Val_Rn[3]~reg0.CLK
clk => Val_Rn[4]~reg0.CLK
clk => Val_Rn[5]~reg0.CLK
clk => Val_Rn[6]~reg0.CLK
clk => Val_Rn[7]~reg0.CLK
clk => Val_Rn[8]~reg0.CLK
clk => Val_Rn[9]~reg0.CLK
clk => Val_Rn[10]~reg0.CLK
clk => Val_Rn[11]~reg0.CLK
clk => Val_Rn[12]~reg0.CLK
clk => Val_Rn[13]~reg0.CLK
clk => Val_Rn[14]~reg0.CLK
clk => Val_Rn[15]~reg0.CLK
clk => Val_Rn[16]~reg0.CLK
clk => Val_Rn[17]~reg0.CLK
clk => Val_Rn[18]~reg0.CLK
clk => Val_Rn[19]~reg0.CLK
clk => Val_Rn[20]~reg0.CLK
clk => Val_Rn[21]~reg0.CLK
clk => Val_Rn[22]~reg0.CLK
clk => Val_Rn[23]~reg0.CLK
clk => Val_Rn[24]~reg0.CLK
clk => Val_Rn[25]~reg0.CLK
clk => Val_Rn[26]~reg0.CLK
clk => Val_Rn[27]~reg0.CLK
clk => Val_Rn[28]~reg0.CLK
clk => Val_Rn[29]~reg0.CLK
clk => Val_Rn[30]~reg0.CLK
clk => Val_Rn[31]~reg0.CLK
clk => PC[0]~reg0.CLK
clk => PC[1]~reg0.CLK
clk => PC[2]~reg0.CLK
clk => PC[3]~reg0.CLK
clk => PC[4]~reg0.CLK
clk => PC[5]~reg0.CLK
clk => PC[6]~reg0.CLK
clk => PC[7]~reg0.CLK
clk => PC[8]~reg0.CLK
clk => PC[9]~reg0.CLK
clk => PC[10]~reg0.CLK
clk => PC[11]~reg0.CLK
clk => PC[12]~reg0.CLK
clk => PC[13]~reg0.CLK
clk => PC[14]~reg0.CLK
clk => PC[15]~reg0.CLK
clk => PC[16]~reg0.CLK
clk => PC[17]~reg0.CLK
clk => PC[18]~reg0.CLK
clk => PC[19]~reg0.CLK
clk => PC[20]~reg0.CLK
clk => PC[21]~reg0.CLK
clk => PC[22]~reg0.CLK
clk => PC[23]~reg0.CLK
clk => PC[24]~reg0.CLK
clk => PC[25]~reg0.CLK
clk => PC[26]~reg0.CLK
clk => PC[27]~reg0.CLK
clk => PC[28]~reg0.CLK
clk => PC[29]~reg0.CLK
clk => PC[30]~reg0.CLK
clk => PC[31]~reg0.CLK
clk => EXE_CMD[0]~reg0.CLK
clk => EXE_CMD[1]~reg0.CLK
clk => EXE_CMD[2]~reg0.CLK
clk => EXE_CMD[3]~reg0.CLK
clk => S~reg0.CLK
clk => B~reg0.CLK
clk => MEM_W_EN~reg0.CLK
clk => MEM_R_EN~reg0.CLK
clk => WB_EN~reg0.CLK
rst => Status[0]~reg0.ACLR
rst => Status[1]~reg0.ACLR
rst => Status[2]~reg0.ACLR
rst => Status[3]~reg0.ACLR
rst => Dest[0]~reg0.ACLR
rst => Dest[1]~reg0.ACLR
rst => Dest[2]~reg0.ACLR
rst => Dest[3]~reg0.ACLR
rst => Signed_imm_24[0]~reg0.ACLR
rst => Signed_imm_24[1]~reg0.ACLR
rst => Signed_imm_24[2]~reg0.ACLR
rst => Signed_imm_24[3]~reg0.ACLR
rst => Signed_imm_24[4]~reg0.ACLR
rst => Signed_imm_24[5]~reg0.ACLR
rst => Signed_imm_24[6]~reg0.ACLR
rst => Signed_imm_24[7]~reg0.ACLR
rst => Signed_imm_24[8]~reg0.ACLR
rst => Signed_imm_24[9]~reg0.ACLR
rst => Signed_imm_24[10]~reg0.ACLR
rst => Signed_imm_24[11]~reg0.ACLR
rst => Signed_imm_24[12]~reg0.ACLR
rst => Signed_imm_24[13]~reg0.ACLR
rst => Signed_imm_24[14]~reg0.ACLR
rst => Signed_imm_24[15]~reg0.ACLR
rst => Signed_imm_24[16]~reg0.ACLR
rst => Signed_imm_24[17]~reg0.ACLR
rst => Signed_imm_24[18]~reg0.ACLR
rst => Signed_imm_24[19]~reg0.ACLR
rst => Signed_imm_24[20]~reg0.ACLR
rst => Signed_imm_24[21]~reg0.ACLR
rst => Signed_imm_24[22]~reg0.ACLR
rst => Signed_imm_24[23]~reg0.ACLR
rst => Shift_operand[0]~reg0.ACLR
rst => Shift_operand[1]~reg0.ACLR
rst => Shift_operand[2]~reg0.ACLR
rst => Shift_operand[3]~reg0.ACLR
rst => Shift_operand[4]~reg0.ACLR
rst => Shift_operand[5]~reg0.ACLR
rst => Shift_operand[6]~reg0.ACLR
rst => Shift_operand[7]~reg0.ACLR
rst => Shift_operand[8]~reg0.ACLR
rst => Shift_operand[9]~reg0.ACLR
rst => Shift_operand[10]~reg0.ACLR
rst => Shift_operand[11]~reg0.ACLR
rst => imm~reg0.ACLR
rst => Val_Rm[0]~reg0.ACLR
rst => Val_Rm[1]~reg0.ACLR
rst => Val_Rm[2]~reg0.ACLR
rst => Val_Rm[3]~reg0.ACLR
rst => Val_Rm[4]~reg0.ACLR
rst => Val_Rm[5]~reg0.ACLR
rst => Val_Rm[6]~reg0.ACLR
rst => Val_Rm[7]~reg0.ACLR
rst => Val_Rm[8]~reg0.ACLR
rst => Val_Rm[9]~reg0.ACLR
rst => Val_Rm[10]~reg0.ACLR
rst => Val_Rm[11]~reg0.ACLR
rst => Val_Rm[12]~reg0.ACLR
rst => Val_Rm[13]~reg0.ACLR
rst => Val_Rm[14]~reg0.ACLR
rst => Val_Rm[15]~reg0.ACLR
rst => Val_Rm[16]~reg0.ACLR
rst => Val_Rm[17]~reg0.ACLR
rst => Val_Rm[18]~reg0.ACLR
rst => Val_Rm[19]~reg0.ACLR
rst => Val_Rm[20]~reg0.ACLR
rst => Val_Rm[21]~reg0.ACLR
rst => Val_Rm[22]~reg0.ACLR
rst => Val_Rm[23]~reg0.ACLR
rst => Val_Rm[24]~reg0.ACLR
rst => Val_Rm[25]~reg0.ACLR
rst => Val_Rm[26]~reg0.ACLR
rst => Val_Rm[27]~reg0.ACLR
rst => Val_Rm[28]~reg0.ACLR
rst => Val_Rm[29]~reg0.ACLR
rst => Val_Rm[30]~reg0.ACLR
rst => Val_Rm[31]~reg0.ACLR
rst => Val_Rn[0]~reg0.ACLR
rst => Val_Rn[1]~reg0.ACLR
rst => Val_Rn[2]~reg0.ACLR
rst => Val_Rn[3]~reg0.ACLR
rst => Val_Rn[4]~reg0.ACLR
rst => Val_Rn[5]~reg0.ACLR
rst => Val_Rn[6]~reg0.ACLR
rst => Val_Rn[7]~reg0.ACLR
rst => Val_Rn[8]~reg0.ACLR
rst => Val_Rn[9]~reg0.ACLR
rst => Val_Rn[10]~reg0.ACLR
rst => Val_Rn[11]~reg0.ACLR
rst => Val_Rn[12]~reg0.ACLR
rst => Val_Rn[13]~reg0.ACLR
rst => Val_Rn[14]~reg0.ACLR
rst => Val_Rn[15]~reg0.ACLR
rst => Val_Rn[16]~reg0.ACLR
rst => Val_Rn[17]~reg0.ACLR
rst => Val_Rn[18]~reg0.ACLR
rst => Val_Rn[19]~reg0.ACLR
rst => Val_Rn[20]~reg0.ACLR
rst => Val_Rn[21]~reg0.ACLR
rst => Val_Rn[22]~reg0.ACLR
rst => Val_Rn[23]~reg0.ACLR
rst => Val_Rn[24]~reg0.ACLR
rst => Val_Rn[25]~reg0.ACLR
rst => Val_Rn[26]~reg0.ACLR
rst => Val_Rn[27]~reg0.ACLR
rst => Val_Rn[28]~reg0.ACLR
rst => Val_Rn[29]~reg0.ACLR
rst => Val_Rn[30]~reg0.ACLR
rst => Val_Rn[31]~reg0.ACLR
rst => PC[0]~reg0.ACLR
rst => PC[1]~reg0.ACLR
rst => PC[2]~reg0.ACLR
rst => PC[3]~reg0.ACLR
rst => PC[4]~reg0.ACLR
rst => PC[5]~reg0.ACLR
rst => PC[6]~reg0.ACLR
rst => PC[7]~reg0.ACLR
rst => PC[8]~reg0.ACLR
rst => PC[9]~reg0.ACLR
rst => PC[10]~reg0.ACLR
rst => PC[11]~reg0.ACLR
rst => PC[12]~reg0.ACLR
rst => PC[13]~reg0.ACLR
rst => PC[14]~reg0.ACLR
rst => PC[15]~reg0.ACLR
rst => PC[16]~reg0.ACLR
rst => PC[17]~reg0.ACLR
rst => PC[18]~reg0.ACLR
rst => PC[19]~reg0.ACLR
rst => PC[20]~reg0.ACLR
rst => PC[21]~reg0.ACLR
rst => PC[22]~reg0.ACLR
rst => PC[23]~reg0.ACLR
rst => PC[24]~reg0.ACLR
rst => PC[25]~reg0.ACLR
rst => PC[26]~reg0.ACLR
rst => PC[27]~reg0.ACLR
rst => PC[28]~reg0.ACLR
rst => PC[29]~reg0.ACLR
rst => PC[30]~reg0.ACLR
rst => PC[31]~reg0.ACLR
rst => EXE_CMD[0]~reg0.ACLR
rst => EXE_CMD[1]~reg0.ACLR
rst => EXE_CMD[2]~reg0.ACLR
rst => EXE_CMD[3]~reg0.ACLR
rst => S~reg0.ACLR
rst => B~reg0.ACLR
rst => MEM_W_EN~reg0.ACLR
rst => MEM_R_EN~reg0.ACLR
rst => WB_EN~reg0.ACLR
flush => WB_EN.OUTPUTSELECT
flush => MEM_R_EN.OUTPUTSELECT
flush => MEM_W_EN.OUTPUTSELECT
flush => B.OUTPUTSELECT
flush => S.OUTPUTSELECT
flush => EXE_CMD.OUTPUTSELECT
flush => EXE_CMD.OUTPUTSELECT
flush => EXE_CMD.OUTPUTSELECT
flush => EXE_CMD.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => PC.OUTPUTSELECT
flush => Val_Rn.OUTPUTSELECT
flush => Val_Rn.OUTPUTSELECT
flush => Val_Rn.OUTPUTSELECT
flush => Val_Rn.OUTPUTSELECT
flush => Val_Rn.OUTPUTSELECT
flush => Val_Rn.OUTPUTSELECT
flush => Val_Rn.OUTPUTSELECT
flush => Val_Rn.OUTPUTSELECT
flush => Val_Rn.OUTPUTSELECT
flush => Val_Rn.OUTPUTSELECT
flush => Val_Rn.OUTPUTSELECT
flush => Val_Rn.OUTPUTSELECT
flush => Val_Rn.OUTPUTSELECT
flush => Val_Rn.OUTPUTSELECT
flush => Val_Rn.OUTPUTSELECT
flush => Val_Rn.OUTPUTSELECT
flush => Val_Rn.OUTPUTSELECT
flush => Val_Rn.OUTPUTSELECT
flush => Val_Rn.OUTPUTSELECT
flush => Val_Rn.OUTPUTSELECT
flush => Val_Rn.OUTPUTSELECT
flush => Val_Rn.OUTPUTSELECT
flush => Val_Rn.OUTPUTSELECT
flush => Val_Rn.OUTPUTSELECT
flush => Val_Rn.OUTPUTSELECT
flush => Val_Rn.OUTPUTSELECT
flush => Val_Rn.OUTPUTSELECT
flush => Val_Rn.OUTPUTSELECT
flush => Val_Rn.OUTPUTSELECT
flush => Val_Rn.OUTPUTSELECT
flush => Val_Rn.OUTPUTSELECT
flush => Val_Rn.OUTPUTSELECT
flush => Val_Rm.OUTPUTSELECT
flush => Val_Rm.OUTPUTSELECT
flush => Val_Rm.OUTPUTSELECT
flush => Val_Rm.OUTPUTSELECT
flush => Val_Rm.OUTPUTSELECT
flush => Val_Rm.OUTPUTSELECT
flush => Val_Rm.OUTPUTSELECT
flush => Val_Rm.OUTPUTSELECT
flush => Val_Rm.OUTPUTSELECT
flush => Val_Rm.OUTPUTSELECT
flush => Val_Rm.OUTPUTSELECT
flush => Val_Rm.OUTPUTSELECT
flush => Val_Rm.OUTPUTSELECT
flush => Val_Rm.OUTPUTSELECT
flush => Val_Rm.OUTPUTSELECT
flush => Val_Rm.OUTPUTSELECT
flush => Val_Rm.OUTPUTSELECT
flush => Val_Rm.OUTPUTSELECT
flush => Val_Rm.OUTPUTSELECT
flush => Val_Rm.OUTPUTSELECT
flush => Val_Rm.OUTPUTSELECT
flush => Val_Rm.OUTPUTSELECT
flush => Val_Rm.OUTPUTSELECT
flush => Val_Rm.OUTPUTSELECT
flush => Val_Rm.OUTPUTSELECT
flush => Val_Rm.OUTPUTSELECT
flush => Val_Rm.OUTPUTSELECT
flush => Val_Rm.OUTPUTSELECT
flush => Val_Rm.OUTPUTSELECT
flush => Val_Rm.OUTPUTSELECT
flush => Val_Rm.OUTPUTSELECT
flush => Val_Rm.OUTPUTSELECT
flush => imm.OUTPUTSELECT
flush => Shift_operand.OUTPUTSELECT
flush => Shift_operand.OUTPUTSELECT
flush => Shift_operand.OUTPUTSELECT
flush => Shift_operand.OUTPUTSELECT
flush => Shift_operand.OUTPUTSELECT
flush => Shift_operand.OUTPUTSELECT
flush => Shift_operand.OUTPUTSELECT
flush => Shift_operand.OUTPUTSELECT
flush => Shift_operand.OUTPUTSELECT
flush => Shift_operand.OUTPUTSELECT
flush => Shift_operand.OUTPUTSELECT
flush => Shift_operand.OUTPUTSELECT
flush => Signed_imm_24.OUTPUTSELECT
flush => Signed_imm_24.OUTPUTSELECT
flush => Signed_imm_24.OUTPUTSELECT
flush => Signed_imm_24.OUTPUTSELECT
flush => Signed_imm_24.OUTPUTSELECT
flush => Signed_imm_24.OUTPUTSELECT
flush => Signed_imm_24.OUTPUTSELECT
flush => Signed_imm_24.OUTPUTSELECT
flush => Signed_imm_24.OUTPUTSELECT
flush => Signed_imm_24.OUTPUTSELECT
flush => Signed_imm_24.OUTPUTSELECT
flush => Signed_imm_24.OUTPUTSELECT
flush => Signed_imm_24.OUTPUTSELECT
flush => Signed_imm_24.OUTPUTSELECT
flush => Signed_imm_24.OUTPUTSELECT
flush => Signed_imm_24.OUTPUTSELECT
flush => Signed_imm_24.OUTPUTSELECT
flush => Signed_imm_24.OUTPUTSELECT
flush => Signed_imm_24.OUTPUTSELECT
flush => Signed_imm_24.OUTPUTSELECT
flush => Signed_imm_24.OUTPUTSELECT
flush => Signed_imm_24.OUTPUTSELECT
flush => Signed_imm_24.OUTPUTSELECT
flush => Signed_imm_24.OUTPUTSELECT
flush => Dest.OUTPUTSELECT
flush => Dest.OUTPUTSELECT
flush => Dest.OUTPUTSELECT
flush => Dest.OUTPUTSELECT
flush => Status.OUTPUTSELECT
flush => Status.OUTPUTSELECT
flush => Status.OUTPUTSELECT
flush => Status.OUTPUTSELECT
WB_EN_IN => WB_EN.DATAA
MEM_R_EN_IN => MEM_R_EN.DATAA
MEM_W_EN_IN => MEM_W_EN.DATAA
B_IN => B.DATAA
S_IN => S.DATAA
EXE_CMD_IN[0] => EXE_CMD.DATAA
EXE_CMD_IN[1] => EXE_CMD.DATAA
EXE_CMD_IN[2] => EXE_CMD.DATAA
EXE_CMD_IN[3] => EXE_CMD.DATAA
PC_IN[0] => PC.DATAA
PC_IN[1] => PC.DATAA
PC_IN[2] => PC.DATAA
PC_IN[3] => PC.DATAA
PC_IN[4] => PC.DATAA
PC_IN[5] => PC.DATAA
PC_IN[6] => PC.DATAA
PC_IN[7] => PC.DATAA
PC_IN[8] => PC.DATAA
PC_IN[9] => PC.DATAA
PC_IN[10] => PC.DATAA
PC_IN[11] => PC.DATAA
PC_IN[12] => PC.DATAA
PC_IN[13] => PC.DATAA
PC_IN[14] => PC.DATAA
PC_IN[15] => PC.DATAA
PC_IN[16] => PC.DATAA
PC_IN[17] => PC.DATAA
PC_IN[18] => PC.DATAA
PC_IN[19] => PC.DATAA
PC_IN[20] => PC.DATAA
PC_IN[21] => PC.DATAA
PC_IN[22] => PC.DATAA
PC_IN[23] => PC.DATAA
PC_IN[24] => PC.DATAA
PC_IN[25] => PC.DATAA
PC_IN[26] => PC.DATAA
PC_IN[27] => PC.DATAA
PC_IN[28] => PC.DATAA
PC_IN[29] => PC.DATAA
PC_IN[30] => PC.DATAA
PC_IN[31] => PC.DATAA
Val_Rn_IN[0] => Val_Rn.DATAA
Val_Rn_IN[1] => Val_Rn.DATAA
Val_Rn_IN[2] => Val_Rn.DATAA
Val_Rn_IN[3] => Val_Rn.DATAA
Val_Rn_IN[4] => Val_Rn.DATAA
Val_Rn_IN[5] => Val_Rn.DATAA
Val_Rn_IN[6] => Val_Rn.DATAA
Val_Rn_IN[7] => Val_Rn.DATAA
Val_Rn_IN[8] => Val_Rn.DATAA
Val_Rn_IN[9] => Val_Rn.DATAA
Val_Rn_IN[10] => Val_Rn.DATAA
Val_Rn_IN[11] => Val_Rn.DATAA
Val_Rn_IN[12] => Val_Rn.DATAA
Val_Rn_IN[13] => Val_Rn.DATAA
Val_Rn_IN[14] => Val_Rn.DATAA
Val_Rn_IN[15] => Val_Rn.DATAA
Val_Rn_IN[16] => Val_Rn.DATAA
Val_Rn_IN[17] => Val_Rn.DATAA
Val_Rn_IN[18] => Val_Rn.DATAA
Val_Rn_IN[19] => Val_Rn.DATAA
Val_Rn_IN[20] => Val_Rn.DATAA
Val_Rn_IN[21] => Val_Rn.DATAA
Val_Rn_IN[22] => Val_Rn.DATAA
Val_Rn_IN[23] => Val_Rn.DATAA
Val_Rn_IN[24] => Val_Rn.DATAA
Val_Rn_IN[25] => Val_Rn.DATAA
Val_Rn_IN[26] => Val_Rn.DATAA
Val_Rn_IN[27] => Val_Rn.DATAA
Val_Rn_IN[28] => Val_Rn.DATAA
Val_Rn_IN[29] => Val_Rn.DATAA
Val_Rn_IN[30] => Val_Rn.DATAA
Val_Rn_IN[31] => Val_Rn.DATAA
Val_Rm_IN[0] => Val_Rm.DATAA
Val_Rm_IN[1] => Val_Rm.DATAA
Val_Rm_IN[2] => Val_Rm.DATAA
Val_Rm_IN[3] => Val_Rm.DATAA
Val_Rm_IN[4] => Val_Rm.DATAA
Val_Rm_IN[5] => Val_Rm.DATAA
Val_Rm_IN[6] => Val_Rm.DATAA
Val_Rm_IN[7] => Val_Rm.DATAA
Val_Rm_IN[8] => Val_Rm.DATAA
Val_Rm_IN[9] => Val_Rm.DATAA
Val_Rm_IN[10] => Val_Rm.DATAA
Val_Rm_IN[11] => Val_Rm.DATAA
Val_Rm_IN[12] => Val_Rm.DATAA
Val_Rm_IN[13] => Val_Rm.DATAA
Val_Rm_IN[14] => Val_Rm.DATAA
Val_Rm_IN[15] => Val_Rm.DATAA
Val_Rm_IN[16] => Val_Rm.DATAA
Val_Rm_IN[17] => Val_Rm.DATAA
Val_Rm_IN[18] => Val_Rm.DATAA
Val_Rm_IN[19] => Val_Rm.DATAA
Val_Rm_IN[20] => Val_Rm.DATAA
Val_Rm_IN[21] => Val_Rm.DATAA
Val_Rm_IN[22] => Val_Rm.DATAA
Val_Rm_IN[23] => Val_Rm.DATAA
Val_Rm_IN[24] => Val_Rm.DATAA
Val_Rm_IN[25] => Val_Rm.DATAA
Val_Rm_IN[26] => Val_Rm.DATAA
Val_Rm_IN[27] => Val_Rm.DATAA
Val_Rm_IN[28] => Val_Rm.DATAA
Val_Rm_IN[29] => Val_Rm.DATAA
Val_Rm_IN[30] => Val_Rm.DATAA
Val_Rm_IN[31] => Val_Rm.DATAA
imm_IN => imm.DATAA
Shift_operand_IN[0] => Shift_operand.DATAA
Shift_operand_IN[1] => Shift_operand.DATAA
Shift_operand_IN[2] => Shift_operand.DATAA
Shift_operand_IN[3] => Shift_operand.DATAA
Shift_operand_IN[4] => Shift_operand.DATAA
Shift_operand_IN[5] => Shift_operand.DATAA
Shift_operand_IN[6] => Shift_operand.DATAA
Shift_operand_IN[7] => Shift_operand.DATAA
Shift_operand_IN[8] => Shift_operand.DATAA
Shift_operand_IN[9] => Shift_operand.DATAA
Shift_operand_IN[10] => Shift_operand.DATAA
Shift_operand_IN[11] => Shift_operand.DATAA
Signed_imm_24_IN[0] => Signed_imm_24.DATAA
Signed_imm_24_IN[1] => Signed_imm_24.DATAA
Signed_imm_24_IN[2] => Signed_imm_24.DATAA
Signed_imm_24_IN[3] => Signed_imm_24.DATAA
Signed_imm_24_IN[4] => Signed_imm_24.DATAA
Signed_imm_24_IN[5] => Signed_imm_24.DATAA
Signed_imm_24_IN[6] => Signed_imm_24.DATAA
Signed_imm_24_IN[7] => Signed_imm_24.DATAA
Signed_imm_24_IN[8] => Signed_imm_24.DATAA
Signed_imm_24_IN[9] => Signed_imm_24.DATAA
Signed_imm_24_IN[10] => Signed_imm_24.DATAA
Signed_imm_24_IN[11] => Signed_imm_24.DATAA
Signed_imm_24_IN[12] => Signed_imm_24.DATAA
Signed_imm_24_IN[13] => Signed_imm_24.DATAA
Signed_imm_24_IN[14] => Signed_imm_24.DATAA
Signed_imm_24_IN[15] => Signed_imm_24.DATAA
Signed_imm_24_IN[16] => Signed_imm_24.DATAA
Signed_imm_24_IN[17] => Signed_imm_24.DATAA
Signed_imm_24_IN[18] => Signed_imm_24.DATAA
Signed_imm_24_IN[19] => Signed_imm_24.DATAA
Signed_imm_24_IN[20] => Signed_imm_24.DATAA
Signed_imm_24_IN[21] => Signed_imm_24.DATAA
Signed_imm_24_IN[22] => Signed_imm_24.DATAA
Signed_imm_24_IN[23] => Signed_imm_24.DATAA
Dest_IN[0] => Dest.DATAA
Dest_IN[1] => Dest.DATAA
Dest_IN[2] => Dest.DATAA
Dest_IN[3] => Dest.DATAA
Status_in[0] => Status.DATAA
Status_in[1] => Status.DATAA
Status_in[2] => Status.DATAA
Status_in[3] => Status.DATAA
WB_EN <= WB_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_R_EN <= MEM_R_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_W_EN <= MEM_W_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
B <= B~reg0.DB_MAX_OUTPUT_PORT_TYPE
S <= S~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXE_CMD[0] <= EXE_CMD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXE_CMD[1] <= EXE_CMD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXE_CMD[2] <= EXE_CMD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXE_CMD[3] <= EXE_CMD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[0] <= PC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[1] <= PC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[2] <= PC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[3] <= PC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[4] <= PC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[5] <= PC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[6] <= PC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[7] <= PC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[8] <= PC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[9] <= PC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[10] <= PC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[11] <= PC[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[12] <= PC[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[13] <= PC[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[14] <= PC[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[15] <= PC[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[16] <= PC[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[17] <= PC[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[18] <= PC[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[19] <= PC[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[20] <= PC[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[21] <= PC[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[22] <= PC[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[23] <= PC[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[24] <= PC[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[25] <= PC[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[26] <= PC[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[27] <= PC[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[28] <= PC[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[29] <= PC[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[30] <= PC[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[31] <= PC[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rn[0] <= Val_Rn[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rn[1] <= Val_Rn[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rn[2] <= Val_Rn[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rn[3] <= Val_Rn[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rn[4] <= Val_Rn[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rn[5] <= Val_Rn[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rn[6] <= Val_Rn[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rn[7] <= Val_Rn[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rn[8] <= Val_Rn[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rn[9] <= Val_Rn[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rn[10] <= Val_Rn[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rn[11] <= Val_Rn[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rn[12] <= Val_Rn[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rn[13] <= Val_Rn[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rn[14] <= Val_Rn[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rn[15] <= Val_Rn[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rn[16] <= Val_Rn[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rn[17] <= Val_Rn[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rn[18] <= Val_Rn[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rn[19] <= Val_Rn[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rn[20] <= Val_Rn[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rn[21] <= Val_Rn[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rn[22] <= Val_Rn[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rn[23] <= Val_Rn[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rn[24] <= Val_Rn[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rn[25] <= Val_Rn[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rn[26] <= Val_Rn[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rn[27] <= Val_Rn[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rn[28] <= Val_Rn[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rn[29] <= Val_Rn[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rn[30] <= Val_Rn[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rn[31] <= Val_Rn[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[0] <= Val_Rm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[1] <= Val_Rm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[2] <= Val_Rm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[3] <= Val_Rm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[4] <= Val_Rm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[5] <= Val_Rm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[6] <= Val_Rm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[7] <= Val_Rm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[8] <= Val_Rm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[9] <= Val_Rm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[10] <= Val_Rm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[11] <= Val_Rm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[12] <= Val_Rm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[13] <= Val_Rm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[14] <= Val_Rm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[15] <= Val_Rm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[16] <= Val_Rm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[17] <= Val_Rm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[18] <= Val_Rm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[19] <= Val_Rm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[20] <= Val_Rm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[21] <= Val_Rm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[22] <= Val_Rm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[23] <= Val_Rm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[24] <= Val_Rm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[25] <= Val_Rm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[26] <= Val_Rm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[27] <= Val_Rm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[28] <= Val_Rm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[29] <= Val_Rm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[30] <= Val_Rm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[31] <= Val_Rm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm <= imm~reg0.DB_MAX_OUTPUT_PORT_TYPE
Shift_operand[0] <= Shift_operand[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Shift_operand[1] <= Shift_operand[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Shift_operand[2] <= Shift_operand[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Shift_operand[3] <= Shift_operand[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Shift_operand[4] <= Shift_operand[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Shift_operand[5] <= Shift_operand[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Shift_operand[6] <= Shift_operand[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Shift_operand[7] <= Shift_operand[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Shift_operand[8] <= Shift_operand[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Shift_operand[9] <= Shift_operand[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Shift_operand[10] <= Shift_operand[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Shift_operand[11] <= Shift_operand[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[0] <= Signed_imm_24[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[1] <= Signed_imm_24[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[2] <= Signed_imm_24[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[3] <= Signed_imm_24[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[4] <= Signed_imm_24[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[5] <= Signed_imm_24[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[6] <= Signed_imm_24[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[7] <= Signed_imm_24[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[8] <= Signed_imm_24[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[9] <= Signed_imm_24[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[10] <= Signed_imm_24[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[11] <= Signed_imm_24[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[12] <= Signed_imm_24[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[13] <= Signed_imm_24[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[14] <= Signed_imm_24[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[15] <= Signed_imm_24[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[16] <= Signed_imm_24[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[17] <= Signed_imm_24[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[18] <= Signed_imm_24[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[19] <= Signed_imm_24[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[20] <= Signed_imm_24[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[21] <= Signed_imm_24[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[22] <= Signed_imm_24[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Signed_imm_24[23] <= Signed_imm_24[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dest[0] <= Dest[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dest[1] <= Dest[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dest[2] <= Dest[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dest[3] <= Dest[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Status[0] <= Status[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Status[1] <= Status[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Status[2] <= Status[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Status[3] <= Status[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Module|EXE_Stage:exestage
clk => ~NO_FANOUT~
EXE_CMD[0] => EXE_CMD[0].IN1
EXE_CMD[1] => EXE_CMD[1].IN1
EXE_CMD[2] => EXE_CMD[2].IN1
EXE_CMD[3] => EXE_CMD[3].IN1
MEM_R_EN => comb.IN0
MEM_W_EN => comb.IN1
PC[0] => Branch_Address[0].DATAIN
PC[1] => Branch_Address[1].DATAIN
PC[2] => Add0.IN30
PC[3] => Add0.IN29
PC[4] => Add0.IN28
PC[5] => Add0.IN27
PC[6] => Add0.IN26
PC[7] => Add0.IN25
PC[8] => Add0.IN24
PC[9] => Add0.IN23
PC[10] => Add0.IN22
PC[11] => Add0.IN21
PC[12] => Add0.IN20
PC[13] => Add0.IN19
PC[14] => Add0.IN18
PC[15] => Add0.IN17
PC[16] => Add0.IN16
PC[17] => Add0.IN15
PC[18] => Add0.IN14
PC[19] => Add0.IN13
PC[20] => Add0.IN12
PC[21] => Add0.IN11
PC[22] => Add0.IN10
PC[23] => Add0.IN9
PC[24] => Add0.IN8
PC[25] => Add0.IN7
PC[26] => Add0.IN6
PC[27] => Add0.IN5
PC[28] => Add0.IN4
PC[29] => Add0.IN3
PC[30] => Add0.IN2
PC[31] => Add0.IN1
Val_Rn[0] => Val_Rn[0].IN1
Val_Rn[1] => Val_Rn[1].IN1
Val_Rn[2] => Val_Rn[2].IN1
Val_Rn[3] => Val_Rn[3].IN1
Val_Rn[4] => Val_Rn[4].IN1
Val_Rn[5] => Val_Rn[5].IN1
Val_Rn[6] => Val_Rn[6].IN1
Val_Rn[7] => Val_Rn[7].IN1
Val_Rn[8] => Val_Rn[8].IN1
Val_Rn[9] => Val_Rn[9].IN1
Val_Rn[10] => Val_Rn[10].IN1
Val_Rn[11] => Val_Rn[11].IN1
Val_Rn[12] => Val_Rn[12].IN1
Val_Rn[13] => Val_Rn[13].IN1
Val_Rn[14] => Val_Rn[14].IN1
Val_Rn[15] => Val_Rn[15].IN1
Val_Rn[16] => Val_Rn[16].IN1
Val_Rn[17] => Val_Rn[17].IN1
Val_Rn[18] => Val_Rn[18].IN1
Val_Rn[19] => Val_Rn[19].IN1
Val_Rn[20] => Val_Rn[20].IN1
Val_Rn[21] => Val_Rn[21].IN1
Val_Rn[22] => Val_Rn[22].IN1
Val_Rn[23] => Val_Rn[23].IN1
Val_Rn[24] => Val_Rn[24].IN1
Val_Rn[25] => Val_Rn[25].IN1
Val_Rn[26] => Val_Rn[26].IN1
Val_Rn[27] => Val_Rn[27].IN1
Val_Rn[28] => Val_Rn[28].IN1
Val_Rn[29] => Val_Rn[29].IN1
Val_Rn[30] => Val_Rn[30].IN1
Val_Rn[31] => Val_Rn[31].IN1
Val_Rm[0] => Val_Rm[0].IN1
Val_Rm[1] => Val_Rm[1].IN1
Val_Rm[2] => Val_Rm[2].IN1
Val_Rm[3] => Val_Rm[3].IN1
Val_Rm[4] => Val_Rm[4].IN1
Val_Rm[5] => Val_Rm[5].IN1
Val_Rm[6] => Val_Rm[6].IN1
Val_Rm[7] => Val_Rm[7].IN1
Val_Rm[8] => Val_Rm[8].IN1
Val_Rm[9] => Val_Rm[9].IN1
Val_Rm[10] => Val_Rm[10].IN1
Val_Rm[11] => Val_Rm[11].IN1
Val_Rm[12] => Val_Rm[12].IN1
Val_Rm[13] => Val_Rm[13].IN1
Val_Rm[14] => Val_Rm[14].IN1
Val_Rm[15] => Val_Rm[15].IN1
Val_Rm[16] => Val_Rm[16].IN1
Val_Rm[17] => Val_Rm[17].IN1
Val_Rm[18] => Val_Rm[18].IN1
Val_Rm[19] => Val_Rm[19].IN1
Val_Rm[20] => Val_Rm[20].IN1
Val_Rm[21] => Val_Rm[21].IN1
Val_Rm[22] => Val_Rm[22].IN1
Val_Rm[23] => Val_Rm[23].IN1
Val_Rm[24] => Val_Rm[24].IN1
Val_Rm[25] => Val_Rm[25].IN1
Val_Rm[26] => Val_Rm[26].IN1
Val_Rm[27] => Val_Rm[27].IN1
Val_Rm[28] => Val_Rm[28].IN1
Val_Rm[29] => Val_Rm[29].IN1
Val_Rm[30] => Val_Rm[30].IN1
Val_Rm[31] => Val_Rm[31].IN1
imm => imm.IN1
Shift_operand[0] => Shift_operand[0].IN1
Shift_operand[1] => Shift_operand[1].IN1
Shift_operand[2] => Shift_operand[2].IN1
Shift_operand[3] => Shift_operand[3].IN1
Shift_operand[4] => Shift_operand[4].IN1
Shift_operand[5] => Shift_operand[5].IN1
Shift_operand[6] => Shift_operand[6].IN1
Shift_operand[7] => Shift_operand[7].IN1
Shift_operand[8] => Shift_operand[8].IN1
Shift_operand[9] => Shift_operand[9].IN1
Shift_operand[10] => Shift_operand[10].IN1
Shift_operand[11] => Shift_operand[11].IN1
Signed_imm_24[0] => Add0.IN60
Signed_imm_24[1] => Add0.IN59
Signed_imm_24[2] => Add0.IN58
Signed_imm_24[3] => Add0.IN57
Signed_imm_24[4] => Add0.IN56
Signed_imm_24[5] => Add0.IN55
Signed_imm_24[6] => Add0.IN54
Signed_imm_24[7] => Add0.IN53
Signed_imm_24[8] => Add0.IN52
Signed_imm_24[9] => Add0.IN51
Signed_imm_24[10] => Add0.IN50
Signed_imm_24[11] => Add0.IN49
Signed_imm_24[12] => Add0.IN48
Signed_imm_24[13] => Add0.IN47
Signed_imm_24[14] => Add0.IN46
Signed_imm_24[15] => Add0.IN45
Signed_imm_24[16] => Add0.IN44
Signed_imm_24[17] => Add0.IN43
Signed_imm_24[18] => Add0.IN42
Signed_imm_24[19] => Add0.IN41
Signed_imm_24[20] => Add0.IN40
Signed_imm_24[21] => Add0.IN39
Signed_imm_24[22] => Add0.IN38
Signed_imm_24[23] => Add0.IN31
Signed_imm_24[23] => Add0.IN32
Signed_imm_24[23] => Add0.IN33
Signed_imm_24[23] => Add0.IN34
Signed_imm_24[23] => Add0.IN35
Signed_imm_24[23] => Add0.IN36
Signed_imm_24[23] => Add0.IN37
SR[0] => SR[0].IN1
SR[1] => SR[1].IN1
SR[2] => SR[2].IN1
SR[3] => SR[3].IN1
ALU_result[0] <= ALU:alu.ALU_result
ALU_result[1] <= ALU:alu.ALU_result
ALU_result[2] <= ALU:alu.ALU_result
ALU_result[3] <= ALU:alu.ALU_result
ALU_result[4] <= ALU:alu.ALU_result
ALU_result[5] <= ALU:alu.ALU_result
ALU_result[6] <= ALU:alu.ALU_result
ALU_result[7] <= ALU:alu.ALU_result
ALU_result[8] <= ALU:alu.ALU_result
ALU_result[9] <= ALU:alu.ALU_result
ALU_result[10] <= ALU:alu.ALU_result
ALU_result[11] <= ALU:alu.ALU_result
ALU_result[12] <= ALU:alu.ALU_result
ALU_result[13] <= ALU:alu.ALU_result
ALU_result[14] <= ALU:alu.ALU_result
ALU_result[15] <= ALU:alu.ALU_result
ALU_result[16] <= ALU:alu.ALU_result
ALU_result[17] <= ALU:alu.ALU_result
ALU_result[18] <= ALU:alu.ALU_result
ALU_result[19] <= ALU:alu.ALU_result
ALU_result[20] <= ALU:alu.ALU_result
ALU_result[21] <= ALU:alu.ALU_result
ALU_result[22] <= ALU:alu.ALU_result
ALU_result[23] <= ALU:alu.ALU_result
ALU_result[24] <= ALU:alu.ALU_result
ALU_result[25] <= ALU:alu.ALU_result
ALU_result[26] <= ALU:alu.ALU_result
ALU_result[27] <= ALU:alu.ALU_result
ALU_result[28] <= ALU:alu.ALU_result
ALU_result[29] <= ALU:alu.ALU_result
ALU_result[30] <= ALU:alu.ALU_result
ALU_result[31] <= ALU:alu.ALU_result
Branch_Address[0] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
Branch_Address[1] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
Branch_Address[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Branch_Address[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Branch_Address[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Branch_Address[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Branch_Address[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Branch_Address[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Branch_Address[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Branch_Address[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Branch_Address[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Branch_Address[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Branch_Address[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Branch_Address[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Branch_Address[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Branch_Address[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Branch_Address[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Branch_Address[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Branch_Address[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Branch_Address[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Branch_Address[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Branch_Address[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Branch_Address[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Branch_Address[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Branch_Address[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Branch_Address[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Branch_Address[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Branch_Address[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Branch_Address[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Branch_Address[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Branch_Address[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Branch_Address[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
status[0] <= ALU:alu.status
status[1] <= ALU:alu.status
status[2] <= ALU:alu.status
status[3] <= ALU:alu.status


|Top_Module|EXE_Stage:exestage|ALU:alu
EXE_CMD[0] => Mux0.IN18
EXE_CMD[0] => Mux1.IN18
EXE_CMD[0] => Mux2.IN18
EXE_CMD[0] => Mux3.IN18
EXE_CMD[0] => Mux4.IN18
EXE_CMD[0] => Mux5.IN18
EXE_CMD[0] => Mux6.IN18
EXE_CMD[0] => Mux7.IN18
EXE_CMD[0] => Mux8.IN18
EXE_CMD[0] => Mux9.IN18
EXE_CMD[0] => Mux10.IN18
EXE_CMD[0] => Mux11.IN18
EXE_CMD[0] => Mux12.IN18
EXE_CMD[0] => Mux13.IN18
EXE_CMD[0] => Mux14.IN18
EXE_CMD[0] => Mux15.IN18
EXE_CMD[0] => Mux16.IN18
EXE_CMD[0] => Mux17.IN18
EXE_CMD[0] => Mux18.IN18
EXE_CMD[0] => Mux19.IN18
EXE_CMD[0] => Mux20.IN18
EXE_CMD[0] => Mux21.IN18
EXE_CMD[0] => Mux22.IN18
EXE_CMD[0] => Mux23.IN18
EXE_CMD[0] => Mux24.IN18
EXE_CMD[0] => Mux25.IN18
EXE_CMD[0] => Mux26.IN18
EXE_CMD[0] => Mux27.IN18
EXE_CMD[0] => Mux28.IN18
EXE_CMD[0] => Mux29.IN18
EXE_CMD[0] => Mux30.IN18
EXE_CMD[0] => Mux31.IN18
EXE_CMD[0] => Mux32.IN19
EXE_CMD[0] => Mux33.IN19
EXE_CMD[1] => Mux0.IN17
EXE_CMD[1] => Mux1.IN17
EXE_CMD[1] => Mux2.IN17
EXE_CMD[1] => Mux3.IN17
EXE_CMD[1] => Mux4.IN17
EXE_CMD[1] => Mux5.IN17
EXE_CMD[1] => Mux6.IN17
EXE_CMD[1] => Mux7.IN17
EXE_CMD[1] => Mux8.IN17
EXE_CMD[1] => Mux9.IN17
EXE_CMD[1] => Mux10.IN17
EXE_CMD[1] => Mux11.IN17
EXE_CMD[1] => Mux12.IN17
EXE_CMD[1] => Mux13.IN17
EXE_CMD[1] => Mux14.IN17
EXE_CMD[1] => Mux15.IN17
EXE_CMD[1] => Mux16.IN17
EXE_CMD[1] => Mux17.IN17
EXE_CMD[1] => Mux18.IN17
EXE_CMD[1] => Mux19.IN17
EXE_CMD[1] => Mux20.IN17
EXE_CMD[1] => Mux21.IN17
EXE_CMD[1] => Mux22.IN17
EXE_CMD[1] => Mux23.IN17
EXE_CMD[1] => Mux24.IN17
EXE_CMD[1] => Mux25.IN17
EXE_CMD[1] => Mux26.IN17
EXE_CMD[1] => Mux27.IN17
EXE_CMD[1] => Mux28.IN17
EXE_CMD[1] => Mux29.IN17
EXE_CMD[1] => Mux30.IN17
EXE_CMD[1] => Mux31.IN17
EXE_CMD[1] => Mux32.IN18
EXE_CMD[1] => Mux33.IN18
EXE_CMD[2] => Mux0.IN16
EXE_CMD[2] => Mux1.IN16
EXE_CMD[2] => Mux2.IN16
EXE_CMD[2] => Mux3.IN16
EXE_CMD[2] => Mux4.IN16
EXE_CMD[2] => Mux5.IN16
EXE_CMD[2] => Mux6.IN16
EXE_CMD[2] => Mux7.IN16
EXE_CMD[2] => Mux8.IN16
EXE_CMD[2] => Mux9.IN16
EXE_CMD[2] => Mux10.IN16
EXE_CMD[2] => Mux11.IN16
EXE_CMD[2] => Mux12.IN16
EXE_CMD[2] => Mux13.IN16
EXE_CMD[2] => Mux14.IN16
EXE_CMD[2] => Mux15.IN16
EXE_CMD[2] => Mux16.IN16
EXE_CMD[2] => Mux17.IN16
EXE_CMD[2] => Mux18.IN16
EXE_CMD[2] => Mux19.IN16
EXE_CMD[2] => Mux20.IN16
EXE_CMD[2] => Mux21.IN16
EXE_CMD[2] => Mux22.IN16
EXE_CMD[2] => Mux23.IN16
EXE_CMD[2] => Mux24.IN16
EXE_CMD[2] => Mux25.IN16
EXE_CMD[2] => Mux26.IN16
EXE_CMD[2] => Mux27.IN16
EXE_CMD[2] => Mux28.IN16
EXE_CMD[2] => Mux29.IN16
EXE_CMD[2] => Mux30.IN16
EXE_CMD[2] => Mux31.IN16
EXE_CMD[2] => Mux32.IN17
EXE_CMD[2] => Mux33.IN17
EXE_CMD[3] => Mux0.IN15
EXE_CMD[3] => Mux1.IN15
EXE_CMD[3] => Mux2.IN15
EXE_CMD[3] => Mux3.IN15
EXE_CMD[3] => Mux4.IN15
EXE_CMD[3] => Mux5.IN15
EXE_CMD[3] => Mux6.IN15
EXE_CMD[3] => Mux7.IN15
EXE_CMD[3] => Mux8.IN15
EXE_CMD[3] => Mux9.IN15
EXE_CMD[3] => Mux10.IN15
EXE_CMD[3] => Mux11.IN15
EXE_CMD[3] => Mux12.IN15
EXE_CMD[3] => Mux13.IN15
EXE_CMD[3] => Mux14.IN15
EXE_CMD[3] => Mux15.IN15
EXE_CMD[3] => Mux16.IN15
EXE_CMD[3] => Mux17.IN15
EXE_CMD[3] => Mux18.IN15
EXE_CMD[3] => Mux19.IN15
EXE_CMD[3] => Mux20.IN15
EXE_CMD[3] => Mux21.IN15
EXE_CMD[3] => Mux22.IN15
EXE_CMD[3] => Mux23.IN15
EXE_CMD[3] => Mux24.IN15
EXE_CMD[3] => Mux25.IN15
EXE_CMD[3] => Mux26.IN15
EXE_CMD[3] => Mux27.IN15
EXE_CMD[3] => Mux28.IN15
EXE_CMD[3] => Mux29.IN15
EXE_CMD[3] => Mux30.IN15
EXE_CMD[3] => Mux31.IN15
EXE_CMD[3] => Mux32.IN16
EXE_CMD[3] => Mux33.IN16
Val1[0] => Add0.IN32
Val1[0] => Add2.IN64
Val1[0] => ALU_result.IN0
Val1[0] => ALU_result.IN0
Val1[0] => ALU_result.IN0
Val1[1] => Add0.IN31
Val1[1] => Add2.IN63
Val1[1] => ALU_result.IN0
Val1[1] => ALU_result.IN0
Val1[1] => ALU_result.IN0
Val1[2] => Add0.IN30
Val1[2] => Add2.IN62
Val1[2] => ALU_result.IN0
Val1[2] => ALU_result.IN0
Val1[2] => ALU_result.IN0
Val1[3] => Add0.IN29
Val1[3] => Add2.IN61
Val1[3] => ALU_result.IN0
Val1[3] => ALU_result.IN0
Val1[3] => ALU_result.IN0
Val1[4] => Add0.IN28
Val1[4] => Add2.IN60
Val1[4] => ALU_result.IN0
Val1[4] => ALU_result.IN0
Val1[4] => ALU_result.IN0
Val1[5] => Add0.IN27
Val1[5] => Add2.IN59
Val1[5] => ALU_result.IN0
Val1[5] => ALU_result.IN0
Val1[5] => ALU_result.IN0
Val1[6] => Add0.IN26
Val1[6] => Add2.IN58
Val1[6] => ALU_result.IN0
Val1[6] => ALU_result.IN0
Val1[6] => ALU_result.IN0
Val1[7] => Add0.IN25
Val1[7] => Add2.IN57
Val1[7] => ALU_result.IN0
Val1[7] => ALU_result.IN0
Val1[7] => ALU_result.IN0
Val1[8] => Add0.IN24
Val1[8] => Add2.IN56
Val1[8] => ALU_result.IN0
Val1[8] => ALU_result.IN0
Val1[8] => ALU_result.IN0
Val1[9] => Add0.IN23
Val1[9] => Add2.IN55
Val1[9] => ALU_result.IN0
Val1[9] => ALU_result.IN0
Val1[9] => ALU_result.IN0
Val1[10] => Add0.IN22
Val1[10] => Add2.IN54
Val1[10] => ALU_result.IN0
Val1[10] => ALU_result.IN0
Val1[10] => ALU_result.IN0
Val1[11] => Add0.IN21
Val1[11] => Add2.IN53
Val1[11] => ALU_result.IN0
Val1[11] => ALU_result.IN0
Val1[11] => ALU_result.IN0
Val1[12] => Add0.IN20
Val1[12] => Add2.IN52
Val1[12] => ALU_result.IN0
Val1[12] => ALU_result.IN0
Val1[12] => ALU_result.IN0
Val1[13] => Add0.IN19
Val1[13] => Add2.IN51
Val1[13] => ALU_result.IN0
Val1[13] => ALU_result.IN0
Val1[13] => ALU_result.IN0
Val1[14] => Add0.IN18
Val1[14] => Add2.IN50
Val1[14] => ALU_result.IN0
Val1[14] => ALU_result.IN0
Val1[14] => ALU_result.IN0
Val1[15] => Add0.IN17
Val1[15] => Add2.IN49
Val1[15] => ALU_result.IN0
Val1[15] => ALU_result.IN0
Val1[15] => ALU_result.IN0
Val1[16] => Add0.IN16
Val1[16] => Add2.IN48
Val1[16] => ALU_result.IN0
Val1[16] => ALU_result.IN0
Val1[16] => ALU_result.IN0
Val1[17] => Add0.IN15
Val1[17] => Add2.IN47
Val1[17] => ALU_result.IN0
Val1[17] => ALU_result.IN0
Val1[17] => ALU_result.IN0
Val1[18] => Add0.IN14
Val1[18] => Add2.IN46
Val1[18] => ALU_result.IN0
Val1[18] => ALU_result.IN0
Val1[18] => ALU_result.IN0
Val1[19] => Add0.IN13
Val1[19] => Add2.IN45
Val1[19] => ALU_result.IN0
Val1[19] => ALU_result.IN0
Val1[19] => ALU_result.IN0
Val1[20] => Add0.IN12
Val1[20] => Add2.IN44
Val1[20] => ALU_result.IN0
Val1[20] => ALU_result.IN0
Val1[20] => ALU_result.IN0
Val1[21] => Add0.IN11
Val1[21] => Add2.IN43
Val1[21] => ALU_result.IN0
Val1[21] => ALU_result.IN0
Val1[21] => ALU_result.IN0
Val1[22] => Add0.IN10
Val1[22] => Add2.IN42
Val1[22] => ALU_result.IN0
Val1[22] => ALU_result.IN0
Val1[22] => ALU_result.IN0
Val1[23] => Add0.IN9
Val1[23] => Add2.IN41
Val1[23] => ALU_result.IN0
Val1[23] => ALU_result.IN0
Val1[23] => ALU_result.IN0
Val1[24] => Add0.IN8
Val1[24] => Add2.IN40
Val1[24] => ALU_result.IN0
Val1[24] => ALU_result.IN0
Val1[24] => ALU_result.IN0
Val1[25] => Add0.IN7
Val1[25] => Add2.IN39
Val1[25] => ALU_result.IN0
Val1[25] => ALU_result.IN0
Val1[25] => ALU_result.IN0
Val1[26] => Add0.IN6
Val1[26] => Add2.IN38
Val1[26] => ALU_result.IN0
Val1[26] => ALU_result.IN0
Val1[26] => ALU_result.IN0
Val1[27] => Add0.IN5
Val1[27] => Add2.IN37
Val1[27] => ALU_result.IN0
Val1[27] => ALU_result.IN0
Val1[27] => ALU_result.IN0
Val1[28] => Add0.IN4
Val1[28] => Add2.IN36
Val1[28] => ALU_result.IN0
Val1[28] => ALU_result.IN0
Val1[28] => ALU_result.IN0
Val1[29] => Add0.IN3
Val1[29] => Add2.IN35
Val1[29] => ALU_result.IN0
Val1[29] => ALU_result.IN0
Val1[29] => ALU_result.IN0
Val1[30] => Add0.IN2
Val1[30] => Add2.IN34
Val1[30] => ALU_result.IN0
Val1[30] => ALU_result.IN0
Val1[30] => ALU_result.IN0
Val1[31] => V.IN1
Val1[31] => Add0.IN1
Val1[31] => V.IN1
Val1[31] => V.IN1
Val1[31] => Add2.IN33
Val1[31] => V.IN0
Val1[31] => V.IN1
Val1[31] => ALU_result.IN0
Val1[31] => ALU_result.IN0
Val1[31] => ALU_result.IN0
Val2[0] => Add0.IN64
Val2[0] => ALU_result.IN1
Val2[0] => ALU_result.IN1
Val2[0] => ALU_result.IN1
Val2[0] => Mux31.IN19
Val2[0] => Add2.IN32
Val2[0] => Mux31.IN9
Val2[1] => Add0.IN63
Val2[1] => ALU_result.IN1
Val2[1] => ALU_result.IN1
Val2[1] => ALU_result.IN1
Val2[1] => Mux30.IN19
Val2[1] => Add2.IN31
Val2[1] => Mux30.IN9
Val2[2] => Add0.IN62
Val2[2] => ALU_result.IN1
Val2[2] => ALU_result.IN1
Val2[2] => ALU_result.IN1
Val2[2] => Mux29.IN19
Val2[2] => Add2.IN30
Val2[2] => Mux29.IN9
Val2[3] => Add0.IN61
Val2[3] => ALU_result.IN1
Val2[3] => ALU_result.IN1
Val2[3] => ALU_result.IN1
Val2[3] => Mux28.IN19
Val2[3] => Add2.IN29
Val2[3] => Mux28.IN9
Val2[4] => Add0.IN60
Val2[4] => ALU_result.IN1
Val2[4] => ALU_result.IN1
Val2[4] => ALU_result.IN1
Val2[4] => Mux27.IN19
Val2[4] => Add2.IN28
Val2[4] => Mux27.IN9
Val2[5] => Add0.IN59
Val2[5] => ALU_result.IN1
Val2[5] => ALU_result.IN1
Val2[5] => ALU_result.IN1
Val2[5] => Mux26.IN19
Val2[5] => Add2.IN27
Val2[5] => Mux26.IN9
Val2[6] => Add0.IN58
Val2[6] => ALU_result.IN1
Val2[6] => ALU_result.IN1
Val2[6] => ALU_result.IN1
Val2[6] => Mux25.IN19
Val2[6] => Add2.IN26
Val2[6] => Mux25.IN9
Val2[7] => Add0.IN57
Val2[7] => ALU_result.IN1
Val2[7] => ALU_result.IN1
Val2[7] => ALU_result.IN1
Val2[7] => Mux24.IN19
Val2[7] => Add2.IN25
Val2[7] => Mux24.IN9
Val2[8] => Add0.IN56
Val2[8] => ALU_result.IN1
Val2[8] => ALU_result.IN1
Val2[8] => ALU_result.IN1
Val2[8] => Mux23.IN19
Val2[8] => Add2.IN24
Val2[8] => Mux23.IN9
Val2[9] => Add0.IN55
Val2[9] => ALU_result.IN1
Val2[9] => ALU_result.IN1
Val2[9] => ALU_result.IN1
Val2[9] => Mux22.IN19
Val2[9] => Add2.IN23
Val2[9] => Mux22.IN9
Val2[10] => Add0.IN54
Val2[10] => ALU_result.IN1
Val2[10] => ALU_result.IN1
Val2[10] => ALU_result.IN1
Val2[10] => Mux21.IN19
Val2[10] => Add2.IN22
Val2[10] => Mux21.IN9
Val2[11] => Add0.IN53
Val2[11] => ALU_result.IN1
Val2[11] => ALU_result.IN1
Val2[11] => ALU_result.IN1
Val2[11] => Mux20.IN19
Val2[11] => Add2.IN21
Val2[11] => Mux20.IN9
Val2[12] => Add0.IN52
Val2[12] => ALU_result.IN1
Val2[12] => ALU_result.IN1
Val2[12] => ALU_result.IN1
Val2[12] => Mux19.IN19
Val2[12] => Add2.IN20
Val2[12] => Mux19.IN9
Val2[13] => Add0.IN51
Val2[13] => ALU_result.IN1
Val2[13] => ALU_result.IN1
Val2[13] => ALU_result.IN1
Val2[13] => Mux18.IN19
Val2[13] => Add2.IN19
Val2[13] => Mux18.IN9
Val2[14] => Add0.IN50
Val2[14] => ALU_result.IN1
Val2[14] => ALU_result.IN1
Val2[14] => ALU_result.IN1
Val2[14] => Mux17.IN19
Val2[14] => Add2.IN18
Val2[14] => Mux17.IN9
Val2[15] => Add0.IN49
Val2[15] => ALU_result.IN1
Val2[15] => ALU_result.IN1
Val2[15] => ALU_result.IN1
Val2[15] => Mux16.IN19
Val2[15] => Add2.IN17
Val2[15] => Mux16.IN9
Val2[16] => Add0.IN48
Val2[16] => ALU_result.IN1
Val2[16] => ALU_result.IN1
Val2[16] => ALU_result.IN1
Val2[16] => Mux15.IN19
Val2[16] => Add2.IN16
Val2[16] => Mux15.IN9
Val2[17] => Add0.IN47
Val2[17] => ALU_result.IN1
Val2[17] => ALU_result.IN1
Val2[17] => ALU_result.IN1
Val2[17] => Mux14.IN19
Val2[17] => Add2.IN15
Val2[17] => Mux14.IN9
Val2[18] => Add0.IN46
Val2[18] => ALU_result.IN1
Val2[18] => ALU_result.IN1
Val2[18] => ALU_result.IN1
Val2[18] => Mux13.IN19
Val2[18] => Add2.IN14
Val2[18] => Mux13.IN9
Val2[19] => Add0.IN45
Val2[19] => ALU_result.IN1
Val2[19] => ALU_result.IN1
Val2[19] => ALU_result.IN1
Val2[19] => Mux12.IN19
Val2[19] => Add2.IN13
Val2[19] => Mux12.IN9
Val2[20] => Add0.IN44
Val2[20] => ALU_result.IN1
Val2[20] => ALU_result.IN1
Val2[20] => ALU_result.IN1
Val2[20] => Mux11.IN19
Val2[20] => Add2.IN12
Val2[20] => Mux11.IN9
Val2[21] => Add0.IN43
Val2[21] => ALU_result.IN1
Val2[21] => ALU_result.IN1
Val2[21] => ALU_result.IN1
Val2[21] => Mux10.IN19
Val2[21] => Add2.IN11
Val2[21] => Mux10.IN9
Val2[22] => Add0.IN42
Val2[22] => ALU_result.IN1
Val2[22] => ALU_result.IN1
Val2[22] => ALU_result.IN1
Val2[22] => Mux9.IN19
Val2[22] => Add2.IN10
Val2[22] => Mux9.IN9
Val2[23] => Add0.IN41
Val2[23] => ALU_result.IN1
Val2[23] => ALU_result.IN1
Val2[23] => ALU_result.IN1
Val2[23] => Mux8.IN19
Val2[23] => Add2.IN9
Val2[23] => Mux8.IN9
Val2[24] => Add0.IN40
Val2[24] => ALU_result.IN1
Val2[24] => ALU_result.IN1
Val2[24] => ALU_result.IN1
Val2[24] => Mux7.IN19
Val2[24] => Add2.IN8
Val2[24] => Mux7.IN9
Val2[25] => Add0.IN39
Val2[25] => ALU_result.IN1
Val2[25] => ALU_result.IN1
Val2[25] => ALU_result.IN1
Val2[25] => Mux6.IN19
Val2[25] => Add2.IN7
Val2[25] => Mux6.IN9
Val2[26] => Add0.IN38
Val2[26] => ALU_result.IN1
Val2[26] => ALU_result.IN1
Val2[26] => ALU_result.IN1
Val2[26] => Mux5.IN19
Val2[26] => Add2.IN6
Val2[26] => Mux5.IN9
Val2[27] => Add0.IN37
Val2[27] => ALU_result.IN1
Val2[27] => ALU_result.IN1
Val2[27] => ALU_result.IN1
Val2[27] => Mux4.IN19
Val2[27] => Add2.IN5
Val2[27] => Mux4.IN9
Val2[28] => Add0.IN36
Val2[28] => ALU_result.IN1
Val2[28] => ALU_result.IN1
Val2[28] => ALU_result.IN1
Val2[28] => Mux3.IN19
Val2[28] => Add2.IN4
Val2[28] => Mux3.IN9
Val2[29] => Add0.IN35
Val2[29] => ALU_result.IN1
Val2[29] => ALU_result.IN1
Val2[29] => ALU_result.IN1
Val2[29] => Mux2.IN19
Val2[29] => Add2.IN3
Val2[29] => Mux2.IN9
Val2[30] => Add0.IN34
Val2[30] => ALU_result.IN1
Val2[30] => ALU_result.IN1
Val2[30] => ALU_result.IN1
Val2[30] => Mux1.IN19
Val2[30] => Add2.IN2
Val2[30] => Mux1.IN9
Val2[31] => Add0.IN33
Val2[31] => ALU_result.IN1
Val2[31] => ALU_result.IN1
Val2[31] => ALU_result.IN1
Val2[31] => Mux0.IN19
Val2[31] => Mux0.IN7
Val2[31] => Add2.IN1
Val2[31] => V.IN1
SR[0] => ~NO_FANOUT~
SR[1] => Add1.IN66
SR[1] => Add3.IN66
SR[2] => ~NO_FANOUT~
SR[3] => ~NO_FANOUT~
status[0] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
status[1] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
status[2] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
status[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Module|EXE_Stage:exestage|Val2_Generator:val2gen
Val_Rm[0] => ShiftLeft0.IN32
Val_Rm[0] => ShiftRight1.IN32
Val_Rm[0] => ShiftRight2.IN63
Val_Rm[0] => ShiftRight2.IN64
Val_Rm[1] => ShiftLeft0.IN31
Val_Rm[1] => ShiftRight1.IN31
Val_Rm[1] => ShiftRight2.IN61
Val_Rm[1] => ShiftRight2.IN62
Val_Rm[2] => ShiftLeft0.IN30
Val_Rm[2] => ShiftRight1.IN30
Val_Rm[2] => ShiftRight2.IN59
Val_Rm[2] => ShiftRight2.IN60
Val_Rm[3] => ShiftLeft0.IN29
Val_Rm[3] => ShiftRight1.IN29
Val_Rm[3] => ShiftRight2.IN57
Val_Rm[3] => ShiftRight2.IN58
Val_Rm[4] => ShiftLeft0.IN28
Val_Rm[4] => ShiftRight1.IN28
Val_Rm[4] => ShiftRight2.IN55
Val_Rm[4] => ShiftRight2.IN56
Val_Rm[5] => ShiftLeft0.IN27
Val_Rm[5] => ShiftRight1.IN27
Val_Rm[5] => ShiftRight2.IN53
Val_Rm[5] => ShiftRight2.IN54
Val_Rm[6] => ShiftLeft0.IN26
Val_Rm[6] => ShiftRight1.IN26
Val_Rm[6] => ShiftRight2.IN51
Val_Rm[6] => ShiftRight2.IN52
Val_Rm[7] => ShiftLeft0.IN25
Val_Rm[7] => ShiftRight1.IN25
Val_Rm[7] => ShiftRight2.IN49
Val_Rm[7] => ShiftRight2.IN50
Val_Rm[8] => ShiftLeft0.IN24
Val_Rm[8] => ShiftRight1.IN24
Val_Rm[8] => ShiftRight2.IN47
Val_Rm[8] => ShiftRight2.IN48
Val_Rm[9] => ShiftLeft0.IN23
Val_Rm[9] => ShiftRight1.IN23
Val_Rm[9] => ShiftRight2.IN45
Val_Rm[9] => ShiftRight2.IN46
Val_Rm[10] => ShiftLeft0.IN22
Val_Rm[10] => ShiftRight1.IN22
Val_Rm[10] => ShiftRight2.IN43
Val_Rm[10] => ShiftRight2.IN44
Val_Rm[11] => ShiftLeft0.IN21
Val_Rm[11] => ShiftRight1.IN21
Val_Rm[11] => ShiftRight2.IN41
Val_Rm[11] => ShiftRight2.IN42
Val_Rm[12] => ShiftLeft0.IN20
Val_Rm[12] => ShiftRight1.IN20
Val_Rm[12] => ShiftRight2.IN39
Val_Rm[12] => ShiftRight2.IN40
Val_Rm[13] => ShiftLeft0.IN19
Val_Rm[13] => ShiftRight1.IN19
Val_Rm[13] => ShiftRight2.IN37
Val_Rm[13] => ShiftRight2.IN38
Val_Rm[14] => ShiftLeft0.IN18
Val_Rm[14] => ShiftRight1.IN18
Val_Rm[14] => ShiftRight2.IN35
Val_Rm[14] => ShiftRight2.IN36
Val_Rm[15] => ShiftLeft0.IN17
Val_Rm[15] => ShiftRight1.IN17
Val_Rm[15] => ShiftRight2.IN33
Val_Rm[15] => ShiftRight2.IN34
Val_Rm[16] => ShiftLeft0.IN16
Val_Rm[16] => ShiftRight1.IN16
Val_Rm[16] => ShiftRight2.IN31
Val_Rm[16] => ShiftRight2.IN32
Val_Rm[17] => ShiftLeft0.IN15
Val_Rm[17] => ShiftRight1.IN15
Val_Rm[17] => ShiftRight2.IN29
Val_Rm[17] => ShiftRight2.IN30
Val_Rm[18] => ShiftLeft0.IN14
Val_Rm[18] => ShiftRight1.IN14
Val_Rm[18] => ShiftRight2.IN27
Val_Rm[18] => ShiftRight2.IN28
Val_Rm[19] => ShiftLeft0.IN13
Val_Rm[19] => ShiftRight1.IN13
Val_Rm[19] => ShiftRight2.IN25
Val_Rm[19] => ShiftRight2.IN26
Val_Rm[20] => ShiftLeft0.IN12
Val_Rm[20] => ShiftRight1.IN12
Val_Rm[20] => ShiftRight2.IN23
Val_Rm[20] => ShiftRight2.IN24
Val_Rm[21] => ShiftLeft0.IN11
Val_Rm[21] => ShiftRight1.IN11
Val_Rm[21] => ShiftRight2.IN21
Val_Rm[21] => ShiftRight2.IN22
Val_Rm[22] => ShiftLeft0.IN10
Val_Rm[22] => ShiftRight1.IN10
Val_Rm[22] => ShiftRight2.IN19
Val_Rm[22] => ShiftRight2.IN20
Val_Rm[23] => ShiftLeft0.IN9
Val_Rm[23] => ShiftRight1.IN9
Val_Rm[23] => ShiftRight2.IN17
Val_Rm[23] => ShiftRight2.IN18
Val_Rm[24] => ShiftLeft0.IN8
Val_Rm[24] => ShiftRight1.IN8
Val_Rm[24] => ShiftRight2.IN15
Val_Rm[24] => ShiftRight2.IN16
Val_Rm[25] => ShiftLeft0.IN7
Val_Rm[25] => ShiftRight1.IN7
Val_Rm[25] => ShiftRight2.IN13
Val_Rm[25] => ShiftRight2.IN14
Val_Rm[26] => ShiftLeft0.IN6
Val_Rm[26] => ShiftRight1.IN6
Val_Rm[26] => ShiftRight2.IN11
Val_Rm[26] => ShiftRight2.IN12
Val_Rm[27] => ShiftLeft0.IN5
Val_Rm[27] => ShiftRight1.IN5
Val_Rm[27] => ShiftRight2.IN9
Val_Rm[27] => ShiftRight2.IN10
Val_Rm[28] => ShiftLeft0.IN4
Val_Rm[28] => ShiftRight1.IN4
Val_Rm[28] => ShiftRight2.IN7
Val_Rm[28] => ShiftRight2.IN8
Val_Rm[29] => ShiftLeft0.IN3
Val_Rm[29] => ShiftRight1.IN3
Val_Rm[29] => ShiftRight2.IN5
Val_Rm[29] => ShiftRight2.IN6
Val_Rm[30] => ShiftLeft0.IN2
Val_Rm[30] => ShiftRight1.IN2
Val_Rm[30] => ShiftRight2.IN3
Val_Rm[30] => ShiftRight2.IN4
Val_Rm[31] => ShiftLeft0.IN1
Val_Rm[31] => ShiftRight1.IN1
Val_Rm[31] => ShiftRight2.IN1
Val_Rm[31] => ShiftRight2.IN2
Shift_operand[0] => ShiftRight0.IN68
Shift_operand[0] => ShiftRight0.IN69
Shift_operand[0] => Val2.DATAA
Shift_operand[1] => ShiftRight0.IN66
Shift_operand[1] => ShiftRight0.IN67
Shift_operand[1] => Val2.DATAA
Shift_operand[2] => ShiftRight0.IN64
Shift_operand[2] => ShiftRight0.IN65
Shift_operand[2] => Val2.DATAA
Shift_operand[3] => ShiftRight0.IN62
Shift_operand[3] => ShiftRight0.IN63
Shift_operand[3] => Val2.DATAA
Shift_operand[4] => ShiftRight0.IN60
Shift_operand[4] => ShiftRight0.IN61
Shift_operand[4] => Val2.DATAA
Shift_operand[4] => always0.IN0
Shift_operand[5] => ShiftRight0.IN58
Shift_operand[5] => ShiftRight0.IN59
Shift_operand[5] => Mux0.IN5
Shift_operand[5] => Mux1.IN5
Shift_operand[5] => Mux2.IN5
Shift_operand[5] => Mux3.IN5
Shift_operand[5] => Mux4.IN5
Shift_operand[5] => Mux5.IN5
Shift_operand[5] => Mux6.IN5
Shift_operand[5] => Mux7.IN5
Shift_operand[5] => Mux8.IN5
Shift_operand[5] => Mux9.IN5
Shift_operand[5] => Mux10.IN5
Shift_operand[5] => Mux11.IN5
Shift_operand[5] => Mux12.IN5
Shift_operand[5] => Mux13.IN5
Shift_operand[5] => Mux14.IN5
Shift_operand[5] => Mux15.IN5
Shift_operand[5] => Mux16.IN5
Shift_operand[5] => Mux17.IN5
Shift_operand[5] => Mux18.IN5
Shift_operand[5] => Mux19.IN5
Shift_operand[5] => Mux20.IN5
Shift_operand[5] => Mux21.IN5
Shift_operand[5] => Mux22.IN5
Shift_operand[5] => Mux23.IN5
Shift_operand[5] => Mux24.IN5
Shift_operand[5] => Mux25.IN5
Shift_operand[5] => Mux26.IN5
Shift_operand[5] => Mux27.IN5
Shift_operand[5] => Mux28.IN5
Shift_operand[5] => Mux29.IN5
Shift_operand[5] => Mux30.IN5
Shift_operand[5] => Mux31.IN5
Shift_operand[5] => Val2.DATAA
Shift_operand[6] => ShiftRight0.IN56
Shift_operand[6] => ShiftRight0.IN57
Shift_operand[6] => Mux0.IN4
Shift_operand[6] => Mux1.IN4
Shift_operand[6] => Mux2.IN4
Shift_operand[6] => Mux3.IN4
Shift_operand[6] => Mux4.IN4
Shift_operand[6] => Mux5.IN4
Shift_operand[6] => Mux6.IN4
Shift_operand[6] => Mux7.IN4
Shift_operand[6] => Mux8.IN4
Shift_operand[6] => Mux9.IN4
Shift_operand[6] => Mux10.IN4
Shift_operand[6] => Mux11.IN4
Shift_operand[6] => Mux12.IN4
Shift_operand[6] => Mux13.IN4
Shift_operand[6] => Mux14.IN4
Shift_operand[6] => Mux15.IN4
Shift_operand[6] => Mux16.IN4
Shift_operand[6] => Mux17.IN4
Shift_operand[6] => Mux18.IN4
Shift_operand[6] => Mux19.IN4
Shift_operand[6] => Mux20.IN4
Shift_operand[6] => Mux21.IN4
Shift_operand[6] => Mux22.IN4
Shift_operand[6] => Mux23.IN4
Shift_operand[6] => Mux24.IN4
Shift_operand[6] => Mux25.IN4
Shift_operand[6] => Mux26.IN4
Shift_operand[6] => Mux27.IN4
Shift_operand[6] => Mux28.IN4
Shift_operand[6] => Mux29.IN4
Shift_operand[6] => Mux30.IN4
Shift_operand[6] => Mux31.IN4
Shift_operand[6] => Val2.DATAA
Shift_operand[7] => ShiftRight0.IN54
Shift_operand[7] => ShiftRight0.IN55
Shift_operand[7] => ShiftLeft0.IN37
Shift_operand[7] => ShiftRight1.IN37
Shift_operand[7] => ShiftRight2.IN69
Shift_operand[7] => Val2.DATAA
Shift_operand[8] => ShiftRight0.IN53
Shift_operand[8] => ShiftLeft0.IN36
Shift_operand[8] => ShiftRight1.IN36
Shift_operand[8] => ShiftRight2.IN68
Shift_operand[8] => Val2.DATAA
Shift_operand[9] => ShiftRight0.IN52
Shift_operand[9] => ShiftLeft0.IN35
Shift_operand[9] => ShiftRight1.IN35
Shift_operand[9] => ShiftRight2.IN67
Shift_operand[9] => Val2.DATAA
Shift_operand[10] => ShiftRight0.IN51
Shift_operand[10] => ShiftLeft0.IN34
Shift_operand[10] => ShiftRight1.IN34
Shift_operand[10] => ShiftRight2.IN66
Shift_operand[10] => Val2.DATAA
Shift_operand[11] => ShiftRight0.IN50
Shift_operand[11] => ShiftLeft0.IN33
Shift_operand[11] => ShiftRight1.IN33
Shift_operand[11] => ShiftRight2.IN65
Shift_operand[11] => Val2.DATAA
Shift_operand[11] => Val2.DATAA
Shift_operand[11] => Val2.DATAA
Shift_operand[11] => Val2.DATAA
Shift_operand[11] => Val2.DATAA
Shift_operand[11] => Val2.DATAA
Shift_operand[11] => Val2.DATAA
Shift_operand[11] => Val2.DATAA
Shift_operand[11] => Val2.DATAA
Shift_operand[11] => Val2.DATAA
Shift_operand[11] => Val2.DATAA
Shift_operand[11] => Val2.DATAA
Shift_operand[11] => Val2.DATAA
Shift_operand[11] => Val2.DATAA
Shift_operand[11] => Val2.DATAA
Shift_operand[11] => Val2.DATAA
Shift_operand[11] => Val2.DATAA
Shift_operand[11] => Val2.DATAA
Shift_operand[11] => Val2.DATAA
Shift_operand[11] => Val2.DATAA
Shift_operand[11] => Val2.DATAA
imm => Val2.OUTPUTSELECT
imm => Val2.OUTPUTSELECT
imm => Val2.OUTPUTSELECT
imm => Val2.OUTPUTSELECT
imm => Val2.OUTPUTSELECT
imm => Val2.OUTPUTSELECT
imm => Val2.OUTPUTSELECT
imm => Val2.OUTPUTSELECT
imm => Val2.OUTPUTSELECT
imm => Val2.OUTPUTSELECT
imm => Val2.OUTPUTSELECT
imm => Val2.OUTPUTSELECT
imm => Val2.OUTPUTSELECT
imm => Val2.OUTPUTSELECT
imm => Val2.OUTPUTSELECT
imm => Val2.OUTPUTSELECT
imm => Val2.OUTPUTSELECT
imm => Val2.OUTPUTSELECT
imm => Val2.OUTPUTSELECT
imm => Val2.OUTPUTSELECT
imm => Val2.OUTPUTSELECT
imm => Val2.OUTPUTSELECT
imm => Val2.OUTPUTSELECT
imm => Val2.OUTPUTSELECT
imm => Val2.OUTPUTSELECT
imm => Val2.OUTPUTSELECT
imm => Val2.OUTPUTSELECT
imm => Val2.OUTPUTSELECT
imm => Val2.OUTPUTSELECT
imm => Val2.OUTPUTSELECT
imm => Val2.OUTPUTSELECT
imm => Val2.OUTPUTSELECT
imm => always0.IN1
mem_acc => Val2.OUTPUTSELECT
mem_acc => Val2.OUTPUTSELECT
mem_acc => Val2.OUTPUTSELECT
mem_acc => Val2.OUTPUTSELECT
mem_acc => Val2.OUTPUTSELECT
mem_acc => Val2.OUTPUTSELECT
mem_acc => Val2.OUTPUTSELECT
mem_acc => Val2.OUTPUTSELECT
mem_acc => Val2.OUTPUTSELECT
mem_acc => Val2.OUTPUTSELECT
mem_acc => Val2.OUTPUTSELECT
mem_acc => Val2.OUTPUTSELECT
mem_acc => Val2.OUTPUTSELECT
mem_acc => Val2.OUTPUTSELECT
mem_acc => Val2.OUTPUTSELECT
mem_acc => Val2.OUTPUTSELECT
mem_acc => Val2.OUTPUTSELECT
mem_acc => Val2.OUTPUTSELECT
mem_acc => Val2.OUTPUTSELECT
mem_acc => Val2.OUTPUTSELECT
mem_acc => Val2.OUTPUTSELECT
mem_acc => Val2.OUTPUTSELECT
mem_acc => Val2.OUTPUTSELECT
mem_acc => Val2.OUTPUTSELECT
mem_acc => Val2.OUTPUTSELECT
mem_acc => Val2.OUTPUTSELECT
mem_acc => Val2.OUTPUTSELECT
mem_acc => Val2.OUTPUTSELECT
mem_acc => Val2.OUTPUTSELECT
mem_acc => Val2.OUTPUTSELECT
mem_acc => Val2.OUTPUTSELECT
mem_acc => Val2.OUTPUTSELECT
Val2[0] <= Val2.DB_MAX_OUTPUT_PORT_TYPE
Val2[1] <= Val2.DB_MAX_OUTPUT_PORT_TYPE
Val2[2] <= Val2.DB_MAX_OUTPUT_PORT_TYPE
Val2[3] <= Val2.DB_MAX_OUTPUT_PORT_TYPE
Val2[4] <= Val2.DB_MAX_OUTPUT_PORT_TYPE
Val2[5] <= Val2.DB_MAX_OUTPUT_PORT_TYPE
Val2[6] <= Val2.DB_MAX_OUTPUT_PORT_TYPE
Val2[7] <= Val2.DB_MAX_OUTPUT_PORT_TYPE
Val2[8] <= Val2.DB_MAX_OUTPUT_PORT_TYPE
Val2[9] <= Val2.DB_MAX_OUTPUT_PORT_TYPE
Val2[10] <= Val2.DB_MAX_OUTPUT_PORT_TYPE
Val2[11] <= Val2.DB_MAX_OUTPUT_PORT_TYPE
Val2[12] <= Val2.DB_MAX_OUTPUT_PORT_TYPE
Val2[13] <= Val2.DB_MAX_OUTPUT_PORT_TYPE
Val2[14] <= Val2.DB_MAX_OUTPUT_PORT_TYPE
Val2[15] <= Val2.DB_MAX_OUTPUT_PORT_TYPE
Val2[16] <= Val2.DB_MAX_OUTPUT_PORT_TYPE
Val2[17] <= Val2.DB_MAX_OUTPUT_PORT_TYPE
Val2[18] <= Val2.DB_MAX_OUTPUT_PORT_TYPE
Val2[19] <= Val2.DB_MAX_OUTPUT_PORT_TYPE
Val2[20] <= Val2.DB_MAX_OUTPUT_PORT_TYPE
Val2[21] <= Val2.DB_MAX_OUTPUT_PORT_TYPE
Val2[22] <= Val2.DB_MAX_OUTPUT_PORT_TYPE
Val2[23] <= Val2.DB_MAX_OUTPUT_PORT_TYPE
Val2[24] <= Val2.DB_MAX_OUTPUT_PORT_TYPE
Val2[25] <= Val2.DB_MAX_OUTPUT_PORT_TYPE
Val2[26] <= Val2.DB_MAX_OUTPUT_PORT_TYPE
Val2[27] <= Val2.DB_MAX_OUTPUT_PORT_TYPE
Val2[28] <= Val2.DB_MAX_OUTPUT_PORT_TYPE
Val2[29] <= Val2.DB_MAX_OUTPUT_PORT_TYPE
Val2[30] <= Val2.DB_MAX_OUTPUT_PORT_TYPE
Val2[31] <= Val2.DB_MAX_OUTPUT_PORT_TYPE


|Top_Module|EXE_Stage_Reg:exestagereg
clk => Dest[0]~reg0.CLK
clk => Dest[1]~reg0.CLK
clk => Dest[2]~reg0.CLK
clk => Dest[3]~reg0.CLK
clk => Val_Rm[0]~reg0.CLK
clk => Val_Rm[1]~reg0.CLK
clk => Val_Rm[2]~reg0.CLK
clk => Val_Rm[3]~reg0.CLK
clk => Val_Rm[4]~reg0.CLK
clk => Val_Rm[5]~reg0.CLK
clk => Val_Rm[6]~reg0.CLK
clk => Val_Rm[7]~reg0.CLK
clk => Val_Rm[8]~reg0.CLK
clk => Val_Rm[9]~reg0.CLK
clk => Val_Rm[10]~reg0.CLK
clk => Val_Rm[11]~reg0.CLK
clk => Val_Rm[12]~reg0.CLK
clk => Val_Rm[13]~reg0.CLK
clk => Val_Rm[14]~reg0.CLK
clk => Val_Rm[15]~reg0.CLK
clk => Val_Rm[16]~reg0.CLK
clk => Val_Rm[17]~reg0.CLK
clk => Val_Rm[18]~reg0.CLK
clk => Val_Rm[19]~reg0.CLK
clk => Val_Rm[20]~reg0.CLK
clk => Val_Rm[21]~reg0.CLK
clk => Val_Rm[22]~reg0.CLK
clk => Val_Rm[23]~reg0.CLK
clk => Val_Rm[24]~reg0.CLK
clk => Val_Rm[25]~reg0.CLK
clk => Val_Rm[26]~reg0.CLK
clk => Val_Rm[27]~reg0.CLK
clk => Val_Rm[28]~reg0.CLK
clk => Val_Rm[29]~reg0.CLK
clk => Val_Rm[30]~reg0.CLK
clk => Val_Rm[31]~reg0.CLK
clk => ALU_result[0]~reg0.CLK
clk => ALU_result[1]~reg0.CLK
clk => ALU_result[2]~reg0.CLK
clk => ALU_result[3]~reg0.CLK
clk => ALU_result[4]~reg0.CLK
clk => ALU_result[5]~reg0.CLK
clk => ALU_result[6]~reg0.CLK
clk => ALU_result[7]~reg0.CLK
clk => ALU_result[8]~reg0.CLK
clk => ALU_result[9]~reg0.CLK
clk => ALU_result[10]~reg0.CLK
clk => ALU_result[11]~reg0.CLK
clk => ALU_result[12]~reg0.CLK
clk => ALU_result[13]~reg0.CLK
clk => ALU_result[14]~reg0.CLK
clk => ALU_result[15]~reg0.CLK
clk => ALU_result[16]~reg0.CLK
clk => ALU_result[17]~reg0.CLK
clk => ALU_result[18]~reg0.CLK
clk => ALU_result[19]~reg0.CLK
clk => ALU_result[20]~reg0.CLK
clk => ALU_result[21]~reg0.CLK
clk => ALU_result[22]~reg0.CLK
clk => ALU_result[23]~reg0.CLK
clk => ALU_result[24]~reg0.CLK
clk => ALU_result[25]~reg0.CLK
clk => ALU_result[26]~reg0.CLK
clk => ALU_result[27]~reg0.CLK
clk => ALU_result[28]~reg0.CLK
clk => ALU_result[29]~reg0.CLK
clk => ALU_result[30]~reg0.CLK
clk => ALU_result[31]~reg0.CLK
clk => MEM_W_EN~reg0.CLK
clk => MEM_R_EN~reg0.CLK
clk => WB_en~reg0.CLK
rst => Dest[0]~reg0.ACLR
rst => Dest[1]~reg0.ACLR
rst => Dest[2]~reg0.ACLR
rst => Dest[3]~reg0.ACLR
rst => Val_Rm[0]~reg0.ACLR
rst => Val_Rm[1]~reg0.ACLR
rst => Val_Rm[2]~reg0.ACLR
rst => Val_Rm[3]~reg0.ACLR
rst => Val_Rm[4]~reg0.ACLR
rst => Val_Rm[5]~reg0.ACLR
rst => Val_Rm[6]~reg0.ACLR
rst => Val_Rm[7]~reg0.ACLR
rst => Val_Rm[8]~reg0.ACLR
rst => Val_Rm[9]~reg0.ACLR
rst => Val_Rm[10]~reg0.ACLR
rst => Val_Rm[11]~reg0.ACLR
rst => Val_Rm[12]~reg0.ACLR
rst => Val_Rm[13]~reg0.ACLR
rst => Val_Rm[14]~reg0.ACLR
rst => Val_Rm[15]~reg0.ACLR
rst => Val_Rm[16]~reg0.ACLR
rst => Val_Rm[17]~reg0.ACLR
rst => Val_Rm[18]~reg0.ACLR
rst => Val_Rm[19]~reg0.ACLR
rst => Val_Rm[20]~reg0.ACLR
rst => Val_Rm[21]~reg0.ACLR
rst => Val_Rm[22]~reg0.ACLR
rst => Val_Rm[23]~reg0.ACLR
rst => Val_Rm[24]~reg0.ACLR
rst => Val_Rm[25]~reg0.ACLR
rst => Val_Rm[26]~reg0.ACLR
rst => Val_Rm[27]~reg0.ACLR
rst => Val_Rm[28]~reg0.ACLR
rst => Val_Rm[29]~reg0.ACLR
rst => Val_Rm[30]~reg0.ACLR
rst => Val_Rm[31]~reg0.ACLR
rst => ALU_result[0]~reg0.ACLR
rst => ALU_result[1]~reg0.ACLR
rst => ALU_result[2]~reg0.ACLR
rst => ALU_result[3]~reg0.ACLR
rst => ALU_result[4]~reg0.ACLR
rst => ALU_result[5]~reg0.ACLR
rst => ALU_result[6]~reg0.ACLR
rst => ALU_result[7]~reg0.ACLR
rst => ALU_result[8]~reg0.ACLR
rst => ALU_result[9]~reg0.ACLR
rst => ALU_result[10]~reg0.ACLR
rst => ALU_result[11]~reg0.ACLR
rst => ALU_result[12]~reg0.ACLR
rst => ALU_result[13]~reg0.ACLR
rst => ALU_result[14]~reg0.ACLR
rst => ALU_result[15]~reg0.ACLR
rst => ALU_result[16]~reg0.ACLR
rst => ALU_result[17]~reg0.ACLR
rst => ALU_result[18]~reg0.ACLR
rst => ALU_result[19]~reg0.ACLR
rst => ALU_result[20]~reg0.ACLR
rst => ALU_result[21]~reg0.ACLR
rst => ALU_result[22]~reg0.ACLR
rst => ALU_result[23]~reg0.ACLR
rst => ALU_result[24]~reg0.ACLR
rst => ALU_result[25]~reg0.ACLR
rst => ALU_result[26]~reg0.ACLR
rst => ALU_result[27]~reg0.ACLR
rst => ALU_result[28]~reg0.ACLR
rst => ALU_result[29]~reg0.ACLR
rst => ALU_result[30]~reg0.ACLR
rst => ALU_result[31]~reg0.ACLR
rst => MEM_W_EN~reg0.ACLR
rst => MEM_R_EN~reg0.ACLR
rst => WB_en~reg0.ACLR
WB_en_in => WB_en~reg0.DATAIN
MEM_R_EN_in => MEM_R_EN~reg0.DATAIN
MEM_W_EN_in => MEM_W_EN~reg0.DATAIN
ALU_result_in[0] => ALU_result[0]~reg0.DATAIN
ALU_result_in[1] => ALU_result[1]~reg0.DATAIN
ALU_result_in[2] => ALU_result[2]~reg0.DATAIN
ALU_result_in[3] => ALU_result[3]~reg0.DATAIN
ALU_result_in[4] => ALU_result[4]~reg0.DATAIN
ALU_result_in[5] => ALU_result[5]~reg0.DATAIN
ALU_result_in[6] => ALU_result[6]~reg0.DATAIN
ALU_result_in[7] => ALU_result[7]~reg0.DATAIN
ALU_result_in[8] => ALU_result[8]~reg0.DATAIN
ALU_result_in[9] => ALU_result[9]~reg0.DATAIN
ALU_result_in[10] => ALU_result[10]~reg0.DATAIN
ALU_result_in[11] => ALU_result[11]~reg0.DATAIN
ALU_result_in[12] => ALU_result[12]~reg0.DATAIN
ALU_result_in[13] => ALU_result[13]~reg0.DATAIN
ALU_result_in[14] => ALU_result[14]~reg0.DATAIN
ALU_result_in[15] => ALU_result[15]~reg0.DATAIN
ALU_result_in[16] => ALU_result[16]~reg0.DATAIN
ALU_result_in[17] => ALU_result[17]~reg0.DATAIN
ALU_result_in[18] => ALU_result[18]~reg0.DATAIN
ALU_result_in[19] => ALU_result[19]~reg0.DATAIN
ALU_result_in[20] => ALU_result[20]~reg0.DATAIN
ALU_result_in[21] => ALU_result[21]~reg0.DATAIN
ALU_result_in[22] => ALU_result[22]~reg0.DATAIN
ALU_result_in[23] => ALU_result[23]~reg0.DATAIN
ALU_result_in[24] => ALU_result[24]~reg0.DATAIN
ALU_result_in[25] => ALU_result[25]~reg0.DATAIN
ALU_result_in[26] => ALU_result[26]~reg0.DATAIN
ALU_result_in[27] => ALU_result[27]~reg0.DATAIN
ALU_result_in[28] => ALU_result[28]~reg0.DATAIN
ALU_result_in[29] => ALU_result[29]~reg0.DATAIN
ALU_result_in[30] => ALU_result[30]~reg0.DATAIN
ALU_result_in[31] => ALU_result[31]~reg0.DATAIN
Val_Rm_in[0] => Val_Rm[0]~reg0.DATAIN
Val_Rm_in[1] => Val_Rm[1]~reg0.DATAIN
Val_Rm_in[2] => Val_Rm[2]~reg0.DATAIN
Val_Rm_in[3] => Val_Rm[3]~reg0.DATAIN
Val_Rm_in[4] => Val_Rm[4]~reg0.DATAIN
Val_Rm_in[5] => Val_Rm[5]~reg0.DATAIN
Val_Rm_in[6] => Val_Rm[6]~reg0.DATAIN
Val_Rm_in[7] => Val_Rm[7]~reg0.DATAIN
Val_Rm_in[8] => Val_Rm[8]~reg0.DATAIN
Val_Rm_in[9] => Val_Rm[9]~reg0.DATAIN
Val_Rm_in[10] => Val_Rm[10]~reg0.DATAIN
Val_Rm_in[11] => Val_Rm[11]~reg0.DATAIN
Val_Rm_in[12] => Val_Rm[12]~reg0.DATAIN
Val_Rm_in[13] => Val_Rm[13]~reg0.DATAIN
Val_Rm_in[14] => Val_Rm[14]~reg0.DATAIN
Val_Rm_in[15] => Val_Rm[15]~reg0.DATAIN
Val_Rm_in[16] => Val_Rm[16]~reg0.DATAIN
Val_Rm_in[17] => Val_Rm[17]~reg0.DATAIN
Val_Rm_in[18] => Val_Rm[18]~reg0.DATAIN
Val_Rm_in[19] => Val_Rm[19]~reg0.DATAIN
Val_Rm_in[20] => Val_Rm[20]~reg0.DATAIN
Val_Rm_in[21] => Val_Rm[21]~reg0.DATAIN
Val_Rm_in[22] => Val_Rm[22]~reg0.DATAIN
Val_Rm_in[23] => Val_Rm[23]~reg0.DATAIN
Val_Rm_in[24] => Val_Rm[24]~reg0.DATAIN
Val_Rm_in[25] => Val_Rm[25]~reg0.DATAIN
Val_Rm_in[26] => Val_Rm[26]~reg0.DATAIN
Val_Rm_in[27] => Val_Rm[27]~reg0.DATAIN
Val_Rm_in[28] => Val_Rm[28]~reg0.DATAIN
Val_Rm_in[29] => Val_Rm[29]~reg0.DATAIN
Val_Rm_in[30] => Val_Rm[30]~reg0.DATAIN
Val_Rm_in[31] => Val_Rm[31]~reg0.DATAIN
Dest_in[0] => Dest[0]~reg0.DATAIN
Dest_in[1] => Dest[1]~reg0.DATAIN
Dest_in[2] => Dest[2]~reg0.DATAIN
Dest_in[3] => Dest[3]~reg0.DATAIN
WB_en <= WB_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_R_EN <= MEM_R_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_W_EN <= MEM_W_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[0] <= ALU_result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[1] <= ALU_result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[2] <= ALU_result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[3] <= ALU_result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[4] <= ALU_result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[5] <= ALU_result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[6] <= ALU_result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[7] <= ALU_result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[8] <= ALU_result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[9] <= ALU_result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[10] <= ALU_result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[11] <= ALU_result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[12] <= ALU_result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[13] <= ALU_result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[14] <= ALU_result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[15] <= ALU_result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[16] <= ALU_result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[17] <= ALU_result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[18] <= ALU_result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[19] <= ALU_result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[20] <= ALU_result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[21] <= ALU_result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[22] <= ALU_result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[23] <= ALU_result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[24] <= ALU_result[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[25] <= ALU_result[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[26] <= ALU_result[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[27] <= ALU_result[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[28] <= ALU_result[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[29] <= ALU_result[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[30] <= ALU_result[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[31] <= ALU_result[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[0] <= Val_Rm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[1] <= Val_Rm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[2] <= Val_Rm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[3] <= Val_Rm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[4] <= Val_Rm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[5] <= Val_Rm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[6] <= Val_Rm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[7] <= Val_Rm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[8] <= Val_Rm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[9] <= Val_Rm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[10] <= Val_Rm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[11] <= Val_Rm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[12] <= Val_Rm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[13] <= Val_Rm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[14] <= Val_Rm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[15] <= Val_Rm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[16] <= Val_Rm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[17] <= Val_Rm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[18] <= Val_Rm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[19] <= Val_Rm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[20] <= Val_Rm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[21] <= Val_Rm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[22] <= Val_Rm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[23] <= Val_Rm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[24] <= Val_Rm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[25] <= Val_Rm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[26] <= Val_Rm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[27] <= Val_Rm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[28] <= Val_Rm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[29] <= Val_Rm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[30] <= Val_Rm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Val_Rm[31] <= Val_Rm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dest[0] <= Dest[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dest[1] <= Dest[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dest[2] <= Dest[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dest[3] <= Dest[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Module|MEM_Stage:memstage
clk => memory.we_a.CLK
clk => memory.waddr_a[5].CLK
clk => memory.waddr_a[4].CLK
clk => memory.waddr_a[3].CLK
clk => memory.waddr_a[2].CLK
clk => memory.waddr_a[1].CLK
clk => memory.waddr_a[0].CLK
clk => memory.data_a[31].CLK
clk => memory.data_a[30].CLK
clk => memory.data_a[29].CLK
clk => memory.data_a[28].CLK
clk => memory.data_a[27].CLK
clk => memory.data_a[26].CLK
clk => memory.data_a[25].CLK
clk => memory.data_a[24].CLK
clk => memory.data_a[23].CLK
clk => memory.data_a[22].CLK
clk => memory.data_a[21].CLK
clk => memory.data_a[20].CLK
clk => memory.data_a[19].CLK
clk => memory.data_a[18].CLK
clk => memory.data_a[17].CLK
clk => memory.data_a[16].CLK
clk => memory.data_a[15].CLK
clk => memory.data_a[14].CLK
clk => memory.data_a[13].CLK
clk => memory.data_a[12].CLK
clk => memory.data_a[11].CLK
clk => memory.data_a[10].CLK
clk => memory.data_a[9].CLK
clk => memory.data_a[8].CLK
clk => memory.data_a[7].CLK
clk => memory.data_a[6].CLK
clk => memory.data_a[5].CLK
clk => memory.data_a[4].CLK
clk => memory.data_a[3].CLK
clk => memory.data_a[2].CLK
clk => memory.data_a[1].CLK
clk => memory.data_a[0].CLK
clk => memory.CLK0
rst => ~NO_FANOUT~
Val_Rm[0] => memory.data_a[0].DATAIN
Val_Rm[0] => memory.DATAIN
Val_Rm[1] => memory.data_a[1].DATAIN
Val_Rm[1] => memory.DATAIN1
Val_Rm[2] => memory.data_a[2].DATAIN
Val_Rm[2] => memory.DATAIN2
Val_Rm[3] => memory.data_a[3].DATAIN
Val_Rm[3] => memory.DATAIN3
Val_Rm[4] => memory.data_a[4].DATAIN
Val_Rm[4] => memory.DATAIN4
Val_Rm[5] => memory.data_a[5].DATAIN
Val_Rm[5] => memory.DATAIN5
Val_Rm[6] => memory.data_a[6].DATAIN
Val_Rm[6] => memory.DATAIN6
Val_Rm[7] => memory.data_a[7].DATAIN
Val_Rm[7] => memory.DATAIN7
Val_Rm[8] => memory.data_a[8].DATAIN
Val_Rm[8] => memory.DATAIN8
Val_Rm[9] => memory.data_a[9].DATAIN
Val_Rm[9] => memory.DATAIN9
Val_Rm[10] => memory.data_a[10].DATAIN
Val_Rm[10] => memory.DATAIN10
Val_Rm[11] => memory.data_a[11].DATAIN
Val_Rm[11] => memory.DATAIN11
Val_Rm[12] => memory.data_a[12].DATAIN
Val_Rm[12] => memory.DATAIN12
Val_Rm[13] => memory.data_a[13].DATAIN
Val_Rm[13] => memory.DATAIN13
Val_Rm[14] => memory.data_a[14].DATAIN
Val_Rm[14] => memory.DATAIN14
Val_Rm[15] => memory.data_a[15].DATAIN
Val_Rm[15] => memory.DATAIN15
Val_Rm[16] => memory.data_a[16].DATAIN
Val_Rm[16] => memory.DATAIN16
Val_Rm[17] => memory.data_a[17].DATAIN
Val_Rm[17] => memory.DATAIN17
Val_Rm[18] => memory.data_a[18].DATAIN
Val_Rm[18] => memory.DATAIN18
Val_Rm[19] => memory.data_a[19].DATAIN
Val_Rm[19] => memory.DATAIN19
Val_Rm[20] => memory.data_a[20].DATAIN
Val_Rm[20] => memory.DATAIN20
Val_Rm[21] => memory.data_a[21].DATAIN
Val_Rm[21] => memory.DATAIN21
Val_Rm[22] => memory.data_a[22].DATAIN
Val_Rm[22] => memory.DATAIN22
Val_Rm[23] => memory.data_a[23].DATAIN
Val_Rm[23] => memory.DATAIN23
Val_Rm[24] => memory.data_a[24].DATAIN
Val_Rm[24] => memory.DATAIN24
Val_Rm[25] => memory.data_a[25].DATAIN
Val_Rm[25] => memory.DATAIN25
Val_Rm[26] => memory.data_a[26].DATAIN
Val_Rm[26] => memory.DATAIN26
Val_Rm[27] => memory.data_a[27].DATAIN
Val_Rm[27] => memory.DATAIN27
Val_Rm[28] => memory.data_a[28].DATAIN
Val_Rm[28] => memory.DATAIN28
Val_Rm[29] => memory.data_a[29].DATAIN
Val_Rm[29] => memory.DATAIN29
Val_Rm[30] => memory.data_a[30].DATAIN
Val_Rm[30] => memory.DATAIN30
Val_Rm[31] => memory.data_a[31].DATAIN
Val_Rm[31] => memory.DATAIN31
ALU_Res[0] => ~NO_FANOUT~
ALU_Res[1] => ~NO_FANOUT~
ALU_Res[2] => memory.waddr_a[0].DATAIN
ALU_Res[2] => memory.WADDR
ALU_Res[2] => memory.RADDR
ALU_Res[3] => memory.waddr_a[1].DATAIN
ALU_Res[3] => memory.WADDR1
ALU_Res[3] => memory.RADDR1
ALU_Res[4] => memory.waddr_a[2].DATAIN
ALU_Res[4] => memory.WADDR2
ALU_Res[4] => memory.RADDR2
ALU_Res[5] => memory.waddr_a[3].DATAIN
ALU_Res[5] => memory.WADDR3
ALU_Res[5] => memory.RADDR3
ALU_Res[6] => memory.waddr_a[4].DATAIN
ALU_Res[6] => memory.WADDR4
ALU_Res[6] => memory.RADDR4
ALU_Res[7] => memory.waddr_a[5].DATAIN
ALU_Res[7] => memory.WADDR5
ALU_Res[7] => memory.RADDR5
ALU_Res[8] => ~NO_FANOUT~
ALU_Res[9] => ~NO_FANOUT~
ALU_Res[10] => ~NO_FANOUT~
ALU_Res[11] => ~NO_FANOUT~
ALU_Res[12] => ~NO_FANOUT~
ALU_Res[13] => ~NO_FANOUT~
ALU_Res[14] => ~NO_FANOUT~
ALU_Res[15] => ~NO_FANOUT~
ALU_Res[16] => ~NO_FANOUT~
ALU_Res[17] => ~NO_FANOUT~
ALU_Res[18] => ~NO_FANOUT~
ALU_Res[19] => ~NO_FANOUT~
ALU_Res[20] => ~NO_FANOUT~
ALU_Res[21] => ~NO_FANOUT~
ALU_Res[22] => ~NO_FANOUT~
ALU_Res[23] => ~NO_FANOUT~
ALU_Res[24] => ~NO_FANOUT~
ALU_Res[25] => ~NO_FANOUT~
ALU_Res[26] => ~NO_FANOUT~
ALU_Res[27] => ~NO_FANOUT~
ALU_Res[28] => ~NO_FANOUT~
ALU_Res[29] => ~NO_FANOUT~
ALU_Res[30] => ~NO_FANOUT~
ALU_Res[31] => ~NO_FANOUT~
MEM_W_EN => memory.we_a.DATAIN
MEM_W_EN => memory.WE
MEM_R_EN => MEM_result.OUTPUTSELECT
MEM_R_EN => MEM_result.OUTPUTSELECT
MEM_R_EN => MEM_result.OUTPUTSELECT
MEM_R_EN => MEM_result.OUTPUTSELECT
MEM_R_EN => MEM_result.OUTPUTSELECT
MEM_R_EN => MEM_result.OUTPUTSELECT
MEM_R_EN => MEM_result.OUTPUTSELECT
MEM_R_EN => MEM_result.OUTPUTSELECT
MEM_R_EN => MEM_result.OUTPUTSELECT
MEM_R_EN => MEM_result.OUTPUTSELECT
MEM_R_EN => MEM_result.OUTPUTSELECT
MEM_R_EN => MEM_result.OUTPUTSELECT
MEM_R_EN => MEM_result.OUTPUTSELECT
MEM_R_EN => MEM_result.OUTPUTSELECT
MEM_R_EN => MEM_result.OUTPUTSELECT
MEM_R_EN => MEM_result.OUTPUTSELECT
MEM_R_EN => MEM_result.OUTPUTSELECT
MEM_R_EN => MEM_result.OUTPUTSELECT
MEM_R_EN => MEM_result.OUTPUTSELECT
MEM_R_EN => MEM_result.OUTPUTSELECT
MEM_R_EN => MEM_result.OUTPUTSELECT
MEM_R_EN => MEM_result.OUTPUTSELECT
MEM_R_EN => MEM_result.OUTPUTSELECT
MEM_R_EN => MEM_result.OUTPUTSELECT
MEM_R_EN => MEM_result.OUTPUTSELECT
MEM_R_EN => MEM_result.OUTPUTSELECT
MEM_R_EN => MEM_result.OUTPUTSELECT
MEM_R_EN => MEM_result.OUTPUTSELECT
MEM_R_EN => MEM_result.OUTPUTSELECT
MEM_R_EN => MEM_result.OUTPUTSELECT
MEM_R_EN => MEM_result.OUTPUTSELECT
MEM_R_EN => MEM_result.OUTPUTSELECT
MEM_result[0] <= MEM_result.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[1] <= MEM_result.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[2] <= MEM_result.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[3] <= MEM_result.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[4] <= MEM_result.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[5] <= MEM_result.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[6] <= MEM_result.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[7] <= MEM_result.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[8] <= MEM_result.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[9] <= MEM_result.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[10] <= MEM_result.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[11] <= MEM_result.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[12] <= MEM_result.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[13] <= MEM_result.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[14] <= MEM_result.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[15] <= MEM_result.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[16] <= MEM_result.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[17] <= MEM_result.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[18] <= MEM_result.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[19] <= MEM_result.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[20] <= MEM_result.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[21] <= MEM_result.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[22] <= MEM_result.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[23] <= MEM_result.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[24] <= MEM_result.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[25] <= MEM_result.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[26] <= MEM_result.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[27] <= MEM_result.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[28] <= MEM_result.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[29] <= MEM_result.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[30] <= MEM_result.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[31] <= MEM_result.DB_MAX_OUTPUT_PORT_TYPE


|Top_Module|MEM_Stage_Reg:memstagereg
clk => Dest[0]~reg0.CLK
clk => Dest[1]~reg0.CLK
clk => Dest[2]~reg0.CLK
clk => Dest[3]~reg0.CLK
clk => MEM_result[0]~reg0.CLK
clk => MEM_result[1]~reg0.CLK
clk => MEM_result[2]~reg0.CLK
clk => MEM_result[3]~reg0.CLK
clk => MEM_result[4]~reg0.CLK
clk => MEM_result[5]~reg0.CLK
clk => MEM_result[6]~reg0.CLK
clk => MEM_result[7]~reg0.CLK
clk => MEM_result[8]~reg0.CLK
clk => MEM_result[9]~reg0.CLK
clk => MEM_result[10]~reg0.CLK
clk => MEM_result[11]~reg0.CLK
clk => MEM_result[12]~reg0.CLK
clk => MEM_result[13]~reg0.CLK
clk => MEM_result[14]~reg0.CLK
clk => MEM_result[15]~reg0.CLK
clk => MEM_result[16]~reg0.CLK
clk => MEM_result[17]~reg0.CLK
clk => MEM_result[18]~reg0.CLK
clk => MEM_result[19]~reg0.CLK
clk => MEM_result[20]~reg0.CLK
clk => MEM_result[21]~reg0.CLK
clk => MEM_result[22]~reg0.CLK
clk => MEM_result[23]~reg0.CLK
clk => MEM_result[24]~reg0.CLK
clk => MEM_result[25]~reg0.CLK
clk => MEM_result[26]~reg0.CLK
clk => MEM_result[27]~reg0.CLK
clk => MEM_result[28]~reg0.CLK
clk => MEM_result[29]~reg0.CLK
clk => MEM_result[30]~reg0.CLK
clk => MEM_result[31]~reg0.CLK
clk => ALU_result[0]~reg0.CLK
clk => ALU_result[1]~reg0.CLK
clk => ALU_result[2]~reg0.CLK
clk => ALU_result[3]~reg0.CLK
clk => ALU_result[4]~reg0.CLK
clk => ALU_result[5]~reg0.CLK
clk => ALU_result[6]~reg0.CLK
clk => ALU_result[7]~reg0.CLK
clk => ALU_result[8]~reg0.CLK
clk => ALU_result[9]~reg0.CLK
clk => ALU_result[10]~reg0.CLK
clk => ALU_result[11]~reg0.CLK
clk => ALU_result[12]~reg0.CLK
clk => ALU_result[13]~reg0.CLK
clk => ALU_result[14]~reg0.CLK
clk => ALU_result[15]~reg0.CLK
clk => ALU_result[16]~reg0.CLK
clk => ALU_result[17]~reg0.CLK
clk => ALU_result[18]~reg0.CLK
clk => ALU_result[19]~reg0.CLK
clk => ALU_result[20]~reg0.CLK
clk => ALU_result[21]~reg0.CLK
clk => ALU_result[22]~reg0.CLK
clk => ALU_result[23]~reg0.CLK
clk => ALU_result[24]~reg0.CLK
clk => ALU_result[25]~reg0.CLK
clk => ALU_result[26]~reg0.CLK
clk => ALU_result[27]~reg0.CLK
clk => ALU_result[28]~reg0.CLK
clk => ALU_result[29]~reg0.CLK
clk => ALU_result[30]~reg0.CLK
clk => ALU_result[31]~reg0.CLK
clk => MEM_R_EN~reg0.CLK
clk => WB_EN~reg0.CLK
rst => Dest[0]~reg0.ACLR
rst => Dest[1]~reg0.ACLR
rst => Dest[2]~reg0.ACLR
rst => Dest[3]~reg0.ACLR
rst => MEM_result[0]~reg0.ACLR
rst => MEM_result[1]~reg0.ACLR
rst => MEM_result[2]~reg0.ACLR
rst => MEM_result[3]~reg0.ACLR
rst => MEM_result[4]~reg0.ACLR
rst => MEM_result[5]~reg0.ACLR
rst => MEM_result[6]~reg0.ACLR
rst => MEM_result[7]~reg0.ACLR
rst => MEM_result[8]~reg0.ACLR
rst => MEM_result[9]~reg0.ACLR
rst => MEM_result[10]~reg0.ACLR
rst => MEM_result[11]~reg0.ACLR
rst => MEM_result[12]~reg0.ACLR
rst => MEM_result[13]~reg0.ACLR
rst => MEM_result[14]~reg0.ACLR
rst => MEM_result[15]~reg0.ACLR
rst => MEM_result[16]~reg0.ACLR
rst => MEM_result[17]~reg0.ACLR
rst => MEM_result[18]~reg0.ACLR
rst => MEM_result[19]~reg0.ACLR
rst => MEM_result[20]~reg0.ACLR
rst => MEM_result[21]~reg0.ACLR
rst => MEM_result[22]~reg0.ACLR
rst => MEM_result[23]~reg0.ACLR
rst => MEM_result[24]~reg0.ACLR
rst => MEM_result[25]~reg0.ACLR
rst => MEM_result[26]~reg0.ACLR
rst => MEM_result[27]~reg0.ACLR
rst => MEM_result[28]~reg0.ACLR
rst => MEM_result[29]~reg0.ACLR
rst => MEM_result[30]~reg0.ACLR
rst => MEM_result[31]~reg0.ACLR
rst => ALU_result[0]~reg0.ACLR
rst => ALU_result[1]~reg0.ACLR
rst => ALU_result[2]~reg0.ACLR
rst => ALU_result[3]~reg0.ACLR
rst => ALU_result[4]~reg0.ACLR
rst => ALU_result[5]~reg0.ACLR
rst => ALU_result[6]~reg0.ACLR
rst => ALU_result[7]~reg0.ACLR
rst => ALU_result[8]~reg0.ACLR
rst => ALU_result[9]~reg0.ACLR
rst => ALU_result[10]~reg0.ACLR
rst => ALU_result[11]~reg0.ACLR
rst => ALU_result[12]~reg0.ACLR
rst => ALU_result[13]~reg0.ACLR
rst => ALU_result[14]~reg0.ACLR
rst => ALU_result[15]~reg0.ACLR
rst => ALU_result[16]~reg0.ACLR
rst => ALU_result[17]~reg0.ACLR
rst => ALU_result[18]~reg0.ACLR
rst => ALU_result[19]~reg0.ACLR
rst => ALU_result[20]~reg0.ACLR
rst => ALU_result[21]~reg0.ACLR
rst => ALU_result[22]~reg0.ACLR
rst => ALU_result[23]~reg0.ACLR
rst => ALU_result[24]~reg0.ACLR
rst => ALU_result[25]~reg0.ACLR
rst => ALU_result[26]~reg0.ACLR
rst => ALU_result[27]~reg0.ACLR
rst => ALU_result[28]~reg0.ACLR
rst => ALU_result[29]~reg0.ACLR
rst => ALU_result[30]~reg0.ACLR
rst => ALU_result[31]~reg0.ACLR
rst => MEM_R_EN~reg0.ACLR
rst => WB_EN~reg0.ACLR
WB_EN_in => WB_EN~reg0.DATAIN
MEM_R_EN_in => MEM_R_EN~reg0.DATAIN
ALU_result_in[0] => ALU_result[0]~reg0.DATAIN
ALU_result_in[1] => ALU_result[1]~reg0.DATAIN
ALU_result_in[2] => ALU_result[2]~reg0.DATAIN
ALU_result_in[3] => ALU_result[3]~reg0.DATAIN
ALU_result_in[4] => ALU_result[4]~reg0.DATAIN
ALU_result_in[5] => ALU_result[5]~reg0.DATAIN
ALU_result_in[6] => ALU_result[6]~reg0.DATAIN
ALU_result_in[7] => ALU_result[7]~reg0.DATAIN
ALU_result_in[8] => ALU_result[8]~reg0.DATAIN
ALU_result_in[9] => ALU_result[9]~reg0.DATAIN
ALU_result_in[10] => ALU_result[10]~reg0.DATAIN
ALU_result_in[11] => ALU_result[11]~reg0.DATAIN
ALU_result_in[12] => ALU_result[12]~reg0.DATAIN
ALU_result_in[13] => ALU_result[13]~reg0.DATAIN
ALU_result_in[14] => ALU_result[14]~reg0.DATAIN
ALU_result_in[15] => ALU_result[15]~reg0.DATAIN
ALU_result_in[16] => ALU_result[16]~reg0.DATAIN
ALU_result_in[17] => ALU_result[17]~reg0.DATAIN
ALU_result_in[18] => ALU_result[18]~reg0.DATAIN
ALU_result_in[19] => ALU_result[19]~reg0.DATAIN
ALU_result_in[20] => ALU_result[20]~reg0.DATAIN
ALU_result_in[21] => ALU_result[21]~reg0.DATAIN
ALU_result_in[22] => ALU_result[22]~reg0.DATAIN
ALU_result_in[23] => ALU_result[23]~reg0.DATAIN
ALU_result_in[24] => ALU_result[24]~reg0.DATAIN
ALU_result_in[25] => ALU_result[25]~reg0.DATAIN
ALU_result_in[26] => ALU_result[26]~reg0.DATAIN
ALU_result_in[27] => ALU_result[27]~reg0.DATAIN
ALU_result_in[28] => ALU_result[28]~reg0.DATAIN
ALU_result_in[29] => ALU_result[29]~reg0.DATAIN
ALU_result_in[30] => ALU_result[30]~reg0.DATAIN
ALU_result_in[31] => ALU_result[31]~reg0.DATAIN
MEM_result_in[0] => MEM_result[0]~reg0.DATAIN
MEM_result_in[1] => MEM_result[1]~reg0.DATAIN
MEM_result_in[2] => MEM_result[2]~reg0.DATAIN
MEM_result_in[3] => MEM_result[3]~reg0.DATAIN
MEM_result_in[4] => MEM_result[4]~reg0.DATAIN
MEM_result_in[5] => MEM_result[5]~reg0.DATAIN
MEM_result_in[6] => MEM_result[6]~reg0.DATAIN
MEM_result_in[7] => MEM_result[7]~reg0.DATAIN
MEM_result_in[8] => MEM_result[8]~reg0.DATAIN
MEM_result_in[9] => MEM_result[9]~reg0.DATAIN
MEM_result_in[10] => MEM_result[10]~reg0.DATAIN
MEM_result_in[11] => MEM_result[11]~reg0.DATAIN
MEM_result_in[12] => MEM_result[12]~reg0.DATAIN
MEM_result_in[13] => MEM_result[13]~reg0.DATAIN
MEM_result_in[14] => MEM_result[14]~reg0.DATAIN
MEM_result_in[15] => MEM_result[15]~reg0.DATAIN
MEM_result_in[16] => MEM_result[16]~reg0.DATAIN
MEM_result_in[17] => MEM_result[17]~reg0.DATAIN
MEM_result_in[18] => MEM_result[18]~reg0.DATAIN
MEM_result_in[19] => MEM_result[19]~reg0.DATAIN
MEM_result_in[20] => MEM_result[20]~reg0.DATAIN
MEM_result_in[21] => MEM_result[21]~reg0.DATAIN
MEM_result_in[22] => MEM_result[22]~reg0.DATAIN
MEM_result_in[23] => MEM_result[23]~reg0.DATAIN
MEM_result_in[24] => MEM_result[24]~reg0.DATAIN
MEM_result_in[25] => MEM_result[25]~reg0.DATAIN
MEM_result_in[26] => MEM_result[26]~reg0.DATAIN
MEM_result_in[27] => MEM_result[27]~reg0.DATAIN
MEM_result_in[28] => MEM_result[28]~reg0.DATAIN
MEM_result_in[29] => MEM_result[29]~reg0.DATAIN
MEM_result_in[30] => MEM_result[30]~reg0.DATAIN
MEM_result_in[31] => MEM_result[31]~reg0.DATAIN
Dest_in[0] => Dest[0]~reg0.DATAIN
Dest_in[1] => Dest[1]~reg0.DATAIN
Dest_in[2] => Dest[2]~reg0.DATAIN
Dest_in[3] => Dest[3]~reg0.DATAIN
WB_EN <= WB_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_R_EN <= MEM_R_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[0] <= ALU_result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[1] <= ALU_result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[2] <= ALU_result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[3] <= ALU_result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[4] <= ALU_result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[5] <= ALU_result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[6] <= ALU_result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[7] <= ALU_result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[8] <= ALU_result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[9] <= ALU_result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[10] <= ALU_result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[11] <= ALU_result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[12] <= ALU_result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[13] <= ALU_result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[14] <= ALU_result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[15] <= ALU_result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[16] <= ALU_result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[17] <= ALU_result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[18] <= ALU_result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[19] <= ALU_result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[20] <= ALU_result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[21] <= ALU_result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[22] <= ALU_result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[23] <= ALU_result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[24] <= ALU_result[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[25] <= ALU_result[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[26] <= ALU_result[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[27] <= ALU_result[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[28] <= ALU_result[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[29] <= ALU_result[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[30] <= ALU_result[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_result[31] <= ALU_result[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[0] <= MEM_result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[1] <= MEM_result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[2] <= MEM_result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[3] <= MEM_result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[4] <= MEM_result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[5] <= MEM_result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[6] <= MEM_result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[7] <= MEM_result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[8] <= MEM_result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[9] <= MEM_result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[10] <= MEM_result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[11] <= MEM_result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[12] <= MEM_result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[13] <= MEM_result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[14] <= MEM_result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[15] <= MEM_result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[16] <= MEM_result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[17] <= MEM_result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[18] <= MEM_result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[19] <= MEM_result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[20] <= MEM_result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[21] <= MEM_result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[22] <= MEM_result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[23] <= MEM_result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[24] <= MEM_result[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[25] <= MEM_result[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[26] <= MEM_result[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[27] <= MEM_result[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[28] <= MEM_result[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[29] <= MEM_result[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[30] <= MEM_result[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM_result[31] <= MEM_result[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dest[0] <= Dest[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dest[1] <= Dest[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dest[2] <= Dest[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dest[3] <= Dest[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Module|WB_Stage:wbstage
ALU_result[0] => out.DATAA
ALU_result[1] => out.DATAA
ALU_result[2] => out.DATAA
ALU_result[3] => out.DATAA
ALU_result[4] => out.DATAA
ALU_result[5] => out.DATAA
ALU_result[6] => out.DATAA
ALU_result[7] => out.DATAA
ALU_result[8] => out.DATAA
ALU_result[9] => out.DATAA
ALU_result[10] => out.DATAA
ALU_result[11] => out.DATAA
ALU_result[12] => out.DATAA
ALU_result[13] => out.DATAA
ALU_result[14] => out.DATAA
ALU_result[15] => out.DATAA
ALU_result[16] => out.DATAA
ALU_result[17] => out.DATAA
ALU_result[18] => out.DATAA
ALU_result[19] => out.DATAA
ALU_result[20] => out.DATAA
ALU_result[21] => out.DATAA
ALU_result[22] => out.DATAA
ALU_result[23] => out.DATAA
ALU_result[24] => out.DATAA
ALU_result[25] => out.DATAA
ALU_result[26] => out.DATAA
ALU_result[27] => out.DATAA
ALU_result[28] => out.DATAA
ALU_result[29] => out.DATAA
ALU_result[30] => out.DATAA
ALU_result[31] => out.DATAA
MEM_result[0] => out.DATAB
MEM_result[1] => out.DATAB
MEM_result[2] => out.DATAB
MEM_result[3] => out.DATAB
MEM_result[4] => out.DATAB
MEM_result[5] => out.DATAB
MEM_result[6] => out.DATAB
MEM_result[7] => out.DATAB
MEM_result[8] => out.DATAB
MEM_result[9] => out.DATAB
MEM_result[10] => out.DATAB
MEM_result[11] => out.DATAB
MEM_result[12] => out.DATAB
MEM_result[13] => out.DATAB
MEM_result[14] => out.DATAB
MEM_result[15] => out.DATAB
MEM_result[16] => out.DATAB
MEM_result[17] => out.DATAB
MEM_result[18] => out.DATAB
MEM_result[19] => out.DATAB
MEM_result[20] => out.DATAB
MEM_result[21] => out.DATAB
MEM_result[22] => out.DATAB
MEM_result[23] => out.DATAB
MEM_result[24] => out.DATAB
MEM_result[25] => out.DATAB
MEM_result[26] => out.DATAB
MEM_result[27] => out.DATAB
MEM_result[28] => out.DATAB
MEM_result[29] => out.DATAB
MEM_result[30] => out.DATAB
MEM_result[31] => out.DATAB
MEM_R_en => out.OUTPUTSELECT
MEM_R_en => out.OUTPUTSELECT
MEM_R_en => out.OUTPUTSELECT
MEM_R_en => out.OUTPUTSELECT
MEM_R_en => out.OUTPUTSELECT
MEM_R_en => out.OUTPUTSELECT
MEM_R_en => out.OUTPUTSELECT
MEM_R_en => out.OUTPUTSELECT
MEM_R_en => out.OUTPUTSELECT
MEM_R_en => out.OUTPUTSELECT
MEM_R_en => out.OUTPUTSELECT
MEM_R_en => out.OUTPUTSELECT
MEM_R_en => out.OUTPUTSELECT
MEM_R_en => out.OUTPUTSELECT
MEM_R_en => out.OUTPUTSELECT
MEM_R_en => out.OUTPUTSELECT
MEM_R_en => out.OUTPUTSELECT
MEM_R_en => out.OUTPUTSELECT
MEM_R_en => out.OUTPUTSELECT
MEM_R_en => out.OUTPUTSELECT
MEM_R_en => out.OUTPUTSELECT
MEM_R_en => out.OUTPUTSELECT
MEM_R_en => out.OUTPUTSELECT
MEM_R_en => out.OUTPUTSELECT
MEM_R_en => out.OUTPUTSELECT
MEM_R_en => out.OUTPUTSELECT
MEM_R_en => out.OUTPUTSELECT
MEM_R_en => out.OUTPUTSELECT
MEM_R_en => out.OUTPUTSELECT
MEM_R_en => out.OUTPUTSELECT
MEM_R_en => out.OUTPUTSELECT
MEM_R_en => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|Top_Module|Status_Register:statusregister
Status_in[0] => Status[0]~reg0.DATAIN
Status_in[1] => Status[1]~reg0.DATAIN
Status_in[2] => Status[2]~reg0.DATAIN
Status_in[3] => Status[3]~reg0.DATAIN
clk => Status[0]~reg0.CLK
clk => Status[1]~reg0.CLK
clk => Status[2]~reg0.CLK
clk => Status[3]~reg0.CLK
S => Status[0]~reg0.ENA
S => Status[1]~reg0.ENA
S => Status[2]~reg0.ENA
S => Status[3]~reg0.ENA
Status[0] <= Status[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Status[1] <= Status[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Status[2] <= Status[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Status[3] <= Status[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Module|Hazard_Detection_Unit:hazarddetector
src1[0] => Equal0.IN3
src1[0] => Equal1.IN3
src1[1] => Equal0.IN2
src1[1] => Equal1.IN2
src1[2] => Equal0.IN1
src1[2] => Equal1.IN1
src1[3] => Equal0.IN0
src1[3] => Equal1.IN0
src2[0] => Equal2.IN3
src2[0] => Equal3.IN3
src2[1] => Equal2.IN2
src2[1] => Equal3.IN2
src2[2] => Equal2.IN1
src2[2] => Equal3.IN1
src2[3] => Equal2.IN0
src2[3] => Equal3.IN0
EXE_Dest[0] => Equal0.IN7
EXE_Dest[0] => Equal2.IN7
EXE_Dest[1] => Equal0.IN6
EXE_Dest[1] => Equal2.IN6
EXE_Dest[2] => Equal0.IN5
EXE_Dest[2] => Equal2.IN5
EXE_Dest[3] => Equal0.IN4
EXE_Dest[3] => Equal2.IN4
MEM_Dest[0] => Equal1.IN7
MEM_Dest[0] => Equal3.IN7
MEM_Dest[1] => Equal1.IN6
MEM_Dest[1] => Equal3.IN6
MEM_Dest[2] => Equal1.IN5
MEM_Dest[2] => Equal3.IN5
MEM_Dest[3] => Equal1.IN4
MEM_Dest[3] => Equal3.IN4
Two_src => always0.IN1
Two_src => always0.IN1
EXE_WB_EN => always0.IN1
EXE_WB_EN => always0.IN1
MEM_WB_EN => always0.IN1
MEM_WB_EN => always0.IN1
Hazard <= Hazard.DB_MAX_OUTPUT_PORT_TYPE


