Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc3s50an-4-tqg144

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "full_adder.v" in library work
Compiling verilog file "multibit_adder.v" in library work
Module <full_adder> compiled
Compiling verilog file "SignExtend.v" in library work
Module <multibit_adder> compiled
Compiling verilog file "Register.v" in library work
Module <SignExtend> compiled
Compiling verilog file "PC.v" in library work
Module <Register> compiled
Compiling verilog file "Mux2.v" in library work
Module <PC> compiled
Compiling verilog file "Mux.v" in library work
Module <Mux2> compiled
Compiling verilog file "FreqDivider.v" in library work
Module <Mux> compiled
Compiling verilog file "DataMemory.v" in library work
Module <FreqDivider> compiled
Compiling verilog file "Control.v" in library work
Module <DataMemory> compiled
Compiling verilog file "BCDto7.v" in library work
Module <Control> compiled
Compiling verilog file "ALU.v" in library work
Module <BCDto7> compiled
Compiling verilog file "Main.v" in library work
Module <ALU> compiled
Module <Main> compiled
No errors in compilation
Analysis of file <"Main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Main> in library <work>.

Analyzing hierarchy for module <FreqDivider> in library <work>.

Analyzing hierarchy for module <Control> in library <work>.

Analyzing hierarchy for module <SignExtend> in library <work>.

Analyzing hierarchy for module <Mux2> in library <work>.

Analyzing hierarchy for module <Register> in library <work>.

Analyzing hierarchy for module <Mux> in library <work>.

Analyzing hierarchy for module <ALU> in library <work>.

Analyzing hierarchy for module <DataMemory> in library <work>.

Analyzing hierarchy for module <PC> in library <work>.

Analyzing hierarchy for module <multibit_adder> in library <work>.

Analyzing hierarchy for module <BCDto7> in library <work>.

Analyzing hierarchy for module <full_adder> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Main>.
Module <Main> is correct for synthesis.
 
Analyzing module <FreqDivider> in library <work>.
Module <FreqDivider> is correct for synthesis.
 
Analyzing module <Control> in library <work>.
Module <Control> is correct for synthesis.
 
Analyzing module <SignExtend> in library <work>.
Module <SignExtend> is correct for synthesis.
 
Analyzing module <Mux2> in library <work>.
Module <Mux2> is correct for synthesis.
 
Analyzing module <Register> in library <work>.
WARNING:Xst:905 - "Register.v" line 44: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <WriteReg>, <WriteData>, <register>, <ReadReg1>, <ReadReg2>
Module <Register> is correct for synthesis.
 
Analyzing module <Mux> in library <work>.
Module <Mux> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
Module <ALU> is correct for synthesis.
 
Analyzing module <DataMemory> in library <work>.
WARNING:Xst:905 - "DataMemory.v" line 66: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Address>, <WriteData>, <data>
Module <DataMemory> is correct for synthesis.
 
Analyzing module <PC> in library <work>.
Module <PC> is correct for synthesis.
 
Analyzing module <multibit_adder> in library <work>.
Module <multibit_adder> is correct for synthesis.
 
Analyzing module <full_adder> in library <work>.
Module <full_adder> is correct for synthesis.
 
Analyzing module <BCDto7> in library <work>.
Module <BCDto7> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <FreqDivider>.
    Related source file is "FreqDivider.v".
    Found 1-bit register for signal <clkout>.
    Found 32-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <FreqDivider> synthesized.


Synthesizing Unit <Control>.
    Related source file is "Control.v".
    Found 4x3-bit ROM for signal <op$rom0000>.
    Summary:
	inferred   1 ROM(s).
Unit <Control> synthesized.


Synthesizing Unit <SignExtend>.
    Related source file is "SignExtend.v".
Unit <SignExtend> synthesized.


Synthesizing Unit <Mux2>.
    Related source file is "Mux2.v".
Unit <Mux2> synthesized.


Synthesizing Unit <Register>.
    Related source file is "Register.v".
WARNING:Xst:737 - Found 8-bit latch for signal <ReadData1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <ReadData2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <register_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <register_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <register_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <register_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit 4-to-1 multiplexer for signal <$varindex0000> created at line 48.
    Found 8-bit 4-to-1 multiplexer for signal <$varindex0001> created at line 49.
    Summary:
	inferred  16 Multiplexer(s).
Unit <Register> synthesized.


Synthesizing Unit <Mux>.
    Related source file is "Mux.v".
Unit <Mux> synthesized.


Synthesizing Unit <DataMemory>.
    Related source file is "DataMemory.v".
WARNING:Xst:647 - Input <Address<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 8-bit latch for signal <data_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <data_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <data_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <data_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <data_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <data_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <data_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <data_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <data_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <data_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <data_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <data_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <data_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <data_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <data_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <data_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <data_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <data_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <data_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <data_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <data_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <data_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <data_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <data_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <data_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <data_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <data_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <data_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <data_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <data_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <data_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <data_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <ReadData>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   8 Multiplexer(s).
Unit <DataMemory> synthesized.


Synthesizing Unit <PC>.
    Related source file is "PC.v".
    Found 8-bit register for signal <out>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <PC> synthesized.


Synthesizing Unit <BCDto7>.
    Related source file is "BCDto7.v".
    Found 16x7-bit ROM for signal <seg>.
    Summary:
	inferred   1 ROM(s).
Unit <BCDto7> synthesized.


Synthesizing Unit <full_adder>.
    Related source file is "full_adder.v".
    Found 1-bit xor3 for signal <s>.
    Summary:
	inferred   1 Xor(s).
Unit <full_adder> synthesized.


Synthesizing Unit <multibit_adder>.
    Related source file is "multibit_adder.v".
WARNING:Xst:646 - Signal <cin<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <multibit_adder> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "ALU.v".
Unit <ALU> synthesized.


Synthesizing Unit <Main>.
    Related source file is "Main.v".
Unit <Main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x7-bit ROM                                          : 2
 4x3-bit ROM                                           : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 2
 1-bit register                                        : 1
 8-bit register                                        : 1
# Latches                                              : 39
 8-bit latch                                           : 39
# Multiplexers                                         : 3
 8-bit 32-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 2
# Xors                                                 : 24
 1-bit xor3                                            : 24

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x7-bit ROM                                          : 2
 4x3-bit ROM                                           : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 9
 Flip-Flops                                            : 9
# Latches                                              : 39
 8-bit latch                                           : 39
# Multiplexers                                         : 3
 8-bit 32-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 2
# Xors                                                 : 24
 1-bit xor3                                            : 24

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Main> ...

Optimizing unit <PC> ...

Optimizing unit <Register> ...

Optimizing unit <DataMemory> ...

Optimizing unit <multibit_adder> ...

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 40.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 41
 Flip-Flops                                            : 41

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Main.ngr
Top Level Output File Name         : Main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 32

Cell Usage :
# BELS                             : 539
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 31
#      LUT2                        : 11
#      LUT2_L                      : 2
#      LUT3                        : 168
#      LUT3_D                      : 1
#      LUT4                        : 103
#      LUT4_D                      : 5
#      LUT4_L                      : 2
#      MUXCY                       : 39
#      MUXF5                       : 83
#      MUXF6                       : 32
#      MUXF7                       : 16
#      MUXF8                       : 8
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 353
#      FD                          : 8
#      FDE                         : 1
#      FDR                         : 32
#      LD_1                        : 16
#      LDCE                        : 132
#      LDE                         : 24
#      LDE_1                       : 16
#      LDPE                        : 124
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 9
#      OBUF                        : 22
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50antqg144-4 

 Number of Slices:                      288  out of    704    40%  
 Number of Slice Flip Flops:            353  out of   1408    25%  
 Number of 4 input LUTs:                327  out of   1408    23%  
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of    108    29%  
 Number of GCLKs:                         4  out of     24    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------+-------------------------+-------+
Clock Signal                                         | Clock buffer(FF name)   | Load  |
-----------------------------------------------------+-------------------------+-------+
clk50                                                | BUFGP                   | 33    |
T0/clkout                                            | NONE(T9/out_7)          | 8     |
instruction<7>                                       | IBUF+BUFG               | 16    |
T4/register_3_cmp_eq0000(T4/register_3_cmp_eq00001:O)| NONE(*)(T4/register_3_7)| 8     |
T4/register_2_cmp_eq0000(T4/register_2_cmp_eq00001:O)| NONE(*)(T4/register_2_7)| 8     |
T4/register_1_cmp_eq0000(T4/register_1_cmp_eq00001:O)| NONE(*)(T4/register_1_7)| 8     |
T4/register_0_not0001(T4/register_0_not00011:O)      | NONE(*)(T4/register_0_7)| 8     |
MemWrite1(T1/Mrom_op_rom000011:O)                    | BUFG(*)(T7/data_0_7)    | 256   |
reset                                                | IBUF+BUFG               | 8     |
-----------------------------------------------------+-------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 256   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.419ns (Maximum Frequency: 155.788MHz)
   Minimum input arrival time before clock: 11.792ns
   Maximum output required time after clock: 17.387ns
   Maximum combinational path delay: 17.581ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50'
  Clock period: 5.442ns (frequency: 183.756MHz)
  Total number of paths / destination ports: 1585 / 66
-------------------------------------------------------------------------
Delay:               5.442ns (Levels of Logic = 32)
  Source:            T0/cnt_1 (FF)
  Destination:       T0/cnt_31 (FF)
  Source Clock:      clk50 rising
  Destination Clock: clk50 rising

  Data Path: T0/cnt_1 to T0/cnt_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.590  T0/cnt_1 (T0/cnt_1)
     LUT1:I0->O            1   0.648   0.000  T0/Mcount_cnt_cy<1>_rt (T0/Mcount_cnt_cy<1>_rt)
     MUXCY:S->O            1   0.632   0.000  T0/Mcount_cnt_cy<1> (T0/Mcount_cnt_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<2> (T0/Mcount_cnt_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<3> (T0/Mcount_cnt_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<4> (T0/Mcount_cnt_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<5> (T0/Mcount_cnt_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<6> (T0/Mcount_cnt_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<7> (T0/Mcount_cnt_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<8> (T0/Mcount_cnt_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<9> (T0/Mcount_cnt_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<10> (T0/Mcount_cnt_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<11> (T0/Mcount_cnt_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<12> (T0/Mcount_cnt_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<13> (T0/Mcount_cnt_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<14> (T0/Mcount_cnt_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<15> (T0/Mcount_cnt_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<16> (T0/Mcount_cnt_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<17> (T0/Mcount_cnt_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<18> (T0/Mcount_cnt_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<19> (T0/Mcount_cnt_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<20> (T0/Mcount_cnt_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<21> (T0/Mcount_cnt_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<22> (T0/Mcount_cnt_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<23> (T0/Mcount_cnt_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<24> (T0/Mcount_cnt_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<25> (T0/Mcount_cnt_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<26> (T0/Mcount_cnt_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<27> (T0/Mcount_cnt_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<28> (T0/Mcount_cnt_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<29> (T0/Mcount_cnt_cy<29>)
     MUXCY:CI->O           0   0.065   0.000  T0/Mcount_cnt_cy<30> (T0/Mcount_cnt_cy<30>)
     XORCY:CI->O           1   0.844   0.000  T0/Mcount_cnt_xor<31> (Result<31>)
     FDR:D                     0.252          T0/cnt_31
    ----------------------------------------
    Total                      5.442ns (4.852ns logic, 0.590ns route)
                                       (89.2% logic, 10.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'T0/clkout'
  Clock period: 6.419ns (frequency: 155.788MHz)
  Total number of paths / destination ports: 114 / 8
-------------------------------------------------------------------------
Delay:               6.419ns (Levels of Logic = 5)
  Source:            T9/out_0 (FF)
  Destination:       T9/out_6 (FF)
  Source Clock:      T0/clkout rising
  Destination Clock: T0/clkout rising

  Data Path: T9/out_0 to T9/out_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.591   0.852  T9/out_0 (T9/out_0)
     LUT3_D:I2->O          2   0.648   0.479  T10/T3/Mxor_s_xo<0>1 (nextPC<2>)
     LUT3:I2->O            2   0.648   0.450  T11/T3/cout1 (T11/cin<2>)
     LUT4_D:I3->LO         1   0.648   0.132  T11/T5/cout1 (N68)
     LUT3:I2->O            1   0.648   0.423  T12/out<6>_SW0 (N48)
     LUT4:I3->O            1   0.648   0.000  T12/out<6> (PC_in<6>)
     FD:D                      0.252          T9/out_6
    ----------------------------------------
    Total                      6.419ns (4.083ns logic, 2.336ns route)
                                       (63.6% logic, 36.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset'
  Clock period: 2.150ns (frequency: 465.116MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               2.150ns (Levels of Logic = 1)
  Source:            T7/ReadData_7 (LATCH)
  Destination:       T7/ReadData_7 (LATCH)
  Source Clock:      reset rising
  Destination Clock: reset rising

  Data Path: T7/ReadData_7 to T7/ReadData_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            2   0.728   0.527  T7/ReadData_7 (T7/ReadData_7)
     LUT4:I1->O            1   0.643   0.000  T7/ReadData_mux0000<7>1 (T7/ReadData_mux0000<7>)
     LDE_1:D                   0.252          T7/ReadData_7
    ----------------------------------------
    Total                      2.150ns (1.623ns logic, 0.527ns route)
                                       (75.5% logic, 24.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'T0/clkout'
  Total number of paths / destination ports: 45 / 8
-------------------------------------------------------------------------
Offset:              6.766ns (Levels of Logic = 6)
  Source:            instruction<1> (PAD)
  Destination:       T9/out_6 (FF)
  Destination Clock: T0/clkout rising

  Data Path: instruction<1> to T9/out_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   0.849   1.245  instruction_1_IBUF (instruction_1_IBUF)
     LUT4_D:I0->LO         1   0.648   0.180  T11/T2/cout1 (N67)
     LUT3:I1->O            2   0.643   0.450  T11/T3/cout1 (T11/cin<2>)
     LUT4_D:I3->LO         1   0.648   0.132  T11/T5/cout1 (N68)
     LUT3:I2->O            1   0.648   0.423  T12/out<6>_SW0 (N48)
     LUT4:I3->O            1   0.648   0.000  T12/out<6> (PC_in<6>)
     FD:D                      0.252          T9/out_6
    ----------------------------------------
    Total                      6.766ns (4.336ns logic, 2.430ns route)
                                       (64.1% logic, 35.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'instruction<7>'
  Total number of paths / destination ports: 48 / 16
-------------------------------------------------------------------------
Offset:              3.270ns (Levels of Logic = 3)
  Source:            instruction<2> (PAD)
  Destination:       T4/ReadData2_7 (LATCH)
  Destination Clock: instruction<7> falling

  Data Path: instruction<2> to T4/ReadData2_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   0.849   1.245  instruction_2_IBUF (instruction_2_IBUF)
     LUT3:I0->O            1   0.648   0.000  T4/Mmux__varindex0001_3 (T4/Mmux__varindex0001_3)
     MUXF5:I1->O           1   0.276   0.000  T4/Mmux__varindex0001_2_f5 (T4/_varindex0001<0>)
     LD_1:D                    0.252          T4/ReadData2_0
    ----------------------------------------
    Total                      3.270ns (2.025ns logic, 1.245ns route)
                                       (61.9% logic, 38.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'T4/register_3_cmp_eq0000'
  Total number of paths / destination ports: 144 / 16
-------------------------------------------------------------------------
Offset:              11.169ns (Levels of Logic = 9)
  Source:            instruction<6> (PAD)
  Destination:       T4/register_3_7 (LATCH)
  Destination Clock: T4/register_3_cmp_eq0000 falling

  Data Path: instruction<6> to T4/register_3_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   0.849   1.344  instruction_6_IBUF (instruction_6_IBUF)
     LUT4:I1->O            2   0.643   0.479  T5/out<0>1 (ALUin<0>)
     LUT4:I2->O            2   0.648   0.527  T6/T1/T2/cout1 (T6/T1/cin<1>)
     LUT3:I1->O            2   0.643   0.527  T6/T1/T3/cout1 (T6/T1/cin<2>)
     LUT3:I1->O            2   0.643   0.527  T6/T1/T4/cout1 (T6/T1/cin<3>)
     LUT3:I1->O            2   0.643   0.527  T6/T1/T5/cout1 (T6/T1/cin<4>)
     LUT3:I1->O            2   0.643   0.447  T6/T1/T6/cout1 (T6/T1/cin<5>)
     MUXF5:S->O            1   0.756   0.423  T8/out<7>_SW1_f5 (N60)
     LUT4:I3->O           11   0.648   0.000  T8/out<7> (RegWriteData<7>)
     LDE:D                     0.252          T4/register_3_7
    ----------------------------------------
    Total                     11.169ns (6.368ns logic, 4.801ns route)
                                       (57.0% logic, 43.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'T4/register_2_cmp_eq0000'
  Total number of paths / destination ports: 144 / 16
-------------------------------------------------------------------------
Offset:              11.169ns (Levels of Logic = 9)
  Source:            instruction<6> (PAD)
  Destination:       T4/register_2_7 (LATCH)
  Destination Clock: T4/register_2_cmp_eq0000 falling

  Data Path: instruction<6> to T4/register_2_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   0.849   1.344  instruction_6_IBUF (instruction_6_IBUF)
     LUT4:I1->O            2   0.643   0.479  T5/out<0>1 (ALUin<0>)
     LUT4:I2->O            2   0.648   0.527  T6/T1/T2/cout1 (T6/T1/cin<1>)
     LUT3:I1->O            2   0.643   0.527  T6/T1/T3/cout1 (T6/T1/cin<2>)
     LUT3:I1->O            2   0.643   0.527  T6/T1/T4/cout1 (T6/T1/cin<3>)
     LUT3:I1->O            2   0.643   0.527  T6/T1/T5/cout1 (T6/T1/cin<4>)
     LUT3:I1->O            2   0.643   0.447  T6/T1/T6/cout1 (T6/T1/cin<5>)
     MUXF5:S->O            1   0.756   0.423  T8/out<7>_SW1_f5 (N60)
     LUT4:I3->O           11   0.648   0.000  T8/out<7> (RegWriteData<7>)
     LDE:D                     0.252          T4/register_2_7
    ----------------------------------------
    Total                     11.169ns (6.368ns logic, 4.801ns route)
                                       (57.0% logic, 43.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'T4/register_1_cmp_eq0000'
  Total number of paths / destination ports: 144 / 16
-------------------------------------------------------------------------
Offset:              11.169ns (Levels of Logic = 9)
  Source:            instruction<6> (PAD)
  Destination:       T4/register_1_7 (LATCH)
  Destination Clock: T4/register_1_cmp_eq0000 falling

  Data Path: instruction<6> to T4/register_1_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   0.849   1.344  instruction_6_IBUF (instruction_6_IBUF)
     LUT4:I1->O            2   0.643   0.479  T5/out<0>1 (ALUin<0>)
     LUT4:I2->O            2   0.648   0.527  T6/T1/T2/cout1 (T6/T1/cin<1>)
     LUT3:I1->O            2   0.643   0.527  T6/T1/T3/cout1 (T6/T1/cin<2>)
     LUT3:I1->O            2   0.643   0.527  T6/T1/T4/cout1 (T6/T1/cin<3>)
     LUT3:I1->O            2   0.643   0.527  T6/T1/T5/cout1 (T6/T1/cin<4>)
     LUT3:I1->O            2   0.643   0.447  T6/T1/T6/cout1 (T6/T1/cin<5>)
     MUXF5:S->O            1   0.756   0.423  T8/out<7>_SW1_f5 (N60)
     LUT4:I3->O           11   0.648   0.000  T8/out<7> (RegWriteData<7>)
     LDE:D                     0.252          T4/register_1_7
    ----------------------------------------
    Total                     11.169ns (6.368ns logic, 4.801ns route)
                                       (57.0% logic, 43.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'T4/register_0_not0001'
  Total number of paths / destination ports: 144 / 16
-------------------------------------------------------------------------
Offset:              11.169ns (Levels of Logic = 9)
  Source:            instruction<6> (PAD)
  Destination:       T4/register_0_7 (LATCH)
  Destination Clock: T4/register_0_not0001 rising

  Data Path: instruction<6> to T4/register_0_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   0.849   1.344  instruction_6_IBUF (instruction_6_IBUF)
     LUT4:I1->O            2   0.643   0.479  T5/out<0>1 (ALUin<0>)
     LUT4:I2->O            2   0.648   0.527  T6/T1/T2/cout1 (T6/T1/cin<1>)
     LUT3:I1->O            2   0.643   0.527  T6/T1/T3/cout1 (T6/T1/cin<2>)
     LUT3:I1->O            2   0.643   0.527  T6/T1/T4/cout1 (T6/T1/cin<3>)
     LUT3:I1->O            2   0.643   0.527  T6/T1/T5/cout1 (T6/T1/cin<4>)
     LUT3:I1->O            2   0.643   0.447  T6/T1/T6/cout1 (T6/T1/cin<5>)
     MUXF5:S->O            1   0.756   0.423  T8/out<7>_SW1_f5 (N60)
     LUT4:I3->O           11   0.648   0.000  T8/out<7> (RegWriteData<7>)
     LDE_1:D                   0.252          T4/register_0_7
    ----------------------------------------
    Total                     11.169ns (6.368ns logic, 4.801ns route)
                                       (57.0% logic, 43.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MemWrite1'
  Total number of paths / destination ports: 12544 / 256
-------------------------------------------------------------------------
Offset:              11.792ns (Levels of Logic = 8)
  Source:            instruction<6> (PAD)
  Destination:       T7/data_12_7 (LATCH)
  Destination Clock: MemWrite1 falling

  Data Path: instruction<6> to T7/data_12_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   0.849   1.344  instruction_6_IBUF (instruction_6_IBUF)
     LUT4:I1->O            2   0.643   0.479  T5/out<0>1 (ALUin<0>)
     LUT4:I2->O            2   0.648   0.527  T6/T1/T2/cout1 (T6/T1/cin<1>)
     LUT3:I1->O            2   0.643   0.527  T6/T1/T3/cout1 (T6/T1/cin<2>)
     LUT3:I1->O            2   0.643   0.450  T6/T1/T4/cout1 (T6/T1/cin<3>)
     LUT4:I3->O           13   0.648   1.126  T6/out<4>1 (Address<4>)
     LUT2:I0->O            8   0.648   0.900  T7/data_10_cmp_eq000021 (T7/N9)
     LUT4:I0->O            8   0.648   0.757  T7/data_15_cmp_eq00001 (T7/data_15_cmp_eq0000)
     LDCE:GE                   0.312          T7/data_15_7
    ----------------------------------------
    Total                     11.792ns (5.682ns logic, 6.110ns route)
                                       (48.2% logic, 51.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'reset'
  Total number of paths / destination ports: 1320 / 16
-------------------------------------------------------------------------
Offset:              10.478ns (Levels of Logic = 8)
  Source:            instruction<6> (PAD)
  Destination:       T7/ReadData_7 (LATCH)
  Destination Clock: reset rising

  Data Path: instruction<6> to T7/ReadData_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   0.849   1.344  instruction_6_IBUF (instruction_6_IBUF)
     LUT4:I1->O            2   0.643   0.479  T5/out<0>1 (ALUin<0>)
     LUT4:I2->O            2   0.648   0.527  T6/T1/T2/cout1 (T6/T1/cin<1>)
     LUT3:I1->O            2   0.643   0.527  T6/T1/T3/cout1 (T6/T1/cin<2>)
     LUT3:I1->O            2   0.643   0.450  T6/T1/T4/cout1 (T6/T1/cin<3>)
     LUT4:I3->O           13   0.648   0.983  T6/out<4>1 (Address<4>)
     MUXF8:S->O            1   0.771   0.423  T7/Mmux__COND_1_2_f8 (T7/_COND_1<0>)
     LUT4:I3->O            1   0.648   0.000  T7/ReadData_mux0000<0>1 (T7/ReadData_mux0000<0>)
     LDE_1:D                   0.252          T7/ReadData_0
    ----------------------------------------
    Total                     10.478ns (5.745ns logic, 4.733ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset'
  Total number of paths / destination ports: 56 / 14
-------------------------------------------------------------------------
Offset:              8.838ns (Levels of Logic = 4)
  Source:            T7/ReadData_5 (LATCH)
  Destination:       seg_ten<5> (PAD)
  Source Clock:      reset rising

  Data Path: T7/ReadData_5 to seg_ten<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            2   0.728   0.527  T7/ReadData_5 (T7/ReadData_5)
     LUT2:I1->O            1   0.643   0.000  T8/out<5>1 (T8/out<5>)
     MUXF5:I1->O          11   0.276   1.076  T8/out<5>_f5 (RegWriteData<5>)
     LUT4:I0->O            1   0.648   0.420  T13/Mrom_seg51 (seg_ten_5_OBUF)
     OBUF:I->O                 4.520          seg_ten_5_OBUF (seg_ten<5>)
    ----------------------------------------
    Total                      8.838ns (6.815ns logic, 2.023ns route)
                                       (77.1% logic, 22.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'instruction<7>'
  Total number of paths / destination ports: 532 / 14
-------------------------------------------------------------------------
Offset:              17.387ns (Levels of Logic = 10)
  Source:            T4/ReadData2_0 (LATCH)
  Destination:       seg_ten<6> (PAD)
  Source Clock:      instruction<7> falling

  Data Path: T4/ReadData2_0 to seg_ten<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q            34   0.728   1.266  T4/ReadData2_0 (T4/ReadData2_0)
     LUT4:I3->O            2   0.648   0.479  T5/out<0>1 (ALUin<0>)
     LUT4:I2->O            2   0.648   0.527  T6/T1/T2/cout1 (T6/T1/cin<1>)
     LUT3:I1->O            2   0.643   0.527  T6/T1/T3/cout1 (T6/T1/cin<2>)
     LUT3:I1->O            2   0.643   0.527  T6/T1/T4/cout1 (T6/T1/cin<3>)
     LUT3:I1->O            2   0.643   0.527  T6/T1/T5/cout1 (T6/T1/cin<4>)
     LUT3:I1->O            2   0.643   0.447  T6/T1/T6/cout1 (T6/T1/cin<5>)
     MUXF5:S->O            1   0.756   0.423  T8/out<7>_SW1_f5 (N60)
     LUT4:I3->O           11   0.648   1.076  T8/out<7> (RegWriteData<7>)
     LUT4:I0->O            1   0.648   0.420  T13/Mrom_seg21 (seg_ten_2_OBUF)
     OBUF:I->O                 4.520          seg_ten_2_OBUF (seg_ten<2>)
    ----------------------------------------
    Total                     17.387ns (11.168ns logic, 6.219ns route)
                                       (64.2% logic, 35.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'T0/clkout'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              5.931ns (Levels of Logic = 1)
  Source:            T9/out_0 (FF)
  Destination:       ReadAddress<0> (PAD)
  Source Clock:      T0/clkout rising

  Data Path: T9/out_0 to ReadAddress<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.591   0.820  T9/out_0 (T9/out_0)
     OBUF:I->O                 4.520          ReadAddress_0_OBUF (ReadAddress<0>)
    ----------------------------------------
    Total                      5.931ns (5.111ns logic, 0.820ns route)
                                       (86.2% logic, 13.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 952 / 14
-------------------------------------------------------------------------
Delay:               17.581ns (Levels of Logic = 11)
  Source:            instruction<6> (PAD)
  Destination:       seg_ten<6> (PAD)

  Data Path: instruction<6> to seg_ten<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   0.849   1.344  instruction_6_IBUF (instruction_6_IBUF)
     LUT4:I1->O            2   0.643   0.479  T5/out<0>1 (ALUin<0>)
     LUT4:I2->O            2   0.648   0.527  T6/T1/T2/cout1 (T6/T1/cin<1>)
     LUT3:I1->O            2   0.643   0.527  T6/T1/T3/cout1 (T6/T1/cin<2>)
     LUT3:I1->O            2   0.643   0.527  T6/T1/T4/cout1 (T6/T1/cin<3>)
     LUT3:I1->O            2   0.643   0.527  T6/T1/T5/cout1 (T6/T1/cin<4>)
     LUT3:I1->O            2   0.643   0.447  T6/T1/T6/cout1 (T6/T1/cin<5>)
     MUXF5:S->O            1   0.756   0.423  T8/out<7>_SW1_f5 (N60)
     LUT4:I3->O           11   0.648   1.076  T8/out<7> (RegWriteData<7>)
     LUT4:I0->O            1   0.648   0.420  T13/Mrom_seg21 (seg_ten_2_OBUF)
     OBUF:I->O                 4.520          seg_ten_2_OBUF (seg_ten<2>)
    ----------------------------------------
    Total                     17.581ns (11.284ns logic, 6.297ns route)
                                       (64.2% logic, 35.8% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.32 secs
 
--> 

Total memory usage is 4545632 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   43 (   0 filtered)
Number of infos    :    1 (   0 filtered)

