The following files were generated for 'fifo_xlnx_512x36_2clk_36to18' in
directory
/home/dan/uhd/fpga/usrp2/coregen/

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * fifo_xlnx_512x36_2clk_36to18.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * fifo_generator_ug175.pdf
   * fifo_xlnx_512x36_2clk_36to18.ngc
   * fifo_xlnx_512x36_2clk_36to18.v
   * fifo_xlnx_512x36_2clk_36to18.veo

Creates an HDL instantiation template:
   Creates an HDL instantiation template for the IP.

   * fifo_xlnx_512x36_2clk_36to18.veo

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * fifo_xlnx_512x36_2clk_36to18.asy

Generate ISE metadata:
   Create a metadata file for use when including this core in ISE designs

   * fifo_xlnx_512x36_2clk_36to18_xmdf.tcl

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * _xmsgs/pn_parser.xmsgs
   * fifo_xlnx_512x36_2clk_36to18.gise
   * fifo_xlnx_512x36_2clk_36to18.xise

Deliver Readme:
   Readme file for the IP.

   * fifo_xlnx_512x36_2clk_36to18_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * fifo_xlnx_512x36_2clk_36to18_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

