// Seed: 1878755597
`define pp_2 0
`timescale 1ps / 1ps
`define pp_3 0
module module_0 (
    output id_0,
    output logic id_1
);
  logic id_3;
  logic id_4;
  always @(posedge 1 or posedge 1'b0);
  assign id_0[(1) : 1] = 1'b0;
  logic id_5 = id_2;
endmodule
`timescale 1ps / 1ps `timescale 1ps / 1ps
