
Dutch.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f414  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d4  0800f5b8  0800f5b8  000105b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f98c  0800f98c  000111f4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f98c  0800f98c  0001098c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f994  0800f994  000111f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f994  0800f994  00010994  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f998  0800f998  00010998  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f4  20000000  0800f99c  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000bc0  200001f4  0800fb90  000111f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000db4  0800fb90  00011db4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000111f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b5bd  00000000  00000000  00011224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004378  00000000  00000000  0002c7e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016d8  00000000  00000000  00030b60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000119b  00000000  00000000  00032238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c075  00000000  00000000  000333d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d6c6  00000000  00000000  0004f448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a3353  00000000  00000000  0006cb0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010fe61  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007194  00000000  00000000  0010fea4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  00117038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f4 	.word	0x200001f4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800f59c 	.word	0x0800f59c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f8 	.word	0x200001f8
 80001dc:	0800f59c 	.word	0x0800f59c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b988 	b.w	8000ee0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	468e      	mov	lr, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	4688      	mov	r8, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d962      	bls.n	8000cc4 <__udivmoddi4+0xdc>
 8000bfe:	fab2 f682 	clz	r6, r2
 8000c02:	b14e      	cbz	r6, 8000c18 <__udivmoddi4+0x30>
 8000c04:	f1c6 0320 	rsb	r3, r6, #32
 8000c08:	fa01 f806 	lsl.w	r8, r1, r6
 8000c0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c10:	40b7      	lsls	r7, r6
 8000c12:	ea43 0808 	orr.w	r8, r3, r8
 8000c16:	40b4      	lsls	r4, r6
 8000c18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c1c:	fa1f fc87 	uxth.w	ip, r7
 8000c20:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c24:	0c23      	lsrs	r3, r4, #16
 8000c26:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d909      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c3c:	f080 80ea 	bcs.w	8000e14 <__udivmoddi4+0x22c>
 8000c40:	429a      	cmp	r2, r3
 8000c42:	f240 80e7 	bls.w	8000e14 <__udivmoddi4+0x22c>
 8000c46:	3902      	subs	r1, #2
 8000c48:	443b      	add	r3, r7
 8000c4a:	1a9a      	subs	r2, r3, r2
 8000c4c:	b2a3      	uxth	r3, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c5e:	459c      	cmp	ip, r3
 8000c60:	d909      	bls.n	8000c76 <__udivmoddi4+0x8e>
 8000c62:	18fb      	adds	r3, r7, r3
 8000c64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c68:	f080 80d6 	bcs.w	8000e18 <__udivmoddi4+0x230>
 8000c6c:	459c      	cmp	ip, r3
 8000c6e:	f240 80d3 	bls.w	8000e18 <__udivmoddi4+0x230>
 8000c72:	443b      	add	r3, r7
 8000c74:	3802      	subs	r0, #2
 8000c76:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7a:	eba3 030c 	sub.w	r3, r3, ip
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11d      	cbz	r5, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40f3      	lsrs	r3, r6
 8000c84:	2200      	movs	r2, #0
 8000c86:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d905      	bls.n	8000c9e <__udivmoddi4+0xb6>
 8000c92:	b10d      	cbz	r5, 8000c98 <__udivmoddi4+0xb0>
 8000c94:	e9c5 0100 	strd	r0, r1, [r5]
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4608      	mov	r0, r1
 8000c9c:	e7f5      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000c9e:	fab3 f183 	clz	r1, r3
 8000ca2:	2900      	cmp	r1, #0
 8000ca4:	d146      	bne.n	8000d34 <__udivmoddi4+0x14c>
 8000ca6:	4573      	cmp	r3, lr
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xc8>
 8000caa:	4282      	cmp	r2, r0
 8000cac:	f200 8105 	bhi.w	8000eba <__udivmoddi4+0x2d2>
 8000cb0:	1a84      	subs	r4, r0, r2
 8000cb2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	4690      	mov	r8, r2
 8000cba:	2d00      	cmp	r5, #0
 8000cbc:	d0e5      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cbe:	e9c5 4800 	strd	r4, r8, [r5]
 8000cc2:	e7e2      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f000 8090 	beq.w	8000dea <__udivmoddi4+0x202>
 8000cca:	fab2 f682 	clz	r6, r2
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	f040 80a4 	bne.w	8000e1c <__udivmoddi4+0x234>
 8000cd4:	1a8a      	subs	r2, r1, r2
 8000cd6:	0c03      	lsrs	r3, r0, #16
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	b280      	uxth	r0, r0
 8000cde:	b2bc      	uxth	r4, r7
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ce6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cee:	fb04 f20c 	mul.w	r2, r4, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d907      	bls.n	8000d06 <__udivmoddi4+0x11e>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cfc:	d202      	bcs.n	8000d04 <__udivmoddi4+0x11c>
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	f200 80e0 	bhi.w	8000ec4 <__udivmoddi4+0x2dc>
 8000d04:	46c4      	mov	ip, r8
 8000d06:	1a9b      	subs	r3, r3, r2
 8000d08:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d0c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d10:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d14:	fb02 f404 	mul.w	r4, r2, r4
 8000d18:	429c      	cmp	r4, r3
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x144>
 8000d1c:	18fb      	adds	r3, r7, r3
 8000d1e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x142>
 8000d24:	429c      	cmp	r4, r3
 8000d26:	f200 80ca 	bhi.w	8000ebe <__udivmoddi4+0x2d6>
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	1b1b      	subs	r3, r3, r4
 8000d2e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d32:	e7a5      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d34:	f1c1 0620 	rsb	r6, r1, #32
 8000d38:	408b      	lsls	r3, r1
 8000d3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d3e:	431f      	orrs	r7, r3
 8000d40:	fa0e f401 	lsl.w	r4, lr, r1
 8000d44:	fa20 f306 	lsr.w	r3, r0, r6
 8000d48:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d4c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d50:	4323      	orrs	r3, r4
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	fa1f fc87 	uxth.w	ip, r7
 8000d5a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d5e:	0c1c      	lsrs	r4, r3, #16
 8000d60:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d64:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d68:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d6c:	45a6      	cmp	lr, r4
 8000d6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d72:	d909      	bls.n	8000d88 <__udivmoddi4+0x1a0>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d7a:	f080 809c 	bcs.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d7e:	45a6      	cmp	lr, r4
 8000d80:	f240 8099 	bls.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d84:	3802      	subs	r0, #2
 8000d86:	443c      	add	r4, r7
 8000d88:	eba4 040e 	sub.w	r4, r4, lr
 8000d8c:	fa1f fe83 	uxth.w	lr, r3
 8000d90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d94:	fb09 4413 	mls	r4, r9, r3, r4
 8000d98:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d9c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da0:	45a4      	cmp	ip, r4
 8000da2:	d908      	bls.n	8000db6 <__udivmoddi4+0x1ce>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000daa:	f080 8082 	bcs.w	8000eb2 <__udivmoddi4+0x2ca>
 8000dae:	45a4      	cmp	ip, r4
 8000db0:	d97f      	bls.n	8000eb2 <__udivmoddi4+0x2ca>
 8000db2:	3b02      	subs	r3, #2
 8000db4:	443c      	add	r4, r7
 8000db6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dba:	eba4 040c 	sub.w	r4, r4, ip
 8000dbe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dc2:	4564      	cmp	r4, ip
 8000dc4:	4673      	mov	r3, lr
 8000dc6:	46e1      	mov	r9, ip
 8000dc8:	d362      	bcc.n	8000e90 <__udivmoddi4+0x2a8>
 8000dca:	d05f      	beq.n	8000e8c <__udivmoddi4+0x2a4>
 8000dcc:	b15d      	cbz	r5, 8000de6 <__udivmoddi4+0x1fe>
 8000dce:	ebb8 0203 	subs.w	r2, r8, r3
 8000dd2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dd6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dda:	fa22 f301 	lsr.w	r3, r2, r1
 8000dde:	431e      	orrs	r6, r3
 8000de0:	40cc      	lsrs	r4, r1
 8000de2:	e9c5 6400 	strd	r6, r4, [r5]
 8000de6:	2100      	movs	r1, #0
 8000de8:	e74f      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000dea:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dee:	0c01      	lsrs	r1, r0, #16
 8000df0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000df4:	b280      	uxth	r0, r0
 8000df6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4638      	mov	r0, r7
 8000dfe:	463c      	mov	r4, r7
 8000e00:	46b8      	mov	r8, r7
 8000e02:	46be      	mov	lr, r7
 8000e04:	2620      	movs	r6, #32
 8000e06:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e0a:	eba2 0208 	sub.w	r2, r2, r8
 8000e0e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e12:	e766      	b.n	8000ce2 <__udivmoddi4+0xfa>
 8000e14:	4601      	mov	r1, r0
 8000e16:	e718      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e18:	4610      	mov	r0, r2
 8000e1a:	e72c      	b.n	8000c76 <__udivmoddi4+0x8e>
 8000e1c:	f1c6 0220 	rsb	r2, r6, #32
 8000e20:	fa2e f302 	lsr.w	r3, lr, r2
 8000e24:	40b7      	lsls	r7, r6
 8000e26:	40b1      	lsls	r1, r6
 8000e28:	fa20 f202 	lsr.w	r2, r0, r2
 8000e2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e30:	430a      	orrs	r2, r1
 8000e32:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e36:	b2bc      	uxth	r4, r7
 8000e38:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e3c:	0c11      	lsrs	r1, r2, #16
 8000e3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e42:	fb08 f904 	mul.w	r9, r8, r4
 8000e46:	40b0      	lsls	r0, r6
 8000e48:	4589      	cmp	r9, r1
 8000e4a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e4e:	b280      	uxth	r0, r0
 8000e50:	d93e      	bls.n	8000ed0 <__udivmoddi4+0x2e8>
 8000e52:	1879      	adds	r1, r7, r1
 8000e54:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e58:	d201      	bcs.n	8000e5e <__udivmoddi4+0x276>
 8000e5a:	4589      	cmp	r9, r1
 8000e5c:	d81f      	bhi.n	8000e9e <__udivmoddi4+0x2b6>
 8000e5e:	eba1 0109 	sub.w	r1, r1, r9
 8000e62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e66:	fb09 f804 	mul.w	r8, r9, r4
 8000e6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e6e:	b292      	uxth	r2, r2
 8000e70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e74:	4542      	cmp	r2, r8
 8000e76:	d229      	bcs.n	8000ecc <__udivmoddi4+0x2e4>
 8000e78:	18ba      	adds	r2, r7, r2
 8000e7a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e7e:	d2c4      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e80:	4542      	cmp	r2, r8
 8000e82:	d2c2      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e84:	f1a9 0102 	sub.w	r1, r9, #2
 8000e88:	443a      	add	r2, r7
 8000e8a:	e7be      	b.n	8000e0a <__udivmoddi4+0x222>
 8000e8c:	45f0      	cmp	r8, lr
 8000e8e:	d29d      	bcs.n	8000dcc <__udivmoddi4+0x1e4>
 8000e90:	ebbe 0302 	subs.w	r3, lr, r2
 8000e94:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e98:	3801      	subs	r0, #1
 8000e9a:	46e1      	mov	r9, ip
 8000e9c:	e796      	b.n	8000dcc <__udivmoddi4+0x1e4>
 8000e9e:	eba7 0909 	sub.w	r9, r7, r9
 8000ea2:	4449      	add	r1, r9
 8000ea4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ea8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eac:	fb09 f804 	mul.w	r8, r9, r4
 8000eb0:	e7db      	b.n	8000e6a <__udivmoddi4+0x282>
 8000eb2:	4673      	mov	r3, lr
 8000eb4:	e77f      	b.n	8000db6 <__udivmoddi4+0x1ce>
 8000eb6:	4650      	mov	r0, sl
 8000eb8:	e766      	b.n	8000d88 <__udivmoddi4+0x1a0>
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e6fd      	b.n	8000cba <__udivmoddi4+0xd2>
 8000ebe:	443b      	add	r3, r7
 8000ec0:	3a02      	subs	r2, #2
 8000ec2:	e733      	b.n	8000d2c <__udivmoddi4+0x144>
 8000ec4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec8:	443b      	add	r3, r7
 8000eca:	e71c      	b.n	8000d06 <__udivmoddi4+0x11e>
 8000ecc:	4649      	mov	r1, r9
 8000ece:	e79c      	b.n	8000e0a <__udivmoddi4+0x222>
 8000ed0:	eba1 0109 	sub.w	r1, r1, r9
 8000ed4:	46c4      	mov	ip, r8
 8000ed6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eda:	fb09 f804 	mul.w	r8, r9, r4
 8000ede:	e7c4      	b.n	8000e6a <__udivmoddi4+0x282>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <ring_distance>:
uint8_t uart_index = 0;
uint8_t gear = 0;
uint16_t counter_val = 0;
uint16_t normalized_counter = 0;

static uint16_t ring_distance(uint16_t from, uint16_t to){
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	4603      	mov	r3, r0
 8000eec:	460a      	mov	r2, r1
 8000eee:	80fb      	strh	r3, [r7, #6]
 8000ef0:	4613      	mov	r3, r2
 8000ef2:	80bb      	strh	r3, [r7, #4]
    return (uint16_t)(to - from);
 8000ef4:	88ba      	ldrh	r2, [r7, #4]
 8000ef6:	88fb      	ldrh	r3, [r7, #6]
 8000ef8:	1ad3      	subs	r3, r2, r3
 8000efa:	b29b      	uxth	r3, r3
}
 8000efc:	4618      	mov	r0, r3
 8000efe:	370c      	adds	r7, #12
 8000f00:	46bd      	mov	sp, r7
 8000f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f06:	4770      	bx	lr

08000f08 <encode_to_15bit>:

static uint16_t encode_to_15bit(uint16_t counter_value, uint16_t encoder_min, uint16_t encoder_max){
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b084      	sub	sp, #16
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	4603      	mov	r3, r0
 8000f10:	80fb      	strh	r3, [r7, #6]
 8000f12:	460b      	mov	r3, r1
 8000f14:	80bb      	strh	r3, [r7, #4]
 8000f16:	4613      	mov	r3, r2
 8000f18:	807b      	strh	r3, [r7, #2]
    uint16_t full_range = ring_distance(encoder_max, encoder_min);
 8000f1a:	88ba      	ldrh	r2, [r7, #4]
 8000f1c:	887b      	ldrh	r3, [r7, #2]
 8000f1e:	4611      	mov	r1, r2
 8000f20:	4618      	mov	r0, r3
 8000f22:	f7ff ffdf 	bl	8000ee4 <ring_distance>
 8000f26:	4603      	mov	r3, r0
 8000f28:	81bb      	strh	r3, [r7, #12]
    if (full_range == 0) {
 8000f2a:	89bb      	ldrh	r3, [r7, #12]
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d101      	bne.n	8000f34 <encode_to_15bit+0x2c>
        return 0;
 8000f30:	2300      	movs	r3, #0
 8000f32:	e017      	b.n	8000f64 <encode_to_15bit+0x5c>
    }

    uint16_t pos = ring_distance(encoder_max, counter_value);
 8000f34:	88fa      	ldrh	r2, [r7, #6]
 8000f36:	887b      	ldrh	r3, [r7, #2]
 8000f38:	4611      	mov	r1, r2
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f7ff ffd2 	bl	8000ee4 <ring_distance>
 8000f40:	4603      	mov	r3, r0
 8000f42:	81fb      	strh	r3, [r7, #14]

    if (pos > full_range) {
 8000f44:	89fa      	ldrh	r2, [r7, #14]
 8000f46:	89bb      	ldrh	r3, [r7, #12]
 8000f48:	429a      	cmp	r2, r3
 8000f4a:	d901      	bls.n	8000f50 <encode_to_15bit+0x48>
        pos = full_range;
 8000f4c:	89bb      	ldrh	r3, [r7, #12]
 8000f4e:	81fb      	strh	r3, [r7, #14]
    }

    uint32_t scaled = (uint32_t)pos * 32767u / full_range;
 8000f50:	89fa      	ldrh	r2, [r7, #14]
 8000f52:	4613      	mov	r3, r2
 8000f54:	03db      	lsls	r3, r3, #15
 8000f56:	1a9a      	subs	r2, r3, r2
 8000f58:	89bb      	ldrh	r3, [r7, #12]
 8000f5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f5e:	60bb      	str	r3, [r7, #8]
    return (uint16_t)scaled;
 8000f60:	68bb      	ldr	r3, [r7, #8]
 8000f62:	b29b      	uxth	r3, r3
}
 8000f64:	4618      	mov	r0, r3
 8000f66:	3710      	adds	r7, #16
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}

08000f6c <percent_to_pwm>:

uint16_t percent_to_pwm(uint8_t percent)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b083      	sub	sp, #12
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	4603      	mov	r3, r0
 8000f74:	71fb      	strb	r3, [r7, #7]
    if (percent > 100) percent = 100;
 8000f76:	79fb      	ldrb	r3, [r7, #7]
 8000f78:	2b64      	cmp	r3, #100	@ 0x64
 8000f7a:	d901      	bls.n	8000f80 <percent_to_pwm+0x14>
 8000f7c:	2364      	movs	r3, #100	@ 0x64
 8000f7e:	71fb      	strb	r3, [r7, #7]
    return (percent * htim3.Init.Period) / 100;
 8000f80:	79fb      	ldrb	r3, [r7, #7]
 8000f82:	4a07      	ldr	r2, [pc, #28]	@ (8000fa0 <percent_to_pwm+0x34>)
 8000f84:	68d2      	ldr	r2, [r2, #12]
 8000f86:	fb02 f303 	mul.w	r3, r2, r3
 8000f8a:	4a06      	ldr	r2, [pc, #24]	@ (8000fa4 <percent_to_pwm+0x38>)
 8000f8c:	fba2 2303 	umull	r2, r3, r2, r3
 8000f90:	095b      	lsrs	r3, r3, #5
 8000f92:	b29b      	uxth	r3, r3
}
 8000f94:	4618      	mov	r0, r3
 8000f96:	370c      	adds	r7, #12
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9e:	4770      	bx	lr
 8000fa0:	20000390 	.word	0x20000390
 8000fa4:	51eb851f 	.word	0x51eb851f

08000fa8 <motor_right>:

void motor_right(uint8_t percent)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b084      	sub	sp, #16
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	4603      	mov	r3, r0
 8000fb0:	71fb      	strb	r3, [r7, #7]
    uint16_t pwm = percent_to_pwm(percent);
 8000fb2:	79fb      	ldrb	r3, [r7, #7]
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f7ff ffd9 	bl	8000f6c <percent_to_pwm>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	81fb      	strh	r3, [r7, #14]
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8000fbe:	4b06      	ldr	r3, [pc, #24]	@ (8000fd8 <motor_right+0x30>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, pwm);
 8000fc6:	4b04      	ldr	r3, [pc, #16]	@ (8000fd8 <motor_right+0x30>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	89fa      	ldrh	r2, [r7, #14]
 8000fcc:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8000fce:	bf00      	nop
 8000fd0:	3710      	adds	r7, #16
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	20000390 	.word	0x20000390

08000fdc <motor_left>:

void motor_left(uint8_t percent)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b084      	sub	sp, #16
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	71fb      	strb	r3, [r7, #7]
    uint16_t pwm = percent_to_pwm(percent);
 8000fe6:	79fb      	ldrb	r3, [r7, #7]
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f7ff ffbf 	bl	8000f6c <percent_to_pwm>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	81fb      	strh	r3, [r7, #14]
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, pwm);
 8000ff2:	4b06      	ldr	r3, [pc, #24]	@ (800100c <motor_left+0x30>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	89fa      	ldrh	r2, [r7, #14]
 8000ff8:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8000ffa:	4b04      	ldr	r3, [pc, #16]	@ (800100c <motor_left+0x30>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	2200      	movs	r2, #0
 8001000:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001002:	bf00      	nop
 8001004:	3710      	adds	r7, #16
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	20000390 	.word	0x20000390

08001010 <motor_stop>:

void motor_stop(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 100);
 8001014:	4b06      	ldr	r3, [pc, #24]	@ (8001030 <motor_stop+0x20>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	2264      	movs	r2, #100	@ 0x64
 800101a:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 100);
 800101c:	4b04      	ldr	r3, [pc, #16]	@ (8001030 <motor_stop+0x20>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	2264      	movs	r2, #100	@ 0x64
 8001022:	639a      	str	r2, [r3, #56]	@ 0x38
    HAL_Delay(100);
 8001024:	2064      	movs	r0, #100	@ 0x64
 8001026:	f001 fb79 	bl	800271c <HAL_Delay>
}
 800102a:	bf00      	nop
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	20000390 	.word	0x20000390

08001034 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	4a12      	ldr	r2, [pc, #72]	@ (800108c <HAL_UART_RxCpltCallback+0x58>)
 8001042:	4293      	cmp	r3, r2
 8001044:	d11e      	bne.n	8001084 <HAL_UART_RxCpltCallback+0x50>
    {
        if (rx_byte == '0')
 8001046:	4b12      	ldr	r3, [pc, #72]	@ (8001090 <HAL_UART_RxCpltCallback+0x5c>)
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	2b30      	cmp	r3, #48	@ 0x30
 800104c:	d103      	bne.n	8001056 <HAL_UART_RxCpltCallback+0x22>
        {
            motor_left(100);
 800104e:	2064      	movs	r0, #100	@ 0x64
 8001050:	f7ff ffc4 	bl	8000fdc <motor_left>
 8001054:	e011      	b.n	800107a <HAL_UART_RxCpltCallback+0x46>
        }
        else if (rx_byte == '1')
 8001056:	4b0e      	ldr	r3, [pc, #56]	@ (8001090 <HAL_UART_RxCpltCallback+0x5c>)
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	2b31      	cmp	r3, #49	@ 0x31
 800105c:	d103      	bne.n	8001066 <HAL_UART_RxCpltCallback+0x32>
        {
            motor_right(100);
 800105e:	2064      	movs	r0, #100	@ 0x64
 8001060:	f7ff ffa2 	bl	8000fa8 <motor_right>
 8001064:	e009      	b.n	800107a <HAL_UART_RxCpltCallback+0x46>
        }
        else if (rx_byte == 'S' || rx_byte == '2')
 8001066:	4b0a      	ldr	r3, [pc, #40]	@ (8001090 <HAL_UART_RxCpltCallback+0x5c>)
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	2b53      	cmp	r3, #83	@ 0x53
 800106c:	d003      	beq.n	8001076 <HAL_UART_RxCpltCallback+0x42>
 800106e:	4b08      	ldr	r3, [pc, #32]	@ (8001090 <HAL_UART_RxCpltCallback+0x5c>)
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	2b32      	cmp	r3, #50	@ 0x32
 8001074:	d101      	bne.n	800107a <HAL_UART_RxCpltCallback+0x46>
        {
            motor_stop();
 8001076:	f7ff ffcb 	bl	8001010 <motor_stop>
        }

        HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 800107a:	2201      	movs	r2, #1
 800107c:	4904      	ldr	r1, [pc, #16]	@ (8001090 <HAL_UART_RxCpltCallback+0x5c>)
 800107e:	4805      	ldr	r0, [pc, #20]	@ (8001094 <HAL_UART_RxCpltCallback+0x60>)
 8001080:	f007 f863 	bl	800814a <HAL_UART_Receive_IT>
    }
}
 8001084:	bf00      	nop
 8001086:	3708      	adds	r7, #8
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}
 800108c:	40004400 	.word	0x40004400
 8001090:	2000049c 	.word	0x2000049c
 8001094:	200003d8 	.word	0x200003d8

08001098 <read_adc_avg>:
uint32_t read_adc_avg(ADC_HandleTypeDef* hadc, uint32_t channel) {
 8001098:	b580      	push	{r7, lr}
 800109a:	b088      	sub	sp, #32
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
 80010a0:	6039      	str	r1, [r7, #0]
    ADC_ChannelConfTypeDef sConfig = {0};
 80010a2:	f107 0308 	add.w	r3, r7, #8
 80010a6:	2200      	movs	r2, #0
 80010a8:	601a      	str	r2, [r3, #0]
 80010aa:	605a      	str	r2, [r3, #4]
 80010ac:	609a      	str	r2, [r3, #8]
 80010ae:	60da      	str	r2, [r3, #12]
    sConfig.Channel = channel;
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	60bb      	str	r3, [r7, #8]
    sConfig.Rank = 1;
 80010b4:	2301      	movs	r3, #1
 80010b6:	60fb      	str	r3, [r7, #12]
    sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80010b8:	2307      	movs	r3, #7
 80010ba:	613b      	str	r3, [r7, #16]
    HAL_ADC_ConfigChannel(hadc, &sConfig);
 80010bc:	f107 0308 	add.w	r3, r7, #8
 80010c0:	4619      	mov	r1, r3
 80010c2:	6878      	ldr	r0, [r7, #4]
 80010c4:	f001 fd12 	bl	8002aec <HAL_ADC_ConfigChannel>

    uint32_t sum = 0;
 80010c8:	2300      	movs	r3, #0
 80010ca:	61fb      	str	r3, [r7, #28]
    for (int i = 0; i < 10; i++) {
 80010cc:	2300      	movs	r3, #0
 80010ce:	61bb      	str	r3, [r7, #24]
 80010d0:	e014      	b.n	80010fc <read_adc_avg+0x64>
        HAL_ADC_Start(hadc);
 80010d2:	6878      	ldr	r0, [r7, #4]
 80010d4:	f001 fb8a 	bl	80027ec <HAL_ADC_Start>
        HAL_ADC_PollForConversion(hadc, HAL_MAX_DELAY);
 80010d8:	f04f 31ff 	mov.w	r1, #4294967295
 80010dc:	6878      	ldr	r0, [r7, #4]
 80010de:	f001 fc6c 	bl	80029ba <HAL_ADC_PollForConversion>
        sum += HAL_ADC_GetValue(hadc);
 80010e2:	6878      	ldr	r0, [r7, #4]
 80010e4:	f001 fcf4 	bl	8002ad0 <HAL_ADC_GetValue>
 80010e8:	4602      	mov	r2, r0
 80010ea:	69fb      	ldr	r3, [r7, #28]
 80010ec:	4413      	add	r3, r2
 80010ee:	61fb      	str	r3, [r7, #28]
        HAL_ADC_Stop(hadc);
 80010f0:	6878      	ldr	r0, [r7, #4]
 80010f2:	f001 fc2f 	bl	8002954 <HAL_ADC_Stop>
    for (int i = 0; i < 10; i++) {
 80010f6:	69bb      	ldr	r3, [r7, #24]
 80010f8:	3301      	adds	r3, #1
 80010fa:	61bb      	str	r3, [r7, #24]
 80010fc:	69bb      	ldr	r3, [r7, #24]
 80010fe:	2b09      	cmp	r3, #9
 8001100:	dde7      	ble.n	80010d2 <read_adc_avg+0x3a>
    }
    return sum / 10;
 8001102:	69fb      	ldr	r3, [r7, #28]
 8001104:	4a03      	ldr	r2, [pc, #12]	@ (8001114 <read_adc_avg+0x7c>)
 8001106:	fba2 2303 	umull	r2, r3, r2, r3
 800110a:	08db      	lsrs	r3, r3, #3
}
 800110c:	4618      	mov	r0, r3
 800110e:	3720      	adds	r7, #32
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}
 8001114:	cccccccd 	.word	0xcccccccd

08001118 <calibration>:


void calibration(uint16_t *encoder_min, uint16_t *encoder_max, uint16_t power)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b088      	sub	sp, #32
 800111c:	af02      	add	r7, sp, #8
 800111e:	60f8      	str	r0, [r7, #12]
 8001120:	60b9      	str	r1, [r7, #8]
 8001122:	4613      	mov	r3, r2
 8001124:	80fb      	strh	r3, [r7, #6]
    uint16_t center = 16383;
 8001126:	f643 73ff 	movw	r3, #16383	@ 0x3fff
 800112a:	82fb      	strh	r3, [r7, #22]
    while (HAL_GPIO_ReadPin(GPIOB, CALIBRATION_BUTTON_1_Pin) != GPIO_PIN_RESET)
 800112c:	e004      	b.n	8001138 <calibration+0x20>
    {
    	motor_left(power);
 800112e:	88fb      	ldrh	r3, [r7, #6]
 8001130:	b2db      	uxtb	r3, r3
 8001132:	4618      	mov	r0, r3
 8001134:	f7ff ff52 	bl	8000fdc <motor_left>
    while (HAL_GPIO_ReadPin(GPIOB, CALIBRATION_BUTTON_1_Pin) != GPIO_PIN_RESET)
 8001138:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800113c:	483a      	ldr	r0, [pc, #232]	@ (8001228 <calibration+0x110>)
 800113e:	f002 fd15 	bl	8003b6c <HAL_GPIO_ReadPin>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	d1f2      	bne.n	800112e <calibration+0x16>
    }
    *encoder_max = __HAL_TIM_GET_COUNTER(&htim2);
 8001148:	4b38      	ldr	r3, [pc, #224]	@ (800122c <calibration+0x114>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800114e:	b29a      	uxth	r2, r3
 8001150:	68bb      	ldr	r3, [r7, #8]
 8001152:	801a      	strh	r2, [r3, #0]
    while ((HAL_GPIO_ReadPin(GPIOB, CALIBRATION_BUTTON_2_Pin) != GPIO_PIN_RESET))
 8001154:	e004      	b.n	8001160 <calibration+0x48>
    {
        motor_right(power);
 8001156:	88fb      	ldrh	r3, [r7, #6]
 8001158:	b2db      	uxtb	r3, r3
 800115a:	4618      	mov	r0, r3
 800115c:	f7ff ff24 	bl	8000fa8 <motor_right>
    while ((HAL_GPIO_ReadPin(GPIOB, CALIBRATION_BUTTON_2_Pin) != GPIO_PIN_RESET))
 8001160:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001164:	4830      	ldr	r0, [pc, #192]	@ (8001228 <calibration+0x110>)
 8001166:	f002 fd01 	bl	8003b6c <HAL_GPIO_ReadPin>
 800116a:	4603      	mov	r3, r0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d1f2      	bne.n	8001156 <calibration+0x3e>
    }
    *encoder_min = __HAL_TIM_GET_COUNTER(&htim2);
 8001170:	4b2e      	ldr	r3, [pc, #184]	@ (800122c <calibration+0x114>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001176:	b29a      	uxth	r2, r3
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	801a      	strh	r2, [r3, #0]

    counter_val = __HAL_TIM_GET_COUNTER(&htim2);
 800117c:	4b2b      	ldr	r3, [pc, #172]	@ (800122c <calibration+0x114>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001182:	b29a      	uxth	r2, r3
 8001184:	4b2a      	ldr	r3, [pc, #168]	@ (8001230 <calibration+0x118>)
 8001186:	801a      	strh	r2, [r3, #0]
    normalized_counter = encode_to_15bit(counter_val, *encoder_max, *encoder_min);
 8001188:	4b29      	ldr	r3, [pc, #164]	@ (8001230 <calibration+0x118>)
 800118a:	8818      	ldrh	r0, [r3, #0]
 800118c:	68bb      	ldr	r3, [r7, #8]
 800118e:	8819      	ldrh	r1, [r3, #0]
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	881b      	ldrh	r3, [r3, #0]
 8001194:	461a      	mov	r2, r3
 8001196:	f7ff feb7 	bl	8000f08 <encode_to_15bit>
 800119a:	4603      	mov	r3, r0
 800119c:	461a      	mov	r2, r3
 800119e:	4b25      	ldr	r3, [pc, #148]	@ (8001234 <calibration+0x11c>)
 80011a0:	801a      	strh	r2, [r3, #0]
	while (1u)
	{
		counter_val = __HAL_TIM_GET_COUNTER(&htim2);
 80011a2:	4b22      	ldr	r3, [pc, #136]	@ (800122c <calibration+0x114>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011a8:	b29a      	uxth	r2, r3
 80011aa:	4b21      	ldr	r3, [pc, #132]	@ (8001230 <calibration+0x118>)
 80011ac:	801a      	strh	r2, [r3, #0]
	    normalized_counter = encode_to_15bit(counter_val, *encoder_min, *encoder_max);
 80011ae:	4b20      	ldr	r3, [pc, #128]	@ (8001230 <calibration+0x118>)
 80011b0:	8818      	ldrh	r0, [r3, #0]
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	8819      	ldrh	r1, [r3, #0]
 80011b6:	68bb      	ldr	r3, [r7, #8]
 80011b8:	881b      	ldrh	r3, [r3, #0]
 80011ba:	461a      	mov	r2, r3
 80011bc:	f7ff fea4 	bl	8000f08 <encode_to_15bit>
 80011c0:	4603      	mov	r3, r0
 80011c2:	461a      	mov	r2, r3
 80011c4:	4b1b      	ldr	r3, [pc, #108]	@ (8001234 <calibration+0x11c>)
 80011c6:	801a      	strh	r2, [r3, #0]
	    if (normalized_counter > (center + 4000)){
 80011c8:	4b1a      	ldr	r3, [pc, #104]	@ (8001234 <calibration+0x11c>)
 80011ca:	881b      	ldrh	r3, [r3, #0]
 80011cc:	461a      	mov	r2, r3
 80011ce:	8afb      	ldrh	r3, [r7, #22]
 80011d0:	f503 637a 	add.w	r3, r3, #4000	@ 0xfa0
 80011d4:	429a      	cmp	r2, r3
 80011d6:	dd05      	ble.n	80011e4 <calibration+0xcc>
	    	motor_left(power);
 80011d8:	88fb      	ldrh	r3, [r7, #6]
 80011da:	b2db      	uxtb	r3, r3
 80011dc:	4618      	mov	r0, r3
 80011de:	f7ff fefd 	bl	8000fdc <motor_left>
 80011e2:	e7de      	b.n	80011a2 <calibration+0x8a>
	    }
	    else{
	    	motor_stop();
 80011e4:	f7ff ff14 	bl	8001010 <motor_stop>
	    	break;
 80011e8:	bf00      	nop
	    }
	}
    motor_stop();
 80011ea:	f7ff ff11 	bl	8001010 <motor_stop>

    sprintf(msg, "CALIB DONE\nMIN=%u MAX=%u CENTER=%u\n", *encoder_min, *encoder_max, center);
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	881b      	ldrh	r3, [r3, #0]
 80011f2:	461a      	mov	r2, r3
 80011f4:	68bb      	ldr	r3, [r7, #8]
 80011f6:	881b      	ldrh	r3, [r3, #0]
 80011f8:	4619      	mov	r1, r3
 80011fa:	8afb      	ldrh	r3, [r7, #22]
 80011fc:	9300      	str	r3, [sp, #0]
 80011fe:	460b      	mov	r3, r1
 8001200:	490d      	ldr	r1, [pc, #52]	@ (8001238 <calibration+0x120>)
 8001202:	480e      	ldr	r0, [pc, #56]	@ (800123c <calibration+0x124>)
 8001204:	f00c f94e 	bl	800d4a4 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001208:	480c      	ldr	r0, [pc, #48]	@ (800123c <calibration+0x124>)
 800120a:	f7ff f839 	bl	8000280 <strlen>
 800120e:	4603      	mov	r3, r0
 8001210:	b29a      	uxth	r2, r3
 8001212:	f04f 33ff 	mov.w	r3, #4294967295
 8001216:	4909      	ldr	r1, [pc, #36]	@ (800123c <calibration+0x124>)
 8001218:	4809      	ldr	r0, [pc, #36]	@ (8001240 <calibration+0x128>)
 800121a:	f006 ff0b 	bl	8008034 <HAL_UART_Transmit>
}
 800121e:	bf00      	nop
 8001220:	3718      	adds	r7, #24
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	40020400 	.word	0x40020400
 800122c:	20000348 	.word	0x20000348
 8001230:	2000049e 	.word	0x2000049e
 8001234:	200004a0 	.word	0x200004a0
 8001238:	0800f5b8 	.word	0x0800f5b8
 800123c:	20000438 	.word	0x20000438
 8001240:	200003d8 	.word	0x200003d8

08001244 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001244:	b5b0      	push	{r4, r5, r7, lr}
 8001246:	b08c      	sub	sp, #48	@ 0x30
 8001248:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800124a:	f001 f9f5 	bl	8002638 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800124e:	f000 f9f5 	bl	800163c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001252:	f000 fcab 	bl	8001bac <MX_GPIO_Init>
  MX_DMA_Init();
 8001256:	f000 fc89 	bl	8001b6c <MX_DMA_Init>
  MX_I2S2_Init();
 800125a:	f000 fac5 	bl	80017e8 <MX_I2S2_Init>
  MX_USB_HOST_Init();
 800125e:	f00b f861 	bl	800c324 <MX_USB_HOST_Init>
  MX_USART2_UART_Init();
 8001262:	f000 fc59 	bl	8001b18 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8001266:	f000 fb95 	bl	8001994 <MX_TIM2_Init>
  MX_ADC1_Init();
 800126a:	f000 fa4f 	bl	800170c <MX_ADC1_Init>
  MX_TIM1_Init();
 800126e:	f000 fae9 	bl	8001844 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001272:	f000 fbe3 	bl	8001a3c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001276:	f107 0308 	add.w	r3, r7, #8
 800127a:	2200      	movs	r2, #0
 800127c:	601a      	str	r2, [r3, #0]
 800127e:	605a      	str	r2, [r3, #4]
 8001280:	609a      	str	r2, [r3, #8]
 8001282:	60da      	str	r2, [r3, #12]
 8001284:	611a      	str	r2, [r3, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001286:	2300      	movs	r3, #0
 8001288:	607b      	str	r3, [r7, #4]
 800128a:	4bab      	ldr	r3, [pc, #684]	@ (8001538 <main+0x2f4>)
 800128c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800128e:	4aaa      	ldr	r2, [pc, #680]	@ (8001538 <main+0x2f4>)
 8001290:	f043 0302 	orr.w	r3, r3, #2
 8001294:	6313      	str	r3, [r2, #48]	@ 0x30
 8001296:	4ba8      	ldr	r3, [pc, #672]	@ (8001538 <main+0x2f4>)
 8001298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800129a:	f003 0302 	and.w	r3, r3, #2
 800129e:	607b      	str	r3, [r7, #4]
 80012a0:	687b      	ldr	r3, [r7, #4]

  GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 80012a2:	2303      	movs	r3, #3
 80012a4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012a6:	2303      	movs	r3, #3
 80012a8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012aa:	2300      	movs	r3, #0
 80012ac:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ae:	f107 0308 	add.w	r3, r7, #8
 80012b2:	4619      	mov	r1, r3
 80012b4:	48a1      	ldr	r0, [pc, #644]	@ (800153c <main+0x2f8>)
 80012b6:	f002 fad5 	bl	8003864 <HAL_GPIO_Init>

  // Fix encoder pins
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ba:	2300      	movs	r3, #0
 80012bc:	603b      	str	r3, [r7, #0]
 80012be:	4b9e      	ldr	r3, [pc, #632]	@ (8001538 <main+0x2f4>)
 80012c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012c2:	4a9d      	ldr	r2, [pc, #628]	@ (8001538 <main+0x2f4>)
 80012c4:	f043 0301 	orr.w	r3, r3, #1
 80012c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012ca:	4b9b      	ldr	r3, [pc, #620]	@ (8001538 <main+0x2f4>)
 80012cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ce:	f003 0301 	and.w	r3, r3, #1
 80012d2:	603b      	str	r3, [r7, #0]
 80012d4:	683b      	ldr	r3, [r7, #0]
  GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 80012d6:	2303      	movs	r3, #3
 80012d8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012da:	2302      	movs	r3, #2
 80012dc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012de:	2301      	movs	r3, #1
 80012e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012e2:	2300      	movs	r3, #0
 80012e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80012e6:	2301      	movs	r3, #1
 80012e8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012ea:	f107 0308 	add.w	r3, r7, #8
 80012ee:	4619      	mov	r1, r3
 80012f0:	4893      	ldr	r0, [pc, #588]	@ (8001540 <main+0x2fc>)
 80012f2:	f002 fab7 	bl	8003864 <HAL_GPIO_Init>


  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 80012f6:	213c      	movs	r1, #60	@ 0x3c
 80012f8:	4892      	ldr	r0, [pc, #584]	@ (8001544 <main+0x300>)
 80012fa:	f006 fa03 	bl	8007704 <HAL_TIM_Encoder_Start>
  HAL_TIM_Base_Start(&htim3);
 80012fe:	4892      	ldr	r0, [pc, #584]	@ (8001548 <main+0x304>)
 8001300:	f006 f800 	bl	8007304 <HAL_TIM_Base_Start>

  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001304:	2100      	movs	r1, #0
 8001306:	4890      	ldr	r0, [pc, #576]	@ (8001548 <main+0x304>)
 8001308:	f006 f8a6 	bl	8007458 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800130c:	2104      	movs	r1, #4
 800130e:	488e      	ldr	r0, [pc, #568]	@ (8001548 <main+0x304>)
 8001310:	f006 f8a2 	bl	8007458 <HAL_TIM_PWM_Start>

  HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 8001314:	2201      	movs	r2, #1
 8001316:	498d      	ldr	r1, [pc, #564]	@ (800154c <main+0x308>)
 8001318:	488d      	ldr	r0, [pc, #564]	@ (8001550 <main+0x30c>)
 800131a:	f006 ff16 	bl	800814a <HAL_UART_Receive_IT>

  HAL_Delay(3000);
 800131e:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001322:	f001 f9fb 	bl	800271c <HAL_Delay>
  calibration(&encoder_min, &encoder_max, 25);
 8001326:	2219      	movs	r2, #25
 8001328:	498a      	ldr	r1, [pc, #552]	@ (8001554 <main+0x310>)
 800132a:	488b      	ldr	r0, [pc, #556]	@ (8001558 <main+0x314>)
 800132c:	f7ff fef4 	bl	8001118 <calibration>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
    		   MX_USB_HOST_Process();
 8001330:	f00b f81e 	bl	800c370 <MX_USB_HOST_Process>
    		   counterValue = (uint16_t)__HAL_TIM_GET_COUNTER(&htim2);
 8001334:	4b83      	ldr	r3, [pc, #524]	@ (8001544 <main+0x300>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800133a:	b29a      	uxth	r2, r3
 800133c:	4b87      	ldr	r3, [pc, #540]	@ (800155c <main+0x318>)
 800133e:	801a      	strh	r2, [r3, #0]

    		   button_mask = 0;
 8001340:	4b87      	ldr	r3, [pc, #540]	@ (8001560 <main+0x31c>)
 8001342:	2200      	movs	r2, #0
 8001344:	801a      	strh	r2, [r3, #0]
    		   gear = 0;
 8001346:	4b87      	ldr	r3, [pc, #540]	@ (8001564 <main+0x320>)
 8001348:	2200      	movs	r2, #0
 800134a:	701a      	strb	r2, [r3, #0]
    		   if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_7) == GPIO_PIN_RESET)
 800134c:	2180      	movs	r1, #128	@ 0x80
 800134e:	4886      	ldr	r0, [pc, #536]	@ (8001568 <main+0x324>)
 8001350:	f002 fc0c 	bl	8003b6c <HAL_GPIO_ReadPin>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d106      	bne.n	8001368 <main+0x124>
    			   button_mask |= (1 << 0);
 800135a:	4b81      	ldr	r3, [pc, #516]	@ (8001560 <main+0x31c>)
 800135c:	881b      	ldrh	r3, [r3, #0]
 800135e:	f043 0301 	orr.w	r3, r3, #1
 8001362:	b29a      	uxth	r2, r3
 8001364:	4b7e      	ldr	r3, [pc, #504]	@ (8001560 <main+0x31c>)
 8001366:	801a      	strh	r2, [r3, #0]

    		   if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_8) == GPIO_PIN_RESET)
 8001368:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800136c:	487e      	ldr	r0, [pc, #504]	@ (8001568 <main+0x324>)
 800136e:	f002 fbfd 	bl	8003b6c <HAL_GPIO_ReadPin>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d106      	bne.n	8001386 <main+0x142>
    			   button_mask |= (1 << 1);
 8001378:	4b79      	ldr	r3, [pc, #484]	@ (8001560 <main+0x31c>)
 800137a:	881b      	ldrh	r3, [r3, #0]
 800137c:	f043 0302 	orr.w	r3, r3, #2
 8001380:	b29a      	uxth	r2, r3
 8001382:	4b77      	ldr	r3, [pc, #476]	@ (8001560 <main+0x31c>)
 8001384:	801a      	strh	r2, [r3, #0]

    		   if (HAL_GPIO_ReadPin(GEAR_1_GPIO_Port, GEAR_1_Pin) == GPIO_PIN_RESET)
 8001386:	2108      	movs	r1, #8
 8001388:	4878      	ldr	r0, [pc, #480]	@ (800156c <main+0x328>)
 800138a:	f002 fbef 	bl	8003b6c <HAL_GPIO_ReadPin>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d102      	bne.n	800139a <main+0x156>
    			 gear = 1;
 8001394:	4b73      	ldr	r3, [pc, #460]	@ (8001564 <main+0x320>)
 8001396:	2201      	movs	r2, #1
 8001398:	701a      	strb	r2, [r3, #0]

    		   if (HAL_GPIO_ReadPin(GEAR_2_GPIO_Port, GEAR_2_Pin) == GPIO_PIN_RESET)
 800139a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800139e:	4873      	ldr	r0, [pc, #460]	@ (800156c <main+0x328>)
 80013a0:	f002 fbe4 	bl	8003b6c <HAL_GPIO_ReadPin>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d102      	bne.n	80013b0 <main+0x16c>
    			 gear = 2;
 80013aa:	4b6e      	ldr	r3, [pc, #440]	@ (8001564 <main+0x320>)
 80013ac:	2202      	movs	r2, #2
 80013ae:	701a      	strb	r2, [r3, #0]

    		   if (HAL_GPIO_ReadPin(GEAR_3_GPIO_Port, GEAR_3_Pin) == GPIO_PIN_RESET)
 80013b0:	2120      	movs	r1, #32
 80013b2:	486e      	ldr	r0, [pc, #440]	@ (800156c <main+0x328>)
 80013b4:	f002 fbda 	bl	8003b6c <HAL_GPIO_ReadPin>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d102      	bne.n	80013c4 <main+0x180>
    			 gear = 3;
 80013be:	4b69      	ldr	r3, [pc, #420]	@ (8001564 <main+0x320>)
 80013c0:	2203      	movs	r2, #3
 80013c2:	701a      	strb	r2, [r3, #0]

    		   if (HAL_GPIO_ReadPin(GEAR_4_GPIO_Port, GEAR_4_Pin) == GPIO_PIN_RESET)
 80013c4:	2140      	movs	r1, #64	@ 0x40
 80013c6:	4869      	ldr	r0, [pc, #420]	@ (800156c <main+0x328>)
 80013c8:	f002 fbd0 	bl	8003b6c <HAL_GPIO_ReadPin>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d102      	bne.n	80013d8 <main+0x194>
    			 gear = 4;
 80013d2:	4b64      	ldr	r3, [pc, #400]	@ (8001564 <main+0x320>)
 80013d4:	2204      	movs	r2, #4
 80013d6:	701a      	strb	r2, [r3, #0]

    		   if (HAL_GPIO_ReadPin(GEAR_5_GPIO_Port, GEAR_5_Pin) == GPIO_PIN_RESET)
 80013d8:	2180      	movs	r1, #128	@ 0x80
 80013da:	4864      	ldr	r0, [pc, #400]	@ (800156c <main+0x328>)
 80013dc:	f002 fbc6 	bl	8003b6c <HAL_GPIO_ReadPin>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d102      	bne.n	80013ec <main+0x1a8>
    			 gear = 5;
 80013e6:	4b5f      	ldr	r3, [pc, #380]	@ (8001564 <main+0x320>)
 80013e8:	2205      	movs	r2, #5
 80013ea:	701a      	strb	r2, [r3, #0]

    		   if (HAL_GPIO_ReadPin(GEAR_6_GPIO_Port, GEAR_6_Pin) == GPIO_PIN_RESET)
 80013ec:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80013f0:	485e      	ldr	r0, [pc, #376]	@ (800156c <main+0x328>)
 80013f2:	f002 fbbb 	bl	8003b6c <HAL_GPIO_ReadPin>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d102      	bne.n	8001402 <main+0x1be>
    			 gear = 6;
 80013fc:	4b59      	ldr	r3, [pc, #356]	@ (8001564 <main+0x320>)
 80013fe:	2206      	movs	r2, #6
 8001400:	701a      	strb	r2, [r3, #0]

    		   if ((HAL_GPIO_ReadPin(GEAR_6_GPIO_Port, GEAR_6_Pin) == GPIO_PIN_RESET)
 8001402:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001406:	4859      	ldr	r0, [pc, #356]	@ (800156c <main+0x328>)
 8001408:	f002 fbb0 	bl	8003b6c <HAL_GPIO_ReadPin>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d109      	bne.n	8001426 <main+0x1e2>
    				   && ((HAL_GPIO_ReadPin(GPIOB, R_ENABLE_Pin) == GPIO_PIN_RESET))){
 8001412:	2120      	movs	r1, #32
 8001414:	4849      	ldr	r0, [pc, #292]	@ (800153c <main+0x2f8>)
 8001416:	f002 fba9 	bl	8003b6c <HAL_GPIO_ReadPin>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d102      	bne.n	8001426 <main+0x1e2>
    			 gear = 7;
 8001420:	4b50      	ldr	r3, [pc, #320]	@ (8001564 <main+0x320>)
 8001422:	2207      	movs	r2, #7
 8001424:	701a      	strb	r2, [r3, #0]
    		   }

    		   if (HAL_GPIO_ReadPin(GPIOA, BUTTON_1_Pin) == GPIO_PIN_RESET){
 8001426:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800142a:	4845      	ldr	r0, [pc, #276]	@ (8001540 <main+0x2fc>)
 800142c:	f002 fb9e 	bl	8003b6c <HAL_GPIO_ReadPin>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d106      	bne.n	8001444 <main+0x200>
    			 button_mask |= (1 << 2);
 8001436:	4b4a      	ldr	r3, [pc, #296]	@ (8001560 <main+0x31c>)
 8001438:	881b      	ldrh	r3, [r3, #0]
 800143a:	f043 0304 	orr.w	r3, r3, #4
 800143e:	b29a      	uxth	r2, r3
 8001440:	4b47      	ldr	r3, [pc, #284]	@ (8001560 <main+0x31c>)
 8001442:	801a      	strh	r2, [r3, #0]
    		   }
    		   if (HAL_GPIO_ReadPin(GPIOD, BUTTON_2_Pin) == GPIO_PIN_RESET){
 8001444:	2102      	movs	r1, #2
 8001446:	4849      	ldr	r0, [pc, #292]	@ (800156c <main+0x328>)
 8001448:	f002 fb90 	bl	8003b6c <HAL_GPIO_ReadPin>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d106      	bne.n	8001460 <main+0x21c>
    			   button_mask |= (1 << 3);
 8001452:	4b43      	ldr	r3, [pc, #268]	@ (8001560 <main+0x31c>)
 8001454:	881b      	ldrh	r3, [r3, #0]
 8001456:	f043 0308 	orr.w	r3, r3, #8
 800145a:	b29a      	uxth	r2, r3
 800145c:	4b40      	ldr	r3, [pc, #256]	@ (8001560 <main+0x31c>)
 800145e:	801a      	strh	r2, [r3, #0]
    		   }
    		   if (HAL_GPIO_ReadPin(GPIOC, BUTTON_3_Pin) == GPIO_PIN_RESET){
 8001460:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001464:	4842      	ldr	r0, [pc, #264]	@ (8001570 <main+0x32c>)
 8001466:	f002 fb81 	bl	8003b6c <HAL_GPIO_ReadPin>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d106      	bne.n	800147e <main+0x23a>
    			  button_mask |= (1 << 4);
 8001470:	4b3b      	ldr	r3, [pc, #236]	@ (8001560 <main+0x31c>)
 8001472:	881b      	ldrh	r3, [r3, #0]
 8001474:	f043 0310 	orr.w	r3, r3, #16
 8001478:	b29a      	uxth	r2, r3
 800147a:	4b39      	ldr	r3, [pc, #228]	@ (8001560 <main+0x31c>)
 800147c:	801a      	strh	r2, [r3, #0]
    		   }
    		   if (HAL_GPIO_ReadPin(GPIOD, BUTTON_4_Pin) == GPIO_PIN_RESET){
 800147e:	2104      	movs	r1, #4
 8001480:	483a      	ldr	r0, [pc, #232]	@ (800156c <main+0x328>)
 8001482:	f002 fb73 	bl	8003b6c <HAL_GPIO_ReadPin>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d106      	bne.n	800149a <main+0x256>
    			  button_mask |= (1 << 5);
 800148c:	4b34      	ldr	r3, [pc, #208]	@ (8001560 <main+0x31c>)
 800148e:	881b      	ldrh	r3, [r3, #0]
 8001490:	f043 0320 	orr.w	r3, r3, #32
 8001494:	b29a      	uxth	r2, r3
 8001496:	4b32      	ldr	r3, [pc, #200]	@ (8001560 <main+0x31c>)
 8001498:	801a      	strh	r2, [r3, #0]
    		   }
    		   if (HAL_GPIO_ReadPin(GPIOC, BUTTON_6_Pin) == GPIO_PIN_RESET){
 800149a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800149e:	4834      	ldr	r0, [pc, #208]	@ (8001570 <main+0x32c>)
 80014a0:	f002 fb64 	bl	8003b6c <HAL_GPIO_ReadPin>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d106      	bne.n	80014b8 <main+0x274>
    				  button_mask |= (1 << 7);
 80014aa:	4b2d      	ldr	r3, [pc, #180]	@ (8001560 <main+0x31c>)
 80014ac:	881b      	ldrh	r3, [r3, #0]
 80014ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014b2:	b29a      	uxth	r2, r3
 80014b4:	4b2a      	ldr	r3, [pc, #168]	@ (8001560 <main+0x31c>)
 80014b6:	801a      	strh	r2, [r3, #0]
    			 }
    		   if (HAL_GPIO_ReadPin(GPIOC, BUTTON_7_Pin) == GPIO_PIN_RESET){
 80014b8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80014bc:	482c      	ldr	r0, [pc, #176]	@ (8001570 <main+0x32c>)
 80014be:	f002 fb55 	bl	8003b6c <HAL_GPIO_ReadPin>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d106      	bne.n	80014d6 <main+0x292>
    				  button_mask |= (1 << 8);
 80014c8:	4b25      	ldr	r3, [pc, #148]	@ (8001560 <main+0x31c>)
 80014ca:	881b      	ldrh	r3, [r3, #0]
 80014cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014d0:	b29a      	uxth	r2, r3
 80014d2:	4b23      	ldr	r3, [pc, #140]	@ (8001560 <main+0x31c>)
 80014d4:	801a      	strh	r2, [r3, #0]
    			 }
    		   if (HAL_GPIO_ReadPin(GPIOB, BUTTON_8_Pin) == GPIO_PIN_RESET){
 80014d6:	2180      	movs	r1, #128	@ 0x80
 80014d8:	4818      	ldr	r0, [pc, #96]	@ (800153c <main+0x2f8>)
 80014da:	f002 fb47 	bl	8003b6c <HAL_GPIO_ReadPin>
 80014de:	4603      	mov	r3, r0
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d106      	bne.n	80014f2 <main+0x2ae>
    				  button_mask |= (1 << 9);
 80014e4:	4b1e      	ldr	r3, [pc, #120]	@ (8001560 <main+0x31c>)
 80014e6:	881b      	ldrh	r3, [r3, #0]
 80014e8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80014ec:	b29a      	uxth	r2, r3
 80014ee:	4b1c      	ldr	r3, [pc, #112]	@ (8001560 <main+0x31c>)
 80014f0:	801a      	strh	r2, [r3, #0]
    			 }
    		   if (HAL_GPIO_ReadPin(GPIOD, BUTTON_5_Pin) == GPIO_PIN_RESET){
 80014f2:	2101      	movs	r1, #1
 80014f4:	481d      	ldr	r0, [pc, #116]	@ (800156c <main+0x328>)
 80014f6:	f002 fb39 	bl	8003b6c <HAL_GPIO_ReadPin>
 80014fa:	4603      	mov	r3, r0
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d106      	bne.n	800150e <main+0x2ca>
    				  button_mask |= (1 << 6);
 8001500:	4b17      	ldr	r3, [pc, #92]	@ (8001560 <main+0x31c>)
 8001502:	881b      	ldrh	r3, [r3, #0]
 8001504:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001508:	b29a      	uxth	r2, r3
 800150a:	4b15      	ldr	r3, [pc, #84]	@ (8001560 <main+0x31c>)
 800150c:	801a      	strh	r2, [r3, #0]
    			 }
    		   normalizedCounter = encode_to_15bit(counterValue, encoder_min, encoder_max);
 800150e:	4b13      	ldr	r3, [pc, #76]	@ (800155c <main+0x318>)
 8001510:	881b      	ldrh	r3, [r3, #0]
 8001512:	4a11      	ldr	r2, [pc, #68]	@ (8001558 <main+0x314>)
 8001514:	8811      	ldrh	r1, [r2, #0]
 8001516:	4a0f      	ldr	r2, [pc, #60]	@ (8001554 <main+0x310>)
 8001518:	8812      	ldrh	r2, [r2, #0]
 800151a:	4618      	mov	r0, r3
 800151c:	f7ff fcf4 	bl	8000f08 <encode_to_15bit>
 8001520:	4603      	mov	r3, r0
 8001522:	461a      	mov	r2, r3
 8001524:	4b13      	ldr	r3, [pc, #76]	@ (8001574 <main+0x330>)
 8001526:	801a      	strh	r2, [r3, #0]

    		   accelerator = read_adc_avg(&hadc1, ADC_CHANNEL_8);
 8001528:	2108      	movs	r1, #8
 800152a:	4813      	ldr	r0, [pc, #76]	@ (8001578 <main+0x334>)
 800152c:	f7ff fdb4 	bl	8001098 <read_adc_avg>
 8001530:	4603      	mov	r3, r0
 8001532:	4a12      	ldr	r2, [pc, #72]	@ (800157c <main+0x338>)
 8001534:	6013      	str	r3, [r2, #0]
 8001536:	e023      	b.n	8001580 <main+0x33c>
 8001538:	40023800 	.word	0x40023800
 800153c:	40020400 	.word	0x40020400
 8001540:	40020000 	.word	0x40020000
 8001544:	20000348 	.word	0x20000348
 8001548:	20000390 	.word	0x20000390
 800154c:	2000049c 	.word	0x2000049c
 8001550:	200003d8 	.word	0x200003d8
 8001554:	20000422 	.word	0x20000422
 8001558:	20000420 	.word	0x20000420
 800155c:	20000424 	.word	0x20000424
 8001560:	20000434 	.word	0x20000434
 8001564:	2000049d 	.word	0x2000049d
 8001568:	40021000 	.word	0x40021000
 800156c:	40020c00 	.word	0x40020c00
 8001570:	40020800 	.word	0x40020800
 8001574:	20000426 	.word	0x20000426
 8001578:	20000210 	.word	0x20000210
 800157c:	20000428 	.word	0x20000428
    		   brake = read_adc_avg(&hadc1, ADC_CHANNEL_14);
 8001580:	210e      	movs	r1, #14
 8001582:	4823      	ldr	r0, [pc, #140]	@ (8001610 <main+0x3cc>)
 8001584:	f7ff fd88 	bl	8001098 <read_adc_avg>
 8001588:	4603      	mov	r3, r0
 800158a:	4a22      	ldr	r2, [pc, #136]	@ (8001614 <main+0x3d0>)
 800158c:	6013      	str	r3, [r2, #0]
    		   clutch = read_adc_avg(&hadc1, ADC_CHANNEL_15);
 800158e:	210f      	movs	r1, #15
 8001590:	481f      	ldr	r0, [pc, #124]	@ (8001610 <main+0x3cc>)
 8001592:	f7ff fd81 	bl	8001098 <read_adc_avg>
 8001596:	4603      	mov	r3, r0
 8001598:	4a1f      	ldr	r2, [pc, #124]	@ (8001618 <main+0x3d4>)
 800159a:	6013      	str	r3, [r2, #0]

    		   uint8_t calibration_buttons = 0;
 800159c:	2300      	movs	r3, #0
 800159e:	77fb      	strb	r3, [r7, #31]

    		  if (HAL_GPIO_ReadPin(GPIOB, CALIBRATION_BUTTON_1_Pin) == GPIO_PIN_RESET){
 80015a0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80015a4:	481d      	ldr	r0, [pc, #116]	@ (800161c <main+0x3d8>)
 80015a6:	f002 fae1 	bl	8003b6c <HAL_GPIO_ReadPin>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d101      	bne.n	80015b4 <main+0x370>
    			   calibration_buttons = 1;
 80015b0:	2301      	movs	r3, #1
 80015b2:	77fb      	strb	r3, [r7, #31]
    		  }
    		  if (HAL_GPIO_ReadPin(GPIOB, CALIBRATION_BUTTON_2_Pin) == GPIO_PIN_RESET){
 80015b4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80015b8:	4818      	ldr	r0, [pc, #96]	@ (800161c <main+0x3d8>)
 80015ba:	f002 fad7 	bl	8003b6c <HAL_GPIO_ReadPin>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d101      	bne.n	80015c8 <main+0x384>
    			   calibration_buttons = 2;
 80015c4:	2302      	movs	r3, #2
 80015c6:	77fb      	strb	r3, [r7, #31]
    		  }



                   sprintf(msg, "%u|%lu|%lu|%lu|%u|%u\r\n",
 80015c8:	4b15      	ldr	r3, [pc, #84]	@ (8001620 <main+0x3dc>)
 80015ca:	881b      	ldrh	r3, [r3, #0]
 80015cc:	461d      	mov	r5, r3
 80015ce:	4b11      	ldr	r3, [pc, #68]	@ (8001614 <main+0x3d0>)
 80015d0:	6819      	ldr	r1, [r3, #0]
 80015d2:	4b11      	ldr	r3, [pc, #68]	@ (8001618 <main+0x3d4>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	4a13      	ldr	r2, [pc, #76]	@ (8001624 <main+0x3e0>)
 80015d8:	6812      	ldr	r2, [r2, #0]
 80015da:	4813      	ldr	r0, [pc, #76]	@ (8001628 <main+0x3e4>)
 80015dc:	7800      	ldrb	r0, [r0, #0]
 80015de:	4604      	mov	r4, r0
 80015e0:	4812      	ldr	r0, [pc, #72]	@ (800162c <main+0x3e8>)
 80015e2:	8800      	ldrh	r0, [r0, #0]
 80015e4:	9003      	str	r0, [sp, #12]
 80015e6:	9402      	str	r4, [sp, #8]
 80015e8:	9201      	str	r2, [sp, #4]
 80015ea:	9300      	str	r3, [sp, #0]
 80015ec:	460b      	mov	r3, r1
 80015ee:	462a      	mov	r2, r5
 80015f0:	490f      	ldr	r1, [pc, #60]	@ (8001630 <main+0x3ec>)
 80015f2:	4810      	ldr	r0, [pc, #64]	@ (8001634 <main+0x3f0>)
 80015f4:	f00b ff56 	bl	800d4a4 <siprintf>
						brake,
                        clutch,
						accelerator,
        				gear,
    					button_mask);
                   HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80015f8:	480e      	ldr	r0, [pc, #56]	@ (8001634 <main+0x3f0>)
 80015fa:	f7fe fe41 	bl	8000280 <strlen>
 80015fe:	4603      	mov	r3, r0
 8001600:	b29a      	uxth	r2, r3
 8001602:	f04f 33ff 	mov.w	r3, #4294967295
 8001606:	490b      	ldr	r1, [pc, #44]	@ (8001634 <main+0x3f0>)
 8001608:	480b      	ldr	r0, [pc, #44]	@ (8001638 <main+0x3f4>)
 800160a:	f006 fd13 	bl	8008034 <HAL_UART_Transmit>
  while (1) {
 800160e:	e68f      	b.n	8001330 <main+0xec>
 8001610:	20000210 	.word	0x20000210
 8001614:	2000042c 	.word	0x2000042c
 8001618:	20000430 	.word	0x20000430
 800161c:	40020400 	.word	0x40020400
 8001620:	20000426 	.word	0x20000426
 8001624:	20000428 	.word	0x20000428
 8001628:	2000049d 	.word	0x2000049d
 800162c:	20000434 	.word	0x20000434
 8001630:	0800f5dc 	.word	0x0800f5dc
 8001634:	20000438 	.word	0x20000438
 8001638:	200003d8 	.word	0x200003d8

0800163c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b094      	sub	sp, #80	@ 0x50
 8001640:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001642:	f107 0320 	add.w	r3, r7, #32
 8001646:	2230      	movs	r2, #48	@ 0x30
 8001648:	2100      	movs	r1, #0
 800164a:	4618      	mov	r0, r3
 800164c:	f00b ff8f 	bl	800d56e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001650:	f107 030c 	add.w	r3, r7, #12
 8001654:	2200      	movs	r2, #0
 8001656:	601a      	str	r2, [r3, #0]
 8001658:	605a      	str	r2, [r3, #4]
 800165a:	609a      	str	r2, [r3, #8]
 800165c:	60da      	str	r2, [r3, #12]
 800165e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001660:	2300      	movs	r3, #0
 8001662:	60bb      	str	r3, [r7, #8]
 8001664:	4b27      	ldr	r3, [pc, #156]	@ (8001704 <SystemClock_Config+0xc8>)
 8001666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001668:	4a26      	ldr	r2, [pc, #152]	@ (8001704 <SystemClock_Config+0xc8>)
 800166a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800166e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001670:	4b24      	ldr	r3, [pc, #144]	@ (8001704 <SystemClock_Config+0xc8>)
 8001672:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001674:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001678:	60bb      	str	r3, [r7, #8]
 800167a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800167c:	2300      	movs	r3, #0
 800167e:	607b      	str	r3, [r7, #4]
 8001680:	4b21      	ldr	r3, [pc, #132]	@ (8001708 <SystemClock_Config+0xcc>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a20      	ldr	r2, [pc, #128]	@ (8001708 <SystemClock_Config+0xcc>)
 8001686:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800168a:	6013      	str	r3, [r2, #0]
 800168c:	4b1e      	ldr	r3, [pc, #120]	@ (8001708 <SystemClock_Config+0xcc>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001694:	607b      	str	r3, [r7, #4]
 8001696:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001698:	2301      	movs	r3, #1
 800169a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800169c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80016a0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016a2:	2302      	movs	r3, #2
 80016a4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016a6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80016aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80016ac:	2304      	movs	r3, #4
 80016ae:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 80016b0:	2348      	movs	r3, #72	@ 0x48
 80016b2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80016b4:	2302      	movs	r3, #2
 80016b6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80016b8:	2303      	movs	r3, #3
 80016ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016bc:	f107 0320 	add.w	r3, r7, #32
 80016c0:	4618      	mov	r0, r3
 80016c2:	f005 f835 	bl	8006730 <HAL_RCC_OscConfig>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d001      	beq.n	80016d0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80016cc:	f000 fba2 	bl	8001e14 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016d0:	230f      	movs	r3, #15
 80016d2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016d4:	2302      	movs	r3, #2
 80016d6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016d8:	2300      	movs	r3, #0
 80016da:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80016dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016e0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016e2:	2300      	movs	r3, #0
 80016e4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80016e6:	f107 030c 	add.w	r3, r7, #12
 80016ea:	2102      	movs	r1, #2
 80016ec:	4618      	mov	r0, r3
 80016ee:	f005 fa97 	bl	8006c20 <HAL_RCC_ClockConfig>
 80016f2:	4603      	mov	r3, r0
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d001      	beq.n	80016fc <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80016f8:	f000 fb8c 	bl	8001e14 <Error_Handler>
  }
}
 80016fc:	bf00      	nop
 80016fe:	3750      	adds	r7, #80	@ 0x50
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}
 8001704:	40023800 	.word	0x40023800
 8001708:	40007000 	.word	0x40007000

0800170c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b084      	sub	sp, #16
 8001710:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001712:	463b      	mov	r3, r7
 8001714:	2200      	movs	r2, #0
 8001716:	601a      	str	r2, [r3, #0]
 8001718:	605a      	str	r2, [r3, #4]
 800171a:	609a      	str	r2, [r3, #8]
 800171c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800171e:	4b2f      	ldr	r3, [pc, #188]	@ (80017dc <MX_ADC1_Init+0xd0>)
 8001720:	4a2f      	ldr	r2, [pc, #188]	@ (80017e0 <MX_ADC1_Init+0xd4>)
 8001722:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001724:	4b2d      	ldr	r3, [pc, #180]	@ (80017dc <MX_ADC1_Init+0xd0>)
 8001726:	2200      	movs	r2, #0
 8001728:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800172a:	4b2c      	ldr	r3, [pc, #176]	@ (80017dc <MX_ADC1_Init+0xd0>)
 800172c:	2200      	movs	r2, #0
 800172e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001730:	4b2a      	ldr	r3, [pc, #168]	@ (80017dc <MX_ADC1_Init+0xd0>)
 8001732:	2201      	movs	r2, #1
 8001734:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001736:	4b29      	ldr	r3, [pc, #164]	@ (80017dc <MX_ADC1_Init+0xd0>)
 8001738:	2200      	movs	r2, #0
 800173a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800173c:	4b27      	ldr	r3, [pc, #156]	@ (80017dc <MX_ADC1_Init+0xd0>)
 800173e:	2200      	movs	r2, #0
 8001740:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001744:	4b25      	ldr	r3, [pc, #148]	@ (80017dc <MX_ADC1_Init+0xd0>)
 8001746:	2200      	movs	r2, #0
 8001748:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800174a:	4b24      	ldr	r3, [pc, #144]	@ (80017dc <MX_ADC1_Init+0xd0>)
 800174c:	4a25      	ldr	r2, [pc, #148]	@ (80017e4 <MX_ADC1_Init+0xd8>)
 800174e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001750:	4b22      	ldr	r3, [pc, #136]	@ (80017dc <MX_ADC1_Init+0xd0>)
 8001752:	2200      	movs	r2, #0
 8001754:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 8001756:	4b21      	ldr	r3, [pc, #132]	@ (80017dc <MX_ADC1_Init+0xd0>)
 8001758:	2203      	movs	r2, #3
 800175a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800175c:	4b1f      	ldr	r3, [pc, #124]	@ (80017dc <MX_ADC1_Init+0xd0>)
 800175e:	2201      	movs	r2, #1
 8001760:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001764:	4b1d      	ldr	r3, [pc, #116]	@ (80017dc <MX_ADC1_Init+0xd0>)
 8001766:	2201      	movs	r2, #1
 8001768:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800176a:	481c      	ldr	r0, [pc, #112]	@ (80017dc <MX_ADC1_Init+0xd0>)
 800176c:	f000 fffa 	bl	8002764 <HAL_ADC_Init>
 8001770:	4603      	mov	r3, r0
 8001772:	2b00      	cmp	r3, #0
 8001774:	d001      	beq.n	800177a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001776:	f000 fb4d 	bl	8001e14 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800177a:	2308      	movs	r3, #8
 800177c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800177e:	2301      	movs	r3, #1
 8001780:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8001782:	2306      	movs	r3, #6
 8001784:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001786:	463b      	mov	r3, r7
 8001788:	4619      	mov	r1, r3
 800178a:	4814      	ldr	r0, [pc, #80]	@ (80017dc <MX_ADC1_Init+0xd0>)
 800178c:	f001 f9ae 	bl	8002aec <HAL_ADC_ConfigChannel>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001796:	f000 fb3d 	bl	8001e14 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800179a:	230e      	movs	r3, #14
 800179c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800179e:	2302      	movs	r3, #2
 80017a0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017a2:	463b      	mov	r3, r7
 80017a4:	4619      	mov	r1, r3
 80017a6:	480d      	ldr	r0, [pc, #52]	@ (80017dc <MX_ADC1_Init+0xd0>)
 80017a8:	f001 f9a0 	bl	8002aec <HAL_ADC_ConfigChannel>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 80017b2:	f000 fb2f 	bl	8001e14 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80017b6:	230f      	movs	r3, #15
 80017b8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80017ba:	2303      	movs	r3, #3
 80017bc:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017be:	463b      	mov	r3, r7
 80017c0:	4619      	mov	r1, r3
 80017c2:	4806      	ldr	r0, [pc, #24]	@ (80017dc <MX_ADC1_Init+0xd0>)
 80017c4:	f001 f992 	bl	8002aec <HAL_ADC_ConfigChannel>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d001      	beq.n	80017d2 <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 80017ce:	f000 fb21 	bl	8001e14 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80017d2:	bf00      	nop
 80017d4:	3710      	adds	r7, #16
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	20000210 	.word	0x20000210
 80017e0:	40012000 	.word	0x40012000
 80017e4:	0f000001 	.word	0x0f000001

080017e8 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 80017ec:	4b12      	ldr	r3, [pc, #72]	@ (8001838 <MX_I2S2_Init+0x50>)
 80017ee:	4a13      	ldr	r2, [pc, #76]	@ (800183c <MX_I2S2_Init+0x54>)
 80017f0:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 80017f2:	4b11      	ldr	r3, [pc, #68]	@ (8001838 <MX_I2S2_Init+0x50>)
 80017f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80017f8:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 80017fa:	4b0f      	ldr	r3, [pc, #60]	@ (8001838 <MX_I2S2_Init+0x50>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001800:	4b0d      	ldr	r3, [pc, #52]	@ (8001838 <MX_I2S2_Init+0x50>)
 8001802:	2200      	movs	r2, #0
 8001804:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8001806:	4b0c      	ldr	r3, [pc, #48]	@ (8001838 <MX_I2S2_Init+0x50>)
 8001808:	2200      	movs	r2, #0
 800180a:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800180c:	4b0a      	ldr	r3, [pc, #40]	@ (8001838 <MX_I2S2_Init+0x50>)
 800180e:	4a0c      	ldr	r2, [pc, #48]	@ (8001840 <MX_I2S2_Init+0x58>)
 8001810:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8001812:	4b09      	ldr	r3, [pc, #36]	@ (8001838 <MX_I2S2_Init+0x50>)
 8001814:	2200      	movs	r2, #0
 8001816:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8001818:	4b07      	ldr	r3, [pc, #28]	@ (8001838 <MX_I2S2_Init+0x50>)
 800181a:	2200      	movs	r2, #0
 800181c:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 800181e:	4b06      	ldr	r3, [pc, #24]	@ (8001838 <MX_I2S2_Init+0x50>)
 8001820:	2201      	movs	r2, #1
 8001822:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8001824:	4804      	ldr	r0, [pc, #16]	@ (8001838 <MX_I2S2_Init+0x50>)
 8001826:	f004 fae3 	bl	8005df0 <HAL_I2S_Init>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <MX_I2S2_Init+0x4c>
  {
    Error_Handler();
 8001830:	f000 faf0 	bl	8001e14 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8001834:	bf00      	nop
 8001836:	bd80      	pop	{r7, pc}
 8001838:	200002b8 	.word	0x200002b8
 800183c:	40003800 	.word	0x40003800
 8001840:	00017700 	.word	0x00017700

08001844 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b092      	sub	sp, #72	@ 0x48
 8001848:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800184a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800184e:	2200      	movs	r2, #0
 8001850:	601a      	str	r2, [r3, #0]
 8001852:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001854:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001858:	2200      	movs	r2, #0
 800185a:	601a      	str	r2, [r3, #0]
 800185c:	605a      	str	r2, [r3, #4]
 800185e:	609a      	str	r2, [r3, #8]
 8001860:	60da      	str	r2, [r3, #12]
 8001862:	611a      	str	r2, [r3, #16]
 8001864:	615a      	str	r2, [r3, #20]
 8001866:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001868:	1d3b      	adds	r3, r7, #4
 800186a:	2220      	movs	r2, #32
 800186c:	2100      	movs	r1, #0
 800186e:	4618      	mov	r0, r3
 8001870:	f00b fe7d 	bl	800d56e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001874:	4b45      	ldr	r3, [pc, #276]	@ (800198c <MX_TIM1_Init+0x148>)
 8001876:	4a46      	ldr	r2, [pc, #280]	@ (8001990 <MX_TIM1_Init+0x14c>)
 8001878:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800187a:	4b44      	ldr	r3, [pc, #272]	@ (800198c <MX_TIM1_Init+0x148>)
 800187c:	2200      	movs	r2, #0
 800187e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001880:	4b42      	ldr	r3, [pc, #264]	@ (800198c <MX_TIM1_Init+0x148>)
 8001882:	2200      	movs	r2, #0
 8001884:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001886:	4b41      	ldr	r3, [pc, #260]	@ (800198c <MX_TIM1_Init+0x148>)
 8001888:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800188c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800188e:	4b3f      	ldr	r3, [pc, #252]	@ (800198c <MX_TIM1_Init+0x148>)
 8001890:	2200      	movs	r2, #0
 8001892:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001894:	4b3d      	ldr	r3, [pc, #244]	@ (800198c <MX_TIM1_Init+0x148>)
 8001896:	2200      	movs	r2, #0
 8001898:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800189a:	4b3c      	ldr	r3, [pc, #240]	@ (800198c <MX_TIM1_Init+0x148>)
 800189c:	2280      	movs	r2, #128	@ 0x80
 800189e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80018a0:	483a      	ldr	r0, [pc, #232]	@ (800198c <MX_TIM1_Init+0x148>)
 80018a2:	f005 fd89 	bl	80073b8 <HAL_TIM_PWM_Init>
 80018a6:	4603      	mov	r3, r0
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d001      	beq.n	80018b0 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 80018ac:	f000 fab2 	bl	8001e14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018b0:	2300      	movs	r3, #0
 80018b2:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018b4:	2300      	movs	r3, #0
 80018b6:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80018b8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80018bc:	4619      	mov	r1, r3
 80018be:	4833      	ldr	r0, [pc, #204]	@ (800198c <MX_TIM1_Init+0x148>)
 80018c0:	f006 faa8 	bl	8007e14 <HAL_TIMEx_MasterConfigSynchronization>
 80018c4:	4603      	mov	r3, r0
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d001      	beq.n	80018ce <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 80018ca:	f000 faa3 	bl	8001e14 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018ce:	2360      	movs	r3, #96	@ 0x60
 80018d0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80018d2:	2300      	movs	r3, #0
 80018d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018d6:	2300      	movs	r3, #0
 80018d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80018da:	2300      	movs	r3, #0
 80018dc:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80018de:	2300      	movs	r3, #0
 80018e0:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80018e2:	2300      	movs	r3, #0
 80018e4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80018e6:	2300      	movs	r3, #0
 80018e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80018ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018ee:	2200      	movs	r2, #0
 80018f0:	4619      	mov	r1, r3
 80018f2:	4826      	ldr	r0, [pc, #152]	@ (800198c <MX_TIM1_Init+0x148>)
 80018f4:	f005 ff94 	bl	8007820 <HAL_TIM_PWM_ConfigChannel>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d001      	beq.n	8001902 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 80018fe:	f000 fa89 	bl	8001e14 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001902:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001906:	2204      	movs	r2, #4
 8001908:	4619      	mov	r1, r3
 800190a:	4820      	ldr	r0, [pc, #128]	@ (800198c <MX_TIM1_Init+0x148>)
 800190c:	f005 ff88 	bl	8007820 <HAL_TIM_PWM_ConfigChannel>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d001      	beq.n	800191a <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8001916:	f000 fa7d 	bl	8001e14 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800191a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800191e:	2208      	movs	r2, #8
 8001920:	4619      	mov	r1, r3
 8001922:	481a      	ldr	r0, [pc, #104]	@ (800198c <MX_TIM1_Init+0x148>)
 8001924:	f005 ff7c 	bl	8007820 <HAL_TIM_PWM_ConfigChannel>
 8001928:	4603      	mov	r3, r0
 800192a:	2b00      	cmp	r3, #0
 800192c:	d001      	beq.n	8001932 <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 800192e:	f000 fa71 	bl	8001e14 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001932:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001936:	220c      	movs	r2, #12
 8001938:	4619      	mov	r1, r3
 800193a:	4814      	ldr	r0, [pc, #80]	@ (800198c <MX_TIM1_Init+0x148>)
 800193c:	f005 ff70 	bl	8007820 <HAL_TIM_PWM_ConfigChannel>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d001      	beq.n	800194a <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8001946:	f000 fa65 	bl	8001e14 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800194a:	2300      	movs	r3, #0
 800194c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800194e:	2300      	movs	r3, #0
 8001950:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001952:	2300      	movs	r3, #0
 8001954:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001956:	2300      	movs	r3, #0
 8001958:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800195a:	2300      	movs	r3, #0
 800195c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800195e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001962:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001964:	2300      	movs	r3, #0
 8001966:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001968:	1d3b      	adds	r3, r7, #4
 800196a:	4619      	mov	r1, r3
 800196c:	4807      	ldr	r0, [pc, #28]	@ (800198c <MX_TIM1_Init+0x148>)
 800196e:	f006 fabf 	bl	8007ef0 <HAL_TIMEx_ConfigBreakDeadTime>
 8001972:	4603      	mov	r3, r0
 8001974:	2b00      	cmp	r3, #0
 8001976:	d001      	beq.n	800197c <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 8001978:	f000 fa4c 	bl	8001e14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800197c:	4803      	ldr	r0, [pc, #12]	@ (800198c <MX_TIM1_Init+0x148>)
 800197e:	f000 fc39 	bl	80021f4 <HAL_TIM_MspPostInit>

}
 8001982:	bf00      	nop
 8001984:	3748      	adds	r7, #72	@ 0x48
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	20000300 	.word	0x20000300
 8001990:	40010000 	.word	0x40010000

08001994 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b08c      	sub	sp, #48	@ 0x30
 8001998:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800199a:	f107 030c 	add.w	r3, r7, #12
 800199e:	2224      	movs	r2, #36	@ 0x24
 80019a0:	2100      	movs	r1, #0
 80019a2:	4618      	mov	r0, r3
 80019a4:	f00b fde3 	bl	800d56e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019a8:	1d3b      	adds	r3, r7, #4
 80019aa:	2200      	movs	r2, #0
 80019ac:	601a      	str	r2, [r3, #0]
 80019ae:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80019b0:	4b21      	ldr	r3, [pc, #132]	@ (8001a38 <MX_TIM2_Init+0xa4>)
 80019b2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80019b6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80019b8:	4b1f      	ldr	r3, [pc, #124]	@ (8001a38 <MX_TIM2_Init+0xa4>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019be:	4b1e      	ldr	r3, [pc, #120]	@ (8001a38 <MX_TIM2_Init+0xa4>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80019c4:	4b1c      	ldr	r3, [pc, #112]	@ (8001a38 <MX_TIM2_Init+0xa4>)
 80019c6:	f04f 32ff 	mov.w	r2, #4294967295
 80019ca:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019cc:	4b1a      	ldr	r3, [pc, #104]	@ (8001a38 <MX_TIM2_Init+0xa4>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019d2:	4b19      	ldr	r3, [pc, #100]	@ (8001a38 <MX_TIM2_Init+0xa4>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80019d8:	2301      	movs	r3, #1
 80019da:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80019dc:	2300      	movs	r3, #0
 80019de:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80019e0:	2301      	movs	r3, #1
 80019e2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80019e4:	2300      	movs	r3, #0
 80019e6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 80019e8:	2305      	movs	r3, #5
 80019ea:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80019ec:	2300      	movs	r3, #0
 80019ee:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80019f0:	2301      	movs	r3, #1
 80019f2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80019f4:	2300      	movs	r3, #0
 80019f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80019f8:	2300      	movs	r3, #0
 80019fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80019fc:	f107 030c 	add.w	r3, r7, #12
 8001a00:	4619      	mov	r1, r3
 8001a02:	480d      	ldr	r0, [pc, #52]	@ (8001a38 <MX_TIM2_Init+0xa4>)
 8001a04:	f005 fdd8 	bl	80075b8 <HAL_TIM_Encoder_Init>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d001      	beq.n	8001a12 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001a0e:	f000 fa01 	bl	8001e14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a12:	2300      	movs	r3, #0
 8001a14:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a16:	2300      	movs	r3, #0
 8001a18:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a1a:	1d3b      	adds	r3, r7, #4
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	4806      	ldr	r0, [pc, #24]	@ (8001a38 <MX_TIM2_Init+0xa4>)
 8001a20:	f006 f9f8 	bl	8007e14 <HAL_TIMEx_MasterConfigSynchronization>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d001      	beq.n	8001a2e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001a2a:	f000 f9f3 	bl	8001e14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001a2e:	bf00      	nop
 8001a30:	3730      	adds	r7, #48	@ 0x30
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	20000348 	.word	0x20000348

08001a3c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b08a      	sub	sp, #40	@ 0x28
 8001a40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a42:	f107 0320 	add.w	r3, r7, #32
 8001a46:	2200      	movs	r2, #0
 8001a48:	601a      	str	r2, [r3, #0]
 8001a4a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a4c:	1d3b      	adds	r3, r7, #4
 8001a4e:	2200      	movs	r2, #0
 8001a50:	601a      	str	r2, [r3, #0]
 8001a52:	605a      	str	r2, [r3, #4]
 8001a54:	609a      	str	r2, [r3, #8]
 8001a56:	60da      	str	r2, [r3, #12]
 8001a58:	611a      	str	r2, [r3, #16]
 8001a5a:	615a      	str	r2, [r3, #20]
 8001a5c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a5e:	4b2c      	ldr	r3, [pc, #176]	@ (8001b10 <MX_TIM3_Init+0xd4>)
 8001a60:	4a2c      	ldr	r2, [pc, #176]	@ (8001b14 <MX_TIM3_Init+0xd8>)
 8001a62:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 8001a64:	4b2a      	ldr	r3, [pc, #168]	@ (8001b10 <MX_TIM3_Init+0xd4>)
 8001a66:	2253      	movs	r2, #83	@ 0x53
 8001a68:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a6a:	4b29      	ldr	r3, [pc, #164]	@ (8001b10 <MX_TIM3_Init+0xd4>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49;
 8001a70:	4b27      	ldr	r3, [pc, #156]	@ (8001b10 <MX_TIM3_Init+0xd4>)
 8001a72:	2231      	movs	r2, #49	@ 0x31
 8001a74:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a76:	4b26      	ldr	r3, [pc, #152]	@ (8001b10 <MX_TIM3_Init+0xd4>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001a7c:	4b24      	ldr	r3, [pc, #144]	@ (8001b10 <MX_TIM3_Init+0xd4>)
 8001a7e:	2280      	movs	r2, #128	@ 0x80
 8001a80:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001a82:	4823      	ldr	r0, [pc, #140]	@ (8001b10 <MX_TIM3_Init+0xd4>)
 8001a84:	f005 fc98 	bl	80073b8 <HAL_TIM_PWM_Init>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d001      	beq.n	8001a92 <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8001a8e:	f000 f9c1 	bl	8001e14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a92:	2300      	movs	r3, #0
 8001a94:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a96:	2300      	movs	r3, #0
 8001a98:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a9a:	f107 0320 	add.w	r3, r7, #32
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	481b      	ldr	r0, [pc, #108]	@ (8001b10 <MX_TIM3_Init+0xd4>)
 8001aa2:	f006 f9b7 	bl	8007e14 <HAL_TIMEx_MasterConfigSynchronization>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d001      	beq.n	8001ab0 <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 8001aac:	f000 f9b2 	bl	8001e14 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ab0:	2360      	movs	r3, #96	@ 0x60
 8001ab2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001abc:	2300      	movs	r3, #0
 8001abe:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ac0:	1d3b      	adds	r3, r7, #4
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	4812      	ldr	r0, [pc, #72]	@ (8001b10 <MX_TIM3_Init+0xd4>)
 8001ac8:	f005 feaa 	bl	8007820 <HAL_TIM_PWM_ConfigChannel>
 8001acc:	4603      	mov	r3, r0
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d001      	beq.n	8001ad6 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8001ad2:	f000 f99f 	bl	8001e14 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001ad6:	1d3b      	adds	r3, r7, #4
 8001ad8:	2204      	movs	r2, #4
 8001ada:	4619      	mov	r1, r3
 8001adc:	480c      	ldr	r0, [pc, #48]	@ (8001b10 <MX_TIM3_Init+0xd4>)
 8001ade:	f005 fe9f 	bl	8007820 <HAL_TIM_PWM_ConfigChannel>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d001      	beq.n	8001aec <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001ae8:	f000 f994 	bl	8001e14 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001aec:	1d3b      	adds	r3, r7, #4
 8001aee:	220c      	movs	r2, #12
 8001af0:	4619      	mov	r1, r3
 8001af2:	4807      	ldr	r0, [pc, #28]	@ (8001b10 <MX_TIM3_Init+0xd4>)
 8001af4:	f005 fe94 	bl	8007820 <HAL_TIM_PWM_ConfigChannel>
 8001af8:	4603      	mov	r3, r0
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d001      	beq.n	8001b02 <MX_TIM3_Init+0xc6>
  {
    Error_Handler();
 8001afe:	f000 f989 	bl	8001e14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001b02:	4803      	ldr	r0, [pc, #12]	@ (8001b10 <MX_TIM3_Init+0xd4>)
 8001b04:	f000 fb76 	bl	80021f4 <HAL_TIM_MspPostInit>

}
 8001b08:	bf00      	nop
 8001b0a:	3728      	adds	r7, #40	@ 0x28
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	20000390 	.word	0x20000390
 8001b14:	40000400 	.word	0x40000400

08001b18 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b1c:	4b11      	ldr	r3, [pc, #68]	@ (8001b64 <MX_USART2_UART_Init+0x4c>)
 8001b1e:	4a12      	ldr	r2, [pc, #72]	@ (8001b68 <MX_USART2_UART_Init+0x50>)
 8001b20:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001b22:	4b10      	ldr	r3, [pc, #64]	@ (8001b64 <MX_USART2_UART_Init+0x4c>)
 8001b24:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001b28:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b2a:	4b0e      	ldr	r3, [pc, #56]	@ (8001b64 <MX_USART2_UART_Init+0x4c>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b30:	4b0c      	ldr	r3, [pc, #48]	@ (8001b64 <MX_USART2_UART_Init+0x4c>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b36:	4b0b      	ldr	r3, [pc, #44]	@ (8001b64 <MX_USART2_UART_Init+0x4c>)
 8001b38:	2200      	movs	r2, #0
 8001b3a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b3c:	4b09      	ldr	r3, [pc, #36]	@ (8001b64 <MX_USART2_UART_Init+0x4c>)
 8001b3e:	220c      	movs	r2, #12
 8001b40:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b42:	4b08      	ldr	r3, [pc, #32]	@ (8001b64 <MX_USART2_UART_Init+0x4c>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b48:	4b06      	ldr	r3, [pc, #24]	@ (8001b64 <MX_USART2_UART_Init+0x4c>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b4e:	4805      	ldr	r0, [pc, #20]	@ (8001b64 <MX_USART2_UART_Init+0x4c>)
 8001b50:	f006 fa20 	bl	8007f94 <HAL_UART_Init>
 8001b54:	4603      	mov	r3, r0
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d001      	beq.n	8001b5e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001b5a:	f000 f95b 	bl	8001e14 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b5e:	bf00      	nop
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	200003d8 	.word	0x200003d8
 8001b68:	40004400 	.word	0x40004400

08001b6c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b082      	sub	sp, #8
 8001b70:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001b72:	2300      	movs	r3, #0
 8001b74:	607b      	str	r3, [r7, #4]
 8001b76:	4b0c      	ldr	r3, [pc, #48]	@ (8001ba8 <MX_DMA_Init+0x3c>)
 8001b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b7a:	4a0b      	ldr	r2, [pc, #44]	@ (8001ba8 <MX_DMA_Init+0x3c>)
 8001b7c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001b80:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b82:	4b09      	ldr	r3, [pc, #36]	@ (8001ba8 <MX_DMA_Init+0x3c>)
 8001b84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b86:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b8a:	607b      	str	r3, [r7, #4]
 8001b8c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001b8e:	2200      	movs	r2, #0
 8001b90:	2100      	movs	r1, #0
 8001b92:	2038      	movs	r0, #56	@ 0x38
 8001b94:	f001 fab3 	bl	80030fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001b98:	2038      	movs	r0, #56	@ 0x38
 8001b9a:	f001 facc 	bl	8003136 <HAL_NVIC_EnableIRQ>

}
 8001b9e:	bf00      	nop
 8001ba0:	3708      	adds	r7, #8
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	40023800 	.word	0x40023800

08001bac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b08c      	sub	sp, #48	@ 0x30
 8001bb0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bb2:	f107 031c 	add.w	r3, r7, #28
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	601a      	str	r2, [r3, #0]
 8001bba:	605a      	str	r2, [r3, #4]
 8001bbc:	609a      	str	r2, [r3, #8]
 8001bbe:	60da      	str	r2, [r3, #12]
 8001bc0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	61bb      	str	r3, [r7, #24]
 8001bc6:	4b8d      	ldr	r3, [pc, #564]	@ (8001dfc <MX_GPIO_Init+0x250>)
 8001bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bca:	4a8c      	ldr	r2, [pc, #560]	@ (8001dfc <MX_GPIO_Init+0x250>)
 8001bcc:	f043 0310 	orr.w	r3, r3, #16
 8001bd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bd2:	4b8a      	ldr	r3, [pc, #552]	@ (8001dfc <MX_GPIO_Init+0x250>)
 8001bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bd6:	f003 0310 	and.w	r3, r3, #16
 8001bda:	61bb      	str	r3, [r7, #24]
 8001bdc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bde:	2300      	movs	r3, #0
 8001be0:	617b      	str	r3, [r7, #20]
 8001be2:	4b86      	ldr	r3, [pc, #536]	@ (8001dfc <MX_GPIO_Init+0x250>)
 8001be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001be6:	4a85      	ldr	r2, [pc, #532]	@ (8001dfc <MX_GPIO_Init+0x250>)
 8001be8:	f043 0304 	orr.w	r3, r3, #4
 8001bec:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bee:	4b83      	ldr	r3, [pc, #524]	@ (8001dfc <MX_GPIO_Init+0x250>)
 8001bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bf2:	f003 0304 	and.w	r3, r3, #4
 8001bf6:	617b      	str	r3, [r7, #20]
 8001bf8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	613b      	str	r3, [r7, #16]
 8001bfe:	4b7f      	ldr	r3, [pc, #508]	@ (8001dfc <MX_GPIO_Init+0x250>)
 8001c00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c02:	4a7e      	ldr	r2, [pc, #504]	@ (8001dfc <MX_GPIO_Init+0x250>)
 8001c04:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c08:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c0a:	4b7c      	ldr	r3, [pc, #496]	@ (8001dfc <MX_GPIO_Init+0x250>)
 8001c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c12:	613b      	str	r3, [r7, #16]
 8001c14:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c16:	2300      	movs	r3, #0
 8001c18:	60fb      	str	r3, [r7, #12]
 8001c1a:	4b78      	ldr	r3, [pc, #480]	@ (8001dfc <MX_GPIO_Init+0x250>)
 8001c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c1e:	4a77      	ldr	r2, [pc, #476]	@ (8001dfc <MX_GPIO_Init+0x250>)
 8001c20:	f043 0301 	orr.w	r3, r3, #1
 8001c24:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c26:	4b75      	ldr	r3, [pc, #468]	@ (8001dfc <MX_GPIO_Init+0x250>)
 8001c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c2a:	f003 0301 	and.w	r3, r3, #1
 8001c2e:	60fb      	str	r3, [r7, #12]
 8001c30:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c32:	2300      	movs	r3, #0
 8001c34:	60bb      	str	r3, [r7, #8]
 8001c36:	4b71      	ldr	r3, [pc, #452]	@ (8001dfc <MX_GPIO_Init+0x250>)
 8001c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c3a:	4a70      	ldr	r2, [pc, #448]	@ (8001dfc <MX_GPIO_Init+0x250>)
 8001c3c:	f043 0302 	orr.w	r3, r3, #2
 8001c40:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c42:	4b6e      	ldr	r3, [pc, #440]	@ (8001dfc <MX_GPIO_Init+0x250>)
 8001c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c46:	f003 0302 	and.w	r3, r3, #2
 8001c4a:	60bb      	str	r3, [r7, #8]
 8001c4c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c4e:	2300      	movs	r3, #0
 8001c50:	607b      	str	r3, [r7, #4]
 8001c52:	4b6a      	ldr	r3, [pc, #424]	@ (8001dfc <MX_GPIO_Init+0x250>)
 8001c54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c56:	4a69      	ldr	r2, [pc, #420]	@ (8001dfc <MX_GPIO_Init+0x250>)
 8001c58:	f043 0308 	orr.w	r3, r3, #8
 8001c5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c5e:	4b67      	ldr	r3, [pc, #412]	@ (8001dfc <MX_GPIO_Init+0x250>)
 8001c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c62:	f003 0308 	and.w	r3, r3, #8
 8001c66:	607b      	str	r3, [r7, #4]
 8001c68:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	2108      	movs	r1, #8
 8001c6e:	4864      	ldr	r0, [pc, #400]	@ (8001e00 <MX_GPIO_Init+0x254>)
 8001c70:	f001 ff94 	bl	8003b9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001c74:	2201      	movs	r2, #1
 8001c76:	2101      	movs	r1, #1
 8001c78:	4862      	ldr	r0, [pc, #392]	@ (8001e04 <MX_GPIO_Init+0x258>)
 8001c7a:	f001 ff8f 	bl	8003b9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin, GPIO_PIN_RESET);
 8001c7e:	2200      	movs	r2, #0
 8001c80:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8001c84:	4860      	ldr	r0, [pc, #384]	@ (8001e08 <MX_GPIO_Init+0x25c>)
 8001c86:	f001 ff89 	bl	8003b9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DATA_Ready_Pin */
  GPIO_InitStruct.Pin = DATA_Ready_Pin;
 8001c8a:	2304      	movs	r3, #4
 8001c8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c92:	2300      	movs	r3, #0
 8001c94:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DATA_Ready_GPIO_Port, &GPIO_InitStruct);
 8001c96:	f107 031c 	add.w	r3, r7, #28
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	4858      	ldr	r0, [pc, #352]	@ (8001e00 <MX_GPIO_Init+0x254>)
 8001c9e:	f001 fde1 	bl	8003864 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001ca2:	2308      	movs	r3, #8
 8001ca4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001caa:	2300      	movs	r3, #0
 8001cac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001cb2:	f107 031c 	add.w	r3, r7, #28
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	4851      	ldr	r0, [pc, #324]	@ (8001e00 <MX_GPIO_Init+0x254>)
 8001cba:	f001 fdd3 	bl	8003864 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001cce:	f107 031c 	add.w	r3, r7, #28
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	484b      	ldr	r0, [pc, #300]	@ (8001e04 <MX_GPIO_Init+0x258>)
 8001cd6:	f001 fdc5 	bl	8003864 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001cda:	2301      	movs	r3, #1
 8001cdc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cde:	2302      	movs	r3, #2
 8001ce0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001cea:	2302      	movs	r3, #2
 8001cec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cee:	f107 031c 	add.w	r3, r7, #28
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	4845      	ldr	r0, [pc, #276]	@ (8001e0c <MX_GPIO_Init+0x260>)
 8001cf6:	f001 fdb5 	bl	8003864 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001cfa:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001cfe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d00:	2300      	movs	r3, #0
 8001d02:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d04:	2301      	movs	r3, #1
 8001d06:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d08:	f107 031c 	add.w	r3, r7, #28
 8001d0c:	4619      	mov	r1, r3
 8001d0e:	483c      	ldr	r0, [pc, #240]	@ (8001e00 <MX_GPIO_Init+0x254>)
 8001d10:	f001 fda8 	bl	8003864 <HAL_GPIO_Init>

  /*Configure GPIO pins : GEAR_6_Pin GEAR_2_Pin BUTTON_5_Pin BUTTON_2_Pin
                           BUTTON_4_Pin GEAR_1_Pin GEAR_3_Pin GEAR_4_Pin
                           GEAR_5_Pin */
  GPIO_InitStruct.Pin = GEAR_6_Pin|GEAR_2_Pin|BUTTON_5_Pin|BUTTON_2_Pin
 8001d14:	f240 33ef 	movw	r3, #1007	@ 0x3ef
 8001d18:	61fb      	str	r3, [r7, #28]
                          |BUTTON_4_Pin|GEAR_1_Pin|GEAR_3_Pin|GEAR_4_Pin
                          |GEAR_5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d22:	f107 031c 	add.w	r3, r7, #28
 8001d26:	4619      	mov	r1, r3
 8001d28:	4837      	ldr	r0, [pc, #220]	@ (8001e08 <MX_GPIO_Init+0x25c>)
 8001d2a:	f001 fd9b 	bl	8003864 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin;
 8001d2e:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001d32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d34:	2301      	movs	r3, #1
 8001d36:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d40:	f107 031c 	add.w	r3, r7, #28
 8001d44:	4619      	mov	r1, r3
 8001d46:	4830      	ldr	r0, [pc, #192]	@ (8001e08 <MX_GPIO_Init+0x25c>)
 8001d48:	f001 fd8c 	bl	8003864 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_MCK_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin;
 8001d4c:	2380      	movs	r3, #128	@ 0x80
 8001d4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d50:	2302      	movs	r3, #2
 8001d52:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d54:	2300      	movs	r3, #0
 8001d56:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001d5c:	2306      	movs	r3, #6
 8001d5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_MCK_GPIO_Port, &GPIO_InitStruct);
 8001d60:	f107 031c 	add.w	r3, r7, #28
 8001d64:	4619      	mov	r1, r3
 8001d66:	4827      	ldr	r0, [pc, #156]	@ (8001e04 <MX_GPIO_Init+0x258>)
 8001d68:	f001 fd7c 	bl	8003864 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_3_Pin BUTTON_7_Pin BUTTON_6_Pin */
  GPIO_InitStruct.Pin = BUTTON_3_Pin|BUTTON_7_Pin|BUTTON_6_Pin;
 8001d6c:	f44f 6350 	mov.w	r3, #3328	@ 0xd00
 8001d70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d72:	2300      	movs	r3, #0
 8001d74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d76:	2301      	movs	r3, #1
 8001d78:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d7a:	f107 031c 	add.w	r3, r7, #28
 8001d7e:	4619      	mov	r1, r3
 8001d80:	4820      	ldr	r0, [pc, #128]	@ (8001e04 <MX_GPIO_Init+0x258>)
 8001d82:	f001 fd6f 	bl	8003864 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_1_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin;
 8001d86:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d90:	2301      	movs	r3, #1
 8001d92:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BUTTON_1_GPIO_Port, &GPIO_InitStruct);
 8001d94:	f107 031c 	add.w	r3, r7, #28
 8001d98:	4619      	mov	r1, r3
 8001d9a:	481c      	ldr	r0, [pc, #112]	@ (8001e0c <MX_GPIO_Init+0x260>)
 8001d9c:	f001 fd62 	bl	8003864 <HAL_GPIO_Init>

  /*Configure GPIO pins : R_ENABLE_Pin BUTTON_8_Pin CALIBRATION_BUTTON_1_Pin CALIBRATION_BUTTON_2_Pin */
  GPIO_InitStruct.Pin = R_ENABLE_Pin|BUTTON_8_Pin|CALIBRATION_BUTTON_1_Pin|CALIBRATION_BUTTON_2_Pin;
 8001da0:	f44f 7368 	mov.w	r3, #928	@ 0x3a0
 8001da4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001da6:	2300      	movs	r3, #0
 8001da8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001daa:	2301      	movs	r3, #1
 8001dac:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dae:	f107 031c 	add.w	r3, r7, #28
 8001db2:	4619      	mov	r1, r3
 8001db4:	4816      	ldr	r0, [pc, #88]	@ (8001e10 <MX_GPIO_Init+0x264>)
 8001db6:	f001 fd55 	bl	8003864 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_SCL_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin;
 8001dba:	2340      	movs	r3, #64	@ 0x40
 8001dbc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001dbe:	2312      	movs	r3, #18
 8001dc0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001dca:	2304      	movs	r3, #4
 8001dcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(Audio_SCL_GPIO_Port, &GPIO_InitStruct);
 8001dce:	f107 031c 	add.w	r3, r7, #28
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	480e      	ldr	r0, [pc, #56]	@ (8001e10 <MX_GPIO_Init+0x264>)
 8001dd6:	f001 fd45 	bl	8003864 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001dda:	2302      	movs	r3, #2
 8001ddc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001dde:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001de2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de4:	2300      	movs	r3, #0
 8001de6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001de8:	f107 031c 	add.w	r3, r7, #28
 8001dec:	4619      	mov	r1, r3
 8001dee:	4804      	ldr	r0, [pc, #16]	@ (8001e00 <MX_GPIO_Init+0x254>)
 8001df0:	f001 fd38 	bl	8003864 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001df4:	bf00      	nop
 8001df6:	3730      	adds	r7, #48	@ 0x30
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	40023800 	.word	0x40023800
 8001e00:	40021000 	.word	0x40021000
 8001e04:	40020800 	.word	0x40020800
 8001e08:	40020c00 	.word	0x40020c00
 8001e0c:	40020000 	.word	0x40020000
 8001e10:	40020400 	.word	0x40020400

08001e14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e14:	b480      	push	{r7}
 8001e16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e18:	b672      	cpsid	i
}
 8001e1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e1c:	bf00      	nop
 8001e1e:	e7fd      	b.n	8001e1c <Error_Handler+0x8>

08001e20 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b082      	sub	sp, #8
 8001e24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e26:	2300      	movs	r3, #0
 8001e28:	607b      	str	r3, [r7, #4]
 8001e2a:	4b10      	ldr	r3, [pc, #64]	@ (8001e6c <HAL_MspInit+0x4c>)
 8001e2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e2e:	4a0f      	ldr	r2, [pc, #60]	@ (8001e6c <HAL_MspInit+0x4c>)
 8001e30:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e34:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e36:	4b0d      	ldr	r3, [pc, #52]	@ (8001e6c <HAL_MspInit+0x4c>)
 8001e38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e3a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e3e:	607b      	str	r3, [r7, #4]
 8001e40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e42:	2300      	movs	r3, #0
 8001e44:	603b      	str	r3, [r7, #0]
 8001e46:	4b09      	ldr	r3, [pc, #36]	@ (8001e6c <HAL_MspInit+0x4c>)
 8001e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e4a:	4a08      	ldr	r2, [pc, #32]	@ (8001e6c <HAL_MspInit+0x4c>)
 8001e4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e50:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e52:	4b06      	ldr	r3, [pc, #24]	@ (8001e6c <HAL_MspInit+0x4c>)
 8001e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e5a:	603b      	str	r3, [r7, #0]
 8001e5c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001e5e:	2007      	movs	r0, #7
 8001e60:	f001 f942 	bl	80030e8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e64:	bf00      	nop
 8001e66:	3708      	adds	r7, #8
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd80      	pop	{r7, pc}
 8001e6c:	40023800 	.word	0x40023800

08001e70 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b08c      	sub	sp, #48	@ 0x30
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e78:	f107 031c 	add.w	r3, r7, #28
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	601a      	str	r2, [r3, #0]
 8001e80:	605a      	str	r2, [r3, #4]
 8001e82:	609a      	str	r2, [r3, #8]
 8001e84:	60da      	str	r2, [r3, #12]
 8001e86:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a49      	ldr	r2, [pc, #292]	@ (8001fb4 <HAL_ADC_MspInit+0x144>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	f040 808b 	bne.w	8001faa <HAL_ADC_MspInit+0x13a>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001e94:	2300      	movs	r3, #0
 8001e96:	61bb      	str	r3, [r7, #24]
 8001e98:	4b47      	ldr	r3, [pc, #284]	@ (8001fb8 <HAL_ADC_MspInit+0x148>)
 8001e9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e9c:	4a46      	ldr	r2, [pc, #280]	@ (8001fb8 <HAL_ADC_MspInit+0x148>)
 8001e9e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ea2:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ea4:	4b44      	ldr	r3, [pc, #272]	@ (8001fb8 <HAL_ADC_MspInit+0x148>)
 8001ea6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ea8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001eac:	61bb      	str	r3, [r7, #24]
 8001eae:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	617b      	str	r3, [r7, #20]
 8001eb4:	4b40      	ldr	r3, [pc, #256]	@ (8001fb8 <HAL_ADC_MspInit+0x148>)
 8001eb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eb8:	4a3f      	ldr	r2, [pc, #252]	@ (8001fb8 <HAL_ADC_MspInit+0x148>)
 8001eba:	f043 0304 	orr.w	r3, r3, #4
 8001ebe:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ec0:	4b3d      	ldr	r3, [pc, #244]	@ (8001fb8 <HAL_ADC_MspInit+0x148>)
 8001ec2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ec4:	f003 0304 	and.w	r3, r3, #4
 8001ec8:	617b      	str	r3, [r7, #20]
 8001eca:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ecc:	2300      	movs	r3, #0
 8001ece:	613b      	str	r3, [r7, #16]
 8001ed0:	4b39      	ldr	r3, [pc, #228]	@ (8001fb8 <HAL_ADC_MspInit+0x148>)
 8001ed2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ed4:	4a38      	ldr	r2, [pc, #224]	@ (8001fb8 <HAL_ADC_MspInit+0x148>)
 8001ed6:	f043 0301 	orr.w	r3, r3, #1
 8001eda:	6313      	str	r3, [r2, #48]	@ 0x30
 8001edc:	4b36      	ldr	r3, [pc, #216]	@ (8001fb8 <HAL_ADC_MspInit+0x148>)
 8001ede:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ee0:	f003 0301 	and.w	r3, r3, #1
 8001ee4:	613b      	str	r3, [r7, #16]
 8001ee6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ee8:	2300      	movs	r3, #0
 8001eea:	60fb      	str	r3, [r7, #12]
 8001eec:	4b32      	ldr	r3, [pc, #200]	@ (8001fb8 <HAL_ADC_MspInit+0x148>)
 8001eee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ef0:	4a31      	ldr	r2, [pc, #196]	@ (8001fb8 <HAL_ADC_MspInit+0x148>)
 8001ef2:	f043 0302 	orr.w	r3, r3, #2
 8001ef6:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ef8:	4b2f      	ldr	r3, [pc, #188]	@ (8001fb8 <HAL_ADC_MspInit+0x148>)
 8001efa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001efc:	f003 0302 	and.w	r3, r3, #2
 8001f00:	60fb      	str	r3, [r7, #12]
 8001f02:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN4
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8001f04:	2332      	movs	r3, #50	@ 0x32
 8001f06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f08:	2303      	movs	r3, #3
 8001f0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f10:	f107 031c 	add.w	r3, r7, #28
 8001f14:	4619      	mov	r1, r3
 8001f16:	4829      	ldr	r0, [pc, #164]	@ (8001fbc <HAL_ADC_MspInit+0x14c>)
 8001f18:	f001 fca4 	bl	8003864 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001f1c:	2310      	movs	r3, #16
 8001f1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f20:	2303      	movs	r3, #3
 8001f22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f24:	2300      	movs	r3, #0
 8001f26:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f28:	f107 031c 	add.w	r3, r7, #28
 8001f2c:	4619      	mov	r1, r3
 8001f2e:	4824      	ldr	r0, [pc, #144]	@ (8001fc0 <HAL_ADC_MspInit+0x150>)
 8001f30:	f001 fc98 	bl	8003864 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001f34:	2301      	movs	r3, #1
 8001f36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f38:	2303      	movs	r3, #3
 8001f3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f40:	f107 031c 	add.w	r3, r7, #28
 8001f44:	4619      	mov	r1, r3
 8001f46:	481f      	ldr	r0, [pc, #124]	@ (8001fc4 <HAL_ADC_MspInit+0x154>)
 8001f48:	f001 fc8c 	bl	8003864 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001f4c:	4b1e      	ldr	r3, [pc, #120]	@ (8001fc8 <HAL_ADC_MspInit+0x158>)
 8001f4e:	4a1f      	ldr	r2, [pc, #124]	@ (8001fcc <HAL_ADC_MspInit+0x15c>)
 8001f50:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001f52:	4b1d      	ldr	r3, [pc, #116]	@ (8001fc8 <HAL_ADC_MspInit+0x158>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f58:	4b1b      	ldr	r3, [pc, #108]	@ (8001fc8 <HAL_ADC_MspInit+0x158>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f5e:	4b1a      	ldr	r3, [pc, #104]	@ (8001fc8 <HAL_ADC_MspInit+0x158>)
 8001f60:	2200      	movs	r2, #0
 8001f62:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001f64:	4b18      	ldr	r3, [pc, #96]	@ (8001fc8 <HAL_ADC_MspInit+0x158>)
 8001f66:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f6a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001f6c:	4b16      	ldr	r3, [pc, #88]	@ (8001fc8 <HAL_ADC_MspInit+0x158>)
 8001f6e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001f72:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001f74:	4b14      	ldr	r3, [pc, #80]	@ (8001fc8 <HAL_ADC_MspInit+0x158>)
 8001f76:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f7a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001f7c:	4b12      	ldr	r3, [pc, #72]	@ (8001fc8 <HAL_ADC_MspInit+0x158>)
 8001f7e:	2200      	movs	r2, #0
 8001f80:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001f82:	4b11      	ldr	r3, [pc, #68]	@ (8001fc8 <HAL_ADC_MspInit+0x158>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f88:	4b0f      	ldr	r3, [pc, #60]	@ (8001fc8 <HAL_ADC_MspInit+0x158>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001f8e:	480e      	ldr	r0, [pc, #56]	@ (8001fc8 <HAL_ADC_MspInit+0x158>)
 8001f90:	f001 f8ec 	bl	800316c <HAL_DMA_Init>
 8001f94:	4603      	mov	r3, r0
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d001      	beq.n	8001f9e <HAL_ADC_MspInit+0x12e>
    {
      Error_Handler();
 8001f9a:	f7ff ff3b 	bl	8001e14 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	4a09      	ldr	r2, [pc, #36]	@ (8001fc8 <HAL_ADC_MspInit+0x158>)
 8001fa2:	639a      	str	r2, [r3, #56]	@ 0x38
 8001fa4:	4a08      	ldr	r2, [pc, #32]	@ (8001fc8 <HAL_ADC_MspInit+0x158>)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001faa:	bf00      	nop
 8001fac:	3730      	adds	r7, #48	@ 0x30
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	40012000 	.word	0x40012000
 8001fb8:	40023800 	.word	0x40023800
 8001fbc:	40020800 	.word	0x40020800
 8001fc0:	40020000 	.word	0x40020000
 8001fc4:	40020400 	.word	0x40020400
 8001fc8:	20000258 	.word	0x20000258
 8001fcc:	40026410 	.word	0x40026410

08001fd0 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b090      	sub	sp, #64	@ 0x40
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fd8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001fdc:	2200      	movs	r2, #0
 8001fde:	601a      	str	r2, [r3, #0]
 8001fe0:	605a      	str	r2, [r3, #4]
 8001fe2:	609a      	str	r2, [r3, #8]
 8001fe4:	60da      	str	r2, [r3, #12]
 8001fe6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001fe8:	f107 0314 	add.w	r3, r7, #20
 8001fec:	2200      	movs	r2, #0
 8001fee:	601a      	str	r2, [r3, #0]
 8001ff0:	605a      	str	r2, [r3, #4]
 8001ff2:	609a      	str	r2, [r3, #8]
 8001ff4:	60da      	str	r2, [r3, #12]
 8001ff6:	611a      	str	r2, [r3, #16]
 8001ff8:	615a      	str	r2, [r3, #20]
  if(hi2s->Instance==SPI2)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4a3a      	ldr	r2, [pc, #232]	@ (80020e8 <HAL_I2S_MspInit+0x118>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d16c      	bne.n	80020de <HAL_I2S_MspInit+0x10e>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8002004:	2301      	movs	r3, #1
 8002006:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 200;
 8002008:	23c8      	movs	r3, #200	@ 0xc8
 800200a:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2S.PLLI2SM = 5;
 800200c:	2305      	movs	r3, #5
 800200e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8002010:	2302      	movs	r3, #2
 8002012:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002014:	f107 0314 	add.w	r3, r7, #20
 8002018:	4618      	mov	r0, r3
 800201a:	f005 f821 	bl	8007060 <HAL_RCCEx_PeriphCLKConfig>
 800201e:	4603      	mov	r3, r0
 8002020:	2b00      	cmp	r3, #0
 8002022:	d001      	beq.n	8002028 <HAL_I2S_MspInit+0x58>
    {
      Error_Handler();
 8002024:	f7ff fef6 	bl	8001e14 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002028:	2300      	movs	r3, #0
 800202a:	613b      	str	r3, [r7, #16]
 800202c:	4b2f      	ldr	r3, [pc, #188]	@ (80020ec <HAL_I2S_MspInit+0x11c>)
 800202e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002030:	4a2e      	ldr	r2, [pc, #184]	@ (80020ec <HAL_I2S_MspInit+0x11c>)
 8002032:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002036:	6413      	str	r3, [r2, #64]	@ 0x40
 8002038:	4b2c      	ldr	r3, [pc, #176]	@ (80020ec <HAL_I2S_MspInit+0x11c>)
 800203a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800203c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002040:	613b      	str	r3, [r7, #16]
 8002042:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002044:	2300      	movs	r3, #0
 8002046:	60fb      	str	r3, [r7, #12]
 8002048:	4b28      	ldr	r3, [pc, #160]	@ (80020ec <HAL_I2S_MspInit+0x11c>)
 800204a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800204c:	4a27      	ldr	r2, [pc, #156]	@ (80020ec <HAL_I2S_MspInit+0x11c>)
 800204e:	f043 0304 	orr.w	r3, r3, #4
 8002052:	6313      	str	r3, [r2, #48]	@ 0x30
 8002054:	4b25      	ldr	r3, [pc, #148]	@ (80020ec <HAL_I2S_MspInit+0x11c>)
 8002056:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002058:	f003 0304 	and.w	r3, r3, #4
 800205c:	60fb      	str	r3, [r7, #12]
 800205e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002060:	2300      	movs	r3, #0
 8002062:	60bb      	str	r3, [r7, #8]
 8002064:	4b21      	ldr	r3, [pc, #132]	@ (80020ec <HAL_I2S_MspInit+0x11c>)
 8002066:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002068:	4a20      	ldr	r2, [pc, #128]	@ (80020ec <HAL_I2S_MspInit+0x11c>)
 800206a:	f043 0302 	orr.w	r3, r3, #2
 800206e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002070:	4b1e      	ldr	r3, [pc, #120]	@ (80020ec <HAL_I2S_MspInit+0x11c>)
 8002072:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002074:	f003 0302 	and.w	r3, r3, #2
 8002078:	60bb      	str	r3, [r7, #8]
 800207a:	68bb      	ldr	r3, [r7, #8]
    PC2     ------> I2S2_ext_SD
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800207c:	2304      	movs	r3, #4
 800207e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002080:	2302      	movs	r3, #2
 8002082:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002084:	2300      	movs	r3, #0
 8002086:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002088:	2300      	movs	r3, #0
 800208a:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 800208c:	2306      	movs	r3, #6
 800208e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002090:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002094:	4619      	mov	r1, r3
 8002096:	4816      	ldr	r0, [pc, #88]	@ (80020f0 <HAL_I2S_MspInit+0x120>)
 8002098:	f001 fbe4 	bl	8003864 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800209c:	2308      	movs	r3, #8
 800209e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a0:	2302      	movs	r3, #2
 80020a2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a4:	2300      	movs	r3, #0
 80020a6:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020a8:	2300      	movs	r3, #0
 80020aa:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80020ac:	2305      	movs	r3, #5
 80020ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80020b0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80020b4:	4619      	mov	r1, r3
 80020b6:	480e      	ldr	r0, [pc, #56]	@ (80020f0 <HAL_I2S_MspInit+0x120>)
 80020b8:	f001 fbd4 	bl	8003864 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 80020bc:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80020c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020c2:	2302      	movs	r3, #2
 80020c4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c6:	2300      	movs	r3, #0
 80020c8:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020ca:	2300      	movs	r3, #0
 80020cc:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80020ce:	2305      	movs	r3, #5
 80020d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020d2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80020d6:	4619      	mov	r1, r3
 80020d8:	4806      	ldr	r0, [pc, #24]	@ (80020f4 <HAL_I2S_MspInit+0x124>)
 80020da:	f001 fbc3 	bl	8003864 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80020de:	bf00      	nop
 80020e0:	3740      	adds	r7, #64	@ 0x40
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	40003800 	.word	0x40003800
 80020ec:	40023800 	.word	0x40023800
 80020f0:	40020800 	.word	0x40020800
 80020f4:	40020400 	.word	0x40020400

080020f8 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80020f8:	b480      	push	{r7}
 80020fa:	b085      	sub	sp, #20
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4a15      	ldr	r2, [pc, #84]	@ (800215c <HAL_TIM_PWM_MspInit+0x64>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d10e      	bne.n	8002128 <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800210a:	2300      	movs	r3, #0
 800210c:	60fb      	str	r3, [r7, #12]
 800210e:	4b14      	ldr	r3, [pc, #80]	@ (8002160 <HAL_TIM_PWM_MspInit+0x68>)
 8002110:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002112:	4a13      	ldr	r2, [pc, #76]	@ (8002160 <HAL_TIM_PWM_MspInit+0x68>)
 8002114:	f043 0301 	orr.w	r3, r3, #1
 8002118:	6453      	str	r3, [r2, #68]	@ 0x44
 800211a:	4b11      	ldr	r3, [pc, #68]	@ (8002160 <HAL_TIM_PWM_MspInit+0x68>)
 800211c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800211e:	f003 0301 	and.w	r3, r3, #1
 8002122:	60fb      	str	r3, [r7, #12]
 8002124:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002126:	e012      	b.n	800214e <HAL_TIM_PWM_MspInit+0x56>
  else if(htim_pwm->Instance==TIM3)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a0d      	ldr	r2, [pc, #52]	@ (8002164 <HAL_TIM_PWM_MspInit+0x6c>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d10d      	bne.n	800214e <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002132:	2300      	movs	r3, #0
 8002134:	60bb      	str	r3, [r7, #8]
 8002136:	4b0a      	ldr	r3, [pc, #40]	@ (8002160 <HAL_TIM_PWM_MspInit+0x68>)
 8002138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800213a:	4a09      	ldr	r2, [pc, #36]	@ (8002160 <HAL_TIM_PWM_MspInit+0x68>)
 800213c:	f043 0302 	orr.w	r3, r3, #2
 8002140:	6413      	str	r3, [r2, #64]	@ 0x40
 8002142:	4b07      	ldr	r3, [pc, #28]	@ (8002160 <HAL_TIM_PWM_MspInit+0x68>)
 8002144:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002146:	f003 0302 	and.w	r3, r3, #2
 800214a:	60bb      	str	r3, [r7, #8]
 800214c:	68bb      	ldr	r3, [r7, #8]
}
 800214e:	bf00      	nop
 8002150:	3714      	adds	r7, #20
 8002152:	46bd      	mov	sp, r7
 8002154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002158:	4770      	bx	lr
 800215a:	bf00      	nop
 800215c:	40010000 	.word	0x40010000
 8002160:	40023800 	.word	0x40023800
 8002164:	40000400 	.word	0x40000400

08002168 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b08a      	sub	sp, #40	@ 0x28
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002170:	f107 0314 	add.w	r3, r7, #20
 8002174:	2200      	movs	r2, #0
 8002176:	601a      	str	r2, [r3, #0]
 8002178:	605a      	str	r2, [r3, #4]
 800217a:	609a      	str	r2, [r3, #8]
 800217c:	60da      	str	r2, [r3, #12]
 800217e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002188:	d12c      	bne.n	80021e4 <HAL_TIM_Encoder_MspInit+0x7c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800218a:	2300      	movs	r3, #0
 800218c:	613b      	str	r3, [r7, #16]
 800218e:	4b17      	ldr	r3, [pc, #92]	@ (80021ec <HAL_TIM_Encoder_MspInit+0x84>)
 8002190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002192:	4a16      	ldr	r2, [pc, #88]	@ (80021ec <HAL_TIM_Encoder_MspInit+0x84>)
 8002194:	f043 0301 	orr.w	r3, r3, #1
 8002198:	6413      	str	r3, [r2, #64]	@ 0x40
 800219a:	4b14      	ldr	r3, [pc, #80]	@ (80021ec <HAL_TIM_Encoder_MspInit+0x84>)
 800219c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800219e:	f003 0301 	and.w	r3, r3, #1
 80021a2:	613b      	str	r3, [r7, #16]
 80021a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021a6:	2300      	movs	r3, #0
 80021a8:	60fb      	str	r3, [r7, #12]
 80021aa:	4b10      	ldr	r3, [pc, #64]	@ (80021ec <HAL_TIM_Encoder_MspInit+0x84>)
 80021ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ae:	4a0f      	ldr	r2, [pc, #60]	@ (80021ec <HAL_TIM_Encoder_MspInit+0x84>)
 80021b0:	f043 0301 	orr.w	r3, r3, #1
 80021b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80021b6:	4b0d      	ldr	r3, [pc, #52]	@ (80021ec <HAL_TIM_Encoder_MspInit+0x84>)
 80021b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ba:	f003 0301 	and.w	r3, r3, #1
 80021be:	60fb      	str	r3, [r7, #12]
 80021c0:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_15;
 80021c2:	f248 0302 	movw	r3, #32770	@ 0x8002
 80021c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021c8:	2302      	movs	r3, #2
 80021ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021cc:	2300      	movs	r3, #0
 80021ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021d0:	2300      	movs	r3, #0
 80021d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80021d4:	2301      	movs	r3, #1
 80021d6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021d8:	f107 0314 	add.w	r3, r7, #20
 80021dc:	4619      	mov	r1, r3
 80021de:	4804      	ldr	r0, [pc, #16]	@ (80021f0 <HAL_TIM_Encoder_MspInit+0x88>)
 80021e0:	f001 fb40 	bl	8003864 <HAL_GPIO_Init>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80021e4:	bf00      	nop
 80021e6:	3728      	adds	r7, #40	@ 0x28
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	40023800 	.word	0x40023800
 80021f0:	40020000 	.word	0x40020000

080021f4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b08a      	sub	sp, #40	@ 0x28
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021fc:	f107 0314 	add.w	r3, r7, #20
 8002200:	2200      	movs	r2, #0
 8002202:	601a      	str	r2, [r3, #0]
 8002204:	605a      	str	r2, [r3, #4]
 8002206:	609a      	str	r2, [r3, #8]
 8002208:	60da      	str	r2, [r3, #12]
 800220a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a33      	ldr	r2, [pc, #204]	@ (80022e0 <HAL_TIM_MspPostInit+0xec>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d11f      	bne.n	8002256 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002216:	2300      	movs	r3, #0
 8002218:	613b      	str	r3, [r7, #16]
 800221a:	4b32      	ldr	r3, [pc, #200]	@ (80022e4 <HAL_TIM_MspPostInit+0xf0>)
 800221c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800221e:	4a31      	ldr	r2, [pc, #196]	@ (80022e4 <HAL_TIM_MspPostInit+0xf0>)
 8002220:	f043 0310 	orr.w	r3, r3, #16
 8002224:	6313      	str	r3, [r2, #48]	@ 0x30
 8002226:	4b2f      	ldr	r3, [pc, #188]	@ (80022e4 <HAL_TIM_MspPostInit+0xf0>)
 8002228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800222a:	f003 0310 	and.w	r3, r3, #16
 800222e:	613b      	str	r3, [r7, #16]
 8002230:	693b      	ldr	r3, [r7, #16]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 8002232:	f44f 43d4 	mov.w	r3, #27136	@ 0x6a00
 8002236:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002238:	2302      	movs	r3, #2
 800223a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800223c:	2300      	movs	r3, #0
 800223e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002240:	2300      	movs	r3, #0
 8002242:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002244:	2301      	movs	r3, #1
 8002246:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002248:	f107 0314 	add.w	r3, r7, #20
 800224c:	4619      	mov	r1, r3
 800224e:	4826      	ldr	r0, [pc, #152]	@ (80022e8 <HAL_TIM_MspPostInit+0xf4>)
 8002250:	f001 fb08 	bl	8003864 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002254:	e040      	b.n	80022d8 <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM3)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4a24      	ldr	r2, [pc, #144]	@ (80022ec <HAL_TIM_MspPostInit+0xf8>)
 800225c:	4293      	cmp	r3, r2
 800225e:	d13b      	bne.n	80022d8 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002260:	2300      	movs	r3, #0
 8002262:	60fb      	str	r3, [r7, #12]
 8002264:	4b1f      	ldr	r3, [pc, #124]	@ (80022e4 <HAL_TIM_MspPostInit+0xf0>)
 8002266:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002268:	4a1e      	ldr	r2, [pc, #120]	@ (80022e4 <HAL_TIM_MspPostInit+0xf0>)
 800226a:	f043 0301 	orr.w	r3, r3, #1
 800226e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002270:	4b1c      	ldr	r3, [pc, #112]	@ (80022e4 <HAL_TIM_MspPostInit+0xf0>)
 8002272:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002274:	f003 0301 	and.w	r3, r3, #1
 8002278:	60fb      	str	r3, [r7, #12]
 800227a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800227c:	2300      	movs	r3, #0
 800227e:	60bb      	str	r3, [r7, #8]
 8002280:	4b18      	ldr	r3, [pc, #96]	@ (80022e4 <HAL_TIM_MspPostInit+0xf0>)
 8002282:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002284:	4a17      	ldr	r2, [pc, #92]	@ (80022e4 <HAL_TIM_MspPostInit+0xf0>)
 8002286:	f043 0302 	orr.w	r3, r3, #2
 800228a:	6313      	str	r3, [r2, #48]	@ 0x30
 800228c:	4b15      	ldr	r3, [pc, #84]	@ (80022e4 <HAL_TIM_MspPostInit+0xf0>)
 800228e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002290:	f003 0302 	and.w	r3, r3, #2
 8002294:	60bb      	str	r3, [r7, #8]
 8002296:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002298:	23c0      	movs	r3, #192	@ 0xc0
 800229a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800229c:	2302      	movs	r3, #2
 800229e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a0:	2300      	movs	r3, #0
 80022a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022a4:	2300      	movs	r3, #0
 80022a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80022a8:	2302      	movs	r3, #2
 80022aa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022ac:	f107 0314 	add.w	r3, r7, #20
 80022b0:	4619      	mov	r1, r3
 80022b2:	480f      	ldr	r0, [pc, #60]	@ (80022f0 <HAL_TIM_MspPostInit+0xfc>)
 80022b4:	f001 fad6 	bl	8003864 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80022b8:	2302      	movs	r3, #2
 80022ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022bc:	2302      	movs	r3, #2
 80022be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c0:	2300      	movs	r3, #0
 80022c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022c4:	2300      	movs	r3, #0
 80022c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80022c8:	2302      	movs	r3, #2
 80022ca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022cc:	f107 0314 	add.w	r3, r7, #20
 80022d0:	4619      	mov	r1, r3
 80022d2:	4808      	ldr	r0, [pc, #32]	@ (80022f4 <HAL_TIM_MspPostInit+0x100>)
 80022d4:	f001 fac6 	bl	8003864 <HAL_GPIO_Init>
}
 80022d8:	bf00      	nop
 80022da:	3728      	adds	r7, #40	@ 0x28
 80022dc:	46bd      	mov	sp, r7
 80022de:	bd80      	pop	{r7, pc}
 80022e0:	40010000 	.word	0x40010000
 80022e4:	40023800 	.word	0x40023800
 80022e8:	40021000 	.word	0x40021000
 80022ec:	40000400 	.word	0x40000400
 80022f0:	40020000 	.word	0x40020000
 80022f4:	40020400 	.word	0x40020400

080022f8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b08a      	sub	sp, #40	@ 0x28
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002300:	f107 0314 	add.w	r3, r7, #20
 8002304:	2200      	movs	r2, #0
 8002306:	601a      	str	r2, [r3, #0]
 8002308:	605a      	str	r2, [r3, #4]
 800230a:	609a      	str	r2, [r3, #8]
 800230c:	60da      	str	r2, [r3, #12]
 800230e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4a1d      	ldr	r2, [pc, #116]	@ (800238c <HAL_UART_MspInit+0x94>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d133      	bne.n	8002382 <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800231a:	2300      	movs	r3, #0
 800231c:	613b      	str	r3, [r7, #16]
 800231e:	4b1c      	ldr	r3, [pc, #112]	@ (8002390 <HAL_UART_MspInit+0x98>)
 8002320:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002322:	4a1b      	ldr	r2, [pc, #108]	@ (8002390 <HAL_UART_MspInit+0x98>)
 8002324:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002328:	6413      	str	r3, [r2, #64]	@ 0x40
 800232a:	4b19      	ldr	r3, [pc, #100]	@ (8002390 <HAL_UART_MspInit+0x98>)
 800232c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800232e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002332:	613b      	str	r3, [r7, #16]
 8002334:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002336:	2300      	movs	r3, #0
 8002338:	60fb      	str	r3, [r7, #12]
 800233a:	4b15      	ldr	r3, [pc, #84]	@ (8002390 <HAL_UART_MspInit+0x98>)
 800233c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800233e:	4a14      	ldr	r2, [pc, #80]	@ (8002390 <HAL_UART_MspInit+0x98>)
 8002340:	f043 0301 	orr.w	r3, r3, #1
 8002344:	6313      	str	r3, [r2, #48]	@ 0x30
 8002346:	4b12      	ldr	r3, [pc, #72]	@ (8002390 <HAL_UART_MspInit+0x98>)
 8002348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800234a:	f003 0301 	and.w	r3, r3, #1
 800234e:	60fb      	str	r3, [r7, #12]
 8002350:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002352:	230c      	movs	r3, #12
 8002354:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002356:	2302      	movs	r3, #2
 8002358:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800235a:	2300      	movs	r3, #0
 800235c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800235e:	2303      	movs	r3, #3
 8002360:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002362:	2307      	movs	r3, #7
 8002364:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002366:	f107 0314 	add.w	r3, r7, #20
 800236a:	4619      	mov	r1, r3
 800236c:	4809      	ldr	r0, [pc, #36]	@ (8002394 <HAL_UART_MspInit+0x9c>)
 800236e:	f001 fa79 	bl	8003864 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002372:	2200      	movs	r2, #0
 8002374:	2100      	movs	r1, #0
 8002376:	2026      	movs	r0, #38	@ 0x26
 8002378:	f000 fec1 	bl	80030fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800237c:	2026      	movs	r0, #38	@ 0x26
 800237e:	f000 feda 	bl	8003136 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002382:	bf00      	nop
 8002384:	3728      	adds	r7, #40	@ 0x28
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}
 800238a:	bf00      	nop
 800238c:	40004400 	.word	0x40004400
 8002390:	40023800 	.word	0x40023800
 8002394:	40020000 	.word	0x40020000

08002398 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002398:	b480      	push	{r7}
 800239a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800239c:	bf00      	nop
 800239e:	e7fd      	b.n	800239c <NMI_Handler+0x4>

080023a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023a0:	b480      	push	{r7}
 80023a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023a4:	bf00      	nop
 80023a6:	e7fd      	b.n	80023a4 <HardFault_Handler+0x4>

080023a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023ac:	bf00      	nop
 80023ae:	e7fd      	b.n	80023ac <MemManage_Handler+0x4>

080023b0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023b4:	bf00      	nop
 80023b6:	e7fd      	b.n	80023b4 <BusFault_Handler+0x4>

080023b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023b8:	b480      	push	{r7}
 80023ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023bc:	bf00      	nop
 80023be:	e7fd      	b.n	80023bc <UsageFault_Handler+0x4>

080023c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023c4:	bf00      	nop
 80023c6:	46bd      	mov	sp, r7
 80023c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023cc:	4770      	bx	lr

080023ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023ce:	b480      	push	{r7}
 80023d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023d2:	bf00      	nop
 80023d4:	46bd      	mov	sp, r7
 80023d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023da:	4770      	bx	lr

080023dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023dc:	b480      	push	{r7}
 80023de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023e0:	bf00      	nop
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr

080023ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023ea:	b580      	push	{r7, lr}
 80023ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023ee:	f000 f975 	bl	80026dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023f2:	bf00      	nop
 80023f4:	bd80      	pop	{r7, pc}
	...

080023f8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80023fc:	4802      	ldr	r0, [pc, #8]	@ (8002408 <USART2_IRQHandler+0x10>)
 80023fe:	f005 fec9 	bl	8008194 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002402:	bf00      	nop
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	200003d8 	.word	0x200003d8

0800240c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002410:	4802      	ldr	r0, [pc, #8]	@ (800241c <DMA2_Stream0_IRQHandler+0x10>)
 8002412:	f000 ffeb 	bl	80033ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002416:	bf00      	nop
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	20000258 	.word	0x20000258

08002420 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8002424:	4802      	ldr	r0, [pc, #8]	@ (8002430 <OTG_FS_IRQHandler+0x10>)
 8002426:	f001 fe8f 	bl	8004148 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800242a:	bf00      	nop
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	20000888 	.word	0x20000888

08002434 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002434:	b480      	push	{r7}
 8002436:	af00      	add	r7, sp, #0
  return 1;
 8002438:	2301      	movs	r3, #1
}
 800243a:	4618      	mov	r0, r3
 800243c:	46bd      	mov	sp, r7
 800243e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002442:	4770      	bx	lr

08002444 <_kill>:

int _kill(int pid, int sig)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b082      	sub	sp, #8
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
 800244c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800244e:	f00b f8f1 	bl	800d634 <__errno>
 8002452:	4603      	mov	r3, r0
 8002454:	2216      	movs	r2, #22
 8002456:	601a      	str	r2, [r3, #0]
  return -1;
 8002458:	f04f 33ff 	mov.w	r3, #4294967295
}
 800245c:	4618      	mov	r0, r3
 800245e:	3708      	adds	r7, #8
 8002460:	46bd      	mov	sp, r7
 8002462:	bd80      	pop	{r7, pc}

08002464 <_exit>:

void _exit (int status)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b082      	sub	sp, #8
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800246c:	f04f 31ff 	mov.w	r1, #4294967295
 8002470:	6878      	ldr	r0, [r7, #4]
 8002472:	f7ff ffe7 	bl	8002444 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002476:	bf00      	nop
 8002478:	e7fd      	b.n	8002476 <_exit+0x12>

0800247a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800247a:	b580      	push	{r7, lr}
 800247c:	b086      	sub	sp, #24
 800247e:	af00      	add	r7, sp, #0
 8002480:	60f8      	str	r0, [r7, #12]
 8002482:	60b9      	str	r1, [r7, #8]
 8002484:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002486:	2300      	movs	r3, #0
 8002488:	617b      	str	r3, [r7, #20]
 800248a:	e00a      	b.n	80024a2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800248c:	f3af 8000 	nop.w
 8002490:	4601      	mov	r1, r0
 8002492:	68bb      	ldr	r3, [r7, #8]
 8002494:	1c5a      	adds	r2, r3, #1
 8002496:	60ba      	str	r2, [r7, #8]
 8002498:	b2ca      	uxtb	r2, r1
 800249a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800249c:	697b      	ldr	r3, [r7, #20]
 800249e:	3301      	adds	r3, #1
 80024a0:	617b      	str	r3, [r7, #20]
 80024a2:	697a      	ldr	r2, [r7, #20]
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	429a      	cmp	r2, r3
 80024a8:	dbf0      	blt.n	800248c <_read+0x12>
  }

  return len;
 80024aa:	687b      	ldr	r3, [r7, #4]
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	3718      	adds	r7, #24
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}

080024b4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b086      	sub	sp, #24
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	60f8      	str	r0, [r7, #12]
 80024bc:	60b9      	str	r1, [r7, #8]
 80024be:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024c0:	2300      	movs	r3, #0
 80024c2:	617b      	str	r3, [r7, #20]
 80024c4:	e009      	b.n	80024da <_write+0x26>
  {
    __io_putchar(*ptr++);
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	1c5a      	adds	r2, r3, #1
 80024ca:	60ba      	str	r2, [r7, #8]
 80024cc:	781b      	ldrb	r3, [r3, #0]
 80024ce:	4618      	mov	r0, r3
 80024d0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	3301      	adds	r3, #1
 80024d8:	617b      	str	r3, [r7, #20]
 80024da:	697a      	ldr	r2, [r7, #20]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	429a      	cmp	r2, r3
 80024e0:	dbf1      	blt.n	80024c6 <_write+0x12>
  }
  return len;
 80024e2:	687b      	ldr	r3, [r7, #4]
}
 80024e4:	4618      	mov	r0, r3
 80024e6:	3718      	adds	r7, #24
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd80      	pop	{r7, pc}

080024ec <_close>:

int _close(int file)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b083      	sub	sp, #12
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80024f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	370c      	adds	r7, #12
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr

08002504 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002504:	b480      	push	{r7}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
 800250c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002514:	605a      	str	r2, [r3, #4]
  return 0;
 8002516:	2300      	movs	r3, #0
}
 8002518:	4618      	mov	r0, r3
 800251a:	370c      	adds	r7, #12
 800251c:	46bd      	mov	sp, r7
 800251e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002522:	4770      	bx	lr

08002524 <_isatty>:

int _isatty(int file)
{
 8002524:	b480      	push	{r7}
 8002526:	b083      	sub	sp, #12
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800252c:	2301      	movs	r3, #1
}
 800252e:	4618      	mov	r0, r3
 8002530:	370c      	adds	r7, #12
 8002532:	46bd      	mov	sp, r7
 8002534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002538:	4770      	bx	lr

0800253a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800253a:	b480      	push	{r7}
 800253c:	b085      	sub	sp, #20
 800253e:	af00      	add	r7, sp, #0
 8002540:	60f8      	str	r0, [r7, #12]
 8002542:	60b9      	str	r1, [r7, #8]
 8002544:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002546:	2300      	movs	r3, #0
}
 8002548:	4618      	mov	r0, r3
 800254a:	3714      	adds	r7, #20
 800254c:	46bd      	mov	sp, r7
 800254e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002552:	4770      	bx	lr

08002554 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b086      	sub	sp, #24
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800255c:	4a14      	ldr	r2, [pc, #80]	@ (80025b0 <_sbrk+0x5c>)
 800255e:	4b15      	ldr	r3, [pc, #84]	@ (80025b4 <_sbrk+0x60>)
 8002560:	1ad3      	subs	r3, r2, r3
 8002562:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002564:	697b      	ldr	r3, [r7, #20]
 8002566:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002568:	4b13      	ldr	r3, [pc, #76]	@ (80025b8 <_sbrk+0x64>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d102      	bne.n	8002576 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002570:	4b11      	ldr	r3, [pc, #68]	@ (80025b8 <_sbrk+0x64>)
 8002572:	4a12      	ldr	r2, [pc, #72]	@ (80025bc <_sbrk+0x68>)
 8002574:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002576:	4b10      	ldr	r3, [pc, #64]	@ (80025b8 <_sbrk+0x64>)
 8002578:	681a      	ldr	r2, [r3, #0]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	4413      	add	r3, r2
 800257e:	693a      	ldr	r2, [r7, #16]
 8002580:	429a      	cmp	r2, r3
 8002582:	d207      	bcs.n	8002594 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002584:	f00b f856 	bl	800d634 <__errno>
 8002588:	4603      	mov	r3, r0
 800258a:	220c      	movs	r2, #12
 800258c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800258e:	f04f 33ff 	mov.w	r3, #4294967295
 8002592:	e009      	b.n	80025a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002594:	4b08      	ldr	r3, [pc, #32]	@ (80025b8 <_sbrk+0x64>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800259a:	4b07      	ldr	r3, [pc, #28]	@ (80025b8 <_sbrk+0x64>)
 800259c:	681a      	ldr	r2, [r3, #0]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	4413      	add	r3, r2
 80025a2:	4a05      	ldr	r2, [pc, #20]	@ (80025b8 <_sbrk+0x64>)
 80025a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80025a6:	68fb      	ldr	r3, [r7, #12]
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	3718      	adds	r7, #24
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}
 80025b0:	20020000 	.word	0x20020000
 80025b4:	00000400 	.word	0x00000400
 80025b8:	200004a4 	.word	0x200004a4
 80025bc:	20000db8 	.word	0x20000db8

080025c0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80025c0:	b480      	push	{r7}
 80025c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025c4:	4b06      	ldr	r3, [pc, #24]	@ (80025e0 <SystemInit+0x20>)
 80025c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025ca:	4a05      	ldr	r2, [pc, #20]	@ (80025e0 <SystemInit+0x20>)
 80025cc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80025d0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025d4:	bf00      	nop
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr
 80025de:	bf00      	nop
 80025e0:	e000ed00 	.word	0xe000ed00

080025e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80025e4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800261c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80025e8:	f7ff ffea 	bl	80025c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80025ec:	480c      	ldr	r0, [pc, #48]	@ (8002620 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80025ee:	490d      	ldr	r1, [pc, #52]	@ (8002624 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80025f0:	4a0d      	ldr	r2, [pc, #52]	@ (8002628 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80025f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025f4:	e002      	b.n	80025fc <LoopCopyDataInit>

080025f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025fa:	3304      	adds	r3, #4

080025fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002600:	d3f9      	bcc.n	80025f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002602:	4a0a      	ldr	r2, [pc, #40]	@ (800262c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002604:	4c0a      	ldr	r4, [pc, #40]	@ (8002630 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002606:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002608:	e001      	b.n	800260e <LoopFillZerobss>

0800260a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800260a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800260c:	3204      	adds	r2, #4

0800260e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800260e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002610:	d3fb      	bcc.n	800260a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002612:	f00b f815 	bl	800d640 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002616:	f7fe fe15 	bl	8001244 <main>
  bx  lr    
 800261a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800261c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002620:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002624:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8002628:	0800f99c 	.word	0x0800f99c
  ldr r2, =_sbss
 800262c:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8002630:	20000db4 	.word	0x20000db4

08002634 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002634:	e7fe      	b.n	8002634 <ADC_IRQHandler>
	...

08002638 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800263c:	4b0e      	ldr	r3, [pc, #56]	@ (8002678 <HAL_Init+0x40>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4a0d      	ldr	r2, [pc, #52]	@ (8002678 <HAL_Init+0x40>)
 8002642:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002646:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002648:	4b0b      	ldr	r3, [pc, #44]	@ (8002678 <HAL_Init+0x40>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a0a      	ldr	r2, [pc, #40]	@ (8002678 <HAL_Init+0x40>)
 800264e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002652:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002654:	4b08      	ldr	r3, [pc, #32]	@ (8002678 <HAL_Init+0x40>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a07      	ldr	r2, [pc, #28]	@ (8002678 <HAL_Init+0x40>)
 800265a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800265e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002660:	2003      	movs	r0, #3
 8002662:	f000 fd41 	bl	80030e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002666:	2000      	movs	r0, #0
 8002668:	f000 f808 	bl	800267c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800266c:	f7ff fbd8 	bl	8001e20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002670:	2300      	movs	r3, #0
}
 8002672:	4618      	mov	r0, r3
 8002674:	bd80      	pop	{r7, pc}
 8002676:	bf00      	nop
 8002678:	40023c00 	.word	0x40023c00

0800267c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b082      	sub	sp, #8
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002684:	4b12      	ldr	r3, [pc, #72]	@ (80026d0 <HAL_InitTick+0x54>)
 8002686:	681a      	ldr	r2, [r3, #0]
 8002688:	4b12      	ldr	r3, [pc, #72]	@ (80026d4 <HAL_InitTick+0x58>)
 800268a:	781b      	ldrb	r3, [r3, #0]
 800268c:	4619      	mov	r1, r3
 800268e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002692:	fbb3 f3f1 	udiv	r3, r3, r1
 8002696:	fbb2 f3f3 	udiv	r3, r2, r3
 800269a:	4618      	mov	r0, r3
 800269c:	f000 fd59 	bl	8003152 <HAL_SYSTICK_Config>
 80026a0:	4603      	mov	r3, r0
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d001      	beq.n	80026aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	e00e      	b.n	80026c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2b0f      	cmp	r3, #15
 80026ae:	d80a      	bhi.n	80026c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026b0:	2200      	movs	r2, #0
 80026b2:	6879      	ldr	r1, [r7, #4]
 80026b4:	f04f 30ff 	mov.w	r0, #4294967295
 80026b8:	f000 fd21 	bl	80030fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80026bc:	4a06      	ldr	r2, [pc, #24]	@ (80026d8 <HAL_InitTick+0x5c>)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80026c2:	2300      	movs	r3, #0
 80026c4:	e000      	b.n	80026c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80026c6:	2301      	movs	r3, #1
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	3708      	adds	r7, #8
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	20000000 	.word	0x20000000
 80026d4:	20000008 	.word	0x20000008
 80026d8:	20000004 	.word	0x20000004

080026dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026dc:	b480      	push	{r7}
 80026de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026e0:	4b06      	ldr	r3, [pc, #24]	@ (80026fc <HAL_IncTick+0x20>)
 80026e2:	781b      	ldrb	r3, [r3, #0]
 80026e4:	461a      	mov	r2, r3
 80026e6:	4b06      	ldr	r3, [pc, #24]	@ (8002700 <HAL_IncTick+0x24>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4413      	add	r3, r2
 80026ec:	4a04      	ldr	r2, [pc, #16]	@ (8002700 <HAL_IncTick+0x24>)
 80026ee:	6013      	str	r3, [r2, #0]
}
 80026f0:	bf00      	nop
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr
 80026fa:	bf00      	nop
 80026fc:	20000008 	.word	0x20000008
 8002700:	200004a8 	.word	0x200004a8

08002704 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002704:	b480      	push	{r7}
 8002706:	af00      	add	r7, sp, #0
  return uwTick;
 8002708:	4b03      	ldr	r3, [pc, #12]	@ (8002718 <HAL_GetTick+0x14>)
 800270a:	681b      	ldr	r3, [r3, #0]
}
 800270c:	4618      	mov	r0, r3
 800270e:	46bd      	mov	sp, r7
 8002710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002714:	4770      	bx	lr
 8002716:	bf00      	nop
 8002718:	200004a8 	.word	0x200004a8

0800271c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b084      	sub	sp, #16
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002724:	f7ff ffee 	bl	8002704 <HAL_GetTick>
 8002728:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002734:	d005      	beq.n	8002742 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002736:	4b0a      	ldr	r3, [pc, #40]	@ (8002760 <HAL_Delay+0x44>)
 8002738:	781b      	ldrb	r3, [r3, #0]
 800273a:	461a      	mov	r2, r3
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	4413      	add	r3, r2
 8002740:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002742:	bf00      	nop
 8002744:	f7ff ffde 	bl	8002704 <HAL_GetTick>
 8002748:	4602      	mov	r2, r0
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	1ad3      	subs	r3, r2, r3
 800274e:	68fa      	ldr	r2, [r7, #12]
 8002750:	429a      	cmp	r2, r3
 8002752:	d8f7      	bhi.n	8002744 <HAL_Delay+0x28>
  {
  }
}
 8002754:	bf00      	nop
 8002756:	bf00      	nop
 8002758:	3710      	adds	r7, #16
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	20000008 	.word	0x20000008

08002764 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b084      	sub	sp, #16
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800276c:	2300      	movs	r3, #0
 800276e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d101      	bne.n	800277a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002776:	2301      	movs	r3, #1
 8002778:	e033      	b.n	80027e2 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800277e:	2b00      	cmp	r3, #0
 8002780:	d109      	bne.n	8002796 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002782:	6878      	ldr	r0, [r7, #4]
 8002784:	f7ff fb74 	bl	8001e70 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2200      	movs	r2, #0
 800278c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2200      	movs	r2, #0
 8002792:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800279a:	f003 0310 	and.w	r3, r3, #16
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d118      	bne.n	80027d4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027a6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80027aa:	f023 0302 	bic.w	r3, r3, #2
 80027ae:	f043 0202 	orr.w	r2, r3, #2
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80027b6:	6878      	ldr	r0, [r7, #4]
 80027b8:	f000 faca 	bl	8002d50 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2200      	movs	r2, #0
 80027c0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027c6:	f023 0303 	bic.w	r3, r3, #3
 80027ca:	f043 0201 	orr.w	r2, r3, #1
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	641a      	str	r2, [r3, #64]	@ 0x40
 80027d2:	e001      	b.n	80027d8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80027d4:	2301      	movs	r3, #1
 80027d6:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2200      	movs	r2, #0
 80027dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80027e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80027e2:	4618      	mov	r0, r3
 80027e4:	3710      	adds	r7, #16
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}
	...

080027ec <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80027ec:	b480      	push	{r7}
 80027ee:	b085      	sub	sp, #20
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80027f4:	2300      	movs	r3, #0
 80027f6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80027fe:	2b01      	cmp	r3, #1
 8002800:	d101      	bne.n	8002806 <HAL_ADC_Start+0x1a>
 8002802:	2302      	movs	r3, #2
 8002804:	e097      	b.n	8002936 <HAL_ADC_Start+0x14a>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2201      	movs	r2, #1
 800280a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	689b      	ldr	r3, [r3, #8]
 8002814:	f003 0301 	and.w	r3, r3, #1
 8002818:	2b01      	cmp	r3, #1
 800281a:	d018      	beq.n	800284e <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	689a      	ldr	r2, [r3, #8]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f042 0201 	orr.w	r2, r2, #1
 800282a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800282c:	4b45      	ldr	r3, [pc, #276]	@ (8002944 <HAL_ADC_Start+0x158>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a45      	ldr	r2, [pc, #276]	@ (8002948 <HAL_ADC_Start+0x15c>)
 8002832:	fba2 2303 	umull	r2, r3, r2, r3
 8002836:	0c9a      	lsrs	r2, r3, #18
 8002838:	4613      	mov	r3, r2
 800283a:	005b      	lsls	r3, r3, #1
 800283c:	4413      	add	r3, r2
 800283e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002840:	e002      	b.n	8002848 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002842:	68bb      	ldr	r3, [r7, #8]
 8002844:	3b01      	subs	r3, #1
 8002846:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d1f9      	bne.n	8002842 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	689b      	ldr	r3, [r3, #8]
 8002854:	f003 0301 	and.w	r3, r3, #1
 8002858:	2b01      	cmp	r3, #1
 800285a:	d15f      	bne.n	800291c <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002860:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002864:	f023 0301 	bic.w	r3, r3, #1
 8002868:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800287a:	2b00      	cmp	r3, #0
 800287c:	d007      	beq.n	800288e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002882:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002886:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002892:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002896:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800289a:	d106      	bne.n	80028aa <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028a0:	f023 0206 	bic.w	r2, r3, #6
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	645a      	str	r2, [r3, #68]	@ 0x44
 80028a8:	e002      	b.n	80028b0 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2200      	movs	r2, #0
 80028ae:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2200      	movs	r2, #0
 80028b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80028b8:	4b24      	ldr	r3, [pc, #144]	@ (800294c <HAL_ADC_Start+0x160>)
 80028ba:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80028c4:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	f003 031f 	and.w	r3, r3, #31
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d10f      	bne.n	80028f2 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	689b      	ldr	r3, [r3, #8]
 80028d8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d129      	bne.n	8002934 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	689a      	ldr	r2, [r3, #8]
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80028ee:	609a      	str	r2, [r3, #8]
 80028f0:	e020      	b.n	8002934 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4a16      	ldr	r2, [pc, #88]	@ (8002950 <HAL_ADC_Start+0x164>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d11b      	bne.n	8002934 <HAL_ADC_Start+0x148>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	689b      	ldr	r3, [r3, #8]
 8002902:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002906:	2b00      	cmp	r3, #0
 8002908:	d114      	bne.n	8002934 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	689a      	ldr	r2, [r3, #8]
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002918:	609a      	str	r2, [r3, #8]
 800291a:	e00b      	b.n	8002934 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002920:	f043 0210 	orr.w	r2, r3, #16
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800292c:	f043 0201 	orr.w	r2, r3, #1
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002934:	2300      	movs	r3, #0
}
 8002936:	4618      	mov	r0, r3
 8002938:	3714      	adds	r7, #20
 800293a:	46bd      	mov	sp, r7
 800293c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002940:	4770      	bx	lr
 8002942:	bf00      	nop
 8002944:	20000000 	.word	0x20000000
 8002948:	431bde83 	.word	0x431bde83
 800294c:	40012300 	.word	0x40012300
 8002950:	40012000 	.word	0x40012000

08002954 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002954:	b480      	push	{r7}
 8002956:	b083      	sub	sp, #12
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002962:	2b01      	cmp	r3, #1
 8002964:	d101      	bne.n	800296a <HAL_ADC_Stop+0x16>
 8002966:	2302      	movs	r3, #2
 8002968:	e021      	b.n	80029ae <HAL_ADC_Stop+0x5a>
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2201      	movs	r2, #1
 800296e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	689a      	ldr	r2, [r3, #8]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f022 0201 	bic.w	r2, r2, #1
 8002980:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	689b      	ldr	r3, [r3, #8]
 8002988:	f003 0301 	and.w	r3, r3, #1
 800298c:	2b00      	cmp	r3, #0
 800298e:	d109      	bne.n	80029a4 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002994:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002998:	f023 0301 	bic.w	r3, r3, #1
 800299c:	f043 0201 	orr.w	r2, r3, #1
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2200      	movs	r2, #0
 80029a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80029ac:	2300      	movs	r3, #0
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	370c      	adds	r7, #12
 80029b2:	46bd      	mov	sp, r7
 80029b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b8:	4770      	bx	lr

080029ba <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80029ba:	b580      	push	{r7, lr}
 80029bc:	b084      	sub	sp, #16
 80029be:	af00      	add	r7, sp, #0
 80029c0:	6078      	str	r0, [r7, #4]
 80029c2:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80029c4:	2300      	movs	r3, #0
 80029c6:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	689b      	ldr	r3, [r3, #8]
 80029ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029d6:	d113      	bne.n	8002a00 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	689b      	ldr	r3, [r3, #8]
 80029de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80029e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80029e6:	d10b      	bne.n	8002a00 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ec:	f043 0220 	orr.w	r2, r3, #32
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2200      	movs	r2, #0
 80029f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80029fc:	2301      	movs	r3, #1
 80029fe:	e063      	b.n	8002ac8 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a00:	f7ff fe80 	bl	8002704 <HAL_GetTick>
 8002a04:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002a06:	e021      	b.n	8002a4c <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a0e:	d01d      	beq.n	8002a4c <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d007      	beq.n	8002a26 <HAL_ADC_PollForConversion+0x6c>
 8002a16:	f7ff fe75 	bl	8002704 <HAL_GetTick>
 8002a1a:	4602      	mov	r2, r0
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	1ad3      	subs	r3, r2, r3
 8002a20:	683a      	ldr	r2, [r7, #0]
 8002a22:	429a      	cmp	r2, r3
 8002a24:	d212      	bcs.n	8002a4c <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f003 0302 	and.w	r3, r3, #2
 8002a30:	2b02      	cmp	r3, #2
 8002a32:	d00b      	beq.n	8002a4c <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a38:	f043 0204 	orr.w	r2, r3, #4
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2200      	movs	r2, #0
 8002a44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8002a48:	2303      	movs	r3, #3
 8002a4a:	e03d      	b.n	8002ac8 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f003 0302 	and.w	r3, r3, #2
 8002a56:	2b02      	cmp	r3, #2
 8002a58:	d1d6      	bne.n	8002a08 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f06f 0212 	mvn.w	r2, #18
 8002a62:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a68:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d123      	bne.n	8002ac6 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d11f      	bne.n	8002ac6 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a8c:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d006      	beq.n	8002aa2 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d111      	bne.n	8002ac6 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aa6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ab2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d105      	bne.n	8002ac6 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002abe:	f043 0201 	orr.w	r2, r3, #1
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002ac6:	2300      	movs	r3, #0
}
 8002ac8:	4618      	mov	r0, r3
 8002aca:	3710      	adds	r7, #16
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bd80      	pop	{r7, pc}

08002ad0 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b083      	sub	sp, #12
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002ade:	4618      	mov	r0, r3
 8002ae0:	370c      	adds	r7, #12
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae8:	4770      	bx	lr
	...

08002aec <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002aec:	b480      	push	{r7}
 8002aee:	b085      	sub	sp, #20
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
 8002af4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002af6:	2300      	movs	r3, #0
 8002af8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002b00:	2b01      	cmp	r3, #1
 8002b02:	d101      	bne.n	8002b08 <HAL_ADC_ConfigChannel+0x1c>
 8002b04:	2302      	movs	r3, #2
 8002b06:	e113      	b.n	8002d30 <HAL_ADC_ConfigChannel+0x244>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	2b09      	cmp	r3, #9
 8002b16:	d925      	bls.n	8002b64 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	68d9      	ldr	r1, [r3, #12]
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	b29b      	uxth	r3, r3
 8002b24:	461a      	mov	r2, r3
 8002b26:	4613      	mov	r3, r2
 8002b28:	005b      	lsls	r3, r3, #1
 8002b2a:	4413      	add	r3, r2
 8002b2c:	3b1e      	subs	r3, #30
 8002b2e:	2207      	movs	r2, #7
 8002b30:	fa02 f303 	lsl.w	r3, r2, r3
 8002b34:	43da      	mvns	r2, r3
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	400a      	ands	r2, r1
 8002b3c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	68d9      	ldr	r1, [r3, #12]
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	689a      	ldr	r2, [r3, #8]
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	b29b      	uxth	r3, r3
 8002b4e:	4618      	mov	r0, r3
 8002b50:	4603      	mov	r3, r0
 8002b52:	005b      	lsls	r3, r3, #1
 8002b54:	4403      	add	r3, r0
 8002b56:	3b1e      	subs	r3, #30
 8002b58:	409a      	lsls	r2, r3
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	430a      	orrs	r2, r1
 8002b60:	60da      	str	r2, [r3, #12]
 8002b62:	e022      	b.n	8002baa <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	6919      	ldr	r1, [r3, #16]
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	b29b      	uxth	r3, r3
 8002b70:	461a      	mov	r2, r3
 8002b72:	4613      	mov	r3, r2
 8002b74:	005b      	lsls	r3, r3, #1
 8002b76:	4413      	add	r3, r2
 8002b78:	2207      	movs	r2, #7
 8002b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b7e:	43da      	mvns	r2, r3
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	400a      	ands	r2, r1
 8002b86:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	6919      	ldr	r1, [r3, #16]
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	689a      	ldr	r2, [r3, #8]
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	b29b      	uxth	r3, r3
 8002b98:	4618      	mov	r0, r3
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	005b      	lsls	r3, r3, #1
 8002b9e:	4403      	add	r3, r0
 8002ba0:	409a      	lsls	r2, r3
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	430a      	orrs	r2, r1
 8002ba8:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	2b06      	cmp	r3, #6
 8002bb0:	d824      	bhi.n	8002bfc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	685a      	ldr	r2, [r3, #4]
 8002bbc:	4613      	mov	r3, r2
 8002bbe:	009b      	lsls	r3, r3, #2
 8002bc0:	4413      	add	r3, r2
 8002bc2:	3b05      	subs	r3, #5
 8002bc4:	221f      	movs	r2, #31
 8002bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bca:	43da      	mvns	r2, r3
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	400a      	ands	r2, r1
 8002bd2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	b29b      	uxth	r3, r3
 8002be0:	4618      	mov	r0, r3
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	685a      	ldr	r2, [r3, #4]
 8002be6:	4613      	mov	r3, r2
 8002be8:	009b      	lsls	r3, r3, #2
 8002bea:	4413      	add	r3, r2
 8002bec:	3b05      	subs	r3, #5
 8002bee:	fa00 f203 	lsl.w	r2, r0, r3
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	430a      	orrs	r2, r1
 8002bf8:	635a      	str	r2, [r3, #52]	@ 0x34
 8002bfa:	e04c      	b.n	8002c96 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	2b0c      	cmp	r3, #12
 8002c02:	d824      	bhi.n	8002c4e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	685a      	ldr	r2, [r3, #4]
 8002c0e:	4613      	mov	r3, r2
 8002c10:	009b      	lsls	r3, r3, #2
 8002c12:	4413      	add	r3, r2
 8002c14:	3b23      	subs	r3, #35	@ 0x23
 8002c16:	221f      	movs	r2, #31
 8002c18:	fa02 f303 	lsl.w	r3, r2, r3
 8002c1c:	43da      	mvns	r2, r3
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	400a      	ands	r2, r1
 8002c24:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	b29b      	uxth	r3, r3
 8002c32:	4618      	mov	r0, r3
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	685a      	ldr	r2, [r3, #4]
 8002c38:	4613      	mov	r3, r2
 8002c3a:	009b      	lsls	r3, r3, #2
 8002c3c:	4413      	add	r3, r2
 8002c3e:	3b23      	subs	r3, #35	@ 0x23
 8002c40:	fa00 f203 	lsl.w	r2, r0, r3
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	430a      	orrs	r2, r1
 8002c4a:	631a      	str	r2, [r3, #48]	@ 0x30
 8002c4c:	e023      	b.n	8002c96 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	685a      	ldr	r2, [r3, #4]
 8002c58:	4613      	mov	r3, r2
 8002c5a:	009b      	lsls	r3, r3, #2
 8002c5c:	4413      	add	r3, r2
 8002c5e:	3b41      	subs	r3, #65	@ 0x41
 8002c60:	221f      	movs	r2, #31
 8002c62:	fa02 f303 	lsl.w	r3, r2, r3
 8002c66:	43da      	mvns	r2, r3
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	400a      	ands	r2, r1
 8002c6e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	b29b      	uxth	r3, r3
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	685a      	ldr	r2, [r3, #4]
 8002c82:	4613      	mov	r3, r2
 8002c84:	009b      	lsls	r3, r3, #2
 8002c86:	4413      	add	r3, r2
 8002c88:	3b41      	subs	r3, #65	@ 0x41
 8002c8a:	fa00 f203 	lsl.w	r2, r0, r3
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	430a      	orrs	r2, r1
 8002c94:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002c96:	4b29      	ldr	r3, [pc, #164]	@ (8002d3c <HAL_ADC_ConfigChannel+0x250>)
 8002c98:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4a28      	ldr	r2, [pc, #160]	@ (8002d40 <HAL_ADC_ConfigChannel+0x254>)
 8002ca0:	4293      	cmp	r3, r2
 8002ca2:	d10f      	bne.n	8002cc4 <HAL_ADC_ConfigChannel+0x1d8>
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	2b12      	cmp	r3, #18
 8002caa:	d10b      	bne.n	8002cc4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a1d      	ldr	r2, [pc, #116]	@ (8002d40 <HAL_ADC_ConfigChannel+0x254>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d12b      	bne.n	8002d26 <HAL_ADC_ConfigChannel+0x23a>
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	4a1c      	ldr	r2, [pc, #112]	@ (8002d44 <HAL_ADC_ConfigChannel+0x258>)
 8002cd4:	4293      	cmp	r3, r2
 8002cd6:	d003      	beq.n	8002ce0 <HAL_ADC_ConfigChannel+0x1f4>
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	2b11      	cmp	r3, #17
 8002cde:	d122      	bne.n	8002d26 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4a11      	ldr	r2, [pc, #68]	@ (8002d44 <HAL_ADC_ConfigChannel+0x258>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d111      	bne.n	8002d26 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002d02:	4b11      	ldr	r3, [pc, #68]	@ (8002d48 <HAL_ADC_ConfigChannel+0x25c>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4a11      	ldr	r2, [pc, #68]	@ (8002d4c <HAL_ADC_ConfigChannel+0x260>)
 8002d08:	fba2 2303 	umull	r2, r3, r2, r3
 8002d0c:	0c9a      	lsrs	r2, r3, #18
 8002d0e:	4613      	mov	r3, r2
 8002d10:	009b      	lsls	r3, r3, #2
 8002d12:	4413      	add	r3, r2
 8002d14:	005b      	lsls	r3, r3, #1
 8002d16:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002d18:	e002      	b.n	8002d20 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002d1a:	68bb      	ldr	r3, [r7, #8]
 8002d1c:	3b01      	subs	r3, #1
 8002d1e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002d20:	68bb      	ldr	r3, [r7, #8]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d1f9      	bne.n	8002d1a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2200      	movs	r2, #0
 8002d2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002d2e:	2300      	movs	r3, #0
}
 8002d30:	4618      	mov	r0, r3
 8002d32:	3714      	adds	r7, #20
 8002d34:	46bd      	mov	sp, r7
 8002d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3a:	4770      	bx	lr
 8002d3c:	40012300 	.word	0x40012300
 8002d40:	40012000 	.word	0x40012000
 8002d44:	10000012 	.word	0x10000012
 8002d48:	20000000 	.word	0x20000000
 8002d4c:	431bde83 	.word	0x431bde83

08002d50 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002d50:	b480      	push	{r7}
 8002d52:	b085      	sub	sp, #20
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002d58:	4b79      	ldr	r3, [pc, #484]	@ (8002f40 <ADC_Init+0x1f0>)
 8002d5a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	685a      	ldr	r2, [r3, #4]
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	431a      	orrs	r2, r3
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	685a      	ldr	r2, [r3, #4]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002d84:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	6859      	ldr	r1, [r3, #4]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	691b      	ldr	r3, [r3, #16]
 8002d90:	021a      	lsls	r2, r3, #8
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	430a      	orrs	r2, r1
 8002d98:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	685a      	ldr	r2, [r3, #4]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002da8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	6859      	ldr	r1, [r3, #4]
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	689a      	ldr	r2, [r3, #8]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	430a      	orrs	r2, r1
 8002dba:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	689a      	ldr	r2, [r3, #8]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002dca:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	6899      	ldr	r1, [r3, #8]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	68da      	ldr	r2, [r3, #12]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	430a      	orrs	r2, r1
 8002ddc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002de2:	4a58      	ldr	r2, [pc, #352]	@ (8002f44 <ADC_Init+0x1f4>)
 8002de4:	4293      	cmp	r3, r2
 8002de6:	d022      	beq.n	8002e2e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	689a      	ldr	r2, [r3, #8]
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002df6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	6899      	ldr	r1, [r3, #8]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	430a      	orrs	r2, r1
 8002e08:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	689a      	ldr	r2, [r3, #8]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002e18:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	6899      	ldr	r1, [r3, #8]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	430a      	orrs	r2, r1
 8002e2a:	609a      	str	r2, [r3, #8]
 8002e2c:	e00f      	b.n	8002e4e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	689a      	ldr	r2, [r3, #8]
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002e3c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	689a      	ldr	r2, [r3, #8]
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002e4c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	689a      	ldr	r2, [r3, #8]
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f022 0202 	bic.w	r2, r2, #2
 8002e5c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	6899      	ldr	r1, [r3, #8]
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	7e1b      	ldrb	r3, [r3, #24]
 8002e68:	005a      	lsls	r2, r3, #1
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	430a      	orrs	r2, r1
 8002e70:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d01b      	beq.n	8002eb4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	685a      	ldr	r2, [r3, #4]
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002e8a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	685a      	ldr	r2, [r3, #4]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002e9a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	6859      	ldr	r1, [r3, #4]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ea6:	3b01      	subs	r3, #1
 8002ea8:	035a      	lsls	r2, r3, #13
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	430a      	orrs	r2, r1
 8002eb0:	605a      	str	r2, [r3, #4]
 8002eb2:	e007      	b.n	8002ec4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	685a      	ldr	r2, [r3, #4]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002ec2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002ed2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	69db      	ldr	r3, [r3, #28]
 8002ede:	3b01      	subs	r3, #1
 8002ee0:	051a      	lsls	r2, r3, #20
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	430a      	orrs	r2, r1
 8002ee8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	689a      	ldr	r2, [r3, #8]
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002ef8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	6899      	ldr	r1, [r3, #8]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002f06:	025a      	lsls	r2, r3, #9
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	430a      	orrs	r2, r1
 8002f0e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	689a      	ldr	r2, [r3, #8]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f1e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	6899      	ldr	r1, [r3, #8]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	695b      	ldr	r3, [r3, #20]
 8002f2a:	029a      	lsls	r2, r3, #10
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	430a      	orrs	r2, r1
 8002f32:	609a      	str	r2, [r3, #8]
}
 8002f34:	bf00      	nop
 8002f36:	3714      	adds	r7, #20
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3e:	4770      	bx	lr
 8002f40:	40012300 	.word	0x40012300
 8002f44:	0f000001 	.word	0x0f000001

08002f48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b085      	sub	sp, #20
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	f003 0307 	and.w	r3, r3, #7
 8002f56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f58:	4b0c      	ldr	r3, [pc, #48]	@ (8002f8c <__NVIC_SetPriorityGrouping+0x44>)
 8002f5a:	68db      	ldr	r3, [r3, #12]
 8002f5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f5e:	68ba      	ldr	r2, [r7, #8]
 8002f60:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002f64:	4013      	ands	r3, r2
 8002f66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f70:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002f74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f7a:	4a04      	ldr	r2, [pc, #16]	@ (8002f8c <__NVIC_SetPriorityGrouping+0x44>)
 8002f7c:	68bb      	ldr	r3, [r7, #8]
 8002f7e:	60d3      	str	r3, [r2, #12]
}
 8002f80:	bf00      	nop
 8002f82:	3714      	adds	r7, #20
 8002f84:	46bd      	mov	sp, r7
 8002f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8a:	4770      	bx	lr
 8002f8c:	e000ed00 	.word	0xe000ed00

08002f90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f90:	b480      	push	{r7}
 8002f92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f94:	4b04      	ldr	r3, [pc, #16]	@ (8002fa8 <__NVIC_GetPriorityGrouping+0x18>)
 8002f96:	68db      	ldr	r3, [r3, #12]
 8002f98:	0a1b      	lsrs	r3, r3, #8
 8002f9a:	f003 0307 	and.w	r3, r3, #7
}
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa6:	4770      	bx	lr
 8002fa8:	e000ed00 	.word	0xe000ed00

08002fac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b083      	sub	sp, #12
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	db0b      	blt.n	8002fd6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002fbe:	79fb      	ldrb	r3, [r7, #7]
 8002fc0:	f003 021f 	and.w	r2, r3, #31
 8002fc4:	4907      	ldr	r1, [pc, #28]	@ (8002fe4 <__NVIC_EnableIRQ+0x38>)
 8002fc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fca:	095b      	lsrs	r3, r3, #5
 8002fcc:	2001      	movs	r0, #1
 8002fce:	fa00 f202 	lsl.w	r2, r0, r2
 8002fd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002fd6:	bf00      	nop
 8002fd8:	370c      	adds	r7, #12
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe0:	4770      	bx	lr
 8002fe2:	bf00      	nop
 8002fe4:	e000e100 	.word	0xe000e100

08002fe8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	b083      	sub	sp, #12
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	4603      	mov	r3, r0
 8002ff0:	6039      	str	r1, [r7, #0]
 8002ff2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ff4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	db0a      	blt.n	8003012 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	b2da      	uxtb	r2, r3
 8003000:	490c      	ldr	r1, [pc, #48]	@ (8003034 <__NVIC_SetPriority+0x4c>)
 8003002:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003006:	0112      	lsls	r2, r2, #4
 8003008:	b2d2      	uxtb	r2, r2
 800300a:	440b      	add	r3, r1
 800300c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003010:	e00a      	b.n	8003028 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	b2da      	uxtb	r2, r3
 8003016:	4908      	ldr	r1, [pc, #32]	@ (8003038 <__NVIC_SetPriority+0x50>)
 8003018:	79fb      	ldrb	r3, [r7, #7]
 800301a:	f003 030f 	and.w	r3, r3, #15
 800301e:	3b04      	subs	r3, #4
 8003020:	0112      	lsls	r2, r2, #4
 8003022:	b2d2      	uxtb	r2, r2
 8003024:	440b      	add	r3, r1
 8003026:	761a      	strb	r2, [r3, #24]
}
 8003028:	bf00      	nop
 800302a:	370c      	adds	r7, #12
 800302c:	46bd      	mov	sp, r7
 800302e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003032:	4770      	bx	lr
 8003034:	e000e100 	.word	0xe000e100
 8003038:	e000ed00 	.word	0xe000ed00

0800303c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800303c:	b480      	push	{r7}
 800303e:	b089      	sub	sp, #36	@ 0x24
 8003040:	af00      	add	r7, sp, #0
 8003042:	60f8      	str	r0, [r7, #12]
 8003044:	60b9      	str	r1, [r7, #8]
 8003046:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	f003 0307 	and.w	r3, r3, #7
 800304e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003050:	69fb      	ldr	r3, [r7, #28]
 8003052:	f1c3 0307 	rsb	r3, r3, #7
 8003056:	2b04      	cmp	r3, #4
 8003058:	bf28      	it	cs
 800305a:	2304      	movcs	r3, #4
 800305c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800305e:	69fb      	ldr	r3, [r7, #28]
 8003060:	3304      	adds	r3, #4
 8003062:	2b06      	cmp	r3, #6
 8003064:	d902      	bls.n	800306c <NVIC_EncodePriority+0x30>
 8003066:	69fb      	ldr	r3, [r7, #28]
 8003068:	3b03      	subs	r3, #3
 800306a:	e000      	b.n	800306e <NVIC_EncodePriority+0x32>
 800306c:	2300      	movs	r3, #0
 800306e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003070:	f04f 32ff 	mov.w	r2, #4294967295
 8003074:	69bb      	ldr	r3, [r7, #24]
 8003076:	fa02 f303 	lsl.w	r3, r2, r3
 800307a:	43da      	mvns	r2, r3
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	401a      	ands	r2, r3
 8003080:	697b      	ldr	r3, [r7, #20]
 8003082:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003084:	f04f 31ff 	mov.w	r1, #4294967295
 8003088:	697b      	ldr	r3, [r7, #20]
 800308a:	fa01 f303 	lsl.w	r3, r1, r3
 800308e:	43d9      	mvns	r1, r3
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003094:	4313      	orrs	r3, r2
         );
}
 8003096:	4618      	mov	r0, r3
 8003098:	3724      	adds	r7, #36	@ 0x24
 800309a:	46bd      	mov	sp, r7
 800309c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a0:	4770      	bx	lr
	...

080030a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b082      	sub	sp, #8
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	3b01      	subs	r3, #1
 80030b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80030b4:	d301      	bcc.n	80030ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80030b6:	2301      	movs	r3, #1
 80030b8:	e00f      	b.n	80030da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80030ba:	4a0a      	ldr	r2, [pc, #40]	@ (80030e4 <SysTick_Config+0x40>)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	3b01      	subs	r3, #1
 80030c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80030c2:	210f      	movs	r1, #15
 80030c4:	f04f 30ff 	mov.w	r0, #4294967295
 80030c8:	f7ff ff8e 	bl	8002fe8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80030cc:	4b05      	ldr	r3, [pc, #20]	@ (80030e4 <SysTick_Config+0x40>)
 80030ce:	2200      	movs	r2, #0
 80030d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80030d2:	4b04      	ldr	r3, [pc, #16]	@ (80030e4 <SysTick_Config+0x40>)
 80030d4:	2207      	movs	r2, #7
 80030d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80030d8:	2300      	movs	r3, #0
}
 80030da:	4618      	mov	r0, r3
 80030dc:	3708      	adds	r7, #8
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}
 80030e2:	bf00      	nop
 80030e4:	e000e010 	.word	0xe000e010

080030e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b082      	sub	sp, #8
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030f0:	6878      	ldr	r0, [r7, #4]
 80030f2:	f7ff ff29 	bl	8002f48 <__NVIC_SetPriorityGrouping>
}
 80030f6:	bf00      	nop
 80030f8:	3708      	adds	r7, #8
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}

080030fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80030fe:	b580      	push	{r7, lr}
 8003100:	b086      	sub	sp, #24
 8003102:	af00      	add	r7, sp, #0
 8003104:	4603      	mov	r3, r0
 8003106:	60b9      	str	r1, [r7, #8]
 8003108:	607a      	str	r2, [r7, #4]
 800310a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800310c:	2300      	movs	r3, #0
 800310e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003110:	f7ff ff3e 	bl	8002f90 <__NVIC_GetPriorityGrouping>
 8003114:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003116:	687a      	ldr	r2, [r7, #4]
 8003118:	68b9      	ldr	r1, [r7, #8]
 800311a:	6978      	ldr	r0, [r7, #20]
 800311c:	f7ff ff8e 	bl	800303c <NVIC_EncodePriority>
 8003120:	4602      	mov	r2, r0
 8003122:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003126:	4611      	mov	r1, r2
 8003128:	4618      	mov	r0, r3
 800312a:	f7ff ff5d 	bl	8002fe8 <__NVIC_SetPriority>
}
 800312e:	bf00      	nop
 8003130:	3718      	adds	r7, #24
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}

08003136 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003136:	b580      	push	{r7, lr}
 8003138:	b082      	sub	sp, #8
 800313a:	af00      	add	r7, sp, #0
 800313c:	4603      	mov	r3, r0
 800313e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003140:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003144:	4618      	mov	r0, r3
 8003146:	f7ff ff31 	bl	8002fac <__NVIC_EnableIRQ>
}
 800314a:	bf00      	nop
 800314c:	3708      	adds	r7, #8
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}

08003152 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003152:	b580      	push	{r7, lr}
 8003154:	b082      	sub	sp, #8
 8003156:	af00      	add	r7, sp, #0
 8003158:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800315a:	6878      	ldr	r0, [r7, #4]
 800315c:	f7ff ffa2 	bl	80030a4 <SysTick_Config>
 8003160:	4603      	mov	r3, r0
}
 8003162:	4618      	mov	r0, r3
 8003164:	3708      	adds	r7, #8
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}
	...

0800316c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b086      	sub	sp, #24
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003174:	2300      	movs	r3, #0
 8003176:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003178:	f7ff fac4 	bl	8002704 <HAL_GetTick>
 800317c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2b00      	cmp	r3, #0
 8003182:	d101      	bne.n	8003188 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003184:	2301      	movs	r3, #1
 8003186:	e099      	b.n	80032bc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2202      	movs	r2, #2
 800318c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2200      	movs	r2, #0
 8003194:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f022 0201 	bic.w	r2, r2, #1
 80031a6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031a8:	e00f      	b.n	80031ca <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80031aa:	f7ff faab 	bl	8002704 <HAL_GetTick>
 80031ae:	4602      	mov	r2, r0
 80031b0:	693b      	ldr	r3, [r7, #16]
 80031b2:	1ad3      	subs	r3, r2, r3
 80031b4:	2b05      	cmp	r3, #5
 80031b6:	d908      	bls.n	80031ca <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2220      	movs	r2, #32
 80031bc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2203      	movs	r2, #3
 80031c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80031c6:	2303      	movs	r3, #3
 80031c8:	e078      	b.n	80032bc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f003 0301 	and.w	r3, r3, #1
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d1e8      	bne.n	80031aa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80031e0:	697a      	ldr	r2, [r7, #20]
 80031e2:	4b38      	ldr	r3, [pc, #224]	@ (80032c4 <HAL_DMA_Init+0x158>)
 80031e4:	4013      	ands	r3, r2
 80031e6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	685a      	ldr	r2, [r3, #4]
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	689b      	ldr	r3, [r3, #8]
 80031f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	691b      	ldr	r3, [r3, #16]
 80031fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003202:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	699b      	ldr	r3, [r3, #24]
 8003208:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800320e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6a1b      	ldr	r3, [r3, #32]
 8003214:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003216:	697a      	ldr	r2, [r7, #20]
 8003218:	4313      	orrs	r3, r2
 800321a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003220:	2b04      	cmp	r3, #4
 8003222:	d107      	bne.n	8003234 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800322c:	4313      	orrs	r3, r2
 800322e:	697a      	ldr	r2, [r7, #20]
 8003230:	4313      	orrs	r3, r2
 8003232:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	697a      	ldr	r2, [r7, #20]
 800323a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	695b      	ldr	r3, [r3, #20]
 8003242:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003244:	697b      	ldr	r3, [r7, #20]
 8003246:	f023 0307 	bic.w	r3, r3, #7
 800324a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003250:	697a      	ldr	r2, [r7, #20]
 8003252:	4313      	orrs	r3, r2
 8003254:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800325a:	2b04      	cmp	r3, #4
 800325c:	d117      	bne.n	800328e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003262:	697a      	ldr	r2, [r7, #20]
 8003264:	4313      	orrs	r3, r2
 8003266:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800326c:	2b00      	cmp	r3, #0
 800326e:	d00e      	beq.n	800328e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003270:	6878      	ldr	r0, [r7, #4]
 8003272:	f000 fa7b 	bl	800376c <DMA_CheckFifoParam>
 8003276:	4603      	mov	r3, r0
 8003278:	2b00      	cmp	r3, #0
 800327a:	d008      	beq.n	800328e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2240      	movs	r2, #64	@ 0x40
 8003280:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2201      	movs	r2, #1
 8003286:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800328a:	2301      	movs	r3, #1
 800328c:	e016      	b.n	80032bc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	697a      	ldr	r2, [r7, #20]
 8003294:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003296:	6878      	ldr	r0, [r7, #4]
 8003298:	f000 fa32 	bl	8003700 <DMA_CalcBaseAndBitshift>
 800329c:	4603      	mov	r3, r0
 800329e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032a4:	223f      	movs	r2, #63	@ 0x3f
 80032a6:	409a      	lsls	r2, r3
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2200      	movs	r2, #0
 80032b0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2201      	movs	r2, #1
 80032b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80032ba:	2300      	movs	r3, #0
}
 80032bc:	4618      	mov	r0, r3
 80032be:	3718      	adds	r7, #24
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bd80      	pop	{r7, pc}
 80032c4:	f010803f 	.word	0xf010803f

080032c8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b084      	sub	sp, #16
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032d4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80032d6:	f7ff fa15 	bl	8002704 <HAL_GetTick>
 80032da:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80032e2:	b2db      	uxtb	r3, r3
 80032e4:	2b02      	cmp	r3, #2
 80032e6:	d008      	beq.n	80032fa <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2280      	movs	r2, #128	@ 0x80
 80032ec:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2200      	movs	r2, #0
 80032f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80032f6:	2301      	movs	r3, #1
 80032f8:	e052      	b.n	80033a0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	681a      	ldr	r2, [r3, #0]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f022 0216 	bic.w	r2, r2, #22
 8003308:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	695a      	ldr	r2, [r3, #20]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003318:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800331e:	2b00      	cmp	r3, #0
 8003320:	d103      	bne.n	800332a <HAL_DMA_Abort+0x62>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003326:	2b00      	cmp	r3, #0
 8003328:	d007      	beq.n	800333a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	681a      	ldr	r2, [r3, #0]
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f022 0208 	bic.w	r2, r2, #8
 8003338:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	681a      	ldr	r2, [r3, #0]
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f022 0201 	bic.w	r2, r2, #1
 8003348:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800334a:	e013      	b.n	8003374 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800334c:	f7ff f9da 	bl	8002704 <HAL_GetTick>
 8003350:	4602      	mov	r2, r0
 8003352:	68bb      	ldr	r3, [r7, #8]
 8003354:	1ad3      	subs	r3, r2, r3
 8003356:	2b05      	cmp	r3, #5
 8003358:	d90c      	bls.n	8003374 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2220      	movs	r2, #32
 800335e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2203      	movs	r2, #3
 8003364:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2200      	movs	r2, #0
 800336c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003370:	2303      	movs	r3, #3
 8003372:	e015      	b.n	80033a0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f003 0301 	and.w	r3, r3, #1
 800337e:	2b00      	cmp	r3, #0
 8003380:	d1e4      	bne.n	800334c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003386:	223f      	movs	r2, #63	@ 0x3f
 8003388:	409a      	lsls	r2, r3
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2201      	movs	r2, #1
 8003392:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2200      	movs	r2, #0
 800339a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800339e:	2300      	movs	r3, #0
}
 80033a0:	4618      	mov	r0, r3
 80033a2:	3710      	adds	r7, #16
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}

080033a8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80033a8:	b480      	push	{r7}
 80033aa:	b083      	sub	sp, #12
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80033b6:	b2db      	uxtb	r3, r3
 80033b8:	2b02      	cmp	r3, #2
 80033ba:	d004      	beq.n	80033c6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2280      	movs	r2, #128	@ 0x80
 80033c0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80033c2:	2301      	movs	r3, #1
 80033c4:	e00c      	b.n	80033e0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2205      	movs	r2, #5
 80033ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	681a      	ldr	r2, [r3, #0]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f022 0201 	bic.w	r2, r2, #1
 80033dc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80033de:	2300      	movs	r3, #0
}
 80033e0:	4618      	mov	r0, r3
 80033e2:	370c      	adds	r7, #12
 80033e4:	46bd      	mov	sp, r7
 80033e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ea:	4770      	bx	lr

080033ec <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b086      	sub	sp, #24
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80033f4:	2300      	movs	r3, #0
 80033f6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80033f8:	4b8e      	ldr	r3, [pc, #568]	@ (8003634 <HAL_DMA_IRQHandler+0x248>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a8e      	ldr	r2, [pc, #568]	@ (8003638 <HAL_DMA_IRQHandler+0x24c>)
 80033fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003402:	0a9b      	lsrs	r3, r3, #10
 8003404:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800340a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800340c:	693b      	ldr	r3, [r7, #16]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003416:	2208      	movs	r2, #8
 8003418:	409a      	lsls	r2, r3
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	4013      	ands	r3, r2
 800341e:	2b00      	cmp	r3, #0
 8003420:	d01a      	beq.n	8003458 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f003 0304 	and.w	r3, r3, #4
 800342c:	2b00      	cmp	r3, #0
 800342e:	d013      	beq.n	8003458 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	681a      	ldr	r2, [r3, #0]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f022 0204 	bic.w	r2, r2, #4
 800343e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003444:	2208      	movs	r2, #8
 8003446:	409a      	lsls	r2, r3
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003450:	f043 0201 	orr.w	r2, r3, #1
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800345c:	2201      	movs	r2, #1
 800345e:	409a      	lsls	r2, r3
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	4013      	ands	r3, r2
 8003464:	2b00      	cmp	r3, #0
 8003466:	d012      	beq.n	800348e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	695b      	ldr	r3, [r3, #20]
 800346e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003472:	2b00      	cmp	r3, #0
 8003474:	d00b      	beq.n	800348e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800347a:	2201      	movs	r2, #1
 800347c:	409a      	lsls	r2, r3
 800347e:	693b      	ldr	r3, [r7, #16]
 8003480:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003486:	f043 0202 	orr.w	r2, r3, #2
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003492:	2204      	movs	r2, #4
 8003494:	409a      	lsls	r2, r3
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	4013      	ands	r3, r2
 800349a:	2b00      	cmp	r3, #0
 800349c:	d012      	beq.n	80034c4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f003 0302 	and.w	r3, r3, #2
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d00b      	beq.n	80034c4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034b0:	2204      	movs	r2, #4
 80034b2:	409a      	lsls	r2, r3
 80034b4:	693b      	ldr	r3, [r7, #16]
 80034b6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034bc:	f043 0204 	orr.w	r2, r3, #4
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034c8:	2210      	movs	r2, #16
 80034ca:	409a      	lsls	r2, r3
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	4013      	ands	r3, r2
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d043      	beq.n	800355c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f003 0308 	and.w	r3, r3, #8
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d03c      	beq.n	800355c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034e6:	2210      	movs	r2, #16
 80034e8:	409a      	lsls	r2, r3
 80034ea:	693b      	ldr	r3, [r7, #16]
 80034ec:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d018      	beq.n	800352e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003506:	2b00      	cmp	r3, #0
 8003508:	d108      	bne.n	800351c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800350e:	2b00      	cmp	r3, #0
 8003510:	d024      	beq.n	800355c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003516:	6878      	ldr	r0, [r7, #4]
 8003518:	4798      	blx	r3
 800351a:	e01f      	b.n	800355c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003520:	2b00      	cmp	r3, #0
 8003522:	d01b      	beq.n	800355c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003528:	6878      	ldr	r0, [r7, #4]
 800352a:	4798      	blx	r3
 800352c:	e016      	b.n	800355c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003538:	2b00      	cmp	r3, #0
 800353a:	d107      	bne.n	800354c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f022 0208 	bic.w	r2, r2, #8
 800354a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003550:	2b00      	cmp	r3, #0
 8003552:	d003      	beq.n	800355c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003558:	6878      	ldr	r0, [r7, #4]
 800355a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003560:	2220      	movs	r2, #32
 8003562:	409a      	lsls	r2, r3
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	4013      	ands	r3, r2
 8003568:	2b00      	cmp	r3, #0
 800356a:	f000 808f 	beq.w	800368c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f003 0310 	and.w	r3, r3, #16
 8003578:	2b00      	cmp	r3, #0
 800357a:	f000 8087 	beq.w	800368c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003582:	2220      	movs	r2, #32
 8003584:	409a      	lsls	r2, r3
 8003586:	693b      	ldr	r3, [r7, #16]
 8003588:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003590:	b2db      	uxtb	r3, r3
 8003592:	2b05      	cmp	r3, #5
 8003594:	d136      	bne.n	8003604 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	681a      	ldr	r2, [r3, #0]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f022 0216 	bic.w	r2, r2, #22
 80035a4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	695a      	ldr	r2, [r3, #20]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80035b4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d103      	bne.n	80035c6 <HAL_DMA_IRQHandler+0x1da>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d007      	beq.n	80035d6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	681a      	ldr	r2, [r3, #0]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f022 0208 	bic.w	r2, r2, #8
 80035d4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035da:	223f      	movs	r2, #63	@ 0x3f
 80035dc:	409a      	lsls	r2, r3
 80035de:	693b      	ldr	r3, [r7, #16]
 80035e0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2201      	movs	r2, #1
 80035e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2200      	movs	r2, #0
 80035ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d07e      	beq.n	80036f8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035fe:	6878      	ldr	r0, [r7, #4]
 8003600:	4798      	blx	r3
        }
        return;
 8003602:	e079      	b.n	80036f8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800360e:	2b00      	cmp	r3, #0
 8003610:	d01d      	beq.n	800364e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800361c:	2b00      	cmp	r3, #0
 800361e:	d10d      	bne.n	800363c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003624:	2b00      	cmp	r3, #0
 8003626:	d031      	beq.n	800368c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800362c:	6878      	ldr	r0, [r7, #4]
 800362e:	4798      	blx	r3
 8003630:	e02c      	b.n	800368c <HAL_DMA_IRQHandler+0x2a0>
 8003632:	bf00      	nop
 8003634:	20000000 	.word	0x20000000
 8003638:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003640:	2b00      	cmp	r3, #0
 8003642:	d023      	beq.n	800368c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003648:	6878      	ldr	r0, [r7, #4]
 800364a:	4798      	blx	r3
 800364c:	e01e      	b.n	800368c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003658:	2b00      	cmp	r3, #0
 800365a:	d10f      	bne.n	800367c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	681a      	ldr	r2, [r3, #0]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f022 0210 	bic.w	r2, r2, #16
 800366a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2201      	movs	r2, #1
 8003670:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2200      	movs	r2, #0
 8003678:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003680:	2b00      	cmp	r3, #0
 8003682:	d003      	beq.n	800368c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003688:	6878      	ldr	r0, [r7, #4]
 800368a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003690:	2b00      	cmp	r3, #0
 8003692:	d032      	beq.n	80036fa <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003698:	f003 0301 	and.w	r3, r3, #1
 800369c:	2b00      	cmp	r3, #0
 800369e:	d022      	beq.n	80036e6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2205      	movs	r2, #5
 80036a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	681a      	ldr	r2, [r3, #0]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f022 0201 	bic.w	r2, r2, #1
 80036b6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80036b8:	68bb      	ldr	r3, [r7, #8]
 80036ba:	3301      	adds	r3, #1
 80036bc:	60bb      	str	r3, [r7, #8]
 80036be:	697a      	ldr	r2, [r7, #20]
 80036c0:	429a      	cmp	r2, r3
 80036c2:	d307      	bcc.n	80036d4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f003 0301 	and.w	r3, r3, #1
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d1f2      	bne.n	80036b8 <HAL_DMA_IRQHandler+0x2cc>
 80036d2:	e000      	b.n	80036d6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80036d4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2201      	movs	r2, #1
 80036da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2200      	movs	r2, #0
 80036e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d005      	beq.n	80036fa <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036f2:	6878      	ldr	r0, [r7, #4]
 80036f4:	4798      	blx	r3
 80036f6:	e000      	b.n	80036fa <HAL_DMA_IRQHandler+0x30e>
        return;
 80036f8:	bf00      	nop
    }
  }
}
 80036fa:	3718      	adds	r7, #24
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}

08003700 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003700:	b480      	push	{r7}
 8003702:	b085      	sub	sp, #20
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	b2db      	uxtb	r3, r3
 800370e:	3b10      	subs	r3, #16
 8003710:	4a14      	ldr	r2, [pc, #80]	@ (8003764 <DMA_CalcBaseAndBitshift+0x64>)
 8003712:	fba2 2303 	umull	r2, r3, r2, r3
 8003716:	091b      	lsrs	r3, r3, #4
 8003718:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800371a:	4a13      	ldr	r2, [pc, #76]	@ (8003768 <DMA_CalcBaseAndBitshift+0x68>)
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	4413      	add	r3, r2
 8003720:	781b      	ldrb	r3, [r3, #0]
 8003722:	461a      	mov	r2, r3
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	2b03      	cmp	r3, #3
 800372c:	d909      	bls.n	8003742 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003736:	f023 0303 	bic.w	r3, r3, #3
 800373a:	1d1a      	adds	r2, r3, #4
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003740:	e007      	b.n	8003752 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800374a:	f023 0303 	bic.w	r3, r3, #3
 800374e:	687a      	ldr	r2, [r7, #4]
 8003750:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003756:	4618      	mov	r0, r3
 8003758:	3714      	adds	r7, #20
 800375a:	46bd      	mov	sp, r7
 800375c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003760:	4770      	bx	lr
 8003762:	bf00      	nop
 8003764:	aaaaaaab 	.word	0xaaaaaaab
 8003768:	0800f610 	.word	0x0800f610

0800376c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800376c:	b480      	push	{r7}
 800376e:	b085      	sub	sp, #20
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003774:	2300      	movs	r3, #0
 8003776:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800377c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	699b      	ldr	r3, [r3, #24]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d11f      	bne.n	80037c6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	2b03      	cmp	r3, #3
 800378a:	d856      	bhi.n	800383a <DMA_CheckFifoParam+0xce>
 800378c:	a201      	add	r2, pc, #4	@ (adr r2, 8003794 <DMA_CheckFifoParam+0x28>)
 800378e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003792:	bf00      	nop
 8003794:	080037a5 	.word	0x080037a5
 8003798:	080037b7 	.word	0x080037b7
 800379c:	080037a5 	.word	0x080037a5
 80037a0:	0800383b 	.word	0x0800383b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037a8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d046      	beq.n	800383e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80037b0:	2301      	movs	r3, #1
 80037b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037b4:	e043      	b.n	800383e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037ba:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80037be:	d140      	bne.n	8003842 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80037c0:	2301      	movs	r3, #1
 80037c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037c4:	e03d      	b.n	8003842 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	699b      	ldr	r3, [r3, #24]
 80037ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80037ce:	d121      	bne.n	8003814 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80037d0:	68bb      	ldr	r3, [r7, #8]
 80037d2:	2b03      	cmp	r3, #3
 80037d4:	d837      	bhi.n	8003846 <DMA_CheckFifoParam+0xda>
 80037d6:	a201      	add	r2, pc, #4	@ (adr r2, 80037dc <DMA_CheckFifoParam+0x70>)
 80037d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037dc:	080037ed 	.word	0x080037ed
 80037e0:	080037f3 	.word	0x080037f3
 80037e4:	080037ed 	.word	0x080037ed
 80037e8:	08003805 	.word	0x08003805
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80037ec:	2301      	movs	r3, #1
 80037ee:	73fb      	strb	r3, [r7, #15]
      break;
 80037f0:	e030      	b.n	8003854 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037f6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d025      	beq.n	800384a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003802:	e022      	b.n	800384a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003808:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800380c:	d11f      	bne.n	800384e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800380e:	2301      	movs	r3, #1
 8003810:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003812:	e01c      	b.n	800384e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	2b02      	cmp	r3, #2
 8003818:	d903      	bls.n	8003822 <DMA_CheckFifoParam+0xb6>
 800381a:	68bb      	ldr	r3, [r7, #8]
 800381c:	2b03      	cmp	r3, #3
 800381e:	d003      	beq.n	8003828 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003820:	e018      	b.n	8003854 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	73fb      	strb	r3, [r7, #15]
      break;
 8003826:	e015      	b.n	8003854 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800382c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003830:	2b00      	cmp	r3, #0
 8003832:	d00e      	beq.n	8003852 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	73fb      	strb	r3, [r7, #15]
      break;
 8003838:	e00b      	b.n	8003852 <DMA_CheckFifoParam+0xe6>
      break;
 800383a:	bf00      	nop
 800383c:	e00a      	b.n	8003854 <DMA_CheckFifoParam+0xe8>
      break;
 800383e:	bf00      	nop
 8003840:	e008      	b.n	8003854 <DMA_CheckFifoParam+0xe8>
      break;
 8003842:	bf00      	nop
 8003844:	e006      	b.n	8003854 <DMA_CheckFifoParam+0xe8>
      break;
 8003846:	bf00      	nop
 8003848:	e004      	b.n	8003854 <DMA_CheckFifoParam+0xe8>
      break;
 800384a:	bf00      	nop
 800384c:	e002      	b.n	8003854 <DMA_CheckFifoParam+0xe8>
      break;   
 800384e:	bf00      	nop
 8003850:	e000      	b.n	8003854 <DMA_CheckFifoParam+0xe8>
      break;
 8003852:	bf00      	nop
    }
  } 
  
  return status; 
 8003854:	7bfb      	ldrb	r3, [r7, #15]
}
 8003856:	4618      	mov	r0, r3
 8003858:	3714      	adds	r7, #20
 800385a:	46bd      	mov	sp, r7
 800385c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003860:	4770      	bx	lr
 8003862:	bf00      	nop

08003864 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003864:	b480      	push	{r7}
 8003866:	b089      	sub	sp, #36	@ 0x24
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
 800386c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800386e:	2300      	movs	r3, #0
 8003870:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003872:	2300      	movs	r3, #0
 8003874:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003876:	2300      	movs	r3, #0
 8003878:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800387a:	2300      	movs	r3, #0
 800387c:	61fb      	str	r3, [r7, #28]
 800387e:	e159      	b.n	8003b34 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003880:	2201      	movs	r2, #1
 8003882:	69fb      	ldr	r3, [r7, #28]
 8003884:	fa02 f303 	lsl.w	r3, r2, r3
 8003888:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	697a      	ldr	r2, [r7, #20]
 8003890:	4013      	ands	r3, r2
 8003892:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003894:	693a      	ldr	r2, [r7, #16]
 8003896:	697b      	ldr	r3, [r7, #20]
 8003898:	429a      	cmp	r2, r3
 800389a:	f040 8148 	bne.w	8003b2e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	f003 0303 	and.w	r3, r3, #3
 80038a6:	2b01      	cmp	r3, #1
 80038a8:	d005      	beq.n	80038b6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80038b2:	2b02      	cmp	r3, #2
 80038b4:	d130      	bne.n	8003918 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	689b      	ldr	r3, [r3, #8]
 80038ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80038bc:	69fb      	ldr	r3, [r7, #28]
 80038be:	005b      	lsls	r3, r3, #1
 80038c0:	2203      	movs	r2, #3
 80038c2:	fa02 f303 	lsl.w	r3, r2, r3
 80038c6:	43db      	mvns	r3, r3
 80038c8:	69ba      	ldr	r2, [r7, #24]
 80038ca:	4013      	ands	r3, r2
 80038cc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	68da      	ldr	r2, [r3, #12]
 80038d2:	69fb      	ldr	r3, [r7, #28]
 80038d4:	005b      	lsls	r3, r3, #1
 80038d6:	fa02 f303 	lsl.w	r3, r2, r3
 80038da:	69ba      	ldr	r2, [r7, #24]
 80038dc:	4313      	orrs	r3, r2
 80038de:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	69ba      	ldr	r2, [r7, #24]
 80038e4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80038ec:	2201      	movs	r2, #1
 80038ee:	69fb      	ldr	r3, [r7, #28]
 80038f0:	fa02 f303 	lsl.w	r3, r2, r3
 80038f4:	43db      	mvns	r3, r3
 80038f6:	69ba      	ldr	r2, [r7, #24]
 80038f8:	4013      	ands	r3, r2
 80038fa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	091b      	lsrs	r3, r3, #4
 8003902:	f003 0201 	and.w	r2, r3, #1
 8003906:	69fb      	ldr	r3, [r7, #28]
 8003908:	fa02 f303 	lsl.w	r3, r2, r3
 800390c:	69ba      	ldr	r2, [r7, #24]
 800390e:	4313      	orrs	r3, r2
 8003910:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	69ba      	ldr	r2, [r7, #24]
 8003916:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	f003 0303 	and.w	r3, r3, #3
 8003920:	2b03      	cmp	r3, #3
 8003922:	d017      	beq.n	8003954 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	68db      	ldr	r3, [r3, #12]
 8003928:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800392a:	69fb      	ldr	r3, [r7, #28]
 800392c:	005b      	lsls	r3, r3, #1
 800392e:	2203      	movs	r2, #3
 8003930:	fa02 f303 	lsl.w	r3, r2, r3
 8003934:	43db      	mvns	r3, r3
 8003936:	69ba      	ldr	r2, [r7, #24]
 8003938:	4013      	ands	r3, r2
 800393a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	689a      	ldr	r2, [r3, #8]
 8003940:	69fb      	ldr	r3, [r7, #28]
 8003942:	005b      	lsls	r3, r3, #1
 8003944:	fa02 f303 	lsl.w	r3, r2, r3
 8003948:	69ba      	ldr	r2, [r7, #24]
 800394a:	4313      	orrs	r3, r2
 800394c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	69ba      	ldr	r2, [r7, #24]
 8003952:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	f003 0303 	and.w	r3, r3, #3
 800395c:	2b02      	cmp	r3, #2
 800395e:	d123      	bne.n	80039a8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003960:	69fb      	ldr	r3, [r7, #28]
 8003962:	08da      	lsrs	r2, r3, #3
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	3208      	adds	r2, #8
 8003968:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800396c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800396e:	69fb      	ldr	r3, [r7, #28]
 8003970:	f003 0307 	and.w	r3, r3, #7
 8003974:	009b      	lsls	r3, r3, #2
 8003976:	220f      	movs	r2, #15
 8003978:	fa02 f303 	lsl.w	r3, r2, r3
 800397c:	43db      	mvns	r3, r3
 800397e:	69ba      	ldr	r2, [r7, #24]
 8003980:	4013      	ands	r3, r2
 8003982:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	691a      	ldr	r2, [r3, #16]
 8003988:	69fb      	ldr	r3, [r7, #28]
 800398a:	f003 0307 	and.w	r3, r3, #7
 800398e:	009b      	lsls	r3, r3, #2
 8003990:	fa02 f303 	lsl.w	r3, r2, r3
 8003994:	69ba      	ldr	r2, [r7, #24]
 8003996:	4313      	orrs	r3, r2
 8003998:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800399a:	69fb      	ldr	r3, [r7, #28]
 800399c:	08da      	lsrs	r2, r3, #3
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	3208      	adds	r2, #8
 80039a2:	69b9      	ldr	r1, [r7, #24]
 80039a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80039ae:	69fb      	ldr	r3, [r7, #28]
 80039b0:	005b      	lsls	r3, r3, #1
 80039b2:	2203      	movs	r2, #3
 80039b4:	fa02 f303 	lsl.w	r3, r2, r3
 80039b8:	43db      	mvns	r3, r3
 80039ba:	69ba      	ldr	r2, [r7, #24]
 80039bc:	4013      	ands	r3, r2
 80039be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	f003 0203 	and.w	r2, r3, #3
 80039c8:	69fb      	ldr	r3, [r7, #28]
 80039ca:	005b      	lsls	r3, r3, #1
 80039cc:	fa02 f303 	lsl.w	r3, r2, r3
 80039d0:	69ba      	ldr	r2, [r7, #24]
 80039d2:	4313      	orrs	r3, r2
 80039d4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	69ba      	ldr	r2, [r7, #24]
 80039da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	685b      	ldr	r3, [r3, #4]
 80039e0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	f000 80a2 	beq.w	8003b2e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039ea:	2300      	movs	r3, #0
 80039ec:	60fb      	str	r3, [r7, #12]
 80039ee:	4b57      	ldr	r3, [pc, #348]	@ (8003b4c <HAL_GPIO_Init+0x2e8>)
 80039f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039f2:	4a56      	ldr	r2, [pc, #344]	@ (8003b4c <HAL_GPIO_Init+0x2e8>)
 80039f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80039f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80039fa:	4b54      	ldr	r3, [pc, #336]	@ (8003b4c <HAL_GPIO_Init+0x2e8>)
 80039fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a02:	60fb      	str	r3, [r7, #12]
 8003a04:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003a06:	4a52      	ldr	r2, [pc, #328]	@ (8003b50 <HAL_GPIO_Init+0x2ec>)
 8003a08:	69fb      	ldr	r3, [r7, #28]
 8003a0a:	089b      	lsrs	r3, r3, #2
 8003a0c:	3302      	adds	r3, #2
 8003a0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a12:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003a14:	69fb      	ldr	r3, [r7, #28]
 8003a16:	f003 0303 	and.w	r3, r3, #3
 8003a1a:	009b      	lsls	r3, r3, #2
 8003a1c:	220f      	movs	r2, #15
 8003a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a22:	43db      	mvns	r3, r3
 8003a24:	69ba      	ldr	r2, [r7, #24]
 8003a26:	4013      	ands	r3, r2
 8003a28:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	4a49      	ldr	r2, [pc, #292]	@ (8003b54 <HAL_GPIO_Init+0x2f0>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d019      	beq.n	8003a66 <HAL_GPIO_Init+0x202>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	4a48      	ldr	r2, [pc, #288]	@ (8003b58 <HAL_GPIO_Init+0x2f4>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d013      	beq.n	8003a62 <HAL_GPIO_Init+0x1fe>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	4a47      	ldr	r2, [pc, #284]	@ (8003b5c <HAL_GPIO_Init+0x2f8>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d00d      	beq.n	8003a5e <HAL_GPIO_Init+0x1fa>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	4a46      	ldr	r2, [pc, #280]	@ (8003b60 <HAL_GPIO_Init+0x2fc>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d007      	beq.n	8003a5a <HAL_GPIO_Init+0x1f6>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	4a45      	ldr	r2, [pc, #276]	@ (8003b64 <HAL_GPIO_Init+0x300>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d101      	bne.n	8003a56 <HAL_GPIO_Init+0x1f2>
 8003a52:	2304      	movs	r3, #4
 8003a54:	e008      	b.n	8003a68 <HAL_GPIO_Init+0x204>
 8003a56:	2307      	movs	r3, #7
 8003a58:	e006      	b.n	8003a68 <HAL_GPIO_Init+0x204>
 8003a5a:	2303      	movs	r3, #3
 8003a5c:	e004      	b.n	8003a68 <HAL_GPIO_Init+0x204>
 8003a5e:	2302      	movs	r3, #2
 8003a60:	e002      	b.n	8003a68 <HAL_GPIO_Init+0x204>
 8003a62:	2301      	movs	r3, #1
 8003a64:	e000      	b.n	8003a68 <HAL_GPIO_Init+0x204>
 8003a66:	2300      	movs	r3, #0
 8003a68:	69fa      	ldr	r2, [r7, #28]
 8003a6a:	f002 0203 	and.w	r2, r2, #3
 8003a6e:	0092      	lsls	r2, r2, #2
 8003a70:	4093      	lsls	r3, r2
 8003a72:	69ba      	ldr	r2, [r7, #24]
 8003a74:	4313      	orrs	r3, r2
 8003a76:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003a78:	4935      	ldr	r1, [pc, #212]	@ (8003b50 <HAL_GPIO_Init+0x2ec>)
 8003a7a:	69fb      	ldr	r3, [r7, #28]
 8003a7c:	089b      	lsrs	r3, r3, #2
 8003a7e:	3302      	adds	r3, #2
 8003a80:	69ba      	ldr	r2, [r7, #24]
 8003a82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003a86:	4b38      	ldr	r3, [pc, #224]	@ (8003b68 <HAL_GPIO_Init+0x304>)
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a8c:	693b      	ldr	r3, [r7, #16]
 8003a8e:	43db      	mvns	r3, r3
 8003a90:	69ba      	ldr	r2, [r7, #24]
 8003a92:	4013      	ands	r3, r2
 8003a94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d003      	beq.n	8003aaa <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003aa2:	69ba      	ldr	r2, [r7, #24]
 8003aa4:	693b      	ldr	r3, [r7, #16]
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003aaa:	4a2f      	ldr	r2, [pc, #188]	@ (8003b68 <HAL_GPIO_Init+0x304>)
 8003aac:	69bb      	ldr	r3, [r7, #24]
 8003aae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ab0:	4b2d      	ldr	r3, [pc, #180]	@ (8003b68 <HAL_GPIO_Init+0x304>)
 8003ab2:	68db      	ldr	r3, [r3, #12]
 8003ab4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ab6:	693b      	ldr	r3, [r7, #16]
 8003ab8:	43db      	mvns	r3, r3
 8003aba:	69ba      	ldr	r2, [r7, #24]
 8003abc:	4013      	ands	r3, r2
 8003abe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d003      	beq.n	8003ad4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003acc:	69ba      	ldr	r2, [r7, #24]
 8003ace:	693b      	ldr	r3, [r7, #16]
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003ad4:	4a24      	ldr	r2, [pc, #144]	@ (8003b68 <HAL_GPIO_Init+0x304>)
 8003ad6:	69bb      	ldr	r3, [r7, #24]
 8003ad8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003ada:	4b23      	ldr	r3, [pc, #140]	@ (8003b68 <HAL_GPIO_Init+0x304>)
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ae0:	693b      	ldr	r3, [r7, #16]
 8003ae2:	43db      	mvns	r3, r3
 8003ae4:	69ba      	ldr	r2, [r7, #24]
 8003ae6:	4013      	ands	r3, r2
 8003ae8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d003      	beq.n	8003afe <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003af6:	69ba      	ldr	r2, [r7, #24]
 8003af8:	693b      	ldr	r3, [r7, #16]
 8003afa:	4313      	orrs	r3, r2
 8003afc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003afe:	4a1a      	ldr	r2, [pc, #104]	@ (8003b68 <HAL_GPIO_Init+0x304>)
 8003b00:	69bb      	ldr	r3, [r7, #24]
 8003b02:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003b04:	4b18      	ldr	r3, [pc, #96]	@ (8003b68 <HAL_GPIO_Init+0x304>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b0a:	693b      	ldr	r3, [r7, #16]
 8003b0c:	43db      	mvns	r3, r3
 8003b0e:	69ba      	ldr	r2, [r7, #24]
 8003b10:	4013      	ands	r3, r2
 8003b12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d003      	beq.n	8003b28 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003b20:	69ba      	ldr	r2, [r7, #24]
 8003b22:	693b      	ldr	r3, [r7, #16]
 8003b24:	4313      	orrs	r3, r2
 8003b26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003b28:	4a0f      	ldr	r2, [pc, #60]	@ (8003b68 <HAL_GPIO_Init+0x304>)
 8003b2a:	69bb      	ldr	r3, [r7, #24]
 8003b2c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b2e:	69fb      	ldr	r3, [r7, #28]
 8003b30:	3301      	adds	r3, #1
 8003b32:	61fb      	str	r3, [r7, #28]
 8003b34:	69fb      	ldr	r3, [r7, #28]
 8003b36:	2b0f      	cmp	r3, #15
 8003b38:	f67f aea2 	bls.w	8003880 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003b3c:	bf00      	nop
 8003b3e:	bf00      	nop
 8003b40:	3724      	adds	r7, #36	@ 0x24
 8003b42:	46bd      	mov	sp, r7
 8003b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b48:	4770      	bx	lr
 8003b4a:	bf00      	nop
 8003b4c:	40023800 	.word	0x40023800
 8003b50:	40013800 	.word	0x40013800
 8003b54:	40020000 	.word	0x40020000
 8003b58:	40020400 	.word	0x40020400
 8003b5c:	40020800 	.word	0x40020800
 8003b60:	40020c00 	.word	0x40020c00
 8003b64:	40021000 	.word	0x40021000
 8003b68:	40013c00 	.word	0x40013c00

08003b6c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b085      	sub	sp, #20
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
 8003b74:	460b      	mov	r3, r1
 8003b76:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	691a      	ldr	r2, [r3, #16]
 8003b7c:	887b      	ldrh	r3, [r7, #2]
 8003b7e:	4013      	ands	r3, r2
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d002      	beq.n	8003b8a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003b84:	2301      	movs	r3, #1
 8003b86:	73fb      	strb	r3, [r7, #15]
 8003b88:	e001      	b.n	8003b8e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003b8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b90:	4618      	mov	r0, r3
 8003b92:	3714      	adds	r7, #20
 8003b94:	46bd      	mov	sp, r7
 8003b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9a:	4770      	bx	lr

08003b9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b9c:	b480      	push	{r7}
 8003b9e:	b083      	sub	sp, #12
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
 8003ba4:	460b      	mov	r3, r1
 8003ba6:	807b      	strh	r3, [r7, #2]
 8003ba8:	4613      	mov	r3, r2
 8003baa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003bac:	787b      	ldrb	r3, [r7, #1]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d003      	beq.n	8003bba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003bb2:	887a      	ldrh	r2, [r7, #2]
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003bb8:	e003      	b.n	8003bc2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003bba:	887b      	ldrh	r3, [r7, #2]
 8003bbc:	041a      	lsls	r2, r3, #16
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	619a      	str	r2, [r3, #24]
}
 8003bc2:	bf00      	nop
 8003bc4:	370c      	adds	r7, #12
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bcc:	4770      	bx	lr

08003bce <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8003bce:	b580      	push	{r7, lr}
 8003bd0:	b086      	sub	sp, #24
 8003bd2:	af02      	add	r7, sp, #8
 8003bd4:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d101      	bne.n	8003be0 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8003bdc:	2301      	movs	r3, #1
 8003bde:	e059      	b.n	8003c94 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8003bec:	b2db      	uxtb	r3, r3
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d106      	bne.n	8003c00 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8003bfa:	6878      	ldr	r0, [r7, #4]
 8003bfc:	f008 fbf0 	bl	800c3e0 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2203      	movs	r2, #3
 8003c04:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003c0e:	d102      	bne.n	8003c16 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2200      	movs	r2, #0
 8003c14:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	f005 fa9b 	bl	8009156 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6818      	ldr	r0, [r3, #0]
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	7c1a      	ldrb	r2, [r3, #16]
 8003c28:	f88d 2000 	strb.w	r2, [sp]
 8003c2c:	3304      	adds	r3, #4
 8003c2e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003c30:	f005 fa1c 	bl	800906c <USB_CoreInit>
 8003c34:	4603      	mov	r3, r0
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d005      	beq.n	8003c46 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2202      	movs	r2, #2
 8003c3e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	e026      	b.n	8003c94 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	2101      	movs	r1, #1
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	f005 fa93 	bl	8009178 <USB_SetCurrentMode>
 8003c52:	4603      	mov	r3, r0
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d005      	beq.n	8003c64 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2202      	movs	r2, #2
 8003c5c:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8003c60:	2301      	movs	r3, #1
 8003c62:	e017      	b.n	8003c94 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6818      	ldr	r0, [r3, #0]
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	7c1a      	ldrb	r2, [r3, #16]
 8003c6c:	f88d 2000 	strb.w	r2, [sp]
 8003c70:	3304      	adds	r3, #4
 8003c72:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003c74:	f005 fc3c 	bl	80094f0 <USB_HostInit>
 8003c78:	4603      	mov	r3, r0
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d005      	beq.n	8003c8a <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2202      	movs	r2, #2
 8003c82:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8003c86:	2301      	movs	r3, #1
 8003c88:	e004      	b.n	8003c94 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2201      	movs	r2, #1
 8003c8e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8003c92:	2300      	movs	r3, #0
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	3710      	adds	r7, #16
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bd80      	pop	{r7, pc}

08003c9c <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8003c9c:	b590      	push	{r4, r7, lr}
 8003c9e:	b08b      	sub	sp, #44	@ 0x2c
 8003ca0:	af04      	add	r7, sp, #16
 8003ca2:	6078      	str	r0, [r7, #4]
 8003ca4:	4608      	mov	r0, r1
 8003ca6:	4611      	mov	r1, r2
 8003ca8:	461a      	mov	r2, r3
 8003caa:	4603      	mov	r3, r0
 8003cac:	70fb      	strb	r3, [r7, #3]
 8003cae:	460b      	mov	r3, r1
 8003cb0:	70bb      	strb	r3, [r7, #2]
 8003cb2:	4613      	mov	r3, r2
 8003cb4:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8003cb6:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003cb8:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003cc0:	2b01      	cmp	r3, #1
 8003cc2:	d101      	bne.n	8003cc8 <HAL_HCD_HC_Init+0x2c>
 8003cc4:	2302      	movs	r3, #2
 8003cc6:	e09d      	b.n	8003e04 <HAL_HCD_HC_Init+0x168>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2201      	movs	r2, #1
 8003ccc:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8003cd0:	78fa      	ldrb	r2, [r7, #3]
 8003cd2:	6879      	ldr	r1, [r7, #4]
 8003cd4:	4613      	mov	r3, r2
 8003cd6:	011b      	lsls	r3, r3, #4
 8003cd8:	1a9b      	subs	r3, r3, r2
 8003cda:	009b      	lsls	r3, r3, #2
 8003cdc:	440b      	add	r3, r1
 8003cde:	3319      	adds	r3, #25
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8003ce4:	78fa      	ldrb	r2, [r7, #3]
 8003ce6:	6879      	ldr	r1, [r7, #4]
 8003ce8:	4613      	mov	r3, r2
 8003cea:	011b      	lsls	r3, r3, #4
 8003cec:	1a9b      	subs	r3, r3, r2
 8003cee:	009b      	lsls	r3, r3, #2
 8003cf0:	440b      	add	r3, r1
 8003cf2:	3314      	adds	r3, #20
 8003cf4:	787a      	ldrb	r2, [r7, #1]
 8003cf6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003cf8:	78fa      	ldrb	r2, [r7, #3]
 8003cfa:	6879      	ldr	r1, [r7, #4]
 8003cfc:	4613      	mov	r3, r2
 8003cfe:	011b      	lsls	r3, r3, #4
 8003d00:	1a9b      	subs	r3, r3, r2
 8003d02:	009b      	lsls	r3, r3, #2
 8003d04:	440b      	add	r3, r1
 8003d06:	3315      	adds	r3, #21
 8003d08:	78fa      	ldrb	r2, [r7, #3]
 8003d0a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8003d0c:	78fa      	ldrb	r2, [r7, #3]
 8003d0e:	6879      	ldr	r1, [r7, #4]
 8003d10:	4613      	mov	r3, r2
 8003d12:	011b      	lsls	r3, r3, #4
 8003d14:	1a9b      	subs	r3, r3, r2
 8003d16:	009b      	lsls	r3, r3, #2
 8003d18:	440b      	add	r3, r1
 8003d1a:	3326      	adds	r3, #38	@ 0x26
 8003d1c:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8003d20:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8003d22:	78fa      	ldrb	r2, [r7, #3]
 8003d24:	78bb      	ldrb	r3, [r7, #2]
 8003d26:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003d2a:	b2d8      	uxtb	r0, r3
 8003d2c:	6879      	ldr	r1, [r7, #4]
 8003d2e:	4613      	mov	r3, r2
 8003d30:	011b      	lsls	r3, r3, #4
 8003d32:	1a9b      	subs	r3, r3, r2
 8003d34:	009b      	lsls	r3, r3, #2
 8003d36:	440b      	add	r3, r1
 8003d38:	3316      	adds	r3, #22
 8003d3a:	4602      	mov	r2, r0
 8003d3c:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8003d3e:	78fb      	ldrb	r3, [r7, #3]
 8003d40:	4619      	mov	r1, r3
 8003d42:	6878      	ldr	r0, [r7, #4]
 8003d44:	f000 fba4 	bl	8004490 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8003d48:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	da0a      	bge.n	8003d66 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8003d50:	78fa      	ldrb	r2, [r7, #3]
 8003d52:	6879      	ldr	r1, [r7, #4]
 8003d54:	4613      	mov	r3, r2
 8003d56:	011b      	lsls	r3, r3, #4
 8003d58:	1a9b      	subs	r3, r3, r2
 8003d5a:	009b      	lsls	r3, r3, #2
 8003d5c:	440b      	add	r3, r1
 8003d5e:	3317      	adds	r3, #23
 8003d60:	2201      	movs	r2, #1
 8003d62:	701a      	strb	r2, [r3, #0]
 8003d64:	e009      	b.n	8003d7a <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8003d66:	78fa      	ldrb	r2, [r7, #3]
 8003d68:	6879      	ldr	r1, [r7, #4]
 8003d6a:	4613      	mov	r3, r2
 8003d6c:	011b      	lsls	r3, r3, #4
 8003d6e:	1a9b      	subs	r3, r3, r2
 8003d70:	009b      	lsls	r3, r3, #2
 8003d72:	440b      	add	r3, r1
 8003d74:	3317      	adds	r3, #23
 8003d76:	2200      	movs	r2, #0
 8003d78:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4618      	mov	r0, r3
 8003d80:	f005 fd04 	bl	800978c <USB_GetHostSpeed>
 8003d84:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8003d86:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003d8a:	2b01      	cmp	r3, #1
 8003d8c:	d10b      	bne.n	8003da6 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8003d8e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003d92:	2b01      	cmp	r3, #1
 8003d94:	d107      	bne.n	8003da6 <HAL_HCD_HC_Init+0x10a>
 8003d96:	693b      	ldr	r3, [r7, #16]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d104      	bne.n	8003da6 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8003d9c:	697b      	ldr	r3, [r7, #20]
 8003d9e:	2bbc      	cmp	r3, #188	@ 0xbc
 8003da0:	d901      	bls.n	8003da6 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8003da2:	23bc      	movs	r3, #188	@ 0xbc
 8003da4:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8003da6:	78fa      	ldrb	r2, [r7, #3]
 8003da8:	6879      	ldr	r1, [r7, #4]
 8003daa:	4613      	mov	r3, r2
 8003dac:	011b      	lsls	r3, r3, #4
 8003dae:	1a9b      	subs	r3, r3, r2
 8003db0:	009b      	lsls	r3, r3, #2
 8003db2:	440b      	add	r3, r1
 8003db4:	3318      	adds	r3, #24
 8003db6:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8003dba:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8003dbc:	78fa      	ldrb	r2, [r7, #3]
 8003dbe:	697b      	ldr	r3, [r7, #20]
 8003dc0:	b298      	uxth	r0, r3
 8003dc2:	6879      	ldr	r1, [r7, #4]
 8003dc4:	4613      	mov	r3, r2
 8003dc6:	011b      	lsls	r3, r3, #4
 8003dc8:	1a9b      	subs	r3, r3, r2
 8003dca:	009b      	lsls	r3, r3, #2
 8003dcc:	440b      	add	r3, r1
 8003dce:	3328      	adds	r3, #40	@ 0x28
 8003dd0:	4602      	mov	r2, r0
 8003dd2:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6818      	ldr	r0, [r3, #0]
 8003dd8:	697b      	ldr	r3, [r7, #20]
 8003dda:	b29b      	uxth	r3, r3
 8003ddc:	787c      	ldrb	r4, [r7, #1]
 8003dde:	78ba      	ldrb	r2, [r7, #2]
 8003de0:	78f9      	ldrb	r1, [r7, #3]
 8003de2:	9302      	str	r3, [sp, #8]
 8003de4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003de8:	9301      	str	r3, [sp, #4]
 8003dea:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003dee:	9300      	str	r3, [sp, #0]
 8003df0:	4623      	mov	r3, r4
 8003df2:	f005 fcf3 	bl	80097dc <USB_HC_Init>
 8003df6:	4603      	mov	r3, r0
 8003df8:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8003e02:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e04:	4618      	mov	r0, r3
 8003e06:	371c      	adds	r7, #28
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	bd90      	pop	{r4, r7, pc}

08003e0c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b082      	sub	sp, #8
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
 8003e14:	4608      	mov	r0, r1
 8003e16:	4611      	mov	r1, r2
 8003e18:	461a      	mov	r2, r3
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	70fb      	strb	r3, [r7, #3]
 8003e1e:	460b      	mov	r3, r1
 8003e20:	70bb      	strb	r3, [r7, #2]
 8003e22:	4613      	mov	r3, r2
 8003e24:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8003e26:	78fa      	ldrb	r2, [r7, #3]
 8003e28:	6879      	ldr	r1, [r7, #4]
 8003e2a:	4613      	mov	r3, r2
 8003e2c:	011b      	lsls	r3, r3, #4
 8003e2e:	1a9b      	subs	r3, r3, r2
 8003e30:	009b      	lsls	r3, r3, #2
 8003e32:	440b      	add	r3, r1
 8003e34:	3317      	adds	r3, #23
 8003e36:	78ba      	ldrb	r2, [r7, #2]
 8003e38:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8003e3a:	78fa      	ldrb	r2, [r7, #3]
 8003e3c:	6879      	ldr	r1, [r7, #4]
 8003e3e:	4613      	mov	r3, r2
 8003e40:	011b      	lsls	r3, r3, #4
 8003e42:	1a9b      	subs	r3, r3, r2
 8003e44:	009b      	lsls	r3, r3, #2
 8003e46:	440b      	add	r3, r1
 8003e48:	3326      	adds	r3, #38	@ 0x26
 8003e4a:	787a      	ldrb	r2, [r7, #1]
 8003e4c:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8003e4e:	7c3b      	ldrb	r3, [r7, #16]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d114      	bne.n	8003e7e <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8003e54:	78fa      	ldrb	r2, [r7, #3]
 8003e56:	6879      	ldr	r1, [r7, #4]
 8003e58:	4613      	mov	r3, r2
 8003e5a:	011b      	lsls	r3, r3, #4
 8003e5c:	1a9b      	subs	r3, r3, r2
 8003e5e:	009b      	lsls	r3, r3, #2
 8003e60:	440b      	add	r3, r1
 8003e62:	332a      	adds	r3, #42	@ 0x2a
 8003e64:	2203      	movs	r2, #3
 8003e66:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8003e68:	78fa      	ldrb	r2, [r7, #3]
 8003e6a:	6879      	ldr	r1, [r7, #4]
 8003e6c:	4613      	mov	r3, r2
 8003e6e:	011b      	lsls	r3, r3, #4
 8003e70:	1a9b      	subs	r3, r3, r2
 8003e72:	009b      	lsls	r3, r3, #2
 8003e74:	440b      	add	r3, r1
 8003e76:	3319      	adds	r3, #25
 8003e78:	7f3a      	ldrb	r2, [r7, #28]
 8003e7a:	701a      	strb	r2, [r3, #0]
 8003e7c:	e009      	b.n	8003e92 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003e7e:	78fa      	ldrb	r2, [r7, #3]
 8003e80:	6879      	ldr	r1, [r7, #4]
 8003e82:	4613      	mov	r3, r2
 8003e84:	011b      	lsls	r3, r3, #4
 8003e86:	1a9b      	subs	r3, r3, r2
 8003e88:	009b      	lsls	r3, r3, #2
 8003e8a:	440b      	add	r3, r1
 8003e8c:	332a      	adds	r3, #42	@ 0x2a
 8003e8e:	2202      	movs	r2, #2
 8003e90:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8003e92:	787b      	ldrb	r3, [r7, #1]
 8003e94:	2b03      	cmp	r3, #3
 8003e96:	f200 8102 	bhi.w	800409e <HAL_HCD_HC_SubmitRequest+0x292>
 8003e9a:	a201      	add	r2, pc, #4	@ (adr r2, 8003ea0 <HAL_HCD_HC_SubmitRequest+0x94>)
 8003e9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ea0:	08003eb1 	.word	0x08003eb1
 8003ea4:	08004089 	.word	0x08004089
 8003ea8:	08003f75 	.word	0x08003f75
 8003eac:	08003fff 	.word	0x08003fff
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8003eb0:	7c3b      	ldrb	r3, [r7, #16]
 8003eb2:	2b01      	cmp	r3, #1
 8003eb4:	f040 80f5 	bne.w	80040a2 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8003eb8:	78bb      	ldrb	r3, [r7, #2]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d12d      	bne.n	8003f1a <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8003ebe:	8b3b      	ldrh	r3, [r7, #24]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d109      	bne.n	8003ed8 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8003ec4:	78fa      	ldrb	r2, [r7, #3]
 8003ec6:	6879      	ldr	r1, [r7, #4]
 8003ec8:	4613      	mov	r3, r2
 8003eca:	011b      	lsls	r3, r3, #4
 8003ecc:	1a9b      	subs	r3, r3, r2
 8003ece:	009b      	lsls	r3, r3, #2
 8003ed0:	440b      	add	r3, r1
 8003ed2:	333d      	adds	r3, #61	@ 0x3d
 8003ed4:	2201      	movs	r2, #1
 8003ed6:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8003ed8:	78fa      	ldrb	r2, [r7, #3]
 8003eda:	6879      	ldr	r1, [r7, #4]
 8003edc:	4613      	mov	r3, r2
 8003ede:	011b      	lsls	r3, r3, #4
 8003ee0:	1a9b      	subs	r3, r3, r2
 8003ee2:	009b      	lsls	r3, r3, #2
 8003ee4:	440b      	add	r3, r1
 8003ee6:	333d      	adds	r3, #61	@ 0x3d
 8003ee8:	781b      	ldrb	r3, [r3, #0]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d10a      	bne.n	8003f04 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003eee:	78fa      	ldrb	r2, [r7, #3]
 8003ef0:	6879      	ldr	r1, [r7, #4]
 8003ef2:	4613      	mov	r3, r2
 8003ef4:	011b      	lsls	r3, r3, #4
 8003ef6:	1a9b      	subs	r3, r3, r2
 8003ef8:	009b      	lsls	r3, r3, #2
 8003efa:	440b      	add	r3, r1
 8003efc:	332a      	adds	r3, #42	@ 0x2a
 8003efe:	2200      	movs	r2, #0
 8003f00:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8003f02:	e0ce      	b.n	80040a2 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003f04:	78fa      	ldrb	r2, [r7, #3]
 8003f06:	6879      	ldr	r1, [r7, #4]
 8003f08:	4613      	mov	r3, r2
 8003f0a:	011b      	lsls	r3, r3, #4
 8003f0c:	1a9b      	subs	r3, r3, r2
 8003f0e:	009b      	lsls	r3, r3, #2
 8003f10:	440b      	add	r3, r1
 8003f12:	332a      	adds	r3, #42	@ 0x2a
 8003f14:	2202      	movs	r2, #2
 8003f16:	701a      	strb	r2, [r3, #0]
      break;
 8003f18:	e0c3      	b.n	80040a2 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8003f1a:	78fa      	ldrb	r2, [r7, #3]
 8003f1c:	6879      	ldr	r1, [r7, #4]
 8003f1e:	4613      	mov	r3, r2
 8003f20:	011b      	lsls	r3, r3, #4
 8003f22:	1a9b      	subs	r3, r3, r2
 8003f24:	009b      	lsls	r3, r3, #2
 8003f26:	440b      	add	r3, r1
 8003f28:	331a      	adds	r3, #26
 8003f2a:	781b      	ldrb	r3, [r3, #0]
 8003f2c:	2b01      	cmp	r3, #1
 8003f2e:	f040 80b8 	bne.w	80040a2 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8003f32:	78fa      	ldrb	r2, [r7, #3]
 8003f34:	6879      	ldr	r1, [r7, #4]
 8003f36:	4613      	mov	r3, r2
 8003f38:	011b      	lsls	r3, r3, #4
 8003f3a:	1a9b      	subs	r3, r3, r2
 8003f3c:	009b      	lsls	r3, r3, #2
 8003f3e:	440b      	add	r3, r1
 8003f40:	333c      	adds	r3, #60	@ 0x3c
 8003f42:	781b      	ldrb	r3, [r3, #0]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d10a      	bne.n	8003f5e <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003f48:	78fa      	ldrb	r2, [r7, #3]
 8003f4a:	6879      	ldr	r1, [r7, #4]
 8003f4c:	4613      	mov	r3, r2
 8003f4e:	011b      	lsls	r3, r3, #4
 8003f50:	1a9b      	subs	r3, r3, r2
 8003f52:	009b      	lsls	r3, r3, #2
 8003f54:	440b      	add	r3, r1
 8003f56:	332a      	adds	r3, #42	@ 0x2a
 8003f58:	2200      	movs	r2, #0
 8003f5a:	701a      	strb	r2, [r3, #0]
      break;
 8003f5c:	e0a1      	b.n	80040a2 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003f5e:	78fa      	ldrb	r2, [r7, #3]
 8003f60:	6879      	ldr	r1, [r7, #4]
 8003f62:	4613      	mov	r3, r2
 8003f64:	011b      	lsls	r3, r3, #4
 8003f66:	1a9b      	subs	r3, r3, r2
 8003f68:	009b      	lsls	r3, r3, #2
 8003f6a:	440b      	add	r3, r1
 8003f6c:	332a      	adds	r3, #42	@ 0x2a
 8003f6e:	2202      	movs	r2, #2
 8003f70:	701a      	strb	r2, [r3, #0]
      break;
 8003f72:	e096      	b.n	80040a2 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8003f74:	78bb      	ldrb	r3, [r7, #2]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d120      	bne.n	8003fbc <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003f7a:	78fa      	ldrb	r2, [r7, #3]
 8003f7c:	6879      	ldr	r1, [r7, #4]
 8003f7e:	4613      	mov	r3, r2
 8003f80:	011b      	lsls	r3, r3, #4
 8003f82:	1a9b      	subs	r3, r3, r2
 8003f84:	009b      	lsls	r3, r3, #2
 8003f86:	440b      	add	r3, r1
 8003f88:	333d      	adds	r3, #61	@ 0x3d
 8003f8a:	781b      	ldrb	r3, [r3, #0]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d10a      	bne.n	8003fa6 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003f90:	78fa      	ldrb	r2, [r7, #3]
 8003f92:	6879      	ldr	r1, [r7, #4]
 8003f94:	4613      	mov	r3, r2
 8003f96:	011b      	lsls	r3, r3, #4
 8003f98:	1a9b      	subs	r3, r3, r2
 8003f9a:	009b      	lsls	r3, r3, #2
 8003f9c:	440b      	add	r3, r1
 8003f9e:	332a      	adds	r3, #42	@ 0x2a
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8003fa4:	e07e      	b.n	80040a4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003fa6:	78fa      	ldrb	r2, [r7, #3]
 8003fa8:	6879      	ldr	r1, [r7, #4]
 8003faa:	4613      	mov	r3, r2
 8003fac:	011b      	lsls	r3, r3, #4
 8003fae:	1a9b      	subs	r3, r3, r2
 8003fb0:	009b      	lsls	r3, r3, #2
 8003fb2:	440b      	add	r3, r1
 8003fb4:	332a      	adds	r3, #42	@ 0x2a
 8003fb6:	2202      	movs	r2, #2
 8003fb8:	701a      	strb	r2, [r3, #0]
      break;
 8003fba:	e073      	b.n	80040a4 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003fbc:	78fa      	ldrb	r2, [r7, #3]
 8003fbe:	6879      	ldr	r1, [r7, #4]
 8003fc0:	4613      	mov	r3, r2
 8003fc2:	011b      	lsls	r3, r3, #4
 8003fc4:	1a9b      	subs	r3, r3, r2
 8003fc6:	009b      	lsls	r3, r3, #2
 8003fc8:	440b      	add	r3, r1
 8003fca:	333c      	adds	r3, #60	@ 0x3c
 8003fcc:	781b      	ldrb	r3, [r3, #0]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d10a      	bne.n	8003fe8 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003fd2:	78fa      	ldrb	r2, [r7, #3]
 8003fd4:	6879      	ldr	r1, [r7, #4]
 8003fd6:	4613      	mov	r3, r2
 8003fd8:	011b      	lsls	r3, r3, #4
 8003fda:	1a9b      	subs	r3, r3, r2
 8003fdc:	009b      	lsls	r3, r3, #2
 8003fde:	440b      	add	r3, r1
 8003fe0:	332a      	adds	r3, #42	@ 0x2a
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	701a      	strb	r2, [r3, #0]
      break;
 8003fe6:	e05d      	b.n	80040a4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003fe8:	78fa      	ldrb	r2, [r7, #3]
 8003fea:	6879      	ldr	r1, [r7, #4]
 8003fec:	4613      	mov	r3, r2
 8003fee:	011b      	lsls	r3, r3, #4
 8003ff0:	1a9b      	subs	r3, r3, r2
 8003ff2:	009b      	lsls	r3, r3, #2
 8003ff4:	440b      	add	r3, r1
 8003ff6:	332a      	adds	r3, #42	@ 0x2a
 8003ff8:	2202      	movs	r2, #2
 8003ffa:	701a      	strb	r2, [r3, #0]
      break;
 8003ffc:	e052      	b.n	80040a4 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8003ffe:	78bb      	ldrb	r3, [r7, #2]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d120      	bne.n	8004046 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8004004:	78fa      	ldrb	r2, [r7, #3]
 8004006:	6879      	ldr	r1, [r7, #4]
 8004008:	4613      	mov	r3, r2
 800400a:	011b      	lsls	r3, r3, #4
 800400c:	1a9b      	subs	r3, r3, r2
 800400e:	009b      	lsls	r3, r3, #2
 8004010:	440b      	add	r3, r1
 8004012:	333d      	adds	r3, #61	@ 0x3d
 8004014:	781b      	ldrb	r3, [r3, #0]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d10a      	bne.n	8004030 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800401a:	78fa      	ldrb	r2, [r7, #3]
 800401c:	6879      	ldr	r1, [r7, #4]
 800401e:	4613      	mov	r3, r2
 8004020:	011b      	lsls	r3, r3, #4
 8004022:	1a9b      	subs	r3, r3, r2
 8004024:	009b      	lsls	r3, r3, #2
 8004026:	440b      	add	r3, r1
 8004028:	332a      	adds	r3, #42	@ 0x2a
 800402a:	2200      	movs	r2, #0
 800402c:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800402e:	e039      	b.n	80040a4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004030:	78fa      	ldrb	r2, [r7, #3]
 8004032:	6879      	ldr	r1, [r7, #4]
 8004034:	4613      	mov	r3, r2
 8004036:	011b      	lsls	r3, r3, #4
 8004038:	1a9b      	subs	r3, r3, r2
 800403a:	009b      	lsls	r3, r3, #2
 800403c:	440b      	add	r3, r1
 800403e:	332a      	adds	r3, #42	@ 0x2a
 8004040:	2202      	movs	r2, #2
 8004042:	701a      	strb	r2, [r3, #0]
      break;
 8004044:	e02e      	b.n	80040a4 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8004046:	78fa      	ldrb	r2, [r7, #3]
 8004048:	6879      	ldr	r1, [r7, #4]
 800404a:	4613      	mov	r3, r2
 800404c:	011b      	lsls	r3, r3, #4
 800404e:	1a9b      	subs	r3, r3, r2
 8004050:	009b      	lsls	r3, r3, #2
 8004052:	440b      	add	r3, r1
 8004054:	333c      	adds	r3, #60	@ 0x3c
 8004056:	781b      	ldrb	r3, [r3, #0]
 8004058:	2b00      	cmp	r3, #0
 800405a:	d10a      	bne.n	8004072 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800405c:	78fa      	ldrb	r2, [r7, #3]
 800405e:	6879      	ldr	r1, [r7, #4]
 8004060:	4613      	mov	r3, r2
 8004062:	011b      	lsls	r3, r3, #4
 8004064:	1a9b      	subs	r3, r3, r2
 8004066:	009b      	lsls	r3, r3, #2
 8004068:	440b      	add	r3, r1
 800406a:	332a      	adds	r3, #42	@ 0x2a
 800406c:	2200      	movs	r2, #0
 800406e:	701a      	strb	r2, [r3, #0]
      break;
 8004070:	e018      	b.n	80040a4 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004072:	78fa      	ldrb	r2, [r7, #3]
 8004074:	6879      	ldr	r1, [r7, #4]
 8004076:	4613      	mov	r3, r2
 8004078:	011b      	lsls	r3, r3, #4
 800407a:	1a9b      	subs	r3, r3, r2
 800407c:	009b      	lsls	r3, r3, #2
 800407e:	440b      	add	r3, r1
 8004080:	332a      	adds	r3, #42	@ 0x2a
 8004082:	2202      	movs	r2, #2
 8004084:	701a      	strb	r2, [r3, #0]
      break;
 8004086:	e00d      	b.n	80040a4 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004088:	78fa      	ldrb	r2, [r7, #3]
 800408a:	6879      	ldr	r1, [r7, #4]
 800408c:	4613      	mov	r3, r2
 800408e:	011b      	lsls	r3, r3, #4
 8004090:	1a9b      	subs	r3, r3, r2
 8004092:	009b      	lsls	r3, r3, #2
 8004094:	440b      	add	r3, r1
 8004096:	332a      	adds	r3, #42	@ 0x2a
 8004098:	2200      	movs	r2, #0
 800409a:	701a      	strb	r2, [r3, #0]
      break;
 800409c:	e002      	b.n	80040a4 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 800409e:	bf00      	nop
 80040a0:	e000      	b.n	80040a4 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 80040a2:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80040a4:	78fa      	ldrb	r2, [r7, #3]
 80040a6:	6879      	ldr	r1, [r7, #4]
 80040a8:	4613      	mov	r3, r2
 80040aa:	011b      	lsls	r3, r3, #4
 80040ac:	1a9b      	subs	r3, r3, r2
 80040ae:	009b      	lsls	r3, r3, #2
 80040b0:	440b      	add	r3, r1
 80040b2:	332c      	adds	r3, #44	@ 0x2c
 80040b4:	697a      	ldr	r2, [r7, #20]
 80040b6:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80040b8:	78fa      	ldrb	r2, [r7, #3]
 80040ba:	8b39      	ldrh	r1, [r7, #24]
 80040bc:	6878      	ldr	r0, [r7, #4]
 80040be:	4613      	mov	r3, r2
 80040c0:	011b      	lsls	r3, r3, #4
 80040c2:	1a9b      	subs	r3, r3, r2
 80040c4:	009b      	lsls	r3, r3, #2
 80040c6:	4403      	add	r3, r0
 80040c8:	3334      	adds	r3, #52	@ 0x34
 80040ca:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80040cc:	78fa      	ldrb	r2, [r7, #3]
 80040ce:	6879      	ldr	r1, [r7, #4]
 80040d0:	4613      	mov	r3, r2
 80040d2:	011b      	lsls	r3, r3, #4
 80040d4:	1a9b      	subs	r3, r3, r2
 80040d6:	009b      	lsls	r3, r3, #2
 80040d8:	440b      	add	r3, r1
 80040da:	334c      	adds	r3, #76	@ 0x4c
 80040dc:	2200      	movs	r2, #0
 80040de:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80040e0:	78fa      	ldrb	r2, [r7, #3]
 80040e2:	6879      	ldr	r1, [r7, #4]
 80040e4:	4613      	mov	r3, r2
 80040e6:	011b      	lsls	r3, r3, #4
 80040e8:	1a9b      	subs	r3, r3, r2
 80040ea:	009b      	lsls	r3, r3, #2
 80040ec:	440b      	add	r3, r1
 80040ee:	3338      	adds	r3, #56	@ 0x38
 80040f0:	2200      	movs	r2, #0
 80040f2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80040f4:	78fa      	ldrb	r2, [r7, #3]
 80040f6:	6879      	ldr	r1, [r7, #4]
 80040f8:	4613      	mov	r3, r2
 80040fa:	011b      	lsls	r3, r3, #4
 80040fc:	1a9b      	subs	r3, r3, r2
 80040fe:	009b      	lsls	r3, r3, #2
 8004100:	440b      	add	r3, r1
 8004102:	3315      	adds	r3, #21
 8004104:	78fa      	ldrb	r2, [r7, #3]
 8004106:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8004108:	78fa      	ldrb	r2, [r7, #3]
 800410a:	6879      	ldr	r1, [r7, #4]
 800410c:	4613      	mov	r3, r2
 800410e:	011b      	lsls	r3, r3, #4
 8004110:	1a9b      	subs	r3, r3, r2
 8004112:	009b      	lsls	r3, r3, #2
 8004114:	440b      	add	r3, r1
 8004116:	334d      	adds	r3, #77	@ 0x4d
 8004118:	2200      	movs	r2, #0
 800411a:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6818      	ldr	r0, [r3, #0]
 8004120:	78fa      	ldrb	r2, [r7, #3]
 8004122:	4613      	mov	r3, r2
 8004124:	011b      	lsls	r3, r3, #4
 8004126:	1a9b      	subs	r3, r3, r2
 8004128:	009b      	lsls	r3, r3, #2
 800412a:	3310      	adds	r3, #16
 800412c:	687a      	ldr	r2, [r7, #4]
 800412e:	4413      	add	r3, r2
 8004130:	1d19      	adds	r1, r3, #4
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	799b      	ldrb	r3, [r3, #6]
 8004136:	461a      	mov	r2, r3
 8004138:	f005 fc66 	bl	8009a08 <USB_HC_StartXfer>
 800413c:	4603      	mov	r3, r0
}
 800413e:	4618      	mov	r0, r3
 8004140:	3708      	adds	r7, #8
 8004142:	46bd      	mov	sp, r7
 8004144:	bd80      	pop	{r7, pc}
 8004146:	bf00      	nop

08004148 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b086      	sub	sp, #24
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004156:	693b      	ldr	r3, [r7, #16]
 8004158:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	4618      	mov	r0, r3
 8004160:	f005 f980 	bl	8009464 <USB_GetMode>
 8004164:	4603      	mov	r3, r0
 8004166:	2b01      	cmp	r3, #1
 8004168:	f040 80fb 	bne.w	8004362 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4618      	mov	r0, r3
 8004172:	f005 f943 	bl	80093fc <USB_ReadInterrupts>
 8004176:	4603      	mov	r3, r0
 8004178:	2b00      	cmp	r3, #0
 800417a:	f000 80f1 	beq.w	8004360 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	4618      	mov	r0, r3
 8004184:	f005 f93a 	bl	80093fc <USB_ReadInterrupts>
 8004188:	4603      	mov	r3, r0
 800418a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800418e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004192:	d104      	bne.n	800419e <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800419c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4618      	mov	r0, r3
 80041a4:	f005 f92a 	bl	80093fc <USB_ReadInterrupts>
 80041a8:	4603      	mov	r3, r0
 80041aa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80041ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80041b2:	d104      	bne.n	80041be <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80041bc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4618      	mov	r0, r3
 80041c4:	f005 f91a 	bl	80093fc <USB_ReadInterrupts>
 80041c8:	4603      	mov	r3, r0
 80041ca:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80041ce:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80041d2:	d104      	bne.n	80041de <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80041dc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	4618      	mov	r0, r3
 80041e4:	f005 f90a 	bl	80093fc <USB_ReadInterrupts>
 80041e8:	4603      	mov	r3, r0
 80041ea:	f003 0302 	and.w	r3, r3, #2
 80041ee:	2b02      	cmp	r3, #2
 80041f0:	d103      	bne.n	80041fa <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	2202      	movs	r2, #2
 80041f8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	4618      	mov	r0, r3
 8004200:	f005 f8fc 	bl	80093fc <USB_ReadInterrupts>
 8004204:	4603      	mov	r3, r0
 8004206:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800420a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800420e:	d120      	bne.n	8004252 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8004218:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f003 0301 	and.w	r3, r3, #1
 8004226:	2b00      	cmp	r3, #0
 8004228:	d113      	bne.n	8004252 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800422a:	2110      	movs	r1, #16
 800422c:	6938      	ldr	r0, [r7, #16]
 800422e:	f004 ffef 	bl	8009210 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8004232:	6938      	ldr	r0, [r7, #16]
 8004234:	f005 f81e 	bl	8009274 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	7a5b      	ldrb	r3, [r3, #9]
 800423c:	2b02      	cmp	r3, #2
 800423e:	d105      	bne.n	800424c <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	2101      	movs	r1, #1
 8004246:	4618      	mov	r0, r3
 8004248:	f005 fa00 	bl	800964c <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 800424c:	6878      	ldr	r0, [r7, #4]
 800424e:	f008 f937 	bl	800c4c0 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4618      	mov	r0, r3
 8004258:	f005 f8d0 	bl	80093fc <USB_ReadInterrupts>
 800425c:	4603      	mov	r3, r0
 800425e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004262:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004266:	d102      	bne.n	800426e <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8004268:	6878      	ldr	r0, [r7, #4]
 800426a:	f001 fd4d 	bl	8005d08 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	4618      	mov	r0, r3
 8004274:	f005 f8c2 	bl	80093fc <USB_ReadInterrupts>
 8004278:	4603      	mov	r3, r0
 800427a:	f003 0308 	and.w	r3, r3, #8
 800427e:	2b08      	cmp	r3, #8
 8004280:	d106      	bne.n	8004290 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8004282:	6878      	ldr	r0, [r7, #4]
 8004284:	f008 f900 	bl	800c488 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	2208      	movs	r2, #8
 800428e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4618      	mov	r0, r3
 8004296:	f005 f8b1 	bl	80093fc <USB_ReadInterrupts>
 800429a:	4603      	mov	r3, r0
 800429c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042a0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80042a4:	d139      	bne.n	800431a <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4618      	mov	r0, r3
 80042ac:	f005 fdf0 	bl	8009e90 <USB_HC_ReadInterrupt>
 80042b0:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80042b2:	2300      	movs	r3, #0
 80042b4:	617b      	str	r3, [r7, #20]
 80042b6:	e025      	b.n	8004304 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	f003 030f 	and.w	r3, r3, #15
 80042be:	68ba      	ldr	r2, [r7, #8]
 80042c0:	fa22 f303 	lsr.w	r3, r2, r3
 80042c4:	f003 0301 	and.w	r3, r3, #1
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d018      	beq.n	80042fe <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80042cc:	697b      	ldr	r3, [r7, #20]
 80042ce:	015a      	lsls	r2, r3, #5
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	4413      	add	r3, r2
 80042d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80042de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80042e2:	d106      	bne.n	80042f2 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80042e4:	697b      	ldr	r3, [r7, #20]
 80042e6:	b2db      	uxtb	r3, r3
 80042e8:	4619      	mov	r1, r3
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	f000 f905 	bl	80044fa <HCD_HC_IN_IRQHandler>
 80042f0:	e005      	b.n	80042fe <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	b2db      	uxtb	r3, r3
 80042f6:	4619      	mov	r1, r3
 80042f8:	6878      	ldr	r0, [r7, #4]
 80042fa:	f000 ff67 	bl	80051cc <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80042fe:	697b      	ldr	r3, [r7, #20]
 8004300:	3301      	adds	r3, #1
 8004302:	617b      	str	r3, [r7, #20]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	795b      	ldrb	r3, [r3, #5]
 8004308:	461a      	mov	r2, r3
 800430a:	697b      	ldr	r3, [r7, #20]
 800430c:	4293      	cmp	r3, r2
 800430e:	d3d3      	bcc.n	80042b8 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004318:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	4618      	mov	r0, r3
 8004320:	f005 f86c 	bl	80093fc <USB_ReadInterrupts>
 8004324:	4603      	mov	r3, r0
 8004326:	f003 0310 	and.w	r3, r3, #16
 800432a:	2b10      	cmp	r3, #16
 800432c:	d101      	bne.n	8004332 <HAL_HCD_IRQHandler+0x1ea>
 800432e:	2301      	movs	r3, #1
 8004330:	e000      	b.n	8004334 <HAL_HCD_IRQHandler+0x1ec>
 8004332:	2300      	movs	r3, #0
 8004334:	2b00      	cmp	r3, #0
 8004336:	d014      	beq.n	8004362 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	699a      	ldr	r2, [r3, #24]
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f022 0210 	bic.w	r2, r2, #16
 8004346:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8004348:	6878      	ldr	r0, [r7, #4]
 800434a:	f001 fbfe 	bl	8005b4a <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	699a      	ldr	r2, [r3, #24]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f042 0210 	orr.w	r2, r2, #16
 800435c:	619a      	str	r2, [r3, #24]
 800435e:	e000      	b.n	8004362 <HAL_HCD_IRQHandler+0x21a>
      return;
 8004360:	bf00      	nop
    }
  }
}
 8004362:	3718      	adds	r7, #24
 8004364:	46bd      	mov	sp, r7
 8004366:	bd80      	pop	{r7, pc}

08004368 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b082      	sub	sp, #8
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8004376:	2b01      	cmp	r3, #1
 8004378:	d101      	bne.n	800437e <HAL_HCD_Start+0x16>
 800437a:	2302      	movs	r3, #2
 800437c:	e013      	b.n	80043a6 <HAL_HCD_Start+0x3e>
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2201      	movs	r2, #1
 8004382:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	2101      	movs	r1, #1
 800438c:	4618      	mov	r0, r3
 800438e:	f005 f9c4 	bl	800971a <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	4618      	mov	r0, r3
 8004398:	f004 fecc 	bl	8009134 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2200      	movs	r2, #0
 80043a0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80043a4:	2300      	movs	r3, #0
}
 80043a6:	4618      	mov	r0, r3
 80043a8:	3708      	adds	r7, #8
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bd80      	pop	{r7, pc}

080043ae <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80043ae:	b580      	push	{r7, lr}
 80043b0:	b082      	sub	sp, #8
 80043b2:	af00      	add	r7, sp, #0
 80043b4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80043bc:	2b01      	cmp	r3, #1
 80043be:	d101      	bne.n	80043c4 <HAL_HCD_Stop+0x16>
 80043c0:	2302      	movs	r3, #2
 80043c2:	e00d      	b.n	80043e0 <HAL_HCD_Stop+0x32>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2201      	movs	r2, #1
 80043c8:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4618      	mov	r0, r3
 80043d2:	f005 fe8e 	bl	800a0f2 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2200      	movs	r2, #0
 80043da:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80043de:	2300      	movs	r3, #0
}
 80043e0:	4618      	mov	r0, r3
 80043e2:	3708      	adds	r7, #8
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bd80      	pop	{r7, pc}

080043e8 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b082      	sub	sp, #8
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4618      	mov	r0, r3
 80043f6:	f005 f966 	bl	80096c6 <USB_ResetPort>
 80043fa:	4603      	mov	r3, r0
}
 80043fc:	4618      	mov	r0, r3
 80043fe:	3708      	adds	r7, #8
 8004400:	46bd      	mov	sp, r7
 8004402:	bd80      	pop	{r7, pc}

08004404 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8004404:	b480      	push	{r7}
 8004406:	b083      	sub	sp, #12
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
 800440c:	460b      	mov	r3, r1
 800440e:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8004410:	78fa      	ldrb	r2, [r7, #3]
 8004412:	6879      	ldr	r1, [r7, #4]
 8004414:	4613      	mov	r3, r2
 8004416:	011b      	lsls	r3, r3, #4
 8004418:	1a9b      	subs	r3, r3, r2
 800441a:	009b      	lsls	r3, r3, #2
 800441c:	440b      	add	r3, r1
 800441e:	334c      	adds	r3, #76	@ 0x4c
 8004420:	781b      	ldrb	r3, [r3, #0]
}
 8004422:	4618      	mov	r0, r3
 8004424:	370c      	adds	r7, #12
 8004426:	46bd      	mov	sp, r7
 8004428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442c:	4770      	bx	lr

0800442e <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 800442e:	b480      	push	{r7}
 8004430:	b083      	sub	sp, #12
 8004432:	af00      	add	r7, sp, #0
 8004434:	6078      	str	r0, [r7, #4]
 8004436:	460b      	mov	r3, r1
 8004438:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800443a:	78fa      	ldrb	r2, [r7, #3]
 800443c:	6879      	ldr	r1, [r7, #4]
 800443e:	4613      	mov	r3, r2
 8004440:	011b      	lsls	r3, r3, #4
 8004442:	1a9b      	subs	r3, r3, r2
 8004444:	009b      	lsls	r3, r3, #2
 8004446:	440b      	add	r3, r1
 8004448:	3338      	adds	r3, #56	@ 0x38
 800444a:	681b      	ldr	r3, [r3, #0]
}
 800444c:	4618      	mov	r0, r3
 800444e:	370c      	adds	r7, #12
 8004450:	46bd      	mov	sp, r7
 8004452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004456:	4770      	bx	lr

08004458 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b082      	sub	sp, #8
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4618      	mov	r0, r3
 8004466:	f005 f9a8 	bl	80097ba <USB_GetCurrentFrame>
 800446a:	4603      	mov	r3, r0
}
 800446c:	4618      	mov	r0, r3
 800446e:	3708      	adds	r7, #8
 8004470:	46bd      	mov	sp, r7
 8004472:	bd80      	pop	{r7, pc}

08004474 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b082      	sub	sp, #8
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4618      	mov	r0, r3
 8004482:	f005 f983 	bl	800978c <USB_GetHostSpeed>
 8004486:	4603      	mov	r3, r0
}
 8004488:	4618      	mov	r0, r3
 800448a:	3708      	adds	r7, #8
 800448c:	46bd      	mov	sp, r7
 800448e:	bd80      	pop	{r7, pc}

08004490 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8004490:	b480      	push	{r7}
 8004492:	b083      	sub	sp, #12
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
 8004498:	460b      	mov	r3, r1
 800449a:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 800449c:	78fa      	ldrb	r2, [r7, #3]
 800449e:	6879      	ldr	r1, [r7, #4]
 80044a0:	4613      	mov	r3, r2
 80044a2:	011b      	lsls	r3, r3, #4
 80044a4:	1a9b      	subs	r3, r3, r2
 80044a6:	009b      	lsls	r3, r3, #2
 80044a8:	440b      	add	r3, r1
 80044aa:	331a      	adds	r3, #26
 80044ac:	2200      	movs	r2, #0
 80044ae:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 80044b0:	78fa      	ldrb	r2, [r7, #3]
 80044b2:	6879      	ldr	r1, [r7, #4]
 80044b4:	4613      	mov	r3, r2
 80044b6:	011b      	lsls	r3, r3, #4
 80044b8:	1a9b      	subs	r3, r3, r2
 80044ba:	009b      	lsls	r3, r3, #2
 80044bc:	440b      	add	r3, r1
 80044be:	331b      	adds	r3, #27
 80044c0:	2200      	movs	r2, #0
 80044c2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 80044c4:	78fa      	ldrb	r2, [r7, #3]
 80044c6:	6879      	ldr	r1, [r7, #4]
 80044c8:	4613      	mov	r3, r2
 80044ca:	011b      	lsls	r3, r3, #4
 80044cc:	1a9b      	subs	r3, r3, r2
 80044ce:	009b      	lsls	r3, r3, #2
 80044d0:	440b      	add	r3, r1
 80044d2:	3325      	adds	r3, #37	@ 0x25
 80044d4:	2200      	movs	r2, #0
 80044d6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 80044d8:	78fa      	ldrb	r2, [r7, #3]
 80044da:	6879      	ldr	r1, [r7, #4]
 80044dc:	4613      	mov	r3, r2
 80044de:	011b      	lsls	r3, r3, #4
 80044e0:	1a9b      	subs	r3, r3, r2
 80044e2:	009b      	lsls	r3, r3, #2
 80044e4:	440b      	add	r3, r1
 80044e6:	3324      	adds	r3, #36	@ 0x24
 80044e8:	2200      	movs	r2, #0
 80044ea:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 80044ec:	2300      	movs	r3, #0
}
 80044ee:	4618      	mov	r0, r3
 80044f0:	370c      	adds	r7, #12
 80044f2:	46bd      	mov	sp, r7
 80044f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f8:	4770      	bx	lr

080044fa <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80044fa:	b580      	push	{r7, lr}
 80044fc:	b086      	sub	sp, #24
 80044fe:	af00      	add	r7, sp, #0
 8004500:	6078      	str	r0, [r7, #4]
 8004502:	460b      	mov	r3, r1
 8004504:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	78fa      	ldrb	r2, [r7, #3]
 8004516:	4611      	mov	r1, r2
 8004518:	4618      	mov	r0, r3
 800451a:	f004 ff82 	bl	8009422 <USB_ReadChInterrupts>
 800451e:	4603      	mov	r3, r0
 8004520:	f003 0304 	and.w	r3, r3, #4
 8004524:	2b04      	cmp	r3, #4
 8004526:	d11a      	bne.n	800455e <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8004528:	78fb      	ldrb	r3, [r7, #3]
 800452a:	015a      	lsls	r2, r3, #5
 800452c:	693b      	ldr	r3, [r7, #16]
 800452e:	4413      	add	r3, r2
 8004530:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004534:	461a      	mov	r2, r3
 8004536:	2304      	movs	r3, #4
 8004538:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800453a:	78fa      	ldrb	r2, [r7, #3]
 800453c:	6879      	ldr	r1, [r7, #4]
 800453e:	4613      	mov	r3, r2
 8004540:	011b      	lsls	r3, r3, #4
 8004542:	1a9b      	subs	r3, r3, r2
 8004544:	009b      	lsls	r3, r3, #2
 8004546:	440b      	add	r3, r1
 8004548:	334d      	adds	r3, #77	@ 0x4d
 800454a:	2207      	movs	r2, #7
 800454c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	78fa      	ldrb	r2, [r7, #3]
 8004554:	4611      	mov	r1, r2
 8004556:	4618      	mov	r0, r3
 8004558:	f005 fcab 	bl	8009eb2 <USB_HC_Halt>
 800455c:	e09e      	b.n	800469c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	78fa      	ldrb	r2, [r7, #3]
 8004564:	4611      	mov	r1, r2
 8004566:	4618      	mov	r0, r3
 8004568:	f004 ff5b 	bl	8009422 <USB_ReadChInterrupts>
 800456c:	4603      	mov	r3, r0
 800456e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004572:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004576:	d11b      	bne.n	80045b0 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8004578:	78fb      	ldrb	r3, [r7, #3]
 800457a:	015a      	lsls	r2, r3, #5
 800457c:	693b      	ldr	r3, [r7, #16]
 800457e:	4413      	add	r3, r2
 8004580:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004584:	461a      	mov	r2, r3
 8004586:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800458a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 800458c:	78fa      	ldrb	r2, [r7, #3]
 800458e:	6879      	ldr	r1, [r7, #4]
 8004590:	4613      	mov	r3, r2
 8004592:	011b      	lsls	r3, r3, #4
 8004594:	1a9b      	subs	r3, r3, r2
 8004596:	009b      	lsls	r3, r3, #2
 8004598:	440b      	add	r3, r1
 800459a:	334d      	adds	r3, #77	@ 0x4d
 800459c:	2208      	movs	r2, #8
 800459e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	78fa      	ldrb	r2, [r7, #3]
 80045a6:	4611      	mov	r1, r2
 80045a8:	4618      	mov	r0, r3
 80045aa:	f005 fc82 	bl	8009eb2 <USB_HC_Halt>
 80045ae:	e075      	b.n	800469c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	78fa      	ldrb	r2, [r7, #3]
 80045b6:	4611      	mov	r1, r2
 80045b8:	4618      	mov	r0, r3
 80045ba:	f004 ff32 	bl	8009422 <USB_ReadChInterrupts>
 80045be:	4603      	mov	r3, r0
 80045c0:	f003 0308 	and.w	r3, r3, #8
 80045c4:	2b08      	cmp	r3, #8
 80045c6:	d11a      	bne.n	80045fe <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80045c8:	78fb      	ldrb	r3, [r7, #3]
 80045ca:	015a      	lsls	r2, r3, #5
 80045cc:	693b      	ldr	r3, [r7, #16]
 80045ce:	4413      	add	r3, r2
 80045d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80045d4:	461a      	mov	r2, r3
 80045d6:	2308      	movs	r3, #8
 80045d8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80045da:	78fa      	ldrb	r2, [r7, #3]
 80045dc:	6879      	ldr	r1, [r7, #4]
 80045de:	4613      	mov	r3, r2
 80045e0:	011b      	lsls	r3, r3, #4
 80045e2:	1a9b      	subs	r3, r3, r2
 80045e4:	009b      	lsls	r3, r3, #2
 80045e6:	440b      	add	r3, r1
 80045e8:	334d      	adds	r3, #77	@ 0x4d
 80045ea:	2206      	movs	r2, #6
 80045ec:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	78fa      	ldrb	r2, [r7, #3]
 80045f4:	4611      	mov	r1, r2
 80045f6:	4618      	mov	r0, r3
 80045f8:	f005 fc5b 	bl	8009eb2 <USB_HC_Halt>
 80045fc:	e04e      	b.n	800469c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	78fa      	ldrb	r2, [r7, #3]
 8004604:	4611      	mov	r1, r2
 8004606:	4618      	mov	r0, r3
 8004608:	f004 ff0b 	bl	8009422 <USB_ReadChInterrupts>
 800460c:	4603      	mov	r3, r0
 800460e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004612:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004616:	d11b      	bne.n	8004650 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8004618:	78fb      	ldrb	r3, [r7, #3]
 800461a:	015a      	lsls	r2, r3, #5
 800461c:	693b      	ldr	r3, [r7, #16]
 800461e:	4413      	add	r3, r2
 8004620:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004624:	461a      	mov	r2, r3
 8004626:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800462a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800462c:	78fa      	ldrb	r2, [r7, #3]
 800462e:	6879      	ldr	r1, [r7, #4]
 8004630:	4613      	mov	r3, r2
 8004632:	011b      	lsls	r3, r3, #4
 8004634:	1a9b      	subs	r3, r3, r2
 8004636:	009b      	lsls	r3, r3, #2
 8004638:	440b      	add	r3, r1
 800463a:	334d      	adds	r3, #77	@ 0x4d
 800463c:	2209      	movs	r2, #9
 800463e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	78fa      	ldrb	r2, [r7, #3]
 8004646:	4611      	mov	r1, r2
 8004648:	4618      	mov	r0, r3
 800464a:	f005 fc32 	bl	8009eb2 <USB_HC_Halt>
 800464e:	e025      	b.n	800469c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	78fa      	ldrb	r2, [r7, #3]
 8004656:	4611      	mov	r1, r2
 8004658:	4618      	mov	r0, r3
 800465a:	f004 fee2 	bl	8009422 <USB_ReadChInterrupts>
 800465e:	4603      	mov	r3, r0
 8004660:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004664:	2b80      	cmp	r3, #128	@ 0x80
 8004666:	d119      	bne.n	800469c <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8004668:	78fb      	ldrb	r3, [r7, #3]
 800466a:	015a      	lsls	r2, r3, #5
 800466c:	693b      	ldr	r3, [r7, #16]
 800466e:	4413      	add	r3, r2
 8004670:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004674:	461a      	mov	r2, r3
 8004676:	2380      	movs	r3, #128	@ 0x80
 8004678:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800467a:	78fa      	ldrb	r2, [r7, #3]
 800467c:	6879      	ldr	r1, [r7, #4]
 800467e:	4613      	mov	r3, r2
 8004680:	011b      	lsls	r3, r3, #4
 8004682:	1a9b      	subs	r3, r3, r2
 8004684:	009b      	lsls	r3, r3, #2
 8004686:	440b      	add	r3, r1
 8004688:	334d      	adds	r3, #77	@ 0x4d
 800468a:	2207      	movs	r2, #7
 800468c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	78fa      	ldrb	r2, [r7, #3]
 8004694:	4611      	mov	r1, r2
 8004696:	4618      	mov	r0, r3
 8004698:	f005 fc0b 	bl	8009eb2 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	78fa      	ldrb	r2, [r7, #3]
 80046a2:	4611      	mov	r1, r2
 80046a4:	4618      	mov	r0, r3
 80046a6:	f004 febc 	bl	8009422 <USB_ReadChInterrupts>
 80046aa:	4603      	mov	r3, r0
 80046ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80046b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046b4:	d112      	bne.n	80046dc <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	78fa      	ldrb	r2, [r7, #3]
 80046bc:	4611      	mov	r1, r2
 80046be:	4618      	mov	r0, r3
 80046c0:	f005 fbf7 	bl	8009eb2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80046c4:	78fb      	ldrb	r3, [r7, #3]
 80046c6:	015a      	lsls	r2, r3, #5
 80046c8:	693b      	ldr	r3, [r7, #16]
 80046ca:	4413      	add	r3, r2
 80046cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80046d0:	461a      	mov	r2, r3
 80046d2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80046d6:	6093      	str	r3, [r2, #8]
 80046d8:	f000 bd75 	b.w	80051c6 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	78fa      	ldrb	r2, [r7, #3]
 80046e2:	4611      	mov	r1, r2
 80046e4:	4618      	mov	r0, r3
 80046e6:	f004 fe9c 	bl	8009422 <USB_ReadChInterrupts>
 80046ea:	4603      	mov	r3, r0
 80046ec:	f003 0301 	and.w	r3, r3, #1
 80046f0:	2b01      	cmp	r3, #1
 80046f2:	f040 8128 	bne.w	8004946 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80046f6:	78fb      	ldrb	r3, [r7, #3]
 80046f8:	015a      	lsls	r2, r3, #5
 80046fa:	693b      	ldr	r3, [r7, #16]
 80046fc:	4413      	add	r3, r2
 80046fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004702:	461a      	mov	r2, r3
 8004704:	2320      	movs	r3, #32
 8004706:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8004708:	78fa      	ldrb	r2, [r7, #3]
 800470a:	6879      	ldr	r1, [r7, #4]
 800470c:	4613      	mov	r3, r2
 800470e:	011b      	lsls	r3, r3, #4
 8004710:	1a9b      	subs	r3, r3, r2
 8004712:	009b      	lsls	r3, r3, #2
 8004714:	440b      	add	r3, r1
 8004716:	331b      	adds	r3, #27
 8004718:	781b      	ldrb	r3, [r3, #0]
 800471a:	2b01      	cmp	r3, #1
 800471c:	d119      	bne.n	8004752 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800471e:	78fa      	ldrb	r2, [r7, #3]
 8004720:	6879      	ldr	r1, [r7, #4]
 8004722:	4613      	mov	r3, r2
 8004724:	011b      	lsls	r3, r3, #4
 8004726:	1a9b      	subs	r3, r3, r2
 8004728:	009b      	lsls	r3, r3, #2
 800472a:	440b      	add	r3, r1
 800472c:	331b      	adds	r3, #27
 800472e:	2200      	movs	r2, #0
 8004730:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004732:	78fb      	ldrb	r3, [r7, #3]
 8004734:	015a      	lsls	r2, r3, #5
 8004736:	693b      	ldr	r3, [r7, #16]
 8004738:	4413      	add	r3, r2
 800473a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800473e:	685b      	ldr	r3, [r3, #4]
 8004740:	78fa      	ldrb	r2, [r7, #3]
 8004742:	0151      	lsls	r1, r2, #5
 8004744:	693a      	ldr	r2, [r7, #16]
 8004746:	440a      	add	r2, r1
 8004748:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800474c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004750:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	799b      	ldrb	r3, [r3, #6]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d01b      	beq.n	8004792 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 800475a:	78fa      	ldrb	r2, [r7, #3]
 800475c:	6879      	ldr	r1, [r7, #4]
 800475e:	4613      	mov	r3, r2
 8004760:	011b      	lsls	r3, r3, #4
 8004762:	1a9b      	subs	r3, r3, r2
 8004764:	009b      	lsls	r3, r3, #2
 8004766:	440b      	add	r3, r1
 8004768:	3330      	adds	r3, #48	@ 0x30
 800476a:	6819      	ldr	r1, [r3, #0]
 800476c:	78fb      	ldrb	r3, [r7, #3]
 800476e:	015a      	lsls	r2, r3, #5
 8004770:	693b      	ldr	r3, [r7, #16]
 8004772:	4413      	add	r3, r2
 8004774:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004778:	691b      	ldr	r3, [r3, #16]
 800477a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800477e:	78fa      	ldrb	r2, [r7, #3]
 8004780:	1ac9      	subs	r1, r1, r3
 8004782:	6878      	ldr	r0, [r7, #4]
 8004784:	4613      	mov	r3, r2
 8004786:	011b      	lsls	r3, r3, #4
 8004788:	1a9b      	subs	r3, r3, r2
 800478a:	009b      	lsls	r3, r3, #2
 800478c:	4403      	add	r3, r0
 800478e:	3338      	adds	r3, #56	@ 0x38
 8004790:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8004792:	78fa      	ldrb	r2, [r7, #3]
 8004794:	6879      	ldr	r1, [r7, #4]
 8004796:	4613      	mov	r3, r2
 8004798:	011b      	lsls	r3, r3, #4
 800479a:	1a9b      	subs	r3, r3, r2
 800479c:	009b      	lsls	r3, r3, #2
 800479e:	440b      	add	r3, r1
 80047a0:	334d      	adds	r3, #77	@ 0x4d
 80047a2:	2201      	movs	r2, #1
 80047a4:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 80047a6:	78fa      	ldrb	r2, [r7, #3]
 80047a8:	6879      	ldr	r1, [r7, #4]
 80047aa:	4613      	mov	r3, r2
 80047ac:	011b      	lsls	r3, r3, #4
 80047ae:	1a9b      	subs	r3, r3, r2
 80047b0:	009b      	lsls	r3, r3, #2
 80047b2:	440b      	add	r3, r1
 80047b4:	3344      	adds	r3, #68	@ 0x44
 80047b6:	2200      	movs	r2, #0
 80047b8:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80047ba:	78fb      	ldrb	r3, [r7, #3]
 80047bc:	015a      	lsls	r2, r3, #5
 80047be:	693b      	ldr	r3, [r7, #16]
 80047c0:	4413      	add	r3, r2
 80047c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80047c6:	461a      	mov	r2, r3
 80047c8:	2301      	movs	r3, #1
 80047ca:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80047cc:	78fa      	ldrb	r2, [r7, #3]
 80047ce:	6879      	ldr	r1, [r7, #4]
 80047d0:	4613      	mov	r3, r2
 80047d2:	011b      	lsls	r3, r3, #4
 80047d4:	1a9b      	subs	r3, r3, r2
 80047d6:	009b      	lsls	r3, r3, #2
 80047d8:	440b      	add	r3, r1
 80047da:	3326      	adds	r3, #38	@ 0x26
 80047dc:	781b      	ldrb	r3, [r3, #0]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d00a      	beq.n	80047f8 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80047e2:	78fa      	ldrb	r2, [r7, #3]
 80047e4:	6879      	ldr	r1, [r7, #4]
 80047e6:	4613      	mov	r3, r2
 80047e8:	011b      	lsls	r3, r3, #4
 80047ea:	1a9b      	subs	r3, r3, r2
 80047ec:	009b      	lsls	r3, r3, #2
 80047ee:	440b      	add	r3, r1
 80047f0:	3326      	adds	r3, #38	@ 0x26
 80047f2:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80047f4:	2b02      	cmp	r3, #2
 80047f6:	d110      	bne.n	800481a <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	78fa      	ldrb	r2, [r7, #3]
 80047fe:	4611      	mov	r1, r2
 8004800:	4618      	mov	r0, r3
 8004802:	f005 fb56 	bl	8009eb2 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004806:	78fb      	ldrb	r3, [r7, #3]
 8004808:	015a      	lsls	r2, r3, #5
 800480a:	693b      	ldr	r3, [r7, #16]
 800480c:	4413      	add	r3, r2
 800480e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004812:	461a      	mov	r2, r3
 8004814:	2310      	movs	r3, #16
 8004816:	6093      	str	r3, [r2, #8]
 8004818:	e03d      	b.n	8004896 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800481a:	78fa      	ldrb	r2, [r7, #3]
 800481c:	6879      	ldr	r1, [r7, #4]
 800481e:	4613      	mov	r3, r2
 8004820:	011b      	lsls	r3, r3, #4
 8004822:	1a9b      	subs	r3, r3, r2
 8004824:	009b      	lsls	r3, r3, #2
 8004826:	440b      	add	r3, r1
 8004828:	3326      	adds	r3, #38	@ 0x26
 800482a:	781b      	ldrb	r3, [r3, #0]
 800482c:	2b03      	cmp	r3, #3
 800482e:	d00a      	beq.n	8004846 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8004830:	78fa      	ldrb	r2, [r7, #3]
 8004832:	6879      	ldr	r1, [r7, #4]
 8004834:	4613      	mov	r3, r2
 8004836:	011b      	lsls	r3, r3, #4
 8004838:	1a9b      	subs	r3, r3, r2
 800483a:	009b      	lsls	r3, r3, #2
 800483c:	440b      	add	r3, r1
 800483e:	3326      	adds	r3, #38	@ 0x26
 8004840:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8004842:	2b01      	cmp	r3, #1
 8004844:	d127      	bne.n	8004896 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8004846:	78fb      	ldrb	r3, [r7, #3]
 8004848:	015a      	lsls	r2, r3, #5
 800484a:	693b      	ldr	r3, [r7, #16]
 800484c:	4413      	add	r3, r2
 800484e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	78fa      	ldrb	r2, [r7, #3]
 8004856:	0151      	lsls	r1, r2, #5
 8004858:	693a      	ldr	r2, [r7, #16]
 800485a:	440a      	add	r2, r1
 800485c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004860:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004864:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004866:	78fa      	ldrb	r2, [r7, #3]
 8004868:	6879      	ldr	r1, [r7, #4]
 800486a:	4613      	mov	r3, r2
 800486c:	011b      	lsls	r3, r3, #4
 800486e:	1a9b      	subs	r3, r3, r2
 8004870:	009b      	lsls	r3, r3, #2
 8004872:	440b      	add	r3, r1
 8004874:	334c      	adds	r3, #76	@ 0x4c
 8004876:	2201      	movs	r2, #1
 8004878:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800487a:	78fa      	ldrb	r2, [r7, #3]
 800487c:	6879      	ldr	r1, [r7, #4]
 800487e:	4613      	mov	r3, r2
 8004880:	011b      	lsls	r3, r3, #4
 8004882:	1a9b      	subs	r3, r3, r2
 8004884:	009b      	lsls	r3, r3, #2
 8004886:	440b      	add	r3, r1
 8004888:	334c      	adds	r3, #76	@ 0x4c
 800488a:	781a      	ldrb	r2, [r3, #0]
 800488c:	78fb      	ldrb	r3, [r7, #3]
 800488e:	4619      	mov	r1, r3
 8004890:	6878      	ldr	r0, [r7, #4]
 8004892:	f007 fe23 	bl	800c4dc <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	799b      	ldrb	r3, [r3, #6]
 800489a:	2b01      	cmp	r3, #1
 800489c:	d13b      	bne.n	8004916 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 800489e:	78fa      	ldrb	r2, [r7, #3]
 80048a0:	6879      	ldr	r1, [r7, #4]
 80048a2:	4613      	mov	r3, r2
 80048a4:	011b      	lsls	r3, r3, #4
 80048a6:	1a9b      	subs	r3, r3, r2
 80048a8:	009b      	lsls	r3, r3, #2
 80048aa:	440b      	add	r3, r1
 80048ac:	3338      	adds	r3, #56	@ 0x38
 80048ae:	6819      	ldr	r1, [r3, #0]
 80048b0:	78fa      	ldrb	r2, [r7, #3]
 80048b2:	6878      	ldr	r0, [r7, #4]
 80048b4:	4613      	mov	r3, r2
 80048b6:	011b      	lsls	r3, r3, #4
 80048b8:	1a9b      	subs	r3, r3, r2
 80048ba:	009b      	lsls	r3, r3, #2
 80048bc:	4403      	add	r3, r0
 80048be:	3328      	adds	r3, #40	@ 0x28
 80048c0:	881b      	ldrh	r3, [r3, #0]
 80048c2:	440b      	add	r3, r1
 80048c4:	1e59      	subs	r1, r3, #1
 80048c6:	78fa      	ldrb	r2, [r7, #3]
 80048c8:	6878      	ldr	r0, [r7, #4]
 80048ca:	4613      	mov	r3, r2
 80048cc:	011b      	lsls	r3, r3, #4
 80048ce:	1a9b      	subs	r3, r3, r2
 80048d0:	009b      	lsls	r3, r3, #2
 80048d2:	4403      	add	r3, r0
 80048d4:	3328      	adds	r3, #40	@ 0x28
 80048d6:	881b      	ldrh	r3, [r3, #0]
 80048d8:	fbb1 f3f3 	udiv	r3, r1, r3
 80048dc:	f003 0301 	and.w	r3, r3, #1
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	f000 8470 	beq.w	80051c6 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 80048e6:	78fa      	ldrb	r2, [r7, #3]
 80048e8:	6879      	ldr	r1, [r7, #4]
 80048ea:	4613      	mov	r3, r2
 80048ec:	011b      	lsls	r3, r3, #4
 80048ee:	1a9b      	subs	r3, r3, r2
 80048f0:	009b      	lsls	r3, r3, #2
 80048f2:	440b      	add	r3, r1
 80048f4:	333c      	adds	r3, #60	@ 0x3c
 80048f6:	781b      	ldrb	r3, [r3, #0]
 80048f8:	78fa      	ldrb	r2, [r7, #3]
 80048fa:	f083 0301 	eor.w	r3, r3, #1
 80048fe:	b2d8      	uxtb	r0, r3
 8004900:	6879      	ldr	r1, [r7, #4]
 8004902:	4613      	mov	r3, r2
 8004904:	011b      	lsls	r3, r3, #4
 8004906:	1a9b      	subs	r3, r3, r2
 8004908:	009b      	lsls	r3, r3, #2
 800490a:	440b      	add	r3, r1
 800490c:	333c      	adds	r3, #60	@ 0x3c
 800490e:	4602      	mov	r2, r0
 8004910:	701a      	strb	r2, [r3, #0]
 8004912:	f000 bc58 	b.w	80051c6 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8004916:	78fa      	ldrb	r2, [r7, #3]
 8004918:	6879      	ldr	r1, [r7, #4]
 800491a:	4613      	mov	r3, r2
 800491c:	011b      	lsls	r3, r3, #4
 800491e:	1a9b      	subs	r3, r3, r2
 8004920:	009b      	lsls	r3, r3, #2
 8004922:	440b      	add	r3, r1
 8004924:	333c      	adds	r3, #60	@ 0x3c
 8004926:	781b      	ldrb	r3, [r3, #0]
 8004928:	78fa      	ldrb	r2, [r7, #3]
 800492a:	f083 0301 	eor.w	r3, r3, #1
 800492e:	b2d8      	uxtb	r0, r3
 8004930:	6879      	ldr	r1, [r7, #4]
 8004932:	4613      	mov	r3, r2
 8004934:	011b      	lsls	r3, r3, #4
 8004936:	1a9b      	subs	r3, r3, r2
 8004938:	009b      	lsls	r3, r3, #2
 800493a:	440b      	add	r3, r1
 800493c:	333c      	adds	r3, #60	@ 0x3c
 800493e:	4602      	mov	r2, r0
 8004940:	701a      	strb	r2, [r3, #0]
 8004942:	f000 bc40 	b.w	80051c6 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	78fa      	ldrb	r2, [r7, #3]
 800494c:	4611      	mov	r1, r2
 800494e:	4618      	mov	r0, r3
 8004950:	f004 fd67 	bl	8009422 <USB_ReadChInterrupts>
 8004954:	4603      	mov	r3, r0
 8004956:	f003 0320 	and.w	r3, r3, #32
 800495a:	2b20      	cmp	r3, #32
 800495c:	d131      	bne.n	80049c2 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800495e:	78fb      	ldrb	r3, [r7, #3]
 8004960:	015a      	lsls	r2, r3, #5
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	4413      	add	r3, r2
 8004966:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800496a:	461a      	mov	r2, r3
 800496c:	2320      	movs	r3, #32
 800496e:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8004970:	78fa      	ldrb	r2, [r7, #3]
 8004972:	6879      	ldr	r1, [r7, #4]
 8004974:	4613      	mov	r3, r2
 8004976:	011b      	lsls	r3, r3, #4
 8004978:	1a9b      	subs	r3, r3, r2
 800497a:	009b      	lsls	r3, r3, #2
 800497c:	440b      	add	r3, r1
 800497e:	331a      	adds	r3, #26
 8004980:	781b      	ldrb	r3, [r3, #0]
 8004982:	2b01      	cmp	r3, #1
 8004984:	f040 841f 	bne.w	80051c6 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8004988:	78fa      	ldrb	r2, [r7, #3]
 800498a:	6879      	ldr	r1, [r7, #4]
 800498c:	4613      	mov	r3, r2
 800498e:	011b      	lsls	r3, r3, #4
 8004990:	1a9b      	subs	r3, r3, r2
 8004992:	009b      	lsls	r3, r3, #2
 8004994:	440b      	add	r3, r1
 8004996:	331b      	adds	r3, #27
 8004998:	2201      	movs	r2, #1
 800499a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 800499c:	78fa      	ldrb	r2, [r7, #3]
 800499e:	6879      	ldr	r1, [r7, #4]
 80049a0:	4613      	mov	r3, r2
 80049a2:	011b      	lsls	r3, r3, #4
 80049a4:	1a9b      	subs	r3, r3, r2
 80049a6:	009b      	lsls	r3, r3, #2
 80049a8:	440b      	add	r3, r1
 80049aa:	334d      	adds	r3, #77	@ 0x4d
 80049ac:	2203      	movs	r2, #3
 80049ae:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	78fa      	ldrb	r2, [r7, #3]
 80049b6:	4611      	mov	r1, r2
 80049b8:	4618      	mov	r0, r3
 80049ba:	f005 fa7a 	bl	8009eb2 <USB_HC_Halt>
 80049be:	f000 bc02 	b.w	80051c6 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	78fa      	ldrb	r2, [r7, #3]
 80049c8:	4611      	mov	r1, r2
 80049ca:	4618      	mov	r0, r3
 80049cc:	f004 fd29 	bl	8009422 <USB_ReadChInterrupts>
 80049d0:	4603      	mov	r3, r0
 80049d2:	f003 0302 	and.w	r3, r3, #2
 80049d6:	2b02      	cmp	r3, #2
 80049d8:	f040 8305 	bne.w	8004fe6 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80049dc:	78fb      	ldrb	r3, [r7, #3]
 80049de:	015a      	lsls	r2, r3, #5
 80049e0:	693b      	ldr	r3, [r7, #16]
 80049e2:	4413      	add	r3, r2
 80049e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049e8:	461a      	mov	r2, r3
 80049ea:	2302      	movs	r3, #2
 80049ec:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80049ee:	78fa      	ldrb	r2, [r7, #3]
 80049f0:	6879      	ldr	r1, [r7, #4]
 80049f2:	4613      	mov	r3, r2
 80049f4:	011b      	lsls	r3, r3, #4
 80049f6:	1a9b      	subs	r3, r3, r2
 80049f8:	009b      	lsls	r3, r3, #2
 80049fa:	440b      	add	r3, r1
 80049fc:	334d      	adds	r3, #77	@ 0x4d
 80049fe:	781b      	ldrb	r3, [r3, #0]
 8004a00:	2b01      	cmp	r3, #1
 8004a02:	d114      	bne.n	8004a2e <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004a04:	78fa      	ldrb	r2, [r7, #3]
 8004a06:	6879      	ldr	r1, [r7, #4]
 8004a08:	4613      	mov	r3, r2
 8004a0a:	011b      	lsls	r3, r3, #4
 8004a0c:	1a9b      	subs	r3, r3, r2
 8004a0e:	009b      	lsls	r3, r3, #2
 8004a10:	440b      	add	r3, r1
 8004a12:	334d      	adds	r3, #77	@ 0x4d
 8004a14:	2202      	movs	r2, #2
 8004a16:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004a18:	78fa      	ldrb	r2, [r7, #3]
 8004a1a:	6879      	ldr	r1, [r7, #4]
 8004a1c:	4613      	mov	r3, r2
 8004a1e:	011b      	lsls	r3, r3, #4
 8004a20:	1a9b      	subs	r3, r3, r2
 8004a22:	009b      	lsls	r3, r3, #2
 8004a24:	440b      	add	r3, r1
 8004a26:	334c      	adds	r3, #76	@ 0x4c
 8004a28:	2201      	movs	r2, #1
 8004a2a:	701a      	strb	r2, [r3, #0]
 8004a2c:	e2cc      	b.n	8004fc8 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8004a2e:	78fa      	ldrb	r2, [r7, #3]
 8004a30:	6879      	ldr	r1, [r7, #4]
 8004a32:	4613      	mov	r3, r2
 8004a34:	011b      	lsls	r3, r3, #4
 8004a36:	1a9b      	subs	r3, r3, r2
 8004a38:	009b      	lsls	r3, r3, #2
 8004a3a:	440b      	add	r3, r1
 8004a3c:	334d      	adds	r3, #77	@ 0x4d
 8004a3e:	781b      	ldrb	r3, [r3, #0]
 8004a40:	2b06      	cmp	r3, #6
 8004a42:	d114      	bne.n	8004a6e <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004a44:	78fa      	ldrb	r2, [r7, #3]
 8004a46:	6879      	ldr	r1, [r7, #4]
 8004a48:	4613      	mov	r3, r2
 8004a4a:	011b      	lsls	r3, r3, #4
 8004a4c:	1a9b      	subs	r3, r3, r2
 8004a4e:	009b      	lsls	r3, r3, #2
 8004a50:	440b      	add	r3, r1
 8004a52:	334d      	adds	r3, #77	@ 0x4d
 8004a54:	2202      	movs	r2, #2
 8004a56:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8004a58:	78fa      	ldrb	r2, [r7, #3]
 8004a5a:	6879      	ldr	r1, [r7, #4]
 8004a5c:	4613      	mov	r3, r2
 8004a5e:	011b      	lsls	r3, r3, #4
 8004a60:	1a9b      	subs	r3, r3, r2
 8004a62:	009b      	lsls	r3, r3, #2
 8004a64:	440b      	add	r3, r1
 8004a66:	334c      	adds	r3, #76	@ 0x4c
 8004a68:	2205      	movs	r2, #5
 8004a6a:	701a      	strb	r2, [r3, #0]
 8004a6c:	e2ac      	b.n	8004fc8 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004a6e:	78fa      	ldrb	r2, [r7, #3]
 8004a70:	6879      	ldr	r1, [r7, #4]
 8004a72:	4613      	mov	r3, r2
 8004a74:	011b      	lsls	r3, r3, #4
 8004a76:	1a9b      	subs	r3, r3, r2
 8004a78:	009b      	lsls	r3, r3, #2
 8004a7a:	440b      	add	r3, r1
 8004a7c:	334d      	adds	r3, #77	@ 0x4d
 8004a7e:	781b      	ldrb	r3, [r3, #0]
 8004a80:	2b07      	cmp	r3, #7
 8004a82:	d00b      	beq.n	8004a9c <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8004a84:	78fa      	ldrb	r2, [r7, #3]
 8004a86:	6879      	ldr	r1, [r7, #4]
 8004a88:	4613      	mov	r3, r2
 8004a8a:	011b      	lsls	r3, r3, #4
 8004a8c:	1a9b      	subs	r3, r3, r2
 8004a8e:	009b      	lsls	r3, r3, #2
 8004a90:	440b      	add	r3, r1
 8004a92:	334d      	adds	r3, #77	@ 0x4d
 8004a94:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004a96:	2b09      	cmp	r3, #9
 8004a98:	f040 80a6 	bne.w	8004be8 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004a9c:	78fa      	ldrb	r2, [r7, #3]
 8004a9e:	6879      	ldr	r1, [r7, #4]
 8004aa0:	4613      	mov	r3, r2
 8004aa2:	011b      	lsls	r3, r3, #4
 8004aa4:	1a9b      	subs	r3, r3, r2
 8004aa6:	009b      	lsls	r3, r3, #2
 8004aa8:	440b      	add	r3, r1
 8004aaa:	334d      	adds	r3, #77	@ 0x4d
 8004aac:	2202      	movs	r2, #2
 8004aae:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004ab0:	78fa      	ldrb	r2, [r7, #3]
 8004ab2:	6879      	ldr	r1, [r7, #4]
 8004ab4:	4613      	mov	r3, r2
 8004ab6:	011b      	lsls	r3, r3, #4
 8004ab8:	1a9b      	subs	r3, r3, r2
 8004aba:	009b      	lsls	r3, r3, #2
 8004abc:	440b      	add	r3, r1
 8004abe:	3344      	adds	r3, #68	@ 0x44
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	1c59      	adds	r1, r3, #1
 8004ac4:	6878      	ldr	r0, [r7, #4]
 8004ac6:	4613      	mov	r3, r2
 8004ac8:	011b      	lsls	r3, r3, #4
 8004aca:	1a9b      	subs	r3, r3, r2
 8004acc:	009b      	lsls	r3, r3, #2
 8004ace:	4403      	add	r3, r0
 8004ad0:	3344      	adds	r3, #68	@ 0x44
 8004ad2:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004ad4:	78fa      	ldrb	r2, [r7, #3]
 8004ad6:	6879      	ldr	r1, [r7, #4]
 8004ad8:	4613      	mov	r3, r2
 8004ada:	011b      	lsls	r3, r3, #4
 8004adc:	1a9b      	subs	r3, r3, r2
 8004ade:	009b      	lsls	r3, r3, #2
 8004ae0:	440b      	add	r3, r1
 8004ae2:	3344      	adds	r3, #68	@ 0x44
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	2b02      	cmp	r3, #2
 8004ae8:	d943      	bls.n	8004b72 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004aea:	78fa      	ldrb	r2, [r7, #3]
 8004aec:	6879      	ldr	r1, [r7, #4]
 8004aee:	4613      	mov	r3, r2
 8004af0:	011b      	lsls	r3, r3, #4
 8004af2:	1a9b      	subs	r3, r3, r2
 8004af4:	009b      	lsls	r3, r3, #2
 8004af6:	440b      	add	r3, r1
 8004af8:	3344      	adds	r3, #68	@ 0x44
 8004afa:	2200      	movs	r2, #0
 8004afc:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8004afe:	78fa      	ldrb	r2, [r7, #3]
 8004b00:	6879      	ldr	r1, [r7, #4]
 8004b02:	4613      	mov	r3, r2
 8004b04:	011b      	lsls	r3, r3, #4
 8004b06:	1a9b      	subs	r3, r3, r2
 8004b08:	009b      	lsls	r3, r3, #2
 8004b0a:	440b      	add	r3, r1
 8004b0c:	331a      	adds	r3, #26
 8004b0e:	781b      	ldrb	r3, [r3, #0]
 8004b10:	2b01      	cmp	r3, #1
 8004b12:	d123      	bne.n	8004b5c <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8004b14:	78fa      	ldrb	r2, [r7, #3]
 8004b16:	6879      	ldr	r1, [r7, #4]
 8004b18:	4613      	mov	r3, r2
 8004b1a:	011b      	lsls	r3, r3, #4
 8004b1c:	1a9b      	subs	r3, r3, r2
 8004b1e:	009b      	lsls	r3, r3, #2
 8004b20:	440b      	add	r3, r1
 8004b22:	331b      	adds	r3, #27
 8004b24:	2200      	movs	r2, #0
 8004b26:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8004b28:	78fa      	ldrb	r2, [r7, #3]
 8004b2a:	6879      	ldr	r1, [r7, #4]
 8004b2c:	4613      	mov	r3, r2
 8004b2e:	011b      	lsls	r3, r3, #4
 8004b30:	1a9b      	subs	r3, r3, r2
 8004b32:	009b      	lsls	r3, r3, #2
 8004b34:	440b      	add	r3, r1
 8004b36:	331c      	adds	r3, #28
 8004b38:	2200      	movs	r2, #0
 8004b3a:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004b3c:	78fb      	ldrb	r3, [r7, #3]
 8004b3e:	015a      	lsls	r2, r3, #5
 8004b40:	693b      	ldr	r3, [r7, #16]
 8004b42:	4413      	add	r3, r2
 8004b44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	78fa      	ldrb	r2, [r7, #3]
 8004b4c:	0151      	lsls	r1, r2, #5
 8004b4e:	693a      	ldr	r2, [r7, #16]
 8004b50:	440a      	add	r2, r1
 8004b52:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004b56:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b5a:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004b5c:	78fa      	ldrb	r2, [r7, #3]
 8004b5e:	6879      	ldr	r1, [r7, #4]
 8004b60:	4613      	mov	r3, r2
 8004b62:	011b      	lsls	r3, r3, #4
 8004b64:	1a9b      	subs	r3, r3, r2
 8004b66:	009b      	lsls	r3, r3, #2
 8004b68:	440b      	add	r3, r1
 8004b6a:	334c      	adds	r3, #76	@ 0x4c
 8004b6c:	2204      	movs	r2, #4
 8004b6e:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004b70:	e229      	b.n	8004fc6 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004b72:	78fa      	ldrb	r2, [r7, #3]
 8004b74:	6879      	ldr	r1, [r7, #4]
 8004b76:	4613      	mov	r3, r2
 8004b78:	011b      	lsls	r3, r3, #4
 8004b7a:	1a9b      	subs	r3, r3, r2
 8004b7c:	009b      	lsls	r3, r3, #2
 8004b7e:	440b      	add	r3, r1
 8004b80:	334c      	adds	r3, #76	@ 0x4c
 8004b82:	2202      	movs	r2, #2
 8004b84:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004b86:	78fa      	ldrb	r2, [r7, #3]
 8004b88:	6879      	ldr	r1, [r7, #4]
 8004b8a:	4613      	mov	r3, r2
 8004b8c:	011b      	lsls	r3, r3, #4
 8004b8e:	1a9b      	subs	r3, r3, r2
 8004b90:	009b      	lsls	r3, r3, #2
 8004b92:	440b      	add	r3, r1
 8004b94:	3326      	adds	r3, #38	@ 0x26
 8004b96:	781b      	ldrb	r3, [r3, #0]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d00b      	beq.n	8004bb4 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004b9c:	78fa      	ldrb	r2, [r7, #3]
 8004b9e:	6879      	ldr	r1, [r7, #4]
 8004ba0:	4613      	mov	r3, r2
 8004ba2:	011b      	lsls	r3, r3, #4
 8004ba4:	1a9b      	subs	r3, r3, r2
 8004ba6:	009b      	lsls	r3, r3, #2
 8004ba8:	440b      	add	r3, r1
 8004baa:	3326      	adds	r3, #38	@ 0x26
 8004bac:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004bae:	2b02      	cmp	r3, #2
 8004bb0:	f040 8209 	bne.w	8004fc6 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004bb4:	78fb      	ldrb	r3, [r7, #3]
 8004bb6:	015a      	lsls	r2, r3, #5
 8004bb8:	693b      	ldr	r3, [r7, #16]
 8004bba:	4413      	add	r3, r2
 8004bbc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004bca:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004bd2:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004bd4:	78fb      	ldrb	r3, [r7, #3]
 8004bd6:	015a      	lsls	r2, r3, #5
 8004bd8:	693b      	ldr	r3, [r7, #16]
 8004bda:	4413      	add	r3, r2
 8004bdc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004be0:	461a      	mov	r2, r3
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004be6:	e1ee      	b.n	8004fc6 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8004be8:	78fa      	ldrb	r2, [r7, #3]
 8004bea:	6879      	ldr	r1, [r7, #4]
 8004bec:	4613      	mov	r3, r2
 8004bee:	011b      	lsls	r3, r3, #4
 8004bf0:	1a9b      	subs	r3, r3, r2
 8004bf2:	009b      	lsls	r3, r3, #2
 8004bf4:	440b      	add	r3, r1
 8004bf6:	334d      	adds	r3, #77	@ 0x4d
 8004bf8:	781b      	ldrb	r3, [r3, #0]
 8004bfa:	2b05      	cmp	r3, #5
 8004bfc:	f040 80c8 	bne.w	8004d90 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004c00:	78fa      	ldrb	r2, [r7, #3]
 8004c02:	6879      	ldr	r1, [r7, #4]
 8004c04:	4613      	mov	r3, r2
 8004c06:	011b      	lsls	r3, r3, #4
 8004c08:	1a9b      	subs	r3, r3, r2
 8004c0a:	009b      	lsls	r3, r3, #2
 8004c0c:	440b      	add	r3, r1
 8004c0e:	334d      	adds	r3, #77	@ 0x4d
 8004c10:	2202      	movs	r2, #2
 8004c12:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004c14:	78fa      	ldrb	r2, [r7, #3]
 8004c16:	6879      	ldr	r1, [r7, #4]
 8004c18:	4613      	mov	r3, r2
 8004c1a:	011b      	lsls	r3, r3, #4
 8004c1c:	1a9b      	subs	r3, r3, r2
 8004c1e:	009b      	lsls	r3, r3, #2
 8004c20:	440b      	add	r3, r1
 8004c22:	331b      	adds	r3, #27
 8004c24:	781b      	ldrb	r3, [r3, #0]
 8004c26:	2b01      	cmp	r3, #1
 8004c28:	f040 81ce 	bne.w	8004fc8 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8004c2c:	78fa      	ldrb	r2, [r7, #3]
 8004c2e:	6879      	ldr	r1, [r7, #4]
 8004c30:	4613      	mov	r3, r2
 8004c32:	011b      	lsls	r3, r3, #4
 8004c34:	1a9b      	subs	r3, r3, r2
 8004c36:	009b      	lsls	r3, r3, #2
 8004c38:	440b      	add	r3, r1
 8004c3a:	3326      	adds	r3, #38	@ 0x26
 8004c3c:	781b      	ldrb	r3, [r3, #0]
 8004c3e:	2b03      	cmp	r3, #3
 8004c40:	d16b      	bne.n	8004d1a <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8004c42:	78fa      	ldrb	r2, [r7, #3]
 8004c44:	6879      	ldr	r1, [r7, #4]
 8004c46:	4613      	mov	r3, r2
 8004c48:	011b      	lsls	r3, r3, #4
 8004c4a:	1a9b      	subs	r3, r3, r2
 8004c4c:	009b      	lsls	r3, r3, #2
 8004c4e:	440b      	add	r3, r1
 8004c50:	3348      	adds	r3, #72	@ 0x48
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	1c59      	adds	r1, r3, #1
 8004c56:	6878      	ldr	r0, [r7, #4]
 8004c58:	4613      	mov	r3, r2
 8004c5a:	011b      	lsls	r3, r3, #4
 8004c5c:	1a9b      	subs	r3, r3, r2
 8004c5e:	009b      	lsls	r3, r3, #2
 8004c60:	4403      	add	r3, r0
 8004c62:	3348      	adds	r3, #72	@ 0x48
 8004c64:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8004c66:	78fa      	ldrb	r2, [r7, #3]
 8004c68:	6879      	ldr	r1, [r7, #4]
 8004c6a:	4613      	mov	r3, r2
 8004c6c:	011b      	lsls	r3, r3, #4
 8004c6e:	1a9b      	subs	r3, r3, r2
 8004c70:	009b      	lsls	r3, r3, #2
 8004c72:	440b      	add	r3, r1
 8004c74:	3348      	adds	r3, #72	@ 0x48
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	2b02      	cmp	r3, #2
 8004c7a:	d943      	bls.n	8004d04 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8004c7c:	78fa      	ldrb	r2, [r7, #3]
 8004c7e:	6879      	ldr	r1, [r7, #4]
 8004c80:	4613      	mov	r3, r2
 8004c82:	011b      	lsls	r3, r3, #4
 8004c84:	1a9b      	subs	r3, r3, r2
 8004c86:	009b      	lsls	r3, r3, #2
 8004c88:	440b      	add	r3, r1
 8004c8a:	3348      	adds	r3, #72	@ 0x48
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8004c90:	78fa      	ldrb	r2, [r7, #3]
 8004c92:	6879      	ldr	r1, [r7, #4]
 8004c94:	4613      	mov	r3, r2
 8004c96:	011b      	lsls	r3, r3, #4
 8004c98:	1a9b      	subs	r3, r3, r2
 8004c9a:	009b      	lsls	r3, r3, #2
 8004c9c:	440b      	add	r3, r1
 8004c9e:	331b      	adds	r3, #27
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8004ca4:	78fa      	ldrb	r2, [r7, #3]
 8004ca6:	6879      	ldr	r1, [r7, #4]
 8004ca8:	4613      	mov	r3, r2
 8004caa:	011b      	lsls	r3, r3, #4
 8004cac:	1a9b      	subs	r3, r3, r2
 8004cae:	009b      	lsls	r3, r3, #2
 8004cb0:	440b      	add	r3, r1
 8004cb2:	3344      	adds	r3, #68	@ 0x44
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	2b02      	cmp	r3, #2
 8004cb8:	d809      	bhi.n	8004cce <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8004cba:	78fa      	ldrb	r2, [r7, #3]
 8004cbc:	6879      	ldr	r1, [r7, #4]
 8004cbe:	4613      	mov	r3, r2
 8004cc0:	011b      	lsls	r3, r3, #4
 8004cc2:	1a9b      	subs	r3, r3, r2
 8004cc4:	009b      	lsls	r3, r3, #2
 8004cc6:	440b      	add	r3, r1
 8004cc8:	331c      	adds	r3, #28
 8004cca:	2201      	movs	r2, #1
 8004ccc:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004cce:	78fb      	ldrb	r3, [r7, #3]
 8004cd0:	015a      	lsls	r2, r3, #5
 8004cd2:	693b      	ldr	r3, [r7, #16]
 8004cd4:	4413      	add	r3, r2
 8004cd6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	78fa      	ldrb	r2, [r7, #3]
 8004cde:	0151      	lsls	r1, r2, #5
 8004ce0:	693a      	ldr	r2, [r7, #16]
 8004ce2:	440a      	add	r2, r1
 8004ce4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004ce8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004cec:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8004cee:	78fa      	ldrb	r2, [r7, #3]
 8004cf0:	6879      	ldr	r1, [r7, #4]
 8004cf2:	4613      	mov	r3, r2
 8004cf4:	011b      	lsls	r3, r3, #4
 8004cf6:	1a9b      	subs	r3, r3, r2
 8004cf8:	009b      	lsls	r3, r3, #2
 8004cfa:	440b      	add	r3, r1
 8004cfc:	334c      	adds	r3, #76	@ 0x4c
 8004cfe:	2204      	movs	r2, #4
 8004d00:	701a      	strb	r2, [r3, #0]
 8004d02:	e014      	b.n	8004d2e <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004d04:	78fa      	ldrb	r2, [r7, #3]
 8004d06:	6879      	ldr	r1, [r7, #4]
 8004d08:	4613      	mov	r3, r2
 8004d0a:	011b      	lsls	r3, r3, #4
 8004d0c:	1a9b      	subs	r3, r3, r2
 8004d0e:	009b      	lsls	r3, r3, #2
 8004d10:	440b      	add	r3, r1
 8004d12:	334c      	adds	r3, #76	@ 0x4c
 8004d14:	2202      	movs	r2, #2
 8004d16:	701a      	strb	r2, [r3, #0]
 8004d18:	e009      	b.n	8004d2e <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004d1a:	78fa      	ldrb	r2, [r7, #3]
 8004d1c:	6879      	ldr	r1, [r7, #4]
 8004d1e:	4613      	mov	r3, r2
 8004d20:	011b      	lsls	r3, r3, #4
 8004d22:	1a9b      	subs	r3, r3, r2
 8004d24:	009b      	lsls	r3, r3, #2
 8004d26:	440b      	add	r3, r1
 8004d28:	334c      	adds	r3, #76	@ 0x4c
 8004d2a:	2202      	movs	r2, #2
 8004d2c:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004d2e:	78fa      	ldrb	r2, [r7, #3]
 8004d30:	6879      	ldr	r1, [r7, #4]
 8004d32:	4613      	mov	r3, r2
 8004d34:	011b      	lsls	r3, r3, #4
 8004d36:	1a9b      	subs	r3, r3, r2
 8004d38:	009b      	lsls	r3, r3, #2
 8004d3a:	440b      	add	r3, r1
 8004d3c:	3326      	adds	r3, #38	@ 0x26
 8004d3e:	781b      	ldrb	r3, [r3, #0]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d00b      	beq.n	8004d5c <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004d44:	78fa      	ldrb	r2, [r7, #3]
 8004d46:	6879      	ldr	r1, [r7, #4]
 8004d48:	4613      	mov	r3, r2
 8004d4a:	011b      	lsls	r3, r3, #4
 8004d4c:	1a9b      	subs	r3, r3, r2
 8004d4e:	009b      	lsls	r3, r3, #2
 8004d50:	440b      	add	r3, r1
 8004d52:	3326      	adds	r3, #38	@ 0x26
 8004d54:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004d56:	2b02      	cmp	r3, #2
 8004d58:	f040 8136 	bne.w	8004fc8 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004d5c:	78fb      	ldrb	r3, [r7, #3]
 8004d5e:	015a      	lsls	r2, r3, #5
 8004d60:	693b      	ldr	r3, [r7, #16]
 8004d62:	4413      	add	r3, r2
 8004d64:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004d72:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004d7a:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004d7c:	78fb      	ldrb	r3, [r7, #3]
 8004d7e:	015a      	lsls	r2, r3, #5
 8004d80:	693b      	ldr	r3, [r7, #16]
 8004d82:	4413      	add	r3, r2
 8004d84:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d88:	461a      	mov	r2, r3
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	6013      	str	r3, [r2, #0]
 8004d8e:	e11b      	b.n	8004fc8 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004d90:	78fa      	ldrb	r2, [r7, #3]
 8004d92:	6879      	ldr	r1, [r7, #4]
 8004d94:	4613      	mov	r3, r2
 8004d96:	011b      	lsls	r3, r3, #4
 8004d98:	1a9b      	subs	r3, r3, r2
 8004d9a:	009b      	lsls	r3, r3, #2
 8004d9c:	440b      	add	r3, r1
 8004d9e:	334d      	adds	r3, #77	@ 0x4d
 8004da0:	781b      	ldrb	r3, [r3, #0]
 8004da2:	2b03      	cmp	r3, #3
 8004da4:	f040 8081 	bne.w	8004eaa <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004da8:	78fa      	ldrb	r2, [r7, #3]
 8004daa:	6879      	ldr	r1, [r7, #4]
 8004dac:	4613      	mov	r3, r2
 8004dae:	011b      	lsls	r3, r3, #4
 8004db0:	1a9b      	subs	r3, r3, r2
 8004db2:	009b      	lsls	r3, r3, #2
 8004db4:	440b      	add	r3, r1
 8004db6:	334d      	adds	r3, #77	@ 0x4d
 8004db8:	2202      	movs	r2, #2
 8004dba:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004dbc:	78fa      	ldrb	r2, [r7, #3]
 8004dbe:	6879      	ldr	r1, [r7, #4]
 8004dc0:	4613      	mov	r3, r2
 8004dc2:	011b      	lsls	r3, r3, #4
 8004dc4:	1a9b      	subs	r3, r3, r2
 8004dc6:	009b      	lsls	r3, r3, #2
 8004dc8:	440b      	add	r3, r1
 8004dca:	331b      	adds	r3, #27
 8004dcc:	781b      	ldrb	r3, [r3, #0]
 8004dce:	2b01      	cmp	r3, #1
 8004dd0:	f040 80fa 	bne.w	8004fc8 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004dd4:	78fa      	ldrb	r2, [r7, #3]
 8004dd6:	6879      	ldr	r1, [r7, #4]
 8004dd8:	4613      	mov	r3, r2
 8004dda:	011b      	lsls	r3, r3, #4
 8004ddc:	1a9b      	subs	r3, r3, r2
 8004dde:	009b      	lsls	r3, r3, #2
 8004de0:	440b      	add	r3, r1
 8004de2:	334c      	adds	r3, #76	@ 0x4c
 8004de4:	2202      	movs	r2, #2
 8004de6:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8004de8:	78fb      	ldrb	r3, [r7, #3]
 8004dea:	015a      	lsls	r2, r3, #5
 8004dec:	693b      	ldr	r3, [r7, #16]
 8004dee:	4413      	add	r3, r2
 8004df0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004df4:	685b      	ldr	r3, [r3, #4]
 8004df6:	78fa      	ldrb	r2, [r7, #3]
 8004df8:	0151      	lsls	r1, r2, #5
 8004dfa:	693a      	ldr	r2, [r7, #16]
 8004dfc:	440a      	add	r2, r1
 8004dfe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004e02:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e06:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8004e08:	78fb      	ldrb	r3, [r7, #3]
 8004e0a:	015a      	lsls	r2, r3, #5
 8004e0c:	693b      	ldr	r3, [r7, #16]
 8004e0e:	4413      	add	r3, r2
 8004e10:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e14:	68db      	ldr	r3, [r3, #12]
 8004e16:	78fa      	ldrb	r2, [r7, #3]
 8004e18:	0151      	lsls	r1, r2, #5
 8004e1a:	693a      	ldr	r2, [r7, #16]
 8004e1c:	440a      	add	r2, r1
 8004e1e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004e22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004e26:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8004e28:	78fb      	ldrb	r3, [r7, #3]
 8004e2a:	015a      	lsls	r2, r3, #5
 8004e2c:	693b      	ldr	r3, [r7, #16]
 8004e2e:	4413      	add	r3, r2
 8004e30:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e34:	68db      	ldr	r3, [r3, #12]
 8004e36:	78fa      	ldrb	r2, [r7, #3]
 8004e38:	0151      	lsls	r1, r2, #5
 8004e3a:	693a      	ldr	r2, [r7, #16]
 8004e3c:	440a      	add	r2, r1
 8004e3e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004e42:	f023 0320 	bic.w	r3, r3, #32
 8004e46:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004e48:	78fa      	ldrb	r2, [r7, #3]
 8004e4a:	6879      	ldr	r1, [r7, #4]
 8004e4c:	4613      	mov	r3, r2
 8004e4e:	011b      	lsls	r3, r3, #4
 8004e50:	1a9b      	subs	r3, r3, r2
 8004e52:	009b      	lsls	r3, r3, #2
 8004e54:	440b      	add	r3, r1
 8004e56:	3326      	adds	r3, #38	@ 0x26
 8004e58:	781b      	ldrb	r3, [r3, #0]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d00b      	beq.n	8004e76 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004e5e:	78fa      	ldrb	r2, [r7, #3]
 8004e60:	6879      	ldr	r1, [r7, #4]
 8004e62:	4613      	mov	r3, r2
 8004e64:	011b      	lsls	r3, r3, #4
 8004e66:	1a9b      	subs	r3, r3, r2
 8004e68:	009b      	lsls	r3, r3, #2
 8004e6a:	440b      	add	r3, r1
 8004e6c:	3326      	adds	r3, #38	@ 0x26
 8004e6e:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004e70:	2b02      	cmp	r3, #2
 8004e72:	f040 80a9 	bne.w	8004fc8 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004e76:	78fb      	ldrb	r3, [r7, #3]
 8004e78:	015a      	lsls	r2, r3, #5
 8004e7a:	693b      	ldr	r3, [r7, #16]
 8004e7c:	4413      	add	r3, r2
 8004e7e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004e8c:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004e94:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004e96:	78fb      	ldrb	r3, [r7, #3]
 8004e98:	015a      	lsls	r2, r3, #5
 8004e9a:	693b      	ldr	r3, [r7, #16]
 8004e9c:	4413      	add	r3, r2
 8004e9e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ea2:	461a      	mov	r2, r3
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	6013      	str	r3, [r2, #0]
 8004ea8:	e08e      	b.n	8004fc8 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8004eaa:	78fa      	ldrb	r2, [r7, #3]
 8004eac:	6879      	ldr	r1, [r7, #4]
 8004eae:	4613      	mov	r3, r2
 8004eb0:	011b      	lsls	r3, r3, #4
 8004eb2:	1a9b      	subs	r3, r3, r2
 8004eb4:	009b      	lsls	r3, r3, #2
 8004eb6:	440b      	add	r3, r1
 8004eb8:	334d      	adds	r3, #77	@ 0x4d
 8004eba:	781b      	ldrb	r3, [r3, #0]
 8004ebc:	2b04      	cmp	r3, #4
 8004ebe:	d143      	bne.n	8004f48 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004ec0:	78fa      	ldrb	r2, [r7, #3]
 8004ec2:	6879      	ldr	r1, [r7, #4]
 8004ec4:	4613      	mov	r3, r2
 8004ec6:	011b      	lsls	r3, r3, #4
 8004ec8:	1a9b      	subs	r3, r3, r2
 8004eca:	009b      	lsls	r3, r3, #2
 8004ecc:	440b      	add	r3, r1
 8004ece:	334d      	adds	r3, #77	@ 0x4d
 8004ed0:	2202      	movs	r2, #2
 8004ed2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004ed4:	78fa      	ldrb	r2, [r7, #3]
 8004ed6:	6879      	ldr	r1, [r7, #4]
 8004ed8:	4613      	mov	r3, r2
 8004eda:	011b      	lsls	r3, r3, #4
 8004edc:	1a9b      	subs	r3, r3, r2
 8004ede:	009b      	lsls	r3, r3, #2
 8004ee0:	440b      	add	r3, r1
 8004ee2:	334c      	adds	r3, #76	@ 0x4c
 8004ee4:	2202      	movs	r2, #2
 8004ee6:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004ee8:	78fa      	ldrb	r2, [r7, #3]
 8004eea:	6879      	ldr	r1, [r7, #4]
 8004eec:	4613      	mov	r3, r2
 8004eee:	011b      	lsls	r3, r3, #4
 8004ef0:	1a9b      	subs	r3, r3, r2
 8004ef2:	009b      	lsls	r3, r3, #2
 8004ef4:	440b      	add	r3, r1
 8004ef6:	3326      	adds	r3, #38	@ 0x26
 8004ef8:	781b      	ldrb	r3, [r3, #0]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d00a      	beq.n	8004f14 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004efe:	78fa      	ldrb	r2, [r7, #3]
 8004f00:	6879      	ldr	r1, [r7, #4]
 8004f02:	4613      	mov	r3, r2
 8004f04:	011b      	lsls	r3, r3, #4
 8004f06:	1a9b      	subs	r3, r3, r2
 8004f08:	009b      	lsls	r3, r3, #2
 8004f0a:	440b      	add	r3, r1
 8004f0c:	3326      	adds	r3, #38	@ 0x26
 8004f0e:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004f10:	2b02      	cmp	r3, #2
 8004f12:	d159      	bne.n	8004fc8 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004f14:	78fb      	ldrb	r3, [r7, #3]
 8004f16:	015a      	lsls	r2, r3, #5
 8004f18:	693b      	ldr	r3, [r7, #16]
 8004f1a:	4413      	add	r3, r2
 8004f1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004f2a:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004f32:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004f34:	78fb      	ldrb	r3, [r7, #3]
 8004f36:	015a      	lsls	r2, r3, #5
 8004f38:	693b      	ldr	r3, [r7, #16]
 8004f3a:	4413      	add	r3, r2
 8004f3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f40:	461a      	mov	r2, r3
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	6013      	str	r3, [r2, #0]
 8004f46:	e03f      	b.n	8004fc8 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8004f48:	78fa      	ldrb	r2, [r7, #3]
 8004f4a:	6879      	ldr	r1, [r7, #4]
 8004f4c:	4613      	mov	r3, r2
 8004f4e:	011b      	lsls	r3, r3, #4
 8004f50:	1a9b      	subs	r3, r3, r2
 8004f52:	009b      	lsls	r3, r3, #2
 8004f54:	440b      	add	r3, r1
 8004f56:	334d      	adds	r3, #77	@ 0x4d
 8004f58:	781b      	ldrb	r3, [r3, #0]
 8004f5a:	2b08      	cmp	r3, #8
 8004f5c:	d126      	bne.n	8004fac <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004f5e:	78fa      	ldrb	r2, [r7, #3]
 8004f60:	6879      	ldr	r1, [r7, #4]
 8004f62:	4613      	mov	r3, r2
 8004f64:	011b      	lsls	r3, r3, #4
 8004f66:	1a9b      	subs	r3, r3, r2
 8004f68:	009b      	lsls	r3, r3, #2
 8004f6a:	440b      	add	r3, r1
 8004f6c:	334d      	adds	r3, #77	@ 0x4d
 8004f6e:	2202      	movs	r2, #2
 8004f70:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004f72:	78fa      	ldrb	r2, [r7, #3]
 8004f74:	6879      	ldr	r1, [r7, #4]
 8004f76:	4613      	mov	r3, r2
 8004f78:	011b      	lsls	r3, r3, #4
 8004f7a:	1a9b      	subs	r3, r3, r2
 8004f7c:	009b      	lsls	r3, r3, #2
 8004f7e:	440b      	add	r3, r1
 8004f80:	3344      	adds	r3, #68	@ 0x44
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	1c59      	adds	r1, r3, #1
 8004f86:	6878      	ldr	r0, [r7, #4]
 8004f88:	4613      	mov	r3, r2
 8004f8a:	011b      	lsls	r3, r3, #4
 8004f8c:	1a9b      	subs	r3, r3, r2
 8004f8e:	009b      	lsls	r3, r3, #2
 8004f90:	4403      	add	r3, r0
 8004f92:	3344      	adds	r3, #68	@ 0x44
 8004f94:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8004f96:	78fa      	ldrb	r2, [r7, #3]
 8004f98:	6879      	ldr	r1, [r7, #4]
 8004f9a:	4613      	mov	r3, r2
 8004f9c:	011b      	lsls	r3, r3, #4
 8004f9e:	1a9b      	subs	r3, r3, r2
 8004fa0:	009b      	lsls	r3, r3, #2
 8004fa2:	440b      	add	r3, r1
 8004fa4:	334c      	adds	r3, #76	@ 0x4c
 8004fa6:	2204      	movs	r2, #4
 8004fa8:	701a      	strb	r2, [r3, #0]
 8004faa:	e00d      	b.n	8004fc8 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8004fac:	78fa      	ldrb	r2, [r7, #3]
 8004fae:	6879      	ldr	r1, [r7, #4]
 8004fb0:	4613      	mov	r3, r2
 8004fb2:	011b      	lsls	r3, r3, #4
 8004fb4:	1a9b      	subs	r3, r3, r2
 8004fb6:	009b      	lsls	r3, r3, #2
 8004fb8:	440b      	add	r3, r1
 8004fba:	334d      	adds	r3, #77	@ 0x4d
 8004fbc:	781b      	ldrb	r3, [r3, #0]
 8004fbe:	2b02      	cmp	r3, #2
 8004fc0:	f000 8100 	beq.w	80051c4 <HCD_HC_IN_IRQHandler+0xcca>
 8004fc4:	e000      	b.n	8004fc8 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004fc6:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004fc8:	78fa      	ldrb	r2, [r7, #3]
 8004fca:	6879      	ldr	r1, [r7, #4]
 8004fcc:	4613      	mov	r3, r2
 8004fce:	011b      	lsls	r3, r3, #4
 8004fd0:	1a9b      	subs	r3, r3, r2
 8004fd2:	009b      	lsls	r3, r3, #2
 8004fd4:	440b      	add	r3, r1
 8004fd6:	334c      	adds	r3, #76	@ 0x4c
 8004fd8:	781a      	ldrb	r2, [r3, #0]
 8004fda:	78fb      	ldrb	r3, [r7, #3]
 8004fdc:	4619      	mov	r1, r3
 8004fde:	6878      	ldr	r0, [r7, #4]
 8004fe0:	f007 fa7c 	bl	800c4dc <HAL_HCD_HC_NotifyURBChange_Callback>
 8004fe4:	e0ef      	b.n	80051c6 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	78fa      	ldrb	r2, [r7, #3]
 8004fec:	4611      	mov	r1, r2
 8004fee:	4618      	mov	r0, r3
 8004ff0:	f004 fa17 	bl	8009422 <USB_ReadChInterrupts>
 8004ff4:	4603      	mov	r3, r0
 8004ff6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ffa:	2b40      	cmp	r3, #64	@ 0x40
 8004ffc:	d12f      	bne.n	800505e <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004ffe:	78fb      	ldrb	r3, [r7, #3]
 8005000:	015a      	lsls	r2, r3, #5
 8005002:	693b      	ldr	r3, [r7, #16]
 8005004:	4413      	add	r3, r2
 8005006:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800500a:	461a      	mov	r2, r3
 800500c:	2340      	movs	r3, #64	@ 0x40
 800500e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8005010:	78fa      	ldrb	r2, [r7, #3]
 8005012:	6879      	ldr	r1, [r7, #4]
 8005014:	4613      	mov	r3, r2
 8005016:	011b      	lsls	r3, r3, #4
 8005018:	1a9b      	subs	r3, r3, r2
 800501a:	009b      	lsls	r3, r3, #2
 800501c:	440b      	add	r3, r1
 800501e:	334d      	adds	r3, #77	@ 0x4d
 8005020:	2205      	movs	r2, #5
 8005022:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8005024:	78fa      	ldrb	r2, [r7, #3]
 8005026:	6879      	ldr	r1, [r7, #4]
 8005028:	4613      	mov	r3, r2
 800502a:	011b      	lsls	r3, r3, #4
 800502c:	1a9b      	subs	r3, r3, r2
 800502e:	009b      	lsls	r3, r3, #2
 8005030:	440b      	add	r3, r1
 8005032:	331a      	adds	r3, #26
 8005034:	781b      	ldrb	r3, [r3, #0]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d109      	bne.n	800504e <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800503a:	78fa      	ldrb	r2, [r7, #3]
 800503c:	6879      	ldr	r1, [r7, #4]
 800503e:	4613      	mov	r3, r2
 8005040:	011b      	lsls	r3, r3, #4
 8005042:	1a9b      	subs	r3, r3, r2
 8005044:	009b      	lsls	r3, r3, #2
 8005046:	440b      	add	r3, r1
 8005048:	3344      	adds	r3, #68	@ 0x44
 800504a:	2200      	movs	r2, #0
 800504c:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	78fa      	ldrb	r2, [r7, #3]
 8005054:	4611      	mov	r1, r2
 8005056:	4618      	mov	r0, r3
 8005058:	f004 ff2b 	bl	8009eb2 <USB_HC_Halt>
 800505c:	e0b3      	b.n	80051c6 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	78fa      	ldrb	r2, [r7, #3]
 8005064:	4611      	mov	r1, r2
 8005066:	4618      	mov	r0, r3
 8005068:	f004 f9db 	bl	8009422 <USB_ReadChInterrupts>
 800506c:	4603      	mov	r3, r0
 800506e:	f003 0310 	and.w	r3, r3, #16
 8005072:	2b10      	cmp	r3, #16
 8005074:	f040 80a7 	bne.w	80051c6 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8005078:	78fa      	ldrb	r2, [r7, #3]
 800507a:	6879      	ldr	r1, [r7, #4]
 800507c:	4613      	mov	r3, r2
 800507e:	011b      	lsls	r3, r3, #4
 8005080:	1a9b      	subs	r3, r3, r2
 8005082:	009b      	lsls	r3, r3, #2
 8005084:	440b      	add	r3, r1
 8005086:	3326      	adds	r3, #38	@ 0x26
 8005088:	781b      	ldrb	r3, [r3, #0]
 800508a:	2b03      	cmp	r3, #3
 800508c:	d11b      	bne.n	80050c6 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800508e:	78fa      	ldrb	r2, [r7, #3]
 8005090:	6879      	ldr	r1, [r7, #4]
 8005092:	4613      	mov	r3, r2
 8005094:	011b      	lsls	r3, r3, #4
 8005096:	1a9b      	subs	r3, r3, r2
 8005098:	009b      	lsls	r3, r3, #2
 800509a:	440b      	add	r3, r1
 800509c:	3344      	adds	r3, #68	@ 0x44
 800509e:	2200      	movs	r2, #0
 80050a0:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 80050a2:	78fa      	ldrb	r2, [r7, #3]
 80050a4:	6879      	ldr	r1, [r7, #4]
 80050a6:	4613      	mov	r3, r2
 80050a8:	011b      	lsls	r3, r3, #4
 80050aa:	1a9b      	subs	r3, r3, r2
 80050ac:	009b      	lsls	r3, r3, #2
 80050ae:	440b      	add	r3, r1
 80050b0:	334d      	adds	r3, #77	@ 0x4d
 80050b2:	2204      	movs	r2, #4
 80050b4:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	78fa      	ldrb	r2, [r7, #3]
 80050bc:	4611      	mov	r1, r2
 80050be:	4618      	mov	r0, r3
 80050c0:	f004 fef7 	bl	8009eb2 <USB_HC_Halt>
 80050c4:	e03f      	b.n	8005146 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80050c6:	78fa      	ldrb	r2, [r7, #3]
 80050c8:	6879      	ldr	r1, [r7, #4]
 80050ca:	4613      	mov	r3, r2
 80050cc:	011b      	lsls	r3, r3, #4
 80050ce:	1a9b      	subs	r3, r3, r2
 80050d0:	009b      	lsls	r3, r3, #2
 80050d2:	440b      	add	r3, r1
 80050d4:	3326      	adds	r3, #38	@ 0x26
 80050d6:	781b      	ldrb	r3, [r3, #0]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d00a      	beq.n	80050f2 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80050dc:	78fa      	ldrb	r2, [r7, #3]
 80050de:	6879      	ldr	r1, [r7, #4]
 80050e0:	4613      	mov	r3, r2
 80050e2:	011b      	lsls	r3, r3, #4
 80050e4:	1a9b      	subs	r3, r3, r2
 80050e6:	009b      	lsls	r3, r3, #2
 80050e8:	440b      	add	r3, r1
 80050ea:	3326      	adds	r3, #38	@ 0x26
 80050ec:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80050ee:	2b02      	cmp	r3, #2
 80050f0:	d129      	bne.n	8005146 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80050f2:	78fa      	ldrb	r2, [r7, #3]
 80050f4:	6879      	ldr	r1, [r7, #4]
 80050f6:	4613      	mov	r3, r2
 80050f8:	011b      	lsls	r3, r3, #4
 80050fa:	1a9b      	subs	r3, r3, r2
 80050fc:	009b      	lsls	r3, r3, #2
 80050fe:	440b      	add	r3, r1
 8005100:	3344      	adds	r3, #68	@ 0x44
 8005102:	2200      	movs	r2, #0
 8005104:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	799b      	ldrb	r3, [r3, #6]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d00a      	beq.n	8005124 <HCD_HC_IN_IRQHandler+0xc2a>
 800510e:	78fa      	ldrb	r2, [r7, #3]
 8005110:	6879      	ldr	r1, [r7, #4]
 8005112:	4613      	mov	r3, r2
 8005114:	011b      	lsls	r3, r3, #4
 8005116:	1a9b      	subs	r3, r3, r2
 8005118:	009b      	lsls	r3, r3, #2
 800511a:	440b      	add	r3, r1
 800511c:	331b      	adds	r3, #27
 800511e:	781b      	ldrb	r3, [r3, #0]
 8005120:	2b01      	cmp	r3, #1
 8005122:	d110      	bne.n	8005146 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8005124:	78fa      	ldrb	r2, [r7, #3]
 8005126:	6879      	ldr	r1, [r7, #4]
 8005128:	4613      	mov	r3, r2
 800512a:	011b      	lsls	r3, r3, #4
 800512c:	1a9b      	subs	r3, r3, r2
 800512e:	009b      	lsls	r3, r3, #2
 8005130:	440b      	add	r3, r1
 8005132:	334d      	adds	r3, #77	@ 0x4d
 8005134:	2204      	movs	r2, #4
 8005136:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	78fa      	ldrb	r2, [r7, #3]
 800513e:	4611      	mov	r1, r2
 8005140:	4618      	mov	r0, r3
 8005142:	f004 feb6 	bl	8009eb2 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8005146:	78fa      	ldrb	r2, [r7, #3]
 8005148:	6879      	ldr	r1, [r7, #4]
 800514a:	4613      	mov	r3, r2
 800514c:	011b      	lsls	r3, r3, #4
 800514e:	1a9b      	subs	r3, r3, r2
 8005150:	009b      	lsls	r3, r3, #2
 8005152:	440b      	add	r3, r1
 8005154:	331b      	adds	r3, #27
 8005156:	781b      	ldrb	r3, [r3, #0]
 8005158:	2b01      	cmp	r3, #1
 800515a:	d129      	bne.n	80051b0 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800515c:	78fa      	ldrb	r2, [r7, #3]
 800515e:	6879      	ldr	r1, [r7, #4]
 8005160:	4613      	mov	r3, r2
 8005162:	011b      	lsls	r3, r3, #4
 8005164:	1a9b      	subs	r3, r3, r2
 8005166:	009b      	lsls	r3, r3, #2
 8005168:	440b      	add	r3, r1
 800516a:	331b      	adds	r3, #27
 800516c:	2200      	movs	r2, #0
 800516e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8005170:	78fb      	ldrb	r3, [r7, #3]
 8005172:	015a      	lsls	r2, r3, #5
 8005174:	693b      	ldr	r3, [r7, #16]
 8005176:	4413      	add	r3, r2
 8005178:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	78fa      	ldrb	r2, [r7, #3]
 8005180:	0151      	lsls	r1, r2, #5
 8005182:	693a      	ldr	r2, [r7, #16]
 8005184:	440a      	add	r2, r1
 8005186:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800518a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800518e:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8005190:	78fb      	ldrb	r3, [r7, #3]
 8005192:	015a      	lsls	r2, r3, #5
 8005194:	693b      	ldr	r3, [r7, #16]
 8005196:	4413      	add	r3, r2
 8005198:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800519c:	68db      	ldr	r3, [r3, #12]
 800519e:	78fa      	ldrb	r2, [r7, #3]
 80051a0:	0151      	lsls	r1, r2, #5
 80051a2:	693a      	ldr	r2, [r7, #16]
 80051a4:	440a      	add	r2, r1
 80051a6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80051aa:	f043 0320 	orr.w	r3, r3, #32
 80051ae:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80051b0:	78fb      	ldrb	r3, [r7, #3]
 80051b2:	015a      	lsls	r2, r3, #5
 80051b4:	693b      	ldr	r3, [r7, #16]
 80051b6:	4413      	add	r3, r2
 80051b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80051bc:	461a      	mov	r2, r3
 80051be:	2310      	movs	r3, #16
 80051c0:	6093      	str	r3, [r2, #8]
 80051c2:	e000      	b.n	80051c6 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 80051c4:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 80051c6:	3718      	adds	r7, #24
 80051c8:	46bd      	mov	sp, r7
 80051ca:	bd80      	pop	{r7, pc}

080051cc <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b086      	sub	sp, #24
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
 80051d4:	460b      	mov	r3, r1
 80051d6:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051de:	697b      	ldr	r3, [r7, #20]
 80051e0:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	78fa      	ldrb	r2, [r7, #3]
 80051e8:	4611      	mov	r1, r2
 80051ea:	4618      	mov	r0, r3
 80051ec:	f004 f919 	bl	8009422 <USB_ReadChInterrupts>
 80051f0:	4603      	mov	r3, r0
 80051f2:	f003 0304 	and.w	r3, r3, #4
 80051f6:	2b04      	cmp	r3, #4
 80051f8:	d11b      	bne.n	8005232 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80051fa:	78fb      	ldrb	r3, [r7, #3]
 80051fc:	015a      	lsls	r2, r3, #5
 80051fe:	693b      	ldr	r3, [r7, #16]
 8005200:	4413      	add	r3, r2
 8005202:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005206:	461a      	mov	r2, r3
 8005208:	2304      	movs	r3, #4
 800520a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800520c:	78fa      	ldrb	r2, [r7, #3]
 800520e:	6879      	ldr	r1, [r7, #4]
 8005210:	4613      	mov	r3, r2
 8005212:	011b      	lsls	r3, r3, #4
 8005214:	1a9b      	subs	r3, r3, r2
 8005216:	009b      	lsls	r3, r3, #2
 8005218:	440b      	add	r3, r1
 800521a:	334d      	adds	r3, #77	@ 0x4d
 800521c:	2207      	movs	r2, #7
 800521e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	78fa      	ldrb	r2, [r7, #3]
 8005226:	4611      	mov	r1, r2
 8005228:	4618      	mov	r0, r3
 800522a:	f004 fe42 	bl	8009eb2 <USB_HC_Halt>
 800522e:	f000 bc89 	b.w	8005b44 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	78fa      	ldrb	r2, [r7, #3]
 8005238:	4611      	mov	r1, r2
 800523a:	4618      	mov	r0, r3
 800523c:	f004 f8f1 	bl	8009422 <USB_ReadChInterrupts>
 8005240:	4603      	mov	r3, r0
 8005242:	f003 0320 	and.w	r3, r3, #32
 8005246:	2b20      	cmp	r3, #32
 8005248:	f040 8082 	bne.w	8005350 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800524c:	78fb      	ldrb	r3, [r7, #3]
 800524e:	015a      	lsls	r2, r3, #5
 8005250:	693b      	ldr	r3, [r7, #16]
 8005252:	4413      	add	r3, r2
 8005254:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005258:	461a      	mov	r2, r3
 800525a:	2320      	movs	r3, #32
 800525c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 800525e:	78fa      	ldrb	r2, [r7, #3]
 8005260:	6879      	ldr	r1, [r7, #4]
 8005262:	4613      	mov	r3, r2
 8005264:	011b      	lsls	r3, r3, #4
 8005266:	1a9b      	subs	r3, r3, r2
 8005268:	009b      	lsls	r3, r3, #2
 800526a:	440b      	add	r3, r1
 800526c:	3319      	adds	r3, #25
 800526e:	781b      	ldrb	r3, [r3, #0]
 8005270:	2b01      	cmp	r3, #1
 8005272:	d124      	bne.n	80052be <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8005274:	78fa      	ldrb	r2, [r7, #3]
 8005276:	6879      	ldr	r1, [r7, #4]
 8005278:	4613      	mov	r3, r2
 800527a:	011b      	lsls	r3, r3, #4
 800527c:	1a9b      	subs	r3, r3, r2
 800527e:	009b      	lsls	r3, r3, #2
 8005280:	440b      	add	r3, r1
 8005282:	3319      	adds	r3, #25
 8005284:	2200      	movs	r2, #0
 8005286:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005288:	78fa      	ldrb	r2, [r7, #3]
 800528a:	6879      	ldr	r1, [r7, #4]
 800528c:	4613      	mov	r3, r2
 800528e:	011b      	lsls	r3, r3, #4
 8005290:	1a9b      	subs	r3, r3, r2
 8005292:	009b      	lsls	r3, r3, #2
 8005294:	440b      	add	r3, r1
 8005296:	334c      	adds	r3, #76	@ 0x4c
 8005298:	2202      	movs	r2, #2
 800529a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 800529c:	78fa      	ldrb	r2, [r7, #3]
 800529e:	6879      	ldr	r1, [r7, #4]
 80052a0:	4613      	mov	r3, r2
 80052a2:	011b      	lsls	r3, r3, #4
 80052a4:	1a9b      	subs	r3, r3, r2
 80052a6:	009b      	lsls	r3, r3, #2
 80052a8:	440b      	add	r3, r1
 80052aa:	334d      	adds	r3, #77	@ 0x4d
 80052ac:	2203      	movs	r2, #3
 80052ae:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	78fa      	ldrb	r2, [r7, #3]
 80052b6:	4611      	mov	r1, r2
 80052b8:	4618      	mov	r0, r3
 80052ba:	f004 fdfa 	bl	8009eb2 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 80052be:	78fa      	ldrb	r2, [r7, #3]
 80052c0:	6879      	ldr	r1, [r7, #4]
 80052c2:	4613      	mov	r3, r2
 80052c4:	011b      	lsls	r3, r3, #4
 80052c6:	1a9b      	subs	r3, r3, r2
 80052c8:	009b      	lsls	r3, r3, #2
 80052ca:	440b      	add	r3, r1
 80052cc:	331a      	adds	r3, #26
 80052ce:	781b      	ldrb	r3, [r3, #0]
 80052d0:	2b01      	cmp	r3, #1
 80052d2:	f040 8437 	bne.w	8005b44 <HCD_HC_OUT_IRQHandler+0x978>
 80052d6:	78fa      	ldrb	r2, [r7, #3]
 80052d8:	6879      	ldr	r1, [r7, #4]
 80052da:	4613      	mov	r3, r2
 80052dc:	011b      	lsls	r3, r3, #4
 80052de:	1a9b      	subs	r3, r3, r2
 80052e0:	009b      	lsls	r3, r3, #2
 80052e2:	440b      	add	r3, r1
 80052e4:	331b      	adds	r3, #27
 80052e6:	781b      	ldrb	r3, [r3, #0]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	f040 842b 	bne.w	8005b44 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 80052ee:	78fa      	ldrb	r2, [r7, #3]
 80052f0:	6879      	ldr	r1, [r7, #4]
 80052f2:	4613      	mov	r3, r2
 80052f4:	011b      	lsls	r3, r3, #4
 80052f6:	1a9b      	subs	r3, r3, r2
 80052f8:	009b      	lsls	r3, r3, #2
 80052fa:	440b      	add	r3, r1
 80052fc:	3326      	adds	r3, #38	@ 0x26
 80052fe:	781b      	ldrb	r3, [r3, #0]
 8005300:	2b01      	cmp	r3, #1
 8005302:	d009      	beq.n	8005318 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8005304:	78fa      	ldrb	r2, [r7, #3]
 8005306:	6879      	ldr	r1, [r7, #4]
 8005308:	4613      	mov	r3, r2
 800530a:	011b      	lsls	r3, r3, #4
 800530c:	1a9b      	subs	r3, r3, r2
 800530e:	009b      	lsls	r3, r3, #2
 8005310:	440b      	add	r3, r1
 8005312:	331b      	adds	r3, #27
 8005314:	2201      	movs	r2, #1
 8005316:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8005318:	78fa      	ldrb	r2, [r7, #3]
 800531a:	6879      	ldr	r1, [r7, #4]
 800531c:	4613      	mov	r3, r2
 800531e:	011b      	lsls	r3, r3, #4
 8005320:	1a9b      	subs	r3, r3, r2
 8005322:	009b      	lsls	r3, r3, #2
 8005324:	440b      	add	r3, r1
 8005326:	334d      	adds	r3, #77	@ 0x4d
 8005328:	2203      	movs	r2, #3
 800532a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	78fa      	ldrb	r2, [r7, #3]
 8005332:	4611      	mov	r1, r2
 8005334:	4618      	mov	r0, r3
 8005336:	f004 fdbc 	bl	8009eb2 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 800533a:	78fa      	ldrb	r2, [r7, #3]
 800533c:	6879      	ldr	r1, [r7, #4]
 800533e:	4613      	mov	r3, r2
 8005340:	011b      	lsls	r3, r3, #4
 8005342:	1a9b      	subs	r3, r3, r2
 8005344:	009b      	lsls	r3, r3, #2
 8005346:	440b      	add	r3, r1
 8005348:	3344      	adds	r3, #68	@ 0x44
 800534a:	2200      	movs	r2, #0
 800534c:	601a      	str	r2, [r3, #0]
 800534e:	e3f9      	b.n	8005b44 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	78fa      	ldrb	r2, [r7, #3]
 8005356:	4611      	mov	r1, r2
 8005358:	4618      	mov	r0, r3
 800535a:	f004 f862 	bl	8009422 <USB_ReadChInterrupts>
 800535e:	4603      	mov	r3, r0
 8005360:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005364:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005368:	d111      	bne.n	800538e <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 800536a:	78fb      	ldrb	r3, [r7, #3]
 800536c:	015a      	lsls	r2, r3, #5
 800536e:	693b      	ldr	r3, [r7, #16]
 8005370:	4413      	add	r3, r2
 8005372:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005376:	461a      	mov	r2, r3
 8005378:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800537c:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	78fa      	ldrb	r2, [r7, #3]
 8005384:	4611      	mov	r1, r2
 8005386:	4618      	mov	r0, r3
 8005388:	f004 fd93 	bl	8009eb2 <USB_HC_Halt>
 800538c:	e3da      	b.n	8005b44 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	78fa      	ldrb	r2, [r7, #3]
 8005394:	4611      	mov	r1, r2
 8005396:	4618      	mov	r0, r3
 8005398:	f004 f843 	bl	8009422 <USB_ReadChInterrupts>
 800539c:	4603      	mov	r3, r0
 800539e:	f003 0301 	and.w	r3, r3, #1
 80053a2:	2b01      	cmp	r3, #1
 80053a4:	d168      	bne.n	8005478 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80053a6:	78fa      	ldrb	r2, [r7, #3]
 80053a8:	6879      	ldr	r1, [r7, #4]
 80053aa:	4613      	mov	r3, r2
 80053ac:	011b      	lsls	r3, r3, #4
 80053ae:	1a9b      	subs	r3, r3, r2
 80053b0:	009b      	lsls	r3, r3, #2
 80053b2:	440b      	add	r3, r1
 80053b4:	3344      	adds	r3, #68	@ 0x44
 80053b6:	2200      	movs	r2, #0
 80053b8:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	78fa      	ldrb	r2, [r7, #3]
 80053c0:	4611      	mov	r1, r2
 80053c2:	4618      	mov	r0, r3
 80053c4:	f004 f82d 	bl	8009422 <USB_ReadChInterrupts>
 80053c8:	4603      	mov	r3, r0
 80053ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053ce:	2b40      	cmp	r3, #64	@ 0x40
 80053d0:	d112      	bne.n	80053f8 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80053d2:	78fa      	ldrb	r2, [r7, #3]
 80053d4:	6879      	ldr	r1, [r7, #4]
 80053d6:	4613      	mov	r3, r2
 80053d8:	011b      	lsls	r3, r3, #4
 80053da:	1a9b      	subs	r3, r3, r2
 80053dc:	009b      	lsls	r3, r3, #2
 80053de:	440b      	add	r3, r1
 80053e0:	3319      	adds	r3, #25
 80053e2:	2201      	movs	r2, #1
 80053e4:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80053e6:	78fb      	ldrb	r3, [r7, #3]
 80053e8:	015a      	lsls	r2, r3, #5
 80053ea:	693b      	ldr	r3, [r7, #16]
 80053ec:	4413      	add	r3, r2
 80053ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80053f2:	461a      	mov	r2, r3
 80053f4:	2340      	movs	r3, #64	@ 0x40
 80053f6:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 80053f8:	78fa      	ldrb	r2, [r7, #3]
 80053fa:	6879      	ldr	r1, [r7, #4]
 80053fc:	4613      	mov	r3, r2
 80053fe:	011b      	lsls	r3, r3, #4
 8005400:	1a9b      	subs	r3, r3, r2
 8005402:	009b      	lsls	r3, r3, #2
 8005404:	440b      	add	r3, r1
 8005406:	331b      	adds	r3, #27
 8005408:	781b      	ldrb	r3, [r3, #0]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d019      	beq.n	8005442 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800540e:	78fa      	ldrb	r2, [r7, #3]
 8005410:	6879      	ldr	r1, [r7, #4]
 8005412:	4613      	mov	r3, r2
 8005414:	011b      	lsls	r3, r3, #4
 8005416:	1a9b      	subs	r3, r3, r2
 8005418:	009b      	lsls	r3, r3, #2
 800541a:	440b      	add	r3, r1
 800541c:	331b      	adds	r3, #27
 800541e:	2200      	movs	r2, #0
 8005420:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8005422:	78fb      	ldrb	r3, [r7, #3]
 8005424:	015a      	lsls	r2, r3, #5
 8005426:	693b      	ldr	r3, [r7, #16]
 8005428:	4413      	add	r3, r2
 800542a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800542e:	685b      	ldr	r3, [r3, #4]
 8005430:	78fa      	ldrb	r2, [r7, #3]
 8005432:	0151      	lsls	r1, r2, #5
 8005434:	693a      	ldr	r2, [r7, #16]
 8005436:	440a      	add	r2, r1
 8005438:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800543c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005440:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8005442:	78fb      	ldrb	r3, [r7, #3]
 8005444:	015a      	lsls	r2, r3, #5
 8005446:	693b      	ldr	r3, [r7, #16]
 8005448:	4413      	add	r3, r2
 800544a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800544e:	461a      	mov	r2, r3
 8005450:	2301      	movs	r3, #1
 8005452:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8005454:	78fa      	ldrb	r2, [r7, #3]
 8005456:	6879      	ldr	r1, [r7, #4]
 8005458:	4613      	mov	r3, r2
 800545a:	011b      	lsls	r3, r3, #4
 800545c:	1a9b      	subs	r3, r3, r2
 800545e:	009b      	lsls	r3, r3, #2
 8005460:	440b      	add	r3, r1
 8005462:	334d      	adds	r3, #77	@ 0x4d
 8005464:	2201      	movs	r2, #1
 8005466:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	78fa      	ldrb	r2, [r7, #3]
 800546e:	4611      	mov	r1, r2
 8005470:	4618      	mov	r0, r3
 8005472:	f004 fd1e 	bl	8009eb2 <USB_HC_Halt>
 8005476:	e365      	b.n	8005b44 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	78fa      	ldrb	r2, [r7, #3]
 800547e:	4611      	mov	r1, r2
 8005480:	4618      	mov	r0, r3
 8005482:	f003 ffce 	bl	8009422 <USB_ReadChInterrupts>
 8005486:	4603      	mov	r3, r0
 8005488:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800548c:	2b40      	cmp	r3, #64	@ 0x40
 800548e:	d139      	bne.n	8005504 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8005490:	78fa      	ldrb	r2, [r7, #3]
 8005492:	6879      	ldr	r1, [r7, #4]
 8005494:	4613      	mov	r3, r2
 8005496:	011b      	lsls	r3, r3, #4
 8005498:	1a9b      	subs	r3, r3, r2
 800549a:	009b      	lsls	r3, r3, #2
 800549c:	440b      	add	r3, r1
 800549e:	334d      	adds	r3, #77	@ 0x4d
 80054a0:	2205      	movs	r2, #5
 80054a2:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80054a4:	78fa      	ldrb	r2, [r7, #3]
 80054a6:	6879      	ldr	r1, [r7, #4]
 80054a8:	4613      	mov	r3, r2
 80054aa:	011b      	lsls	r3, r3, #4
 80054ac:	1a9b      	subs	r3, r3, r2
 80054ae:	009b      	lsls	r3, r3, #2
 80054b0:	440b      	add	r3, r1
 80054b2:	331a      	adds	r3, #26
 80054b4:	781b      	ldrb	r3, [r3, #0]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d109      	bne.n	80054ce <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80054ba:	78fa      	ldrb	r2, [r7, #3]
 80054bc:	6879      	ldr	r1, [r7, #4]
 80054be:	4613      	mov	r3, r2
 80054c0:	011b      	lsls	r3, r3, #4
 80054c2:	1a9b      	subs	r3, r3, r2
 80054c4:	009b      	lsls	r3, r3, #2
 80054c6:	440b      	add	r3, r1
 80054c8:	3319      	adds	r3, #25
 80054ca:	2201      	movs	r2, #1
 80054cc:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 80054ce:	78fa      	ldrb	r2, [r7, #3]
 80054d0:	6879      	ldr	r1, [r7, #4]
 80054d2:	4613      	mov	r3, r2
 80054d4:	011b      	lsls	r3, r3, #4
 80054d6:	1a9b      	subs	r3, r3, r2
 80054d8:	009b      	lsls	r3, r3, #2
 80054da:	440b      	add	r3, r1
 80054dc:	3344      	adds	r3, #68	@ 0x44
 80054de:	2200      	movs	r2, #0
 80054e0:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	78fa      	ldrb	r2, [r7, #3]
 80054e8:	4611      	mov	r1, r2
 80054ea:	4618      	mov	r0, r3
 80054ec:	f004 fce1 	bl	8009eb2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80054f0:	78fb      	ldrb	r3, [r7, #3]
 80054f2:	015a      	lsls	r2, r3, #5
 80054f4:	693b      	ldr	r3, [r7, #16]
 80054f6:	4413      	add	r3, r2
 80054f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80054fc:	461a      	mov	r2, r3
 80054fe:	2340      	movs	r3, #64	@ 0x40
 8005500:	6093      	str	r3, [r2, #8]
 8005502:	e31f      	b.n	8005b44 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	78fa      	ldrb	r2, [r7, #3]
 800550a:	4611      	mov	r1, r2
 800550c:	4618      	mov	r0, r3
 800550e:	f003 ff88 	bl	8009422 <USB_ReadChInterrupts>
 8005512:	4603      	mov	r3, r0
 8005514:	f003 0308 	and.w	r3, r3, #8
 8005518:	2b08      	cmp	r3, #8
 800551a:	d11a      	bne.n	8005552 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 800551c:	78fb      	ldrb	r3, [r7, #3]
 800551e:	015a      	lsls	r2, r3, #5
 8005520:	693b      	ldr	r3, [r7, #16]
 8005522:	4413      	add	r3, r2
 8005524:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005528:	461a      	mov	r2, r3
 800552a:	2308      	movs	r3, #8
 800552c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800552e:	78fa      	ldrb	r2, [r7, #3]
 8005530:	6879      	ldr	r1, [r7, #4]
 8005532:	4613      	mov	r3, r2
 8005534:	011b      	lsls	r3, r3, #4
 8005536:	1a9b      	subs	r3, r3, r2
 8005538:	009b      	lsls	r3, r3, #2
 800553a:	440b      	add	r3, r1
 800553c:	334d      	adds	r3, #77	@ 0x4d
 800553e:	2206      	movs	r2, #6
 8005540:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	78fa      	ldrb	r2, [r7, #3]
 8005548:	4611      	mov	r1, r2
 800554a:	4618      	mov	r0, r3
 800554c:	f004 fcb1 	bl	8009eb2 <USB_HC_Halt>
 8005550:	e2f8      	b.n	8005b44 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	78fa      	ldrb	r2, [r7, #3]
 8005558:	4611      	mov	r1, r2
 800555a:	4618      	mov	r0, r3
 800555c:	f003 ff61 	bl	8009422 <USB_ReadChInterrupts>
 8005560:	4603      	mov	r3, r0
 8005562:	f003 0310 	and.w	r3, r3, #16
 8005566:	2b10      	cmp	r3, #16
 8005568:	d144      	bne.n	80055f4 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800556a:	78fa      	ldrb	r2, [r7, #3]
 800556c:	6879      	ldr	r1, [r7, #4]
 800556e:	4613      	mov	r3, r2
 8005570:	011b      	lsls	r3, r3, #4
 8005572:	1a9b      	subs	r3, r3, r2
 8005574:	009b      	lsls	r3, r3, #2
 8005576:	440b      	add	r3, r1
 8005578:	3344      	adds	r3, #68	@ 0x44
 800557a:	2200      	movs	r2, #0
 800557c:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 800557e:	78fa      	ldrb	r2, [r7, #3]
 8005580:	6879      	ldr	r1, [r7, #4]
 8005582:	4613      	mov	r3, r2
 8005584:	011b      	lsls	r3, r3, #4
 8005586:	1a9b      	subs	r3, r3, r2
 8005588:	009b      	lsls	r3, r3, #2
 800558a:	440b      	add	r3, r1
 800558c:	334d      	adds	r3, #77	@ 0x4d
 800558e:	2204      	movs	r2, #4
 8005590:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8005592:	78fa      	ldrb	r2, [r7, #3]
 8005594:	6879      	ldr	r1, [r7, #4]
 8005596:	4613      	mov	r3, r2
 8005598:	011b      	lsls	r3, r3, #4
 800559a:	1a9b      	subs	r3, r3, r2
 800559c:	009b      	lsls	r3, r3, #2
 800559e:	440b      	add	r3, r1
 80055a0:	3319      	adds	r3, #25
 80055a2:	781b      	ldrb	r3, [r3, #0]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d114      	bne.n	80055d2 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 80055a8:	78fa      	ldrb	r2, [r7, #3]
 80055aa:	6879      	ldr	r1, [r7, #4]
 80055ac:	4613      	mov	r3, r2
 80055ae:	011b      	lsls	r3, r3, #4
 80055b0:	1a9b      	subs	r3, r3, r2
 80055b2:	009b      	lsls	r3, r3, #2
 80055b4:	440b      	add	r3, r1
 80055b6:	3318      	adds	r3, #24
 80055b8:	781b      	ldrb	r3, [r3, #0]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d109      	bne.n	80055d2 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 80055be:	78fa      	ldrb	r2, [r7, #3]
 80055c0:	6879      	ldr	r1, [r7, #4]
 80055c2:	4613      	mov	r3, r2
 80055c4:	011b      	lsls	r3, r3, #4
 80055c6:	1a9b      	subs	r3, r3, r2
 80055c8:	009b      	lsls	r3, r3, #2
 80055ca:	440b      	add	r3, r1
 80055cc:	3319      	adds	r3, #25
 80055ce:	2201      	movs	r2, #1
 80055d0:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	78fa      	ldrb	r2, [r7, #3]
 80055d8:	4611      	mov	r1, r2
 80055da:	4618      	mov	r0, r3
 80055dc:	f004 fc69 	bl	8009eb2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80055e0:	78fb      	ldrb	r3, [r7, #3]
 80055e2:	015a      	lsls	r2, r3, #5
 80055e4:	693b      	ldr	r3, [r7, #16]
 80055e6:	4413      	add	r3, r2
 80055e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80055ec:	461a      	mov	r2, r3
 80055ee:	2310      	movs	r3, #16
 80055f0:	6093      	str	r3, [r2, #8]
 80055f2:	e2a7      	b.n	8005b44 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	78fa      	ldrb	r2, [r7, #3]
 80055fa:	4611      	mov	r1, r2
 80055fc:	4618      	mov	r0, r3
 80055fe:	f003 ff10 	bl	8009422 <USB_ReadChInterrupts>
 8005602:	4603      	mov	r3, r0
 8005604:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005608:	2b80      	cmp	r3, #128	@ 0x80
 800560a:	f040 8083 	bne.w	8005714 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	799b      	ldrb	r3, [r3, #6]
 8005612:	2b00      	cmp	r3, #0
 8005614:	d111      	bne.n	800563a <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8005616:	78fa      	ldrb	r2, [r7, #3]
 8005618:	6879      	ldr	r1, [r7, #4]
 800561a:	4613      	mov	r3, r2
 800561c:	011b      	lsls	r3, r3, #4
 800561e:	1a9b      	subs	r3, r3, r2
 8005620:	009b      	lsls	r3, r3, #2
 8005622:	440b      	add	r3, r1
 8005624:	334d      	adds	r3, #77	@ 0x4d
 8005626:	2207      	movs	r2, #7
 8005628:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	78fa      	ldrb	r2, [r7, #3]
 8005630:	4611      	mov	r1, r2
 8005632:	4618      	mov	r0, r3
 8005634:	f004 fc3d 	bl	8009eb2 <USB_HC_Halt>
 8005638:	e062      	b.n	8005700 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 800563a:	78fa      	ldrb	r2, [r7, #3]
 800563c:	6879      	ldr	r1, [r7, #4]
 800563e:	4613      	mov	r3, r2
 8005640:	011b      	lsls	r3, r3, #4
 8005642:	1a9b      	subs	r3, r3, r2
 8005644:	009b      	lsls	r3, r3, #2
 8005646:	440b      	add	r3, r1
 8005648:	3344      	adds	r3, #68	@ 0x44
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	1c59      	adds	r1, r3, #1
 800564e:	6878      	ldr	r0, [r7, #4]
 8005650:	4613      	mov	r3, r2
 8005652:	011b      	lsls	r3, r3, #4
 8005654:	1a9b      	subs	r3, r3, r2
 8005656:	009b      	lsls	r3, r3, #2
 8005658:	4403      	add	r3, r0
 800565a:	3344      	adds	r3, #68	@ 0x44
 800565c:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800565e:	78fa      	ldrb	r2, [r7, #3]
 8005660:	6879      	ldr	r1, [r7, #4]
 8005662:	4613      	mov	r3, r2
 8005664:	011b      	lsls	r3, r3, #4
 8005666:	1a9b      	subs	r3, r3, r2
 8005668:	009b      	lsls	r3, r3, #2
 800566a:	440b      	add	r3, r1
 800566c:	3344      	adds	r3, #68	@ 0x44
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	2b02      	cmp	r3, #2
 8005672:	d922      	bls.n	80056ba <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8005674:	78fa      	ldrb	r2, [r7, #3]
 8005676:	6879      	ldr	r1, [r7, #4]
 8005678:	4613      	mov	r3, r2
 800567a:	011b      	lsls	r3, r3, #4
 800567c:	1a9b      	subs	r3, r3, r2
 800567e:	009b      	lsls	r3, r3, #2
 8005680:	440b      	add	r3, r1
 8005682:	3344      	adds	r3, #68	@ 0x44
 8005684:	2200      	movs	r2, #0
 8005686:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8005688:	78fa      	ldrb	r2, [r7, #3]
 800568a:	6879      	ldr	r1, [r7, #4]
 800568c:	4613      	mov	r3, r2
 800568e:	011b      	lsls	r3, r3, #4
 8005690:	1a9b      	subs	r3, r3, r2
 8005692:	009b      	lsls	r3, r3, #2
 8005694:	440b      	add	r3, r1
 8005696:	334c      	adds	r3, #76	@ 0x4c
 8005698:	2204      	movs	r2, #4
 800569a:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800569c:	78fa      	ldrb	r2, [r7, #3]
 800569e:	6879      	ldr	r1, [r7, #4]
 80056a0:	4613      	mov	r3, r2
 80056a2:	011b      	lsls	r3, r3, #4
 80056a4:	1a9b      	subs	r3, r3, r2
 80056a6:	009b      	lsls	r3, r3, #2
 80056a8:	440b      	add	r3, r1
 80056aa:	334c      	adds	r3, #76	@ 0x4c
 80056ac:	781a      	ldrb	r2, [r3, #0]
 80056ae:	78fb      	ldrb	r3, [r7, #3]
 80056b0:	4619      	mov	r1, r3
 80056b2:	6878      	ldr	r0, [r7, #4]
 80056b4:	f006 ff12 	bl	800c4dc <HAL_HCD_HC_NotifyURBChange_Callback>
 80056b8:	e022      	b.n	8005700 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80056ba:	78fa      	ldrb	r2, [r7, #3]
 80056bc:	6879      	ldr	r1, [r7, #4]
 80056be:	4613      	mov	r3, r2
 80056c0:	011b      	lsls	r3, r3, #4
 80056c2:	1a9b      	subs	r3, r3, r2
 80056c4:	009b      	lsls	r3, r3, #2
 80056c6:	440b      	add	r3, r1
 80056c8:	334c      	adds	r3, #76	@ 0x4c
 80056ca:	2202      	movs	r2, #2
 80056cc:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80056ce:	78fb      	ldrb	r3, [r7, #3]
 80056d0:	015a      	lsls	r2, r3, #5
 80056d2:	693b      	ldr	r3, [r7, #16]
 80056d4:	4413      	add	r3, r2
 80056d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80056e4:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80056ec:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80056ee:	78fb      	ldrb	r3, [r7, #3]
 80056f0:	015a      	lsls	r2, r3, #5
 80056f2:	693b      	ldr	r3, [r7, #16]
 80056f4:	4413      	add	r3, r2
 80056f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80056fa:	461a      	mov	r2, r3
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8005700:	78fb      	ldrb	r3, [r7, #3]
 8005702:	015a      	lsls	r2, r3, #5
 8005704:	693b      	ldr	r3, [r7, #16]
 8005706:	4413      	add	r3, r2
 8005708:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800570c:	461a      	mov	r2, r3
 800570e:	2380      	movs	r3, #128	@ 0x80
 8005710:	6093      	str	r3, [r2, #8]
 8005712:	e217      	b.n	8005b44 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	78fa      	ldrb	r2, [r7, #3]
 800571a:	4611      	mov	r1, r2
 800571c:	4618      	mov	r0, r3
 800571e:	f003 fe80 	bl	8009422 <USB_ReadChInterrupts>
 8005722:	4603      	mov	r3, r0
 8005724:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005728:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800572c:	d11b      	bne.n	8005766 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800572e:	78fa      	ldrb	r2, [r7, #3]
 8005730:	6879      	ldr	r1, [r7, #4]
 8005732:	4613      	mov	r3, r2
 8005734:	011b      	lsls	r3, r3, #4
 8005736:	1a9b      	subs	r3, r3, r2
 8005738:	009b      	lsls	r3, r3, #2
 800573a:	440b      	add	r3, r1
 800573c:	334d      	adds	r3, #77	@ 0x4d
 800573e:	2209      	movs	r2, #9
 8005740:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	78fa      	ldrb	r2, [r7, #3]
 8005748:	4611      	mov	r1, r2
 800574a:	4618      	mov	r0, r3
 800574c:	f004 fbb1 	bl	8009eb2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8005750:	78fb      	ldrb	r3, [r7, #3]
 8005752:	015a      	lsls	r2, r3, #5
 8005754:	693b      	ldr	r3, [r7, #16]
 8005756:	4413      	add	r3, r2
 8005758:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800575c:	461a      	mov	r2, r3
 800575e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005762:	6093      	str	r3, [r2, #8]
 8005764:	e1ee      	b.n	8005b44 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	78fa      	ldrb	r2, [r7, #3]
 800576c:	4611      	mov	r1, r2
 800576e:	4618      	mov	r0, r3
 8005770:	f003 fe57 	bl	8009422 <USB_ReadChInterrupts>
 8005774:	4603      	mov	r3, r0
 8005776:	f003 0302 	and.w	r3, r3, #2
 800577a:	2b02      	cmp	r3, #2
 800577c:	f040 81df 	bne.w	8005b3e <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8005780:	78fb      	ldrb	r3, [r7, #3]
 8005782:	015a      	lsls	r2, r3, #5
 8005784:	693b      	ldr	r3, [r7, #16]
 8005786:	4413      	add	r3, r2
 8005788:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800578c:	461a      	mov	r2, r3
 800578e:	2302      	movs	r3, #2
 8005790:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8005792:	78fa      	ldrb	r2, [r7, #3]
 8005794:	6879      	ldr	r1, [r7, #4]
 8005796:	4613      	mov	r3, r2
 8005798:	011b      	lsls	r3, r3, #4
 800579a:	1a9b      	subs	r3, r3, r2
 800579c:	009b      	lsls	r3, r3, #2
 800579e:	440b      	add	r3, r1
 80057a0:	334d      	adds	r3, #77	@ 0x4d
 80057a2:	781b      	ldrb	r3, [r3, #0]
 80057a4:	2b01      	cmp	r3, #1
 80057a6:	f040 8093 	bne.w	80058d0 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80057aa:	78fa      	ldrb	r2, [r7, #3]
 80057ac:	6879      	ldr	r1, [r7, #4]
 80057ae:	4613      	mov	r3, r2
 80057b0:	011b      	lsls	r3, r3, #4
 80057b2:	1a9b      	subs	r3, r3, r2
 80057b4:	009b      	lsls	r3, r3, #2
 80057b6:	440b      	add	r3, r1
 80057b8:	334d      	adds	r3, #77	@ 0x4d
 80057ba:	2202      	movs	r2, #2
 80057bc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80057be:	78fa      	ldrb	r2, [r7, #3]
 80057c0:	6879      	ldr	r1, [r7, #4]
 80057c2:	4613      	mov	r3, r2
 80057c4:	011b      	lsls	r3, r3, #4
 80057c6:	1a9b      	subs	r3, r3, r2
 80057c8:	009b      	lsls	r3, r3, #2
 80057ca:	440b      	add	r3, r1
 80057cc:	334c      	adds	r3, #76	@ 0x4c
 80057ce:	2201      	movs	r2, #1
 80057d0:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80057d2:	78fa      	ldrb	r2, [r7, #3]
 80057d4:	6879      	ldr	r1, [r7, #4]
 80057d6:	4613      	mov	r3, r2
 80057d8:	011b      	lsls	r3, r3, #4
 80057da:	1a9b      	subs	r3, r3, r2
 80057dc:	009b      	lsls	r3, r3, #2
 80057de:	440b      	add	r3, r1
 80057e0:	3326      	adds	r3, #38	@ 0x26
 80057e2:	781b      	ldrb	r3, [r3, #0]
 80057e4:	2b02      	cmp	r3, #2
 80057e6:	d00b      	beq.n	8005800 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 80057e8:	78fa      	ldrb	r2, [r7, #3]
 80057ea:	6879      	ldr	r1, [r7, #4]
 80057ec:	4613      	mov	r3, r2
 80057ee:	011b      	lsls	r3, r3, #4
 80057f0:	1a9b      	subs	r3, r3, r2
 80057f2:	009b      	lsls	r3, r3, #2
 80057f4:	440b      	add	r3, r1
 80057f6:	3326      	adds	r3, #38	@ 0x26
 80057f8:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80057fa:	2b03      	cmp	r3, #3
 80057fc:	f040 8190 	bne.w	8005b20 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	799b      	ldrb	r3, [r3, #6]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d115      	bne.n	8005834 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8005808:	78fa      	ldrb	r2, [r7, #3]
 800580a:	6879      	ldr	r1, [r7, #4]
 800580c:	4613      	mov	r3, r2
 800580e:	011b      	lsls	r3, r3, #4
 8005810:	1a9b      	subs	r3, r3, r2
 8005812:	009b      	lsls	r3, r3, #2
 8005814:	440b      	add	r3, r1
 8005816:	333d      	adds	r3, #61	@ 0x3d
 8005818:	781b      	ldrb	r3, [r3, #0]
 800581a:	78fa      	ldrb	r2, [r7, #3]
 800581c:	f083 0301 	eor.w	r3, r3, #1
 8005820:	b2d8      	uxtb	r0, r3
 8005822:	6879      	ldr	r1, [r7, #4]
 8005824:	4613      	mov	r3, r2
 8005826:	011b      	lsls	r3, r3, #4
 8005828:	1a9b      	subs	r3, r3, r2
 800582a:	009b      	lsls	r3, r3, #2
 800582c:	440b      	add	r3, r1
 800582e:	333d      	adds	r3, #61	@ 0x3d
 8005830:	4602      	mov	r2, r0
 8005832:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	799b      	ldrb	r3, [r3, #6]
 8005838:	2b01      	cmp	r3, #1
 800583a:	f040 8171 	bne.w	8005b20 <HCD_HC_OUT_IRQHandler+0x954>
 800583e:	78fa      	ldrb	r2, [r7, #3]
 8005840:	6879      	ldr	r1, [r7, #4]
 8005842:	4613      	mov	r3, r2
 8005844:	011b      	lsls	r3, r3, #4
 8005846:	1a9b      	subs	r3, r3, r2
 8005848:	009b      	lsls	r3, r3, #2
 800584a:	440b      	add	r3, r1
 800584c:	3334      	adds	r3, #52	@ 0x34
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	2b00      	cmp	r3, #0
 8005852:	f000 8165 	beq.w	8005b20 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8005856:	78fa      	ldrb	r2, [r7, #3]
 8005858:	6879      	ldr	r1, [r7, #4]
 800585a:	4613      	mov	r3, r2
 800585c:	011b      	lsls	r3, r3, #4
 800585e:	1a9b      	subs	r3, r3, r2
 8005860:	009b      	lsls	r3, r3, #2
 8005862:	440b      	add	r3, r1
 8005864:	3334      	adds	r3, #52	@ 0x34
 8005866:	6819      	ldr	r1, [r3, #0]
 8005868:	78fa      	ldrb	r2, [r7, #3]
 800586a:	6878      	ldr	r0, [r7, #4]
 800586c:	4613      	mov	r3, r2
 800586e:	011b      	lsls	r3, r3, #4
 8005870:	1a9b      	subs	r3, r3, r2
 8005872:	009b      	lsls	r3, r3, #2
 8005874:	4403      	add	r3, r0
 8005876:	3328      	adds	r3, #40	@ 0x28
 8005878:	881b      	ldrh	r3, [r3, #0]
 800587a:	440b      	add	r3, r1
 800587c:	1e59      	subs	r1, r3, #1
 800587e:	78fa      	ldrb	r2, [r7, #3]
 8005880:	6878      	ldr	r0, [r7, #4]
 8005882:	4613      	mov	r3, r2
 8005884:	011b      	lsls	r3, r3, #4
 8005886:	1a9b      	subs	r3, r3, r2
 8005888:	009b      	lsls	r3, r3, #2
 800588a:	4403      	add	r3, r0
 800588c:	3328      	adds	r3, #40	@ 0x28
 800588e:	881b      	ldrh	r3, [r3, #0]
 8005890:	fbb1 f3f3 	udiv	r3, r1, r3
 8005894:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8005896:	68bb      	ldr	r3, [r7, #8]
 8005898:	f003 0301 	and.w	r3, r3, #1
 800589c:	2b00      	cmp	r3, #0
 800589e:	f000 813f 	beq.w	8005b20 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 80058a2:	78fa      	ldrb	r2, [r7, #3]
 80058a4:	6879      	ldr	r1, [r7, #4]
 80058a6:	4613      	mov	r3, r2
 80058a8:	011b      	lsls	r3, r3, #4
 80058aa:	1a9b      	subs	r3, r3, r2
 80058ac:	009b      	lsls	r3, r3, #2
 80058ae:	440b      	add	r3, r1
 80058b0:	333d      	adds	r3, #61	@ 0x3d
 80058b2:	781b      	ldrb	r3, [r3, #0]
 80058b4:	78fa      	ldrb	r2, [r7, #3]
 80058b6:	f083 0301 	eor.w	r3, r3, #1
 80058ba:	b2d8      	uxtb	r0, r3
 80058bc:	6879      	ldr	r1, [r7, #4]
 80058be:	4613      	mov	r3, r2
 80058c0:	011b      	lsls	r3, r3, #4
 80058c2:	1a9b      	subs	r3, r3, r2
 80058c4:	009b      	lsls	r3, r3, #2
 80058c6:	440b      	add	r3, r1
 80058c8:	333d      	adds	r3, #61	@ 0x3d
 80058ca:	4602      	mov	r2, r0
 80058cc:	701a      	strb	r2, [r3, #0]
 80058ce:	e127      	b.n	8005b20 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80058d0:	78fa      	ldrb	r2, [r7, #3]
 80058d2:	6879      	ldr	r1, [r7, #4]
 80058d4:	4613      	mov	r3, r2
 80058d6:	011b      	lsls	r3, r3, #4
 80058d8:	1a9b      	subs	r3, r3, r2
 80058da:	009b      	lsls	r3, r3, #2
 80058dc:	440b      	add	r3, r1
 80058de:	334d      	adds	r3, #77	@ 0x4d
 80058e0:	781b      	ldrb	r3, [r3, #0]
 80058e2:	2b03      	cmp	r3, #3
 80058e4:	d120      	bne.n	8005928 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80058e6:	78fa      	ldrb	r2, [r7, #3]
 80058e8:	6879      	ldr	r1, [r7, #4]
 80058ea:	4613      	mov	r3, r2
 80058ec:	011b      	lsls	r3, r3, #4
 80058ee:	1a9b      	subs	r3, r3, r2
 80058f0:	009b      	lsls	r3, r3, #2
 80058f2:	440b      	add	r3, r1
 80058f4:	334d      	adds	r3, #77	@ 0x4d
 80058f6:	2202      	movs	r2, #2
 80058f8:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80058fa:	78fa      	ldrb	r2, [r7, #3]
 80058fc:	6879      	ldr	r1, [r7, #4]
 80058fe:	4613      	mov	r3, r2
 8005900:	011b      	lsls	r3, r3, #4
 8005902:	1a9b      	subs	r3, r3, r2
 8005904:	009b      	lsls	r3, r3, #2
 8005906:	440b      	add	r3, r1
 8005908:	331b      	adds	r3, #27
 800590a:	781b      	ldrb	r3, [r3, #0]
 800590c:	2b01      	cmp	r3, #1
 800590e:	f040 8107 	bne.w	8005b20 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005912:	78fa      	ldrb	r2, [r7, #3]
 8005914:	6879      	ldr	r1, [r7, #4]
 8005916:	4613      	mov	r3, r2
 8005918:	011b      	lsls	r3, r3, #4
 800591a:	1a9b      	subs	r3, r3, r2
 800591c:	009b      	lsls	r3, r3, #2
 800591e:	440b      	add	r3, r1
 8005920:	334c      	adds	r3, #76	@ 0x4c
 8005922:	2202      	movs	r2, #2
 8005924:	701a      	strb	r2, [r3, #0]
 8005926:	e0fb      	b.n	8005b20 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8005928:	78fa      	ldrb	r2, [r7, #3]
 800592a:	6879      	ldr	r1, [r7, #4]
 800592c:	4613      	mov	r3, r2
 800592e:	011b      	lsls	r3, r3, #4
 8005930:	1a9b      	subs	r3, r3, r2
 8005932:	009b      	lsls	r3, r3, #2
 8005934:	440b      	add	r3, r1
 8005936:	334d      	adds	r3, #77	@ 0x4d
 8005938:	781b      	ldrb	r3, [r3, #0]
 800593a:	2b04      	cmp	r3, #4
 800593c:	d13a      	bne.n	80059b4 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800593e:	78fa      	ldrb	r2, [r7, #3]
 8005940:	6879      	ldr	r1, [r7, #4]
 8005942:	4613      	mov	r3, r2
 8005944:	011b      	lsls	r3, r3, #4
 8005946:	1a9b      	subs	r3, r3, r2
 8005948:	009b      	lsls	r3, r3, #2
 800594a:	440b      	add	r3, r1
 800594c:	334d      	adds	r3, #77	@ 0x4d
 800594e:	2202      	movs	r2, #2
 8005950:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005952:	78fa      	ldrb	r2, [r7, #3]
 8005954:	6879      	ldr	r1, [r7, #4]
 8005956:	4613      	mov	r3, r2
 8005958:	011b      	lsls	r3, r3, #4
 800595a:	1a9b      	subs	r3, r3, r2
 800595c:	009b      	lsls	r3, r3, #2
 800595e:	440b      	add	r3, r1
 8005960:	334c      	adds	r3, #76	@ 0x4c
 8005962:	2202      	movs	r2, #2
 8005964:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8005966:	78fa      	ldrb	r2, [r7, #3]
 8005968:	6879      	ldr	r1, [r7, #4]
 800596a:	4613      	mov	r3, r2
 800596c:	011b      	lsls	r3, r3, #4
 800596e:	1a9b      	subs	r3, r3, r2
 8005970:	009b      	lsls	r3, r3, #2
 8005972:	440b      	add	r3, r1
 8005974:	331b      	adds	r3, #27
 8005976:	781b      	ldrb	r3, [r3, #0]
 8005978:	2b01      	cmp	r3, #1
 800597a:	f040 80d1 	bne.w	8005b20 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 800597e:	78fa      	ldrb	r2, [r7, #3]
 8005980:	6879      	ldr	r1, [r7, #4]
 8005982:	4613      	mov	r3, r2
 8005984:	011b      	lsls	r3, r3, #4
 8005986:	1a9b      	subs	r3, r3, r2
 8005988:	009b      	lsls	r3, r3, #2
 800598a:	440b      	add	r3, r1
 800598c:	331b      	adds	r3, #27
 800598e:	2200      	movs	r2, #0
 8005990:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8005992:	78fb      	ldrb	r3, [r7, #3]
 8005994:	015a      	lsls	r2, r3, #5
 8005996:	693b      	ldr	r3, [r7, #16]
 8005998:	4413      	add	r3, r2
 800599a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800599e:	685b      	ldr	r3, [r3, #4]
 80059a0:	78fa      	ldrb	r2, [r7, #3]
 80059a2:	0151      	lsls	r1, r2, #5
 80059a4:	693a      	ldr	r2, [r7, #16]
 80059a6:	440a      	add	r2, r1
 80059a8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80059ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80059b0:	6053      	str	r3, [r2, #4]
 80059b2:	e0b5      	b.n	8005b20 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80059b4:	78fa      	ldrb	r2, [r7, #3]
 80059b6:	6879      	ldr	r1, [r7, #4]
 80059b8:	4613      	mov	r3, r2
 80059ba:	011b      	lsls	r3, r3, #4
 80059bc:	1a9b      	subs	r3, r3, r2
 80059be:	009b      	lsls	r3, r3, #2
 80059c0:	440b      	add	r3, r1
 80059c2:	334d      	adds	r3, #77	@ 0x4d
 80059c4:	781b      	ldrb	r3, [r3, #0]
 80059c6:	2b05      	cmp	r3, #5
 80059c8:	d114      	bne.n	80059f4 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80059ca:	78fa      	ldrb	r2, [r7, #3]
 80059cc:	6879      	ldr	r1, [r7, #4]
 80059ce:	4613      	mov	r3, r2
 80059d0:	011b      	lsls	r3, r3, #4
 80059d2:	1a9b      	subs	r3, r3, r2
 80059d4:	009b      	lsls	r3, r3, #2
 80059d6:	440b      	add	r3, r1
 80059d8:	334d      	adds	r3, #77	@ 0x4d
 80059da:	2202      	movs	r2, #2
 80059dc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 80059de:	78fa      	ldrb	r2, [r7, #3]
 80059e0:	6879      	ldr	r1, [r7, #4]
 80059e2:	4613      	mov	r3, r2
 80059e4:	011b      	lsls	r3, r3, #4
 80059e6:	1a9b      	subs	r3, r3, r2
 80059e8:	009b      	lsls	r3, r3, #2
 80059ea:	440b      	add	r3, r1
 80059ec:	334c      	adds	r3, #76	@ 0x4c
 80059ee:	2202      	movs	r2, #2
 80059f0:	701a      	strb	r2, [r3, #0]
 80059f2:	e095      	b.n	8005b20 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80059f4:	78fa      	ldrb	r2, [r7, #3]
 80059f6:	6879      	ldr	r1, [r7, #4]
 80059f8:	4613      	mov	r3, r2
 80059fa:	011b      	lsls	r3, r3, #4
 80059fc:	1a9b      	subs	r3, r3, r2
 80059fe:	009b      	lsls	r3, r3, #2
 8005a00:	440b      	add	r3, r1
 8005a02:	334d      	adds	r3, #77	@ 0x4d
 8005a04:	781b      	ldrb	r3, [r3, #0]
 8005a06:	2b06      	cmp	r3, #6
 8005a08:	d114      	bne.n	8005a34 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005a0a:	78fa      	ldrb	r2, [r7, #3]
 8005a0c:	6879      	ldr	r1, [r7, #4]
 8005a0e:	4613      	mov	r3, r2
 8005a10:	011b      	lsls	r3, r3, #4
 8005a12:	1a9b      	subs	r3, r3, r2
 8005a14:	009b      	lsls	r3, r3, #2
 8005a16:	440b      	add	r3, r1
 8005a18:	334d      	adds	r3, #77	@ 0x4d
 8005a1a:	2202      	movs	r2, #2
 8005a1c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8005a1e:	78fa      	ldrb	r2, [r7, #3]
 8005a20:	6879      	ldr	r1, [r7, #4]
 8005a22:	4613      	mov	r3, r2
 8005a24:	011b      	lsls	r3, r3, #4
 8005a26:	1a9b      	subs	r3, r3, r2
 8005a28:	009b      	lsls	r3, r3, #2
 8005a2a:	440b      	add	r3, r1
 8005a2c:	334c      	adds	r3, #76	@ 0x4c
 8005a2e:	2205      	movs	r2, #5
 8005a30:	701a      	strb	r2, [r3, #0]
 8005a32:	e075      	b.n	8005b20 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005a34:	78fa      	ldrb	r2, [r7, #3]
 8005a36:	6879      	ldr	r1, [r7, #4]
 8005a38:	4613      	mov	r3, r2
 8005a3a:	011b      	lsls	r3, r3, #4
 8005a3c:	1a9b      	subs	r3, r3, r2
 8005a3e:	009b      	lsls	r3, r3, #2
 8005a40:	440b      	add	r3, r1
 8005a42:	334d      	adds	r3, #77	@ 0x4d
 8005a44:	781b      	ldrb	r3, [r3, #0]
 8005a46:	2b07      	cmp	r3, #7
 8005a48:	d00a      	beq.n	8005a60 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8005a4a:	78fa      	ldrb	r2, [r7, #3]
 8005a4c:	6879      	ldr	r1, [r7, #4]
 8005a4e:	4613      	mov	r3, r2
 8005a50:	011b      	lsls	r3, r3, #4
 8005a52:	1a9b      	subs	r3, r3, r2
 8005a54:	009b      	lsls	r3, r3, #2
 8005a56:	440b      	add	r3, r1
 8005a58:	334d      	adds	r3, #77	@ 0x4d
 8005a5a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005a5c:	2b09      	cmp	r3, #9
 8005a5e:	d170      	bne.n	8005b42 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005a60:	78fa      	ldrb	r2, [r7, #3]
 8005a62:	6879      	ldr	r1, [r7, #4]
 8005a64:	4613      	mov	r3, r2
 8005a66:	011b      	lsls	r3, r3, #4
 8005a68:	1a9b      	subs	r3, r3, r2
 8005a6a:	009b      	lsls	r3, r3, #2
 8005a6c:	440b      	add	r3, r1
 8005a6e:	334d      	adds	r3, #77	@ 0x4d
 8005a70:	2202      	movs	r2, #2
 8005a72:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8005a74:	78fa      	ldrb	r2, [r7, #3]
 8005a76:	6879      	ldr	r1, [r7, #4]
 8005a78:	4613      	mov	r3, r2
 8005a7a:	011b      	lsls	r3, r3, #4
 8005a7c:	1a9b      	subs	r3, r3, r2
 8005a7e:	009b      	lsls	r3, r3, #2
 8005a80:	440b      	add	r3, r1
 8005a82:	3344      	adds	r3, #68	@ 0x44
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	1c59      	adds	r1, r3, #1
 8005a88:	6878      	ldr	r0, [r7, #4]
 8005a8a:	4613      	mov	r3, r2
 8005a8c:	011b      	lsls	r3, r3, #4
 8005a8e:	1a9b      	subs	r3, r3, r2
 8005a90:	009b      	lsls	r3, r3, #2
 8005a92:	4403      	add	r3, r0
 8005a94:	3344      	adds	r3, #68	@ 0x44
 8005a96:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005a98:	78fa      	ldrb	r2, [r7, #3]
 8005a9a:	6879      	ldr	r1, [r7, #4]
 8005a9c:	4613      	mov	r3, r2
 8005a9e:	011b      	lsls	r3, r3, #4
 8005aa0:	1a9b      	subs	r3, r3, r2
 8005aa2:	009b      	lsls	r3, r3, #2
 8005aa4:	440b      	add	r3, r1
 8005aa6:	3344      	adds	r3, #68	@ 0x44
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	2b02      	cmp	r3, #2
 8005aac:	d914      	bls.n	8005ad8 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8005aae:	78fa      	ldrb	r2, [r7, #3]
 8005ab0:	6879      	ldr	r1, [r7, #4]
 8005ab2:	4613      	mov	r3, r2
 8005ab4:	011b      	lsls	r3, r3, #4
 8005ab6:	1a9b      	subs	r3, r3, r2
 8005ab8:	009b      	lsls	r3, r3, #2
 8005aba:	440b      	add	r3, r1
 8005abc:	3344      	adds	r3, #68	@ 0x44
 8005abe:	2200      	movs	r2, #0
 8005ac0:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8005ac2:	78fa      	ldrb	r2, [r7, #3]
 8005ac4:	6879      	ldr	r1, [r7, #4]
 8005ac6:	4613      	mov	r3, r2
 8005ac8:	011b      	lsls	r3, r3, #4
 8005aca:	1a9b      	subs	r3, r3, r2
 8005acc:	009b      	lsls	r3, r3, #2
 8005ace:	440b      	add	r3, r1
 8005ad0:	334c      	adds	r3, #76	@ 0x4c
 8005ad2:	2204      	movs	r2, #4
 8005ad4:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005ad6:	e022      	b.n	8005b1e <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005ad8:	78fa      	ldrb	r2, [r7, #3]
 8005ada:	6879      	ldr	r1, [r7, #4]
 8005adc:	4613      	mov	r3, r2
 8005ade:	011b      	lsls	r3, r3, #4
 8005ae0:	1a9b      	subs	r3, r3, r2
 8005ae2:	009b      	lsls	r3, r3, #2
 8005ae4:	440b      	add	r3, r1
 8005ae6:	334c      	adds	r3, #76	@ 0x4c
 8005ae8:	2202      	movs	r2, #2
 8005aea:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8005aec:	78fb      	ldrb	r3, [r7, #3]
 8005aee:	015a      	lsls	r2, r3, #5
 8005af0:	693b      	ldr	r3, [r7, #16]
 8005af2:	4413      	add	r3, r2
 8005af4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005b02:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005b0a:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8005b0c:	78fb      	ldrb	r3, [r7, #3]
 8005b0e:	015a      	lsls	r2, r3, #5
 8005b10:	693b      	ldr	r3, [r7, #16]
 8005b12:	4413      	add	r3, r2
 8005b14:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b18:	461a      	mov	r2, r3
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005b1e:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8005b20:	78fa      	ldrb	r2, [r7, #3]
 8005b22:	6879      	ldr	r1, [r7, #4]
 8005b24:	4613      	mov	r3, r2
 8005b26:	011b      	lsls	r3, r3, #4
 8005b28:	1a9b      	subs	r3, r3, r2
 8005b2a:	009b      	lsls	r3, r3, #2
 8005b2c:	440b      	add	r3, r1
 8005b2e:	334c      	adds	r3, #76	@ 0x4c
 8005b30:	781a      	ldrb	r2, [r3, #0]
 8005b32:	78fb      	ldrb	r3, [r7, #3]
 8005b34:	4619      	mov	r1, r3
 8005b36:	6878      	ldr	r0, [r7, #4]
 8005b38:	f006 fcd0 	bl	800c4dc <HAL_HCD_HC_NotifyURBChange_Callback>
 8005b3c:	e002      	b.n	8005b44 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8005b3e:	bf00      	nop
 8005b40:	e000      	b.n	8005b44 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8005b42:	bf00      	nop
  }
}
 8005b44:	3718      	adds	r7, #24
 8005b46:	46bd      	mov	sp, r7
 8005b48:	bd80      	pop	{r7, pc}

08005b4a <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005b4a:	b580      	push	{r7, lr}
 8005b4c:	b08a      	sub	sp, #40	@ 0x28
 8005b4e:	af00      	add	r7, sp, #0
 8005b50:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b5a:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	6a1b      	ldr	r3, [r3, #32]
 8005b62:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8005b64:	69fb      	ldr	r3, [r7, #28]
 8005b66:	f003 030f 	and.w	r3, r3, #15
 8005b6a:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8005b6c:	69fb      	ldr	r3, [r7, #28]
 8005b6e:	0c5b      	lsrs	r3, r3, #17
 8005b70:	f003 030f 	and.w	r3, r3, #15
 8005b74:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005b76:	69fb      	ldr	r3, [r7, #28]
 8005b78:	091b      	lsrs	r3, r3, #4
 8005b7a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005b7e:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8005b80:	697b      	ldr	r3, [r7, #20]
 8005b82:	2b02      	cmp	r3, #2
 8005b84:	d004      	beq.n	8005b90 <HCD_RXQLVL_IRQHandler+0x46>
 8005b86:	697b      	ldr	r3, [r7, #20]
 8005b88:	2b05      	cmp	r3, #5
 8005b8a:	f000 80b6 	beq.w	8005cfa <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8005b8e:	e0b7      	b.n	8005d00 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8005b90:	693b      	ldr	r3, [r7, #16]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	f000 80b3 	beq.w	8005cfe <HCD_RXQLVL_IRQHandler+0x1b4>
 8005b98:	6879      	ldr	r1, [r7, #4]
 8005b9a:	69ba      	ldr	r2, [r7, #24]
 8005b9c:	4613      	mov	r3, r2
 8005b9e:	011b      	lsls	r3, r3, #4
 8005ba0:	1a9b      	subs	r3, r3, r2
 8005ba2:	009b      	lsls	r3, r3, #2
 8005ba4:	440b      	add	r3, r1
 8005ba6:	332c      	adds	r3, #44	@ 0x2c
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	f000 80a7 	beq.w	8005cfe <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8005bb0:	6879      	ldr	r1, [r7, #4]
 8005bb2:	69ba      	ldr	r2, [r7, #24]
 8005bb4:	4613      	mov	r3, r2
 8005bb6:	011b      	lsls	r3, r3, #4
 8005bb8:	1a9b      	subs	r3, r3, r2
 8005bba:	009b      	lsls	r3, r3, #2
 8005bbc:	440b      	add	r3, r1
 8005bbe:	3338      	adds	r3, #56	@ 0x38
 8005bc0:	681a      	ldr	r2, [r3, #0]
 8005bc2:	693b      	ldr	r3, [r7, #16]
 8005bc4:	18d1      	adds	r1, r2, r3
 8005bc6:	6878      	ldr	r0, [r7, #4]
 8005bc8:	69ba      	ldr	r2, [r7, #24]
 8005bca:	4613      	mov	r3, r2
 8005bcc:	011b      	lsls	r3, r3, #4
 8005bce:	1a9b      	subs	r3, r3, r2
 8005bd0:	009b      	lsls	r3, r3, #2
 8005bd2:	4403      	add	r3, r0
 8005bd4:	3334      	adds	r3, #52	@ 0x34
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	4299      	cmp	r1, r3
 8005bda:	f200 8083 	bhi.w	8005ce4 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6818      	ldr	r0, [r3, #0]
 8005be2:	6879      	ldr	r1, [r7, #4]
 8005be4:	69ba      	ldr	r2, [r7, #24]
 8005be6:	4613      	mov	r3, r2
 8005be8:	011b      	lsls	r3, r3, #4
 8005bea:	1a9b      	subs	r3, r3, r2
 8005bec:	009b      	lsls	r3, r3, #2
 8005bee:	440b      	add	r3, r1
 8005bf0:	332c      	adds	r3, #44	@ 0x2c
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	693a      	ldr	r2, [r7, #16]
 8005bf6:	b292      	uxth	r2, r2
 8005bf8:	4619      	mov	r1, r3
 8005bfa:	f003 fba7 	bl	800934c <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8005bfe:	6879      	ldr	r1, [r7, #4]
 8005c00:	69ba      	ldr	r2, [r7, #24]
 8005c02:	4613      	mov	r3, r2
 8005c04:	011b      	lsls	r3, r3, #4
 8005c06:	1a9b      	subs	r3, r3, r2
 8005c08:	009b      	lsls	r3, r3, #2
 8005c0a:	440b      	add	r3, r1
 8005c0c:	332c      	adds	r3, #44	@ 0x2c
 8005c0e:	681a      	ldr	r2, [r3, #0]
 8005c10:	693b      	ldr	r3, [r7, #16]
 8005c12:	18d1      	adds	r1, r2, r3
 8005c14:	6878      	ldr	r0, [r7, #4]
 8005c16:	69ba      	ldr	r2, [r7, #24]
 8005c18:	4613      	mov	r3, r2
 8005c1a:	011b      	lsls	r3, r3, #4
 8005c1c:	1a9b      	subs	r3, r3, r2
 8005c1e:	009b      	lsls	r3, r3, #2
 8005c20:	4403      	add	r3, r0
 8005c22:	332c      	adds	r3, #44	@ 0x2c
 8005c24:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8005c26:	6879      	ldr	r1, [r7, #4]
 8005c28:	69ba      	ldr	r2, [r7, #24]
 8005c2a:	4613      	mov	r3, r2
 8005c2c:	011b      	lsls	r3, r3, #4
 8005c2e:	1a9b      	subs	r3, r3, r2
 8005c30:	009b      	lsls	r3, r3, #2
 8005c32:	440b      	add	r3, r1
 8005c34:	3338      	adds	r3, #56	@ 0x38
 8005c36:	681a      	ldr	r2, [r3, #0]
 8005c38:	693b      	ldr	r3, [r7, #16]
 8005c3a:	18d1      	adds	r1, r2, r3
 8005c3c:	6878      	ldr	r0, [r7, #4]
 8005c3e:	69ba      	ldr	r2, [r7, #24]
 8005c40:	4613      	mov	r3, r2
 8005c42:	011b      	lsls	r3, r3, #4
 8005c44:	1a9b      	subs	r3, r3, r2
 8005c46:	009b      	lsls	r3, r3, #2
 8005c48:	4403      	add	r3, r0
 8005c4a:	3338      	adds	r3, #56	@ 0x38
 8005c4c:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8005c4e:	69bb      	ldr	r3, [r7, #24]
 8005c50:	015a      	lsls	r2, r3, #5
 8005c52:	6a3b      	ldr	r3, [r7, #32]
 8005c54:	4413      	add	r3, r2
 8005c56:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c5a:	691b      	ldr	r3, [r3, #16]
 8005c5c:	0cdb      	lsrs	r3, r3, #19
 8005c5e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005c62:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8005c64:	6879      	ldr	r1, [r7, #4]
 8005c66:	69ba      	ldr	r2, [r7, #24]
 8005c68:	4613      	mov	r3, r2
 8005c6a:	011b      	lsls	r3, r3, #4
 8005c6c:	1a9b      	subs	r3, r3, r2
 8005c6e:	009b      	lsls	r3, r3, #2
 8005c70:	440b      	add	r3, r1
 8005c72:	3328      	adds	r3, #40	@ 0x28
 8005c74:	881b      	ldrh	r3, [r3, #0]
 8005c76:	461a      	mov	r2, r3
 8005c78:	693b      	ldr	r3, [r7, #16]
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d13f      	bne.n	8005cfe <HCD_RXQLVL_IRQHandler+0x1b4>
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d03c      	beq.n	8005cfe <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8005c84:	69bb      	ldr	r3, [r7, #24]
 8005c86:	015a      	lsls	r2, r3, #5
 8005c88:	6a3b      	ldr	r3, [r7, #32]
 8005c8a:	4413      	add	r3, r2
 8005c8c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005c94:	68bb      	ldr	r3, [r7, #8]
 8005c96:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005c9a:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005c9c:	68bb      	ldr	r3, [r7, #8]
 8005c9e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005ca2:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8005ca4:	69bb      	ldr	r3, [r7, #24]
 8005ca6:	015a      	lsls	r2, r3, #5
 8005ca8:	6a3b      	ldr	r3, [r7, #32]
 8005caa:	4413      	add	r3, r2
 8005cac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005cb0:	461a      	mov	r2, r3
 8005cb2:	68bb      	ldr	r3, [r7, #8]
 8005cb4:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8005cb6:	6879      	ldr	r1, [r7, #4]
 8005cb8:	69ba      	ldr	r2, [r7, #24]
 8005cba:	4613      	mov	r3, r2
 8005cbc:	011b      	lsls	r3, r3, #4
 8005cbe:	1a9b      	subs	r3, r3, r2
 8005cc0:	009b      	lsls	r3, r3, #2
 8005cc2:	440b      	add	r3, r1
 8005cc4:	333c      	adds	r3, #60	@ 0x3c
 8005cc6:	781b      	ldrb	r3, [r3, #0]
 8005cc8:	f083 0301 	eor.w	r3, r3, #1
 8005ccc:	b2d8      	uxtb	r0, r3
 8005cce:	6879      	ldr	r1, [r7, #4]
 8005cd0:	69ba      	ldr	r2, [r7, #24]
 8005cd2:	4613      	mov	r3, r2
 8005cd4:	011b      	lsls	r3, r3, #4
 8005cd6:	1a9b      	subs	r3, r3, r2
 8005cd8:	009b      	lsls	r3, r3, #2
 8005cda:	440b      	add	r3, r1
 8005cdc:	333c      	adds	r3, #60	@ 0x3c
 8005cde:	4602      	mov	r2, r0
 8005ce0:	701a      	strb	r2, [r3, #0]
      break;
 8005ce2:	e00c      	b.n	8005cfe <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8005ce4:	6879      	ldr	r1, [r7, #4]
 8005ce6:	69ba      	ldr	r2, [r7, #24]
 8005ce8:	4613      	mov	r3, r2
 8005cea:	011b      	lsls	r3, r3, #4
 8005cec:	1a9b      	subs	r3, r3, r2
 8005cee:	009b      	lsls	r3, r3, #2
 8005cf0:	440b      	add	r3, r1
 8005cf2:	334c      	adds	r3, #76	@ 0x4c
 8005cf4:	2204      	movs	r2, #4
 8005cf6:	701a      	strb	r2, [r3, #0]
      break;
 8005cf8:	e001      	b.n	8005cfe <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8005cfa:	bf00      	nop
 8005cfc:	e000      	b.n	8005d00 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8005cfe:	bf00      	nop
  }
}
 8005d00:	bf00      	nop
 8005d02:	3728      	adds	r7, #40	@ 0x28
 8005d04:	46bd      	mov	sp, r7
 8005d06:	bd80      	pop	{r7, pc}

08005d08 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b086      	sub	sp, #24
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d16:	697b      	ldr	r3, [r7, #20]
 8005d18:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8005d1a:	693b      	ldr	r3, [r7, #16]
 8005d1c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8005d24:	693b      	ldr	r3, [r7, #16]
 8005d26:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8005d2e:	68bb      	ldr	r3, [r7, #8]
 8005d30:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8005d34:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	f003 0302 	and.w	r3, r3, #2
 8005d3c:	2b02      	cmp	r3, #2
 8005d3e:	d10b      	bne.n	8005d58 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	f003 0301 	and.w	r3, r3, #1
 8005d46:	2b01      	cmp	r3, #1
 8005d48:	d102      	bne.n	8005d50 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8005d4a:	6878      	ldr	r0, [r7, #4]
 8005d4c:	f006 fbaa 	bl	800c4a4 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8005d50:	68bb      	ldr	r3, [r7, #8]
 8005d52:	f043 0302 	orr.w	r3, r3, #2
 8005d56:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	f003 0308 	and.w	r3, r3, #8
 8005d5e:	2b08      	cmp	r3, #8
 8005d60:	d132      	bne.n	8005dc8 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8005d62:	68bb      	ldr	r3, [r7, #8]
 8005d64:	f043 0308 	orr.w	r3, r3, #8
 8005d68:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	f003 0304 	and.w	r3, r3, #4
 8005d70:	2b04      	cmp	r3, #4
 8005d72:	d126      	bne.n	8005dc2 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	7a5b      	ldrb	r3, [r3, #9]
 8005d78:	2b02      	cmp	r3, #2
 8005d7a:	d113      	bne.n	8005da4 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8005d82:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005d86:	d106      	bne.n	8005d96 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	2102      	movs	r1, #2
 8005d8e:	4618      	mov	r0, r3
 8005d90:	f003 fc5c 	bl	800964c <USB_InitFSLSPClkSel>
 8005d94:	e011      	b.n	8005dba <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	2101      	movs	r1, #1
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	f003 fc55 	bl	800964c <USB_InitFSLSPClkSel>
 8005da2:	e00a      	b.n	8005dba <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	79db      	ldrb	r3, [r3, #7]
 8005da8:	2b01      	cmp	r3, #1
 8005daa:	d106      	bne.n	8005dba <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8005dac:	693b      	ldr	r3, [r7, #16]
 8005dae:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005db2:	461a      	mov	r2, r3
 8005db4:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8005db8:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8005dba:	6878      	ldr	r0, [r7, #4]
 8005dbc:	f006 fb9c 	bl	800c4f8 <HAL_HCD_PortEnabled_Callback>
 8005dc0:	e002      	b.n	8005dc8 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8005dc2:	6878      	ldr	r0, [r7, #4]
 8005dc4:	f006 fba6 	bl	800c514 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	f003 0320 	and.w	r3, r3, #32
 8005dce:	2b20      	cmp	r3, #32
 8005dd0:	d103      	bne.n	8005dda <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8005dd2:	68bb      	ldr	r3, [r7, #8]
 8005dd4:	f043 0320 	orr.w	r3, r3, #32
 8005dd8:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8005dda:	693b      	ldr	r3, [r7, #16]
 8005ddc:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005de0:	461a      	mov	r2, r3
 8005de2:	68bb      	ldr	r3, [r7, #8]
 8005de4:	6013      	str	r3, [r2, #0]
}
 8005de6:	bf00      	nop
 8005de8:	3718      	adds	r7, #24
 8005dea:	46bd      	mov	sp, r7
 8005dec:	bd80      	pop	{r7, pc}
	...

08005df0 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8005df0:	b580      	push	{r7, lr}
 8005df2:	b088      	sub	sp, #32
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d101      	bne.n	8005e02 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8005dfe:	2301      	movs	r3, #1
 8005e00:	e128      	b.n	8006054 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e08:	b2db      	uxtb	r3, r3
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d109      	bne.n	8005e22 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2200      	movs	r2, #0
 8005e12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	4a90      	ldr	r2, [pc, #576]	@ (800605c <HAL_I2S_Init+0x26c>)
 8005e1a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8005e1c:	6878      	ldr	r0, [r7, #4]
 8005e1e:	f7fc f8d7 	bl	8001fd0 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2202      	movs	r2, #2
 8005e26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	69db      	ldr	r3, [r3, #28]
 8005e30:	687a      	ldr	r2, [r7, #4]
 8005e32:	6812      	ldr	r2, [r2, #0]
 8005e34:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005e38:	f023 030f 	bic.w	r3, r3, #15
 8005e3c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	2202      	movs	r2, #2
 8005e44:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	695b      	ldr	r3, [r3, #20]
 8005e4a:	2b02      	cmp	r3, #2
 8005e4c:	d060      	beq.n	8005f10 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	68db      	ldr	r3, [r3, #12]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d102      	bne.n	8005e5c <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8005e56:	2310      	movs	r3, #16
 8005e58:	617b      	str	r3, [r7, #20]
 8005e5a:	e001      	b.n	8005e60 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8005e5c:	2320      	movs	r3, #32
 8005e5e:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	689b      	ldr	r3, [r3, #8]
 8005e64:	2b20      	cmp	r3, #32
 8005e66:	d802      	bhi.n	8005e6e <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8005e68:	697b      	ldr	r3, [r7, #20]
 8005e6a:	005b      	lsls	r3, r3, #1
 8005e6c:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8005e6e:	2001      	movs	r0, #1
 8005e70:	f001 f9e6 	bl	8007240 <HAL_RCCEx_GetPeriphCLKFreq>
 8005e74:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	691b      	ldr	r3, [r3, #16]
 8005e7a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e7e:	d125      	bne.n	8005ecc <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	68db      	ldr	r3, [r3, #12]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d010      	beq.n	8005eaa <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005e88:	697b      	ldr	r3, [r7, #20]
 8005e8a:	009b      	lsls	r3, r3, #2
 8005e8c:	68fa      	ldr	r2, [r7, #12]
 8005e8e:	fbb2 f2f3 	udiv	r2, r2, r3
 8005e92:	4613      	mov	r3, r2
 8005e94:	009b      	lsls	r3, r3, #2
 8005e96:	4413      	add	r3, r2
 8005e98:	005b      	lsls	r3, r3, #1
 8005e9a:	461a      	mov	r2, r3
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	695b      	ldr	r3, [r3, #20]
 8005ea0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ea4:	3305      	adds	r3, #5
 8005ea6:	613b      	str	r3, [r7, #16]
 8005ea8:	e01f      	b.n	8005eea <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005eaa:	697b      	ldr	r3, [r7, #20]
 8005eac:	00db      	lsls	r3, r3, #3
 8005eae:	68fa      	ldr	r2, [r7, #12]
 8005eb0:	fbb2 f2f3 	udiv	r2, r2, r3
 8005eb4:	4613      	mov	r3, r2
 8005eb6:	009b      	lsls	r3, r3, #2
 8005eb8:	4413      	add	r3, r2
 8005eba:	005b      	lsls	r3, r3, #1
 8005ebc:	461a      	mov	r2, r3
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	695b      	ldr	r3, [r3, #20]
 8005ec2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ec6:	3305      	adds	r3, #5
 8005ec8:	613b      	str	r3, [r7, #16]
 8005eca:	e00e      	b.n	8005eea <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005ecc:	68fa      	ldr	r2, [r7, #12]
 8005ece:	697b      	ldr	r3, [r7, #20]
 8005ed0:	fbb2 f2f3 	udiv	r2, r2, r3
 8005ed4:	4613      	mov	r3, r2
 8005ed6:	009b      	lsls	r3, r3, #2
 8005ed8:	4413      	add	r3, r2
 8005eda:	005b      	lsls	r3, r3, #1
 8005edc:	461a      	mov	r2, r3
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	695b      	ldr	r3, [r3, #20]
 8005ee2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ee6:	3305      	adds	r3, #5
 8005ee8:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8005eea:	693b      	ldr	r3, [r7, #16]
 8005eec:	4a5c      	ldr	r2, [pc, #368]	@ (8006060 <HAL_I2S_Init+0x270>)
 8005eee:	fba2 2303 	umull	r2, r3, r2, r3
 8005ef2:	08db      	lsrs	r3, r3, #3
 8005ef4:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8005ef6:	693b      	ldr	r3, [r7, #16]
 8005ef8:	f003 0301 	and.w	r3, r3, #1
 8005efc:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8005efe:	693a      	ldr	r2, [r7, #16]
 8005f00:	69bb      	ldr	r3, [r7, #24]
 8005f02:	1ad3      	subs	r3, r2, r3
 8005f04:	085b      	lsrs	r3, r3, #1
 8005f06:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8005f08:	69bb      	ldr	r3, [r7, #24]
 8005f0a:	021b      	lsls	r3, r3, #8
 8005f0c:	61bb      	str	r3, [r7, #24]
 8005f0e:	e003      	b.n	8005f18 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8005f10:	2302      	movs	r3, #2
 8005f12:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8005f14:	2300      	movs	r3, #0
 8005f16:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8005f18:	69fb      	ldr	r3, [r7, #28]
 8005f1a:	2b01      	cmp	r3, #1
 8005f1c:	d902      	bls.n	8005f24 <HAL_I2S_Init+0x134>
 8005f1e:	69fb      	ldr	r3, [r7, #28]
 8005f20:	2bff      	cmp	r3, #255	@ 0xff
 8005f22:	d907      	bls.n	8005f34 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f28:	f043 0210 	orr.w	r2, r3, #16
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8005f30:	2301      	movs	r3, #1
 8005f32:	e08f      	b.n	8006054 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	691a      	ldr	r2, [r3, #16]
 8005f38:	69bb      	ldr	r3, [r7, #24]
 8005f3a:	ea42 0103 	orr.w	r1, r2, r3
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	69fa      	ldr	r2, [r7, #28]
 8005f44:	430a      	orrs	r2, r1
 8005f46:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	69db      	ldr	r3, [r3, #28]
 8005f4e:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005f52:	f023 030f 	bic.w	r3, r3, #15
 8005f56:	687a      	ldr	r2, [r7, #4]
 8005f58:	6851      	ldr	r1, [r2, #4]
 8005f5a:	687a      	ldr	r2, [r7, #4]
 8005f5c:	6892      	ldr	r2, [r2, #8]
 8005f5e:	4311      	orrs	r1, r2
 8005f60:	687a      	ldr	r2, [r7, #4]
 8005f62:	68d2      	ldr	r2, [r2, #12]
 8005f64:	4311      	orrs	r1, r2
 8005f66:	687a      	ldr	r2, [r7, #4]
 8005f68:	6992      	ldr	r2, [r2, #24]
 8005f6a:	430a      	orrs	r2, r1
 8005f6c:	431a      	orrs	r2, r3
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005f76:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	6a1b      	ldr	r3, [r3, #32]
 8005f7c:	2b01      	cmp	r3, #1
 8005f7e:	d161      	bne.n	8006044 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	4a38      	ldr	r2, [pc, #224]	@ (8006064 <HAL_I2S_Init+0x274>)
 8005f84:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	4a37      	ldr	r2, [pc, #220]	@ (8006068 <HAL_I2S_Init+0x278>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d101      	bne.n	8005f94 <HAL_I2S_Init+0x1a4>
 8005f90:	4b36      	ldr	r3, [pc, #216]	@ (800606c <HAL_I2S_Init+0x27c>)
 8005f92:	e001      	b.n	8005f98 <HAL_I2S_Init+0x1a8>
 8005f94:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005f98:	69db      	ldr	r3, [r3, #28]
 8005f9a:	687a      	ldr	r2, [r7, #4]
 8005f9c:	6812      	ldr	r2, [r2, #0]
 8005f9e:	4932      	ldr	r1, [pc, #200]	@ (8006068 <HAL_I2S_Init+0x278>)
 8005fa0:	428a      	cmp	r2, r1
 8005fa2:	d101      	bne.n	8005fa8 <HAL_I2S_Init+0x1b8>
 8005fa4:	4a31      	ldr	r2, [pc, #196]	@ (800606c <HAL_I2S_Init+0x27c>)
 8005fa6:	e001      	b.n	8005fac <HAL_I2S_Init+0x1bc>
 8005fa8:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8005fac:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005fb0:	f023 030f 	bic.w	r3, r3, #15
 8005fb4:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	4a2b      	ldr	r2, [pc, #172]	@ (8006068 <HAL_I2S_Init+0x278>)
 8005fbc:	4293      	cmp	r3, r2
 8005fbe:	d101      	bne.n	8005fc4 <HAL_I2S_Init+0x1d4>
 8005fc0:	4b2a      	ldr	r3, [pc, #168]	@ (800606c <HAL_I2S_Init+0x27c>)
 8005fc2:	e001      	b.n	8005fc8 <HAL_I2S_Init+0x1d8>
 8005fc4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005fc8:	2202      	movs	r2, #2
 8005fca:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	4a25      	ldr	r2, [pc, #148]	@ (8006068 <HAL_I2S_Init+0x278>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d101      	bne.n	8005fda <HAL_I2S_Init+0x1ea>
 8005fd6:	4b25      	ldr	r3, [pc, #148]	@ (800606c <HAL_I2S_Init+0x27c>)
 8005fd8:	e001      	b.n	8005fde <HAL_I2S_Init+0x1ee>
 8005fda:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005fde:	69db      	ldr	r3, [r3, #28]
 8005fe0:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	685b      	ldr	r3, [r3, #4]
 8005fe6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005fea:	d003      	beq.n	8005ff4 <HAL_I2S_Init+0x204>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	685b      	ldr	r3, [r3, #4]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d103      	bne.n	8005ffc <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8005ff4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005ff8:	613b      	str	r3, [r7, #16]
 8005ffa:	e001      	b.n	8006000 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8006000:	693b      	ldr	r3, [r7, #16]
 8006002:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	689b      	ldr	r3, [r3, #8]
 8006008:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800600a:	4313      	orrs	r3, r2
 800600c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	68db      	ldr	r3, [r3, #12]
 8006012:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8006014:	4313      	orrs	r3, r2
 8006016:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	699b      	ldr	r3, [r3, #24]
 800601c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800601e:	4313      	orrs	r3, r2
 8006020:	b29a      	uxth	r2, r3
 8006022:	897b      	ldrh	r3, [r7, #10]
 8006024:	4313      	orrs	r3, r2
 8006026:	b29b      	uxth	r3, r3
 8006028:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800602c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	4a0d      	ldr	r2, [pc, #52]	@ (8006068 <HAL_I2S_Init+0x278>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d101      	bne.n	800603c <HAL_I2S_Init+0x24c>
 8006038:	4b0c      	ldr	r3, [pc, #48]	@ (800606c <HAL_I2S_Init+0x27c>)
 800603a:	e001      	b.n	8006040 <HAL_I2S_Init+0x250>
 800603c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006040:	897a      	ldrh	r2, [r7, #10]
 8006042:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2200      	movs	r2, #0
 8006048:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2201      	movs	r2, #1
 800604e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8006052:	2300      	movs	r3, #0
}
 8006054:	4618      	mov	r0, r3
 8006056:	3720      	adds	r7, #32
 8006058:	46bd      	mov	sp, r7
 800605a:	bd80      	pop	{r7, pc}
 800605c:	08006167 	.word	0x08006167
 8006060:	cccccccd 	.word	0xcccccccd
 8006064:	0800627d 	.word	0x0800627d
 8006068:	40003800 	.word	0x40003800
 800606c:	40003400 	.word	0x40003400

08006070 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006070:	b480      	push	{r7}
 8006072:	b083      	sub	sp, #12
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8006078:	bf00      	nop
 800607a:	370c      	adds	r7, #12
 800607c:	46bd      	mov	sp, r7
 800607e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006082:	4770      	bx	lr

08006084 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006084:	b480      	push	{r7}
 8006086:	b083      	sub	sp, #12
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 800608c:	bf00      	nop
 800608e:	370c      	adds	r7, #12
 8006090:	46bd      	mov	sp, r7
 8006092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006096:	4770      	bx	lr

08006098 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8006098:	b480      	push	{r7}
 800609a:	b083      	sub	sp, #12
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80060a0:	bf00      	nop
 80060a2:	370c      	adds	r7, #12
 80060a4:	46bd      	mov	sp, r7
 80060a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060aa:	4770      	bx	lr

080060ac <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b082      	sub	sp, #8
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060b8:	881a      	ldrh	r2, [r3, #0]
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060c4:	1c9a      	adds	r2, r3, #2
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060ce:	b29b      	uxth	r3, r3
 80060d0:	3b01      	subs	r3, #1
 80060d2:	b29a      	uxth	r2, r3
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060dc:	b29b      	uxth	r3, r3
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d10e      	bne.n	8006100 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	685a      	ldr	r2, [r3, #4]
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80060f0:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2201      	movs	r2, #1
 80060f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80060fa:	6878      	ldr	r0, [r7, #4]
 80060fc:	f7ff ffb8 	bl	8006070 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8006100:	bf00      	nop
 8006102:	3708      	adds	r7, #8
 8006104:	46bd      	mov	sp, r7
 8006106:	bd80      	pop	{r7, pc}

08006108 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8006108:	b580      	push	{r7, lr}
 800610a:	b082      	sub	sp, #8
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	68da      	ldr	r2, [r3, #12]
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800611a:	b292      	uxth	r2, r2
 800611c:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006122:	1c9a      	adds	r2, r3, #2
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800612c:	b29b      	uxth	r3, r3
 800612e:	3b01      	subs	r3, #1
 8006130:	b29a      	uxth	r2, r3
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800613a:	b29b      	uxth	r3, r3
 800613c:	2b00      	cmp	r3, #0
 800613e:	d10e      	bne.n	800615e <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	685a      	ldr	r2, [r3, #4]
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800614e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2201      	movs	r2, #1
 8006154:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8006158:	6878      	ldr	r0, [r7, #4]
 800615a:	f7ff ff93 	bl	8006084 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800615e:	bf00      	nop
 8006160:	3708      	adds	r7, #8
 8006162:	46bd      	mov	sp, r7
 8006164:	bd80      	pop	{r7, pc}

08006166 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8006166:	b580      	push	{r7, lr}
 8006168:	b086      	sub	sp, #24
 800616a:	af00      	add	r7, sp, #0
 800616c:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	689b      	ldr	r3, [r3, #8]
 8006174:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800617c:	b2db      	uxtb	r3, r3
 800617e:	2b04      	cmp	r3, #4
 8006180:	d13a      	bne.n	80061f8 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8006182:	697b      	ldr	r3, [r7, #20]
 8006184:	f003 0301 	and.w	r3, r3, #1
 8006188:	2b01      	cmp	r3, #1
 800618a:	d109      	bne.n	80061a0 <I2S_IRQHandler+0x3a>
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	685b      	ldr	r3, [r3, #4]
 8006192:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006196:	2b40      	cmp	r3, #64	@ 0x40
 8006198:	d102      	bne.n	80061a0 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800619a:	6878      	ldr	r0, [r7, #4]
 800619c:	f7ff ffb4 	bl	8006108 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80061a0:	697b      	ldr	r3, [r7, #20]
 80061a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061a6:	2b40      	cmp	r3, #64	@ 0x40
 80061a8:	d126      	bne.n	80061f8 <I2S_IRQHandler+0x92>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	685b      	ldr	r3, [r3, #4]
 80061b0:	f003 0320 	and.w	r3, r3, #32
 80061b4:	2b20      	cmp	r3, #32
 80061b6:	d11f      	bne.n	80061f8 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	685a      	ldr	r2, [r3, #4]
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80061c6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80061c8:	2300      	movs	r3, #0
 80061ca:	613b      	str	r3, [r7, #16]
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	68db      	ldr	r3, [r3, #12]
 80061d2:	613b      	str	r3, [r7, #16]
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	689b      	ldr	r3, [r3, #8]
 80061da:	613b      	str	r3, [r7, #16]
 80061dc:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2201      	movs	r2, #1
 80061e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061ea:	f043 0202 	orr.w	r2, r3, #2
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80061f2:	6878      	ldr	r0, [r7, #4]
 80061f4:	f7ff ff50 	bl	8006098 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80061fe:	b2db      	uxtb	r3, r3
 8006200:	2b03      	cmp	r3, #3
 8006202:	d136      	bne.n	8006272 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8006204:	697b      	ldr	r3, [r7, #20]
 8006206:	f003 0302 	and.w	r3, r3, #2
 800620a:	2b02      	cmp	r3, #2
 800620c:	d109      	bne.n	8006222 <I2S_IRQHandler+0xbc>
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	685b      	ldr	r3, [r3, #4]
 8006214:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006218:	2b80      	cmp	r3, #128	@ 0x80
 800621a:	d102      	bne.n	8006222 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800621c:	6878      	ldr	r0, [r7, #4]
 800621e:	f7ff ff45 	bl	80060ac <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8006222:	697b      	ldr	r3, [r7, #20]
 8006224:	f003 0308 	and.w	r3, r3, #8
 8006228:	2b08      	cmp	r3, #8
 800622a:	d122      	bne.n	8006272 <I2S_IRQHandler+0x10c>
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	685b      	ldr	r3, [r3, #4]
 8006232:	f003 0320 	and.w	r3, r3, #32
 8006236:	2b20      	cmp	r3, #32
 8006238:	d11b      	bne.n	8006272 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	685a      	ldr	r2, [r3, #4]
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006248:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800624a:	2300      	movs	r3, #0
 800624c:	60fb      	str	r3, [r7, #12]
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	689b      	ldr	r3, [r3, #8]
 8006254:	60fb      	str	r3, [r7, #12]
 8006256:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2201      	movs	r2, #1
 800625c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006264:	f043 0204 	orr.w	r2, r3, #4
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800626c:	6878      	ldr	r0, [r7, #4]
 800626e:	f7ff ff13 	bl	8006098 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006272:	bf00      	nop
 8006274:	3718      	adds	r7, #24
 8006276:	46bd      	mov	sp, r7
 8006278:	bd80      	pop	{r7, pc}
	...

0800627c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800627c:	b580      	push	{r7, lr}
 800627e:	b088      	sub	sp, #32
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	689b      	ldr	r3, [r3, #8]
 800628a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4a92      	ldr	r2, [pc, #584]	@ (80064dc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006292:	4293      	cmp	r3, r2
 8006294:	d101      	bne.n	800629a <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8006296:	4b92      	ldr	r3, [pc, #584]	@ (80064e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006298:	e001      	b.n	800629e <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800629a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800629e:	689b      	ldr	r3, [r3, #8]
 80062a0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	685b      	ldr	r3, [r3, #4]
 80062a8:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	4a8b      	ldr	r2, [pc, #556]	@ (80064dc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80062b0:	4293      	cmp	r3, r2
 80062b2:	d101      	bne.n	80062b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80062b4:	4b8a      	ldr	r3, [pc, #552]	@ (80064e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80062b6:	e001      	b.n	80062bc <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80062b8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80062bc:	685b      	ldr	r3, [r3, #4]
 80062be:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	685b      	ldr	r3, [r3, #4]
 80062c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80062c8:	d004      	beq.n	80062d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	685b      	ldr	r3, [r3, #4]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	f040 8099 	bne.w	8006406 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80062d4:	69fb      	ldr	r3, [r7, #28]
 80062d6:	f003 0302 	and.w	r3, r3, #2
 80062da:	2b02      	cmp	r3, #2
 80062dc:	d107      	bne.n	80062ee <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80062de:	697b      	ldr	r3, [r7, #20]
 80062e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d002      	beq.n	80062ee <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80062e8:	6878      	ldr	r0, [r7, #4]
 80062ea:	f000 f925 	bl	8006538 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80062ee:	69bb      	ldr	r3, [r7, #24]
 80062f0:	f003 0301 	and.w	r3, r3, #1
 80062f4:	2b01      	cmp	r3, #1
 80062f6:	d107      	bne.n	8006308 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 80062f8:	693b      	ldr	r3, [r7, #16]
 80062fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d002      	beq.n	8006308 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8006302:	6878      	ldr	r0, [r7, #4]
 8006304:	f000 f9c8 	bl	8006698 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8006308:	69bb      	ldr	r3, [r7, #24]
 800630a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800630e:	2b40      	cmp	r3, #64	@ 0x40
 8006310:	d13a      	bne.n	8006388 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8006312:	693b      	ldr	r3, [r7, #16]
 8006314:	f003 0320 	and.w	r3, r3, #32
 8006318:	2b00      	cmp	r3, #0
 800631a:	d035      	beq.n	8006388 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	4a6e      	ldr	r2, [pc, #440]	@ (80064dc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006322:	4293      	cmp	r3, r2
 8006324:	d101      	bne.n	800632a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8006326:	4b6e      	ldr	r3, [pc, #440]	@ (80064e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006328:	e001      	b.n	800632e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800632a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800632e:	685a      	ldr	r2, [r3, #4]
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	4969      	ldr	r1, [pc, #420]	@ (80064dc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006336:	428b      	cmp	r3, r1
 8006338:	d101      	bne.n	800633e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800633a:	4b69      	ldr	r3, [pc, #420]	@ (80064e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800633c:	e001      	b.n	8006342 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800633e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006342:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006346:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	685a      	ldr	r2, [r3, #4]
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006356:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006358:	2300      	movs	r3, #0
 800635a:	60fb      	str	r3, [r7, #12]
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	68db      	ldr	r3, [r3, #12]
 8006362:	60fb      	str	r3, [r7, #12]
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	689b      	ldr	r3, [r3, #8]
 800636a:	60fb      	str	r3, [r7, #12]
 800636c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2201      	movs	r2, #1
 8006372:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800637a:	f043 0202 	orr.w	r2, r3, #2
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006382:	6878      	ldr	r0, [r7, #4]
 8006384:	f7ff fe88 	bl	8006098 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006388:	69fb      	ldr	r3, [r7, #28]
 800638a:	f003 0308 	and.w	r3, r3, #8
 800638e:	2b08      	cmp	r3, #8
 8006390:	f040 80c3 	bne.w	800651a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8006394:	697b      	ldr	r3, [r7, #20]
 8006396:	f003 0320 	and.w	r3, r3, #32
 800639a:	2b00      	cmp	r3, #0
 800639c:	f000 80bd 	beq.w	800651a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	685a      	ldr	r2, [r3, #4]
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80063ae:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	4a49      	ldr	r2, [pc, #292]	@ (80064dc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80063b6:	4293      	cmp	r3, r2
 80063b8:	d101      	bne.n	80063be <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80063ba:	4b49      	ldr	r3, [pc, #292]	@ (80064e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80063bc:	e001      	b.n	80063c2 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80063be:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80063c2:	685a      	ldr	r2, [r3, #4]
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	4944      	ldr	r1, [pc, #272]	@ (80064dc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80063ca:	428b      	cmp	r3, r1
 80063cc:	d101      	bne.n	80063d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80063ce:	4b44      	ldr	r3, [pc, #272]	@ (80064e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80063d0:	e001      	b.n	80063d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80063d2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80063d6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80063da:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80063dc:	2300      	movs	r3, #0
 80063de:	60bb      	str	r3, [r7, #8]
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	689b      	ldr	r3, [r3, #8]
 80063e6:	60bb      	str	r3, [r7, #8]
 80063e8:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	2201      	movs	r2, #1
 80063ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063f6:	f043 0204 	orr.w	r2, r3, #4
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80063fe:	6878      	ldr	r0, [r7, #4]
 8006400:	f7ff fe4a 	bl	8006098 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006404:	e089      	b.n	800651a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8006406:	69bb      	ldr	r3, [r7, #24]
 8006408:	f003 0302 	and.w	r3, r3, #2
 800640c:	2b02      	cmp	r3, #2
 800640e:	d107      	bne.n	8006420 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8006410:	693b      	ldr	r3, [r7, #16]
 8006412:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006416:	2b00      	cmp	r3, #0
 8006418:	d002      	beq.n	8006420 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800641a:	6878      	ldr	r0, [r7, #4]
 800641c:	f000 f8be 	bl	800659c <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8006420:	69fb      	ldr	r3, [r7, #28]
 8006422:	f003 0301 	and.w	r3, r3, #1
 8006426:	2b01      	cmp	r3, #1
 8006428:	d107      	bne.n	800643a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800642a:	697b      	ldr	r3, [r7, #20]
 800642c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006430:	2b00      	cmp	r3, #0
 8006432:	d002      	beq.n	800643a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8006434:	6878      	ldr	r0, [r7, #4]
 8006436:	f000 f8fd 	bl	8006634 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800643a:	69fb      	ldr	r3, [r7, #28]
 800643c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006440:	2b40      	cmp	r3, #64	@ 0x40
 8006442:	d12f      	bne.n	80064a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8006444:	697b      	ldr	r3, [r7, #20]
 8006446:	f003 0320 	and.w	r3, r3, #32
 800644a:	2b00      	cmp	r3, #0
 800644c:	d02a      	beq.n	80064a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	685a      	ldr	r2, [r3, #4]
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800645c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	4a1e      	ldr	r2, [pc, #120]	@ (80064dc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006464:	4293      	cmp	r3, r2
 8006466:	d101      	bne.n	800646c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8006468:	4b1d      	ldr	r3, [pc, #116]	@ (80064e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800646a:	e001      	b.n	8006470 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 800646c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006470:	685a      	ldr	r2, [r3, #4]
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	4919      	ldr	r1, [pc, #100]	@ (80064dc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006478:	428b      	cmp	r3, r1
 800647a:	d101      	bne.n	8006480 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 800647c:	4b18      	ldr	r3, [pc, #96]	@ (80064e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800647e:	e001      	b.n	8006484 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8006480:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006484:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006488:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2201      	movs	r2, #1
 800648e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006496:	f043 0202 	orr.w	r2, r3, #2
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800649e:	6878      	ldr	r0, [r7, #4]
 80064a0:	f7ff fdfa 	bl	8006098 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80064a4:	69bb      	ldr	r3, [r7, #24]
 80064a6:	f003 0308 	and.w	r3, r3, #8
 80064aa:	2b08      	cmp	r3, #8
 80064ac:	d136      	bne.n	800651c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80064ae:	693b      	ldr	r3, [r7, #16]
 80064b0:	f003 0320 	and.w	r3, r3, #32
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d031      	beq.n	800651c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	4a07      	ldr	r2, [pc, #28]	@ (80064dc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80064be:	4293      	cmp	r3, r2
 80064c0:	d101      	bne.n	80064c6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80064c2:	4b07      	ldr	r3, [pc, #28]	@ (80064e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80064c4:	e001      	b.n	80064ca <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80064c6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80064ca:	685a      	ldr	r2, [r3, #4]
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	4902      	ldr	r1, [pc, #8]	@ (80064dc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80064d2:	428b      	cmp	r3, r1
 80064d4:	d106      	bne.n	80064e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80064d6:	4b02      	ldr	r3, [pc, #8]	@ (80064e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80064d8:	e006      	b.n	80064e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80064da:	bf00      	nop
 80064dc:	40003800 	.word	0x40003800
 80064e0:	40003400 	.word	0x40003400
 80064e4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80064e8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80064ec:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	685a      	ldr	r2, [r3, #4]
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80064fc:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2201      	movs	r2, #1
 8006502:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800650a:	f043 0204 	orr.w	r2, r3, #4
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006512:	6878      	ldr	r0, [r7, #4]
 8006514:	f7ff fdc0 	bl	8006098 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006518:	e000      	b.n	800651c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800651a:	bf00      	nop
}
 800651c:	bf00      	nop
 800651e:	3720      	adds	r7, #32
 8006520:	46bd      	mov	sp, r7
 8006522:	bd80      	pop	{r7, pc}

08006524 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006524:	b480      	push	{r7}
 8006526:	b083      	sub	sp, #12
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 800652c:	bf00      	nop
 800652e:	370c      	adds	r7, #12
 8006530:	46bd      	mov	sp, r7
 8006532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006536:	4770      	bx	lr

08006538 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8006538:	b580      	push	{r7, lr}
 800653a:	b082      	sub	sp, #8
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006544:	1c99      	adds	r1, r3, #2
 8006546:	687a      	ldr	r2, [r7, #4]
 8006548:	6251      	str	r1, [r2, #36]	@ 0x24
 800654a:	881a      	ldrh	r2, [r3, #0]
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006556:	b29b      	uxth	r3, r3
 8006558:	3b01      	subs	r3, #1
 800655a:	b29a      	uxth	r2, r3
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006564:	b29b      	uxth	r3, r3
 8006566:	2b00      	cmp	r3, #0
 8006568:	d113      	bne.n	8006592 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	685a      	ldr	r2, [r3, #4]
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006578:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800657e:	b29b      	uxth	r3, r3
 8006580:	2b00      	cmp	r3, #0
 8006582:	d106      	bne.n	8006592 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2201      	movs	r2, #1
 8006588:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800658c:	6878      	ldr	r0, [r7, #4]
 800658e:	f7ff ffc9 	bl	8006524 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006592:	bf00      	nop
 8006594:	3708      	adds	r7, #8
 8006596:	46bd      	mov	sp, r7
 8006598:	bd80      	pop	{r7, pc}
	...

0800659c <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800659c:	b580      	push	{r7, lr}
 800659e:	b082      	sub	sp, #8
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065a8:	1c99      	adds	r1, r3, #2
 80065aa:	687a      	ldr	r2, [r7, #4]
 80065ac:	6251      	str	r1, [r2, #36]	@ 0x24
 80065ae:	8819      	ldrh	r1, [r3, #0]
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	4a1d      	ldr	r2, [pc, #116]	@ (800662c <I2SEx_TxISR_I2SExt+0x90>)
 80065b6:	4293      	cmp	r3, r2
 80065b8:	d101      	bne.n	80065be <I2SEx_TxISR_I2SExt+0x22>
 80065ba:	4b1d      	ldr	r3, [pc, #116]	@ (8006630 <I2SEx_TxISR_I2SExt+0x94>)
 80065bc:	e001      	b.n	80065c2 <I2SEx_TxISR_I2SExt+0x26>
 80065be:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80065c2:	460a      	mov	r2, r1
 80065c4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065ca:	b29b      	uxth	r3, r3
 80065cc:	3b01      	subs	r3, #1
 80065ce:	b29a      	uxth	r2, r3
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065d8:	b29b      	uxth	r3, r3
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d121      	bne.n	8006622 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	4a12      	ldr	r2, [pc, #72]	@ (800662c <I2SEx_TxISR_I2SExt+0x90>)
 80065e4:	4293      	cmp	r3, r2
 80065e6:	d101      	bne.n	80065ec <I2SEx_TxISR_I2SExt+0x50>
 80065e8:	4b11      	ldr	r3, [pc, #68]	@ (8006630 <I2SEx_TxISR_I2SExt+0x94>)
 80065ea:	e001      	b.n	80065f0 <I2SEx_TxISR_I2SExt+0x54>
 80065ec:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80065f0:	685a      	ldr	r2, [r3, #4]
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	490d      	ldr	r1, [pc, #52]	@ (800662c <I2SEx_TxISR_I2SExt+0x90>)
 80065f8:	428b      	cmp	r3, r1
 80065fa:	d101      	bne.n	8006600 <I2SEx_TxISR_I2SExt+0x64>
 80065fc:	4b0c      	ldr	r3, [pc, #48]	@ (8006630 <I2SEx_TxISR_I2SExt+0x94>)
 80065fe:	e001      	b.n	8006604 <I2SEx_TxISR_I2SExt+0x68>
 8006600:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006604:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006608:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800660e:	b29b      	uxth	r3, r3
 8006610:	2b00      	cmp	r3, #0
 8006612:	d106      	bne.n	8006622 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2201      	movs	r2, #1
 8006618:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800661c:	6878      	ldr	r0, [r7, #4]
 800661e:	f7ff ff81 	bl	8006524 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006622:	bf00      	nop
 8006624:	3708      	adds	r7, #8
 8006626:	46bd      	mov	sp, r7
 8006628:	bd80      	pop	{r7, pc}
 800662a:	bf00      	nop
 800662c:	40003800 	.word	0x40003800
 8006630:	40003400 	.word	0x40003400

08006634 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8006634:	b580      	push	{r7, lr}
 8006636:	b082      	sub	sp, #8
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	68d8      	ldr	r0, [r3, #12]
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006646:	1c99      	adds	r1, r3, #2
 8006648:	687a      	ldr	r2, [r7, #4]
 800664a:	62d1      	str	r1, [r2, #44]	@ 0x2c
 800664c:	b282      	uxth	r2, r0
 800664e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006654:	b29b      	uxth	r3, r3
 8006656:	3b01      	subs	r3, #1
 8006658:	b29a      	uxth	r2, r3
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006662:	b29b      	uxth	r3, r3
 8006664:	2b00      	cmp	r3, #0
 8006666:	d113      	bne.n	8006690 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	685a      	ldr	r2, [r3, #4]
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006676:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800667c:	b29b      	uxth	r3, r3
 800667e:	2b00      	cmp	r3, #0
 8006680:	d106      	bne.n	8006690 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	2201      	movs	r2, #1
 8006686:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800668a:	6878      	ldr	r0, [r7, #4]
 800668c:	f7ff ff4a 	bl	8006524 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006690:	bf00      	nop
 8006692:	3708      	adds	r7, #8
 8006694:	46bd      	mov	sp, r7
 8006696:	bd80      	pop	{r7, pc}

08006698 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8006698:	b580      	push	{r7, lr}
 800669a:	b082      	sub	sp, #8
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	4a20      	ldr	r2, [pc, #128]	@ (8006728 <I2SEx_RxISR_I2SExt+0x90>)
 80066a6:	4293      	cmp	r3, r2
 80066a8:	d101      	bne.n	80066ae <I2SEx_RxISR_I2SExt+0x16>
 80066aa:	4b20      	ldr	r3, [pc, #128]	@ (800672c <I2SEx_RxISR_I2SExt+0x94>)
 80066ac:	e001      	b.n	80066b2 <I2SEx_RxISR_I2SExt+0x1a>
 80066ae:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80066b2:	68d8      	ldr	r0, [r3, #12]
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066b8:	1c99      	adds	r1, r3, #2
 80066ba:	687a      	ldr	r2, [r7, #4]
 80066bc:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80066be:	b282      	uxth	r2, r0
 80066c0:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80066c6:	b29b      	uxth	r3, r3
 80066c8:	3b01      	subs	r3, #1
 80066ca:	b29a      	uxth	r2, r3
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80066d4:	b29b      	uxth	r3, r3
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d121      	bne.n	800671e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	4a12      	ldr	r2, [pc, #72]	@ (8006728 <I2SEx_RxISR_I2SExt+0x90>)
 80066e0:	4293      	cmp	r3, r2
 80066e2:	d101      	bne.n	80066e8 <I2SEx_RxISR_I2SExt+0x50>
 80066e4:	4b11      	ldr	r3, [pc, #68]	@ (800672c <I2SEx_RxISR_I2SExt+0x94>)
 80066e6:	e001      	b.n	80066ec <I2SEx_RxISR_I2SExt+0x54>
 80066e8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80066ec:	685a      	ldr	r2, [r3, #4]
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	490d      	ldr	r1, [pc, #52]	@ (8006728 <I2SEx_RxISR_I2SExt+0x90>)
 80066f4:	428b      	cmp	r3, r1
 80066f6:	d101      	bne.n	80066fc <I2SEx_RxISR_I2SExt+0x64>
 80066f8:	4b0c      	ldr	r3, [pc, #48]	@ (800672c <I2SEx_RxISR_I2SExt+0x94>)
 80066fa:	e001      	b.n	8006700 <I2SEx_RxISR_I2SExt+0x68>
 80066fc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006700:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006704:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800670a:	b29b      	uxth	r3, r3
 800670c:	2b00      	cmp	r3, #0
 800670e:	d106      	bne.n	800671e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2201      	movs	r2, #1
 8006714:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006718:	6878      	ldr	r0, [r7, #4]
 800671a:	f7ff ff03 	bl	8006524 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800671e:	bf00      	nop
 8006720:	3708      	adds	r7, #8
 8006722:	46bd      	mov	sp, r7
 8006724:	bd80      	pop	{r7, pc}
 8006726:	bf00      	nop
 8006728:	40003800 	.word	0x40003800
 800672c:	40003400 	.word	0x40003400

08006730 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b086      	sub	sp, #24
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d101      	bne.n	8006742 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800673e:	2301      	movs	r3, #1
 8006740:	e267      	b.n	8006c12 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f003 0301 	and.w	r3, r3, #1
 800674a:	2b00      	cmp	r3, #0
 800674c:	d075      	beq.n	800683a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800674e:	4b88      	ldr	r3, [pc, #544]	@ (8006970 <HAL_RCC_OscConfig+0x240>)
 8006750:	689b      	ldr	r3, [r3, #8]
 8006752:	f003 030c 	and.w	r3, r3, #12
 8006756:	2b04      	cmp	r3, #4
 8006758:	d00c      	beq.n	8006774 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800675a:	4b85      	ldr	r3, [pc, #532]	@ (8006970 <HAL_RCC_OscConfig+0x240>)
 800675c:	689b      	ldr	r3, [r3, #8]
 800675e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006762:	2b08      	cmp	r3, #8
 8006764:	d112      	bne.n	800678c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006766:	4b82      	ldr	r3, [pc, #520]	@ (8006970 <HAL_RCC_OscConfig+0x240>)
 8006768:	685b      	ldr	r3, [r3, #4]
 800676a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800676e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006772:	d10b      	bne.n	800678c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006774:	4b7e      	ldr	r3, [pc, #504]	@ (8006970 <HAL_RCC_OscConfig+0x240>)
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800677c:	2b00      	cmp	r3, #0
 800677e:	d05b      	beq.n	8006838 <HAL_RCC_OscConfig+0x108>
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	685b      	ldr	r3, [r3, #4]
 8006784:	2b00      	cmp	r3, #0
 8006786:	d157      	bne.n	8006838 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006788:	2301      	movs	r3, #1
 800678a:	e242      	b.n	8006c12 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	685b      	ldr	r3, [r3, #4]
 8006790:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006794:	d106      	bne.n	80067a4 <HAL_RCC_OscConfig+0x74>
 8006796:	4b76      	ldr	r3, [pc, #472]	@ (8006970 <HAL_RCC_OscConfig+0x240>)
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	4a75      	ldr	r2, [pc, #468]	@ (8006970 <HAL_RCC_OscConfig+0x240>)
 800679c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80067a0:	6013      	str	r3, [r2, #0]
 80067a2:	e01d      	b.n	80067e0 <HAL_RCC_OscConfig+0xb0>
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	685b      	ldr	r3, [r3, #4]
 80067a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80067ac:	d10c      	bne.n	80067c8 <HAL_RCC_OscConfig+0x98>
 80067ae:	4b70      	ldr	r3, [pc, #448]	@ (8006970 <HAL_RCC_OscConfig+0x240>)
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	4a6f      	ldr	r2, [pc, #444]	@ (8006970 <HAL_RCC_OscConfig+0x240>)
 80067b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80067b8:	6013      	str	r3, [r2, #0]
 80067ba:	4b6d      	ldr	r3, [pc, #436]	@ (8006970 <HAL_RCC_OscConfig+0x240>)
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	4a6c      	ldr	r2, [pc, #432]	@ (8006970 <HAL_RCC_OscConfig+0x240>)
 80067c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80067c4:	6013      	str	r3, [r2, #0]
 80067c6:	e00b      	b.n	80067e0 <HAL_RCC_OscConfig+0xb0>
 80067c8:	4b69      	ldr	r3, [pc, #420]	@ (8006970 <HAL_RCC_OscConfig+0x240>)
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	4a68      	ldr	r2, [pc, #416]	@ (8006970 <HAL_RCC_OscConfig+0x240>)
 80067ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80067d2:	6013      	str	r3, [r2, #0]
 80067d4:	4b66      	ldr	r3, [pc, #408]	@ (8006970 <HAL_RCC_OscConfig+0x240>)
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	4a65      	ldr	r2, [pc, #404]	@ (8006970 <HAL_RCC_OscConfig+0x240>)
 80067da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80067de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	685b      	ldr	r3, [r3, #4]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d013      	beq.n	8006810 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067e8:	f7fb ff8c 	bl	8002704 <HAL_GetTick>
 80067ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80067ee:	e008      	b.n	8006802 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80067f0:	f7fb ff88 	bl	8002704 <HAL_GetTick>
 80067f4:	4602      	mov	r2, r0
 80067f6:	693b      	ldr	r3, [r7, #16]
 80067f8:	1ad3      	subs	r3, r2, r3
 80067fa:	2b64      	cmp	r3, #100	@ 0x64
 80067fc:	d901      	bls.n	8006802 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80067fe:	2303      	movs	r3, #3
 8006800:	e207      	b.n	8006c12 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006802:	4b5b      	ldr	r3, [pc, #364]	@ (8006970 <HAL_RCC_OscConfig+0x240>)
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800680a:	2b00      	cmp	r3, #0
 800680c:	d0f0      	beq.n	80067f0 <HAL_RCC_OscConfig+0xc0>
 800680e:	e014      	b.n	800683a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006810:	f7fb ff78 	bl	8002704 <HAL_GetTick>
 8006814:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006816:	e008      	b.n	800682a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006818:	f7fb ff74 	bl	8002704 <HAL_GetTick>
 800681c:	4602      	mov	r2, r0
 800681e:	693b      	ldr	r3, [r7, #16]
 8006820:	1ad3      	subs	r3, r2, r3
 8006822:	2b64      	cmp	r3, #100	@ 0x64
 8006824:	d901      	bls.n	800682a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006826:	2303      	movs	r3, #3
 8006828:	e1f3      	b.n	8006c12 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800682a:	4b51      	ldr	r3, [pc, #324]	@ (8006970 <HAL_RCC_OscConfig+0x240>)
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006832:	2b00      	cmp	r3, #0
 8006834:	d1f0      	bne.n	8006818 <HAL_RCC_OscConfig+0xe8>
 8006836:	e000      	b.n	800683a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006838:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f003 0302 	and.w	r3, r3, #2
 8006842:	2b00      	cmp	r3, #0
 8006844:	d063      	beq.n	800690e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006846:	4b4a      	ldr	r3, [pc, #296]	@ (8006970 <HAL_RCC_OscConfig+0x240>)
 8006848:	689b      	ldr	r3, [r3, #8]
 800684a:	f003 030c 	and.w	r3, r3, #12
 800684e:	2b00      	cmp	r3, #0
 8006850:	d00b      	beq.n	800686a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006852:	4b47      	ldr	r3, [pc, #284]	@ (8006970 <HAL_RCC_OscConfig+0x240>)
 8006854:	689b      	ldr	r3, [r3, #8]
 8006856:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800685a:	2b08      	cmp	r3, #8
 800685c:	d11c      	bne.n	8006898 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800685e:	4b44      	ldr	r3, [pc, #272]	@ (8006970 <HAL_RCC_OscConfig+0x240>)
 8006860:	685b      	ldr	r3, [r3, #4]
 8006862:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006866:	2b00      	cmp	r3, #0
 8006868:	d116      	bne.n	8006898 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800686a:	4b41      	ldr	r3, [pc, #260]	@ (8006970 <HAL_RCC_OscConfig+0x240>)
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	f003 0302 	and.w	r3, r3, #2
 8006872:	2b00      	cmp	r3, #0
 8006874:	d005      	beq.n	8006882 <HAL_RCC_OscConfig+0x152>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	68db      	ldr	r3, [r3, #12]
 800687a:	2b01      	cmp	r3, #1
 800687c:	d001      	beq.n	8006882 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800687e:	2301      	movs	r3, #1
 8006880:	e1c7      	b.n	8006c12 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006882:	4b3b      	ldr	r3, [pc, #236]	@ (8006970 <HAL_RCC_OscConfig+0x240>)
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	691b      	ldr	r3, [r3, #16]
 800688e:	00db      	lsls	r3, r3, #3
 8006890:	4937      	ldr	r1, [pc, #220]	@ (8006970 <HAL_RCC_OscConfig+0x240>)
 8006892:	4313      	orrs	r3, r2
 8006894:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006896:	e03a      	b.n	800690e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	68db      	ldr	r3, [r3, #12]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d020      	beq.n	80068e2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80068a0:	4b34      	ldr	r3, [pc, #208]	@ (8006974 <HAL_RCC_OscConfig+0x244>)
 80068a2:	2201      	movs	r2, #1
 80068a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068a6:	f7fb ff2d 	bl	8002704 <HAL_GetTick>
 80068aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80068ac:	e008      	b.n	80068c0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80068ae:	f7fb ff29 	bl	8002704 <HAL_GetTick>
 80068b2:	4602      	mov	r2, r0
 80068b4:	693b      	ldr	r3, [r7, #16]
 80068b6:	1ad3      	subs	r3, r2, r3
 80068b8:	2b02      	cmp	r3, #2
 80068ba:	d901      	bls.n	80068c0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80068bc:	2303      	movs	r3, #3
 80068be:	e1a8      	b.n	8006c12 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80068c0:	4b2b      	ldr	r3, [pc, #172]	@ (8006970 <HAL_RCC_OscConfig+0x240>)
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f003 0302 	and.w	r3, r3, #2
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d0f0      	beq.n	80068ae <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80068cc:	4b28      	ldr	r3, [pc, #160]	@ (8006970 <HAL_RCC_OscConfig+0x240>)
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	691b      	ldr	r3, [r3, #16]
 80068d8:	00db      	lsls	r3, r3, #3
 80068da:	4925      	ldr	r1, [pc, #148]	@ (8006970 <HAL_RCC_OscConfig+0x240>)
 80068dc:	4313      	orrs	r3, r2
 80068de:	600b      	str	r3, [r1, #0]
 80068e0:	e015      	b.n	800690e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80068e2:	4b24      	ldr	r3, [pc, #144]	@ (8006974 <HAL_RCC_OscConfig+0x244>)
 80068e4:	2200      	movs	r2, #0
 80068e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068e8:	f7fb ff0c 	bl	8002704 <HAL_GetTick>
 80068ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80068ee:	e008      	b.n	8006902 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80068f0:	f7fb ff08 	bl	8002704 <HAL_GetTick>
 80068f4:	4602      	mov	r2, r0
 80068f6:	693b      	ldr	r3, [r7, #16]
 80068f8:	1ad3      	subs	r3, r2, r3
 80068fa:	2b02      	cmp	r3, #2
 80068fc:	d901      	bls.n	8006902 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80068fe:	2303      	movs	r3, #3
 8006900:	e187      	b.n	8006c12 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006902:	4b1b      	ldr	r3, [pc, #108]	@ (8006970 <HAL_RCC_OscConfig+0x240>)
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f003 0302 	and.w	r3, r3, #2
 800690a:	2b00      	cmp	r3, #0
 800690c:	d1f0      	bne.n	80068f0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f003 0308 	and.w	r3, r3, #8
 8006916:	2b00      	cmp	r3, #0
 8006918:	d036      	beq.n	8006988 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	695b      	ldr	r3, [r3, #20]
 800691e:	2b00      	cmp	r3, #0
 8006920:	d016      	beq.n	8006950 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006922:	4b15      	ldr	r3, [pc, #84]	@ (8006978 <HAL_RCC_OscConfig+0x248>)
 8006924:	2201      	movs	r2, #1
 8006926:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006928:	f7fb feec 	bl	8002704 <HAL_GetTick>
 800692c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800692e:	e008      	b.n	8006942 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006930:	f7fb fee8 	bl	8002704 <HAL_GetTick>
 8006934:	4602      	mov	r2, r0
 8006936:	693b      	ldr	r3, [r7, #16]
 8006938:	1ad3      	subs	r3, r2, r3
 800693a:	2b02      	cmp	r3, #2
 800693c:	d901      	bls.n	8006942 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800693e:	2303      	movs	r3, #3
 8006940:	e167      	b.n	8006c12 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006942:	4b0b      	ldr	r3, [pc, #44]	@ (8006970 <HAL_RCC_OscConfig+0x240>)
 8006944:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006946:	f003 0302 	and.w	r3, r3, #2
 800694a:	2b00      	cmp	r3, #0
 800694c:	d0f0      	beq.n	8006930 <HAL_RCC_OscConfig+0x200>
 800694e:	e01b      	b.n	8006988 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006950:	4b09      	ldr	r3, [pc, #36]	@ (8006978 <HAL_RCC_OscConfig+0x248>)
 8006952:	2200      	movs	r2, #0
 8006954:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006956:	f7fb fed5 	bl	8002704 <HAL_GetTick>
 800695a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800695c:	e00e      	b.n	800697c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800695e:	f7fb fed1 	bl	8002704 <HAL_GetTick>
 8006962:	4602      	mov	r2, r0
 8006964:	693b      	ldr	r3, [r7, #16]
 8006966:	1ad3      	subs	r3, r2, r3
 8006968:	2b02      	cmp	r3, #2
 800696a:	d907      	bls.n	800697c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800696c:	2303      	movs	r3, #3
 800696e:	e150      	b.n	8006c12 <HAL_RCC_OscConfig+0x4e2>
 8006970:	40023800 	.word	0x40023800
 8006974:	42470000 	.word	0x42470000
 8006978:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800697c:	4b88      	ldr	r3, [pc, #544]	@ (8006ba0 <HAL_RCC_OscConfig+0x470>)
 800697e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006980:	f003 0302 	and.w	r3, r3, #2
 8006984:	2b00      	cmp	r3, #0
 8006986:	d1ea      	bne.n	800695e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f003 0304 	and.w	r3, r3, #4
 8006990:	2b00      	cmp	r3, #0
 8006992:	f000 8097 	beq.w	8006ac4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006996:	2300      	movs	r3, #0
 8006998:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800699a:	4b81      	ldr	r3, [pc, #516]	@ (8006ba0 <HAL_RCC_OscConfig+0x470>)
 800699c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800699e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d10f      	bne.n	80069c6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80069a6:	2300      	movs	r3, #0
 80069a8:	60bb      	str	r3, [r7, #8]
 80069aa:	4b7d      	ldr	r3, [pc, #500]	@ (8006ba0 <HAL_RCC_OscConfig+0x470>)
 80069ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069ae:	4a7c      	ldr	r2, [pc, #496]	@ (8006ba0 <HAL_RCC_OscConfig+0x470>)
 80069b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80069b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80069b6:	4b7a      	ldr	r3, [pc, #488]	@ (8006ba0 <HAL_RCC_OscConfig+0x470>)
 80069b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80069be:	60bb      	str	r3, [r7, #8]
 80069c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80069c2:	2301      	movs	r3, #1
 80069c4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80069c6:	4b77      	ldr	r3, [pc, #476]	@ (8006ba4 <HAL_RCC_OscConfig+0x474>)
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d118      	bne.n	8006a04 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80069d2:	4b74      	ldr	r3, [pc, #464]	@ (8006ba4 <HAL_RCC_OscConfig+0x474>)
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	4a73      	ldr	r2, [pc, #460]	@ (8006ba4 <HAL_RCC_OscConfig+0x474>)
 80069d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80069dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80069de:	f7fb fe91 	bl	8002704 <HAL_GetTick>
 80069e2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80069e4:	e008      	b.n	80069f8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80069e6:	f7fb fe8d 	bl	8002704 <HAL_GetTick>
 80069ea:	4602      	mov	r2, r0
 80069ec:	693b      	ldr	r3, [r7, #16]
 80069ee:	1ad3      	subs	r3, r2, r3
 80069f0:	2b02      	cmp	r3, #2
 80069f2:	d901      	bls.n	80069f8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80069f4:	2303      	movs	r3, #3
 80069f6:	e10c      	b.n	8006c12 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80069f8:	4b6a      	ldr	r3, [pc, #424]	@ (8006ba4 <HAL_RCC_OscConfig+0x474>)
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d0f0      	beq.n	80069e6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	689b      	ldr	r3, [r3, #8]
 8006a08:	2b01      	cmp	r3, #1
 8006a0a:	d106      	bne.n	8006a1a <HAL_RCC_OscConfig+0x2ea>
 8006a0c:	4b64      	ldr	r3, [pc, #400]	@ (8006ba0 <HAL_RCC_OscConfig+0x470>)
 8006a0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a10:	4a63      	ldr	r2, [pc, #396]	@ (8006ba0 <HAL_RCC_OscConfig+0x470>)
 8006a12:	f043 0301 	orr.w	r3, r3, #1
 8006a16:	6713      	str	r3, [r2, #112]	@ 0x70
 8006a18:	e01c      	b.n	8006a54 <HAL_RCC_OscConfig+0x324>
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	689b      	ldr	r3, [r3, #8]
 8006a1e:	2b05      	cmp	r3, #5
 8006a20:	d10c      	bne.n	8006a3c <HAL_RCC_OscConfig+0x30c>
 8006a22:	4b5f      	ldr	r3, [pc, #380]	@ (8006ba0 <HAL_RCC_OscConfig+0x470>)
 8006a24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a26:	4a5e      	ldr	r2, [pc, #376]	@ (8006ba0 <HAL_RCC_OscConfig+0x470>)
 8006a28:	f043 0304 	orr.w	r3, r3, #4
 8006a2c:	6713      	str	r3, [r2, #112]	@ 0x70
 8006a2e:	4b5c      	ldr	r3, [pc, #368]	@ (8006ba0 <HAL_RCC_OscConfig+0x470>)
 8006a30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a32:	4a5b      	ldr	r2, [pc, #364]	@ (8006ba0 <HAL_RCC_OscConfig+0x470>)
 8006a34:	f043 0301 	orr.w	r3, r3, #1
 8006a38:	6713      	str	r3, [r2, #112]	@ 0x70
 8006a3a:	e00b      	b.n	8006a54 <HAL_RCC_OscConfig+0x324>
 8006a3c:	4b58      	ldr	r3, [pc, #352]	@ (8006ba0 <HAL_RCC_OscConfig+0x470>)
 8006a3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a40:	4a57      	ldr	r2, [pc, #348]	@ (8006ba0 <HAL_RCC_OscConfig+0x470>)
 8006a42:	f023 0301 	bic.w	r3, r3, #1
 8006a46:	6713      	str	r3, [r2, #112]	@ 0x70
 8006a48:	4b55      	ldr	r3, [pc, #340]	@ (8006ba0 <HAL_RCC_OscConfig+0x470>)
 8006a4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a4c:	4a54      	ldr	r2, [pc, #336]	@ (8006ba0 <HAL_RCC_OscConfig+0x470>)
 8006a4e:	f023 0304 	bic.w	r3, r3, #4
 8006a52:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	689b      	ldr	r3, [r3, #8]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d015      	beq.n	8006a88 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a5c:	f7fb fe52 	bl	8002704 <HAL_GetTick>
 8006a60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a62:	e00a      	b.n	8006a7a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a64:	f7fb fe4e 	bl	8002704 <HAL_GetTick>
 8006a68:	4602      	mov	r2, r0
 8006a6a:	693b      	ldr	r3, [r7, #16]
 8006a6c:	1ad3      	subs	r3, r2, r3
 8006a6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a72:	4293      	cmp	r3, r2
 8006a74:	d901      	bls.n	8006a7a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006a76:	2303      	movs	r3, #3
 8006a78:	e0cb      	b.n	8006c12 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a7a:	4b49      	ldr	r3, [pc, #292]	@ (8006ba0 <HAL_RCC_OscConfig+0x470>)
 8006a7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a7e:	f003 0302 	and.w	r3, r3, #2
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d0ee      	beq.n	8006a64 <HAL_RCC_OscConfig+0x334>
 8006a86:	e014      	b.n	8006ab2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006a88:	f7fb fe3c 	bl	8002704 <HAL_GetTick>
 8006a8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006a8e:	e00a      	b.n	8006aa6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a90:	f7fb fe38 	bl	8002704 <HAL_GetTick>
 8006a94:	4602      	mov	r2, r0
 8006a96:	693b      	ldr	r3, [r7, #16]
 8006a98:	1ad3      	subs	r3, r2, r3
 8006a9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a9e:	4293      	cmp	r3, r2
 8006aa0:	d901      	bls.n	8006aa6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006aa2:	2303      	movs	r3, #3
 8006aa4:	e0b5      	b.n	8006c12 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006aa6:	4b3e      	ldr	r3, [pc, #248]	@ (8006ba0 <HAL_RCC_OscConfig+0x470>)
 8006aa8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006aaa:	f003 0302 	and.w	r3, r3, #2
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d1ee      	bne.n	8006a90 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006ab2:	7dfb      	ldrb	r3, [r7, #23]
 8006ab4:	2b01      	cmp	r3, #1
 8006ab6:	d105      	bne.n	8006ac4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006ab8:	4b39      	ldr	r3, [pc, #228]	@ (8006ba0 <HAL_RCC_OscConfig+0x470>)
 8006aba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006abc:	4a38      	ldr	r2, [pc, #224]	@ (8006ba0 <HAL_RCC_OscConfig+0x470>)
 8006abe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006ac2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	699b      	ldr	r3, [r3, #24]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	f000 80a1 	beq.w	8006c10 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006ace:	4b34      	ldr	r3, [pc, #208]	@ (8006ba0 <HAL_RCC_OscConfig+0x470>)
 8006ad0:	689b      	ldr	r3, [r3, #8]
 8006ad2:	f003 030c 	and.w	r3, r3, #12
 8006ad6:	2b08      	cmp	r3, #8
 8006ad8:	d05c      	beq.n	8006b94 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	699b      	ldr	r3, [r3, #24]
 8006ade:	2b02      	cmp	r3, #2
 8006ae0:	d141      	bne.n	8006b66 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006ae2:	4b31      	ldr	r3, [pc, #196]	@ (8006ba8 <HAL_RCC_OscConfig+0x478>)
 8006ae4:	2200      	movs	r2, #0
 8006ae6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ae8:	f7fb fe0c 	bl	8002704 <HAL_GetTick>
 8006aec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006aee:	e008      	b.n	8006b02 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006af0:	f7fb fe08 	bl	8002704 <HAL_GetTick>
 8006af4:	4602      	mov	r2, r0
 8006af6:	693b      	ldr	r3, [r7, #16]
 8006af8:	1ad3      	subs	r3, r2, r3
 8006afa:	2b02      	cmp	r3, #2
 8006afc:	d901      	bls.n	8006b02 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006afe:	2303      	movs	r3, #3
 8006b00:	e087      	b.n	8006c12 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b02:	4b27      	ldr	r3, [pc, #156]	@ (8006ba0 <HAL_RCC_OscConfig+0x470>)
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d1f0      	bne.n	8006af0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	69da      	ldr	r2, [r3, #28]
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	6a1b      	ldr	r3, [r3, #32]
 8006b16:	431a      	orrs	r2, r3
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b1c:	019b      	lsls	r3, r3, #6
 8006b1e:	431a      	orrs	r2, r3
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b24:	085b      	lsrs	r3, r3, #1
 8006b26:	3b01      	subs	r3, #1
 8006b28:	041b      	lsls	r3, r3, #16
 8006b2a:	431a      	orrs	r2, r3
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b30:	061b      	lsls	r3, r3, #24
 8006b32:	491b      	ldr	r1, [pc, #108]	@ (8006ba0 <HAL_RCC_OscConfig+0x470>)
 8006b34:	4313      	orrs	r3, r2
 8006b36:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006b38:	4b1b      	ldr	r3, [pc, #108]	@ (8006ba8 <HAL_RCC_OscConfig+0x478>)
 8006b3a:	2201      	movs	r2, #1
 8006b3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b3e:	f7fb fde1 	bl	8002704 <HAL_GetTick>
 8006b42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b44:	e008      	b.n	8006b58 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b46:	f7fb fddd 	bl	8002704 <HAL_GetTick>
 8006b4a:	4602      	mov	r2, r0
 8006b4c:	693b      	ldr	r3, [r7, #16]
 8006b4e:	1ad3      	subs	r3, r2, r3
 8006b50:	2b02      	cmp	r3, #2
 8006b52:	d901      	bls.n	8006b58 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006b54:	2303      	movs	r3, #3
 8006b56:	e05c      	b.n	8006c12 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b58:	4b11      	ldr	r3, [pc, #68]	@ (8006ba0 <HAL_RCC_OscConfig+0x470>)
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d0f0      	beq.n	8006b46 <HAL_RCC_OscConfig+0x416>
 8006b64:	e054      	b.n	8006c10 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b66:	4b10      	ldr	r3, [pc, #64]	@ (8006ba8 <HAL_RCC_OscConfig+0x478>)
 8006b68:	2200      	movs	r2, #0
 8006b6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b6c:	f7fb fdca 	bl	8002704 <HAL_GetTick>
 8006b70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b72:	e008      	b.n	8006b86 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b74:	f7fb fdc6 	bl	8002704 <HAL_GetTick>
 8006b78:	4602      	mov	r2, r0
 8006b7a:	693b      	ldr	r3, [r7, #16]
 8006b7c:	1ad3      	subs	r3, r2, r3
 8006b7e:	2b02      	cmp	r3, #2
 8006b80:	d901      	bls.n	8006b86 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006b82:	2303      	movs	r3, #3
 8006b84:	e045      	b.n	8006c12 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b86:	4b06      	ldr	r3, [pc, #24]	@ (8006ba0 <HAL_RCC_OscConfig+0x470>)
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d1f0      	bne.n	8006b74 <HAL_RCC_OscConfig+0x444>
 8006b92:	e03d      	b.n	8006c10 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	699b      	ldr	r3, [r3, #24]
 8006b98:	2b01      	cmp	r3, #1
 8006b9a:	d107      	bne.n	8006bac <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006b9c:	2301      	movs	r3, #1
 8006b9e:	e038      	b.n	8006c12 <HAL_RCC_OscConfig+0x4e2>
 8006ba0:	40023800 	.word	0x40023800
 8006ba4:	40007000 	.word	0x40007000
 8006ba8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006bac:	4b1b      	ldr	r3, [pc, #108]	@ (8006c1c <HAL_RCC_OscConfig+0x4ec>)
 8006bae:	685b      	ldr	r3, [r3, #4]
 8006bb0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	699b      	ldr	r3, [r3, #24]
 8006bb6:	2b01      	cmp	r3, #1
 8006bb8:	d028      	beq.n	8006c0c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006bc4:	429a      	cmp	r2, r3
 8006bc6:	d121      	bne.n	8006c0c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006bd2:	429a      	cmp	r2, r3
 8006bd4:	d11a      	bne.n	8006c0c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006bd6:	68fa      	ldr	r2, [r7, #12]
 8006bd8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006bdc:	4013      	ands	r3, r2
 8006bde:	687a      	ldr	r2, [r7, #4]
 8006be0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006be2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006be4:	4293      	cmp	r3, r2
 8006be6:	d111      	bne.n	8006c0c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bf2:	085b      	lsrs	r3, r3, #1
 8006bf4:	3b01      	subs	r3, #1
 8006bf6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006bf8:	429a      	cmp	r2, r3
 8006bfa:	d107      	bne.n	8006c0c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c06:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006c08:	429a      	cmp	r2, r3
 8006c0a:	d001      	beq.n	8006c10 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006c0c:	2301      	movs	r3, #1
 8006c0e:	e000      	b.n	8006c12 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006c10:	2300      	movs	r3, #0
}
 8006c12:	4618      	mov	r0, r3
 8006c14:	3718      	adds	r7, #24
 8006c16:	46bd      	mov	sp, r7
 8006c18:	bd80      	pop	{r7, pc}
 8006c1a:	bf00      	nop
 8006c1c:	40023800 	.word	0x40023800

08006c20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006c20:	b580      	push	{r7, lr}
 8006c22:	b084      	sub	sp, #16
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	6078      	str	r0, [r7, #4]
 8006c28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d101      	bne.n	8006c34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006c30:	2301      	movs	r3, #1
 8006c32:	e0cc      	b.n	8006dce <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006c34:	4b68      	ldr	r3, [pc, #416]	@ (8006dd8 <HAL_RCC_ClockConfig+0x1b8>)
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f003 0307 	and.w	r3, r3, #7
 8006c3c:	683a      	ldr	r2, [r7, #0]
 8006c3e:	429a      	cmp	r2, r3
 8006c40:	d90c      	bls.n	8006c5c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c42:	4b65      	ldr	r3, [pc, #404]	@ (8006dd8 <HAL_RCC_ClockConfig+0x1b8>)
 8006c44:	683a      	ldr	r2, [r7, #0]
 8006c46:	b2d2      	uxtb	r2, r2
 8006c48:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c4a:	4b63      	ldr	r3, [pc, #396]	@ (8006dd8 <HAL_RCC_ClockConfig+0x1b8>)
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f003 0307 	and.w	r3, r3, #7
 8006c52:	683a      	ldr	r2, [r7, #0]
 8006c54:	429a      	cmp	r2, r3
 8006c56:	d001      	beq.n	8006c5c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006c58:	2301      	movs	r3, #1
 8006c5a:	e0b8      	b.n	8006dce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f003 0302 	and.w	r3, r3, #2
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d020      	beq.n	8006caa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f003 0304 	and.w	r3, r3, #4
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d005      	beq.n	8006c80 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006c74:	4b59      	ldr	r3, [pc, #356]	@ (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006c76:	689b      	ldr	r3, [r3, #8]
 8006c78:	4a58      	ldr	r2, [pc, #352]	@ (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006c7a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006c7e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f003 0308 	and.w	r3, r3, #8
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d005      	beq.n	8006c98 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006c8c:	4b53      	ldr	r3, [pc, #332]	@ (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006c8e:	689b      	ldr	r3, [r3, #8]
 8006c90:	4a52      	ldr	r2, [pc, #328]	@ (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006c92:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006c96:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006c98:	4b50      	ldr	r3, [pc, #320]	@ (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006c9a:	689b      	ldr	r3, [r3, #8]
 8006c9c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	689b      	ldr	r3, [r3, #8]
 8006ca4:	494d      	ldr	r1, [pc, #308]	@ (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006ca6:	4313      	orrs	r3, r2
 8006ca8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f003 0301 	and.w	r3, r3, #1
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d044      	beq.n	8006d40 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	685b      	ldr	r3, [r3, #4]
 8006cba:	2b01      	cmp	r3, #1
 8006cbc:	d107      	bne.n	8006cce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006cbe:	4b47      	ldr	r3, [pc, #284]	@ (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d119      	bne.n	8006cfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006cca:	2301      	movs	r3, #1
 8006ccc:	e07f      	b.n	8006dce <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	685b      	ldr	r3, [r3, #4]
 8006cd2:	2b02      	cmp	r3, #2
 8006cd4:	d003      	beq.n	8006cde <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006cda:	2b03      	cmp	r3, #3
 8006cdc:	d107      	bne.n	8006cee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006cde:	4b3f      	ldr	r3, [pc, #252]	@ (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d109      	bne.n	8006cfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006cea:	2301      	movs	r3, #1
 8006cec:	e06f      	b.n	8006dce <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006cee:	4b3b      	ldr	r3, [pc, #236]	@ (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f003 0302 	and.w	r3, r3, #2
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d101      	bne.n	8006cfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006cfa:	2301      	movs	r3, #1
 8006cfc:	e067      	b.n	8006dce <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006cfe:	4b37      	ldr	r3, [pc, #220]	@ (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006d00:	689b      	ldr	r3, [r3, #8]
 8006d02:	f023 0203 	bic.w	r2, r3, #3
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	685b      	ldr	r3, [r3, #4]
 8006d0a:	4934      	ldr	r1, [pc, #208]	@ (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006d0c:	4313      	orrs	r3, r2
 8006d0e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006d10:	f7fb fcf8 	bl	8002704 <HAL_GetTick>
 8006d14:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d16:	e00a      	b.n	8006d2e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006d18:	f7fb fcf4 	bl	8002704 <HAL_GetTick>
 8006d1c:	4602      	mov	r2, r0
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	1ad3      	subs	r3, r2, r3
 8006d22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d26:	4293      	cmp	r3, r2
 8006d28:	d901      	bls.n	8006d2e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006d2a:	2303      	movs	r3, #3
 8006d2c:	e04f      	b.n	8006dce <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d2e:	4b2b      	ldr	r3, [pc, #172]	@ (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006d30:	689b      	ldr	r3, [r3, #8]
 8006d32:	f003 020c 	and.w	r2, r3, #12
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	685b      	ldr	r3, [r3, #4]
 8006d3a:	009b      	lsls	r3, r3, #2
 8006d3c:	429a      	cmp	r2, r3
 8006d3e:	d1eb      	bne.n	8006d18 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006d40:	4b25      	ldr	r3, [pc, #148]	@ (8006dd8 <HAL_RCC_ClockConfig+0x1b8>)
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	f003 0307 	and.w	r3, r3, #7
 8006d48:	683a      	ldr	r2, [r7, #0]
 8006d4a:	429a      	cmp	r2, r3
 8006d4c:	d20c      	bcs.n	8006d68 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d4e:	4b22      	ldr	r3, [pc, #136]	@ (8006dd8 <HAL_RCC_ClockConfig+0x1b8>)
 8006d50:	683a      	ldr	r2, [r7, #0]
 8006d52:	b2d2      	uxtb	r2, r2
 8006d54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d56:	4b20      	ldr	r3, [pc, #128]	@ (8006dd8 <HAL_RCC_ClockConfig+0x1b8>)
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	f003 0307 	and.w	r3, r3, #7
 8006d5e:	683a      	ldr	r2, [r7, #0]
 8006d60:	429a      	cmp	r2, r3
 8006d62:	d001      	beq.n	8006d68 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006d64:	2301      	movs	r3, #1
 8006d66:	e032      	b.n	8006dce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	f003 0304 	and.w	r3, r3, #4
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d008      	beq.n	8006d86 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006d74:	4b19      	ldr	r3, [pc, #100]	@ (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006d76:	689b      	ldr	r3, [r3, #8]
 8006d78:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	68db      	ldr	r3, [r3, #12]
 8006d80:	4916      	ldr	r1, [pc, #88]	@ (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006d82:	4313      	orrs	r3, r2
 8006d84:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f003 0308 	and.w	r3, r3, #8
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d009      	beq.n	8006da6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006d92:	4b12      	ldr	r3, [pc, #72]	@ (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006d94:	689b      	ldr	r3, [r3, #8]
 8006d96:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	691b      	ldr	r3, [r3, #16]
 8006d9e:	00db      	lsls	r3, r3, #3
 8006da0:	490e      	ldr	r1, [pc, #56]	@ (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006da2:	4313      	orrs	r3, r2
 8006da4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006da6:	f000 f821 	bl	8006dec <HAL_RCC_GetSysClockFreq>
 8006daa:	4602      	mov	r2, r0
 8006dac:	4b0b      	ldr	r3, [pc, #44]	@ (8006ddc <HAL_RCC_ClockConfig+0x1bc>)
 8006dae:	689b      	ldr	r3, [r3, #8]
 8006db0:	091b      	lsrs	r3, r3, #4
 8006db2:	f003 030f 	and.w	r3, r3, #15
 8006db6:	490a      	ldr	r1, [pc, #40]	@ (8006de0 <HAL_RCC_ClockConfig+0x1c0>)
 8006db8:	5ccb      	ldrb	r3, [r1, r3]
 8006dba:	fa22 f303 	lsr.w	r3, r2, r3
 8006dbe:	4a09      	ldr	r2, [pc, #36]	@ (8006de4 <HAL_RCC_ClockConfig+0x1c4>)
 8006dc0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006dc2:	4b09      	ldr	r3, [pc, #36]	@ (8006de8 <HAL_RCC_ClockConfig+0x1c8>)
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	4618      	mov	r0, r3
 8006dc8:	f7fb fc58 	bl	800267c <HAL_InitTick>

  return HAL_OK;
 8006dcc:	2300      	movs	r3, #0
}
 8006dce:	4618      	mov	r0, r3
 8006dd0:	3710      	adds	r7, #16
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	bd80      	pop	{r7, pc}
 8006dd6:	bf00      	nop
 8006dd8:	40023c00 	.word	0x40023c00
 8006ddc:	40023800 	.word	0x40023800
 8006de0:	0800f5f8 	.word	0x0800f5f8
 8006de4:	20000000 	.word	0x20000000
 8006de8:	20000004 	.word	0x20000004

08006dec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006dec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006df0:	b094      	sub	sp, #80	@ 0x50
 8006df2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006df4:	2300      	movs	r3, #0
 8006df6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006df8:	2300      	movs	r3, #0
 8006dfa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006e00:	2300      	movs	r3, #0
 8006e02:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006e04:	4b79      	ldr	r3, [pc, #484]	@ (8006fec <HAL_RCC_GetSysClockFreq+0x200>)
 8006e06:	689b      	ldr	r3, [r3, #8]
 8006e08:	f003 030c 	and.w	r3, r3, #12
 8006e0c:	2b08      	cmp	r3, #8
 8006e0e:	d00d      	beq.n	8006e2c <HAL_RCC_GetSysClockFreq+0x40>
 8006e10:	2b08      	cmp	r3, #8
 8006e12:	f200 80e1 	bhi.w	8006fd8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d002      	beq.n	8006e20 <HAL_RCC_GetSysClockFreq+0x34>
 8006e1a:	2b04      	cmp	r3, #4
 8006e1c:	d003      	beq.n	8006e26 <HAL_RCC_GetSysClockFreq+0x3a>
 8006e1e:	e0db      	b.n	8006fd8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006e20:	4b73      	ldr	r3, [pc, #460]	@ (8006ff0 <HAL_RCC_GetSysClockFreq+0x204>)
 8006e22:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006e24:	e0db      	b.n	8006fde <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006e26:	4b73      	ldr	r3, [pc, #460]	@ (8006ff4 <HAL_RCC_GetSysClockFreq+0x208>)
 8006e28:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006e2a:	e0d8      	b.n	8006fde <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006e2c:	4b6f      	ldr	r3, [pc, #444]	@ (8006fec <HAL_RCC_GetSysClockFreq+0x200>)
 8006e2e:	685b      	ldr	r3, [r3, #4]
 8006e30:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006e34:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006e36:	4b6d      	ldr	r3, [pc, #436]	@ (8006fec <HAL_RCC_GetSysClockFreq+0x200>)
 8006e38:	685b      	ldr	r3, [r3, #4]
 8006e3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d063      	beq.n	8006f0a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006e42:	4b6a      	ldr	r3, [pc, #424]	@ (8006fec <HAL_RCC_GetSysClockFreq+0x200>)
 8006e44:	685b      	ldr	r3, [r3, #4]
 8006e46:	099b      	lsrs	r3, r3, #6
 8006e48:	2200      	movs	r2, #0
 8006e4a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006e4c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006e4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e54:	633b      	str	r3, [r7, #48]	@ 0x30
 8006e56:	2300      	movs	r3, #0
 8006e58:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e5a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006e5e:	4622      	mov	r2, r4
 8006e60:	462b      	mov	r3, r5
 8006e62:	f04f 0000 	mov.w	r0, #0
 8006e66:	f04f 0100 	mov.w	r1, #0
 8006e6a:	0159      	lsls	r1, r3, #5
 8006e6c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006e70:	0150      	lsls	r0, r2, #5
 8006e72:	4602      	mov	r2, r0
 8006e74:	460b      	mov	r3, r1
 8006e76:	4621      	mov	r1, r4
 8006e78:	1a51      	subs	r1, r2, r1
 8006e7a:	6139      	str	r1, [r7, #16]
 8006e7c:	4629      	mov	r1, r5
 8006e7e:	eb63 0301 	sbc.w	r3, r3, r1
 8006e82:	617b      	str	r3, [r7, #20]
 8006e84:	f04f 0200 	mov.w	r2, #0
 8006e88:	f04f 0300 	mov.w	r3, #0
 8006e8c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006e90:	4659      	mov	r1, fp
 8006e92:	018b      	lsls	r3, r1, #6
 8006e94:	4651      	mov	r1, sl
 8006e96:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006e9a:	4651      	mov	r1, sl
 8006e9c:	018a      	lsls	r2, r1, #6
 8006e9e:	4651      	mov	r1, sl
 8006ea0:	ebb2 0801 	subs.w	r8, r2, r1
 8006ea4:	4659      	mov	r1, fp
 8006ea6:	eb63 0901 	sbc.w	r9, r3, r1
 8006eaa:	f04f 0200 	mov.w	r2, #0
 8006eae:	f04f 0300 	mov.w	r3, #0
 8006eb2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006eb6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006eba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006ebe:	4690      	mov	r8, r2
 8006ec0:	4699      	mov	r9, r3
 8006ec2:	4623      	mov	r3, r4
 8006ec4:	eb18 0303 	adds.w	r3, r8, r3
 8006ec8:	60bb      	str	r3, [r7, #8]
 8006eca:	462b      	mov	r3, r5
 8006ecc:	eb49 0303 	adc.w	r3, r9, r3
 8006ed0:	60fb      	str	r3, [r7, #12]
 8006ed2:	f04f 0200 	mov.w	r2, #0
 8006ed6:	f04f 0300 	mov.w	r3, #0
 8006eda:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006ede:	4629      	mov	r1, r5
 8006ee0:	024b      	lsls	r3, r1, #9
 8006ee2:	4621      	mov	r1, r4
 8006ee4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006ee8:	4621      	mov	r1, r4
 8006eea:	024a      	lsls	r2, r1, #9
 8006eec:	4610      	mov	r0, r2
 8006eee:	4619      	mov	r1, r3
 8006ef0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006ef6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006ef8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006efc:	f7f9 fe5c 	bl	8000bb8 <__aeabi_uldivmod>
 8006f00:	4602      	mov	r2, r0
 8006f02:	460b      	mov	r3, r1
 8006f04:	4613      	mov	r3, r2
 8006f06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006f08:	e058      	b.n	8006fbc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006f0a:	4b38      	ldr	r3, [pc, #224]	@ (8006fec <HAL_RCC_GetSysClockFreq+0x200>)
 8006f0c:	685b      	ldr	r3, [r3, #4]
 8006f0e:	099b      	lsrs	r3, r3, #6
 8006f10:	2200      	movs	r2, #0
 8006f12:	4618      	mov	r0, r3
 8006f14:	4611      	mov	r1, r2
 8006f16:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006f1a:	623b      	str	r3, [r7, #32]
 8006f1c:	2300      	movs	r3, #0
 8006f1e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f20:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006f24:	4642      	mov	r2, r8
 8006f26:	464b      	mov	r3, r9
 8006f28:	f04f 0000 	mov.w	r0, #0
 8006f2c:	f04f 0100 	mov.w	r1, #0
 8006f30:	0159      	lsls	r1, r3, #5
 8006f32:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006f36:	0150      	lsls	r0, r2, #5
 8006f38:	4602      	mov	r2, r0
 8006f3a:	460b      	mov	r3, r1
 8006f3c:	4641      	mov	r1, r8
 8006f3e:	ebb2 0a01 	subs.w	sl, r2, r1
 8006f42:	4649      	mov	r1, r9
 8006f44:	eb63 0b01 	sbc.w	fp, r3, r1
 8006f48:	f04f 0200 	mov.w	r2, #0
 8006f4c:	f04f 0300 	mov.w	r3, #0
 8006f50:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006f54:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006f58:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006f5c:	ebb2 040a 	subs.w	r4, r2, sl
 8006f60:	eb63 050b 	sbc.w	r5, r3, fp
 8006f64:	f04f 0200 	mov.w	r2, #0
 8006f68:	f04f 0300 	mov.w	r3, #0
 8006f6c:	00eb      	lsls	r3, r5, #3
 8006f6e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006f72:	00e2      	lsls	r2, r4, #3
 8006f74:	4614      	mov	r4, r2
 8006f76:	461d      	mov	r5, r3
 8006f78:	4643      	mov	r3, r8
 8006f7a:	18e3      	adds	r3, r4, r3
 8006f7c:	603b      	str	r3, [r7, #0]
 8006f7e:	464b      	mov	r3, r9
 8006f80:	eb45 0303 	adc.w	r3, r5, r3
 8006f84:	607b      	str	r3, [r7, #4]
 8006f86:	f04f 0200 	mov.w	r2, #0
 8006f8a:	f04f 0300 	mov.w	r3, #0
 8006f8e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006f92:	4629      	mov	r1, r5
 8006f94:	028b      	lsls	r3, r1, #10
 8006f96:	4621      	mov	r1, r4
 8006f98:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006f9c:	4621      	mov	r1, r4
 8006f9e:	028a      	lsls	r2, r1, #10
 8006fa0:	4610      	mov	r0, r2
 8006fa2:	4619      	mov	r1, r3
 8006fa4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	61bb      	str	r3, [r7, #24]
 8006faa:	61fa      	str	r2, [r7, #28]
 8006fac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006fb0:	f7f9 fe02 	bl	8000bb8 <__aeabi_uldivmod>
 8006fb4:	4602      	mov	r2, r0
 8006fb6:	460b      	mov	r3, r1
 8006fb8:	4613      	mov	r3, r2
 8006fba:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006fbc:	4b0b      	ldr	r3, [pc, #44]	@ (8006fec <HAL_RCC_GetSysClockFreq+0x200>)
 8006fbe:	685b      	ldr	r3, [r3, #4]
 8006fc0:	0c1b      	lsrs	r3, r3, #16
 8006fc2:	f003 0303 	and.w	r3, r3, #3
 8006fc6:	3301      	adds	r3, #1
 8006fc8:	005b      	lsls	r3, r3, #1
 8006fca:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006fcc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006fce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006fd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fd4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006fd6:	e002      	b.n	8006fde <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006fd8:	4b05      	ldr	r3, [pc, #20]	@ (8006ff0 <HAL_RCC_GetSysClockFreq+0x204>)
 8006fda:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006fdc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006fde:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	3750      	adds	r7, #80	@ 0x50
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006fea:	bf00      	nop
 8006fec:	40023800 	.word	0x40023800
 8006ff0:	00f42400 	.word	0x00f42400
 8006ff4:	007a1200 	.word	0x007a1200

08006ff8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006ff8:	b480      	push	{r7}
 8006ffa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006ffc:	4b03      	ldr	r3, [pc, #12]	@ (800700c <HAL_RCC_GetHCLKFreq+0x14>)
 8006ffe:	681b      	ldr	r3, [r3, #0]
}
 8007000:	4618      	mov	r0, r3
 8007002:	46bd      	mov	sp, r7
 8007004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007008:	4770      	bx	lr
 800700a:	bf00      	nop
 800700c:	20000000 	.word	0x20000000

08007010 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007010:	b580      	push	{r7, lr}
 8007012:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007014:	f7ff fff0 	bl	8006ff8 <HAL_RCC_GetHCLKFreq>
 8007018:	4602      	mov	r2, r0
 800701a:	4b05      	ldr	r3, [pc, #20]	@ (8007030 <HAL_RCC_GetPCLK1Freq+0x20>)
 800701c:	689b      	ldr	r3, [r3, #8]
 800701e:	0a9b      	lsrs	r3, r3, #10
 8007020:	f003 0307 	and.w	r3, r3, #7
 8007024:	4903      	ldr	r1, [pc, #12]	@ (8007034 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007026:	5ccb      	ldrb	r3, [r1, r3]
 8007028:	fa22 f303 	lsr.w	r3, r2, r3
}
 800702c:	4618      	mov	r0, r3
 800702e:	bd80      	pop	{r7, pc}
 8007030:	40023800 	.word	0x40023800
 8007034:	0800f608 	.word	0x0800f608

08007038 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007038:	b580      	push	{r7, lr}
 800703a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800703c:	f7ff ffdc 	bl	8006ff8 <HAL_RCC_GetHCLKFreq>
 8007040:	4602      	mov	r2, r0
 8007042:	4b05      	ldr	r3, [pc, #20]	@ (8007058 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007044:	689b      	ldr	r3, [r3, #8]
 8007046:	0b5b      	lsrs	r3, r3, #13
 8007048:	f003 0307 	and.w	r3, r3, #7
 800704c:	4903      	ldr	r1, [pc, #12]	@ (800705c <HAL_RCC_GetPCLK2Freq+0x24>)
 800704e:	5ccb      	ldrb	r3, [r1, r3]
 8007050:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007054:	4618      	mov	r0, r3
 8007056:	bd80      	pop	{r7, pc}
 8007058:	40023800 	.word	0x40023800
 800705c:	0800f608 	.word	0x0800f608

08007060 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007060:	b580      	push	{r7, lr}
 8007062:	b086      	sub	sp, #24
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007068:	2300      	movs	r3, #0
 800706a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800706c:	2300      	movs	r3, #0
 800706e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	f003 0301 	and.w	r3, r3, #1
 8007078:	2b00      	cmp	r3, #0
 800707a:	d105      	bne.n	8007088 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007084:	2b00      	cmp	r3, #0
 8007086:	d038      	beq.n	80070fa <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007088:	4b68      	ldr	r3, [pc, #416]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800708a:	2200      	movs	r2, #0
 800708c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800708e:	f7fb fb39 	bl	8002704 <HAL_GetTick>
 8007092:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007094:	e008      	b.n	80070a8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007096:	f7fb fb35 	bl	8002704 <HAL_GetTick>
 800709a:	4602      	mov	r2, r0
 800709c:	697b      	ldr	r3, [r7, #20]
 800709e:	1ad3      	subs	r3, r2, r3
 80070a0:	2b02      	cmp	r3, #2
 80070a2:	d901      	bls.n	80070a8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80070a4:	2303      	movs	r3, #3
 80070a6:	e0bd      	b.n	8007224 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80070a8:	4b61      	ldr	r3, [pc, #388]	@ (8007230 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d1f0      	bne.n	8007096 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN,
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	685a      	ldr	r2, [r3, #4]
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	689b      	ldr	r3, [r3, #8]
 80070bc:	019b      	lsls	r3, r3, #6
 80070be:	431a      	orrs	r2, r3
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	68db      	ldr	r3, [r3, #12]
 80070c4:	071b      	lsls	r3, r3, #28
 80070c6:	495a      	ldr	r1, [pc, #360]	@ (8007230 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80070c8:	4313      	orrs	r3, r2
 80070ca:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80070ce:	4b57      	ldr	r3, [pc, #348]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80070d0:	2201      	movs	r2, #1
 80070d2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80070d4:	f7fb fb16 	bl	8002704 <HAL_GetTick>
 80070d8:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80070da:	e008      	b.n	80070ee <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80070dc:	f7fb fb12 	bl	8002704 <HAL_GetTick>
 80070e0:	4602      	mov	r2, r0
 80070e2:	697b      	ldr	r3, [r7, #20]
 80070e4:	1ad3      	subs	r3, r2, r3
 80070e6:	2b02      	cmp	r3, #2
 80070e8:	d901      	bls.n	80070ee <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80070ea:	2303      	movs	r3, #3
 80070ec:	e09a      	b.n	8007224 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80070ee:	4b50      	ldr	r3, [pc, #320]	@ (8007230 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d0f0      	beq.n	80070dc <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f003 0302 	and.w	r3, r3, #2
 8007102:	2b00      	cmp	r3, #0
 8007104:	f000 8083 	beq.w	800720e <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007108:	2300      	movs	r3, #0
 800710a:	60fb      	str	r3, [r7, #12]
 800710c:	4b48      	ldr	r3, [pc, #288]	@ (8007230 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800710e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007110:	4a47      	ldr	r2, [pc, #284]	@ (8007230 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007112:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007116:	6413      	str	r3, [r2, #64]	@ 0x40
 8007118:	4b45      	ldr	r3, [pc, #276]	@ (8007230 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800711a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800711c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007120:	60fb      	str	r3, [r7, #12]
 8007122:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007124:	4b43      	ldr	r3, [pc, #268]	@ (8007234 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	4a42      	ldr	r2, [pc, #264]	@ (8007234 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800712a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800712e:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007130:	f7fb fae8 	bl	8002704 <HAL_GetTick>
 8007134:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8007136:	e008      	b.n	800714a <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007138:	f7fb fae4 	bl	8002704 <HAL_GetTick>
 800713c:	4602      	mov	r2, r0
 800713e:	697b      	ldr	r3, [r7, #20]
 8007140:	1ad3      	subs	r3, r2, r3
 8007142:	2b02      	cmp	r3, #2
 8007144:	d901      	bls.n	800714a <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8007146:	2303      	movs	r3, #3
 8007148:	e06c      	b.n	8007224 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800714a:	4b3a      	ldr	r3, [pc, #232]	@ (8007234 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007152:	2b00      	cmp	r3, #0
 8007154:	d0f0      	beq.n	8007138 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007156:	4b36      	ldr	r3, [pc, #216]	@ (8007230 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007158:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800715a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800715e:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007160:	693b      	ldr	r3, [r7, #16]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d02f      	beq.n	80071c6 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	691b      	ldr	r3, [r3, #16]
 800716a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800716e:	693a      	ldr	r2, [r7, #16]
 8007170:	429a      	cmp	r2, r3
 8007172:	d028      	beq.n	80071c6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007174:	4b2e      	ldr	r3, [pc, #184]	@ (8007230 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007176:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007178:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800717c:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800717e:	4b2e      	ldr	r3, [pc, #184]	@ (8007238 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8007180:	2201      	movs	r2, #1
 8007182:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007184:	4b2c      	ldr	r3, [pc, #176]	@ (8007238 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8007186:	2200      	movs	r2, #0
 8007188:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800718a:	4a29      	ldr	r2, [pc, #164]	@ (8007230 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800718c:	693b      	ldr	r3, [r7, #16]
 800718e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007190:	4b27      	ldr	r3, [pc, #156]	@ (8007230 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007192:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007194:	f003 0301 	and.w	r3, r3, #1
 8007198:	2b01      	cmp	r3, #1
 800719a:	d114      	bne.n	80071c6 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800719c:	f7fb fab2 	bl	8002704 <HAL_GetTick>
 80071a0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80071a2:	e00a      	b.n	80071ba <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80071a4:	f7fb faae 	bl	8002704 <HAL_GetTick>
 80071a8:	4602      	mov	r2, r0
 80071aa:	697b      	ldr	r3, [r7, #20]
 80071ac:	1ad3      	subs	r3, r2, r3
 80071ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80071b2:	4293      	cmp	r3, r2
 80071b4:	d901      	bls.n	80071ba <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80071b6:	2303      	movs	r3, #3
 80071b8:	e034      	b.n	8007224 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80071ba:	4b1d      	ldr	r3, [pc, #116]	@ (8007230 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80071bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071be:	f003 0302 	and.w	r3, r3, #2
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d0ee      	beq.n	80071a4 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	691b      	ldr	r3, [r3, #16]
 80071ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80071ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80071d2:	d10d      	bne.n	80071f0 <HAL_RCCEx_PeriphCLKConfig+0x190>
 80071d4:	4b16      	ldr	r3, [pc, #88]	@ (8007230 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80071d6:	689b      	ldr	r3, [r3, #8]
 80071d8:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	691b      	ldr	r3, [r3, #16]
 80071e0:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80071e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80071e8:	4911      	ldr	r1, [pc, #68]	@ (8007230 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80071ea:	4313      	orrs	r3, r2
 80071ec:	608b      	str	r3, [r1, #8]
 80071ee:	e005      	b.n	80071fc <HAL_RCCEx_PeriphCLKConfig+0x19c>
 80071f0:	4b0f      	ldr	r3, [pc, #60]	@ (8007230 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80071f2:	689b      	ldr	r3, [r3, #8]
 80071f4:	4a0e      	ldr	r2, [pc, #56]	@ (8007230 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80071f6:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80071fa:	6093      	str	r3, [r2, #8]
 80071fc:	4b0c      	ldr	r3, [pc, #48]	@ (8007230 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80071fe:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	691b      	ldr	r3, [r3, #16]
 8007204:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007208:	4909      	ldr	r1, [pc, #36]	@ (8007230 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800720a:	4313      	orrs	r3, r2
 800720c:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f003 0308 	and.w	r3, r3, #8
 8007216:	2b00      	cmp	r3, #0
 8007218:	d003      	beq.n	8007222 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	7d1a      	ldrb	r2, [r3, #20]
 800721e:	4b07      	ldr	r3, [pc, #28]	@ (800723c <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8007220:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8007222:	2300      	movs	r3, #0
}
 8007224:	4618      	mov	r0, r3
 8007226:	3718      	adds	r7, #24
 8007228:	46bd      	mov	sp, r7
 800722a:	bd80      	pop	{r7, pc}
 800722c:	42470068 	.word	0x42470068
 8007230:	40023800 	.word	0x40023800
 8007234:	40007000 	.word	0x40007000
 8007238:	42470e40 	.word	0x42470e40
 800723c:	424711e0 	.word	0x424711e0

08007240 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007240:	b480      	push	{r7}
 8007242:	b087      	sub	sp, #28
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8007248:	2300      	movs	r3, #0
 800724a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800724c:	2300      	movs	r3, #0
 800724e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8007250:	2300      	movs	r3, #0
 8007252:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8007254:	2300      	movs	r3, #0
 8007256:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	2b01      	cmp	r3, #1
 800725c:	d141      	bne.n	80072e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800725e:	4b25      	ldr	r3, [pc, #148]	@ (80072f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8007260:	689b      	ldr	r3, [r3, #8]
 8007262:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007266:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	2b00      	cmp	r3, #0
 800726c:	d006      	beq.n	800727c <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007274:	d131      	bne.n	80072da <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8007276:	4b20      	ldr	r3, [pc, #128]	@ (80072f8 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8007278:	617b      	str	r3, [r7, #20]
          break;
 800727a:	e031      	b.n	80072e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800727c:	4b1d      	ldr	r3, [pc, #116]	@ (80072f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800727e:	685b      	ldr	r3, [r3, #4]
 8007280:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007284:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007288:	d109      	bne.n	800729e <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800728a:	4b1a      	ldr	r3, [pc, #104]	@ (80072f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800728c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007290:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007294:	4a19      	ldr	r2, [pc, #100]	@ (80072fc <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8007296:	fbb2 f3f3 	udiv	r3, r2, r3
 800729a:	613b      	str	r3, [r7, #16]
 800729c:	e008      	b.n	80072b0 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800729e:	4b15      	ldr	r3, [pc, #84]	@ (80072f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80072a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80072a4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80072a8:	4a15      	ldr	r2, [pc, #84]	@ (8007300 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 80072aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80072ae:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80072b0:	4b10      	ldr	r3, [pc, #64]	@ (80072f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80072b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80072b6:	099b      	lsrs	r3, r3, #6
 80072b8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80072bc:	693b      	ldr	r3, [r7, #16]
 80072be:	fb02 f303 	mul.w	r3, r2, r3
 80072c2:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80072c4:	4b0b      	ldr	r3, [pc, #44]	@ (80072f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80072c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80072ca:	0f1b      	lsrs	r3, r3, #28
 80072cc:	f003 0307 	and.w	r3, r3, #7
 80072d0:	68ba      	ldr	r2, [r7, #8]
 80072d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80072d6:	617b      	str	r3, [r7, #20]
          break;
 80072d8:	e002      	b.n	80072e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80072da:	2300      	movs	r3, #0
 80072dc:	617b      	str	r3, [r7, #20]
          break;
 80072de:	bf00      	nop
        }
      }
      break;
 80072e0:	e000      	b.n	80072e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
    }
    default:
    {
      break;
 80072e2:	bf00      	nop
    }
  }
  return frequency;
 80072e4:	697b      	ldr	r3, [r7, #20]
}
 80072e6:	4618      	mov	r0, r3
 80072e8:	371c      	adds	r7, #28
 80072ea:	46bd      	mov	sp, r7
 80072ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f0:	4770      	bx	lr
 80072f2:	bf00      	nop
 80072f4:	40023800 	.word	0x40023800
 80072f8:	00bb8000 	.word	0x00bb8000
 80072fc:	007a1200 	.word	0x007a1200
 8007300:	00f42400 	.word	0x00f42400

08007304 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007304:	b480      	push	{r7}
 8007306:	b085      	sub	sp, #20
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007312:	b2db      	uxtb	r3, r3
 8007314:	2b01      	cmp	r3, #1
 8007316:	d001      	beq.n	800731c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007318:	2301      	movs	r3, #1
 800731a:	e03c      	b.n	8007396 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2202      	movs	r2, #2
 8007320:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	4a1e      	ldr	r2, [pc, #120]	@ (80073a4 <HAL_TIM_Base_Start+0xa0>)
 800732a:	4293      	cmp	r3, r2
 800732c:	d018      	beq.n	8007360 <HAL_TIM_Base_Start+0x5c>
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007336:	d013      	beq.n	8007360 <HAL_TIM_Base_Start+0x5c>
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	4a1a      	ldr	r2, [pc, #104]	@ (80073a8 <HAL_TIM_Base_Start+0xa4>)
 800733e:	4293      	cmp	r3, r2
 8007340:	d00e      	beq.n	8007360 <HAL_TIM_Base_Start+0x5c>
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	4a19      	ldr	r2, [pc, #100]	@ (80073ac <HAL_TIM_Base_Start+0xa8>)
 8007348:	4293      	cmp	r3, r2
 800734a:	d009      	beq.n	8007360 <HAL_TIM_Base_Start+0x5c>
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	4a17      	ldr	r2, [pc, #92]	@ (80073b0 <HAL_TIM_Base_Start+0xac>)
 8007352:	4293      	cmp	r3, r2
 8007354:	d004      	beq.n	8007360 <HAL_TIM_Base_Start+0x5c>
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	4a16      	ldr	r2, [pc, #88]	@ (80073b4 <HAL_TIM_Base_Start+0xb0>)
 800735c:	4293      	cmp	r3, r2
 800735e:	d111      	bne.n	8007384 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	689b      	ldr	r3, [r3, #8]
 8007366:	f003 0307 	and.w	r3, r3, #7
 800736a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	2b06      	cmp	r3, #6
 8007370:	d010      	beq.n	8007394 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	681a      	ldr	r2, [r3, #0]
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	f042 0201 	orr.w	r2, r2, #1
 8007380:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007382:	e007      	b.n	8007394 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	681a      	ldr	r2, [r3, #0]
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	f042 0201 	orr.w	r2, r2, #1
 8007392:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007394:	2300      	movs	r3, #0
}
 8007396:	4618      	mov	r0, r3
 8007398:	3714      	adds	r7, #20
 800739a:	46bd      	mov	sp, r7
 800739c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a0:	4770      	bx	lr
 80073a2:	bf00      	nop
 80073a4:	40010000 	.word	0x40010000
 80073a8:	40000400 	.word	0x40000400
 80073ac:	40000800 	.word	0x40000800
 80073b0:	40000c00 	.word	0x40000c00
 80073b4:	40014000 	.word	0x40014000

080073b8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80073b8:	b580      	push	{r7, lr}
 80073ba:	b082      	sub	sp, #8
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d101      	bne.n	80073ca <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80073c6:	2301      	movs	r3, #1
 80073c8:	e041      	b.n	800744e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80073d0:	b2db      	uxtb	r3, r3
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d106      	bne.n	80073e4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	2200      	movs	r2, #0
 80073da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80073de:	6878      	ldr	r0, [r7, #4]
 80073e0:	f7fa fe8a 	bl	80020f8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2202      	movs	r2, #2
 80073e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681a      	ldr	r2, [r3, #0]
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	3304      	adds	r3, #4
 80073f4:	4619      	mov	r1, r3
 80073f6:	4610      	mov	r0, r2
 80073f8:	f000 fad4 	bl	80079a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2201      	movs	r2, #1
 8007400:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	2201      	movs	r2, #1
 8007408:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2201      	movs	r2, #1
 8007410:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2201      	movs	r2, #1
 8007418:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2201      	movs	r2, #1
 8007420:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2201      	movs	r2, #1
 8007428:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2201      	movs	r2, #1
 8007430:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	2201      	movs	r2, #1
 8007438:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2201      	movs	r2, #1
 8007440:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	2201      	movs	r2, #1
 8007448:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800744c:	2300      	movs	r3, #0
}
 800744e:	4618      	mov	r0, r3
 8007450:	3708      	adds	r7, #8
 8007452:	46bd      	mov	sp, r7
 8007454:	bd80      	pop	{r7, pc}
	...

08007458 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007458:	b580      	push	{r7, lr}
 800745a:	b084      	sub	sp, #16
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
 8007460:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007462:	683b      	ldr	r3, [r7, #0]
 8007464:	2b00      	cmp	r3, #0
 8007466:	d109      	bne.n	800747c <HAL_TIM_PWM_Start+0x24>
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800746e:	b2db      	uxtb	r3, r3
 8007470:	2b01      	cmp	r3, #1
 8007472:	bf14      	ite	ne
 8007474:	2301      	movne	r3, #1
 8007476:	2300      	moveq	r3, #0
 8007478:	b2db      	uxtb	r3, r3
 800747a:	e022      	b.n	80074c2 <HAL_TIM_PWM_Start+0x6a>
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	2b04      	cmp	r3, #4
 8007480:	d109      	bne.n	8007496 <HAL_TIM_PWM_Start+0x3e>
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007488:	b2db      	uxtb	r3, r3
 800748a:	2b01      	cmp	r3, #1
 800748c:	bf14      	ite	ne
 800748e:	2301      	movne	r3, #1
 8007490:	2300      	moveq	r3, #0
 8007492:	b2db      	uxtb	r3, r3
 8007494:	e015      	b.n	80074c2 <HAL_TIM_PWM_Start+0x6a>
 8007496:	683b      	ldr	r3, [r7, #0]
 8007498:	2b08      	cmp	r3, #8
 800749a:	d109      	bne.n	80074b0 <HAL_TIM_PWM_Start+0x58>
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80074a2:	b2db      	uxtb	r3, r3
 80074a4:	2b01      	cmp	r3, #1
 80074a6:	bf14      	ite	ne
 80074a8:	2301      	movne	r3, #1
 80074aa:	2300      	moveq	r3, #0
 80074ac:	b2db      	uxtb	r3, r3
 80074ae:	e008      	b.n	80074c2 <HAL_TIM_PWM_Start+0x6a>
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80074b6:	b2db      	uxtb	r3, r3
 80074b8:	2b01      	cmp	r3, #1
 80074ba:	bf14      	ite	ne
 80074bc:	2301      	movne	r3, #1
 80074be:	2300      	moveq	r3, #0
 80074c0:	b2db      	uxtb	r3, r3
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d001      	beq.n	80074ca <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80074c6:	2301      	movs	r3, #1
 80074c8:	e068      	b.n	800759c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80074ca:	683b      	ldr	r3, [r7, #0]
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d104      	bne.n	80074da <HAL_TIM_PWM_Start+0x82>
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2202      	movs	r2, #2
 80074d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80074d8:	e013      	b.n	8007502 <HAL_TIM_PWM_Start+0xaa>
 80074da:	683b      	ldr	r3, [r7, #0]
 80074dc:	2b04      	cmp	r3, #4
 80074de:	d104      	bne.n	80074ea <HAL_TIM_PWM_Start+0x92>
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2202      	movs	r2, #2
 80074e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80074e8:	e00b      	b.n	8007502 <HAL_TIM_PWM_Start+0xaa>
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	2b08      	cmp	r3, #8
 80074ee:	d104      	bne.n	80074fa <HAL_TIM_PWM_Start+0xa2>
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	2202      	movs	r2, #2
 80074f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80074f8:	e003      	b.n	8007502 <HAL_TIM_PWM_Start+0xaa>
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2202      	movs	r2, #2
 80074fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	2201      	movs	r2, #1
 8007508:	6839      	ldr	r1, [r7, #0]
 800750a:	4618      	mov	r0, r3
 800750c:	f000 fc5c 	bl	8007dc8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	4a23      	ldr	r2, [pc, #140]	@ (80075a4 <HAL_TIM_PWM_Start+0x14c>)
 8007516:	4293      	cmp	r3, r2
 8007518:	d107      	bne.n	800752a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007528:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	4a1d      	ldr	r2, [pc, #116]	@ (80075a4 <HAL_TIM_PWM_Start+0x14c>)
 8007530:	4293      	cmp	r3, r2
 8007532:	d018      	beq.n	8007566 <HAL_TIM_PWM_Start+0x10e>
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800753c:	d013      	beq.n	8007566 <HAL_TIM_PWM_Start+0x10e>
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	4a19      	ldr	r2, [pc, #100]	@ (80075a8 <HAL_TIM_PWM_Start+0x150>)
 8007544:	4293      	cmp	r3, r2
 8007546:	d00e      	beq.n	8007566 <HAL_TIM_PWM_Start+0x10e>
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	4a17      	ldr	r2, [pc, #92]	@ (80075ac <HAL_TIM_PWM_Start+0x154>)
 800754e:	4293      	cmp	r3, r2
 8007550:	d009      	beq.n	8007566 <HAL_TIM_PWM_Start+0x10e>
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	4a16      	ldr	r2, [pc, #88]	@ (80075b0 <HAL_TIM_PWM_Start+0x158>)
 8007558:	4293      	cmp	r3, r2
 800755a:	d004      	beq.n	8007566 <HAL_TIM_PWM_Start+0x10e>
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	4a14      	ldr	r2, [pc, #80]	@ (80075b4 <HAL_TIM_PWM_Start+0x15c>)
 8007562:	4293      	cmp	r3, r2
 8007564:	d111      	bne.n	800758a <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	689b      	ldr	r3, [r3, #8]
 800756c:	f003 0307 	and.w	r3, r3, #7
 8007570:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	2b06      	cmp	r3, #6
 8007576:	d010      	beq.n	800759a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	681a      	ldr	r2, [r3, #0]
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f042 0201 	orr.w	r2, r2, #1
 8007586:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007588:	e007      	b.n	800759a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	681a      	ldr	r2, [r3, #0]
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	f042 0201 	orr.w	r2, r2, #1
 8007598:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800759a:	2300      	movs	r3, #0
}
 800759c:	4618      	mov	r0, r3
 800759e:	3710      	adds	r7, #16
 80075a0:	46bd      	mov	sp, r7
 80075a2:	bd80      	pop	{r7, pc}
 80075a4:	40010000 	.word	0x40010000
 80075a8:	40000400 	.word	0x40000400
 80075ac:	40000800 	.word	0x40000800
 80075b0:	40000c00 	.word	0x40000c00
 80075b4:	40014000 	.word	0x40014000

080075b8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80075b8:	b580      	push	{r7, lr}
 80075ba:	b086      	sub	sp, #24
 80075bc:	af00      	add	r7, sp, #0
 80075be:	6078      	str	r0, [r7, #4]
 80075c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d101      	bne.n	80075cc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80075c8:	2301      	movs	r3, #1
 80075ca:	e097      	b.n	80076fc <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80075d2:	b2db      	uxtb	r3, r3
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d106      	bne.n	80075e6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	2200      	movs	r2, #0
 80075dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80075e0:	6878      	ldr	r0, [r7, #4]
 80075e2:	f7fa fdc1 	bl	8002168 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	2202      	movs	r2, #2
 80075ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	689b      	ldr	r3, [r3, #8]
 80075f4:	687a      	ldr	r2, [r7, #4]
 80075f6:	6812      	ldr	r2, [r2, #0]
 80075f8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80075fc:	f023 0307 	bic.w	r3, r3, #7
 8007600:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681a      	ldr	r2, [r3, #0]
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	3304      	adds	r3, #4
 800760a:	4619      	mov	r1, r3
 800760c:	4610      	mov	r0, r2
 800760e:	f000 f9c9 	bl	80079a4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	689b      	ldr	r3, [r3, #8]
 8007618:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	699b      	ldr	r3, [r3, #24]
 8007620:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	6a1b      	ldr	r3, [r3, #32]
 8007628:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	697a      	ldr	r2, [r7, #20]
 8007630:	4313      	orrs	r3, r2
 8007632:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007634:	693b      	ldr	r3, [r7, #16]
 8007636:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800763a:	f023 0303 	bic.w	r3, r3, #3
 800763e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007640:	683b      	ldr	r3, [r7, #0]
 8007642:	689a      	ldr	r2, [r3, #8]
 8007644:	683b      	ldr	r3, [r7, #0]
 8007646:	699b      	ldr	r3, [r3, #24]
 8007648:	021b      	lsls	r3, r3, #8
 800764a:	4313      	orrs	r3, r2
 800764c:	693a      	ldr	r2, [r7, #16]
 800764e:	4313      	orrs	r3, r2
 8007650:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007652:	693b      	ldr	r3, [r7, #16]
 8007654:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8007658:	f023 030c 	bic.w	r3, r3, #12
 800765c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800765e:	693b      	ldr	r3, [r7, #16]
 8007660:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007664:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007668:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	68da      	ldr	r2, [r3, #12]
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	69db      	ldr	r3, [r3, #28]
 8007672:	021b      	lsls	r3, r3, #8
 8007674:	4313      	orrs	r3, r2
 8007676:	693a      	ldr	r2, [r7, #16]
 8007678:	4313      	orrs	r3, r2
 800767a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800767c:	683b      	ldr	r3, [r7, #0]
 800767e:	691b      	ldr	r3, [r3, #16]
 8007680:	011a      	lsls	r2, r3, #4
 8007682:	683b      	ldr	r3, [r7, #0]
 8007684:	6a1b      	ldr	r3, [r3, #32]
 8007686:	031b      	lsls	r3, r3, #12
 8007688:	4313      	orrs	r3, r2
 800768a:	693a      	ldr	r2, [r7, #16]
 800768c:	4313      	orrs	r3, r2
 800768e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8007696:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800769e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80076a0:	683b      	ldr	r3, [r7, #0]
 80076a2:	685a      	ldr	r2, [r3, #4]
 80076a4:	683b      	ldr	r3, [r7, #0]
 80076a6:	695b      	ldr	r3, [r3, #20]
 80076a8:	011b      	lsls	r3, r3, #4
 80076aa:	4313      	orrs	r3, r2
 80076ac:	68fa      	ldr	r2, [r7, #12]
 80076ae:	4313      	orrs	r3, r2
 80076b0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	697a      	ldr	r2, [r7, #20]
 80076b8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	693a      	ldr	r2, [r7, #16]
 80076c0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	68fa      	ldr	r2, [r7, #12]
 80076c8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	2201      	movs	r2, #1
 80076ce:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	2201      	movs	r2, #1
 80076d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	2201      	movs	r2, #1
 80076de:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	2201      	movs	r2, #1
 80076e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	2201      	movs	r2, #1
 80076ee:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	2201      	movs	r2, #1
 80076f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80076fa:	2300      	movs	r3, #0
}
 80076fc:	4618      	mov	r0, r3
 80076fe:	3718      	adds	r7, #24
 8007700:	46bd      	mov	sp, r7
 8007702:	bd80      	pop	{r7, pc}

08007704 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007704:	b580      	push	{r7, lr}
 8007706:	b084      	sub	sp, #16
 8007708:	af00      	add	r7, sp, #0
 800770a:	6078      	str	r0, [r7, #4]
 800770c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007714:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800771c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007724:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800772c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800772e:	683b      	ldr	r3, [r7, #0]
 8007730:	2b00      	cmp	r3, #0
 8007732:	d110      	bne.n	8007756 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007734:	7bfb      	ldrb	r3, [r7, #15]
 8007736:	2b01      	cmp	r3, #1
 8007738:	d102      	bne.n	8007740 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800773a:	7b7b      	ldrb	r3, [r7, #13]
 800773c:	2b01      	cmp	r3, #1
 800773e:	d001      	beq.n	8007744 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8007740:	2301      	movs	r3, #1
 8007742:	e069      	b.n	8007818 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2202      	movs	r2, #2
 8007748:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2202      	movs	r2, #2
 8007750:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007754:	e031      	b.n	80077ba <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007756:	683b      	ldr	r3, [r7, #0]
 8007758:	2b04      	cmp	r3, #4
 800775a:	d110      	bne.n	800777e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800775c:	7bbb      	ldrb	r3, [r7, #14]
 800775e:	2b01      	cmp	r3, #1
 8007760:	d102      	bne.n	8007768 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007762:	7b3b      	ldrb	r3, [r7, #12]
 8007764:	2b01      	cmp	r3, #1
 8007766:	d001      	beq.n	800776c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8007768:	2301      	movs	r3, #1
 800776a:	e055      	b.n	8007818 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2202      	movs	r2, #2
 8007770:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	2202      	movs	r2, #2
 8007778:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800777c:	e01d      	b.n	80077ba <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800777e:	7bfb      	ldrb	r3, [r7, #15]
 8007780:	2b01      	cmp	r3, #1
 8007782:	d108      	bne.n	8007796 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007784:	7bbb      	ldrb	r3, [r7, #14]
 8007786:	2b01      	cmp	r3, #1
 8007788:	d105      	bne.n	8007796 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800778a:	7b7b      	ldrb	r3, [r7, #13]
 800778c:	2b01      	cmp	r3, #1
 800778e:	d102      	bne.n	8007796 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007790:	7b3b      	ldrb	r3, [r7, #12]
 8007792:	2b01      	cmp	r3, #1
 8007794:	d001      	beq.n	800779a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8007796:	2301      	movs	r3, #1
 8007798:	e03e      	b.n	8007818 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2202      	movs	r2, #2
 800779e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	2202      	movs	r2, #2
 80077a6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2202      	movs	r2, #2
 80077ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	2202      	movs	r2, #2
 80077b6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80077ba:	683b      	ldr	r3, [r7, #0]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d003      	beq.n	80077c8 <HAL_TIM_Encoder_Start+0xc4>
 80077c0:	683b      	ldr	r3, [r7, #0]
 80077c2:	2b04      	cmp	r3, #4
 80077c4:	d008      	beq.n	80077d8 <HAL_TIM_Encoder_Start+0xd4>
 80077c6:	e00f      	b.n	80077e8 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	2201      	movs	r2, #1
 80077ce:	2100      	movs	r1, #0
 80077d0:	4618      	mov	r0, r3
 80077d2:	f000 faf9 	bl	8007dc8 <TIM_CCxChannelCmd>
      break;
 80077d6:	e016      	b.n	8007806 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	2201      	movs	r2, #1
 80077de:	2104      	movs	r1, #4
 80077e0:	4618      	mov	r0, r3
 80077e2:	f000 faf1 	bl	8007dc8 <TIM_CCxChannelCmd>
      break;
 80077e6:	e00e      	b.n	8007806 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	2201      	movs	r2, #1
 80077ee:	2100      	movs	r1, #0
 80077f0:	4618      	mov	r0, r3
 80077f2:	f000 fae9 	bl	8007dc8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	2201      	movs	r2, #1
 80077fc:	2104      	movs	r1, #4
 80077fe:	4618      	mov	r0, r3
 8007800:	f000 fae2 	bl	8007dc8 <TIM_CCxChannelCmd>
      break;
 8007804:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	681a      	ldr	r2, [r3, #0]
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	f042 0201 	orr.w	r2, r2, #1
 8007814:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007816:	2300      	movs	r3, #0
}
 8007818:	4618      	mov	r0, r3
 800781a:	3710      	adds	r7, #16
 800781c:	46bd      	mov	sp, r7
 800781e:	bd80      	pop	{r7, pc}

08007820 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007820:	b580      	push	{r7, lr}
 8007822:	b086      	sub	sp, #24
 8007824:	af00      	add	r7, sp, #0
 8007826:	60f8      	str	r0, [r7, #12]
 8007828:	60b9      	str	r1, [r7, #8]
 800782a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800782c:	2300      	movs	r3, #0
 800782e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007836:	2b01      	cmp	r3, #1
 8007838:	d101      	bne.n	800783e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800783a:	2302      	movs	r3, #2
 800783c:	e0ae      	b.n	800799c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	2201      	movs	r2, #1
 8007842:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	2b0c      	cmp	r3, #12
 800784a:	f200 809f 	bhi.w	800798c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800784e:	a201      	add	r2, pc, #4	@ (adr r2, 8007854 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007850:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007854:	08007889 	.word	0x08007889
 8007858:	0800798d 	.word	0x0800798d
 800785c:	0800798d 	.word	0x0800798d
 8007860:	0800798d 	.word	0x0800798d
 8007864:	080078c9 	.word	0x080078c9
 8007868:	0800798d 	.word	0x0800798d
 800786c:	0800798d 	.word	0x0800798d
 8007870:	0800798d 	.word	0x0800798d
 8007874:	0800790b 	.word	0x0800790b
 8007878:	0800798d 	.word	0x0800798d
 800787c:	0800798d 	.word	0x0800798d
 8007880:	0800798d 	.word	0x0800798d
 8007884:	0800794b 	.word	0x0800794b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	68b9      	ldr	r1, [r7, #8]
 800788e:	4618      	mov	r0, r3
 8007890:	f000 f90e 	bl	8007ab0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	699a      	ldr	r2, [r3, #24]
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	f042 0208 	orr.w	r2, r2, #8
 80078a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	699a      	ldr	r2, [r3, #24]
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	f022 0204 	bic.w	r2, r2, #4
 80078b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	6999      	ldr	r1, [r3, #24]
 80078ba:	68bb      	ldr	r3, [r7, #8]
 80078bc:	691a      	ldr	r2, [r3, #16]
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	430a      	orrs	r2, r1
 80078c4:	619a      	str	r2, [r3, #24]
      break;
 80078c6:	e064      	b.n	8007992 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	68b9      	ldr	r1, [r7, #8]
 80078ce:	4618      	mov	r0, r3
 80078d0:	f000 f954 	bl	8007b7c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	699a      	ldr	r2, [r3, #24]
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80078e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	699a      	ldr	r2, [r3, #24]
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80078f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	6999      	ldr	r1, [r3, #24]
 80078fa:	68bb      	ldr	r3, [r7, #8]
 80078fc:	691b      	ldr	r3, [r3, #16]
 80078fe:	021a      	lsls	r2, r3, #8
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	430a      	orrs	r2, r1
 8007906:	619a      	str	r2, [r3, #24]
      break;
 8007908:	e043      	b.n	8007992 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	68b9      	ldr	r1, [r7, #8]
 8007910:	4618      	mov	r0, r3
 8007912:	f000 f99f 	bl	8007c54 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	69da      	ldr	r2, [r3, #28]
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	f042 0208 	orr.w	r2, r2, #8
 8007924:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	69da      	ldr	r2, [r3, #28]
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	f022 0204 	bic.w	r2, r2, #4
 8007934:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	69d9      	ldr	r1, [r3, #28]
 800793c:	68bb      	ldr	r3, [r7, #8]
 800793e:	691a      	ldr	r2, [r3, #16]
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	430a      	orrs	r2, r1
 8007946:	61da      	str	r2, [r3, #28]
      break;
 8007948:	e023      	b.n	8007992 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	68b9      	ldr	r1, [r7, #8]
 8007950:	4618      	mov	r0, r3
 8007952:	f000 f9e9 	bl	8007d28 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	69da      	ldr	r2, [r3, #28]
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007964:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	69da      	ldr	r2, [r3, #28]
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007974:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	69d9      	ldr	r1, [r3, #28]
 800797c:	68bb      	ldr	r3, [r7, #8]
 800797e:	691b      	ldr	r3, [r3, #16]
 8007980:	021a      	lsls	r2, r3, #8
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	430a      	orrs	r2, r1
 8007988:	61da      	str	r2, [r3, #28]
      break;
 800798a:	e002      	b.n	8007992 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800798c:	2301      	movs	r3, #1
 800798e:	75fb      	strb	r3, [r7, #23]
      break;
 8007990:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	2200      	movs	r2, #0
 8007996:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800799a:	7dfb      	ldrb	r3, [r7, #23]
}
 800799c:	4618      	mov	r0, r3
 800799e:	3718      	adds	r7, #24
 80079a0:	46bd      	mov	sp, r7
 80079a2:	bd80      	pop	{r7, pc}

080079a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80079a4:	b480      	push	{r7}
 80079a6:	b085      	sub	sp, #20
 80079a8:	af00      	add	r7, sp, #0
 80079aa:	6078      	str	r0, [r7, #4]
 80079ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	4a37      	ldr	r2, [pc, #220]	@ (8007a94 <TIM_Base_SetConfig+0xf0>)
 80079b8:	4293      	cmp	r3, r2
 80079ba:	d00f      	beq.n	80079dc <TIM_Base_SetConfig+0x38>
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80079c2:	d00b      	beq.n	80079dc <TIM_Base_SetConfig+0x38>
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	4a34      	ldr	r2, [pc, #208]	@ (8007a98 <TIM_Base_SetConfig+0xf4>)
 80079c8:	4293      	cmp	r3, r2
 80079ca:	d007      	beq.n	80079dc <TIM_Base_SetConfig+0x38>
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	4a33      	ldr	r2, [pc, #204]	@ (8007a9c <TIM_Base_SetConfig+0xf8>)
 80079d0:	4293      	cmp	r3, r2
 80079d2:	d003      	beq.n	80079dc <TIM_Base_SetConfig+0x38>
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	4a32      	ldr	r2, [pc, #200]	@ (8007aa0 <TIM_Base_SetConfig+0xfc>)
 80079d8:	4293      	cmp	r3, r2
 80079da:	d108      	bne.n	80079ee <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80079e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80079e4:	683b      	ldr	r3, [r7, #0]
 80079e6:	685b      	ldr	r3, [r3, #4]
 80079e8:	68fa      	ldr	r2, [r7, #12]
 80079ea:	4313      	orrs	r3, r2
 80079ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	4a28      	ldr	r2, [pc, #160]	@ (8007a94 <TIM_Base_SetConfig+0xf0>)
 80079f2:	4293      	cmp	r3, r2
 80079f4:	d01b      	beq.n	8007a2e <TIM_Base_SetConfig+0x8a>
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80079fc:	d017      	beq.n	8007a2e <TIM_Base_SetConfig+0x8a>
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	4a25      	ldr	r2, [pc, #148]	@ (8007a98 <TIM_Base_SetConfig+0xf4>)
 8007a02:	4293      	cmp	r3, r2
 8007a04:	d013      	beq.n	8007a2e <TIM_Base_SetConfig+0x8a>
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	4a24      	ldr	r2, [pc, #144]	@ (8007a9c <TIM_Base_SetConfig+0xf8>)
 8007a0a:	4293      	cmp	r3, r2
 8007a0c:	d00f      	beq.n	8007a2e <TIM_Base_SetConfig+0x8a>
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	4a23      	ldr	r2, [pc, #140]	@ (8007aa0 <TIM_Base_SetConfig+0xfc>)
 8007a12:	4293      	cmp	r3, r2
 8007a14:	d00b      	beq.n	8007a2e <TIM_Base_SetConfig+0x8a>
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	4a22      	ldr	r2, [pc, #136]	@ (8007aa4 <TIM_Base_SetConfig+0x100>)
 8007a1a:	4293      	cmp	r3, r2
 8007a1c:	d007      	beq.n	8007a2e <TIM_Base_SetConfig+0x8a>
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	4a21      	ldr	r2, [pc, #132]	@ (8007aa8 <TIM_Base_SetConfig+0x104>)
 8007a22:	4293      	cmp	r3, r2
 8007a24:	d003      	beq.n	8007a2e <TIM_Base_SetConfig+0x8a>
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	4a20      	ldr	r2, [pc, #128]	@ (8007aac <TIM_Base_SetConfig+0x108>)
 8007a2a:	4293      	cmp	r3, r2
 8007a2c:	d108      	bne.n	8007a40 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007a34:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007a36:	683b      	ldr	r3, [r7, #0]
 8007a38:	68db      	ldr	r3, [r3, #12]
 8007a3a:	68fa      	ldr	r2, [r7, #12]
 8007a3c:	4313      	orrs	r3, r2
 8007a3e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007a46:	683b      	ldr	r3, [r7, #0]
 8007a48:	695b      	ldr	r3, [r3, #20]
 8007a4a:	4313      	orrs	r3, r2
 8007a4c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007a4e:	683b      	ldr	r3, [r7, #0]
 8007a50:	689a      	ldr	r2, [r3, #8]
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007a56:	683b      	ldr	r3, [r7, #0]
 8007a58:	681a      	ldr	r2, [r3, #0]
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	4a0c      	ldr	r2, [pc, #48]	@ (8007a94 <TIM_Base_SetConfig+0xf0>)
 8007a62:	4293      	cmp	r3, r2
 8007a64:	d103      	bne.n	8007a6e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007a66:	683b      	ldr	r3, [r7, #0]
 8007a68:	691a      	ldr	r2, [r3, #16]
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	f043 0204 	orr.w	r2, r3, #4
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	2201      	movs	r2, #1
 8007a7e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	68fa      	ldr	r2, [r7, #12]
 8007a84:	601a      	str	r2, [r3, #0]
}
 8007a86:	bf00      	nop
 8007a88:	3714      	adds	r7, #20
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a90:	4770      	bx	lr
 8007a92:	bf00      	nop
 8007a94:	40010000 	.word	0x40010000
 8007a98:	40000400 	.word	0x40000400
 8007a9c:	40000800 	.word	0x40000800
 8007aa0:	40000c00 	.word	0x40000c00
 8007aa4:	40014000 	.word	0x40014000
 8007aa8:	40014400 	.word	0x40014400
 8007aac:	40014800 	.word	0x40014800

08007ab0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007ab0:	b480      	push	{r7}
 8007ab2:	b087      	sub	sp, #28
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
 8007ab8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	6a1b      	ldr	r3, [r3, #32]
 8007abe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	6a1b      	ldr	r3, [r3, #32]
 8007ac4:	f023 0201 	bic.w	r2, r3, #1
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	685b      	ldr	r3, [r3, #4]
 8007ad0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	699b      	ldr	r3, [r3, #24]
 8007ad6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ade:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	f023 0303 	bic.w	r3, r3, #3
 8007ae6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ae8:	683b      	ldr	r3, [r7, #0]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	68fa      	ldr	r2, [r7, #12]
 8007aee:	4313      	orrs	r3, r2
 8007af0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007af2:	697b      	ldr	r3, [r7, #20]
 8007af4:	f023 0302 	bic.w	r3, r3, #2
 8007af8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007afa:	683b      	ldr	r3, [r7, #0]
 8007afc:	689b      	ldr	r3, [r3, #8]
 8007afe:	697a      	ldr	r2, [r7, #20]
 8007b00:	4313      	orrs	r3, r2
 8007b02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	4a1c      	ldr	r2, [pc, #112]	@ (8007b78 <TIM_OC1_SetConfig+0xc8>)
 8007b08:	4293      	cmp	r3, r2
 8007b0a:	d10c      	bne.n	8007b26 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007b0c:	697b      	ldr	r3, [r7, #20]
 8007b0e:	f023 0308 	bic.w	r3, r3, #8
 8007b12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	68db      	ldr	r3, [r3, #12]
 8007b18:	697a      	ldr	r2, [r7, #20]
 8007b1a:	4313      	orrs	r3, r2
 8007b1c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007b1e:	697b      	ldr	r3, [r7, #20]
 8007b20:	f023 0304 	bic.w	r3, r3, #4
 8007b24:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	4a13      	ldr	r2, [pc, #76]	@ (8007b78 <TIM_OC1_SetConfig+0xc8>)
 8007b2a:	4293      	cmp	r3, r2
 8007b2c:	d111      	bne.n	8007b52 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007b2e:	693b      	ldr	r3, [r7, #16]
 8007b30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007b34:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007b36:	693b      	ldr	r3, [r7, #16]
 8007b38:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007b3c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007b3e:	683b      	ldr	r3, [r7, #0]
 8007b40:	695b      	ldr	r3, [r3, #20]
 8007b42:	693a      	ldr	r2, [r7, #16]
 8007b44:	4313      	orrs	r3, r2
 8007b46:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007b48:	683b      	ldr	r3, [r7, #0]
 8007b4a:	699b      	ldr	r3, [r3, #24]
 8007b4c:	693a      	ldr	r2, [r7, #16]
 8007b4e:	4313      	orrs	r3, r2
 8007b50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	693a      	ldr	r2, [r7, #16]
 8007b56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	68fa      	ldr	r2, [r7, #12]
 8007b5c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007b5e:	683b      	ldr	r3, [r7, #0]
 8007b60:	685a      	ldr	r2, [r3, #4]
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	697a      	ldr	r2, [r7, #20]
 8007b6a:	621a      	str	r2, [r3, #32]
}
 8007b6c:	bf00      	nop
 8007b6e:	371c      	adds	r7, #28
 8007b70:	46bd      	mov	sp, r7
 8007b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b76:	4770      	bx	lr
 8007b78:	40010000 	.word	0x40010000

08007b7c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007b7c:	b480      	push	{r7}
 8007b7e:	b087      	sub	sp, #28
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	6078      	str	r0, [r7, #4]
 8007b84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	6a1b      	ldr	r3, [r3, #32]
 8007b8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	6a1b      	ldr	r3, [r3, #32]
 8007b90:	f023 0210 	bic.w	r2, r3, #16
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	685b      	ldr	r3, [r3, #4]
 8007b9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	699b      	ldr	r3, [r3, #24]
 8007ba2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007baa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007bb2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007bb4:	683b      	ldr	r3, [r7, #0]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	021b      	lsls	r3, r3, #8
 8007bba:	68fa      	ldr	r2, [r7, #12]
 8007bbc:	4313      	orrs	r3, r2
 8007bbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007bc0:	697b      	ldr	r3, [r7, #20]
 8007bc2:	f023 0320 	bic.w	r3, r3, #32
 8007bc6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007bc8:	683b      	ldr	r3, [r7, #0]
 8007bca:	689b      	ldr	r3, [r3, #8]
 8007bcc:	011b      	lsls	r3, r3, #4
 8007bce:	697a      	ldr	r2, [r7, #20]
 8007bd0:	4313      	orrs	r3, r2
 8007bd2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	4a1e      	ldr	r2, [pc, #120]	@ (8007c50 <TIM_OC2_SetConfig+0xd4>)
 8007bd8:	4293      	cmp	r3, r2
 8007bda:	d10d      	bne.n	8007bf8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007bdc:	697b      	ldr	r3, [r7, #20]
 8007bde:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007be2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007be4:	683b      	ldr	r3, [r7, #0]
 8007be6:	68db      	ldr	r3, [r3, #12]
 8007be8:	011b      	lsls	r3, r3, #4
 8007bea:	697a      	ldr	r2, [r7, #20]
 8007bec:	4313      	orrs	r3, r2
 8007bee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007bf0:	697b      	ldr	r3, [r7, #20]
 8007bf2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007bf6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	4a15      	ldr	r2, [pc, #84]	@ (8007c50 <TIM_OC2_SetConfig+0xd4>)
 8007bfc:	4293      	cmp	r3, r2
 8007bfe:	d113      	bne.n	8007c28 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007c00:	693b      	ldr	r3, [r7, #16]
 8007c02:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007c06:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007c08:	693b      	ldr	r3, [r7, #16]
 8007c0a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007c0e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007c10:	683b      	ldr	r3, [r7, #0]
 8007c12:	695b      	ldr	r3, [r3, #20]
 8007c14:	009b      	lsls	r3, r3, #2
 8007c16:	693a      	ldr	r2, [r7, #16]
 8007c18:	4313      	orrs	r3, r2
 8007c1a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007c1c:	683b      	ldr	r3, [r7, #0]
 8007c1e:	699b      	ldr	r3, [r3, #24]
 8007c20:	009b      	lsls	r3, r3, #2
 8007c22:	693a      	ldr	r2, [r7, #16]
 8007c24:	4313      	orrs	r3, r2
 8007c26:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	693a      	ldr	r2, [r7, #16]
 8007c2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	68fa      	ldr	r2, [r7, #12]
 8007c32:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007c34:	683b      	ldr	r3, [r7, #0]
 8007c36:	685a      	ldr	r2, [r3, #4]
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	697a      	ldr	r2, [r7, #20]
 8007c40:	621a      	str	r2, [r3, #32]
}
 8007c42:	bf00      	nop
 8007c44:	371c      	adds	r7, #28
 8007c46:	46bd      	mov	sp, r7
 8007c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c4c:	4770      	bx	lr
 8007c4e:	bf00      	nop
 8007c50:	40010000 	.word	0x40010000

08007c54 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007c54:	b480      	push	{r7}
 8007c56:	b087      	sub	sp, #28
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	6078      	str	r0, [r7, #4]
 8007c5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	6a1b      	ldr	r3, [r3, #32]
 8007c62:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	6a1b      	ldr	r3, [r3, #32]
 8007c68:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	685b      	ldr	r3, [r3, #4]
 8007c74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	69db      	ldr	r3, [r3, #28]
 8007c7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	f023 0303 	bic.w	r3, r3, #3
 8007c8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007c8c:	683b      	ldr	r3, [r7, #0]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	68fa      	ldr	r2, [r7, #12]
 8007c92:	4313      	orrs	r3, r2
 8007c94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007c96:	697b      	ldr	r3, [r7, #20]
 8007c98:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007c9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007c9e:	683b      	ldr	r3, [r7, #0]
 8007ca0:	689b      	ldr	r3, [r3, #8]
 8007ca2:	021b      	lsls	r3, r3, #8
 8007ca4:	697a      	ldr	r2, [r7, #20]
 8007ca6:	4313      	orrs	r3, r2
 8007ca8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	4a1d      	ldr	r2, [pc, #116]	@ (8007d24 <TIM_OC3_SetConfig+0xd0>)
 8007cae:	4293      	cmp	r3, r2
 8007cb0:	d10d      	bne.n	8007cce <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007cb2:	697b      	ldr	r3, [r7, #20]
 8007cb4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007cb8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007cba:	683b      	ldr	r3, [r7, #0]
 8007cbc:	68db      	ldr	r3, [r3, #12]
 8007cbe:	021b      	lsls	r3, r3, #8
 8007cc0:	697a      	ldr	r2, [r7, #20]
 8007cc2:	4313      	orrs	r3, r2
 8007cc4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007cc6:	697b      	ldr	r3, [r7, #20]
 8007cc8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007ccc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	4a14      	ldr	r2, [pc, #80]	@ (8007d24 <TIM_OC3_SetConfig+0xd0>)
 8007cd2:	4293      	cmp	r3, r2
 8007cd4:	d113      	bne.n	8007cfe <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007cd6:	693b      	ldr	r3, [r7, #16]
 8007cd8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007cdc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007cde:	693b      	ldr	r3, [r7, #16]
 8007ce0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007ce4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007ce6:	683b      	ldr	r3, [r7, #0]
 8007ce8:	695b      	ldr	r3, [r3, #20]
 8007cea:	011b      	lsls	r3, r3, #4
 8007cec:	693a      	ldr	r2, [r7, #16]
 8007cee:	4313      	orrs	r3, r2
 8007cf0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007cf2:	683b      	ldr	r3, [r7, #0]
 8007cf4:	699b      	ldr	r3, [r3, #24]
 8007cf6:	011b      	lsls	r3, r3, #4
 8007cf8:	693a      	ldr	r2, [r7, #16]
 8007cfa:	4313      	orrs	r3, r2
 8007cfc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	693a      	ldr	r2, [r7, #16]
 8007d02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	68fa      	ldr	r2, [r7, #12]
 8007d08:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007d0a:	683b      	ldr	r3, [r7, #0]
 8007d0c:	685a      	ldr	r2, [r3, #4]
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	697a      	ldr	r2, [r7, #20]
 8007d16:	621a      	str	r2, [r3, #32]
}
 8007d18:	bf00      	nop
 8007d1a:	371c      	adds	r7, #28
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d22:	4770      	bx	lr
 8007d24:	40010000 	.word	0x40010000

08007d28 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007d28:	b480      	push	{r7}
 8007d2a:	b087      	sub	sp, #28
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	6078      	str	r0, [r7, #4]
 8007d30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	6a1b      	ldr	r3, [r3, #32]
 8007d36:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	6a1b      	ldr	r3, [r3, #32]
 8007d3c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	685b      	ldr	r3, [r3, #4]
 8007d48:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	69db      	ldr	r3, [r3, #28]
 8007d4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007d56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007d5e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d60:	683b      	ldr	r3, [r7, #0]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	021b      	lsls	r3, r3, #8
 8007d66:	68fa      	ldr	r2, [r7, #12]
 8007d68:	4313      	orrs	r3, r2
 8007d6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007d6c:	693b      	ldr	r3, [r7, #16]
 8007d6e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007d72:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007d74:	683b      	ldr	r3, [r7, #0]
 8007d76:	689b      	ldr	r3, [r3, #8]
 8007d78:	031b      	lsls	r3, r3, #12
 8007d7a:	693a      	ldr	r2, [r7, #16]
 8007d7c:	4313      	orrs	r3, r2
 8007d7e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	4a10      	ldr	r2, [pc, #64]	@ (8007dc4 <TIM_OC4_SetConfig+0x9c>)
 8007d84:	4293      	cmp	r3, r2
 8007d86:	d109      	bne.n	8007d9c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007d88:	697b      	ldr	r3, [r7, #20]
 8007d8a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007d8e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007d90:	683b      	ldr	r3, [r7, #0]
 8007d92:	695b      	ldr	r3, [r3, #20]
 8007d94:	019b      	lsls	r3, r3, #6
 8007d96:	697a      	ldr	r2, [r7, #20]
 8007d98:	4313      	orrs	r3, r2
 8007d9a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	697a      	ldr	r2, [r7, #20]
 8007da0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	68fa      	ldr	r2, [r7, #12]
 8007da6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007da8:	683b      	ldr	r3, [r7, #0]
 8007daa:	685a      	ldr	r2, [r3, #4]
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	693a      	ldr	r2, [r7, #16]
 8007db4:	621a      	str	r2, [r3, #32]
}
 8007db6:	bf00      	nop
 8007db8:	371c      	adds	r7, #28
 8007dba:	46bd      	mov	sp, r7
 8007dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc0:	4770      	bx	lr
 8007dc2:	bf00      	nop
 8007dc4:	40010000 	.word	0x40010000

08007dc8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007dc8:	b480      	push	{r7}
 8007dca:	b087      	sub	sp, #28
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	60f8      	str	r0, [r7, #12]
 8007dd0:	60b9      	str	r1, [r7, #8]
 8007dd2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007dd4:	68bb      	ldr	r3, [r7, #8]
 8007dd6:	f003 031f 	and.w	r3, r3, #31
 8007dda:	2201      	movs	r2, #1
 8007ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8007de0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	6a1a      	ldr	r2, [r3, #32]
 8007de6:	697b      	ldr	r3, [r7, #20]
 8007de8:	43db      	mvns	r3, r3
 8007dea:	401a      	ands	r2, r3
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	6a1a      	ldr	r2, [r3, #32]
 8007df4:	68bb      	ldr	r3, [r7, #8]
 8007df6:	f003 031f 	and.w	r3, r3, #31
 8007dfa:	6879      	ldr	r1, [r7, #4]
 8007dfc:	fa01 f303 	lsl.w	r3, r1, r3
 8007e00:	431a      	orrs	r2, r3
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	621a      	str	r2, [r3, #32]
}
 8007e06:	bf00      	nop
 8007e08:	371c      	adds	r7, #28
 8007e0a:	46bd      	mov	sp, r7
 8007e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e10:	4770      	bx	lr
	...

08007e14 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007e14:	b480      	push	{r7}
 8007e16:	b085      	sub	sp, #20
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
 8007e1c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007e24:	2b01      	cmp	r3, #1
 8007e26:	d101      	bne.n	8007e2c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007e28:	2302      	movs	r3, #2
 8007e2a:	e050      	b.n	8007ece <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	2201      	movs	r2, #1
 8007e30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	2202      	movs	r2, #2
 8007e38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	685b      	ldr	r3, [r3, #4]
 8007e42:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	689b      	ldr	r3, [r3, #8]
 8007e4a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e52:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007e54:	683b      	ldr	r3, [r7, #0]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	68fa      	ldr	r2, [r7, #12]
 8007e5a:	4313      	orrs	r3, r2
 8007e5c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	68fa      	ldr	r2, [r7, #12]
 8007e64:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	4a1c      	ldr	r2, [pc, #112]	@ (8007edc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007e6c:	4293      	cmp	r3, r2
 8007e6e:	d018      	beq.n	8007ea2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e78:	d013      	beq.n	8007ea2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	4a18      	ldr	r2, [pc, #96]	@ (8007ee0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007e80:	4293      	cmp	r3, r2
 8007e82:	d00e      	beq.n	8007ea2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	4a16      	ldr	r2, [pc, #88]	@ (8007ee4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007e8a:	4293      	cmp	r3, r2
 8007e8c:	d009      	beq.n	8007ea2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	4a15      	ldr	r2, [pc, #84]	@ (8007ee8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007e94:	4293      	cmp	r3, r2
 8007e96:	d004      	beq.n	8007ea2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	4a13      	ldr	r2, [pc, #76]	@ (8007eec <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007e9e:	4293      	cmp	r3, r2
 8007ea0:	d10c      	bne.n	8007ebc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007ea2:	68bb      	ldr	r3, [r7, #8]
 8007ea4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007ea8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007eaa:	683b      	ldr	r3, [r7, #0]
 8007eac:	685b      	ldr	r3, [r3, #4]
 8007eae:	68ba      	ldr	r2, [r7, #8]
 8007eb0:	4313      	orrs	r3, r2
 8007eb2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	68ba      	ldr	r2, [r7, #8]
 8007eba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	2201      	movs	r2, #1
 8007ec0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	2200      	movs	r2, #0
 8007ec8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007ecc:	2300      	movs	r3, #0
}
 8007ece:	4618      	mov	r0, r3
 8007ed0:	3714      	adds	r7, #20
 8007ed2:	46bd      	mov	sp, r7
 8007ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed8:	4770      	bx	lr
 8007eda:	bf00      	nop
 8007edc:	40010000 	.word	0x40010000
 8007ee0:	40000400 	.word	0x40000400
 8007ee4:	40000800 	.word	0x40000800
 8007ee8:	40000c00 	.word	0x40000c00
 8007eec:	40014000 	.word	0x40014000

08007ef0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007ef0:	b480      	push	{r7}
 8007ef2:	b085      	sub	sp, #20
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	6078      	str	r0, [r7, #4]
 8007ef8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007efa:	2300      	movs	r3, #0
 8007efc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007f04:	2b01      	cmp	r3, #1
 8007f06:	d101      	bne.n	8007f0c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007f08:	2302      	movs	r3, #2
 8007f0a:	e03d      	b.n	8007f88 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	2201      	movs	r2, #1
 8007f10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8007f1a:	683b      	ldr	r3, [r7, #0]
 8007f1c:	68db      	ldr	r3, [r3, #12]
 8007f1e:	4313      	orrs	r3, r2
 8007f20:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007f28:	683b      	ldr	r3, [r7, #0]
 8007f2a:	689b      	ldr	r3, [r3, #8]
 8007f2c:	4313      	orrs	r3, r2
 8007f2e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8007f36:	683b      	ldr	r3, [r7, #0]
 8007f38:	685b      	ldr	r3, [r3, #4]
 8007f3a:	4313      	orrs	r3, r2
 8007f3c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007f44:	683b      	ldr	r3, [r7, #0]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	4313      	orrs	r3, r2
 8007f4a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007f52:	683b      	ldr	r3, [r7, #0]
 8007f54:	691b      	ldr	r3, [r3, #16]
 8007f56:	4313      	orrs	r3, r2
 8007f58:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007f60:	683b      	ldr	r3, [r7, #0]
 8007f62:	695b      	ldr	r3, [r3, #20]
 8007f64:	4313      	orrs	r3, r2
 8007f66:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007f6e:	683b      	ldr	r3, [r7, #0]
 8007f70:	69db      	ldr	r3, [r3, #28]
 8007f72:	4313      	orrs	r3, r2
 8007f74:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	68fa      	ldr	r2, [r7, #12]
 8007f7c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	2200      	movs	r2, #0
 8007f82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007f86:	2300      	movs	r3, #0
}
 8007f88:	4618      	mov	r0, r3
 8007f8a:	3714      	adds	r7, #20
 8007f8c:	46bd      	mov	sp, r7
 8007f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f92:	4770      	bx	lr

08007f94 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007f94:	b580      	push	{r7, lr}
 8007f96:	b082      	sub	sp, #8
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d101      	bne.n	8007fa6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007fa2:	2301      	movs	r3, #1
 8007fa4:	e042      	b.n	800802c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007fac:	b2db      	uxtb	r3, r3
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d106      	bne.n	8007fc0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007fba:	6878      	ldr	r0, [r7, #4]
 8007fbc:	f7fa f99c 	bl	80022f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2224      	movs	r2, #36	@ 0x24
 8007fc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	68da      	ldr	r2, [r3, #12]
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007fd6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007fd8:	6878      	ldr	r0, [r7, #4]
 8007fda:	f000 fdd3 	bl	8008b84 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	691a      	ldr	r2, [r3, #16]
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007fec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	695a      	ldr	r2, [r3, #20]
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007ffc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	68da      	ldr	r2, [r3, #12]
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800800c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	2200      	movs	r2, #0
 8008012:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	2220      	movs	r2, #32
 8008018:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	2220      	movs	r2, #32
 8008020:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	2200      	movs	r2, #0
 8008028:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800802a:	2300      	movs	r3, #0
}
 800802c:	4618      	mov	r0, r3
 800802e:	3708      	adds	r7, #8
 8008030:	46bd      	mov	sp, r7
 8008032:	bd80      	pop	{r7, pc}

08008034 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008034:	b580      	push	{r7, lr}
 8008036:	b08a      	sub	sp, #40	@ 0x28
 8008038:	af02      	add	r7, sp, #8
 800803a:	60f8      	str	r0, [r7, #12]
 800803c:	60b9      	str	r1, [r7, #8]
 800803e:	603b      	str	r3, [r7, #0]
 8008040:	4613      	mov	r3, r2
 8008042:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008044:	2300      	movs	r3, #0
 8008046:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800804e:	b2db      	uxtb	r3, r3
 8008050:	2b20      	cmp	r3, #32
 8008052:	d175      	bne.n	8008140 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008054:	68bb      	ldr	r3, [r7, #8]
 8008056:	2b00      	cmp	r3, #0
 8008058:	d002      	beq.n	8008060 <HAL_UART_Transmit+0x2c>
 800805a:	88fb      	ldrh	r3, [r7, #6]
 800805c:	2b00      	cmp	r3, #0
 800805e:	d101      	bne.n	8008064 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008060:	2301      	movs	r3, #1
 8008062:	e06e      	b.n	8008142 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	2200      	movs	r2, #0
 8008068:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	2221      	movs	r2, #33	@ 0x21
 800806e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008072:	f7fa fb47 	bl	8002704 <HAL_GetTick>
 8008076:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	88fa      	ldrh	r2, [r7, #6]
 800807c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	88fa      	ldrh	r2, [r7, #6]
 8008082:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	689b      	ldr	r3, [r3, #8]
 8008088:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800808c:	d108      	bne.n	80080a0 <HAL_UART_Transmit+0x6c>
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	691b      	ldr	r3, [r3, #16]
 8008092:	2b00      	cmp	r3, #0
 8008094:	d104      	bne.n	80080a0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008096:	2300      	movs	r3, #0
 8008098:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800809a:	68bb      	ldr	r3, [r7, #8]
 800809c:	61bb      	str	r3, [r7, #24]
 800809e:	e003      	b.n	80080a8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80080a0:	68bb      	ldr	r3, [r7, #8]
 80080a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80080a4:	2300      	movs	r3, #0
 80080a6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80080a8:	e02e      	b.n	8008108 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80080aa:	683b      	ldr	r3, [r7, #0]
 80080ac:	9300      	str	r3, [sp, #0]
 80080ae:	697b      	ldr	r3, [r7, #20]
 80080b0:	2200      	movs	r2, #0
 80080b2:	2180      	movs	r1, #128	@ 0x80
 80080b4:	68f8      	ldr	r0, [r7, #12]
 80080b6:	f000 fb37 	bl	8008728 <UART_WaitOnFlagUntilTimeout>
 80080ba:	4603      	mov	r3, r0
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d005      	beq.n	80080cc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	2220      	movs	r2, #32
 80080c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80080c8:	2303      	movs	r3, #3
 80080ca:	e03a      	b.n	8008142 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80080cc:	69fb      	ldr	r3, [r7, #28]
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d10b      	bne.n	80080ea <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80080d2:	69bb      	ldr	r3, [r7, #24]
 80080d4:	881b      	ldrh	r3, [r3, #0]
 80080d6:	461a      	mov	r2, r3
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80080e0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80080e2:	69bb      	ldr	r3, [r7, #24]
 80080e4:	3302      	adds	r3, #2
 80080e6:	61bb      	str	r3, [r7, #24]
 80080e8:	e007      	b.n	80080fa <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80080ea:	69fb      	ldr	r3, [r7, #28]
 80080ec:	781a      	ldrb	r2, [r3, #0]
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80080f4:	69fb      	ldr	r3, [r7, #28]
 80080f6:	3301      	adds	r3, #1
 80080f8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80080fe:	b29b      	uxth	r3, r3
 8008100:	3b01      	subs	r3, #1
 8008102:	b29a      	uxth	r2, r3
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800810c:	b29b      	uxth	r3, r3
 800810e:	2b00      	cmp	r3, #0
 8008110:	d1cb      	bne.n	80080aa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008112:	683b      	ldr	r3, [r7, #0]
 8008114:	9300      	str	r3, [sp, #0]
 8008116:	697b      	ldr	r3, [r7, #20]
 8008118:	2200      	movs	r2, #0
 800811a:	2140      	movs	r1, #64	@ 0x40
 800811c:	68f8      	ldr	r0, [r7, #12]
 800811e:	f000 fb03 	bl	8008728 <UART_WaitOnFlagUntilTimeout>
 8008122:	4603      	mov	r3, r0
 8008124:	2b00      	cmp	r3, #0
 8008126:	d005      	beq.n	8008134 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	2220      	movs	r2, #32
 800812c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8008130:	2303      	movs	r3, #3
 8008132:	e006      	b.n	8008142 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	2220      	movs	r2, #32
 8008138:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800813c:	2300      	movs	r3, #0
 800813e:	e000      	b.n	8008142 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008140:	2302      	movs	r3, #2
  }
}
 8008142:	4618      	mov	r0, r3
 8008144:	3720      	adds	r7, #32
 8008146:	46bd      	mov	sp, r7
 8008148:	bd80      	pop	{r7, pc}

0800814a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800814a:	b580      	push	{r7, lr}
 800814c:	b084      	sub	sp, #16
 800814e:	af00      	add	r7, sp, #0
 8008150:	60f8      	str	r0, [r7, #12]
 8008152:	60b9      	str	r1, [r7, #8]
 8008154:	4613      	mov	r3, r2
 8008156:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800815e:	b2db      	uxtb	r3, r3
 8008160:	2b20      	cmp	r3, #32
 8008162:	d112      	bne.n	800818a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8008164:	68bb      	ldr	r3, [r7, #8]
 8008166:	2b00      	cmp	r3, #0
 8008168:	d002      	beq.n	8008170 <HAL_UART_Receive_IT+0x26>
 800816a:	88fb      	ldrh	r3, [r7, #6]
 800816c:	2b00      	cmp	r3, #0
 800816e:	d101      	bne.n	8008174 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008170:	2301      	movs	r3, #1
 8008172:	e00b      	b.n	800818c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	2200      	movs	r2, #0
 8008178:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800817a:	88fb      	ldrh	r3, [r7, #6]
 800817c:	461a      	mov	r2, r3
 800817e:	68b9      	ldr	r1, [r7, #8]
 8008180:	68f8      	ldr	r0, [r7, #12]
 8008182:	f000 fb2a 	bl	80087da <UART_Start_Receive_IT>
 8008186:	4603      	mov	r3, r0
 8008188:	e000      	b.n	800818c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800818a:	2302      	movs	r3, #2
  }
}
 800818c:	4618      	mov	r0, r3
 800818e:	3710      	adds	r7, #16
 8008190:	46bd      	mov	sp, r7
 8008192:	bd80      	pop	{r7, pc}

08008194 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008194:	b580      	push	{r7, lr}
 8008196:	b0ba      	sub	sp, #232	@ 0xe8
 8008198:	af00      	add	r7, sp, #0
 800819a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	68db      	ldr	r3, [r3, #12]
 80081ac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	695b      	ldr	r3, [r3, #20]
 80081b6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80081ba:	2300      	movs	r3, #0
 80081bc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80081c0:	2300      	movs	r3, #0
 80081c2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80081c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80081ca:	f003 030f 	and.w	r3, r3, #15
 80081ce:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80081d2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d10f      	bne.n	80081fa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80081da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80081de:	f003 0320 	and.w	r3, r3, #32
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d009      	beq.n	80081fa <HAL_UART_IRQHandler+0x66>
 80081e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80081ea:	f003 0320 	and.w	r3, r3, #32
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d003      	beq.n	80081fa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80081f2:	6878      	ldr	r0, [r7, #4]
 80081f4:	f000 fc07 	bl	8008a06 <UART_Receive_IT>
      return;
 80081f8:	e273      	b.n	80086e2 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80081fa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80081fe:	2b00      	cmp	r3, #0
 8008200:	f000 80de 	beq.w	80083c0 <HAL_UART_IRQHandler+0x22c>
 8008204:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008208:	f003 0301 	and.w	r3, r3, #1
 800820c:	2b00      	cmp	r3, #0
 800820e:	d106      	bne.n	800821e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008210:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008214:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008218:	2b00      	cmp	r3, #0
 800821a:	f000 80d1 	beq.w	80083c0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800821e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008222:	f003 0301 	and.w	r3, r3, #1
 8008226:	2b00      	cmp	r3, #0
 8008228:	d00b      	beq.n	8008242 <HAL_UART_IRQHandler+0xae>
 800822a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800822e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008232:	2b00      	cmp	r3, #0
 8008234:	d005      	beq.n	8008242 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800823a:	f043 0201 	orr.w	r2, r3, #1
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008242:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008246:	f003 0304 	and.w	r3, r3, #4
 800824a:	2b00      	cmp	r3, #0
 800824c:	d00b      	beq.n	8008266 <HAL_UART_IRQHandler+0xd2>
 800824e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008252:	f003 0301 	and.w	r3, r3, #1
 8008256:	2b00      	cmp	r3, #0
 8008258:	d005      	beq.n	8008266 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800825e:	f043 0202 	orr.w	r2, r3, #2
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008266:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800826a:	f003 0302 	and.w	r3, r3, #2
 800826e:	2b00      	cmp	r3, #0
 8008270:	d00b      	beq.n	800828a <HAL_UART_IRQHandler+0xf6>
 8008272:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008276:	f003 0301 	and.w	r3, r3, #1
 800827a:	2b00      	cmp	r3, #0
 800827c:	d005      	beq.n	800828a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008282:	f043 0204 	orr.w	r2, r3, #4
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800828a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800828e:	f003 0308 	and.w	r3, r3, #8
 8008292:	2b00      	cmp	r3, #0
 8008294:	d011      	beq.n	80082ba <HAL_UART_IRQHandler+0x126>
 8008296:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800829a:	f003 0320 	and.w	r3, r3, #32
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d105      	bne.n	80082ae <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80082a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80082a6:	f003 0301 	and.w	r3, r3, #1
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d005      	beq.n	80082ba <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80082b2:	f043 0208 	orr.w	r2, r3, #8
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80082be:	2b00      	cmp	r3, #0
 80082c0:	f000 820a 	beq.w	80086d8 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80082c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082c8:	f003 0320 	and.w	r3, r3, #32
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d008      	beq.n	80082e2 <HAL_UART_IRQHandler+0x14e>
 80082d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80082d4:	f003 0320 	and.w	r3, r3, #32
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d002      	beq.n	80082e2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80082dc:	6878      	ldr	r0, [r7, #4]
 80082de:	f000 fb92 	bl	8008a06 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	695b      	ldr	r3, [r3, #20]
 80082e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082ec:	2b40      	cmp	r3, #64	@ 0x40
 80082ee:	bf0c      	ite	eq
 80082f0:	2301      	moveq	r3, #1
 80082f2:	2300      	movne	r3, #0
 80082f4:	b2db      	uxtb	r3, r3
 80082f6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80082fe:	f003 0308 	and.w	r3, r3, #8
 8008302:	2b00      	cmp	r3, #0
 8008304:	d103      	bne.n	800830e <HAL_UART_IRQHandler+0x17a>
 8008306:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800830a:	2b00      	cmp	r3, #0
 800830c:	d04f      	beq.n	80083ae <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800830e:	6878      	ldr	r0, [r7, #4]
 8008310:	f000 fa9d 	bl	800884e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	695b      	ldr	r3, [r3, #20]
 800831a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800831e:	2b40      	cmp	r3, #64	@ 0x40
 8008320:	d141      	bne.n	80083a6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	3314      	adds	r3, #20
 8008328:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800832c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008330:	e853 3f00 	ldrex	r3, [r3]
 8008334:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008338:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800833c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008340:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	3314      	adds	r3, #20
 800834a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800834e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008352:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008356:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800835a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800835e:	e841 2300 	strex	r3, r2, [r1]
 8008362:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008366:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800836a:	2b00      	cmp	r3, #0
 800836c:	d1d9      	bne.n	8008322 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008372:	2b00      	cmp	r3, #0
 8008374:	d013      	beq.n	800839e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800837a:	4a8a      	ldr	r2, [pc, #552]	@ (80085a4 <HAL_UART_IRQHandler+0x410>)
 800837c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008382:	4618      	mov	r0, r3
 8008384:	f7fb f810 	bl	80033a8 <HAL_DMA_Abort_IT>
 8008388:	4603      	mov	r3, r0
 800838a:	2b00      	cmp	r3, #0
 800838c:	d016      	beq.n	80083bc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008392:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008394:	687a      	ldr	r2, [r7, #4]
 8008396:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008398:	4610      	mov	r0, r2
 800839a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800839c:	e00e      	b.n	80083bc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800839e:	6878      	ldr	r0, [r7, #4]
 80083a0:	f000 f9ac 	bl	80086fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083a4:	e00a      	b.n	80083bc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80083a6:	6878      	ldr	r0, [r7, #4]
 80083a8:	f000 f9a8 	bl	80086fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083ac:	e006      	b.n	80083bc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80083ae:	6878      	ldr	r0, [r7, #4]
 80083b0:	f000 f9a4 	bl	80086fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2200      	movs	r2, #0
 80083b8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80083ba:	e18d      	b.n	80086d8 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083bc:	bf00      	nop
    return;
 80083be:	e18b      	b.n	80086d8 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083c4:	2b01      	cmp	r3, #1
 80083c6:	f040 8167 	bne.w	8008698 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80083ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80083ce:	f003 0310 	and.w	r3, r3, #16
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	f000 8160 	beq.w	8008698 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80083d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80083dc:	f003 0310 	and.w	r3, r3, #16
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	f000 8159 	beq.w	8008698 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80083e6:	2300      	movs	r3, #0
 80083e8:	60bb      	str	r3, [r7, #8]
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	60bb      	str	r3, [r7, #8]
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	685b      	ldr	r3, [r3, #4]
 80083f8:	60bb      	str	r3, [r7, #8]
 80083fa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	695b      	ldr	r3, [r3, #20]
 8008402:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008406:	2b40      	cmp	r3, #64	@ 0x40
 8008408:	f040 80ce 	bne.w	80085a8 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	685b      	ldr	r3, [r3, #4]
 8008414:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008418:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800841c:	2b00      	cmp	r3, #0
 800841e:	f000 80a9 	beq.w	8008574 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008426:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800842a:	429a      	cmp	r2, r3
 800842c:	f080 80a2 	bcs.w	8008574 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008436:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800843c:	69db      	ldr	r3, [r3, #28]
 800843e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008442:	f000 8088 	beq.w	8008556 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	330c      	adds	r3, #12
 800844c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008450:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008454:	e853 3f00 	ldrex	r3, [r3]
 8008458:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800845c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008460:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008464:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	330c      	adds	r3, #12
 800846e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008472:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008476:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800847a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800847e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008482:	e841 2300 	strex	r3, r2, [r1]
 8008486:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800848a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800848e:	2b00      	cmp	r3, #0
 8008490:	d1d9      	bne.n	8008446 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	3314      	adds	r3, #20
 8008498:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800849a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800849c:	e853 3f00 	ldrex	r3, [r3]
 80084a0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80084a2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80084a4:	f023 0301 	bic.w	r3, r3, #1
 80084a8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	3314      	adds	r3, #20
 80084b2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80084b6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80084ba:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084bc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80084be:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80084c2:	e841 2300 	strex	r3, r2, [r1]
 80084c6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80084c8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d1e1      	bne.n	8008492 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	3314      	adds	r3, #20
 80084d4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084d6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80084d8:	e853 3f00 	ldrex	r3, [r3]
 80084dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80084de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80084e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80084e4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	3314      	adds	r3, #20
 80084ee:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80084f2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80084f4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084f6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80084f8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80084fa:	e841 2300 	strex	r3, r2, [r1]
 80084fe:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008500:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008502:	2b00      	cmp	r3, #0
 8008504:	d1e3      	bne.n	80084ce <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	2220      	movs	r2, #32
 800850a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	2200      	movs	r2, #0
 8008512:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	330c      	adds	r3, #12
 800851a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800851c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800851e:	e853 3f00 	ldrex	r3, [r3]
 8008522:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008524:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008526:	f023 0310 	bic.w	r3, r3, #16
 800852a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	330c      	adds	r3, #12
 8008534:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008538:	65ba      	str	r2, [r7, #88]	@ 0x58
 800853a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800853c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800853e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008540:	e841 2300 	strex	r3, r2, [r1]
 8008544:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008546:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008548:	2b00      	cmp	r3, #0
 800854a:	d1e3      	bne.n	8008514 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008550:	4618      	mov	r0, r3
 8008552:	f7fa feb9 	bl	80032c8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	2202      	movs	r2, #2
 800855a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008564:	b29b      	uxth	r3, r3
 8008566:	1ad3      	subs	r3, r2, r3
 8008568:	b29b      	uxth	r3, r3
 800856a:	4619      	mov	r1, r3
 800856c:	6878      	ldr	r0, [r7, #4]
 800856e:	f000 f8cf 	bl	8008710 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008572:	e0b3      	b.n	80086dc <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008578:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800857c:	429a      	cmp	r2, r3
 800857e:	f040 80ad 	bne.w	80086dc <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008586:	69db      	ldr	r3, [r3, #28]
 8008588:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800858c:	f040 80a6 	bne.w	80086dc <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	2202      	movs	r2, #2
 8008594:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800859a:	4619      	mov	r1, r3
 800859c:	6878      	ldr	r0, [r7, #4]
 800859e:	f000 f8b7 	bl	8008710 <HAL_UARTEx_RxEventCallback>
      return;
 80085a2:	e09b      	b.n	80086dc <HAL_UART_IRQHandler+0x548>
 80085a4:	08008915 	.word	0x08008915
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80085b0:	b29b      	uxth	r3, r3
 80085b2:	1ad3      	subs	r3, r2, r3
 80085b4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80085bc:	b29b      	uxth	r3, r3
 80085be:	2b00      	cmp	r3, #0
 80085c0:	f000 808e 	beq.w	80086e0 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80085c4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	f000 8089 	beq.w	80086e0 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	330c      	adds	r3, #12
 80085d4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085d8:	e853 3f00 	ldrex	r3, [r3]
 80085dc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80085de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085e0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80085e4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	330c      	adds	r3, #12
 80085ee:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80085f2:	647a      	str	r2, [r7, #68]	@ 0x44
 80085f4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085f6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80085f8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80085fa:	e841 2300 	strex	r3, r2, [r1]
 80085fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008600:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008602:	2b00      	cmp	r3, #0
 8008604:	d1e3      	bne.n	80085ce <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	3314      	adds	r3, #20
 800860c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800860e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008610:	e853 3f00 	ldrex	r3, [r3]
 8008614:	623b      	str	r3, [r7, #32]
   return(result);
 8008616:	6a3b      	ldr	r3, [r7, #32]
 8008618:	f023 0301 	bic.w	r3, r3, #1
 800861c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	3314      	adds	r3, #20
 8008626:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800862a:	633a      	str	r2, [r7, #48]	@ 0x30
 800862c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800862e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008630:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008632:	e841 2300 	strex	r3, r2, [r1]
 8008636:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800863a:	2b00      	cmp	r3, #0
 800863c:	d1e3      	bne.n	8008606 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	2220      	movs	r2, #32
 8008642:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	2200      	movs	r2, #0
 800864a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	330c      	adds	r3, #12
 8008652:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008654:	693b      	ldr	r3, [r7, #16]
 8008656:	e853 3f00 	ldrex	r3, [r3]
 800865a:	60fb      	str	r3, [r7, #12]
   return(result);
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	f023 0310 	bic.w	r3, r3, #16
 8008662:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	330c      	adds	r3, #12
 800866c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008670:	61fa      	str	r2, [r7, #28]
 8008672:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008674:	69b9      	ldr	r1, [r7, #24]
 8008676:	69fa      	ldr	r2, [r7, #28]
 8008678:	e841 2300 	strex	r3, r2, [r1]
 800867c:	617b      	str	r3, [r7, #20]
   return(result);
 800867e:	697b      	ldr	r3, [r7, #20]
 8008680:	2b00      	cmp	r3, #0
 8008682:	d1e3      	bne.n	800864c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	2202      	movs	r2, #2
 8008688:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800868a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800868e:	4619      	mov	r1, r3
 8008690:	6878      	ldr	r0, [r7, #4]
 8008692:	f000 f83d 	bl	8008710 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008696:	e023      	b.n	80086e0 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008698:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800869c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d009      	beq.n	80086b8 <HAL_UART_IRQHandler+0x524>
 80086a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80086a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d003      	beq.n	80086b8 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80086b0:	6878      	ldr	r0, [r7, #4]
 80086b2:	f000 f940 	bl	8008936 <UART_Transmit_IT>
    return;
 80086b6:	e014      	b.n	80086e2 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80086b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d00e      	beq.n	80086e2 <HAL_UART_IRQHandler+0x54e>
 80086c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80086c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d008      	beq.n	80086e2 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80086d0:	6878      	ldr	r0, [r7, #4]
 80086d2:	f000 f980 	bl	80089d6 <UART_EndTransmit_IT>
    return;
 80086d6:	e004      	b.n	80086e2 <HAL_UART_IRQHandler+0x54e>
    return;
 80086d8:	bf00      	nop
 80086da:	e002      	b.n	80086e2 <HAL_UART_IRQHandler+0x54e>
      return;
 80086dc:	bf00      	nop
 80086de:	e000      	b.n	80086e2 <HAL_UART_IRQHandler+0x54e>
      return;
 80086e0:	bf00      	nop
  }
}
 80086e2:	37e8      	adds	r7, #232	@ 0xe8
 80086e4:	46bd      	mov	sp, r7
 80086e6:	bd80      	pop	{r7, pc}

080086e8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80086e8:	b480      	push	{r7}
 80086ea:	b083      	sub	sp, #12
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80086f0:	bf00      	nop
 80086f2:	370c      	adds	r7, #12
 80086f4:	46bd      	mov	sp, r7
 80086f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fa:	4770      	bx	lr

080086fc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80086fc:	b480      	push	{r7}
 80086fe:	b083      	sub	sp, #12
 8008700:	af00      	add	r7, sp, #0
 8008702:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008704:	bf00      	nop
 8008706:	370c      	adds	r7, #12
 8008708:	46bd      	mov	sp, r7
 800870a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800870e:	4770      	bx	lr

08008710 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008710:	b480      	push	{r7}
 8008712:	b083      	sub	sp, #12
 8008714:	af00      	add	r7, sp, #0
 8008716:	6078      	str	r0, [r7, #4]
 8008718:	460b      	mov	r3, r1
 800871a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800871c:	bf00      	nop
 800871e:	370c      	adds	r7, #12
 8008720:	46bd      	mov	sp, r7
 8008722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008726:	4770      	bx	lr

08008728 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008728:	b580      	push	{r7, lr}
 800872a:	b086      	sub	sp, #24
 800872c:	af00      	add	r7, sp, #0
 800872e:	60f8      	str	r0, [r7, #12]
 8008730:	60b9      	str	r1, [r7, #8]
 8008732:	603b      	str	r3, [r7, #0]
 8008734:	4613      	mov	r3, r2
 8008736:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008738:	e03b      	b.n	80087b2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800873a:	6a3b      	ldr	r3, [r7, #32]
 800873c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008740:	d037      	beq.n	80087b2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008742:	f7f9 ffdf 	bl	8002704 <HAL_GetTick>
 8008746:	4602      	mov	r2, r0
 8008748:	683b      	ldr	r3, [r7, #0]
 800874a:	1ad3      	subs	r3, r2, r3
 800874c:	6a3a      	ldr	r2, [r7, #32]
 800874e:	429a      	cmp	r2, r3
 8008750:	d302      	bcc.n	8008758 <UART_WaitOnFlagUntilTimeout+0x30>
 8008752:	6a3b      	ldr	r3, [r7, #32]
 8008754:	2b00      	cmp	r3, #0
 8008756:	d101      	bne.n	800875c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008758:	2303      	movs	r3, #3
 800875a:	e03a      	b.n	80087d2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	68db      	ldr	r3, [r3, #12]
 8008762:	f003 0304 	and.w	r3, r3, #4
 8008766:	2b00      	cmp	r3, #0
 8008768:	d023      	beq.n	80087b2 <UART_WaitOnFlagUntilTimeout+0x8a>
 800876a:	68bb      	ldr	r3, [r7, #8]
 800876c:	2b80      	cmp	r3, #128	@ 0x80
 800876e:	d020      	beq.n	80087b2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008770:	68bb      	ldr	r3, [r7, #8]
 8008772:	2b40      	cmp	r3, #64	@ 0x40
 8008774:	d01d      	beq.n	80087b2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	f003 0308 	and.w	r3, r3, #8
 8008780:	2b08      	cmp	r3, #8
 8008782:	d116      	bne.n	80087b2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008784:	2300      	movs	r3, #0
 8008786:	617b      	str	r3, [r7, #20]
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	617b      	str	r3, [r7, #20]
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	685b      	ldr	r3, [r3, #4]
 8008796:	617b      	str	r3, [r7, #20]
 8008798:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800879a:	68f8      	ldr	r0, [r7, #12]
 800879c:	f000 f857 	bl	800884e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	2208      	movs	r2, #8
 80087a4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	2200      	movs	r2, #0
 80087aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80087ae:	2301      	movs	r3, #1
 80087b0:	e00f      	b.n	80087d2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	681a      	ldr	r2, [r3, #0]
 80087b8:	68bb      	ldr	r3, [r7, #8]
 80087ba:	4013      	ands	r3, r2
 80087bc:	68ba      	ldr	r2, [r7, #8]
 80087be:	429a      	cmp	r2, r3
 80087c0:	bf0c      	ite	eq
 80087c2:	2301      	moveq	r3, #1
 80087c4:	2300      	movne	r3, #0
 80087c6:	b2db      	uxtb	r3, r3
 80087c8:	461a      	mov	r2, r3
 80087ca:	79fb      	ldrb	r3, [r7, #7]
 80087cc:	429a      	cmp	r2, r3
 80087ce:	d0b4      	beq.n	800873a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80087d0:	2300      	movs	r3, #0
}
 80087d2:	4618      	mov	r0, r3
 80087d4:	3718      	adds	r7, #24
 80087d6:	46bd      	mov	sp, r7
 80087d8:	bd80      	pop	{r7, pc}

080087da <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80087da:	b480      	push	{r7}
 80087dc:	b085      	sub	sp, #20
 80087de:	af00      	add	r7, sp, #0
 80087e0:	60f8      	str	r0, [r7, #12]
 80087e2:	60b9      	str	r1, [r7, #8]
 80087e4:	4613      	mov	r3, r2
 80087e6:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	68ba      	ldr	r2, [r7, #8]
 80087ec:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	88fa      	ldrh	r2, [r7, #6]
 80087f2:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	88fa      	ldrh	r2, [r7, #6]
 80087f8:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	2200      	movs	r2, #0
 80087fe:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	2222      	movs	r2, #34	@ 0x22
 8008804:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	691b      	ldr	r3, [r3, #16]
 800880c:	2b00      	cmp	r3, #0
 800880e:	d007      	beq.n	8008820 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	68da      	ldr	r2, [r3, #12]
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800881e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	695a      	ldr	r2, [r3, #20]
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	f042 0201 	orr.w	r2, r2, #1
 800882e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	68da      	ldr	r2, [r3, #12]
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	f042 0220 	orr.w	r2, r2, #32
 800883e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008840:	2300      	movs	r3, #0
}
 8008842:	4618      	mov	r0, r3
 8008844:	3714      	adds	r7, #20
 8008846:	46bd      	mov	sp, r7
 8008848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800884c:	4770      	bx	lr

0800884e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800884e:	b480      	push	{r7}
 8008850:	b095      	sub	sp, #84	@ 0x54
 8008852:	af00      	add	r7, sp, #0
 8008854:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	330c      	adds	r3, #12
 800885c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800885e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008860:	e853 3f00 	ldrex	r3, [r3]
 8008864:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008866:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008868:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800886c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	330c      	adds	r3, #12
 8008874:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008876:	643a      	str	r2, [r7, #64]	@ 0x40
 8008878:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800887a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800887c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800887e:	e841 2300 	strex	r3, r2, [r1]
 8008882:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008884:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008886:	2b00      	cmp	r3, #0
 8008888:	d1e5      	bne.n	8008856 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	3314      	adds	r3, #20
 8008890:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008892:	6a3b      	ldr	r3, [r7, #32]
 8008894:	e853 3f00 	ldrex	r3, [r3]
 8008898:	61fb      	str	r3, [r7, #28]
   return(result);
 800889a:	69fb      	ldr	r3, [r7, #28]
 800889c:	f023 0301 	bic.w	r3, r3, #1
 80088a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	3314      	adds	r3, #20
 80088a8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80088aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80088ac:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088ae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80088b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80088b2:	e841 2300 	strex	r3, r2, [r1]
 80088b6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80088b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d1e5      	bne.n	800888a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088c2:	2b01      	cmp	r3, #1
 80088c4:	d119      	bne.n	80088fa <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	330c      	adds	r3, #12
 80088cc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	e853 3f00 	ldrex	r3, [r3]
 80088d4:	60bb      	str	r3, [r7, #8]
   return(result);
 80088d6:	68bb      	ldr	r3, [r7, #8]
 80088d8:	f023 0310 	bic.w	r3, r3, #16
 80088dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	330c      	adds	r3, #12
 80088e4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80088e6:	61ba      	str	r2, [r7, #24]
 80088e8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088ea:	6979      	ldr	r1, [r7, #20]
 80088ec:	69ba      	ldr	r2, [r7, #24]
 80088ee:	e841 2300 	strex	r3, r2, [r1]
 80088f2:	613b      	str	r3, [r7, #16]
   return(result);
 80088f4:	693b      	ldr	r3, [r7, #16]
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d1e5      	bne.n	80088c6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	2220      	movs	r2, #32
 80088fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	2200      	movs	r2, #0
 8008906:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008908:	bf00      	nop
 800890a:	3754      	adds	r7, #84	@ 0x54
 800890c:	46bd      	mov	sp, r7
 800890e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008912:	4770      	bx	lr

08008914 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008914:	b580      	push	{r7, lr}
 8008916:	b084      	sub	sp, #16
 8008918:	af00      	add	r7, sp, #0
 800891a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008920:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	2200      	movs	r2, #0
 8008926:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008928:	68f8      	ldr	r0, [r7, #12]
 800892a:	f7ff fee7 	bl	80086fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800892e:	bf00      	nop
 8008930:	3710      	adds	r7, #16
 8008932:	46bd      	mov	sp, r7
 8008934:	bd80      	pop	{r7, pc}

08008936 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008936:	b480      	push	{r7}
 8008938:	b085      	sub	sp, #20
 800893a:	af00      	add	r7, sp, #0
 800893c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008944:	b2db      	uxtb	r3, r3
 8008946:	2b21      	cmp	r3, #33	@ 0x21
 8008948:	d13e      	bne.n	80089c8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	689b      	ldr	r3, [r3, #8]
 800894e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008952:	d114      	bne.n	800897e <UART_Transmit_IT+0x48>
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	691b      	ldr	r3, [r3, #16]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d110      	bne.n	800897e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	6a1b      	ldr	r3, [r3, #32]
 8008960:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	881b      	ldrh	r3, [r3, #0]
 8008966:	461a      	mov	r2, r3
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008970:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	6a1b      	ldr	r3, [r3, #32]
 8008976:	1c9a      	adds	r2, r3, #2
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	621a      	str	r2, [r3, #32]
 800897c:	e008      	b.n	8008990 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	6a1b      	ldr	r3, [r3, #32]
 8008982:	1c59      	adds	r1, r3, #1
 8008984:	687a      	ldr	r2, [r7, #4]
 8008986:	6211      	str	r1, [r2, #32]
 8008988:	781a      	ldrb	r2, [r3, #0]
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008994:	b29b      	uxth	r3, r3
 8008996:	3b01      	subs	r3, #1
 8008998:	b29b      	uxth	r3, r3
 800899a:	687a      	ldr	r2, [r7, #4]
 800899c:	4619      	mov	r1, r3
 800899e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d10f      	bne.n	80089c4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	68da      	ldr	r2, [r3, #12]
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80089b2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	68da      	ldr	r2, [r3, #12]
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80089c2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80089c4:	2300      	movs	r3, #0
 80089c6:	e000      	b.n	80089ca <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80089c8:	2302      	movs	r3, #2
  }
}
 80089ca:	4618      	mov	r0, r3
 80089cc:	3714      	adds	r7, #20
 80089ce:	46bd      	mov	sp, r7
 80089d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d4:	4770      	bx	lr

080089d6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80089d6:	b580      	push	{r7, lr}
 80089d8:	b082      	sub	sp, #8
 80089da:	af00      	add	r7, sp, #0
 80089dc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	68da      	ldr	r2, [r3, #12]
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80089ec:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	2220      	movs	r2, #32
 80089f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80089f6:	6878      	ldr	r0, [r7, #4]
 80089f8:	f7ff fe76 	bl	80086e8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80089fc:	2300      	movs	r3, #0
}
 80089fe:	4618      	mov	r0, r3
 8008a00:	3708      	adds	r7, #8
 8008a02:	46bd      	mov	sp, r7
 8008a04:	bd80      	pop	{r7, pc}

08008a06 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008a06:	b580      	push	{r7, lr}
 8008a08:	b08c      	sub	sp, #48	@ 0x30
 8008a0a:	af00      	add	r7, sp, #0
 8008a0c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8008a0e:	2300      	movs	r3, #0
 8008a10:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8008a12:	2300      	movs	r3, #0
 8008a14:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008a1c:	b2db      	uxtb	r3, r3
 8008a1e:	2b22      	cmp	r3, #34	@ 0x22
 8008a20:	f040 80aa 	bne.w	8008b78 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	689b      	ldr	r3, [r3, #8]
 8008a28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008a2c:	d115      	bne.n	8008a5a <UART_Receive_IT+0x54>
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	691b      	ldr	r3, [r3, #16]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d111      	bne.n	8008a5a <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a3a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	685b      	ldr	r3, [r3, #4]
 8008a42:	b29b      	uxth	r3, r3
 8008a44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a48:	b29a      	uxth	r2, r3
 8008a4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a4c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a52:	1c9a      	adds	r2, r3, #2
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	629a      	str	r2, [r3, #40]	@ 0x28
 8008a58:	e024      	b.n	8008aa4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	689b      	ldr	r3, [r3, #8]
 8008a64:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008a68:	d007      	beq.n	8008a7a <UART_Receive_IT+0x74>
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	689b      	ldr	r3, [r3, #8]
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d10a      	bne.n	8008a88 <UART_Receive_IT+0x82>
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	691b      	ldr	r3, [r3, #16]
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d106      	bne.n	8008a88 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	685b      	ldr	r3, [r3, #4]
 8008a80:	b2da      	uxtb	r2, r3
 8008a82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a84:	701a      	strb	r2, [r3, #0]
 8008a86:	e008      	b.n	8008a9a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	685b      	ldr	r3, [r3, #4]
 8008a8e:	b2db      	uxtb	r3, r3
 8008a90:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008a94:	b2da      	uxtb	r2, r3
 8008a96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a98:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a9e:	1c5a      	adds	r2, r3, #1
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008aa8:	b29b      	uxth	r3, r3
 8008aaa:	3b01      	subs	r3, #1
 8008aac:	b29b      	uxth	r3, r3
 8008aae:	687a      	ldr	r2, [r7, #4]
 8008ab0:	4619      	mov	r1, r3
 8008ab2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d15d      	bne.n	8008b74 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	68da      	ldr	r2, [r3, #12]
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	f022 0220 	bic.w	r2, r2, #32
 8008ac6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	68da      	ldr	r2, [r3, #12]
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008ad6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	695a      	ldr	r2, [r3, #20]
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	f022 0201 	bic.w	r2, r2, #1
 8008ae6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2220      	movs	r2, #32
 8008aec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	2200      	movs	r2, #0
 8008af4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008afa:	2b01      	cmp	r3, #1
 8008afc:	d135      	bne.n	8008b6a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	2200      	movs	r2, #0
 8008b02:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	330c      	adds	r3, #12
 8008b0a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b0c:	697b      	ldr	r3, [r7, #20]
 8008b0e:	e853 3f00 	ldrex	r3, [r3]
 8008b12:	613b      	str	r3, [r7, #16]
   return(result);
 8008b14:	693b      	ldr	r3, [r7, #16]
 8008b16:	f023 0310 	bic.w	r3, r3, #16
 8008b1a:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	330c      	adds	r3, #12
 8008b22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b24:	623a      	str	r2, [r7, #32]
 8008b26:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b28:	69f9      	ldr	r1, [r7, #28]
 8008b2a:	6a3a      	ldr	r2, [r7, #32]
 8008b2c:	e841 2300 	strex	r3, r2, [r1]
 8008b30:	61bb      	str	r3, [r7, #24]
   return(result);
 8008b32:	69bb      	ldr	r3, [r7, #24]
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d1e5      	bne.n	8008b04 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	f003 0310 	and.w	r3, r3, #16
 8008b42:	2b10      	cmp	r3, #16
 8008b44:	d10a      	bne.n	8008b5c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008b46:	2300      	movs	r3, #0
 8008b48:	60fb      	str	r3, [r7, #12]
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	60fb      	str	r3, [r7, #12]
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	685b      	ldr	r3, [r3, #4]
 8008b58:	60fb      	str	r3, [r7, #12]
 8008b5a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008b60:	4619      	mov	r1, r3
 8008b62:	6878      	ldr	r0, [r7, #4]
 8008b64:	f7ff fdd4 	bl	8008710 <HAL_UARTEx_RxEventCallback>
 8008b68:	e002      	b.n	8008b70 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008b6a:	6878      	ldr	r0, [r7, #4]
 8008b6c:	f7f8 fa62 	bl	8001034 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008b70:	2300      	movs	r3, #0
 8008b72:	e002      	b.n	8008b7a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008b74:	2300      	movs	r3, #0
 8008b76:	e000      	b.n	8008b7a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008b78:	2302      	movs	r3, #2
  }
}
 8008b7a:	4618      	mov	r0, r3
 8008b7c:	3730      	adds	r7, #48	@ 0x30
 8008b7e:	46bd      	mov	sp, r7
 8008b80:	bd80      	pop	{r7, pc}
	...

08008b84 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008b84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008b88:	b0c0      	sub	sp, #256	@ 0x100
 8008b8a:	af00      	add	r7, sp, #0
 8008b8c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008b90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	691b      	ldr	r3, [r3, #16]
 8008b98:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008b9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ba0:	68d9      	ldr	r1, [r3, #12]
 8008ba2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ba6:	681a      	ldr	r2, [r3, #0]
 8008ba8:	ea40 0301 	orr.w	r3, r0, r1
 8008bac:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008bae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008bb2:	689a      	ldr	r2, [r3, #8]
 8008bb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008bb8:	691b      	ldr	r3, [r3, #16]
 8008bba:	431a      	orrs	r2, r3
 8008bbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008bc0:	695b      	ldr	r3, [r3, #20]
 8008bc2:	431a      	orrs	r2, r3
 8008bc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008bc8:	69db      	ldr	r3, [r3, #28]
 8008bca:	4313      	orrs	r3, r2
 8008bcc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008bd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	68db      	ldr	r3, [r3, #12]
 8008bd8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008bdc:	f021 010c 	bic.w	r1, r1, #12
 8008be0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008be4:	681a      	ldr	r2, [r3, #0]
 8008be6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008bea:	430b      	orrs	r3, r1
 8008bec:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008bee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	695b      	ldr	r3, [r3, #20]
 8008bf6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008bfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008bfe:	6999      	ldr	r1, [r3, #24]
 8008c00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c04:	681a      	ldr	r2, [r3, #0]
 8008c06:	ea40 0301 	orr.w	r3, r0, r1
 8008c0a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008c0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c10:	681a      	ldr	r2, [r3, #0]
 8008c12:	4b8f      	ldr	r3, [pc, #572]	@ (8008e50 <UART_SetConfig+0x2cc>)
 8008c14:	429a      	cmp	r2, r3
 8008c16:	d005      	beq.n	8008c24 <UART_SetConfig+0xa0>
 8008c18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c1c:	681a      	ldr	r2, [r3, #0]
 8008c1e:	4b8d      	ldr	r3, [pc, #564]	@ (8008e54 <UART_SetConfig+0x2d0>)
 8008c20:	429a      	cmp	r2, r3
 8008c22:	d104      	bne.n	8008c2e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008c24:	f7fe fa08 	bl	8007038 <HAL_RCC_GetPCLK2Freq>
 8008c28:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008c2c:	e003      	b.n	8008c36 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008c2e:	f7fe f9ef 	bl	8007010 <HAL_RCC_GetPCLK1Freq>
 8008c32:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008c36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c3a:	69db      	ldr	r3, [r3, #28]
 8008c3c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008c40:	f040 810c 	bne.w	8008e5c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008c44:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008c48:	2200      	movs	r2, #0
 8008c4a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008c4e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008c52:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008c56:	4622      	mov	r2, r4
 8008c58:	462b      	mov	r3, r5
 8008c5a:	1891      	adds	r1, r2, r2
 8008c5c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008c5e:	415b      	adcs	r3, r3
 8008c60:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008c62:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008c66:	4621      	mov	r1, r4
 8008c68:	eb12 0801 	adds.w	r8, r2, r1
 8008c6c:	4629      	mov	r1, r5
 8008c6e:	eb43 0901 	adc.w	r9, r3, r1
 8008c72:	f04f 0200 	mov.w	r2, #0
 8008c76:	f04f 0300 	mov.w	r3, #0
 8008c7a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008c7e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008c82:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008c86:	4690      	mov	r8, r2
 8008c88:	4699      	mov	r9, r3
 8008c8a:	4623      	mov	r3, r4
 8008c8c:	eb18 0303 	adds.w	r3, r8, r3
 8008c90:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008c94:	462b      	mov	r3, r5
 8008c96:	eb49 0303 	adc.w	r3, r9, r3
 8008c9a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008c9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ca2:	685b      	ldr	r3, [r3, #4]
 8008ca4:	2200      	movs	r2, #0
 8008ca6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008caa:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008cae:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008cb2:	460b      	mov	r3, r1
 8008cb4:	18db      	adds	r3, r3, r3
 8008cb6:	653b      	str	r3, [r7, #80]	@ 0x50
 8008cb8:	4613      	mov	r3, r2
 8008cba:	eb42 0303 	adc.w	r3, r2, r3
 8008cbe:	657b      	str	r3, [r7, #84]	@ 0x54
 8008cc0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008cc4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008cc8:	f7f7 ff76 	bl	8000bb8 <__aeabi_uldivmod>
 8008ccc:	4602      	mov	r2, r0
 8008cce:	460b      	mov	r3, r1
 8008cd0:	4b61      	ldr	r3, [pc, #388]	@ (8008e58 <UART_SetConfig+0x2d4>)
 8008cd2:	fba3 2302 	umull	r2, r3, r3, r2
 8008cd6:	095b      	lsrs	r3, r3, #5
 8008cd8:	011c      	lsls	r4, r3, #4
 8008cda:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008cde:	2200      	movs	r2, #0
 8008ce0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008ce4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008ce8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008cec:	4642      	mov	r2, r8
 8008cee:	464b      	mov	r3, r9
 8008cf0:	1891      	adds	r1, r2, r2
 8008cf2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008cf4:	415b      	adcs	r3, r3
 8008cf6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008cf8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008cfc:	4641      	mov	r1, r8
 8008cfe:	eb12 0a01 	adds.w	sl, r2, r1
 8008d02:	4649      	mov	r1, r9
 8008d04:	eb43 0b01 	adc.w	fp, r3, r1
 8008d08:	f04f 0200 	mov.w	r2, #0
 8008d0c:	f04f 0300 	mov.w	r3, #0
 8008d10:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008d14:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008d18:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008d1c:	4692      	mov	sl, r2
 8008d1e:	469b      	mov	fp, r3
 8008d20:	4643      	mov	r3, r8
 8008d22:	eb1a 0303 	adds.w	r3, sl, r3
 8008d26:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008d2a:	464b      	mov	r3, r9
 8008d2c:	eb4b 0303 	adc.w	r3, fp, r3
 8008d30:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008d34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d38:	685b      	ldr	r3, [r3, #4]
 8008d3a:	2200      	movs	r2, #0
 8008d3c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008d40:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008d44:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008d48:	460b      	mov	r3, r1
 8008d4a:	18db      	adds	r3, r3, r3
 8008d4c:	643b      	str	r3, [r7, #64]	@ 0x40
 8008d4e:	4613      	mov	r3, r2
 8008d50:	eb42 0303 	adc.w	r3, r2, r3
 8008d54:	647b      	str	r3, [r7, #68]	@ 0x44
 8008d56:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008d5a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008d5e:	f7f7 ff2b 	bl	8000bb8 <__aeabi_uldivmod>
 8008d62:	4602      	mov	r2, r0
 8008d64:	460b      	mov	r3, r1
 8008d66:	4611      	mov	r1, r2
 8008d68:	4b3b      	ldr	r3, [pc, #236]	@ (8008e58 <UART_SetConfig+0x2d4>)
 8008d6a:	fba3 2301 	umull	r2, r3, r3, r1
 8008d6e:	095b      	lsrs	r3, r3, #5
 8008d70:	2264      	movs	r2, #100	@ 0x64
 8008d72:	fb02 f303 	mul.w	r3, r2, r3
 8008d76:	1acb      	subs	r3, r1, r3
 8008d78:	00db      	lsls	r3, r3, #3
 8008d7a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008d7e:	4b36      	ldr	r3, [pc, #216]	@ (8008e58 <UART_SetConfig+0x2d4>)
 8008d80:	fba3 2302 	umull	r2, r3, r3, r2
 8008d84:	095b      	lsrs	r3, r3, #5
 8008d86:	005b      	lsls	r3, r3, #1
 8008d88:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008d8c:	441c      	add	r4, r3
 8008d8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008d92:	2200      	movs	r2, #0
 8008d94:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008d98:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008d9c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008da0:	4642      	mov	r2, r8
 8008da2:	464b      	mov	r3, r9
 8008da4:	1891      	adds	r1, r2, r2
 8008da6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008da8:	415b      	adcs	r3, r3
 8008daa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008dac:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008db0:	4641      	mov	r1, r8
 8008db2:	1851      	adds	r1, r2, r1
 8008db4:	6339      	str	r1, [r7, #48]	@ 0x30
 8008db6:	4649      	mov	r1, r9
 8008db8:	414b      	adcs	r3, r1
 8008dba:	637b      	str	r3, [r7, #52]	@ 0x34
 8008dbc:	f04f 0200 	mov.w	r2, #0
 8008dc0:	f04f 0300 	mov.w	r3, #0
 8008dc4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008dc8:	4659      	mov	r1, fp
 8008dca:	00cb      	lsls	r3, r1, #3
 8008dcc:	4651      	mov	r1, sl
 8008dce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008dd2:	4651      	mov	r1, sl
 8008dd4:	00ca      	lsls	r2, r1, #3
 8008dd6:	4610      	mov	r0, r2
 8008dd8:	4619      	mov	r1, r3
 8008dda:	4603      	mov	r3, r0
 8008ddc:	4642      	mov	r2, r8
 8008dde:	189b      	adds	r3, r3, r2
 8008de0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008de4:	464b      	mov	r3, r9
 8008de6:	460a      	mov	r2, r1
 8008de8:	eb42 0303 	adc.w	r3, r2, r3
 8008dec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008df0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008df4:	685b      	ldr	r3, [r3, #4]
 8008df6:	2200      	movs	r2, #0
 8008df8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008dfc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008e00:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008e04:	460b      	mov	r3, r1
 8008e06:	18db      	adds	r3, r3, r3
 8008e08:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008e0a:	4613      	mov	r3, r2
 8008e0c:	eb42 0303 	adc.w	r3, r2, r3
 8008e10:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008e12:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008e16:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008e1a:	f7f7 fecd 	bl	8000bb8 <__aeabi_uldivmod>
 8008e1e:	4602      	mov	r2, r0
 8008e20:	460b      	mov	r3, r1
 8008e22:	4b0d      	ldr	r3, [pc, #52]	@ (8008e58 <UART_SetConfig+0x2d4>)
 8008e24:	fba3 1302 	umull	r1, r3, r3, r2
 8008e28:	095b      	lsrs	r3, r3, #5
 8008e2a:	2164      	movs	r1, #100	@ 0x64
 8008e2c:	fb01 f303 	mul.w	r3, r1, r3
 8008e30:	1ad3      	subs	r3, r2, r3
 8008e32:	00db      	lsls	r3, r3, #3
 8008e34:	3332      	adds	r3, #50	@ 0x32
 8008e36:	4a08      	ldr	r2, [pc, #32]	@ (8008e58 <UART_SetConfig+0x2d4>)
 8008e38:	fba2 2303 	umull	r2, r3, r2, r3
 8008e3c:	095b      	lsrs	r3, r3, #5
 8008e3e:	f003 0207 	and.w	r2, r3, #7
 8008e42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	4422      	add	r2, r4
 8008e4a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008e4c:	e106      	b.n	800905c <UART_SetConfig+0x4d8>
 8008e4e:	bf00      	nop
 8008e50:	40011000 	.word	0x40011000
 8008e54:	40011400 	.word	0x40011400
 8008e58:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008e5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008e60:	2200      	movs	r2, #0
 8008e62:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008e66:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008e6a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008e6e:	4642      	mov	r2, r8
 8008e70:	464b      	mov	r3, r9
 8008e72:	1891      	adds	r1, r2, r2
 8008e74:	6239      	str	r1, [r7, #32]
 8008e76:	415b      	adcs	r3, r3
 8008e78:	627b      	str	r3, [r7, #36]	@ 0x24
 8008e7a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008e7e:	4641      	mov	r1, r8
 8008e80:	1854      	adds	r4, r2, r1
 8008e82:	4649      	mov	r1, r9
 8008e84:	eb43 0501 	adc.w	r5, r3, r1
 8008e88:	f04f 0200 	mov.w	r2, #0
 8008e8c:	f04f 0300 	mov.w	r3, #0
 8008e90:	00eb      	lsls	r3, r5, #3
 8008e92:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008e96:	00e2      	lsls	r2, r4, #3
 8008e98:	4614      	mov	r4, r2
 8008e9a:	461d      	mov	r5, r3
 8008e9c:	4643      	mov	r3, r8
 8008e9e:	18e3      	adds	r3, r4, r3
 8008ea0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008ea4:	464b      	mov	r3, r9
 8008ea6:	eb45 0303 	adc.w	r3, r5, r3
 8008eaa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008eae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008eb2:	685b      	ldr	r3, [r3, #4]
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008eba:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008ebe:	f04f 0200 	mov.w	r2, #0
 8008ec2:	f04f 0300 	mov.w	r3, #0
 8008ec6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008eca:	4629      	mov	r1, r5
 8008ecc:	008b      	lsls	r3, r1, #2
 8008ece:	4621      	mov	r1, r4
 8008ed0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008ed4:	4621      	mov	r1, r4
 8008ed6:	008a      	lsls	r2, r1, #2
 8008ed8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008edc:	f7f7 fe6c 	bl	8000bb8 <__aeabi_uldivmod>
 8008ee0:	4602      	mov	r2, r0
 8008ee2:	460b      	mov	r3, r1
 8008ee4:	4b60      	ldr	r3, [pc, #384]	@ (8009068 <UART_SetConfig+0x4e4>)
 8008ee6:	fba3 2302 	umull	r2, r3, r3, r2
 8008eea:	095b      	lsrs	r3, r3, #5
 8008eec:	011c      	lsls	r4, r3, #4
 8008eee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008ef2:	2200      	movs	r2, #0
 8008ef4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008ef8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008efc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008f00:	4642      	mov	r2, r8
 8008f02:	464b      	mov	r3, r9
 8008f04:	1891      	adds	r1, r2, r2
 8008f06:	61b9      	str	r1, [r7, #24]
 8008f08:	415b      	adcs	r3, r3
 8008f0a:	61fb      	str	r3, [r7, #28]
 8008f0c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008f10:	4641      	mov	r1, r8
 8008f12:	1851      	adds	r1, r2, r1
 8008f14:	6139      	str	r1, [r7, #16]
 8008f16:	4649      	mov	r1, r9
 8008f18:	414b      	adcs	r3, r1
 8008f1a:	617b      	str	r3, [r7, #20]
 8008f1c:	f04f 0200 	mov.w	r2, #0
 8008f20:	f04f 0300 	mov.w	r3, #0
 8008f24:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008f28:	4659      	mov	r1, fp
 8008f2a:	00cb      	lsls	r3, r1, #3
 8008f2c:	4651      	mov	r1, sl
 8008f2e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008f32:	4651      	mov	r1, sl
 8008f34:	00ca      	lsls	r2, r1, #3
 8008f36:	4610      	mov	r0, r2
 8008f38:	4619      	mov	r1, r3
 8008f3a:	4603      	mov	r3, r0
 8008f3c:	4642      	mov	r2, r8
 8008f3e:	189b      	adds	r3, r3, r2
 8008f40:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008f44:	464b      	mov	r3, r9
 8008f46:	460a      	mov	r2, r1
 8008f48:	eb42 0303 	adc.w	r3, r2, r3
 8008f4c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008f50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f54:	685b      	ldr	r3, [r3, #4]
 8008f56:	2200      	movs	r2, #0
 8008f58:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008f5a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008f5c:	f04f 0200 	mov.w	r2, #0
 8008f60:	f04f 0300 	mov.w	r3, #0
 8008f64:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008f68:	4649      	mov	r1, r9
 8008f6a:	008b      	lsls	r3, r1, #2
 8008f6c:	4641      	mov	r1, r8
 8008f6e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008f72:	4641      	mov	r1, r8
 8008f74:	008a      	lsls	r2, r1, #2
 8008f76:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008f7a:	f7f7 fe1d 	bl	8000bb8 <__aeabi_uldivmod>
 8008f7e:	4602      	mov	r2, r0
 8008f80:	460b      	mov	r3, r1
 8008f82:	4611      	mov	r1, r2
 8008f84:	4b38      	ldr	r3, [pc, #224]	@ (8009068 <UART_SetConfig+0x4e4>)
 8008f86:	fba3 2301 	umull	r2, r3, r3, r1
 8008f8a:	095b      	lsrs	r3, r3, #5
 8008f8c:	2264      	movs	r2, #100	@ 0x64
 8008f8e:	fb02 f303 	mul.w	r3, r2, r3
 8008f92:	1acb      	subs	r3, r1, r3
 8008f94:	011b      	lsls	r3, r3, #4
 8008f96:	3332      	adds	r3, #50	@ 0x32
 8008f98:	4a33      	ldr	r2, [pc, #204]	@ (8009068 <UART_SetConfig+0x4e4>)
 8008f9a:	fba2 2303 	umull	r2, r3, r2, r3
 8008f9e:	095b      	lsrs	r3, r3, #5
 8008fa0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008fa4:	441c      	add	r4, r3
 8008fa6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008faa:	2200      	movs	r2, #0
 8008fac:	673b      	str	r3, [r7, #112]	@ 0x70
 8008fae:	677a      	str	r2, [r7, #116]	@ 0x74
 8008fb0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008fb4:	4642      	mov	r2, r8
 8008fb6:	464b      	mov	r3, r9
 8008fb8:	1891      	adds	r1, r2, r2
 8008fba:	60b9      	str	r1, [r7, #8]
 8008fbc:	415b      	adcs	r3, r3
 8008fbe:	60fb      	str	r3, [r7, #12]
 8008fc0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008fc4:	4641      	mov	r1, r8
 8008fc6:	1851      	adds	r1, r2, r1
 8008fc8:	6039      	str	r1, [r7, #0]
 8008fca:	4649      	mov	r1, r9
 8008fcc:	414b      	adcs	r3, r1
 8008fce:	607b      	str	r3, [r7, #4]
 8008fd0:	f04f 0200 	mov.w	r2, #0
 8008fd4:	f04f 0300 	mov.w	r3, #0
 8008fd8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008fdc:	4659      	mov	r1, fp
 8008fde:	00cb      	lsls	r3, r1, #3
 8008fe0:	4651      	mov	r1, sl
 8008fe2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008fe6:	4651      	mov	r1, sl
 8008fe8:	00ca      	lsls	r2, r1, #3
 8008fea:	4610      	mov	r0, r2
 8008fec:	4619      	mov	r1, r3
 8008fee:	4603      	mov	r3, r0
 8008ff0:	4642      	mov	r2, r8
 8008ff2:	189b      	adds	r3, r3, r2
 8008ff4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008ff6:	464b      	mov	r3, r9
 8008ff8:	460a      	mov	r2, r1
 8008ffa:	eb42 0303 	adc.w	r3, r2, r3
 8008ffe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009000:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009004:	685b      	ldr	r3, [r3, #4]
 8009006:	2200      	movs	r2, #0
 8009008:	663b      	str	r3, [r7, #96]	@ 0x60
 800900a:	667a      	str	r2, [r7, #100]	@ 0x64
 800900c:	f04f 0200 	mov.w	r2, #0
 8009010:	f04f 0300 	mov.w	r3, #0
 8009014:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009018:	4649      	mov	r1, r9
 800901a:	008b      	lsls	r3, r1, #2
 800901c:	4641      	mov	r1, r8
 800901e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009022:	4641      	mov	r1, r8
 8009024:	008a      	lsls	r2, r1, #2
 8009026:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800902a:	f7f7 fdc5 	bl	8000bb8 <__aeabi_uldivmod>
 800902e:	4602      	mov	r2, r0
 8009030:	460b      	mov	r3, r1
 8009032:	4b0d      	ldr	r3, [pc, #52]	@ (8009068 <UART_SetConfig+0x4e4>)
 8009034:	fba3 1302 	umull	r1, r3, r3, r2
 8009038:	095b      	lsrs	r3, r3, #5
 800903a:	2164      	movs	r1, #100	@ 0x64
 800903c:	fb01 f303 	mul.w	r3, r1, r3
 8009040:	1ad3      	subs	r3, r2, r3
 8009042:	011b      	lsls	r3, r3, #4
 8009044:	3332      	adds	r3, #50	@ 0x32
 8009046:	4a08      	ldr	r2, [pc, #32]	@ (8009068 <UART_SetConfig+0x4e4>)
 8009048:	fba2 2303 	umull	r2, r3, r2, r3
 800904c:	095b      	lsrs	r3, r3, #5
 800904e:	f003 020f 	and.w	r2, r3, #15
 8009052:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	4422      	add	r2, r4
 800905a:	609a      	str	r2, [r3, #8]
}
 800905c:	bf00      	nop
 800905e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009062:	46bd      	mov	sp, r7
 8009064:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009068:	51eb851f 	.word	0x51eb851f

0800906c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800906c:	b084      	sub	sp, #16
 800906e:	b580      	push	{r7, lr}
 8009070:	b084      	sub	sp, #16
 8009072:	af00      	add	r7, sp, #0
 8009074:	6078      	str	r0, [r7, #4]
 8009076:	f107 001c 	add.w	r0, r7, #28
 800907a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800907e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009082:	2b01      	cmp	r3, #1
 8009084:	d123      	bne.n	80090ce <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800908a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	68db      	ldr	r3, [r3, #12]
 8009096:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800909a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800909e:	687a      	ldr	r2, [r7, #4]
 80090a0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	68db      	ldr	r3, [r3, #12]
 80090a6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80090ae:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80090b2:	2b01      	cmp	r3, #1
 80090b4:	d105      	bne.n	80090c2 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	68db      	ldr	r3, [r3, #12]
 80090ba:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80090c2:	6878      	ldr	r0, [r7, #4]
 80090c4:	f000 f9dc 	bl	8009480 <USB_CoreReset>
 80090c8:	4603      	mov	r3, r0
 80090ca:	73fb      	strb	r3, [r7, #15]
 80090cc:	e01b      	b.n	8009106 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	68db      	ldr	r3, [r3, #12]
 80090d2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80090da:	6878      	ldr	r0, [r7, #4]
 80090dc:	f000 f9d0 	bl	8009480 <USB_CoreReset>
 80090e0:	4603      	mov	r3, r0
 80090e2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80090e4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d106      	bne.n	80090fa <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090f0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	639a      	str	r2, [r3, #56]	@ 0x38
 80090f8:	e005      	b.n	8009106 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090fe:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8009106:	7fbb      	ldrb	r3, [r7, #30]
 8009108:	2b01      	cmp	r3, #1
 800910a:	d10b      	bne.n	8009124 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	689b      	ldr	r3, [r3, #8]
 8009110:	f043 0206 	orr.w	r2, r3, #6
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	689b      	ldr	r3, [r3, #8]
 800911c:	f043 0220 	orr.w	r2, r3, #32
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009124:	7bfb      	ldrb	r3, [r7, #15]
}
 8009126:	4618      	mov	r0, r3
 8009128:	3710      	adds	r7, #16
 800912a:	46bd      	mov	sp, r7
 800912c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009130:	b004      	add	sp, #16
 8009132:	4770      	bx	lr

08009134 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009134:	b480      	push	{r7}
 8009136:	b083      	sub	sp, #12
 8009138:	af00      	add	r7, sp, #0
 800913a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	689b      	ldr	r3, [r3, #8]
 8009140:	f043 0201 	orr.w	r2, r3, #1
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009148:	2300      	movs	r3, #0
}
 800914a:	4618      	mov	r0, r3
 800914c:	370c      	adds	r7, #12
 800914e:	46bd      	mov	sp, r7
 8009150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009154:	4770      	bx	lr

08009156 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009156:	b480      	push	{r7}
 8009158:	b083      	sub	sp, #12
 800915a:	af00      	add	r7, sp, #0
 800915c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	689b      	ldr	r3, [r3, #8]
 8009162:	f023 0201 	bic.w	r2, r3, #1
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800916a:	2300      	movs	r3, #0
}
 800916c:	4618      	mov	r0, r3
 800916e:	370c      	adds	r7, #12
 8009170:	46bd      	mov	sp, r7
 8009172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009176:	4770      	bx	lr

08009178 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009178:	b580      	push	{r7, lr}
 800917a:	b084      	sub	sp, #16
 800917c:	af00      	add	r7, sp, #0
 800917e:	6078      	str	r0, [r7, #4]
 8009180:	460b      	mov	r3, r1
 8009182:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009184:	2300      	movs	r3, #0
 8009186:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	68db      	ldr	r3, [r3, #12]
 800918c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009194:	78fb      	ldrb	r3, [r7, #3]
 8009196:	2b01      	cmp	r3, #1
 8009198:	d115      	bne.n	80091c6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	68db      	ldr	r3, [r3, #12]
 800919e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80091a6:	200a      	movs	r0, #10
 80091a8:	f7f9 fab8 	bl	800271c <HAL_Delay>
      ms += 10U;
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	330a      	adds	r3, #10
 80091b0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80091b2:	6878      	ldr	r0, [r7, #4]
 80091b4:	f000 f956 	bl	8009464 <USB_GetMode>
 80091b8:	4603      	mov	r3, r0
 80091ba:	2b01      	cmp	r3, #1
 80091bc:	d01e      	beq.n	80091fc <USB_SetCurrentMode+0x84>
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	2bc7      	cmp	r3, #199	@ 0xc7
 80091c2:	d9f0      	bls.n	80091a6 <USB_SetCurrentMode+0x2e>
 80091c4:	e01a      	b.n	80091fc <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80091c6:	78fb      	ldrb	r3, [r7, #3]
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d115      	bne.n	80091f8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	68db      	ldr	r3, [r3, #12]
 80091d0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80091d8:	200a      	movs	r0, #10
 80091da:	f7f9 fa9f 	bl	800271c <HAL_Delay>
      ms += 10U;
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	330a      	adds	r3, #10
 80091e2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80091e4:	6878      	ldr	r0, [r7, #4]
 80091e6:	f000 f93d 	bl	8009464 <USB_GetMode>
 80091ea:	4603      	mov	r3, r0
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d005      	beq.n	80091fc <USB_SetCurrentMode+0x84>
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	2bc7      	cmp	r3, #199	@ 0xc7
 80091f4:	d9f0      	bls.n	80091d8 <USB_SetCurrentMode+0x60>
 80091f6:	e001      	b.n	80091fc <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80091f8:	2301      	movs	r3, #1
 80091fa:	e005      	b.n	8009208 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	2bc8      	cmp	r3, #200	@ 0xc8
 8009200:	d101      	bne.n	8009206 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8009202:	2301      	movs	r3, #1
 8009204:	e000      	b.n	8009208 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8009206:	2300      	movs	r3, #0
}
 8009208:	4618      	mov	r0, r3
 800920a:	3710      	adds	r7, #16
 800920c:	46bd      	mov	sp, r7
 800920e:	bd80      	pop	{r7, pc}

08009210 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009210:	b480      	push	{r7}
 8009212:	b085      	sub	sp, #20
 8009214:	af00      	add	r7, sp, #0
 8009216:	6078      	str	r0, [r7, #4]
 8009218:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800921a:	2300      	movs	r3, #0
 800921c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	3301      	adds	r3, #1
 8009222:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800922a:	d901      	bls.n	8009230 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800922c:	2303      	movs	r3, #3
 800922e:	e01b      	b.n	8009268 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	691b      	ldr	r3, [r3, #16]
 8009234:	2b00      	cmp	r3, #0
 8009236:	daf2      	bge.n	800921e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009238:	2300      	movs	r3, #0
 800923a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800923c:	683b      	ldr	r3, [r7, #0]
 800923e:	019b      	lsls	r3, r3, #6
 8009240:	f043 0220 	orr.w	r2, r3, #32
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	3301      	adds	r3, #1
 800924c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009254:	d901      	bls.n	800925a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8009256:	2303      	movs	r3, #3
 8009258:	e006      	b.n	8009268 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	691b      	ldr	r3, [r3, #16]
 800925e:	f003 0320 	and.w	r3, r3, #32
 8009262:	2b20      	cmp	r3, #32
 8009264:	d0f0      	beq.n	8009248 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009266:	2300      	movs	r3, #0
}
 8009268:	4618      	mov	r0, r3
 800926a:	3714      	adds	r7, #20
 800926c:	46bd      	mov	sp, r7
 800926e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009272:	4770      	bx	lr

08009274 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009274:	b480      	push	{r7}
 8009276:	b085      	sub	sp, #20
 8009278:	af00      	add	r7, sp, #0
 800927a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800927c:	2300      	movs	r3, #0
 800927e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	3301      	adds	r3, #1
 8009284:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800928c:	d901      	bls.n	8009292 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800928e:	2303      	movs	r3, #3
 8009290:	e018      	b.n	80092c4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	691b      	ldr	r3, [r3, #16]
 8009296:	2b00      	cmp	r3, #0
 8009298:	daf2      	bge.n	8009280 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800929a:	2300      	movs	r3, #0
 800929c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	2210      	movs	r2, #16
 80092a2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	3301      	adds	r3, #1
 80092a8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80092b0:	d901      	bls.n	80092b6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80092b2:	2303      	movs	r3, #3
 80092b4:	e006      	b.n	80092c4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	691b      	ldr	r3, [r3, #16]
 80092ba:	f003 0310 	and.w	r3, r3, #16
 80092be:	2b10      	cmp	r3, #16
 80092c0:	d0f0      	beq.n	80092a4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80092c2:	2300      	movs	r3, #0
}
 80092c4:	4618      	mov	r0, r3
 80092c6:	3714      	adds	r7, #20
 80092c8:	46bd      	mov	sp, r7
 80092ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ce:	4770      	bx	lr

080092d0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80092d0:	b480      	push	{r7}
 80092d2:	b089      	sub	sp, #36	@ 0x24
 80092d4:	af00      	add	r7, sp, #0
 80092d6:	60f8      	str	r0, [r7, #12]
 80092d8:	60b9      	str	r1, [r7, #8]
 80092da:	4611      	mov	r1, r2
 80092dc:	461a      	mov	r2, r3
 80092de:	460b      	mov	r3, r1
 80092e0:	71fb      	strb	r3, [r7, #7]
 80092e2:	4613      	mov	r3, r2
 80092e4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80092ea:	68bb      	ldr	r3, [r7, #8]
 80092ec:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80092ee:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d123      	bne.n	800933e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80092f6:	88bb      	ldrh	r3, [r7, #4]
 80092f8:	3303      	adds	r3, #3
 80092fa:	089b      	lsrs	r3, r3, #2
 80092fc:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80092fe:	2300      	movs	r3, #0
 8009300:	61bb      	str	r3, [r7, #24]
 8009302:	e018      	b.n	8009336 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009304:	79fb      	ldrb	r3, [r7, #7]
 8009306:	031a      	lsls	r2, r3, #12
 8009308:	697b      	ldr	r3, [r7, #20]
 800930a:	4413      	add	r3, r2
 800930c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009310:	461a      	mov	r2, r3
 8009312:	69fb      	ldr	r3, [r7, #28]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009318:	69fb      	ldr	r3, [r7, #28]
 800931a:	3301      	adds	r3, #1
 800931c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800931e:	69fb      	ldr	r3, [r7, #28]
 8009320:	3301      	adds	r3, #1
 8009322:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009324:	69fb      	ldr	r3, [r7, #28]
 8009326:	3301      	adds	r3, #1
 8009328:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800932a:	69fb      	ldr	r3, [r7, #28]
 800932c:	3301      	adds	r3, #1
 800932e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009330:	69bb      	ldr	r3, [r7, #24]
 8009332:	3301      	adds	r3, #1
 8009334:	61bb      	str	r3, [r7, #24]
 8009336:	69ba      	ldr	r2, [r7, #24]
 8009338:	693b      	ldr	r3, [r7, #16]
 800933a:	429a      	cmp	r2, r3
 800933c:	d3e2      	bcc.n	8009304 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800933e:	2300      	movs	r3, #0
}
 8009340:	4618      	mov	r0, r3
 8009342:	3724      	adds	r7, #36	@ 0x24
 8009344:	46bd      	mov	sp, r7
 8009346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934a:	4770      	bx	lr

0800934c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800934c:	b480      	push	{r7}
 800934e:	b08b      	sub	sp, #44	@ 0x2c
 8009350:	af00      	add	r7, sp, #0
 8009352:	60f8      	str	r0, [r7, #12]
 8009354:	60b9      	str	r1, [r7, #8]
 8009356:	4613      	mov	r3, r2
 8009358:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800935e:	68bb      	ldr	r3, [r7, #8]
 8009360:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8009362:	88fb      	ldrh	r3, [r7, #6]
 8009364:	089b      	lsrs	r3, r3, #2
 8009366:	b29b      	uxth	r3, r3
 8009368:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800936a:	88fb      	ldrh	r3, [r7, #6]
 800936c:	f003 0303 	and.w	r3, r3, #3
 8009370:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8009372:	2300      	movs	r3, #0
 8009374:	623b      	str	r3, [r7, #32]
 8009376:	e014      	b.n	80093a2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009378:	69bb      	ldr	r3, [r7, #24]
 800937a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800937e:	681a      	ldr	r2, [r3, #0]
 8009380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009382:	601a      	str	r2, [r3, #0]
    pDest++;
 8009384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009386:	3301      	adds	r3, #1
 8009388:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800938a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800938c:	3301      	adds	r3, #1
 800938e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009392:	3301      	adds	r3, #1
 8009394:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009398:	3301      	adds	r3, #1
 800939a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800939c:	6a3b      	ldr	r3, [r7, #32]
 800939e:	3301      	adds	r3, #1
 80093a0:	623b      	str	r3, [r7, #32]
 80093a2:	6a3a      	ldr	r2, [r7, #32]
 80093a4:	697b      	ldr	r3, [r7, #20]
 80093a6:	429a      	cmp	r2, r3
 80093a8:	d3e6      	bcc.n	8009378 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80093aa:	8bfb      	ldrh	r3, [r7, #30]
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d01e      	beq.n	80093ee <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80093b0:	2300      	movs	r3, #0
 80093b2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80093b4:	69bb      	ldr	r3, [r7, #24]
 80093b6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80093ba:	461a      	mov	r2, r3
 80093bc:	f107 0310 	add.w	r3, r7, #16
 80093c0:	6812      	ldr	r2, [r2, #0]
 80093c2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80093c4:	693a      	ldr	r2, [r7, #16]
 80093c6:	6a3b      	ldr	r3, [r7, #32]
 80093c8:	b2db      	uxtb	r3, r3
 80093ca:	00db      	lsls	r3, r3, #3
 80093cc:	fa22 f303 	lsr.w	r3, r2, r3
 80093d0:	b2da      	uxtb	r2, r3
 80093d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093d4:	701a      	strb	r2, [r3, #0]
      i++;
 80093d6:	6a3b      	ldr	r3, [r7, #32]
 80093d8:	3301      	adds	r3, #1
 80093da:	623b      	str	r3, [r7, #32]
      pDest++;
 80093dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093de:	3301      	adds	r3, #1
 80093e0:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80093e2:	8bfb      	ldrh	r3, [r7, #30]
 80093e4:	3b01      	subs	r3, #1
 80093e6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80093e8:	8bfb      	ldrh	r3, [r7, #30]
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d1ea      	bne.n	80093c4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80093ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80093f0:	4618      	mov	r0, r3
 80093f2:	372c      	adds	r7, #44	@ 0x2c
 80093f4:	46bd      	mov	sp, r7
 80093f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093fa:	4770      	bx	lr

080093fc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80093fc:	b480      	push	{r7}
 80093fe:	b085      	sub	sp, #20
 8009400:	af00      	add	r7, sp, #0
 8009402:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	695b      	ldr	r3, [r3, #20]
 8009408:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	699b      	ldr	r3, [r3, #24]
 800940e:	68fa      	ldr	r2, [r7, #12]
 8009410:	4013      	ands	r3, r2
 8009412:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009414:	68fb      	ldr	r3, [r7, #12]
}
 8009416:	4618      	mov	r0, r3
 8009418:	3714      	adds	r7, #20
 800941a:	46bd      	mov	sp, r7
 800941c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009420:	4770      	bx	lr

08009422 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8009422:	b480      	push	{r7}
 8009424:	b085      	sub	sp, #20
 8009426:	af00      	add	r7, sp, #0
 8009428:	6078      	str	r0, [r7, #4]
 800942a:	460b      	mov	r3, r1
 800942c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8009432:	78fb      	ldrb	r3, [r7, #3]
 8009434:	015a      	lsls	r2, r3, #5
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	4413      	add	r3, r2
 800943a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800943e:	689b      	ldr	r3, [r3, #8]
 8009440:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8009442:	78fb      	ldrb	r3, [r7, #3]
 8009444:	015a      	lsls	r2, r3, #5
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	4413      	add	r3, r2
 800944a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800944e:	68db      	ldr	r3, [r3, #12]
 8009450:	68ba      	ldr	r2, [r7, #8]
 8009452:	4013      	ands	r3, r2
 8009454:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009456:	68bb      	ldr	r3, [r7, #8]
}
 8009458:	4618      	mov	r0, r3
 800945a:	3714      	adds	r7, #20
 800945c:	46bd      	mov	sp, r7
 800945e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009462:	4770      	bx	lr

08009464 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8009464:	b480      	push	{r7}
 8009466:	b083      	sub	sp, #12
 8009468:	af00      	add	r7, sp, #0
 800946a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	695b      	ldr	r3, [r3, #20]
 8009470:	f003 0301 	and.w	r3, r3, #1
}
 8009474:	4618      	mov	r0, r3
 8009476:	370c      	adds	r7, #12
 8009478:	46bd      	mov	sp, r7
 800947a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800947e:	4770      	bx	lr

08009480 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009480:	b480      	push	{r7}
 8009482:	b085      	sub	sp, #20
 8009484:	af00      	add	r7, sp, #0
 8009486:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009488:	2300      	movs	r3, #0
 800948a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	3301      	adds	r3, #1
 8009490:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009498:	d901      	bls.n	800949e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800949a:	2303      	movs	r3, #3
 800949c:	e022      	b.n	80094e4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	691b      	ldr	r3, [r3, #16]
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	daf2      	bge.n	800948c <USB_CoreReset+0xc>

  count = 10U;
 80094a6:	230a      	movs	r3, #10
 80094a8:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80094aa:	e002      	b.n	80094b2 <USB_CoreReset+0x32>
  {
    count--;
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	3b01      	subs	r3, #1
 80094b0:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d1f9      	bne.n	80094ac <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	691b      	ldr	r3, [r3, #16]
 80094bc:	f043 0201 	orr.w	r2, r3, #1
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	3301      	adds	r3, #1
 80094c8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80094d0:	d901      	bls.n	80094d6 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80094d2:	2303      	movs	r3, #3
 80094d4:	e006      	b.n	80094e4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	691b      	ldr	r3, [r3, #16]
 80094da:	f003 0301 	and.w	r3, r3, #1
 80094de:	2b01      	cmp	r3, #1
 80094e0:	d0f0      	beq.n	80094c4 <USB_CoreReset+0x44>

  return HAL_OK;
 80094e2:	2300      	movs	r3, #0
}
 80094e4:	4618      	mov	r0, r3
 80094e6:	3714      	adds	r7, #20
 80094e8:	46bd      	mov	sp, r7
 80094ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ee:	4770      	bx	lr

080094f0 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80094f0:	b084      	sub	sp, #16
 80094f2:	b580      	push	{r7, lr}
 80094f4:	b086      	sub	sp, #24
 80094f6:	af00      	add	r7, sp, #0
 80094f8:	6078      	str	r0, [r7, #4]
 80094fa:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80094fe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8009502:	2300      	movs	r3, #0
 8009504:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009510:	461a      	mov	r2, r3
 8009512:	2300      	movs	r3, #0
 8009514:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800951a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009526:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009532:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	68db      	ldr	r3, [r3, #12]
 800953e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009542:	2b00      	cmp	r3, #0
 8009544:	d119      	bne.n	800957a <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8009546:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800954a:	2b01      	cmp	r3, #1
 800954c:	d10a      	bne.n	8009564 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	68fa      	ldr	r2, [r7, #12]
 8009558:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800955c:	f043 0304 	orr.w	r3, r3, #4
 8009560:	6013      	str	r3, [r2, #0]
 8009562:	e014      	b.n	800958e <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	68fa      	ldr	r2, [r7, #12]
 800956e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009572:	f023 0304 	bic.w	r3, r3, #4
 8009576:	6013      	str	r3, [r2, #0]
 8009578:	e009      	b.n	800958e <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	68fa      	ldr	r2, [r7, #12]
 8009584:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009588:	f023 0304 	bic.w	r3, r3, #4
 800958c:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800958e:	2110      	movs	r1, #16
 8009590:	6878      	ldr	r0, [r7, #4]
 8009592:	f7ff fe3d 	bl	8009210 <USB_FlushTxFifo>
 8009596:	4603      	mov	r3, r0
 8009598:	2b00      	cmp	r3, #0
 800959a:	d001      	beq.n	80095a0 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 800959c:	2301      	movs	r3, #1
 800959e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80095a0:	6878      	ldr	r0, [r7, #4]
 80095a2:	f7ff fe67 	bl	8009274 <USB_FlushRxFifo>
 80095a6:	4603      	mov	r3, r0
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d001      	beq.n	80095b0 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 80095ac:	2301      	movs	r3, #1
 80095ae:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80095b0:	2300      	movs	r3, #0
 80095b2:	613b      	str	r3, [r7, #16]
 80095b4:	e015      	b.n	80095e2 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 80095b6:	693b      	ldr	r3, [r7, #16]
 80095b8:	015a      	lsls	r2, r3, #5
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	4413      	add	r3, r2
 80095be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80095c2:	461a      	mov	r2, r3
 80095c4:	f04f 33ff 	mov.w	r3, #4294967295
 80095c8:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80095ca:	693b      	ldr	r3, [r7, #16]
 80095cc:	015a      	lsls	r2, r3, #5
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	4413      	add	r3, r2
 80095d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80095d6:	461a      	mov	r2, r3
 80095d8:	2300      	movs	r3, #0
 80095da:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80095dc:	693b      	ldr	r3, [r7, #16]
 80095de:	3301      	adds	r3, #1
 80095e0:	613b      	str	r3, [r7, #16]
 80095e2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80095e6:	461a      	mov	r2, r3
 80095e8:	693b      	ldr	r3, [r7, #16]
 80095ea:	4293      	cmp	r3, r2
 80095ec:	d3e3      	bcc.n	80095b6 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	2200      	movs	r2, #0
 80095f2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	f04f 32ff 	mov.w	r2, #4294967295
 80095fa:	615a      	str	r2, [r3, #20]
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	2280      	movs	r2, #128	@ 0x80
 8009600:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	4a0e      	ldr	r2, [pc, #56]	@ (8009640 <USB_HostInit+0x150>)
 8009606:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	4a0e      	ldr	r2, [pc, #56]	@ (8009644 <USB_HostInit+0x154>)
 800960c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009610:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009614:	2b00      	cmp	r3, #0
 8009616:	d105      	bne.n	8009624 <USB_HostInit+0x134>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	699b      	ldr	r3, [r3, #24]
 800961c:	f043 0210 	orr.w	r2, r3, #16
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	699a      	ldr	r2, [r3, #24]
 8009628:	4b07      	ldr	r3, [pc, #28]	@ (8009648 <USB_HostInit+0x158>)
 800962a:	4313      	orrs	r3, r2
 800962c:	687a      	ldr	r2, [r7, #4]
 800962e:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8009630:	7dfb      	ldrb	r3, [r7, #23]
}
 8009632:	4618      	mov	r0, r3
 8009634:	3718      	adds	r7, #24
 8009636:	46bd      	mov	sp, r7
 8009638:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800963c:	b004      	add	sp, #16
 800963e:	4770      	bx	lr
 8009640:	00600080 	.word	0x00600080
 8009644:	004000e0 	.word	0x004000e0
 8009648:	a3200008 	.word	0xa3200008

0800964c <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800964c:	b480      	push	{r7}
 800964e:	b085      	sub	sp, #20
 8009650:	af00      	add	r7, sp, #0
 8009652:	6078      	str	r0, [r7, #4]
 8009654:	460b      	mov	r3, r1
 8009656:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	68fa      	ldr	r2, [r7, #12]
 8009666:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800966a:	f023 0303 	bic.w	r3, r3, #3
 800966e:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009676:	681a      	ldr	r2, [r3, #0]
 8009678:	78fb      	ldrb	r3, [r7, #3]
 800967a:	f003 0303 	and.w	r3, r3, #3
 800967e:	68f9      	ldr	r1, [r7, #12]
 8009680:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8009684:	4313      	orrs	r3, r2
 8009686:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8009688:	78fb      	ldrb	r3, [r7, #3]
 800968a:	2b01      	cmp	r3, #1
 800968c:	d107      	bne.n	800969e <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009694:	461a      	mov	r2, r3
 8009696:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800969a:	6053      	str	r3, [r2, #4]
 800969c:	e00c      	b.n	80096b8 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 800969e:	78fb      	ldrb	r3, [r7, #3]
 80096a0:	2b02      	cmp	r3, #2
 80096a2:	d107      	bne.n	80096b4 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80096aa:	461a      	mov	r2, r3
 80096ac:	f241 7370 	movw	r3, #6000	@ 0x1770
 80096b0:	6053      	str	r3, [r2, #4]
 80096b2:	e001      	b.n	80096b8 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 80096b4:	2301      	movs	r3, #1
 80096b6:	e000      	b.n	80096ba <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 80096b8:	2300      	movs	r3, #0
}
 80096ba:	4618      	mov	r0, r3
 80096bc:	3714      	adds	r7, #20
 80096be:	46bd      	mov	sp, r7
 80096c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c4:	4770      	bx	lr

080096c6 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 80096c6:	b580      	push	{r7, lr}
 80096c8:	b084      	sub	sp, #16
 80096ca:	af00      	add	r7, sp, #0
 80096cc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 80096d2:	2300      	movs	r3, #0
 80096d4:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80096e0:	68bb      	ldr	r3, [r7, #8]
 80096e2:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80096e6:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 80096e8:	68bb      	ldr	r3, [r7, #8]
 80096ea:	68fa      	ldr	r2, [r7, #12]
 80096ec:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80096f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80096f4:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 80096f6:	2064      	movs	r0, #100	@ 0x64
 80096f8:	f7f9 f810 	bl	800271c <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 80096fc:	68bb      	ldr	r3, [r7, #8]
 80096fe:	68fa      	ldr	r2, [r7, #12]
 8009700:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8009704:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009708:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800970a:	200a      	movs	r0, #10
 800970c:	f7f9 f806 	bl	800271c <HAL_Delay>

  return HAL_OK;
 8009710:	2300      	movs	r3, #0
}
 8009712:	4618      	mov	r0, r3
 8009714:	3710      	adds	r7, #16
 8009716:	46bd      	mov	sp, r7
 8009718:	bd80      	pop	{r7, pc}

0800971a <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800971a:	b480      	push	{r7}
 800971c:	b085      	sub	sp, #20
 800971e:	af00      	add	r7, sp, #0
 8009720:	6078      	str	r0, [r7, #4]
 8009722:	460b      	mov	r3, r1
 8009724:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800972a:	2300      	movs	r3, #0
 800972c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8009738:	68bb      	ldr	r3, [r7, #8]
 800973a:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800973e:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8009740:	68bb      	ldr	r3, [r7, #8]
 8009742:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009746:	2b00      	cmp	r3, #0
 8009748:	d109      	bne.n	800975e <USB_DriveVbus+0x44>
 800974a:	78fb      	ldrb	r3, [r7, #3]
 800974c:	2b01      	cmp	r3, #1
 800974e:	d106      	bne.n	800975e <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8009750:	68bb      	ldr	r3, [r7, #8]
 8009752:	68fa      	ldr	r2, [r7, #12]
 8009754:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8009758:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800975c:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800975e:	68bb      	ldr	r3, [r7, #8]
 8009760:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009764:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009768:	d109      	bne.n	800977e <USB_DriveVbus+0x64>
 800976a:	78fb      	ldrb	r3, [r7, #3]
 800976c:	2b00      	cmp	r3, #0
 800976e:	d106      	bne.n	800977e <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8009770:	68bb      	ldr	r3, [r7, #8]
 8009772:	68fa      	ldr	r2, [r7, #12]
 8009774:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8009778:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800977c:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800977e:	2300      	movs	r3, #0
}
 8009780:	4618      	mov	r0, r3
 8009782:	3714      	adds	r7, #20
 8009784:	46bd      	mov	sp, r7
 8009786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800978a:	4770      	bx	lr

0800978c <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 800978c:	b480      	push	{r7}
 800978e:	b085      	sub	sp, #20
 8009790:	af00      	add	r7, sp, #0
 8009792:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8009798:	2300      	movs	r3, #0
 800979a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80097a6:	68bb      	ldr	r3, [r7, #8]
 80097a8:	0c5b      	lsrs	r3, r3, #17
 80097aa:	f003 0303 	and.w	r3, r3, #3
}
 80097ae:	4618      	mov	r0, r3
 80097b0:	3714      	adds	r7, #20
 80097b2:	46bd      	mov	sp, r7
 80097b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b8:	4770      	bx	lr

080097ba <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 80097ba:	b480      	push	{r7}
 80097bc:	b085      	sub	sp, #20
 80097be:	af00      	add	r7, sp, #0
 80097c0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80097cc:	689b      	ldr	r3, [r3, #8]
 80097ce:	b29b      	uxth	r3, r3
}
 80097d0:	4618      	mov	r0, r3
 80097d2:	3714      	adds	r7, #20
 80097d4:	46bd      	mov	sp, r7
 80097d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097da:	4770      	bx	lr

080097dc <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 80097dc:	b580      	push	{r7, lr}
 80097de:	b088      	sub	sp, #32
 80097e0:	af00      	add	r7, sp, #0
 80097e2:	6078      	str	r0, [r7, #4]
 80097e4:	4608      	mov	r0, r1
 80097e6:	4611      	mov	r1, r2
 80097e8:	461a      	mov	r2, r3
 80097ea:	4603      	mov	r3, r0
 80097ec:	70fb      	strb	r3, [r7, #3]
 80097ee:	460b      	mov	r3, r1
 80097f0:	70bb      	strb	r3, [r7, #2]
 80097f2:	4613      	mov	r3, r2
 80097f4:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 80097f6:	2300      	movs	r3, #0
 80097f8:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 80097fe:	78fb      	ldrb	r3, [r7, #3]
 8009800:	015a      	lsls	r2, r3, #5
 8009802:	693b      	ldr	r3, [r7, #16]
 8009804:	4413      	add	r3, r2
 8009806:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800980a:	461a      	mov	r2, r3
 800980c:	f04f 33ff 	mov.w	r3, #4294967295
 8009810:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8009812:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8009816:	2b03      	cmp	r3, #3
 8009818:	d867      	bhi.n	80098ea <USB_HC_Init+0x10e>
 800981a:	a201      	add	r2, pc, #4	@ (adr r2, 8009820 <USB_HC_Init+0x44>)
 800981c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009820:	08009831 	.word	0x08009831
 8009824:	080098ad 	.word	0x080098ad
 8009828:	08009831 	.word	0x08009831
 800982c:	0800986f 	.word	0x0800986f
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009830:	78fb      	ldrb	r3, [r7, #3]
 8009832:	015a      	lsls	r2, r3, #5
 8009834:	693b      	ldr	r3, [r7, #16]
 8009836:	4413      	add	r3, r2
 8009838:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800983c:	461a      	mov	r2, r3
 800983e:	f240 439d 	movw	r3, #1181	@ 0x49d
 8009842:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8009844:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009848:	2b00      	cmp	r3, #0
 800984a:	da51      	bge.n	80098f0 <USB_HC_Init+0x114>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800984c:	78fb      	ldrb	r3, [r7, #3]
 800984e:	015a      	lsls	r2, r3, #5
 8009850:	693b      	ldr	r3, [r7, #16]
 8009852:	4413      	add	r3, r2
 8009854:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009858:	68db      	ldr	r3, [r3, #12]
 800985a:	78fa      	ldrb	r2, [r7, #3]
 800985c:	0151      	lsls	r1, r2, #5
 800985e:	693a      	ldr	r2, [r7, #16]
 8009860:	440a      	add	r2, r1
 8009862:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009866:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800986a:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 800986c:	e040      	b.n	80098f0 <USB_HC_Init+0x114>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800986e:	78fb      	ldrb	r3, [r7, #3]
 8009870:	015a      	lsls	r2, r3, #5
 8009872:	693b      	ldr	r3, [r7, #16]
 8009874:	4413      	add	r3, r2
 8009876:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800987a:	461a      	mov	r2, r3
 800987c:	f240 639d 	movw	r3, #1693	@ 0x69d
 8009880:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8009882:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009886:	2b00      	cmp	r3, #0
 8009888:	da34      	bge.n	80098f4 <USB_HC_Init+0x118>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800988a:	78fb      	ldrb	r3, [r7, #3]
 800988c:	015a      	lsls	r2, r3, #5
 800988e:	693b      	ldr	r3, [r7, #16]
 8009890:	4413      	add	r3, r2
 8009892:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009896:	68db      	ldr	r3, [r3, #12]
 8009898:	78fa      	ldrb	r2, [r7, #3]
 800989a:	0151      	lsls	r1, r2, #5
 800989c:	693a      	ldr	r2, [r7, #16]
 800989e:	440a      	add	r2, r1
 80098a0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80098a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80098a8:	60d3      	str	r3, [r2, #12]
      }

      break;
 80098aa:	e023      	b.n	80098f4 <USB_HC_Init+0x118>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80098ac:	78fb      	ldrb	r3, [r7, #3]
 80098ae:	015a      	lsls	r2, r3, #5
 80098b0:	693b      	ldr	r3, [r7, #16]
 80098b2:	4413      	add	r3, r2
 80098b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80098b8:	461a      	mov	r2, r3
 80098ba:	f240 2325 	movw	r3, #549	@ 0x225
 80098be:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80098c0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	da17      	bge.n	80098f8 <USB_HC_Init+0x11c>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80098c8:	78fb      	ldrb	r3, [r7, #3]
 80098ca:	015a      	lsls	r2, r3, #5
 80098cc:	693b      	ldr	r3, [r7, #16]
 80098ce:	4413      	add	r3, r2
 80098d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80098d4:	68db      	ldr	r3, [r3, #12]
 80098d6:	78fa      	ldrb	r2, [r7, #3]
 80098d8:	0151      	lsls	r1, r2, #5
 80098da:	693a      	ldr	r2, [r7, #16]
 80098dc:	440a      	add	r2, r1
 80098de:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80098e2:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 80098e6:	60d3      	str	r3, [r2, #12]
      }
      break;
 80098e8:	e006      	b.n	80098f8 <USB_HC_Init+0x11c>

    default:
      ret = HAL_ERROR;
 80098ea:	2301      	movs	r3, #1
 80098ec:	77fb      	strb	r3, [r7, #31]
      break;
 80098ee:	e004      	b.n	80098fa <USB_HC_Init+0x11e>
      break;
 80098f0:	bf00      	nop
 80098f2:	e002      	b.n	80098fa <USB_HC_Init+0x11e>
      break;
 80098f4:	bf00      	nop
 80098f6:	e000      	b.n	80098fa <USB_HC_Init+0x11e>
      break;
 80098f8:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80098fa:	78fb      	ldrb	r3, [r7, #3]
 80098fc:	015a      	lsls	r2, r3, #5
 80098fe:	693b      	ldr	r3, [r7, #16]
 8009900:	4413      	add	r3, r2
 8009902:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009906:	461a      	mov	r2, r3
 8009908:	2300      	movs	r3, #0
 800990a:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800990c:	78fb      	ldrb	r3, [r7, #3]
 800990e:	015a      	lsls	r2, r3, #5
 8009910:	693b      	ldr	r3, [r7, #16]
 8009912:	4413      	add	r3, r2
 8009914:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009918:	68db      	ldr	r3, [r3, #12]
 800991a:	78fa      	ldrb	r2, [r7, #3]
 800991c:	0151      	lsls	r1, r2, #5
 800991e:	693a      	ldr	r2, [r7, #16]
 8009920:	440a      	add	r2, r1
 8009922:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009926:	f043 0302 	orr.w	r3, r3, #2
 800992a:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800992c:	693b      	ldr	r3, [r7, #16]
 800992e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009932:	699a      	ldr	r2, [r3, #24]
 8009934:	78fb      	ldrb	r3, [r7, #3]
 8009936:	f003 030f 	and.w	r3, r3, #15
 800993a:	2101      	movs	r1, #1
 800993c:	fa01 f303 	lsl.w	r3, r1, r3
 8009940:	6939      	ldr	r1, [r7, #16]
 8009942:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8009946:	4313      	orrs	r3, r2
 8009948:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	699b      	ldr	r3, [r3, #24]
 800994e:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8009956:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800995a:	2b00      	cmp	r3, #0
 800995c:	da03      	bge.n	8009966 <USB_HC_Init+0x18a>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800995e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009962:	61bb      	str	r3, [r7, #24]
 8009964:	e001      	b.n	800996a <USB_HC_Init+0x18e>
  }
  else
  {
    HCcharEpDir = 0U;
 8009966:	2300      	movs	r3, #0
 8009968:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800996a:	6878      	ldr	r0, [r7, #4]
 800996c:	f7ff ff0e 	bl	800978c <USB_GetHostSpeed>
 8009970:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8009972:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009976:	2b02      	cmp	r3, #2
 8009978:	d106      	bne.n	8009988 <USB_HC_Init+0x1ac>
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	2b02      	cmp	r3, #2
 800997e:	d003      	beq.n	8009988 <USB_HC_Init+0x1ac>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8009980:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8009984:	617b      	str	r3, [r7, #20]
 8009986:	e001      	b.n	800998c <USB_HC_Init+0x1b0>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8009988:	2300      	movs	r3, #0
 800998a:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800998c:	787b      	ldrb	r3, [r7, #1]
 800998e:	059b      	lsls	r3, r3, #22
 8009990:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8009994:	78bb      	ldrb	r3, [r7, #2]
 8009996:	02db      	lsls	r3, r3, #11
 8009998:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800999c:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800999e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80099a2:	049b      	lsls	r3, r3, #18
 80099a4:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80099a8:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 80099aa:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80099ac:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80099b0:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80099b2:	69bb      	ldr	r3, [r7, #24]
 80099b4:	431a      	orrs	r2, r3
 80099b6:	697b      	ldr	r3, [r7, #20]
 80099b8:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80099ba:	78fa      	ldrb	r2, [r7, #3]
 80099bc:	0151      	lsls	r1, r2, #5
 80099be:	693a      	ldr	r2, [r7, #16]
 80099c0:	440a      	add	r2, r1
 80099c2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80099c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80099ca:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 80099cc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80099d0:	2b03      	cmp	r3, #3
 80099d2:	d003      	beq.n	80099dc <USB_HC_Init+0x200>
 80099d4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80099d8:	2b01      	cmp	r3, #1
 80099da:	d10f      	bne.n	80099fc <USB_HC_Init+0x220>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80099dc:	78fb      	ldrb	r3, [r7, #3]
 80099de:	015a      	lsls	r2, r3, #5
 80099e0:	693b      	ldr	r3, [r7, #16]
 80099e2:	4413      	add	r3, r2
 80099e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	78fa      	ldrb	r2, [r7, #3]
 80099ec:	0151      	lsls	r1, r2, #5
 80099ee:	693a      	ldr	r2, [r7, #16]
 80099f0:	440a      	add	r2, r1
 80099f2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80099f6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80099fa:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80099fc:	7ffb      	ldrb	r3, [r7, #31]
}
 80099fe:	4618      	mov	r0, r3
 8009a00:	3720      	adds	r7, #32
 8009a02:	46bd      	mov	sp, r7
 8009a04:	bd80      	pop	{r7, pc}
 8009a06:	bf00      	nop

08009a08 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8009a08:	b580      	push	{r7, lr}
 8009a0a:	b08c      	sub	sp, #48	@ 0x30
 8009a0c:	af02      	add	r7, sp, #8
 8009a0e:	60f8      	str	r0, [r7, #12]
 8009a10:	60b9      	str	r1, [r7, #8]
 8009a12:	4613      	mov	r3, r2
 8009a14:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8009a1a:	68bb      	ldr	r3, [r7, #8]
 8009a1c:	785b      	ldrb	r3, [r3, #1]
 8009a1e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8009a20:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009a24:	837b      	strh	r3, [r7, #26]
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8009a26:	68bb      	ldr	r3, [r7, #8]
 8009a28:	799b      	ldrb	r3, [r3, #6]
 8009a2a:	2b01      	cmp	r3, #1
 8009a2c:	d158      	bne.n	8009ae0 <USB_HC_StartXfer+0xd8>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8009a2e:	2301      	movs	r3, #1
 8009a30:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8009a32:	68bb      	ldr	r3, [r7, #8]
 8009a34:	78db      	ldrb	r3, [r3, #3]
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d007      	beq.n	8009a4a <USB_HC_StartXfer+0x42>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8009a3a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009a3c:	68ba      	ldr	r2, [r7, #8]
 8009a3e:	8a92      	ldrh	r2, [r2, #20]
 8009a40:	fb03 f202 	mul.w	r2, r3, r2
 8009a44:	68bb      	ldr	r3, [r7, #8]
 8009a46:	61da      	str	r2, [r3, #28]
 8009a48:	e079      	b.n	8009b3e <USB_HC_StartXfer+0x136>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8009a4a:	68bb      	ldr	r3, [r7, #8]
 8009a4c:	7c9b      	ldrb	r3, [r3, #18]
 8009a4e:	2b01      	cmp	r3, #1
 8009a50:	d130      	bne.n	8009ab4 <USB_HC_StartXfer+0xac>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8009a52:	68bb      	ldr	r3, [r7, #8]
 8009a54:	6a1b      	ldr	r3, [r3, #32]
 8009a56:	2bbc      	cmp	r3, #188	@ 0xbc
 8009a58:	d918      	bls.n	8009a8c <USB_HC_StartXfer+0x84>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8009a5a:	68bb      	ldr	r3, [r7, #8]
 8009a5c:	8a9b      	ldrh	r3, [r3, #20]
 8009a5e:	461a      	mov	r2, r3
 8009a60:	68bb      	ldr	r3, [r7, #8]
 8009a62:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8009a64:	68bb      	ldr	r3, [r7, #8]
 8009a66:	69da      	ldr	r2, [r3, #28]
 8009a68:	68bb      	ldr	r3, [r7, #8]
 8009a6a:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8009a6c:	68bb      	ldr	r3, [r7, #8]
 8009a6e:	68db      	ldr	r3, [r3, #12]
 8009a70:	2b01      	cmp	r3, #1
 8009a72:	d003      	beq.n	8009a7c <USB_HC_StartXfer+0x74>
 8009a74:	68bb      	ldr	r3, [r7, #8]
 8009a76:	68db      	ldr	r3, [r3, #12]
 8009a78:	2b02      	cmp	r3, #2
 8009a7a:	d103      	bne.n	8009a84 <USB_HC_StartXfer+0x7c>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8009a7c:	68bb      	ldr	r3, [r7, #8]
 8009a7e:	2202      	movs	r2, #2
 8009a80:	60da      	str	r2, [r3, #12]
 8009a82:	e05c      	b.n	8009b3e <USB_HC_StartXfer+0x136>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8009a84:	68bb      	ldr	r3, [r7, #8]
 8009a86:	2201      	movs	r2, #1
 8009a88:	60da      	str	r2, [r3, #12]
 8009a8a:	e058      	b.n	8009b3e <USB_HC_StartXfer+0x136>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8009a8c:	68bb      	ldr	r3, [r7, #8]
 8009a8e:	6a1a      	ldr	r2, [r3, #32]
 8009a90:	68bb      	ldr	r3, [r7, #8]
 8009a92:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8009a94:	68bb      	ldr	r3, [r7, #8]
 8009a96:	68db      	ldr	r3, [r3, #12]
 8009a98:	2b01      	cmp	r3, #1
 8009a9a:	d007      	beq.n	8009aac <USB_HC_StartXfer+0xa4>
 8009a9c:	68bb      	ldr	r3, [r7, #8]
 8009a9e:	68db      	ldr	r3, [r3, #12]
 8009aa0:	2b02      	cmp	r3, #2
 8009aa2:	d003      	beq.n	8009aac <USB_HC_StartXfer+0xa4>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8009aa4:	68bb      	ldr	r3, [r7, #8]
 8009aa6:	2204      	movs	r2, #4
 8009aa8:	60da      	str	r2, [r3, #12]
 8009aaa:	e048      	b.n	8009b3e <USB_HC_StartXfer+0x136>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8009aac:	68bb      	ldr	r3, [r7, #8]
 8009aae:	2203      	movs	r2, #3
 8009ab0:	60da      	str	r2, [r3, #12]
 8009ab2:	e044      	b.n	8009b3e <USB_HC_StartXfer+0x136>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8009ab4:	79fb      	ldrb	r3, [r7, #7]
 8009ab6:	2b01      	cmp	r3, #1
 8009ab8:	d10d      	bne.n	8009ad6 <USB_HC_StartXfer+0xce>
 8009aba:	68bb      	ldr	r3, [r7, #8]
 8009abc:	6a1b      	ldr	r3, [r3, #32]
 8009abe:	68ba      	ldr	r2, [r7, #8]
 8009ac0:	8a92      	ldrh	r2, [r2, #20]
 8009ac2:	4293      	cmp	r3, r2
 8009ac4:	d907      	bls.n	8009ad6 <USB_HC_StartXfer+0xce>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8009ac6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009ac8:	68ba      	ldr	r2, [r7, #8]
 8009aca:	8a92      	ldrh	r2, [r2, #20]
 8009acc:	fb03 f202 	mul.w	r2, r3, r2
 8009ad0:	68bb      	ldr	r3, [r7, #8]
 8009ad2:	61da      	str	r2, [r3, #28]
 8009ad4:	e033      	b.n	8009b3e <USB_HC_StartXfer+0x136>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8009ad6:	68bb      	ldr	r3, [r7, #8]
 8009ad8:	6a1a      	ldr	r2, [r3, #32]
 8009ada:	68bb      	ldr	r3, [r7, #8]
 8009adc:	61da      	str	r2, [r3, #28]
 8009ade:	e02e      	b.n	8009b3e <USB_HC_StartXfer+0x136>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8009ae0:	68bb      	ldr	r3, [r7, #8]
 8009ae2:	6a1b      	ldr	r3, [r3, #32]
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d018      	beq.n	8009b1a <USB_HC_StartXfer+0x112>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8009ae8:	68bb      	ldr	r3, [r7, #8]
 8009aea:	6a1b      	ldr	r3, [r3, #32]
 8009aec:	68ba      	ldr	r2, [r7, #8]
 8009aee:	8a92      	ldrh	r2, [r2, #20]
 8009af0:	4413      	add	r3, r2
 8009af2:	3b01      	subs	r3, #1
 8009af4:	68ba      	ldr	r2, [r7, #8]
 8009af6:	8a92      	ldrh	r2, [r2, #20]
 8009af8:	fbb3 f3f2 	udiv	r3, r3, r2
 8009afc:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8009afe:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8009b00:	8b7b      	ldrh	r3, [r7, #26]
 8009b02:	429a      	cmp	r2, r3
 8009b04:	d90b      	bls.n	8009b1e <USB_HC_StartXfer+0x116>
      {
        num_packets = max_hc_pkt_count;
 8009b06:	8b7b      	ldrh	r3, [r7, #26]
 8009b08:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8009b0a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009b0c:	68ba      	ldr	r2, [r7, #8]
 8009b0e:	8a92      	ldrh	r2, [r2, #20]
 8009b10:	fb03 f202 	mul.w	r2, r3, r2
 8009b14:	68bb      	ldr	r3, [r7, #8]
 8009b16:	61da      	str	r2, [r3, #28]
 8009b18:	e001      	b.n	8009b1e <USB_HC_StartXfer+0x116>
      }
    }
    else
    {
      num_packets = 1U;
 8009b1a:	2301      	movs	r3, #1
 8009b1c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8009b1e:	68bb      	ldr	r3, [r7, #8]
 8009b20:	78db      	ldrb	r3, [r3, #3]
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d007      	beq.n	8009b36 <USB_HC_StartXfer+0x12e>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8009b26:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009b28:	68ba      	ldr	r2, [r7, #8]
 8009b2a:	8a92      	ldrh	r2, [r2, #20]
 8009b2c:	fb03 f202 	mul.w	r2, r3, r2
 8009b30:	68bb      	ldr	r3, [r7, #8]
 8009b32:	61da      	str	r2, [r3, #28]
 8009b34:	e003      	b.n	8009b3e <USB_HC_StartXfer+0x136>
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8009b36:	68bb      	ldr	r3, [r7, #8]
 8009b38:	6a1a      	ldr	r2, [r3, #32]
 8009b3a:	68bb      	ldr	r3, [r7, #8]
 8009b3c:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8009b3e:	68bb      	ldr	r3, [r7, #8]
 8009b40:	69db      	ldr	r3, [r3, #28]
 8009b42:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8009b46:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009b48:	04d9      	lsls	r1, r3, #19
 8009b4a:	4ba4      	ldr	r3, [pc, #656]	@ (8009ddc <USB_HC_StartXfer+0x3d4>)
 8009b4c:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8009b4e:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8009b50:	68bb      	ldr	r3, [r7, #8]
 8009b52:	7d9b      	ldrb	r3, [r3, #22]
 8009b54:	075b      	lsls	r3, r3, #29
 8009b56:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8009b5a:	69f9      	ldr	r1, [r7, #28]
 8009b5c:	0148      	lsls	r0, r1, #5
 8009b5e:	6a39      	ldr	r1, [r7, #32]
 8009b60:	4401      	add	r1, r0
 8009b62:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8009b66:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8009b68:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8009b6a:	79fb      	ldrb	r3, [r7, #7]
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d009      	beq.n	8009b84 <USB_HC_StartXfer+0x17c>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8009b70:	68bb      	ldr	r3, [r7, #8]
 8009b72:	6999      	ldr	r1, [r3, #24]
 8009b74:	69fb      	ldr	r3, [r7, #28]
 8009b76:	015a      	lsls	r2, r3, #5
 8009b78:	6a3b      	ldr	r3, [r7, #32]
 8009b7a:	4413      	add	r3, r2
 8009b7c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009b80:	460a      	mov	r2, r1
 8009b82:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8009b84:	6a3b      	ldr	r3, [r7, #32]
 8009b86:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009b8a:	689b      	ldr	r3, [r3, #8]
 8009b8c:	f003 0301 	and.w	r3, r3, #1
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	bf0c      	ite	eq
 8009b94:	2301      	moveq	r3, #1
 8009b96:	2300      	movne	r3, #0
 8009b98:	b2db      	uxtb	r3, r3
 8009b9a:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8009b9c:	69fb      	ldr	r3, [r7, #28]
 8009b9e:	015a      	lsls	r2, r3, #5
 8009ba0:	6a3b      	ldr	r3, [r7, #32]
 8009ba2:	4413      	add	r3, r2
 8009ba4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	69fa      	ldr	r2, [r7, #28]
 8009bac:	0151      	lsls	r1, r2, #5
 8009bae:	6a3a      	ldr	r2, [r7, #32]
 8009bb0:	440a      	add	r2, r1
 8009bb2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009bb6:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009bba:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8009bbc:	69fb      	ldr	r3, [r7, #28]
 8009bbe:	015a      	lsls	r2, r3, #5
 8009bc0:	6a3b      	ldr	r3, [r7, #32]
 8009bc2:	4413      	add	r3, r2
 8009bc4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009bc8:	681a      	ldr	r2, [r3, #0]
 8009bca:	7e7b      	ldrb	r3, [r7, #25]
 8009bcc:	075b      	lsls	r3, r3, #29
 8009bce:	69f9      	ldr	r1, [r7, #28]
 8009bd0:	0148      	lsls	r0, r1, #5
 8009bd2:	6a39      	ldr	r1, [r7, #32]
 8009bd4:	4401      	add	r1, r0
 8009bd6:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8009bda:	4313      	orrs	r3, r2
 8009bdc:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8009bde:	68bb      	ldr	r3, [r7, #8]
 8009be0:	799b      	ldrb	r3, [r3, #6]
 8009be2:	2b01      	cmp	r3, #1
 8009be4:	f040 80c4 	bne.w	8009d70 <USB_HC_StartXfer+0x368>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8009be8:	68bb      	ldr	r3, [r7, #8]
 8009bea:	7c5b      	ldrb	r3, [r3, #17]
 8009bec:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8009bee:	68ba      	ldr	r2, [r7, #8]
 8009bf0:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8009bf2:	4313      	orrs	r3, r2
 8009bf4:	69fa      	ldr	r2, [r7, #28]
 8009bf6:	0151      	lsls	r1, r2, #5
 8009bf8:	6a3a      	ldr	r2, [r7, #32]
 8009bfa:	440a      	add	r2, r1
 8009bfc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8009c00:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8009c04:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8009c06:	69fb      	ldr	r3, [r7, #28]
 8009c08:	015a      	lsls	r2, r3, #5
 8009c0a:	6a3b      	ldr	r3, [r7, #32]
 8009c0c:	4413      	add	r3, r2
 8009c0e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009c12:	68db      	ldr	r3, [r3, #12]
 8009c14:	69fa      	ldr	r2, [r7, #28]
 8009c16:	0151      	lsls	r1, r2, #5
 8009c18:	6a3a      	ldr	r2, [r7, #32]
 8009c1a:	440a      	add	r2, r1
 8009c1c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009c20:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8009c24:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8009c26:	68bb      	ldr	r3, [r7, #8]
 8009c28:	79db      	ldrb	r3, [r3, #7]
 8009c2a:	2b01      	cmp	r3, #1
 8009c2c:	d123      	bne.n	8009c76 <USB_HC_StartXfer+0x26e>
 8009c2e:	68bb      	ldr	r3, [r7, #8]
 8009c30:	78db      	ldrb	r3, [r3, #3]
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d11f      	bne.n	8009c76 <USB_HC_StartXfer+0x26e>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8009c36:	69fb      	ldr	r3, [r7, #28]
 8009c38:	015a      	lsls	r2, r3, #5
 8009c3a:	6a3b      	ldr	r3, [r7, #32]
 8009c3c:	4413      	add	r3, r2
 8009c3e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009c42:	685b      	ldr	r3, [r3, #4]
 8009c44:	69fa      	ldr	r2, [r7, #28]
 8009c46:	0151      	lsls	r1, r2, #5
 8009c48:	6a3a      	ldr	r2, [r7, #32]
 8009c4a:	440a      	add	r2, r1
 8009c4c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009c50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009c54:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8009c56:	69fb      	ldr	r3, [r7, #28]
 8009c58:	015a      	lsls	r2, r3, #5
 8009c5a:	6a3b      	ldr	r3, [r7, #32]
 8009c5c:	4413      	add	r3, r2
 8009c5e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009c62:	68db      	ldr	r3, [r3, #12]
 8009c64:	69fa      	ldr	r2, [r7, #28]
 8009c66:	0151      	lsls	r1, r2, #5
 8009c68:	6a3a      	ldr	r2, [r7, #32]
 8009c6a:	440a      	add	r2, r1
 8009c6c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009c70:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009c74:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8009c76:	68bb      	ldr	r3, [r7, #8]
 8009c78:	7c9b      	ldrb	r3, [r3, #18]
 8009c7a:	2b01      	cmp	r3, #1
 8009c7c:	d003      	beq.n	8009c86 <USB_HC_StartXfer+0x27e>
 8009c7e:	68bb      	ldr	r3, [r7, #8]
 8009c80:	7c9b      	ldrb	r3, [r3, #18]
 8009c82:	2b03      	cmp	r3, #3
 8009c84:	d117      	bne.n	8009cb6 <USB_HC_StartXfer+0x2ae>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8009c86:	68bb      	ldr	r3, [r7, #8]
 8009c88:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8009c8a:	2b01      	cmp	r3, #1
 8009c8c:	d113      	bne.n	8009cb6 <USB_HC_StartXfer+0x2ae>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8009c8e:	68bb      	ldr	r3, [r7, #8]
 8009c90:	78db      	ldrb	r3, [r3, #3]
 8009c92:	2b01      	cmp	r3, #1
 8009c94:	d10f      	bne.n	8009cb6 <USB_HC_StartXfer+0x2ae>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8009c96:	69fb      	ldr	r3, [r7, #28]
 8009c98:	015a      	lsls	r2, r3, #5
 8009c9a:	6a3b      	ldr	r3, [r7, #32]
 8009c9c:	4413      	add	r3, r2
 8009c9e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009ca2:	685b      	ldr	r3, [r3, #4]
 8009ca4:	69fa      	ldr	r2, [r7, #28]
 8009ca6:	0151      	lsls	r1, r2, #5
 8009ca8:	6a3a      	ldr	r2, [r7, #32]
 8009caa:	440a      	add	r2, r1
 8009cac:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009cb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009cb4:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8009cb6:	68bb      	ldr	r3, [r7, #8]
 8009cb8:	7c9b      	ldrb	r3, [r3, #18]
 8009cba:	2b01      	cmp	r3, #1
 8009cbc:	d163      	bne.n	8009d86 <USB_HC_StartXfer+0x37e>
 8009cbe:	68bb      	ldr	r3, [r7, #8]
 8009cc0:	78db      	ldrb	r3, [r3, #3]
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d15f      	bne.n	8009d86 <USB_HC_StartXfer+0x37e>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8009cc6:	68bb      	ldr	r3, [r7, #8]
 8009cc8:	68db      	ldr	r3, [r3, #12]
 8009cca:	3b01      	subs	r3, #1
 8009ccc:	2b03      	cmp	r3, #3
 8009cce:	d859      	bhi.n	8009d84 <USB_HC_StartXfer+0x37c>
 8009cd0:	a201      	add	r2, pc, #4	@ (adr r2, 8009cd8 <USB_HC_StartXfer+0x2d0>)
 8009cd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009cd6:	bf00      	nop
 8009cd8:	08009ce9 	.word	0x08009ce9
 8009cdc:	08009d0b 	.word	0x08009d0b
 8009ce0:	08009d2d 	.word	0x08009d2d
 8009ce4:	08009d4f 	.word	0x08009d4f
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8009ce8:	69fb      	ldr	r3, [r7, #28]
 8009cea:	015a      	lsls	r2, r3, #5
 8009cec:	6a3b      	ldr	r3, [r7, #32]
 8009cee:	4413      	add	r3, r2
 8009cf0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009cf4:	685b      	ldr	r3, [r3, #4]
 8009cf6:	69fa      	ldr	r2, [r7, #28]
 8009cf8:	0151      	lsls	r1, r2, #5
 8009cfa:	6a3a      	ldr	r2, [r7, #32]
 8009cfc:	440a      	add	r2, r1
 8009cfe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009d02:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009d06:	6053      	str	r3, [r2, #4]
          break;
 8009d08:	e03d      	b.n	8009d86 <USB_HC_StartXfer+0x37e>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8009d0a:	69fb      	ldr	r3, [r7, #28]
 8009d0c:	015a      	lsls	r2, r3, #5
 8009d0e:	6a3b      	ldr	r3, [r7, #32]
 8009d10:	4413      	add	r3, r2
 8009d12:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009d16:	685b      	ldr	r3, [r3, #4]
 8009d18:	69fa      	ldr	r2, [r7, #28]
 8009d1a:	0151      	lsls	r1, r2, #5
 8009d1c:	6a3a      	ldr	r2, [r7, #32]
 8009d1e:	440a      	add	r2, r1
 8009d20:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009d24:	f043 030e 	orr.w	r3, r3, #14
 8009d28:	6053      	str	r3, [r2, #4]
          break;
 8009d2a:	e02c      	b.n	8009d86 <USB_HC_StartXfer+0x37e>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8009d2c:	69fb      	ldr	r3, [r7, #28]
 8009d2e:	015a      	lsls	r2, r3, #5
 8009d30:	6a3b      	ldr	r3, [r7, #32]
 8009d32:	4413      	add	r3, r2
 8009d34:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009d38:	685b      	ldr	r3, [r3, #4]
 8009d3a:	69fa      	ldr	r2, [r7, #28]
 8009d3c:	0151      	lsls	r1, r2, #5
 8009d3e:	6a3a      	ldr	r2, [r7, #32]
 8009d40:	440a      	add	r2, r1
 8009d42:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009d46:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009d4a:	6053      	str	r3, [r2, #4]
          break;
 8009d4c:	e01b      	b.n	8009d86 <USB_HC_StartXfer+0x37e>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8009d4e:	69fb      	ldr	r3, [r7, #28]
 8009d50:	015a      	lsls	r2, r3, #5
 8009d52:	6a3b      	ldr	r3, [r7, #32]
 8009d54:	4413      	add	r3, r2
 8009d56:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009d5a:	685b      	ldr	r3, [r3, #4]
 8009d5c:	69fa      	ldr	r2, [r7, #28]
 8009d5e:	0151      	lsls	r1, r2, #5
 8009d60:	6a3a      	ldr	r2, [r7, #32]
 8009d62:	440a      	add	r2, r1
 8009d64:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009d68:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009d6c:	6053      	str	r3, [r2, #4]
          break;
 8009d6e:	e00a      	b.n	8009d86 <USB_HC_StartXfer+0x37e>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8009d70:	69fb      	ldr	r3, [r7, #28]
 8009d72:	015a      	lsls	r2, r3, #5
 8009d74:	6a3b      	ldr	r3, [r7, #32]
 8009d76:	4413      	add	r3, r2
 8009d78:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009d7c:	461a      	mov	r2, r3
 8009d7e:	2300      	movs	r3, #0
 8009d80:	6053      	str	r3, [r2, #4]
 8009d82:	e000      	b.n	8009d86 <USB_HC_StartXfer+0x37e>
          break;
 8009d84:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8009d86:	69fb      	ldr	r3, [r7, #28]
 8009d88:	015a      	lsls	r2, r3, #5
 8009d8a:	6a3b      	ldr	r3, [r7, #32]
 8009d8c:	4413      	add	r3, r2
 8009d8e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009d96:	693b      	ldr	r3, [r7, #16]
 8009d98:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009d9c:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8009d9e:	68bb      	ldr	r3, [r7, #8]
 8009da0:	78db      	ldrb	r3, [r3, #3]
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d004      	beq.n	8009db0 <USB_HC_StartXfer+0x3a8>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8009da6:	693b      	ldr	r3, [r7, #16]
 8009da8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009dac:	613b      	str	r3, [r7, #16]
 8009dae:	e003      	b.n	8009db8 <USB_HC_StartXfer+0x3b0>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8009db0:	693b      	ldr	r3, [r7, #16]
 8009db2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009db6:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009db8:	693b      	ldr	r3, [r7, #16]
 8009dba:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009dbe:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8009dc0:	69fb      	ldr	r3, [r7, #28]
 8009dc2:	015a      	lsls	r2, r3, #5
 8009dc4:	6a3b      	ldr	r3, [r7, #32]
 8009dc6:	4413      	add	r3, r2
 8009dc8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009dcc:	461a      	mov	r2, r3
 8009dce:	693b      	ldr	r3, [r7, #16]
 8009dd0:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8009dd2:	79fb      	ldrb	r3, [r7, #7]
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d003      	beq.n	8009de0 <USB_HC_StartXfer+0x3d8>
  {
    return HAL_OK;
 8009dd8:	2300      	movs	r3, #0
 8009dda:	e055      	b.n	8009e88 <USB_HC_StartXfer+0x480>
 8009ddc:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8009de0:	68bb      	ldr	r3, [r7, #8]
 8009de2:	78db      	ldrb	r3, [r3, #3]
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d14e      	bne.n	8009e86 <USB_HC_StartXfer+0x47e>
 8009de8:	68bb      	ldr	r3, [r7, #8]
 8009dea:	6a1b      	ldr	r3, [r3, #32]
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d04a      	beq.n	8009e86 <USB_HC_StartXfer+0x47e>
 8009df0:	68bb      	ldr	r3, [r7, #8]
 8009df2:	79db      	ldrb	r3, [r3, #7]
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d146      	bne.n	8009e86 <USB_HC_StartXfer+0x47e>
  {
    switch (hc->ep_type)
 8009df8:	68bb      	ldr	r3, [r7, #8]
 8009dfa:	7c9b      	ldrb	r3, [r3, #18]
 8009dfc:	2b03      	cmp	r3, #3
 8009dfe:	d831      	bhi.n	8009e64 <USB_HC_StartXfer+0x45c>
 8009e00:	a201      	add	r2, pc, #4	@ (adr r2, 8009e08 <USB_HC_StartXfer+0x400>)
 8009e02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e06:	bf00      	nop
 8009e08:	08009e19 	.word	0x08009e19
 8009e0c:	08009e3d 	.word	0x08009e3d
 8009e10:	08009e19 	.word	0x08009e19
 8009e14:	08009e3d 	.word	0x08009e3d
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8009e18:	68bb      	ldr	r3, [r7, #8]
 8009e1a:	6a1b      	ldr	r3, [r3, #32]
 8009e1c:	3303      	adds	r3, #3
 8009e1e:	089b      	lsrs	r3, r3, #2
 8009e20:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8009e22:	8afa      	ldrh	r2, [r7, #22]
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e28:	b29b      	uxth	r3, r3
 8009e2a:	429a      	cmp	r2, r3
 8009e2c:	d91c      	bls.n	8009e68 <USB_HC_StartXfer+0x460>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	699b      	ldr	r3, [r3, #24]
 8009e32:	f043 0220 	orr.w	r2, r3, #32
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	619a      	str	r2, [r3, #24]
        }
        break;
 8009e3a:	e015      	b.n	8009e68 <USB_HC_StartXfer+0x460>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8009e3c:	68bb      	ldr	r3, [r7, #8]
 8009e3e:	6a1b      	ldr	r3, [r3, #32]
 8009e40:	3303      	adds	r3, #3
 8009e42:	089b      	lsrs	r3, r3, #2
 8009e44:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8009e46:	8afa      	ldrh	r2, [r7, #22]
 8009e48:	6a3b      	ldr	r3, [r7, #32]
 8009e4a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009e4e:	691b      	ldr	r3, [r3, #16]
 8009e50:	b29b      	uxth	r3, r3
 8009e52:	429a      	cmp	r2, r3
 8009e54:	d90a      	bls.n	8009e6c <USB_HC_StartXfer+0x464>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	699b      	ldr	r3, [r3, #24]
 8009e5a:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	619a      	str	r2, [r3, #24]
        }
        break;
 8009e62:	e003      	b.n	8009e6c <USB_HC_StartXfer+0x464>

      default:
        break;
 8009e64:	bf00      	nop
 8009e66:	e002      	b.n	8009e6e <USB_HC_StartXfer+0x466>
        break;
 8009e68:	bf00      	nop
 8009e6a:	e000      	b.n	8009e6e <USB_HC_StartXfer+0x466>
        break;
 8009e6c:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8009e6e:	68bb      	ldr	r3, [r7, #8]
 8009e70:	6999      	ldr	r1, [r3, #24]
 8009e72:	68bb      	ldr	r3, [r7, #8]
 8009e74:	785a      	ldrb	r2, [r3, #1]
 8009e76:	68bb      	ldr	r3, [r7, #8]
 8009e78:	6a1b      	ldr	r3, [r3, #32]
 8009e7a:	b29b      	uxth	r3, r3
 8009e7c:	2000      	movs	r0, #0
 8009e7e:	9000      	str	r0, [sp, #0]
 8009e80:	68f8      	ldr	r0, [r7, #12]
 8009e82:	f7ff fa25 	bl	80092d0 <USB_WritePacket>
  }

  return HAL_OK;
 8009e86:	2300      	movs	r3, #0
}
 8009e88:	4618      	mov	r0, r3
 8009e8a:	3728      	adds	r7, #40	@ 0x28
 8009e8c:	46bd      	mov	sp, r7
 8009e8e:	bd80      	pop	{r7, pc}

08009e90 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8009e90:	b480      	push	{r7}
 8009e92:	b085      	sub	sp, #20
 8009e94:	af00      	add	r7, sp, #0
 8009e96:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009ea2:	695b      	ldr	r3, [r3, #20]
 8009ea4:	b29b      	uxth	r3, r3
}
 8009ea6:	4618      	mov	r0, r3
 8009ea8:	3714      	adds	r7, #20
 8009eaa:	46bd      	mov	sp, r7
 8009eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb0:	4770      	bx	lr

08009eb2 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8009eb2:	b480      	push	{r7}
 8009eb4:	b089      	sub	sp, #36	@ 0x24
 8009eb6:	af00      	add	r7, sp, #0
 8009eb8:	6078      	str	r0, [r7, #4]
 8009eba:	460b      	mov	r3, r1
 8009ebc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8009ec2:	78fb      	ldrb	r3, [r7, #3]
 8009ec4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8009ec6:	2300      	movs	r3, #0
 8009ec8:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8009eca:	69bb      	ldr	r3, [r7, #24]
 8009ecc:	015a      	lsls	r2, r3, #5
 8009ece:	69fb      	ldr	r3, [r7, #28]
 8009ed0:	4413      	add	r3, r2
 8009ed2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	0c9b      	lsrs	r3, r3, #18
 8009eda:	f003 0303 	and.w	r3, r3, #3
 8009ede:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8009ee0:	69bb      	ldr	r3, [r7, #24]
 8009ee2:	015a      	lsls	r2, r3, #5
 8009ee4:	69fb      	ldr	r3, [r7, #28]
 8009ee6:	4413      	add	r3, r2
 8009ee8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	0fdb      	lsrs	r3, r3, #31
 8009ef0:	f003 0301 	and.w	r3, r3, #1
 8009ef4:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8009ef6:	69bb      	ldr	r3, [r7, #24]
 8009ef8:	015a      	lsls	r2, r3, #5
 8009efa:	69fb      	ldr	r3, [r7, #28]
 8009efc:	4413      	add	r3, r2
 8009efe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009f02:	685b      	ldr	r3, [r3, #4]
 8009f04:	0fdb      	lsrs	r3, r3, #31
 8009f06:	f003 0301 	and.w	r3, r3, #1
 8009f0a:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	689b      	ldr	r3, [r3, #8]
 8009f10:	f003 0320 	and.w	r3, r3, #32
 8009f14:	2b20      	cmp	r3, #32
 8009f16:	d10d      	bne.n	8009f34 <USB_HC_Halt+0x82>
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d10a      	bne.n	8009f34 <USB_HC_Halt+0x82>
 8009f1e:	693b      	ldr	r3, [r7, #16]
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d005      	beq.n	8009f30 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8009f24:	697b      	ldr	r3, [r7, #20]
 8009f26:	2b01      	cmp	r3, #1
 8009f28:	d002      	beq.n	8009f30 <USB_HC_Halt+0x7e>
 8009f2a:	697b      	ldr	r3, [r7, #20]
 8009f2c:	2b03      	cmp	r3, #3
 8009f2e:	d101      	bne.n	8009f34 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8009f30:	2300      	movs	r3, #0
 8009f32:	e0d8      	b.n	800a0e6 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8009f34:	697b      	ldr	r3, [r7, #20]
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d002      	beq.n	8009f40 <USB_HC_Halt+0x8e>
 8009f3a:	697b      	ldr	r3, [r7, #20]
 8009f3c:	2b02      	cmp	r3, #2
 8009f3e:	d173      	bne.n	800a028 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8009f40:	69bb      	ldr	r3, [r7, #24]
 8009f42:	015a      	lsls	r2, r3, #5
 8009f44:	69fb      	ldr	r3, [r7, #28]
 8009f46:	4413      	add	r3, r2
 8009f48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	69ba      	ldr	r2, [r7, #24]
 8009f50:	0151      	lsls	r1, r2, #5
 8009f52:	69fa      	ldr	r2, [r7, #28]
 8009f54:	440a      	add	r2, r1
 8009f56:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009f5a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009f5e:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	689b      	ldr	r3, [r3, #8]
 8009f64:	f003 0320 	and.w	r3, r3, #32
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d14a      	bne.n	800a002 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f70:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d133      	bne.n	8009fe0 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8009f78:	69bb      	ldr	r3, [r7, #24]
 8009f7a:	015a      	lsls	r2, r3, #5
 8009f7c:	69fb      	ldr	r3, [r7, #28]
 8009f7e:	4413      	add	r3, r2
 8009f80:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	69ba      	ldr	r2, [r7, #24]
 8009f88:	0151      	lsls	r1, r2, #5
 8009f8a:	69fa      	ldr	r2, [r7, #28]
 8009f8c:	440a      	add	r2, r1
 8009f8e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009f92:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009f96:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009f98:	69bb      	ldr	r3, [r7, #24]
 8009f9a:	015a      	lsls	r2, r3, #5
 8009f9c:	69fb      	ldr	r3, [r7, #28]
 8009f9e:	4413      	add	r3, r2
 8009fa0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	69ba      	ldr	r2, [r7, #24]
 8009fa8:	0151      	lsls	r1, r2, #5
 8009faa:	69fa      	ldr	r2, [r7, #28]
 8009fac:	440a      	add	r2, r1
 8009fae:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009fb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009fb6:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8009fb8:	68bb      	ldr	r3, [r7, #8]
 8009fba:	3301      	adds	r3, #1
 8009fbc:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8009fbe:	68bb      	ldr	r3, [r7, #8]
 8009fc0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009fc4:	d82e      	bhi.n	800a024 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8009fc6:	69bb      	ldr	r3, [r7, #24]
 8009fc8:	015a      	lsls	r2, r3, #5
 8009fca:	69fb      	ldr	r3, [r7, #28]
 8009fcc:	4413      	add	r3, r2
 8009fce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009fd8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009fdc:	d0ec      	beq.n	8009fb8 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009fde:	e081      	b.n	800a0e4 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009fe0:	69bb      	ldr	r3, [r7, #24]
 8009fe2:	015a      	lsls	r2, r3, #5
 8009fe4:	69fb      	ldr	r3, [r7, #28]
 8009fe6:	4413      	add	r3, r2
 8009fe8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	69ba      	ldr	r2, [r7, #24]
 8009ff0:	0151      	lsls	r1, r2, #5
 8009ff2:	69fa      	ldr	r2, [r7, #28]
 8009ff4:	440a      	add	r2, r1
 8009ff6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009ffa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009ffe:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a000:	e070      	b.n	800a0e4 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a002:	69bb      	ldr	r3, [r7, #24]
 800a004:	015a      	lsls	r2, r3, #5
 800a006:	69fb      	ldr	r3, [r7, #28]
 800a008:	4413      	add	r3, r2
 800a00a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	69ba      	ldr	r2, [r7, #24]
 800a012:	0151      	lsls	r1, r2, #5
 800a014:	69fa      	ldr	r2, [r7, #28]
 800a016:	440a      	add	r2, r1
 800a018:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a01c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a020:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a022:	e05f      	b.n	800a0e4 <USB_HC_Halt+0x232>
            break;
 800a024:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a026:	e05d      	b.n	800a0e4 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800a028:	69bb      	ldr	r3, [r7, #24]
 800a02a:	015a      	lsls	r2, r3, #5
 800a02c:	69fb      	ldr	r3, [r7, #28]
 800a02e:	4413      	add	r3, r2
 800a030:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	69ba      	ldr	r2, [r7, #24]
 800a038:	0151      	lsls	r1, r2, #5
 800a03a:	69fa      	ldr	r2, [r7, #28]
 800a03c:	440a      	add	r2, r1
 800a03e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a042:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a046:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800a048:	69fb      	ldr	r3, [r7, #28]
 800a04a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a04e:	691b      	ldr	r3, [r3, #16]
 800a050:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a054:	2b00      	cmp	r3, #0
 800a056:	d133      	bne.n	800a0c0 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800a058:	69bb      	ldr	r3, [r7, #24]
 800a05a:	015a      	lsls	r2, r3, #5
 800a05c:	69fb      	ldr	r3, [r7, #28]
 800a05e:	4413      	add	r3, r2
 800a060:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	69ba      	ldr	r2, [r7, #24]
 800a068:	0151      	lsls	r1, r2, #5
 800a06a:	69fa      	ldr	r2, [r7, #28]
 800a06c:	440a      	add	r2, r1
 800a06e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a072:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a076:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a078:	69bb      	ldr	r3, [r7, #24]
 800a07a:	015a      	lsls	r2, r3, #5
 800a07c:	69fb      	ldr	r3, [r7, #28]
 800a07e:	4413      	add	r3, r2
 800a080:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	69ba      	ldr	r2, [r7, #24]
 800a088:	0151      	lsls	r1, r2, #5
 800a08a:	69fa      	ldr	r2, [r7, #28]
 800a08c:	440a      	add	r2, r1
 800a08e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a092:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a096:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800a098:	68bb      	ldr	r3, [r7, #8]
 800a09a:	3301      	adds	r3, #1
 800a09c:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 800a09e:	68bb      	ldr	r3, [r7, #8]
 800a0a0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a0a4:	d81d      	bhi.n	800a0e2 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a0a6:	69bb      	ldr	r3, [r7, #24]
 800a0a8:	015a      	lsls	r2, r3, #5
 800a0aa:	69fb      	ldr	r3, [r7, #28]
 800a0ac:	4413      	add	r3, r2
 800a0ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a0b8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a0bc:	d0ec      	beq.n	800a098 <USB_HC_Halt+0x1e6>
 800a0be:	e011      	b.n	800a0e4 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a0c0:	69bb      	ldr	r3, [r7, #24]
 800a0c2:	015a      	lsls	r2, r3, #5
 800a0c4:	69fb      	ldr	r3, [r7, #28]
 800a0c6:	4413      	add	r3, r2
 800a0c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	69ba      	ldr	r2, [r7, #24]
 800a0d0:	0151      	lsls	r1, r2, #5
 800a0d2:	69fa      	ldr	r2, [r7, #28]
 800a0d4:	440a      	add	r2, r1
 800a0d6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a0da:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a0de:	6013      	str	r3, [r2, #0]
 800a0e0:	e000      	b.n	800a0e4 <USB_HC_Halt+0x232>
          break;
 800a0e2:	bf00      	nop
    }
  }

  return HAL_OK;
 800a0e4:	2300      	movs	r3, #0
}
 800a0e6:	4618      	mov	r0, r3
 800a0e8:	3724      	adds	r7, #36	@ 0x24
 800a0ea:	46bd      	mov	sp, r7
 800a0ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0f0:	4770      	bx	lr

0800a0f2 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800a0f2:	b580      	push	{r7, lr}
 800a0f4:	b088      	sub	sp, #32
 800a0f6:	af00      	add	r7, sp, #0
 800a0f8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800a0fa:	2300      	movs	r3, #0
 800a0fc:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800a102:	2300      	movs	r3, #0
 800a104:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800a106:	6878      	ldr	r0, [r7, #4]
 800a108:	f7ff f825 	bl	8009156 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a10c:	2110      	movs	r1, #16
 800a10e:	6878      	ldr	r0, [r7, #4]
 800a110:	f7ff f87e 	bl	8009210 <USB_FlushTxFifo>
 800a114:	4603      	mov	r3, r0
 800a116:	2b00      	cmp	r3, #0
 800a118:	d001      	beq.n	800a11e <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800a11a:	2301      	movs	r3, #1
 800a11c:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a11e:	6878      	ldr	r0, [r7, #4]
 800a120:	f7ff f8a8 	bl	8009274 <USB_FlushRxFifo>
 800a124:	4603      	mov	r3, r0
 800a126:	2b00      	cmp	r3, #0
 800a128:	d001      	beq.n	800a12e <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800a12a:	2301      	movs	r3, #1
 800a12c:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800a12e:	2300      	movs	r3, #0
 800a130:	61bb      	str	r3, [r7, #24]
 800a132:	e01f      	b.n	800a174 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800a134:	69bb      	ldr	r3, [r7, #24]
 800a136:	015a      	lsls	r2, r3, #5
 800a138:	697b      	ldr	r3, [r7, #20]
 800a13a:	4413      	add	r3, r2
 800a13c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800a144:	693b      	ldr	r3, [r7, #16]
 800a146:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a14a:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800a14c:	693b      	ldr	r3, [r7, #16]
 800a14e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a152:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800a154:	693b      	ldr	r3, [r7, #16]
 800a156:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a15a:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800a15c:	69bb      	ldr	r3, [r7, #24]
 800a15e:	015a      	lsls	r2, r3, #5
 800a160:	697b      	ldr	r3, [r7, #20]
 800a162:	4413      	add	r3, r2
 800a164:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a168:	461a      	mov	r2, r3
 800a16a:	693b      	ldr	r3, [r7, #16]
 800a16c:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800a16e:	69bb      	ldr	r3, [r7, #24]
 800a170:	3301      	adds	r3, #1
 800a172:	61bb      	str	r3, [r7, #24]
 800a174:	69bb      	ldr	r3, [r7, #24]
 800a176:	2b0f      	cmp	r3, #15
 800a178:	d9dc      	bls.n	800a134 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800a17a:	2300      	movs	r3, #0
 800a17c:	61bb      	str	r3, [r7, #24]
 800a17e:	e034      	b.n	800a1ea <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800a180:	69bb      	ldr	r3, [r7, #24]
 800a182:	015a      	lsls	r2, r3, #5
 800a184:	697b      	ldr	r3, [r7, #20]
 800a186:	4413      	add	r3, r2
 800a188:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800a190:	693b      	ldr	r3, [r7, #16]
 800a192:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a196:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800a198:	693b      	ldr	r3, [r7, #16]
 800a19a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a19e:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800a1a0:	693b      	ldr	r3, [r7, #16]
 800a1a2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a1a6:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800a1a8:	69bb      	ldr	r3, [r7, #24]
 800a1aa:	015a      	lsls	r2, r3, #5
 800a1ac:	697b      	ldr	r3, [r7, #20]
 800a1ae:	4413      	add	r3, r2
 800a1b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a1b4:	461a      	mov	r2, r3
 800a1b6:	693b      	ldr	r3, [r7, #16]
 800a1b8:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	3301      	adds	r3, #1
 800a1be:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a1c6:	d80c      	bhi.n	800a1e2 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a1c8:	69bb      	ldr	r3, [r7, #24]
 800a1ca:	015a      	lsls	r2, r3, #5
 800a1cc:	697b      	ldr	r3, [r7, #20]
 800a1ce:	4413      	add	r3, r2
 800a1d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a1da:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a1de:	d0ec      	beq.n	800a1ba <USB_StopHost+0xc8>
 800a1e0:	e000      	b.n	800a1e4 <USB_StopHost+0xf2>
        break;
 800a1e2:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800a1e4:	69bb      	ldr	r3, [r7, #24]
 800a1e6:	3301      	adds	r3, #1
 800a1e8:	61bb      	str	r3, [r7, #24]
 800a1ea:	69bb      	ldr	r3, [r7, #24]
 800a1ec:	2b0f      	cmp	r3, #15
 800a1ee:	d9c7      	bls.n	800a180 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 800a1f0:	697b      	ldr	r3, [r7, #20]
 800a1f2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a1f6:	461a      	mov	r2, r3
 800a1f8:	f04f 33ff 	mov.w	r3, #4294967295
 800a1fc:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	f04f 32ff 	mov.w	r2, #4294967295
 800a204:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800a206:	6878      	ldr	r0, [r7, #4]
 800a208:	f7fe ff94 	bl	8009134 <USB_EnableGlobalInt>

  return ret;
 800a20c:	7ffb      	ldrb	r3, [r7, #31]
}
 800a20e:	4618      	mov	r0, r3
 800a210:	3720      	adds	r7, #32
 800a212:	46bd      	mov	sp, r7
 800a214:	bd80      	pop	{r7, pc}

0800a216 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800a216:	b590      	push	{r4, r7, lr}
 800a218:	b089      	sub	sp, #36	@ 0x24
 800a21a:	af04      	add	r7, sp, #16
 800a21c:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800a21e:	2301      	movs	r3, #1
 800a220:	2202      	movs	r2, #2
 800a222:	2102      	movs	r1, #2
 800a224:	6878      	ldr	r0, [r7, #4]
 800a226:	f000 fc84 	bl	800ab32 <USBH_FindInterface>
 800a22a:	4603      	mov	r3, r0
 800a22c:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800a22e:	7bfb      	ldrb	r3, [r7, #15]
 800a230:	2bff      	cmp	r3, #255	@ 0xff
 800a232:	d002      	beq.n	800a23a <USBH_CDC_InterfaceInit+0x24>
 800a234:	7bfb      	ldrb	r3, [r7, #15]
 800a236:	2b01      	cmp	r3, #1
 800a238:	d901      	bls.n	800a23e <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800a23a:	2302      	movs	r3, #2
 800a23c:	e13d      	b.n	800a4ba <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800a23e:	7bfb      	ldrb	r3, [r7, #15]
 800a240:	4619      	mov	r1, r3
 800a242:	6878      	ldr	r0, [r7, #4]
 800a244:	f000 fc59 	bl	800aafa <USBH_SelectInterface>
 800a248:	4603      	mov	r3, r0
 800a24a:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800a24c:	7bbb      	ldrb	r3, [r7, #14]
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d001      	beq.n	800a256 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 800a252:	2302      	movs	r3, #2
 800a254:	e131      	b.n	800a4ba <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 800a25c:	2050      	movs	r0, #80	@ 0x50
 800a25e:	f002 fb4b 	bl	800c8f8 <malloc>
 800a262:	4603      	mov	r3, r0
 800a264:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a26c:	69db      	ldr	r3, [r3, #28]
 800a26e:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800a270:	68bb      	ldr	r3, [r7, #8]
 800a272:	2b00      	cmp	r3, #0
 800a274:	d101      	bne.n	800a27a <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800a276:	2302      	movs	r3, #2
 800a278:	e11f      	b.n	800a4ba <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800a27a:	2250      	movs	r2, #80	@ 0x50
 800a27c:	2100      	movs	r1, #0
 800a27e:	68b8      	ldr	r0, [r7, #8]
 800a280:	f003 f975 	bl	800d56e <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800a284:	7bfb      	ldrb	r3, [r7, #15]
 800a286:	687a      	ldr	r2, [r7, #4]
 800a288:	211a      	movs	r1, #26
 800a28a:	fb01 f303 	mul.w	r3, r1, r3
 800a28e:	4413      	add	r3, r2
 800a290:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800a294:	781b      	ldrb	r3, [r3, #0]
 800a296:	b25b      	sxtb	r3, r3
 800a298:	2b00      	cmp	r3, #0
 800a29a:	da15      	bge.n	800a2c8 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800a29c:	7bfb      	ldrb	r3, [r7, #15]
 800a29e:	687a      	ldr	r2, [r7, #4]
 800a2a0:	211a      	movs	r1, #26
 800a2a2:	fb01 f303 	mul.w	r3, r1, r3
 800a2a6:	4413      	add	r3, r2
 800a2a8:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800a2ac:	781a      	ldrb	r2, [r3, #0]
 800a2ae:	68bb      	ldr	r3, [r7, #8]
 800a2b0:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800a2b2:	7bfb      	ldrb	r3, [r7, #15]
 800a2b4:	687a      	ldr	r2, [r7, #4]
 800a2b6:	211a      	movs	r1, #26
 800a2b8:	fb01 f303 	mul.w	r3, r1, r3
 800a2bc:	4413      	add	r3, r2
 800a2be:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800a2c2:	881a      	ldrh	r2, [r3, #0]
 800a2c4:	68bb      	ldr	r3, [r7, #8]
 800a2c6:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800a2c8:	68bb      	ldr	r3, [r7, #8]
 800a2ca:	785b      	ldrb	r3, [r3, #1]
 800a2cc:	4619      	mov	r1, r3
 800a2ce:	6878      	ldr	r0, [r7, #4]
 800a2d0:	f001 ffc5 	bl	800c25e <USBH_AllocPipe>
 800a2d4:	4603      	mov	r3, r0
 800a2d6:	461a      	mov	r2, r3
 800a2d8:	68bb      	ldr	r3, [r7, #8]
 800a2da:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800a2dc:	68bb      	ldr	r3, [r7, #8]
 800a2de:	7819      	ldrb	r1, [r3, #0]
 800a2e0:	68bb      	ldr	r3, [r7, #8]
 800a2e2:	7858      	ldrb	r0, [r3, #1]
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a2f0:	68ba      	ldr	r2, [r7, #8]
 800a2f2:	8952      	ldrh	r2, [r2, #10]
 800a2f4:	9202      	str	r2, [sp, #8]
 800a2f6:	2203      	movs	r2, #3
 800a2f8:	9201      	str	r2, [sp, #4]
 800a2fa:	9300      	str	r3, [sp, #0]
 800a2fc:	4623      	mov	r3, r4
 800a2fe:	4602      	mov	r2, r0
 800a300:	6878      	ldr	r0, [r7, #4]
 800a302:	f001 ff7d 	bl	800c200 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800a306:	68bb      	ldr	r3, [r7, #8]
 800a308:	781b      	ldrb	r3, [r3, #0]
 800a30a:	2200      	movs	r2, #0
 800a30c:	4619      	mov	r1, r3
 800a30e:	6878      	ldr	r0, [r7, #4]
 800a310:	f002 fa6c 	bl	800c7ec <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800a314:	2300      	movs	r3, #0
 800a316:	2200      	movs	r2, #0
 800a318:	210a      	movs	r1, #10
 800a31a:	6878      	ldr	r0, [r7, #4]
 800a31c:	f000 fc09 	bl	800ab32 <USBH_FindInterface>
 800a320:	4603      	mov	r3, r0
 800a322:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800a324:	7bfb      	ldrb	r3, [r7, #15]
 800a326:	2bff      	cmp	r3, #255	@ 0xff
 800a328:	d002      	beq.n	800a330 <USBH_CDC_InterfaceInit+0x11a>
 800a32a:	7bfb      	ldrb	r3, [r7, #15]
 800a32c:	2b01      	cmp	r3, #1
 800a32e:	d901      	bls.n	800a334 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800a330:	2302      	movs	r3, #2
 800a332:	e0c2      	b.n	800a4ba <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800a334:	7bfb      	ldrb	r3, [r7, #15]
 800a336:	687a      	ldr	r2, [r7, #4]
 800a338:	211a      	movs	r1, #26
 800a33a:	fb01 f303 	mul.w	r3, r1, r3
 800a33e:	4413      	add	r3, r2
 800a340:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800a344:	781b      	ldrb	r3, [r3, #0]
 800a346:	b25b      	sxtb	r3, r3
 800a348:	2b00      	cmp	r3, #0
 800a34a:	da16      	bge.n	800a37a <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800a34c:	7bfb      	ldrb	r3, [r7, #15]
 800a34e:	687a      	ldr	r2, [r7, #4]
 800a350:	211a      	movs	r1, #26
 800a352:	fb01 f303 	mul.w	r3, r1, r3
 800a356:	4413      	add	r3, r2
 800a358:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800a35c:	781a      	ldrb	r2, [r3, #0]
 800a35e:	68bb      	ldr	r3, [r7, #8]
 800a360:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800a362:	7bfb      	ldrb	r3, [r7, #15]
 800a364:	687a      	ldr	r2, [r7, #4]
 800a366:	211a      	movs	r1, #26
 800a368:	fb01 f303 	mul.w	r3, r1, r3
 800a36c:	4413      	add	r3, r2
 800a36e:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800a372:	881a      	ldrh	r2, [r3, #0]
 800a374:	68bb      	ldr	r3, [r7, #8]
 800a376:	835a      	strh	r2, [r3, #26]
 800a378:	e015      	b.n	800a3a6 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800a37a:	7bfb      	ldrb	r3, [r7, #15]
 800a37c:	687a      	ldr	r2, [r7, #4]
 800a37e:	211a      	movs	r1, #26
 800a380:	fb01 f303 	mul.w	r3, r1, r3
 800a384:	4413      	add	r3, r2
 800a386:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800a38a:	781a      	ldrb	r2, [r3, #0]
 800a38c:	68bb      	ldr	r3, [r7, #8]
 800a38e:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800a390:	7bfb      	ldrb	r3, [r7, #15]
 800a392:	687a      	ldr	r2, [r7, #4]
 800a394:	211a      	movs	r1, #26
 800a396:	fb01 f303 	mul.w	r3, r1, r3
 800a39a:	4413      	add	r3, r2
 800a39c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800a3a0:	881a      	ldrh	r2, [r3, #0]
 800a3a2:	68bb      	ldr	r3, [r7, #8]
 800a3a4:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800a3a6:	7bfb      	ldrb	r3, [r7, #15]
 800a3a8:	687a      	ldr	r2, [r7, #4]
 800a3aa:	211a      	movs	r1, #26
 800a3ac:	fb01 f303 	mul.w	r3, r1, r3
 800a3b0:	4413      	add	r3, r2
 800a3b2:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800a3b6:	781b      	ldrb	r3, [r3, #0]
 800a3b8:	b25b      	sxtb	r3, r3
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	da16      	bge.n	800a3ec <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800a3be:	7bfb      	ldrb	r3, [r7, #15]
 800a3c0:	687a      	ldr	r2, [r7, #4]
 800a3c2:	211a      	movs	r1, #26
 800a3c4:	fb01 f303 	mul.w	r3, r1, r3
 800a3c8:	4413      	add	r3, r2
 800a3ca:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800a3ce:	781a      	ldrb	r2, [r3, #0]
 800a3d0:	68bb      	ldr	r3, [r7, #8]
 800a3d2:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800a3d4:	7bfb      	ldrb	r3, [r7, #15]
 800a3d6:	687a      	ldr	r2, [r7, #4]
 800a3d8:	211a      	movs	r1, #26
 800a3da:	fb01 f303 	mul.w	r3, r1, r3
 800a3de:	4413      	add	r3, r2
 800a3e0:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800a3e4:	881a      	ldrh	r2, [r3, #0]
 800a3e6:	68bb      	ldr	r3, [r7, #8]
 800a3e8:	835a      	strh	r2, [r3, #26]
 800a3ea:	e015      	b.n	800a418 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800a3ec:	7bfb      	ldrb	r3, [r7, #15]
 800a3ee:	687a      	ldr	r2, [r7, #4]
 800a3f0:	211a      	movs	r1, #26
 800a3f2:	fb01 f303 	mul.w	r3, r1, r3
 800a3f6:	4413      	add	r3, r2
 800a3f8:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800a3fc:	781a      	ldrb	r2, [r3, #0]
 800a3fe:	68bb      	ldr	r3, [r7, #8]
 800a400:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800a402:	7bfb      	ldrb	r3, [r7, #15]
 800a404:	687a      	ldr	r2, [r7, #4]
 800a406:	211a      	movs	r1, #26
 800a408:	fb01 f303 	mul.w	r3, r1, r3
 800a40c:	4413      	add	r3, r2
 800a40e:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800a412:	881a      	ldrh	r2, [r3, #0]
 800a414:	68bb      	ldr	r3, [r7, #8]
 800a416:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800a418:	68bb      	ldr	r3, [r7, #8]
 800a41a:	7b9b      	ldrb	r3, [r3, #14]
 800a41c:	4619      	mov	r1, r3
 800a41e:	6878      	ldr	r0, [r7, #4]
 800a420:	f001 ff1d 	bl	800c25e <USBH_AllocPipe>
 800a424:	4603      	mov	r3, r0
 800a426:	461a      	mov	r2, r3
 800a428:	68bb      	ldr	r3, [r7, #8]
 800a42a:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800a42c:	68bb      	ldr	r3, [r7, #8]
 800a42e:	7bdb      	ldrb	r3, [r3, #15]
 800a430:	4619      	mov	r1, r3
 800a432:	6878      	ldr	r0, [r7, #4]
 800a434:	f001 ff13 	bl	800c25e <USBH_AllocPipe>
 800a438:	4603      	mov	r3, r0
 800a43a:	461a      	mov	r2, r3
 800a43c:	68bb      	ldr	r3, [r7, #8]
 800a43e:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800a440:	68bb      	ldr	r3, [r7, #8]
 800a442:	7b59      	ldrb	r1, [r3, #13]
 800a444:	68bb      	ldr	r3, [r7, #8]
 800a446:	7b98      	ldrb	r0, [r3, #14]
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a454:	68ba      	ldr	r2, [r7, #8]
 800a456:	8b12      	ldrh	r2, [r2, #24]
 800a458:	9202      	str	r2, [sp, #8]
 800a45a:	2202      	movs	r2, #2
 800a45c:	9201      	str	r2, [sp, #4]
 800a45e:	9300      	str	r3, [sp, #0]
 800a460:	4623      	mov	r3, r4
 800a462:	4602      	mov	r2, r0
 800a464:	6878      	ldr	r0, [r7, #4]
 800a466:	f001 fecb 	bl	800c200 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 800a46a:	68bb      	ldr	r3, [r7, #8]
 800a46c:	7b19      	ldrb	r1, [r3, #12]
 800a46e:	68bb      	ldr	r3, [r7, #8]
 800a470:	7bd8      	ldrb	r0, [r3, #15]
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a47e:	68ba      	ldr	r2, [r7, #8]
 800a480:	8b52      	ldrh	r2, [r2, #26]
 800a482:	9202      	str	r2, [sp, #8]
 800a484:	2202      	movs	r2, #2
 800a486:	9201      	str	r2, [sp, #4]
 800a488:	9300      	str	r3, [sp, #0]
 800a48a:	4623      	mov	r3, r4
 800a48c:	4602      	mov	r2, r0
 800a48e:	6878      	ldr	r0, [r7, #4]
 800a490:	f001 feb6 	bl	800c200 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800a494:	68bb      	ldr	r3, [r7, #8]
 800a496:	2200      	movs	r2, #0
 800a498:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800a49c:	68bb      	ldr	r3, [r7, #8]
 800a49e:	7b5b      	ldrb	r3, [r3, #13]
 800a4a0:	2200      	movs	r2, #0
 800a4a2:	4619      	mov	r1, r3
 800a4a4:	6878      	ldr	r0, [r7, #4]
 800a4a6:	f002 f9a1 	bl	800c7ec <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800a4aa:	68bb      	ldr	r3, [r7, #8]
 800a4ac:	7b1b      	ldrb	r3, [r3, #12]
 800a4ae:	2200      	movs	r2, #0
 800a4b0:	4619      	mov	r1, r3
 800a4b2:	6878      	ldr	r0, [r7, #4]
 800a4b4:	f002 f99a 	bl	800c7ec <USBH_LL_SetToggle>

  return USBH_OK;
 800a4b8:	2300      	movs	r3, #0
}
 800a4ba:	4618      	mov	r0, r3
 800a4bc:	3714      	adds	r7, #20
 800a4be:	46bd      	mov	sp, r7
 800a4c0:	bd90      	pop	{r4, r7, pc}

0800a4c2 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800a4c2:	b580      	push	{r7, lr}
 800a4c4:	b084      	sub	sp, #16
 800a4c6:	af00      	add	r7, sp, #0
 800a4c8:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a4d0:	69db      	ldr	r3, [r3, #28]
 800a4d2:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	781b      	ldrb	r3, [r3, #0]
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d00e      	beq.n	800a4fa <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	781b      	ldrb	r3, [r3, #0]
 800a4e0:	4619      	mov	r1, r3
 800a4e2:	6878      	ldr	r0, [r7, #4]
 800a4e4:	f001 feab 	bl	800c23e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	781b      	ldrb	r3, [r3, #0]
 800a4ec:	4619      	mov	r1, r3
 800a4ee:	6878      	ldr	r0, [r7, #4]
 800a4f0:	f001 fed6 	bl	800c2a0 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	2200      	movs	r2, #0
 800a4f8:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	7b1b      	ldrb	r3, [r3, #12]
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d00e      	beq.n	800a520 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	7b1b      	ldrb	r3, [r3, #12]
 800a506:	4619      	mov	r1, r3
 800a508:	6878      	ldr	r0, [r7, #4]
 800a50a:	f001 fe98 	bl	800c23e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	7b1b      	ldrb	r3, [r3, #12]
 800a512:	4619      	mov	r1, r3
 800a514:	6878      	ldr	r0, [r7, #4]
 800a516:	f001 fec3 	bl	800c2a0 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	2200      	movs	r2, #0
 800a51e:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	7b5b      	ldrb	r3, [r3, #13]
 800a524:	2b00      	cmp	r3, #0
 800a526:	d00e      	beq.n	800a546 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	7b5b      	ldrb	r3, [r3, #13]
 800a52c:	4619      	mov	r1, r3
 800a52e:	6878      	ldr	r0, [r7, #4]
 800a530:	f001 fe85 	bl	800c23e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	7b5b      	ldrb	r3, [r3, #13]
 800a538:	4619      	mov	r1, r3
 800a53a:	6878      	ldr	r0, [r7, #4]
 800a53c:	f001 feb0 	bl	800c2a0 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	2200      	movs	r2, #0
 800a544:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a54c:	69db      	ldr	r3, [r3, #28]
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d00b      	beq.n	800a56a <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a558:	69db      	ldr	r3, [r3, #28]
 800a55a:	4618      	mov	r0, r3
 800a55c:	f002 f9d4 	bl	800c908 <free>
    phost->pActiveClass->pData = 0U;
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a566:	2200      	movs	r2, #0
 800a568:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800a56a:	2300      	movs	r3, #0
}
 800a56c:	4618      	mov	r0, r3
 800a56e:	3710      	adds	r7, #16
 800a570:	46bd      	mov	sp, r7
 800a572:	bd80      	pop	{r7, pc}

0800a574 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800a574:	b580      	push	{r7, lr}
 800a576:	b084      	sub	sp, #16
 800a578:	af00      	add	r7, sp, #0
 800a57a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a582:	69db      	ldr	r3, [r3, #28]
 800a584:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	3340      	adds	r3, #64	@ 0x40
 800a58a:	4619      	mov	r1, r3
 800a58c:	6878      	ldr	r0, [r7, #4]
 800a58e:	f000 f8b2 	bl	800a6f6 <GetLineCoding>
 800a592:	4603      	mov	r3, r0
 800a594:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800a596:	7afb      	ldrb	r3, [r7, #11]
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d105      	bne.n	800a5a8 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a5a2:	2102      	movs	r1, #2
 800a5a4:	6878      	ldr	r0, [r7, #4]
 800a5a6:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800a5a8:	7afb      	ldrb	r3, [r7, #11]
}
 800a5aa:	4618      	mov	r0, r3
 800a5ac:	3710      	adds	r7, #16
 800a5ae:	46bd      	mov	sp, r7
 800a5b0:	bd80      	pop	{r7, pc}
	...

0800a5b4 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 800a5b4:	b580      	push	{r7, lr}
 800a5b6:	b084      	sub	sp, #16
 800a5b8:	af00      	add	r7, sp, #0
 800a5ba:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800a5bc:	2301      	movs	r3, #1
 800a5be:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800a5c0:	2300      	movs	r3, #0
 800a5c2:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a5ca:	69db      	ldr	r3, [r3, #28]
 800a5cc:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800a5ce:	68bb      	ldr	r3, [r7, #8]
 800a5d0:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800a5d4:	2b04      	cmp	r3, #4
 800a5d6:	d877      	bhi.n	800a6c8 <USBH_CDC_Process+0x114>
 800a5d8:	a201      	add	r2, pc, #4	@ (adr r2, 800a5e0 <USBH_CDC_Process+0x2c>)
 800a5da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5de:	bf00      	nop
 800a5e0:	0800a5f5 	.word	0x0800a5f5
 800a5e4:	0800a5fb 	.word	0x0800a5fb
 800a5e8:	0800a62b 	.word	0x0800a62b
 800a5ec:	0800a69f 	.word	0x0800a69f
 800a5f0:	0800a6ad 	.word	0x0800a6ad
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 800a5f4:	2300      	movs	r3, #0
 800a5f6:	73fb      	strb	r3, [r7, #15]
      break;
 800a5f8:	e06d      	b.n	800a6d6 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800a5fa:	68bb      	ldr	r3, [r7, #8]
 800a5fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a5fe:	4619      	mov	r1, r3
 800a600:	6878      	ldr	r0, [r7, #4]
 800a602:	f000 f897 	bl	800a734 <SetLineCoding>
 800a606:	4603      	mov	r3, r0
 800a608:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800a60a:	7bbb      	ldrb	r3, [r7, #14]
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d104      	bne.n	800a61a <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800a610:	68bb      	ldr	r3, [r7, #8]
 800a612:	2202      	movs	r2, #2
 800a614:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800a618:	e058      	b.n	800a6cc <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800a61a:	7bbb      	ldrb	r3, [r7, #14]
 800a61c:	2b01      	cmp	r3, #1
 800a61e:	d055      	beq.n	800a6cc <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 800a620:	68bb      	ldr	r3, [r7, #8]
 800a622:	2204      	movs	r2, #4
 800a624:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800a628:	e050      	b.n	800a6cc <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800a62a:	68bb      	ldr	r3, [r7, #8]
 800a62c:	3340      	adds	r3, #64	@ 0x40
 800a62e:	4619      	mov	r1, r3
 800a630:	6878      	ldr	r0, [r7, #4]
 800a632:	f000 f860 	bl	800a6f6 <GetLineCoding>
 800a636:	4603      	mov	r3, r0
 800a638:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800a63a:	7bbb      	ldrb	r3, [r7, #14]
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d126      	bne.n	800a68e <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800a640:	68bb      	ldr	r3, [r7, #8]
 800a642:	2200      	movs	r2, #0
 800a644:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800a648:	68bb      	ldr	r3, [r7, #8]
 800a64a:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800a64e:	68bb      	ldr	r3, [r7, #8]
 800a650:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a652:	791b      	ldrb	r3, [r3, #4]
 800a654:	429a      	cmp	r2, r3
 800a656:	d13b      	bne.n	800a6d0 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800a658:	68bb      	ldr	r3, [r7, #8]
 800a65a:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 800a65e:	68bb      	ldr	r3, [r7, #8]
 800a660:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a662:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800a664:	429a      	cmp	r2, r3
 800a666:	d133      	bne.n	800a6d0 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800a668:	68bb      	ldr	r3, [r7, #8]
 800a66a:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 800a66e:	68bb      	ldr	r3, [r7, #8]
 800a670:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a672:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800a674:	429a      	cmp	r2, r3
 800a676:	d12b      	bne.n	800a6d0 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800a678:	68bb      	ldr	r3, [r7, #8]
 800a67a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a67c:	68bb      	ldr	r3, [r7, #8]
 800a67e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a680:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800a682:	429a      	cmp	r2, r3
 800a684:	d124      	bne.n	800a6d0 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800a686:	6878      	ldr	r0, [r7, #4]
 800a688:	f000 f958 	bl	800a93c <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800a68c:	e020      	b.n	800a6d0 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800a68e:	7bbb      	ldrb	r3, [r7, #14]
 800a690:	2b01      	cmp	r3, #1
 800a692:	d01d      	beq.n	800a6d0 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800a694:	68bb      	ldr	r3, [r7, #8]
 800a696:	2204      	movs	r2, #4
 800a698:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800a69c:	e018      	b.n	800a6d0 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800a69e:	6878      	ldr	r0, [r7, #4]
 800a6a0:	f000 f867 	bl	800a772 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 800a6a4:	6878      	ldr	r0, [r7, #4]
 800a6a6:	f000 f8da 	bl	800a85e <CDC_ProcessReception>
      break;
 800a6aa:	e014      	b.n	800a6d6 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 800a6ac:	2100      	movs	r1, #0
 800a6ae:	6878      	ldr	r0, [r7, #4]
 800a6b0:	f001 f81e 	bl	800b6f0 <USBH_ClrFeature>
 800a6b4:	4603      	mov	r3, r0
 800a6b6:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800a6b8:	7bbb      	ldrb	r3, [r7, #14]
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d10a      	bne.n	800a6d4 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800a6be:	68bb      	ldr	r3, [r7, #8]
 800a6c0:	2200      	movs	r2, #0
 800a6c2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 800a6c6:	e005      	b.n	800a6d4 <USBH_CDC_Process+0x120>

    default:
      break;
 800a6c8:	bf00      	nop
 800a6ca:	e004      	b.n	800a6d6 <USBH_CDC_Process+0x122>
      break;
 800a6cc:	bf00      	nop
 800a6ce:	e002      	b.n	800a6d6 <USBH_CDC_Process+0x122>
      break;
 800a6d0:	bf00      	nop
 800a6d2:	e000      	b.n	800a6d6 <USBH_CDC_Process+0x122>
      break;
 800a6d4:	bf00      	nop

  }

  return status;
 800a6d6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a6d8:	4618      	mov	r0, r3
 800a6da:	3710      	adds	r7, #16
 800a6dc:	46bd      	mov	sp, r7
 800a6de:	bd80      	pop	{r7, pc}

0800a6e0 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800a6e0:	b480      	push	{r7}
 800a6e2:	b083      	sub	sp, #12
 800a6e4:	af00      	add	r7, sp, #0
 800a6e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800a6e8:	2300      	movs	r3, #0
}
 800a6ea:	4618      	mov	r0, r3
 800a6ec:	370c      	adds	r7, #12
 800a6ee:	46bd      	mov	sp, r7
 800a6f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6f4:	4770      	bx	lr

0800a6f6 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800a6f6:	b580      	push	{r7, lr}
 800a6f8:	b082      	sub	sp, #8
 800a6fa:	af00      	add	r7, sp, #0
 800a6fc:	6078      	str	r0, [r7, #4]
 800a6fe:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	22a1      	movs	r2, #161	@ 0xa1
 800a704:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	2221      	movs	r2, #33	@ 0x21
 800a70a:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	2200      	movs	r2, #0
 800a710:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	2200      	movs	r2, #0
 800a716:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	2207      	movs	r2, #7
 800a71c:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800a71e:	683b      	ldr	r3, [r7, #0]
 800a720:	2207      	movs	r2, #7
 800a722:	4619      	mov	r1, r3
 800a724:	6878      	ldr	r0, [r7, #4]
 800a726:	f001 fb17 	bl	800bd58 <USBH_CtlReq>
 800a72a:	4603      	mov	r3, r0
}
 800a72c:	4618      	mov	r0, r3
 800a72e:	3708      	adds	r7, #8
 800a730:	46bd      	mov	sp, r7
 800a732:	bd80      	pop	{r7, pc}

0800a734 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800a734:	b580      	push	{r7, lr}
 800a736:	b082      	sub	sp, #8
 800a738:	af00      	add	r7, sp, #0
 800a73a:	6078      	str	r0, [r7, #4]
 800a73c:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	2221      	movs	r2, #33	@ 0x21
 800a742:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	2220      	movs	r2, #32
 800a748:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	2200      	movs	r2, #0
 800a74e:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	2200      	movs	r2, #0
 800a754:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	2207      	movs	r2, #7
 800a75a:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800a75c:	683b      	ldr	r3, [r7, #0]
 800a75e:	2207      	movs	r2, #7
 800a760:	4619      	mov	r1, r3
 800a762:	6878      	ldr	r0, [r7, #4]
 800a764:	f001 faf8 	bl	800bd58 <USBH_CtlReq>
 800a768:	4603      	mov	r3, r0
}
 800a76a:	4618      	mov	r0, r3
 800a76c:	3708      	adds	r7, #8
 800a76e:	46bd      	mov	sp, r7
 800a770:	bd80      	pop	{r7, pc}

0800a772 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800a772:	b580      	push	{r7, lr}
 800a774:	b086      	sub	sp, #24
 800a776:	af02      	add	r7, sp, #8
 800a778:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a780:	69db      	ldr	r3, [r3, #28]
 800a782:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800a784:	2300      	movs	r3, #0
 800a786:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800a78e:	2b01      	cmp	r3, #1
 800a790:	d002      	beq.n	800a798 <CDC_ProcessTransmission+0x26>
 800a792:	2b02      	cmp	r3, #2
 800a794:	d023      	beq.n	800a7de <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800a796:	e05e      	b.n	800a856 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a79c:	68fa      	ldr	r2, [r7, #12]
 800a79e:	8b12      	ldrh	r2, [r2, #24]
 800a7a0:	4293      	cmp	r3, r2
 800a7a2:	d90b      	bls.n	800a7bc <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	69d9      	ldr	r1, [r3, #28]
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	8b1a      	ldrh	r2, [r3, #24]
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	7b5b      	ldrb	r3, [r3, #13]
 800a7b0:	2001      	movs	r0, #1
 800a7b2:	9000      	str	r0, [sp, #0]
 800a7b4:	6878      	ldr	r0, [r7, #4]
 800a7b6:	f001 fce0 	bl	800c17a <USBH_BulkSendData>
 800a7ba:	e00b      	b.n	800a7d4 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 800a7c4:	b29a      	uxth	r2, r3
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	7b5b      	ldrb	r3, [r3, #13]
 800a7ca:	2001      	movs	r0, #1
 800a7cc:	9000      	str	r0, [sp, #0]
 800a7ce:	6878      	ldr	r0, [r7, #4]
 800a7d0:	f001 fcd3 	bl	800c17a <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	2202      	movs	r2, #2
 800a7d8:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800a7dc:	e03b      	b.n	800a856 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	7b5b      	ldrb	r3, [r3, #13]
 800a7e2:	4619      	mov	r1, r3
 800a7e4:	6878      	ldr	r0, [r7, #4]
 800a7e6:	f001 ffd7 	bl	800c798 <USBH_LL_GetURBState>
 800a7ea:	4603      	mov	r3, r0
 800a7ec:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800a7ee:	7afb      	ldrb	r3, [r7, #11]
 800a7f0:	2b01      	cmp	r3, #1
 800a7f2:	d128      	bne.n	800a846 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7f8:	68fa      	ldr	r2, [r7, #12]
 800a7fa:	8b12      	ldrh	r2, [r2, #24]
 800a7fc:	4293      	cmp	r3, r2
 800a7fe:	d90e      	bls.n	800a81e <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a804:	68fa      	ldr	r2, [r7, #12]
 800a806:	8b12      	ldrh	r2, [r2, #24]
 800a808:	1a9a      	subs	r2, r3, r2
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	69db      	ldr	r3, [r3, #28]
 800a812:	68fa      	ldr	r2, [r7, #12]
 800a814:	8b12      	ldrh	r2, [r2, #24]
 800a816:	441a      	add	r2, r3
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	61da      	str	r2, [r3, #28]
 800a81c:	e002      	b.n	800a824 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	2200      	movs	r2, #0
 800a822:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d004      	beq.n	800a836 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	2201      	movs	r2, #1
 800a830:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800a834:	e00e      	b.n	800a854 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	2200      	movs	r2, #0
 800a83a:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 800a83e:	6878      	ldr	r0, [r7, #4]
 800a840:	f000 f868 	bl	800a914 <USBH_CDC_TransmitCallback>
      break;
 800a844:	e006      	b.n	800a854 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800a846:	7afb      	ldrb	r3, [r7, #11]
 800a848:	2b02      	cmp	r3, #2
 800a84a:	d103      	bne.n	800a854 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	2201      	movs	r2, #1
 800a850:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800a854:	bf00      	nop
  }
}
 800a856:	bf00      	nop
 800a858:	3710      	adds	r7, #16
 800a85a:	46bd      	mov	sp, r7
 800a85c:	bd80      	pop	{r7, pc}

0800a85e <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800a85e:	b580      	push	{r7, lr}
 800a860:	b086      	sub	sp, #24
 800a862:	af00      	add	r7, sp, #0
 800a864:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a86c:	69db      	ldr	r3, [r3, #28]
 800a86e:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800a870:	2300      	movs	r3, #0
 800a872:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800a874:	697b      	ldr	r3, [r7, #20]
 800a876:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 800a87a:	2b03      	cmp	r3, #3
 800a87c:	d002      	beq.n	800a884 <CDC_ProcessReception+0x26>
 800a87e:	2b04      	cmp	r3, #4
 800a880:	d00e      	beq.n	800a8a0 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 800a882:	e043      	b.n	800a90c <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 800a884:	697b      	ldr	r3, [r7, #20]
 800a886:	6a19      	ldr	r1, [r3, #32]
 800a888:	697b      	ldr	r3, [r7, #20]
 800a88a:	8b5a      	ldrh	r2, [r3, #26]
 800a88c:	697b      	ldr	r3, [r7, #20]
 800a88e:	7b1b      	ldrb	r3, [r3, #12]
 800a890:	6878      	ldr	r0, [r7, #4]
 800a892:	f001 fc97 	bl	800c1c4 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800a896:	697b      	ldr	r3, [r7, #20]
 800a898:	2204      	movs	r2, #4
 800a89a:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800a89e:	e035      	b.n	800a90c <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800a8a0:	697b      	ldr	r3, [r7, #20]
 800a8a2:	7b1b      	ldrb	r3, [r3, #12]
 800a8a4:	4619      	mov	r1, r3
 800a8a6:	6878      	ldr	r0, [r7, #4]
 800a8a8:	f001 ff76 	bl	800c798 <USBH_LL_GetURBState>
 800a8ac:	4603      	mov	r3, r0
 800a8ae:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800a8b0:	7cfb      	ldrb	r3, [r7, #19]
 800a8b2:	2b01      	cmp	r3, #1
 800a8b4:	d129      	bne.n	800a90a <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800a8b6:	697b      	ldr	r3, [r7, #20]
 800a8b8:	7b1b      	ldrb	r3, [r3, #12]
 800a8ba:	4619      	mov	r1, r3
 800a8bc:	6878      	ldr	r0, [r7, #4]
 800a8be:	f001 feeb 	bl	800c698 <USBH_LL_GetLastXferSize>
 800a8c2:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 800a8c4:	697b      	ldr	r3, [r7, #20]
 800a8c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8c8:	68fa      	ldr	r2, [r7, #12]
 800a8ca:	429a      	cmp	r2, r3
 800a8cc:	d016      	beq.n	800a8fc <CDC_ProcessReception+0x9e>
 800a8ce:	697b      	ldr	r3, [r7, #20]
 800a8d0:	8b5b      	ldrh	r3, [r3, #26]
 800a8d2:	461a      	mov	r2, r3
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	4293      	cmp	r3, r2
 800a8d8:	d110      	bne.n	800a8fc <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 800a8da:	697b      	ldr	r3, [r7, #20]
 800a8dc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	1ad2      	subs	r2, r2, r3
 800a8e2:	697b      	ldr	r3, [r7, #20]
 800a8e4:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 800a8e6:	697b      	ldr	r3, [r7, #20]
 800a8e8:	6a1a      	ldr	r2, [r3, #32]
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	441a      	add	r2, r3
 800a8ee:	697b      	ldr	r3, [r7, #20]
 800a8f0:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800a8f2:	697b      	ldr	r3, [r7, #20]
 800a8f4:	2203      	movs	r2, #3
 800a8f6:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800a8fa:	e006      	b.n	800a90a <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800a8fc:	697b      	ldr	r3, [r7, #20]
 800a8fe:	2200      	movs	r2, #0
 800a900:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800a904:	6878      	ldr	r0, [r7, #4]
 800a906:	f000 f80f 	bl	800a928 <USBH_CDC_ReceiveCallback>
      break;
 800a90a:	bf00      	nop
  }
}
 800a90c:	bf00      	nop
 800a90e:	3718      	adds	r7, #24
 800a910:	46bd      	mov	sp, r7
 800a912:	bd80      	pop	{r7, pc}

0800a914 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800a914:	b480      	push	{r7}
 800a916:	b083      	sub	sp, #12
 800a918:	af00      	add	r7, sp, #0
 800a91a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800a91c:	bf00      	nop
 800a91e:	370c      	adds	r7, #12
 800a920:	46bd      	mov	sp, r7
 800a922:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a926:	4770      	bx	lr

0800a928 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800a928:	b480      	push	{r7}
 800a92a:	b083      	sub	sp, #12
 800a92c:	af00      	add	r7, sp, #0
 800a92e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800a930:	bf00      	nop
 800a932:	370c      	adds	r7, #12
 800a934:	46bd      	mov	sp, r7
 800a936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a93a:	4770      	bx	lr

0800a93c <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800a93c:	b480      	push	{r7}
 800a93e:	b083      	sub	sp, #12
 800a940:	af00      	add	r7, sp, #0
 800a942:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800a944:	bf00      	nop
 800a946:	370c      	adds	r7, #12
 800a948:	46bd      	mov	sp, r7
 800a94a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a94e:	4770      	bx	lr

0800a950 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 800a950:	b580      	push	{r7, lr}
 800a952:	b084      	sub	sp, #16
 800a954:	af00      	add	r7, sp, #0
 800a956:	60f8      	str	r0, [r7, #12]
 800a958:	60b9      	str	r1, [r7, #8]
 800a95a:	4613      	mov	r3, r2
 800a95c:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800a95e:	68fb      	ldr	r3, [r7, #12]
 800a960:	2b00      	cmp	r3, #0
 800a962:	d101      	bne.n	800a968 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800a964:	2302      	movs	r3, #2
 800a966:	e029      	b.n	800a9bc <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	79fa      	ldrb	r2, [r7, #7]
 800a96c:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	2200      	movs	r2, #0
 800a974:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	2200      	movs	r2, #0
 800a97c:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800a980:	68f8      	ldr	r0, [r7, #12]
 800a982:	f000 f81f 	bl	800a9c4 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	2200      	movs	r2, #0
 800a98a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	2200      	movs	r2, #0
 800a992:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	2200      	movs	r2, #0
 800a99a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	2200      	movs	r2, #0
 800a9a2:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800a9a6:	68bb      	ldr	r3, [r7, #8]
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d003      	beq.n	800a9b4 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	68ba      	ldr	r2, [r7, #8]
 800a9b0:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800a9b4:	68f8      	ldr	r0, [r7, #12]
 800a9b6:	f001 fdbb 	bl	800c530 <USBH_LL_Init>

  return USBH_OK;
 800a9ba:	2300      	movs	r3, #0
}
 800a9bc:	4618      	mov	r0, r3
 800a9be:	3710      	adds	r7, #16
 800a9c0:	46bd      	mov	sp, r7
 800a9c2:	bd80      	pop	{r7, pc}

0800a9c4 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800a9c4:	b580      	push	{r7, lr}
 800a9c6:	b084      	sub	sp, #16
 800a9c8:	af00      	add	r7, sp, #0
 800a9ca:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800a9cc:	2300      	movs	r3, #0
 800a9ce:	60fb      	str	r3, [r7, #12]
 800a9d0:	e009      	b.n	800a9e6 <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 800a9d2:	687a      	ldr	r2, [r7, #4]
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	33e0      	adds	r3, #224	@ 0xe0
 800a9d8:	009b      	lsls	r3, r3, #2
 800a9da:	4413      	add	r3, r2
 800a9dc:	2200      	movs	r2, #0
 800a9de:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	3301      	adds	r3, #1
 800a9e4:	60fb      	str	r3, [r7, #12]
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	2b0f      	cmp	r3, #15
 800a9ea:	d9f2      	bls.n	800a9d2 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800a9ec:	2300      	movs	r3, #0
 800a9ee:	60fb      	str	r3, [r7, #12]
 800a9f0:	e009      	b.n	800aa06 <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 800a9f2:	687a      	ldr	r2, [r7, #4]
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	4413      	add	r3, r2
 800a9f8:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800a9fc:	2200      	movs	r2, #0
 800a9fe:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	3301      	adds	r3, #1
 800aa04:	60fb      	str	r3, [r7, #12]
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aa0c:	d3f1      	bcc.n	800a9f2 <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	2200      	movs	r2, #0
 800aa12:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	2200      	movs	r2, #0
 800aa18:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	2201      	movs	r2, #1
 800aa1e:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	2200      	movs	r2, #0
 800aa24:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	2201      	movs	r2, #1
 800aa2c:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	2240      	movs	r2, #64	@ 0x40
 800aa32:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	2200      	movs	r2, #0
 800aa38:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	2200      	movs	r2, #0
 800aa3e:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	2201      	movs	r2, #1
 800aa46:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	2200      	movs	r2, #0
 800aa4e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	2200      	movs	r2, #0
 800aa56:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	331c      	adds	r3, #28
 800aa5e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800aa62:	2100      	movs	r1, #0
 800aa64:	4618      	mov	r0, r3
 800aa66:	f002 fd82 	bl	800d56e <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800aa70:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800aa74:	2100      	movs	r1, #0
 800aa76:	4618      	mov	r0, r3
 800aa78:	f002 fd79 	bl	800d56e <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800aa82:	2212      	movs	r2, #18
 800aa84:	2100      	movs	r1, #0
 800aa86:	4618      	mov	r0, r3
 800aa88:	f002 fd71 	bl	800d56e <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800aa92:	223e      	movs	r2, #62	@ 0x3e
 800aa94:	2100      	movs	r1, #0
 800aa96:	4618      	mov	r0, r3
 800aa98:	f002 fd69 	bl	800d56e <memset>

  return USBH_OK;
 800aa9c:	2300      	movs	r3, #0
}
 800aa9e:	4618      	mov	r0, r3
 800aaa0:	3710      	adds	r7, #16
 800aaa2:	46bd      	mov	sp, r7
 800aaa4:	bd80      	pop	{r7, pc}

0800aaa6 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800aaa6:	b480      	push	{r7}
 800aaa8:	b085      	sub	sp, #20
 800aaaa:	af00      	add	r7, sp, #0
 800aaac:	6078      	str	r0, [r7, #4]
 800aaae:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800aab0:	2300      	movs	r3, #0
 800aab2:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800aab4:	683b      	ldr	r3, [r7, #0]
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d016      	beq.n	800aae8 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d10e      	bne.n	800aae2 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800aaca:	1c59      	adds	r1, r3, #1
 800aacc:	687a      	ldr	r2, [r7, #4]
 800aace:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 800aad2:	687a      	ldr	r2, [r7, #4]
 800aad4:	33de      	adds	r3, #222	@ 0xde
 800aad6:	6839      	ldr	r1, [r7, #0]
 800aad8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800aadc:	2300      	movs	r3, #0
 800aade:	73fb      	strb	r3, [r7, #15]
 800aae0:	e004      	b.n	800aaec <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800aae2:	2302      	movs	r3, #2
 800aae4:	73fb      	strb	r3, [r7, #15]
 800aae6:	e001      	b.n	800aaec <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800aae8:	2302      	movs	r3, #2
 800aaea:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800aaec:	7bfb      	ldrb	r3, [r7, #15]
}
 800aaee:	4618      	mov	r0, r3
 800aaf0:	3714      	adds	r7, #20
 800aaf2:	46bd      	mov	sp, r7
 800aaf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaf8:	4770      	bx	lr

0800aafa <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800aafa:	b480      	push	{r7}
 800aafc:	b085      	sub	sp, #20
 800aafe:	af00      	add	r7, sp, #0
 800ab00:	6078      	str	r0, [r7, #4]
 800ab02:	460b      	mov	r3, r1
 800ab04:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800ab06:	2300      	movs	r3, #0
 800ab08:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 800ab10:	78fa      	ldrb	r2, [r7, #3]
 800ab12:	429a      	cmp	r2, r3
 800ab14:	d204      	bcs.n	800ab20 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	78fa      	ldrb	r2, [r7, #3]
 800ab1a:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 800ab1e:	e001      	b.n	800ab24 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800ab20:	2302      	movs	r3, #2
 800ab22:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800ab24:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab26:	4618      	mov	r0, r3
 800ab28:	3714      	adds	r7, #20
 800ab2a:	46bd      	mov	sp, r7
 800ab2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab30:	4770      	bx	lr

0800ab32 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800ab32:	b480      	push	{r7}
 800ab34:	b087      	sub	sp, #28
 800ab36:	af00      	add	r7, sp, #0
 800ab38:	6078      	str	r0, [r7, #4]
 800ab3a:	4608      	mov	r0, r1
 800ab3c:	4611      	mov	r1, r2
 800ab3e:	461a      	mov	r2, r3
 800ab40:	4603      	mov	r3, r0
 800ab42:	70fb      	strb	r3, [r7, #3]
 800ab44:	460b      	mov	r3, r1
 800ab46:	70bb      	strb	r3, [r7, #2]
 800ab48:	4613      	mov	r3, r2
 800ab4a:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800ab4c:	2300      	movs	r3, #0
 800ab4e:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800ab50:	2300      	movs	r3, #0
 800ab52:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800ab5a:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800ab5c:	e025      	b.n	800abaa <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800ab5e:	7dfb      	ldrb	r3, [r7, #23]
 800ab60:	221a      	movs	r2, #26
 800ab62:	fb02 f303 	mul.w	r3, r2, r3
 800ab66:	3308      	adds	r3, #8
 800ab68:	68fa      	ldr	r2, [r7, #12]
 800ab6a:	4413      	add	r3, r2
 800ab6c:	3302      	adds	r3, #2
 800ab6e:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800ab70:	693b      	ldr	r3, [r7, #16]
 800ab72:	795b      	ldrb	r3, [r3, #5]
 800ab74:	78fa      	ldrb	r2, [r7, #3]
 800ab76:	429a      	cmp	r2, r3
 800ab78:	d002      	beq.n	800ab80 <USBH_FindInterface+0x4e>
 800ab7a:	78fb      	ldrb	r3, [r7, #3]
 800ab7c:	2bff      	cmp	r3, #255	@ 0xff
 800ab7e:	d111      	bne.n	800aba4 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800ab80:	693b      	ldr	r3, [r7, #16]
 800ab82:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800ab84:	78ba      	ldrb	r2, [r7, #2]
 800ab86:	429a      	cmp	r2, r3
 800ab88:	d002      	beq.n	800ab90 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800ab8a:	78bb      	ldrb	r3, [r7, #2]
 800ab8c:	2bff      	cmp	r3, #255	@ 0xff
 800ab8e:	d109      	bne.n	800aba4 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800ab90:	693b      	ldr	r3, [r7, #16]
 800ab92:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800ab94:	787a      	ldrb	r2, [r7, #1]
 800ab96:	429a      	cmp	r2, r3
 800ab98:	d002      	beq.n	800aba0 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800ab9a:	787b      	ldrb	r3, [r7, #1]
 800ab9c:	2bff      	cmp	r3, #255	@ 0xff
 800ab9e:	d101      	bne.n	800aba4 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800aba0:	7dfb      	ldrb	r3, [r7, #23]
 800aba2:	e006      	b.n	800abb2 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800aba4:	7dfb      	ldrb	r3, [r7, #23]
 800aba6:	3301      	adds	r3, #1
 800aba8:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800abaa:	7dfb      	ldrb	r3, [r7, #23]
 800abac:	2b01      	cmp	r3, #1
 800abae:	d9d6      	bls.n	800ab5e <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800abb0:	23ff      	movs	r3, #255	@ 0xff
}
 800abb2:	4618      	mov	r0, r3
 800abb4:	371c      	adds	r7, #28
 800abb6:	46bd      	mov	sp, r7
 800abb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abbc:	4770      	bx	lr

0800abbe <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 800abbe:	b580      	push	{r7, lr}
 800abc0:	b082      	sub	sp, #8
 800abc2:	af00      	add	r7, sp, #0
 800abc4:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800abc6:	6878      	ldr	r0, [r7, #4]
 800abc8:	f001 fcee 	bl	800c5a8 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800abcc:	2101      	movs	r1, #1
 800abce:	6878      	ldr	r0, [r7, #4]
 800abd0:	f001 fdf5 	bl	800c7be <USBH_LL_DriverVBUS>

  return USBH_OK;
 800abd4:	2300      	movs	r3, #0
}
 800abd6:	4618      	mov	r0, r3
 800abd8:	3708      	adds	r7, #8
 800abda:	46bd      	mov	sp, r7
 800abdc:	bd80      	pop	{r7, pc}
	...

0800abe0 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 800abe0:	b580      	push	{r7, lr}
 800abe2:	b088      	sub	sp, #32
 800abe4:	af04      	add	r7, sp, #16
 800abe6:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800abe8:	2302      	movs	r3, #2
 800abea:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800abec:	2300      	movs	r3, #0
 800abee:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 800abf6:	b2db      	uxtb	r3, r3
 800abf8:	2b01      	cmp	r3, #1
 800abfa:	d102      	bne.n	800ac02 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	2203      	movs	r2, #3
 800ac00:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	781b      	ldrb	r3, [r3, #0]
 800ac06:	b2db      	uxtb	r3, r3
 800ac08:	2b0b      	cmp	r3, #11
 800ac0a:	f200 81bc 	bhi.w	800af86 <USBH_Process+0x3a6>
 800ac0e:	a201      	add	r2, pc, #4	@ (adr r2, 800ac14 <USBH_Process+0x34>)
 800ac10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac14:	0800ac45 	.word	0x0800ac45
 800ac18:	0800ac77 	.word	0x0800ac77
 800ac1c:	0800ace1 	.word	0x0800ace1
 800ac20:	0800af21 	.word	0x0800af21
 800ac24:	0800af87 	.word	0x0800af87
 800ac28:	0800ad81 	.word	0x0800ad81
 800ac2c:	0800aec7 	.word	0x0800aec7
 800ac30:	0800adb7 	.word	0x0800adb7
 800ac34:	0800add7 	.word	0x0800add7
 800ac38:	0800adf5 	.word	0x0800adf5
 800ac3c:	0800ae39 	.word	0x0800ae39
 800ac40:	0800af09 	.word	0x0800af09
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 800ac4a:	b2db      	uxtb	r3, r3
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	f000 819c 	beq.w	800af8a <USBH_Process+0x3aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	2201      	movs	r2, #1
 800ac56:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800ac58:	20c8      	movs	r0, #200	@ 0xc8
 800ac5a:	f001 fdfa 	bl	800c852 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800ac5e:	6878      	ldr	r0, [r7, #4]
 800ac60:	f001 fcff 	bl	800c662 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	2200      	movs	r2, #0
 800ac68:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	2200      	movs	r2, #0
 800ac70:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800ac74:	e189      	b.n	800af8a <USBH_Process+0x3aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 800ac7c:	b2db      	uxtb	r3, r3
 800ac7e:	2b01      	cmp	r3, #1
 800ac80:	d107      	bne.n	800ac92 <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	2200      	movs	r2, #0
 800ac86:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	2202      	movs	r2, #2
 800ac8e:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800ac90:	e18a      	b.n	800afa8 <USBH_Process+0x3c8>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800ac98:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ac9c:	d914      	bls.n	800acc8 <USBH_Process+0xe8>
          phost->device.RstCnt++;
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800aca4:	3301      	adds	r3, #1
 800aca6:	b2da      	uxtb	r2, r3
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800acb4:	2b03      	cmp	r3, #3
 800acb6:	d903      	bls.n	800acc0 <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	220d      	movs	r2, #13
 800acbc:	701a      	strb	r2, [r3, #0]
      break;
 800acbe:	e173      	b.n	800afa8 <USBH_Process+0x3c8>
            phost->gState = HOST_IDLE;
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	2200      	movs	r2, #0
 800acc4:	701a      	strb	r2, [r3, #0]
      break;
 800acc6:	e16f      	b.n	800afa8 <USBH_Process+0x3c8>
          phost->Timeout += 10U;
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800acce:	f103 020a 	add.w	r2, r3, #10
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 800acd8:	200a      	movs	r0, #10
 800acda:	f001 fdba 	bl	800c852 <USBH_Delay>
      break;
 800acde:	e163      	b.n	800afa8 <USBH_Process+0x3c8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d005      	beq.n	800acf6 <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800acf0:	2104      	movs	r1, #4
 800acf2:	6878      	ldr	r0, [r7, #4]
 800acf4:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800acf6:	2064      	movs	r0, #100	@ 0x64
 800acf8:	f001 fdab 	bl	800c852 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800acfc:	6878      	ldr	r0, [r7, #4]
 800acfe:	f001 fc89 	bl	800c614 <USBH_LL_GetSpeed>
 800ad02:	4603      	mov	r3, r0
 800ad04:	461a      	mov	r2, r3
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	2205      	movs	r2, #5
 800ad10:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800ad12:	2100      	movs	r1, #0
 800ad14:	6878      	ldr	r0, [r7, #4]
 800ad16:	f001 faa2 	bl	800c25e <USBH_AllocPipe>
 800ad1a:	4603      	mov	r3, r0
 800ad1c:	461a      	mov	r2, r3
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800ad22:	2180      	movs	r1, #128	@ 0x80
 800ad24:	6878      	ldr	r0, [r7, #4]
 800ad26:	f001 fa9a 	bl	800c25e <USBH_AllocPipe>
 800ad2a:	4603      	mov	r3, r0
 800ad2c:	461a      	mov	r2, r3
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	7919      	ldrb	r1, [r3, #4]
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800ad42:	687a      	ldr	r2, [r7, #4]
 800ad44:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800ad46:	9202      	str	r2, [sp, #8]
 800ad48:	2200      	movs	r2, #0
 800ad4a:	9201      	str	r2, [sp, #4]
 800ad4c:	9300      	str	r3, [sp, #0]
 800ad4e:	4603      	mov	r3, r0
 800ad50:	2280      	movs	r2, #128	@ 0x80
 800ad52:	6878      	ldr	r0, [r7, #4]
 800ad54:	f001 fa54 	bl	800c200 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	7959      	ldrb	r1, [r3, #5]
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800ad68:	687a      	ldr	r2, [r7, #4]
 800ad6a:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800ad6c:	9202      	str	r2, [sp, #8]
 800ad6e:	2200      	movs	r2, #0
 800ad70:	9201      	str	r2, [sp, #4]
 800ad72:	9300      	str	r3, [sp, #0]
 800ad74:	4603      	mov	r3, r0
 800ad76:	2200      	movs	r2, #0
 800ad78:	6878      	ldr	r0, [r7, #4]
 800ad7a:	f001 fa41 	bl	800c200 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800ad7e:	e113      	b.n	800afa8 <USBH_Process+0x3c8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800ad80:	6878      	ldr	r0, [r7, #4]
 800ad82:	f000 f917 	bl	800afb4 <USBH_HandleEnum>
 800ad86:	4603      	mov	r3, r0
 800ad88:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800ad8a:	7bbb      	ldrb	r3, [r7, #14]
 800ad8c:	b2db      	uxtb	r3, r3
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	f040 80fd 	bne.w	800af8e <USBH_Process+0x3ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	2200      	movs	r2, #0
 800ad98:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 800ada2:	2b01      	cmp	r3, #1
 800ada4:	d103      	bne.n	800adae <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	2208      	movs	r2, #8
 800adaa:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800adac:	e0ef      	b.n	800af8e <USBH_Process+0x3ae>
          phost->gState = HOST_INPUT;
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	2207      	movs	r2, #7
 800adb2:	701a      	strb	r2, [r3, #0]
      break;
 800adb4:	e0eb      	b.n	800af8e <USBH_Process+0x3ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	f000 80e8 	beq.w	800af92 <USBH_Process+0x3b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800adc8:	2101      	movs	r1, #1
 800adca:	6878      	ldr	r0, [r7, #4]
 800adcc:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	2208      	movs	r2, #8
 800add2:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 800add4:	e0dd      	b.n	800af92 <USBH_Process+0x3b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 800addc:	4619      	mov	r1, r3
 800adde:	6878      	ldr	r0, [r7, #4]
 800ade0:	f000 fc3f 	bl	800b662 <USBH_SetCfg>
 800ade4:	4603      	mov	r3, r0
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	f040 80d5 	bne.w	800af96 <USBH_Process+0x3b6>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	2209      	movs	r2, #9
 800adf0:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800adf2:	e0d0      	b.n	800af96 <USBH_Process+0x3b6>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 800adfa:	f003 0320 	and.w	r3, r3, #32
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d016      	beq.n	800ae30 <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800ae02:	2101      	movs	r1, #1
 800ae04:	6878      	ldr	r0, [r7, #4]
 800ae06:	f000 fc4f 	bl	800b6a8 <USBH_SetFeature>
 800ae0a:	4603      	mov	r3, r0
 800ae0c:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800ae0e:	7bbb      	ldrb	r3, [r7, #14]
 800ae10:	b2db      	uxtb	r3, r3
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d103      	bne.n	800ae1e <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	220a      	movs	r2, #10
 800ae1a:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800ae1c:	e0bd      	b.n	800af9a <USBH_Process+0x3ba>
        else if (status == USBH_NOT_SUPPORTED)
 800ae1e:	7bbb      	ldrb	r3, [r7, #14]
 800ae20:	b2db      	uxtb	r3, r3
 800ae22:	2b03      	cmp	r3, #3
 800ae24:	f040 80b9 	bne.w	800af9a <USBH_Process+0x3ba>
          phost->gState = HOST_CHECK_CLASS;
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	220a      	movs	r2, #10
 800ae2c:	701a      	strb	r2, [r3, #0]
      break;
 800ae2e:	e0b4      	b.n	800af9a <USBH_Process+0x3ba>
        phost->gState = HOST_CHECK_CLASS;
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	220a      	movs	r2, #10
 800ae34:	701a      	strb	r2, [r3, #0]
      break;
 800ae36:	e0b0      	b.n	800af9a <USBH_Process+0x3ba>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	f000 80ad 	beq.w	800af9e <USBH_Process+0x3be>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	2200      	movs	r2, #0
 800ae48:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800ae4c:	2300      	movs	r3, #0
 800ae4e:	73fb      	strb	r3, [r7, #15]
 800ae50:	e016      	b.n	800ae80 <USBH_Process+0x2a0>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800ae52:	7bfa      	ldrb	r2, [r7, #15]
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	32de      	adds	r2, #222	@ 0xde
 800ae58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae5c:	791a      	ldrb	r2, [r3, #4]
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 800ae64:	429a      	cmp	r2, r3
 800ae66:	d108      	bne.n	800ae7a <USBH_Process+0x29a>
          {
            phost->pActiveClass = phost->pClass[idx];
 800ae68:	7bfa      	ldrb	r2, [r7, #15]
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	32de      	adds	r2, #222	@ 0xde
 800ae6e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 800ae78:	e005      	b.n	800ae86 <USBH_Process+0x2a6>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800ae7a:	7bfb      	ldrb	r3, [r7, #15]
 800ae7c:	3301      	adds	r3, #1
 800ae7e:	73fb      	strb	r3, [r7, #15]
 800ae80:	7bfb      	ldrb	r3, [r7, #15]
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d0e5      	beq.n	800ae52 <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	d016      	beq.n	800aebe <USBH_Process+0x2de>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800ae96:	689b      	ldr	r3, [r3, #8]
 800ae98:	6878      	ldr	r0, [r7, #4]
 800ae9a:	4798      	blx	r3
 800ae9c:	4603      	mov	r3, r0
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d109      	bne.n	800aeb6 <USBH_Process+0x2d6>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	2206      	movs	r2, #6
 800aea6:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800aeae:	2103      	movs	r1, #3
 800aeb0:	6878      	ldr	r0, [r7, #4]
 800aeb2:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800aeb4:	e073      	b.n	800af9e <USBH_Process+0x3be>
            phost->gState = HOST_ABORT_STATE;
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	220d      	movs	r2, #13
 800aeba:	701a      	strb	r2, [r3, #0]
      break;
 800aebc:	e06f      	b.n	800af9e <USBH_Process+0x3be>
          phost->gState = HOST_ABORT_STATE;
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	220d      	movs	r2, #13
 800aec2:	701a      	strb	r2, [r3, #0]
      break;
 800aec4:	e06b      	b.n	800af9e <USBH_Process+0x3be>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d017      	beq.n	800af00 <USBH_Process+0x320>
      {
        status = phost->pActiveClass->Requests(phost);
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800aed6:	691b      	ldr	r3, [r3, #16]
 800aed8:	6878      	ldr	r0, [r7, #4]
 800aeda:	4798      	blx	r3
 800aedc:	4603      	mov	r3, r0
 800aede:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800aee0:	7bbb      	ldrb	r3, [r7, #14]
 800aee2:	b2db      	uxtb	r3, r3
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d103      	bne.n	800aef0 <USBH_Process+0x310>
        {
          phost->gState = HOST_CLASS;
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	220b      	movs	r2, #11
 800aeec:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800aeee:	e058      	b.n	800afa2 <USBH_Process+0x3c2>
        else if (status == USBH_FAIL)
 800aef0:	7bbb      	ldrb	r3, [r7, #14]
 800aef2:	b2db      	uxtb	r3, r3
 800aef4:	2b02      	cmp	r3, #2
 800aef6:	d154      	bne.n	800afa2 <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	220d      	movs	r2, #13
 800aefc:	701a      	strb	r2, [r3, #0]
      break;
 800aefe:	e050      	b.n	800afa2 <USBH_Process+0x3c2>
        phost->gState = HOST_ABORT_STATE;
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	220d      	movs	r2, #13
 800af04:	701a      	strb	r2, [r3, #0]
      break;
 800af06:	e04c      	b.n	800afa2 <USBH_Process+0x3c2>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d049      	beq.n	800afa6 <USBH_Process+0x3c6>
      {
        phost->pActiveClass->BgndProcess(phost);
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800af18:	695b      	ldr	r3, [r3, #20]
 800af1a:	6878      	ldr	r0, [r7, #4]
 800af1c:	4798      	blx	r3
      }
      break;
 800af1e:	e042      	b.n	800afa6 <USBH_Process+0x3c6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	2200      	movs	r2, #0
 800af24:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 800af28:	6878      	ldr	r0, [r7, #4]
 800af2a:	f7ff fd4b 	bl	800a9c4 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800af34:	2b00      	cmp	r3, #0
 800af36:	d009      	beq.n	800af4c <USBH_Process+0x36c>
      {
        phost->pActiveClass->DeInit(phost);
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800af3e:	68db      	ldr	r3, [r3, #12]
 800af40:	6878      	ldr	r0, [r7, #4]
 800af42:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	2200      	movs	r2, #0
 800af48:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800af52:	2b00      	cmp	r3, #0
 800af54:	d005      	beq.n	800af62 <USBH_Process+0x382>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800af5c:	2105      	movs	r1, #5
 800af5e:	6878      	ldr	r0, [r7, #4]
 800af60:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 800af68:	b2db      	uxtb	r3, r3
 800af6a:	2b01      	cmp	r3, #1
 800af6c:	d107      	bne.n	800af7e <USBH_Process+0x39e>
      {
        phost->device.is_ReEnumerated = 0U;
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	2200      	movs	r2, #0
 800af72:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800af76:	6878      	ldr	r0, [r7, #4]
 800af78:	f7ff fe21 	bl	800abbe <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800af7c:	e014      	b.n	800afa8 <USBH_Process+0x3c8>
        (void)USBH_LL_Start(phost);
 800af7e:	6878      	ldr	r0, [r7, #4]
 800af80:	f001 fb12 	bl	800c5a8 <USBH_LL_Start>
      break;
 800af84:	e010      	b.n	800afa8 <USBH_Process+0x3c8>

    case HOST_ABORT_STATE:
    default :
      break;
 800af86:	bf00      	nop
 800af88:	e00e      	b.n	800afa8 <USBH_Process+0x3c8>
      break;
 800af8a:	bf00      	nop
 800af8c:	e00c      	b.n	800afa8 <USBH_Process+0x3c8>
      break;
 800af8e:	bf00      	nop
 800af90:	e00a      	b.n	800afa8 <USBH_Process+0x3c8>
    break;
 800af92:	bf00      	nop
 800af94:	e008      	b.n	800afa8 <USBH_Process+0x3c8>
      break;
 800af96:	bf00      	nop
 800af98:	e006      	b.n	800afa8 <USBH_Process+0x3c8>
      break;
 800af9a:	bf00      	nop
 800af9c:	e004      	b.n	800afa8 <USBH_Process+0x3c8>
      break;
 800af9e:	bf00      	nop
 800afa0:	e002      	b.n	800afa8 <USBH_Process+0x3c8>
      break;
 800afa2:	bf00      	nop
 800afa4:	e000      	b.n	800afa8 <USBH_Process+0x3c8>
      break;
 800afa6:	bf00      	nop
  }
  return USBH_OK;
 800afa8:	2300      	movs	r3, #0
}
 800afaa:	4618      	mov	r0, r3
 800afac:	3710      	adds	r7, #16
 800afae:	46bd      	mov	sp, r7
 800afb0:	bd80      	pop	{r7, pc}
 800afb2:	bf00      	nop

0800afb4 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800afb4:	b580      	push	{r7, lr}
 800afb6:	b088      	sub	sp, #32
 800afb8:	af04      	add	r7, sp, #16
 800afba:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800afbc:	2301      	movs	r3, #1
 800afbe:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800afc0:	2301      	movs	r3, #1
 800afc2:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	785b      	ldrb	r3, [r3, #1]
 800afc8:	2b07      	cmp	r3, #7
 800afca:	f200 81bd 	bhi.w	800b348 <USBH_HandleEnum+0x394>
 800afce:	a201      	add	r2, pc, #4	@ (adr r2, 800afd4 <USBH_HandleEnum+0x20>)
 800afd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800afd4:	0800aff5 	.word	0x0800aff5
 800afd8:	0800b0af 	.word	0x0800b0af
 800afdc:	0800b119 	.word	0x0800b119
 800afe0:	0800b1a3 	.word	0x0800b1a3
 800afe4:	0800b20d 	.word	0x0800b20d
 800afe8:	0800b27d 	.word	0x0800b27d
 800afec:	0800b2c3 	.word	0x0800b2c3
 800aff0:	0800b309 	.word	0x0800b309
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800aff4:	2108      	movs	r1, #8
 800aff6:	6878      	ldr	r0, [r7, #4]
 800aff8:	f000 fa50 	bl	800b49c <USBH_Get_DevDesc>
 800affc:	4603      	mov	r3, r0
 800affe:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b000:	7bbb      	ldrb	r3, [r7, #14]
 800b002:	2b00      	cmp	r3, #0
 800b004:	d12e      	bne.n	800b064 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	2201      	movs	r2, #1
 800b014:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	7919      	ldrb	r1, [r3, #4]
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800b026:	687a      	ldr	r2, [r7, #4]
 800b028:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800b02a:	9202      	str	r2, [sp, #8]
 800b02c:	2200      	movs	r2, #0
 800b02e:	9201      	str	r2, [sp, #4]
 800b030:	9300      	str	r3, [sp, #0]
 800b032:	4603      	mov	r3, r0
 800b034:	2280      	movs	r2, #128	@ 0x80
 800b036:	6878      	ldr	r0, [r7, #4]
 800b038:	f001 f8e2 	bl	800c200 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	7959      	ldrb	r1, [r3, #5]
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800b04c:	687a      	ldr	r2, [r7, #4]
 800b04e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800b050:	9202      	str	r2, [sp, #8]
 800b052:	2200      	movs	r2, #0
 800b054:	9201      	str	r2, [sp, #4]
 800b056:	9300      	str	r3, [sp, #0]
 800b058:	4603      	mov	r3, r0
 800b05a:	2200      	movs	r2, #0
 800b05c:	6878      	ldr	r0, [r7, #4]
 800b05e:	f001 f8cf 	bl	800c200 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800b062:	e173      	b.n	800b34c <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b064:	7bbb      	ldrb	r3, [r7, #14]
 800b066:	2b03      	cmp	r3, #3
 800b068:	f040 8170 	bne.w	800b34c <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b072:	3301      	adds	r3, #1
 800b074:	b2da      	uxtb	r2, r3
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b082:	2b03      	cmp	r3, #3
 800b084:	d903      	bls.n	800b08e <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	220d      	movs	r2, #13
 800b08a:	701a      	strb	r2, [r3, #0]
      break;
 800b08c:	e15e      	b.n	800b34c <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	795b      	ldrb	r3, [r3, #5]
 800b092:	4619      	mov	r1, r3
 800b094:	6878      	ldr	r0, [r7, #4]
 800b096:	f001 f903 	bl	800c2a0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	791b      	ldrb	r3, [r3, #4]
 800b09e:	4619      	mov	r1, r3
 800b0a0:	6878      	ldr	r0, [r7, #4]
 800b0a2:	f001 f8fd 	bl	800c2a0 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	2200      	movs	r2, #0
 800b0aa:	701a      	strb	r2, [r3, #0]
      break;
 800b0ac:	e14e      	b.n	800b34c <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800b0ae:	2112      	movs	r1, #18
 800b0b0:	6878      	ldr	r0, [r7, #4]
 800b0b2:	f000 f9f3 	bl	800b49c <USBH_Get_DevDesc>
 800b0b6:	4603      	mov	r3, r0
 800b0b8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b0ba:	7bbb      	ldrb	r3, [r7, #14]
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d103      	bne.n	800b0c8 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	2202      	movs	r2, #2
 800b0c4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800b0c6:	e143      	b.n	800b350 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b0c8:	7bbb      	ldrb	r3, [r7, #14]
 800b0ca:	2b03      	cmp	r3, #3
 800b0cc:	f040 8140 	bne.w	800b350 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b0d6:	3301      	adds	r3, #1
 800b0d8:	b2da      	uxtb	r2, r3
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b0e6:	2b03      	cmp	r3, #3
 800b0e8:	d903      	bls.n	800b0f2 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	220d      	movs	r2, #13
 800b0ee:	701a      	strb	r2, [r3, #0]
      break;
 800b0f0:	e12e      	b.n	800b350 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	795b      	ldrb	r3, [r3, #5]
 800b0f6:	4619      	mov	r1, r3
 800b0f8:	6878      	ldr	r0, [r7, #4]
 800b0fa:	f001 f8d1 	bl	800c2a0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	791b      	ldrb	r3, [r3, #4]
 800b102:	4619      	mov	r1, r3
 800b104:	6878      	ldr	r0, [r7, #4]
 800b106:	f001 f8cb 	bl	800c2a0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	2200      	movs	r2, #0
 800b10e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	2200      	movs	r2, #0
 800b114:	701a      	strb	r2, [r3, #0]
      break;
 800b116:	e11b      	b.n	800b350 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800b118:	2101      	movs	r1, #1
 800b11a:	6878      	ldr	r0, [r7, #4]
 800b11c:	f000 fa7d 	bl	800b61a <USBH_SetAddress>
 800b120:	4603      	mov	r3, r0
 800b122:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b124:	7bbb      	ldrb	r3, [r7, #14]
 800b126:	2b00      	cmp	r3, #0
 800b128:	d130      	bne.n	800b18c <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 800b12a:	2002      	movs	r0, #2
 800b12c:	f001 fb91 	bl	800c852 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	2201      	movs	r2, #1
 800b134:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	2203      	movs	r2, #3
 800b13c:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	7919      	ldrb	r1, [r3, #4]
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800b14e:	687a      	ldr	r2, [r7, #4]
 800b150:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800b152:	9202      	str	r2, [sp, #8]
 800b154:	2200      	movs	r2, #0
 800b156:	9201      	str	r2, [sp, #4]
 800b158:	9300      	str	r3, [sp, #0]
 800b15a:	4603      	mov	r3, r0
 800b15c:	2280      	movs	r2, #128	@ 0x80
 800b15e:	6878      	ldr	r0, [r7, #4]
 800b160:	f001 f84e 	bl	800c200 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	7959      	ldrb	r1, [r3, #5]
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800b174:	687a      	ldr	r2, [r7, #4]
 800b176:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800b178:	9202      	str	r2, [sp, #8]
 800b17a:	2200      	movs	r2, #0
 800b17c:	9201      	str	r2, [sp, #4]
 800b17e:	9300      	str	r3, [sp, #0]
 800b180:	4603      	mov	r3, r0
 800b182:	2200      	movs	r2, #0
 800b184:	6878      	ldr	r0, [r7, #4]
 800b186:	f001 f83b 	bl	800c200 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800b18a:	e0e3      	b.n	800b354 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b18c:	7bbb      	ldrb	r3, [r7, #14]
 800b18e:	2b03      	cmp	r3, #3
 800b190:	f040 80e0 	bne.w	800b354 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	220d      	movs	r2, #13
 800b198:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	2200      	movs	r2, #0
 800b19e:	705a      	strb	r2, [r3, #1]
      break;
 800b1a0:	e0d8      	b.n	800b354 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800b1a2:	2109      	movs	r1, #9
 800b1a4:	6878      	ldr	r0, [r7, #4]
 800b1a6:	f000 f9a5 	bl	800b4f4 <USBH_Get_CfgDesc>
 800b1aa:	4603      	mov	r3, r0
 800b1ac:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b1ae:	7bbb      	ldrb	r3, [r7, #14]
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d103      	bne.n	800b1bc <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	2204      	movs	r2, #4
 800b1b8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800b1ba:	e0cd      	b.n	800b358 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b1bc:	7bbb      	ldrb	r3, [r7, #14]
 800b1be:	2b03      	cmp	r3, #3
 800b1c0:	f040 80ca 	bne.w	800b358 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b1ca:	3301      	adds	r3, #1
 800b1cc:	b2da      	uxtb	r2, r3
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b1da:	2b03      	cmp	r3, #3
 800b1dc:	d903      	bls.n	800b1e6 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	220d      	movs	r2, #13
 800b1e2:	701a      	strb	r2, [r3, #0]
      break;
 800b1e4:	e0b8      	b.n	800b358 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	795b      	ldrb	r3, [r3, #5]
 800b1ea:	4619      	mov	r1, r3
 800b1ec:	6878      	ldr	r0, [r7, #4]
 800b1ee:	f001 f857 	bl	800c2a0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	791b      	ldrb	r3, [r3, #4]
 800b1f6:	4619      	mov	r1, r3
 800b1f8:	6878      	ldr	r0, [r7, #4]
 800b1fa:	f001 f851 	bl	800c2a0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	2200      	movs	r2, #0
 800b202:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	2200      	movs	r2, #0
 800b208:	701a      	strb	r2, [r3, #0]
      break;
 800b20a:	e0a5      	b.n	800b358 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 800b212:	4619      	mov	r1, r3
 800b214:	6878      	ldr	r0, [r7, #4]
 800b216:	f000 f96d 	bl	800b4f4 <USBH_Get_CfgDesc>
 800b21a:	4603      	mov	r3, r0
 800b21c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b21e:	7bbb      	ldrb	r3, [r7, #14]
 800b220:	2b00      	cmp	r3, #0
 800b222:	d103      	bne.n	800b22c <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	2205      	movs	r2, #5
 800b228:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800b22a:	e097      	b.n	800b35c <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b22c:	7bbb      	ldrb	r3, [r7, #14]
 800b22e:	2b03      	cmp	r3, #3
 800b230:	f040 8094 	bne.w	800b35c <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b23a:	3301      	adds	r3, #1
 800b23c:	b2da      	uxtb	r2, r3
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b24a:	2b03      	cmp	r3, #3
 800b24c:	d903      	bls.n	800b256 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	220d      	movs	r2, #13
 800b252:	701a      	strb	r2, [r3, #0]
      break;
 800b254:	e082      	b.n	800b35c <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	795b      	ldrb	r3, [r3, #5]
 800b25a:	4619      	mov	r1, r3
 800b25c:	6878      	ldr	r0, [r7, #4]
 800b25e:	f001 f81f 	bl	800c2a0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	791b      	ldrb	r3, [r3, #4]
 800b266:	4619      	mov	r1, r3
 800b268:	6878      	ldr	r0, [r7, #4]
 800b26a:	f001 f819 	bl	800c2a0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	2200      	movs	r2, #0
 800b272:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	2200      	movs	r2, #0
 800b278:	701a      	strb	r2, [r3, #0]
      break;
 800b27a:	e06f      	b.n	800b35c <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 800b282:	2b00      	cmp	r3, #0
 800b284:	d019      	beq.n	800b2ba <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800b292:	23ff      	movs	r3, #255	@ 0xff
 800b294:	6878      	ldr	r0, [r7, #4]
 800b296:	f000 f957 	bl	800b548 <USBH_Get_StringDesc>
 800b29a:	4603      	mov	r3, r0
 800b29c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800b29e:	7bbb      	ldrb	r3, [r7, #14]
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d103      	bne.n	800b2ac <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	2206      	movs	r2, #6
 800b2a8:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800b2aa:	e059      	b.n	800b360 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b2ac:	7bbb      	ldrb	r3, [r7, #14]
 800b2ae:	2b03      	cmp	r3, #3
 800b2b0:	d156      	bne.n	800b360 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	2206      	movs	r2, #6
 800b2b6:	705a      	strb	r2, [r3, #1]
      break;
 800b2b8:	e052      	b.n	800b360 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	2206      	movs	r2, #6
 800b2be:	705a      	strb	r2, [r3, #1]
      break;
 800b2c0:	e04e      	b.n	800b360 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d019      	beq.n	800b300 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800b2d8:	23ff      	movs	r3, #255	@ 0xff
 800b2da:	6878      	ldr	r0, [r7, #4]
 800b2dc:	f000 f934 	bl	800b548 <USBH_Get_StringDesc>
 800b2e0:	4603      	mov	r3, r0
 800b2e2:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800b2e4:	7bbb      	ldrb	r3, [r7, #14]
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d103      	bne.n	800b2f2 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	2207      	movs	r2, #7
 800b2ee:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800b2f0:	e038      	b.n	800b364 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b2f2:	7bbb      	ldrb	r3, [r7, #14]
 800b2f4:	2b03      	cmp	r3, #3
 800b2f6:	d135      	bne.n	800b364 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	2207      	movs	r2, #7
 800b2fc:	705a      	strb	r2, [r3, #1]
      break;
 800b2fe:	e031      	b.n	800b364 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	2207      	movs	r2, #7
 800b304:	705a      	strb	r2, [r3, #1]
      break;
 800b306:	e02d      	b.n	800b364 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 800b30e:	2b00      	cmp	r3, #0
 800b310:	d017      	beq.n	800b342 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800b31e:	23ff      	movs	r3, #255	@ 0xff
 800b320:	6878      	ldr	r0, [r7, #4]
 800b322:	f000 f911 	bl	800b548 <USBH_Get_StringDesc>
 800b326:	4603      	mov	r3, r0
 800b328:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800b32a:	7bbb      	ldrb	r3, [r7, #14]
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d102      	bne.n	800b336 <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800b330:	2300      	movs	r3, #0
 800b332:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800b334:	e018      	b.n	800b368 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b336:	7bbb      	ldrb	r3, [r7, #14]
 800b338:	2b03      	cmp	r3, #3
 800b33a:	d115      	bne.n	800b368 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 800b33c:	2300      	movs	r3, #0
 800b33e:	73fb      	strb	r3, [r7, #15]
      break;
 800b340:	e012      	b.n	800b368 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 800b342:	2300      	movs	r3, #0
 800b344:	73fb      	strb	r3, [r7, #15]
      break;
 800b346:	e00f      	b.n	800b368 <USBH_HandleEnum+0x3b4>

    default:
      break;
 800b348:	bf00      	nop
 800b34a:	e00e      	b.n	800b36a <USBH_HandleEnum+0x3b6>
      break;
 800b34c:	bf00      	nop
 800b34e:	e00c      	b.n	800b36a <USBH_HandleEnum+0x3b6>
      break;
 800b350:	bf00      	nop
 800b352:	e00a      	b.n	800b36a <USBH_HandleEnum+0x3b6>
      break;
 800b354:	bf00      	nop
 800b356:	e008      	b.n	800b36a <USBH_HandleEnum+0x3b6>
      break;
 800b358:	bf00      	nop
 800b35a:	e006      	b.n	800b36a <USBH_HandleEnum+0x3b6>
      break;
 800b35c:	bf00      	nop
 800b35e:	e004      	b.n	800b36a <USBH_HandleEnum+0x3b6>
      break;
 800b360:	bf00      	nop
 800b362:	e002      	b.n	800b36a <USBH_HandleEnum+0x3b6>
      break;
 800b364:	bf00      	nop
 800b366:	e000      	b.n	800b36a <USBH_HandleEnum+0x3b6>
      break;
 800b368:	bf00      	nop
  }
  return Status;
 800b36a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b36c:	4618      	mov	r0, r3
 800b36e:	3710      	adds	r7, #16
 800b370:	46bd      	mov	sp, r7
 800b372:	bd80      	pop	{r7, pc}

0800b374 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800b374:	b480      	push	{r7}
 800b376:	b083      	sub	sp, #12
 800b378:	af00      	add	r7, sp, #0
 800b37a:	6078      	str	r0, [r7, #4]
 800b37c:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	683a      	ldr	r2, [r7, #0]
 800b382:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 800b386:	bf00      	nop
 800b388:	370c      	adds	r7, #12
 800b38a:	46bd      	mov	sp, r7
 800b38c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b390:	4770      	bx	lr

0800b392 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800b392:	b580      	push	{r7, lr}
 800b394:	b082      	sub	sp, #8
 800b396:	af00      	add	r7, sp, #0
 800b398:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800b3a0:	1c5a      	adds	r2, r3, #1
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 800b3a8:	6878      	ldr	r0, [r7, #4]
 800b3aa:	f000 f804 	bl	800b3b6 <USBH_HandleSof>
}
 800b3ae:	bf00      	nop
 800b3b0:	3708      	adds	r7, #8
 800b3b2:	46bd      	mov	sp, r7
 800b3b4:	bd80      	pop	{r7, pc}

0800b3b6 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800b3b6:	b580      	push	{r7, lr}
 800b3b8:	b082      	sub	sp, #8
 800b3ba:	af00      	add	r7, sp, #0
 800b3bc:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	781b      	ldrb	r3, [r3, #0]
 800b3c2:	b2db      	uxtb	r3, r3
 800b3c4:	2b0b      	cmp	r3, #11
 800b3c6:	d10a      	bne.n	800b3de <USBH_HandleSof+0x28>
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	d005      	beq.n	800b3de <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b3d8:	699b      	ldr	r3, [r3, #24]
 800b3da:	6878      	ldr	r0, [r7, #4]
 800b3dc:	4798      	blx	r3
  }
}
 800b3de:	bf00      	nop
 800b3e0:	3708      	adds	r7, #8
 800b3e2:	46bd      	mov	sp, r7
 800b3e4:	bd80      	pop	{r7, pc}

0800b3e6 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800b3e6:	b480      	push	{r7}
 800b3e8:	b083      	sub	sp, #12
 800b3ea:	af00      	add	r7, sp, #0
 800b3ec:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	2201      	movs	r2, #1
 800b3f2:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 800b3f6:	bf00      	nop
}
 800b3f8:	370c      	adds	r7, #12
 800b3fa:	46bd      	mov	sp, r7
 800b3fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b400:	4770      	bx	lr

0800b402 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800b402:	b480      	push	{r7}
 800b404:	b083      	sub	sp, #12
 800b406:	af00      	add	r7, sp, #0
 800b408:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	2200      	movs	r2, #0
 800b40e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	2201      	movs	r2, #1
 800b416:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 800b41a:	bf00      	nop
}
 800b41c:	370c      	adds	r7, #12
 800b41e:	46bd      	mov	sp, r7
 800b420:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b424:	4770      	bx	lr

0800b426 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800b426:	b480      	push	{r7}
 800b428:	b083      	sub	sp, #12
 800b42a:	af00      	add	r7, sp, #0
 800b42c:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	2201      	movs	r2, #1
 800b432:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	2200      	movs	r2, #0
 800b43a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	2200      	movs	r2, #0
 800b442:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800b446:	2300      	movs	r3, #0
}
 800b448:	4618      	mov	r0, r3
 800b44a:	370c      	adds	r7, #12
 800b44c:	46bd      	mov	sp, r7
 800b44e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b452:	4770      	bx	lr

0800b454 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800b454:	b580      	push	{r7, lr}
 800b456:	b082      	sub	sp, #8
 800b458:	af00      	add	r7, sp, #0
 800b45a:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	2201      	movs	r2, #1
 800b460:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	2200      	movs	r2, #0
 800b468:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	2200      	movs	r2, #0
 800b470:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800b474:	6878      	ldr	r0, [r7, #4]
 800b476:	f001 f8b2 	bl	800c5de <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	791b      	ldrb	r3, [r3, #4]
 800b47e:	4619      	mov	r1, r3
 800b480:	6878      	ldr	r0, [r7, #4]
 800b482:	f000 ff0d 	bl	800c2a0 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	795b      	ldrb	r3, [r3, #5]
 800b48a:	4619      	mov	r1, r3
 800b48c:	6878      	ldr	r0, [r7, #4]
 800b48e:	f000 ff07 	bl	800c2a0 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800b492:	2300      	movs	r3, #0
}
 800b494:	4618      	mov	r0, r3
 800b496:	3708      	adds	r7, #8
 800b498:	46bd      	mov	sp, r7
 800b49a:	bd80      	pop	{r7, pc}

0800b49c <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800b49c:	b580      	push	{r7, lr}
 800b49e:	b086      	sub	sp, #24
 800b4a0:	af02      	add	r7, sp, #8
 800b4a2:	6078      	str	r0, [r7, #4]
 800b4a4:	460b      	mov	r3, r1
 800b4a6:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 800b4a8:	887b      	ldrh	r3, [r7, #2]
 800b4aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b4ae:	d901      	bls.n	800b4b4 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800b4b0:	2303      	movs	r3, #3
 800b4b2:	e01b      	b.n	800b4ec <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800b4ba:	887b      	ldrh	r3, [r7, #2]
 800b4bc:	9300      	str	r3, [sp, #0]
 800b4be:	4613      	mov	r3, r2
 800b4c0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b4c4:	2100      	movs	r1, #0
 800b4c6:	6878      	ldr	r0, [r7, #4]
 800b4c8:	f000 f872 	bl	800b5b0 <USBH_GetDescriptor>
 800b4cc:	4603      	mov	r3, r0
 800b4ce:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 800b4d0:	7bfb      	ldrb	r3, [r7, #15]
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d109      	bne.n	800b4ea <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800b4dc:	887a      	ldrh	r2, [r7, #2]
 800b4de:	4619      	mov	r1, r3
 800b4e0:	6878      	ldr	r0, [r7, #4]
 800b4e2:	f000 f929 	bl	800b738 <USBH_ParseDevDesc>
 800b4e6:	4603      	mov	r3, r0
 800b4e8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800b4ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4ec:	4618      	mov	r0, r3
 800b4ee:	3710      	adds	r7, #16
 800b4f0:	46bd      	mov	sp, r7
 800b4f2:	bd80      	pop	{r7, pc}

0800b4f4 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800b4f4:	b580      	push	{r7, lr}
 800b4f6:	b086      	sub	sp, #24
 800b4f8:	af02      	add	r7, sp, #8
 800b4fa:	6078      	str	r0, [r7, #4]
 800b4fc:	460b      	mov	r3, r1
 800b4fe:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	331c      	adds	r3, #28
 800b504:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 800b506:	887b      	ldrh	r3, [r7, #2]
 800b508:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b50c:	d901      	bls.n	800b512 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800b50e:	2303      	movs	r3, #3
 800b510:	e016      	b.n	800b540 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800b512:	887b      	ldrh	r3, [r7, #2]
 800b514:	9300      	str	r3, [sp, #0]
 800b516:	68bb      	ldr	r3, [r7, #8]
 800b518:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b51c:	2100      	movs	r1, #0
 800b51e:	6878      	ldr	r0, [r7, #4]
 800b520:	f000 f846 	bl	800b5b0 <USBH_GetDescriptor>
 800b524:	4603      	mov	r3, r0
 800b526:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800b528:	7bfb      	ldrb	r3, [r7, #15]
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d107      	bne.n	800b53e <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800b52e:	887b      	ldrh	r3, [r7, #2]
 800b530:	461a      	mov	r2, r3
 800b532:	68b9      	ldr	r1, [r7, #8]
 800b534:	6878      	ldr	r0, [r7, #4]
 800b536:	f000 f9af 	bl	800b898 <USBH_ParseCfgDesc>
 800b53a:	4603      	mov	r3, r0
 800b53c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800b53e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b540:	4618      	mov	r0, r3
 800b542:	3710      	adds	r7, #16
 800b544:	46bd      	mov	sp, r7
 800b546:	bd80      	pop	{r7, pc}

0800b548 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 800b548:	b580      	push	{r7, lr}
 800b54a:	b088      	sub	sp, #32
 800b54c:	af02      	add	r7, sp, #8
 800b54e:	60f8      	str	r0, [r7, #12]
 800b550:	607a      	str	r2, [r7, #4]
 800b552:	461a      	mov	r2, r3
 800b554:	460b      	mov	r3, r1
 800b556:	72fb      	strb	r3, [r7, #11]
 800b558:	4613      	mov	r3, r2
 800b55a:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 800b55c:	893b      	ldrh	r3, [r7, #8]
 800b55e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b562:	d802      	bhi.n	800b56a <USBH_Get_StringDesc+0x22>
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	2b00      	cmp	r3, #0
 800b568:	d101      	bne.n	800b56e <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800b56a:	2303      	movs	r3, #3
 800b56c:	e01c      	b.n	800b5a8 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800b56e:	7afb      	ldrb	r3, [r7, #11]
 800b570:	b29b      	uxth	r3, r3
 800b572:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800b576:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800b578:	68fb      	ldr	r3, [r7, #12]
 800b57a:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800b57e:	893b      	ldrh	r3, [r7, #8]
 800b580:	9300      	str	r3, [sp, #0]
 800b582:	460b      	mov	r3, r1
 800b584:	2100      	movs	r1, #0
 800b586:	68f8      	ldr	r0, [r7, #12]
 800b588:	f000 f812 	bl	800b5b0 <USBH_GetDescriptor>
 800b58c:	4603      	mov	r3, r0
 800b58e:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800b590:	7dfb      	ldrb	r3, [r7, #23]
 800b592:	2b00      	cmp	r3, #0
 800b594:	d107      	bne.n	800b5a6 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800b596:	68fb      	ldr	r3, [r7, #12]
 800b598:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800b59c:	893a      	ldrh	r2, [r7, #8]
 800b59e:	6879      	ldr	r1, [r7, #4]
 800b5a0:	4618      	mov	r0, r3
 800b5a2:	f000 fb8c 	bl	800bcbe <USBH_ParseStringDesc>
  }

  return status;
 800b5a6:	7dfb      	ldrb	r3, [r7, #23]
}
 800b5a8:	4618      	mov	r0, r3
 800b5aa:	3718      	adds	r7, #24
 800b5ac:	46bd      	mov	sp, r7
 800b5ae:	bd80      	pop	{r7, pc}

0800b5b0 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 800b5b0:	b580      	push	{r7, lr}
 800b5b2:	b084      	sub	sp, #16
 800b5b4:	af00      	add	r7, sp, #0
 800b5b6:	60f8      	str	r0, [r7, #12]
 800b5b8:	607b      	str	r3, [r7, #4]
 800b5ba:	460b      	mov	r3, r1
 800b5bc:	72fb      	strb	r3, [r7, #11]
 800b5be:	4613      	mov	r3, r2
 800b5c0:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	789b      	ldrb	r3, [r3, #2]
 800b5c6:	2b01      	cmp	r3, #1
 800b5c8:	d11c      	bne.n	800b604 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800b5ca:	7afb      	ldrb	r3, [r7, #11]
 800b5cc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800b5d0:	b2da      	uxtb	r2, r3
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	2206      	movs	r2, #6
 800b5da:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	893a      	ldrh	r2, [r7, #8]
 800b5e0:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800b5e2:	893b      	ldrh	r3, [r7, #8]
 800b5e4:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800b5e8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b5ec:	d104      	bne.n	800b5f8 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800b5ee:	68fb      	ldr	r3, [r7, #12]
 800b5f0:	f240 4209 	movw	r2, #1033	@ 0x409
 800b5f4:	829a      	strh	r2, [r3, #20]
 800b5f6:	e002      	b.n	800b5fe <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	2200      	movs	r2, #0
 800b5fc:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800b5fe:	68fb      	ldr	r3, [r7, #12]
 800b600:	8b3a      	ldrh	r2, [r7, #24]
 800b602:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800b604:	8b3b      	ldrh	r3, [r7, #24]
 800b606:	461a      	mov	r2, r3
 800b608:	6879      	ldr	r1, [r7, #4]
 800b60a:	68f8      	ldr	r0, [r7, #12]
 800b60c:	f000 fba4 	bl	800bd58 <USBH_CtlReq>
 800b610:	4603      	mov	r3, r0
}
 800b612:	4618      	mov	r0, r3
 800b614:	3710      	adds	r7, #16
 800b616:	46bd      	mov	sp, r7
 800b618:	bd80      	pop	{r7, pc}

0800b61a <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800b61a:	b580      	push	{r7, lr}
 800b61c:	b082      	sub	sp, #8
 800b61e:	af00      	add	r7, sp, #0
 800b620:	6078      	str	r0, [r7, #4]
 800b622:	460b      	mov	r3, r1
 800b624:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	789b      	ldrb	r3, [r3, #2]
 800b62a:	2b01      	cmp	r3, #1
 800b62c:	d10f      	bne.n	800b64e <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	2200      	movs	r2, #0
 800b632:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	2205      	movs	r2, #5
 800b638:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800b63a:	78fb      	ldrb	r3, [r7, #3]
 800b63c:	b29a      	uxth	r2, r3
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	2200      	movs	r2, #0
 800b646:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	2200      	movs	r2, #0
 800b64c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800b64e:	2200      	movs	r2, #0
 800b650:	2100      	movs	r1, #0
 800b652:	6878      	ldr	r0, [r7, #4]
 800b654:	f000 fb80 	bl	800bd58 <USBH_CtlReq>
 800b658:	4603      	mov	r3, r0
}
 800b65a:	4618      	mov	r0, r3
 800b65c:	3708      	adds	r7, #8
 800b65e:	46bd      	mov	sp, r7
 800b660:	bd80      	pop	{r7, pc}

0800b662 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800b662:	b580      	push	{r7, lr}
 800b664:	b082      	sub	sp, #8
 800b666:	af00      	add	r7, sp, #0
 800b668:	6078      	str	r0, [r7, #4]
 800b66a:	460b      	mov	r3, r1
 800b66c:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	789b      	ldrb	r3, [r3, #2]
 800b672:	2b01      	cmp	r3, #1
 800b674:	d10e      	bne.n	800b694 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	2200      	movs	r2, #0
 800b67a:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	2209      	movs	r2, #9
 800b680:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	887a      	ldrh	r2, [r7, #2]
 800b686:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	2200      	movs	r2, #0
 800b68c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	2200      	movs	r2, #0
 800b692:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800b694:	2200      	movs	r2, #0
 800b696:	2100      	movs	r1, #0
 800b698:	6878      	ldr	r0, [r7, #4]
 800b69a:	f000 fb5d 	bl	800bd58 <USBH_CtlReq>
 800b69e:	4603      	mov	r3, r0
}
 800b6a0:	4618      	mov	r0, r3
 800b6a2:	3708      	adds	r7, #8
 800b6a4:	46bd      	mov	sp, r7
 800b6a6:	bd80      	pop	{r7, pc}

0800b6a8 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800b6a8:	b580      	push	{r7, lr}
 800b6aa:	b082      	sub	sp, #8
 800b6ac:	af00      	add	r7, sp, #0
 800b6ae:	6078      	str	r0, [r7, #4]
 800b6b0:	460b      	mov	r3, r1
 800b6b2:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	789b      	ldrb	r3, [r3, #2]
 800b6b8:	2b01      	cmp	r3, #1
 800b6ba:	d10f      	bne.n	800b6dc <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	2200      	movs	r2, #0
 800b6c0:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	2203      	movs	r2, #3
 800b6c6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800b6c8:	78fb      	ldrb	r3, [r7, #3]
 800b6ca:	b29a      	uxth	r2, r3
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	2200      	movs	r2, #0
 800b6d4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	2200      	movs	r2, #0
 800b6da:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800b6dc:	2200      	movs	r2, #0
 800b6de:	2100      	movs	r1, #0
 800b6e0:	6878      	ldr	r0, [r7, #4]
 800b6e2:	f000 fb39 	bl	800bd58 <USBH_CtlReq>
 800b6e6:	4603      	mov	r3, r0
}
 800b6e8:	4618      	mov	r0, r3
 800b6ea:	3708      	adds	r7, #8
 800b6ec:	46bd      	mov	sp, r7
 800b6ee:	bd80      	pop	{r7, pc}

0800b6f0 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800b6f0:	b580      	push	{r7, lr}
 800b6f2:	b082      	sub	sp, #8
 800b6f4:	af00      	add	r7, sp, #0
 800b6f6:	6078      	str	r0, [r7, #4]
 800b6f8:	460b      	mov	r3, r1
 800b6fa:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	789b      	ldrb	r3, [r3, #2]
 800b700:	2b01      	cmp	r3, #1
 800b702:	d10f      	bne.n	800b724 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	2202      	movs	r2, #2
 800b708:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	2201      	movs	r2, #1
 800b70e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	2200      	movs	r2, #0
 800b714:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800b716:	78fb      	ldrb	r3, [r7, #3]
 800b718:	b29a      	uxth	r2, r3
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	2200      	movs	r2, #0
 800b722:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800b724:	2200      	movs	r2, #0
 800b726:	2100      	movs	r1, #0
 800b728:	6878      	ldr	r0, [r7, #4]
 800b72a:	f000 fb15 	bl	800bd58 <USBH_CtlReq>
 800b72e:	4603      	mov	r3, r0
}
 800b730:	4618      	mov	r0, r3
 800b732:	3708      	adds	r7, #8
 800b734:	46bd      	mov	sp, r7
 800b736:	bd80      	pop	{r7, pc}

0800b738 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800b738:	b480      	push	{r7}
 800b73a:	b087      	sub	sp, #28
 800b73c:	af00      	add	r7, sp, #0
 800b73e:	60f8      	str	r0, [r7, #12]
 800b740:	60b9      	str	r1, [r7, #8]
 800b742:	4613      	mov	r3, r2
 800b744:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800b74c:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800b74e:	2300      	movs	r3, #0
 800b750:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 800b752:	68bb      	ldr	r3, [r7, #8]
 800b754:	2b00      	cmp	r3, #0
 800b756:	d101      	bne.n	800b75c <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 800b758:	2302      	movs	r3, #2
 800b75a:	e094      	b.n	800b886 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 800b75c:	68bb      	ldr	r3, [r7, #8]
 800b75e:	781a      	ldrb	r2, [r3, #0]
 800b760:	693b      	ldr	r3, [r7, #16]
 800b762:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 800b764:	68bb      	ldr	r3, [r7, #8]
 800b766:	785a      	ldrb	r2, [r3, #1]
 800b768:	693b      	ldr	r3, [r7, #16]
 800b76a:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 800b76c:	68bb      	ldr	r3, [r7, #8]
 800b76e:	3302      	adds	r3, #2
 800b770:	781b      	ldrb	r3, [r3, #0]
 800b772:	461a      	mov	r2, r3
 800b774:	68bb      	ldr	r3, [r7, #8]
 800b776:	3303      	adds	r3, #3
 800b778:	781b      	ldrb	r3, [r3, #0]
 800b77a:	021b      	lsls	r3, r3, #8
 800b77c:	b29b      	uxth	r3, r3
 800b77e:	4313      	orrs	r3, r2
 800b780:	b29a      	uxth	r2, r3
 800b782:	693b      	ldr	r3, [r7, #16]
 800b784:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800b786:	68bb      	ldr	r3, [r7, #8]
 800b788:	791a      	ldrb	r2, [r3, #4]
 800b78a:	693b      	ldr	r3, [r7, #16]
 800b78c:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800b78e:	68bb      	ldr	r3, [r7, #8]
 800b790:	795a      	ldrb	r2, [r3, #5]
 800b792:	693b      	ldr	r3, [r7, #16]
 800b794:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 800b796:	68bb      	ldr	r3, [r7, #8]
 800b798:	799a      	ldrb	r2, [r3, #6]
 800b79a:	693b      	ldr	r3, [r7, #16]
 800b79c:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800b79e:	68bb      	ldr	r3, [r7, #8]
 800b7a0:	79da      	ldrb	r2, [r3, #7]
 800b7a2:	693b      	ldr	r3, [r7, #16]
 800b7a4:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	d004      	beq.n	800b7ba <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800b7b6:	2b01      	cmp	r3, #1
 800b7b8:	d11b      	bne.n	800b7f2 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 800b7ba:	693b      	ldr	r3, [r7, #16]
 800b7bc:	79db      	ldrb	r3, [r3, #7]
 800b7be:	2b20      	cmp	r3, #32
 800b7c0:	dc0f      	bgt.n	800b7e2 <USBH_ParseDevDesc+0xaa>
 800b7c2:	2b08      	cmp	r3, #8
 800b7c4:	db0f      	blt.n	800b7e6 <USBH_ParseDevDesc+0xae>
 800b7c6:	3b08      	subs	r3, #8
 800b7c8:	4a32      	ldr	r2, [pc, #200]	@ (800b894 <USBH_ParseDevDesc+0x15c>)
 800b7ca:	fa22 f303 	lsr.w	r3, r2, r3
 800b7ce:	f003 0301 	and.w	r3, r3, #1
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	bf14      	ite	ne
 800b7d6:	2301      	movne	r3, #1
 800b7d8:	2300      	moveq	r3, #0
 800b7da:	b2db      	uxtb	r3, r3
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	d106      	bne.n	800b7ee <USBH_ParseDevDesc+0xb6>
 800b7e0:	e001      	b.n	800b7e6 <USBH_ParseDevDesc+0xae>
 800b7e2:	2b40      	cmp	r3, #64	@ 0x40
 800b7e4:	d003      	beq.n	800b7ee <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 800b7e6:	693b      	ldr	r3, [r7, #16]
 800b7e8:	2208      	movs	r2, #8
 800b7ea:	71da      	strb	r2, [r3, #7]
        break;
 800b7ec:	e000      	b.n	800b7f0 <USBH_ParseDevDesc+0xb8>
        break;
 800b7ee:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 800b7f0:	e00e      	b.n	800b810 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800b7f2:	68fb      	ldr	r3, [r7, #12]
 800b7f4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b7f8:	2b02      	cmp	r3, #2
 800b7fa:	d107      	bne.n	800b80c <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 800b7fc:	693b      	ldr	r3, [r7, #16]
 800b7fe:	79db      	ldrb	r3, [r3, #7]
 800b800:	2b08      	cmp	r3, #8
 800b802:	d005      	beq.n	800b810 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 800b804:	693b      	ldr	r3, [r7, #16]
 800b806:	2208      	movs	r2, #8
 800b808:	71da      	strb	r2, [r3, #7]
 800b80a:	e001      	b.n	800b810 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800b80c:	2303      	movs	r3, #3
 800b80e:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 800b810:	88fb      	ldrh	r3, [r7, #6]
 800b812:	2b08      	cmp	r3, #8
 800b814:	d936      	bls.n	800b884 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 800b816:	68bb      	ldr	r3, [r7, #8]
 800b818:	3308      	adds	r3, #8
 800b81a:	781b      	ldrb	r3, [r3, #0]
 800b81c:	461a      	mov	r2, r3
 800b81e:	68bb      	ldr	r3, [r7, #8]
 800b820:	3309      	adds	r3, #9
 800b822:	781b      	ldrb	r3, [r3, #0]
 800b824:	021b      	lsls	r3, r3, #8
 800b826:	b29b      	uxth	r3, r3
 800b828:	4313      	orrs	r3, r2
 800b82a:	b29a      	uxth	r2, r3
 800b82c:	693b      	ldr	r3, [r7, #16]
 800b82e:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 800b830:	68bb      	ldr	r3, [r7, #8]
 800b832:	330a      	adds	r3, #10
 800b834:	781b      	ldrb	r3, [r3, #0]
 800b836:	461a      	mov	r2, r3
 800b838:	68bb      	ldr	r3, [r7, #8]
 800b83a:	330b      	adds	r3, #11
 800b83c:	781b      	ldrb	r3, [r3, #0]
 800b83e:	021b      	lsls	r3, r3, #8
 800b840:	b29b      	uxth	r3, r3
 800b842:	4313      	orrs	r3, r2
 800b844:	b29a      	uxth	r2, r3
 800b846:	693b      	ldr	r3, [r7, #16]
 800b848:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800b84a:	68bb      	ldr	r3, [r7, #8]
 800b84c:	330c      	adds	r3, #12
 800b84e:	781b      	ldrb	r3, [r3, #0]
 800b850:	461a      	mov	r2, r3
 800b852:	68bb      	ldr	r3, [r7, #8]
 800b854:	330d      	adds	r3, #13
 800b856:	781b      	ldrb	r3, [r3, #0]
 800b858:	021b      	lsls	r3, r3, #8
 800b85a:	b29b      	uxth	r3, r3
 800b85c:	4313      	orrs	r3, r2
 800b85e:	b29a      	uxth	r2, r3
 800b860:	693b      	ldr	r3, [r7, #16]
 800b862:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 800b864:	68bb      	ldr	r3, [r7, #8]
 800b866:	7b9a      	ldrb	r2, [r3, #14]
 800b868:	693b      	ldr	r3, [r7, #16]
 800b86a:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 800b86c:	68bb      	ldr	r3, [r7, #8]
 800b86e:	7bda      	ldrb	r2, [r3, #15]
 800b870:	693b      	ldr	r3, [r7, #16]
 800b872:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 800b874:	68bb      	ldr	r3, [r7, #8]
 800b876:	7c1a      	ldrb	r2, [r3, #16]
 800b878:	693b      	ldr	r3, [r7, #16]
 800b87a:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 800b87c:	68bb      	ldr	r3, [r7, #8]
 800b87e:	7c5a      	ldrb	r2, [r3, #17]
 800b880:	693b      	ldr	r3, [r7, #16]
 800b882:	745a      	strb	r2, [r3, #17]
  }

  return status;
 800b884:	7dfb      	ldrb	r3, [r7, #23]
}
 800b886:	4618      	mov	r0, r3
 800b888:	371c      	adds	r7, #28
 800b88a:	46bd      	mov	sp, r7
 800b88c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b890:	4770      	bx	lr
 800b892:	bf00      	nop
 800b894:	01000101 	.word	0x01000101

0800b898 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800b898:	b580      	push	{r7, lr}
 800b89a:	b08c      	sub	sp, #48	@ 0x30
 800b89c:	af00      	add	r7, sp, #0
 800b89e:	60f8      	str	r0, [r7, #12]
 800b8a0:	60b9      	str	r1, [r7, #8]
 800b8a2:	4613      	mov	r3, r2
 800b8a4:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800b8a6:	68fb      	ldr	r3, [r7, #12]
 800b8a8:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800b8ac:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800b8ae:	2300      	movs	r3, #0
 800b8b0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800b8b4:	2300      	movs	r3, #0
 800b8b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 800b8ba:	2300      	movs	r3, #0
 800b8bc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 800b8c0:	68bb      	ldr	r3, [r7, #8]
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d101      	bne.n	800b8ca <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800b8c6:	2302      	movs	r3, #2
 800b8c8:	e0de      	b.n	800ba88 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800b8ca:	68bb      	ldr	r3, [r7, #8]
 800b8cc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 800b8ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8d0:	781b      	ldrb	r3, [r3, #0]
 800b8d2:	2b09      	cmp	r3, #9
 800b8d4:	d002      	beq.n	800b8dc <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800b8d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8d8:	2209      	movs	r2, #9
 800b8da:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 800b8dc:	68bb      	ldr	r3, [r7, #8]
 800b8de:	781a      	ldrb	r2, [r3, #0]
 800b8e0:	6a3b      	ldr	r3, [r7, #32]
 800b8e2:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 800b8e4:	68bb      	ldr	r3, [r7, #8]
 800b8e6:	785a      	ldrb	r2, [r3, #1]
 800b8e8:	6a3b      	ldr	r3, [r7, #32]
 800b8ea:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800b8ec:	68bb      	ldr	r3, [r7, #8]
 800b8ee:	3302      	adds	r3, #2
 800b8f0:	781b      	ldrb	r3, [r3, #0]
 800b8f2:	461a      	mov	r2, r3
 800b8f4:	68bb      	ldr	r3, [r7, #8]
 800b8f6:	3303      	adds	r3, #3
 800b8f8:	781b      	ldrb	r3, [r3, #0]
 800b8fa:	021b      	lsls	r3, r3, #8
 800b8fc:	b29b      	uxth	r3, r3
 800b8fe:	4313      	orrs	r3, r2
 800b900:	b29b      	uxth	r3, r3
 800b902:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b906:	bf28      	it	cs
 800b908:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 800b90c:	b29a      	uxth	r2, r3
 800b90e:	6a3b      	ldr	r3, [r7, #32]
 800b910:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 800b912:	68bb      	ldr	r3, [r7, #8]
 800b914:	791a      	ldrb	r2, [r3, #4]
 800b916:	6a3b      	ldr	r3, [r7, #32]
 800b918:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800b91a:	68bb      	ldr	r3, [r7, #8]
 800b91c:	795a      	ldrb	r2, [r3, #5]
 800b91e:	6a3b      	ldr	r3, [r7, #32]
 800b920:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 800b922:	68bb      	ldr	r3, [r7, #8]
 800b924:	799a      	ldrb	r2, [r3, #6]
 800b926:	6a3b      	ldr	r3, [r7, #32]
 800b928:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800b92a:	68bb      	ldr	r3, [r7, #8]
 800b92c:	79da      	ldrb	r2, [r3, #7]
 800b92e:	6a3b      	ldr	r3, [r7, #32]
 800b930:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800b932:	68bb      	ldr	r3, [r7, #8]
 800b934:	7a1a      	ldrb	r2, [r3, #8]
 800b936:	6a3b      	ldr	r3, [r7, #32]
 800b938:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800b93a:	88fb      	ldrh	r3, [r7, #6]
 800b93c:	2b09      	cmp	r3, #9
 800b93e:	f240 80a1 	bls.w	800ba84 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 800b942:	2309      	movs	r3, #9
 800b944:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800b946:	2300      	movs	r3, #0
 800b948:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800b94a:	e085      	b.n	800ba58 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800b94c:	f107 0316 	add.w	r3, r7, #22
 800b950:	4619      	mov	r1, r3
 800b952:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b954:	f000 f9e6 	bl	800bd24 <USBH_GetNextDesc>
 800b958:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800b95a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b95c:	785b      	ldrb	r3, [r3, #1]
 800b95e:	2b04      	cmp	r3, #4
 800b960:	d17a      	bne.n	800ba58 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800b962:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b964:	781b      	ldrb	r3, [r3, #0]
 800b966:	2b09      	cmp	r3, #9
 800b968:	d002      	beq.n	800b970 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800b96a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b96c:	2209      	movs	r2, #9
 800b96e:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800b970:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b974:	221a      	movs	r2, #26
 800b976:	fb02 f303 	mul.w	r3, r2, r3
 800b97a:	3308      	adds	r3, #8
 800b97c:	6a3a      	ldr	r2, [r7, #32]
 800b97e:	4413      	add	r3, r2
 800b980:	3302      	adds	r3, #2
 800b982:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800b984:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b986:	69f8      	ldr	r0, [r7, #28]
 800b988:	f000 f882 	bl	800ba90 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800b98c:	2300      	movs	r3, #0
 800b98e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800b992:	2300      	movs	r3, #0
 800b994:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800b996:	e043      	b.n	800ba20 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800b998:	f107 0316 	add.w	r3, r7, #22
 800b99c:	4619      	mov	r1, r3
 800b99e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b9a0:	f000 f9c0 	bl	800bd24 <USBH_GetNextDesc>
 800b9a4:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800b9a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9a8:	785b      	ldrb	r3, [r3, #1]
 800b9aa:	2b05      	cmp	r3, #5
 800b9ac:	d138      	bne.n	800ba20 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 800b9ae:	69fb      	ldr	r3, [r7, #28]
 800b9b0:	795b      	ldrb	r3, [r3, #5]
 800b9b2:	2b01      	cmp	r3, #1
 800b9b4:	d113      	bne.n	800b9de <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800b9b6:	69fb      	ldr	r3, [r7, #28]
 800b9b8:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800b9ba:	2b02      	cmp	r3, #2
 800b9bc:	d003      	beq.n	800b9c6 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800b9be:	69fb      	ldr	r3, [r7, #28]
 800b9c0:	799b      	ldrb	r3, [r3, #6]
 800b9c2:	2b03      	cmp	r3, #3
 800b9c4:	d10b      	bne.n	800b9de <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800b9c6:	69fb      	ldr	r3, [r7, #28]
 800b9c8:	79db      	ldrb	r3, [r3, #7]
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	d10b      	bne.n	800b9e6 <USBH_ParseCfgDesc+0x14e>
 800b9ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9d0:	781b      	ldrb	r3, [r3, #0]
 800b9d2:	2b09      	cmp	r3, #9
 800b9d4:	d007      	beq.n	800b9e6 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 800b9d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9d8:	2209      	movs	r2, #9
 800b9da:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800b9dc:	e003      	b.n	800b9e6 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800b9de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9e0:	2207      	movs	r2, #7
 800b9e2:	701a      	strb	r2, [r3, #0]
 800b9e4:	e000      	b.n	800b9e8 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800b9e6:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800b9e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b9ec:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800b9f0:	3201      	adds	r2, #1
 800b9f2:	00d2      	lsls	r2, r2, #3
 800b9f4:	211a      	movs	r1, #26
 800b9f6:	fb01 f303 	mul.w	r3, r1, r3
 800b9fa:	4413      	add	r3, r2
 800b9fc:	3308      	adds	r3, #8
 800b9fe:	6a3a      	ldr	r2, [r7, #32]
 800ba00:	4413      	add	r3, r2
 800ba02:	3304      	adds	r3, #4
 800ba04:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800ba06:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ba08:	69b9      	ldr	r1, [r7, #24]
 800ba0a:	68f8      	ldr	r0, [r7, #12]
 800ba0c:	f000 f86f 	bl	800baee <USBH_ParseEPDesc>
 800ba10:	4603      	mov	r3, r0
 800ba12:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 800ba16:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ba1a:	3301      	adds	r3, #1
 800ba1c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800ba20:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ba24:	2b01      	cmp	r3, #1
 800ba26:	d80a      	bhi.n	800ba3e <USBH_ParseCfgDesc+0x1a6>
 800ba28:	69fb      	ldr	r3, [r7, #28]
 800ba2a:	791b      	ldrb	r3, [r3, #4]
 800ba2c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800ba30:	429a      	cmp	r2, r3
 800ba32:	d204      	bcs.n	800ba3e <USBH_ParseCfgDesc+0x1a6>
 800ba34:	6a3b      	ldr	r3, [r7, #32]
 800ba36:	885a      	ldrh	r2, [r3, #2]
 800ba38:	8afb      	ldrh	r3, [r7, #22]
 800ba3a:	429a      	cmp	r2, r3
 800ba3c:	d8ac      	bhi.n	800b998 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800ba3e:	69fb      	ldr	r3, [r7, #28]
 800ba40:	791b      	ldrb	r3, [r3, #4]
 800ba42:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800ba46:	429a      	cmp	r2, r3
 800ba48:	d201      	bcs.n	800ba4e <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 800ba4a:	2303      	movs	r3, #3
 800ba4c:	e01c      	b.n	800ba88 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 800ba4e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ba52:	3301      	adds	r3, #1
 800ba54:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800ba58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ba5c:	2b01      	cmp	r3, #1
 800ba5e:	d805      	bhi.n	800ba6c <USBH_ParseCfgDesc+0x1d4>
 800ba60:	6a3b      	ldr	r3, [r7, #32]
 800ba62:	885a      	ldrh	r2, [r3, #2]
 800ba64:	8afb      	ldrh	r3, [r7, #22]
 800ba66:	429a      	cmp	r2, r3
 800ba68:	f63f af70 	bhi.w	800b94c <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800ba6c:	6a3b      	ldr	r3, [r7, #32]
 800ba6e:	791b      	ldrb	r3, [r3, #4]
 800ba70:	2b02      	cmp	r3, #2
 800ba72:	bf28      	it	cs
 800ba74:	2302      	movcs	r3, #2
 800ba76:	b2db      	uxtb	r3, r3
 800ba78:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800ba7c:	429a      	cmp	r2, r3
 800ba7e:	d201      	bcs.n	800ba84 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 800ba80:	2303      	movs	r3, #3
 800ba82:	e001      	b.n	800ba88 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 800ba84:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800ba88:	4618      	mov	r0, r3
 800ba8a:	3730      	adds	r7, #48	@ 0x30
 800ba8c:	46bd      	mov	sp, r7
 800ba8e:	bd80      	pop	{r7, pc}

0800ba90 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 800ba90:	b480      	push	{r7}
 800ba92:	b083      	sub	sp, #12
 800ba94:	af00      	add	r7, sp, #0
 800ba96:	6078      	str	r0, [r7, #4]
 800ba98:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 800ba9a:	683b      	ldr	r3, [r7, #0]
 800ba9c:	781a      	ldrb	r2, [r3, #0]
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800baa2:	683b      	ldr	r3, [r7, #0]
 800baa4:	785a      	ldrb	r2, [r3, #1]
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 800baaa:	683b      	ldr	r3, [r7, #0]
 800baac:	789a      	ldrb	r2, [r3, #2]
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800bab2:	683b      	ldr	r3, [r7, #0]
 800bab4:	78da      	ldrb	r2, [r3, #3]
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 800baba:	683b      	ldr	r3, [r7, #0]
 800babc:	791a      	ldrb	r2, [r3, #4]
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800bac2:	683b      	ldr	r3, [r7, #0]
 800bac4:	795a      	ldrb	r2, [r3, #5]
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800baca:	683b      	ldr	r3, [r7, #0]
 800bacc:	799a      	ldrb	r2, [r3, #6]
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 800bad2:	683b      	ldr	r3, [r7, #0]
 800bad4:	79da      	ldrb	r2, [r3, #7]
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800bada:	683b      	ldr	r3, [r7, #0]
 800badc:	7a1a      	ldrb	r2, [r3, #8]
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	721a      	strb	r2, [r3, #8]
}
 800bae2:	bf00      	nop
 800bae4:	370c      	adds	r7, #12
 800bae6:	46bd      	mov	sp, r7
 800bae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baec:	4770      	bx	lr

0800baee <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800baee:	b480      	push	{r7}
 800baf0:	b087      	sub	sp, #28
 800baf2:	af00      	add	r7, sp, #0
 800baf4:	60f8      	str	r0, [r7, #12]
 800baf6:	60b9      	str	r1, [r7, #8]
 800baf8:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800bafa:	2300      	movs	r3, #0
 800bafc:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	781a      	ldrb	r2, [r3, #0]
 800bb02:	68bb      	ldr	r3, [r7, #8]
 800bb04:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	785a      	ldrb	r2, [r3, #1]
 800bb0a:	68bb      	ldr	r3, [r7, #8]
 800bb0c:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	789a      	ldrb	r2, [r3, #2]
 800bb12:	68bb      	ldr	r3, [r7, #8]
 800bb14:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	78da      	ldrb	r2, [r3, #3]
 800bb1a:	68bb      	ldr	r3, [r7, #8]
 800bb1c:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	3304      	adds	r3, #4
 800bb22:	781b      	ldrb	r3, [r3, #0]
 800bb24:	461a      	mov	r2, r3
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	3305      	adds	r3, #5
 800bb2a:	781b      	ldrb	r3, [r3, #0]
 800bb2c:	021b      	lsls	r3, r3, #8
 800bb2e:	b29b      	uxth	r3, r3
 800bb30:	4313      	orrs	r3, r2
 800bb32:	b29a      	uxth	r2, r3
 800bb34:	68bb      	ldr	r3, [r7, #8]
 800bb36:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	799a      	ldrb	r2, [r3, #6]
 800bb3c:	68bb      	ldr	r3, [r7, #8]
 800bb3e:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800bb40:	68bb      	ldr	r3, [r7, #8]
 800bb42:	889b      	ldrh	r3, [r3, #4]
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	d009      	beq.n	800bb5c <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800bb48:	68bb      	ldr	r3, [r7, #8]
 800bb4a:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800bb4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bb50:	d804      	bhi.n	800bb5c <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 800bb52:	68bb      	ldr	r3, [r7, #8]
 800bb54:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800bb56:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bb5a:	d901      	bls.n	800bb60 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800bb5c:	2303      	movs	r3, #3
 800bb5e:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d136      	bne.n	800bbd8 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 800bb6a:	68bb      	ldr	r3, [r7, #8]
 800bb6c:	78db      	ldrb	r3, [r3, #3]
 800bb6e:	f003 0303 	and.w	r3, r3, #3
 800bb72:	2b02      	cmp	r3, #2
 800bb74:	d108      	bne.n	800bb88 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800bb76:	68bb      	ldr	r3, [r7, #8]
 800bb78:	889b      	ldrh	r3, [r3, #4]
 800bb7a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bb7e:	f240 8097 	bls.w	800bcb0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800bb82:	2303      	movs	r3, #3
 800bb84:	75fb      	strb	r3, [r7, #23]
 800bb86:	e093      	b.n	800bcb0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800bb88:	68bb      	ldr	r3, [r7, #8]
 800bb8a:	78db      	ldrb	r3, [r3, #3]
 800bb8c:	f003 0303 	and.w	r3, r3, #3
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d107      	bne.n	800bba4 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800bb94:	68bb      	ldr	r3, [r7, #8]
 800bb96:	889b      	ldrh	r3, [r3, #4]
 800bb98:	2b40      	cmp	r3, #64	@ 0x40
 800bb9a:	f240 8089 	bls.w	800bcb0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800bb9e:	2303      	movs	r3, #3
 800bba0:	75fb      	strb	r3, [r7, #23]
 800bba2:	e085      	b.n	800bcb0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800bba4:	68bb      	ldr	r3, [r7, #8]
 800bba6:	78db      	ldrb	r3, [r3, #3]
 800bba8:	f003 0303 	and.w	r3, r3, #3
 800bbac:	2b01      	cmp	r3, #1
 800bbae:	d005      	beq.n	800bbbc <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800bbb0:	68bb      	ldr	r3, [r7, #8]
 800bbb2:	78db      	ldrb	r3, [r3, #3]
 800bbb4:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800bbb8:	2b03      	cmp	r3, #3
 800bbba:	d10a      	bne.n	800bbd2 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800bbbc:	68bb      	ldr	r3, [r7, #8]
 800bbbe:	799b      	ldrb	r3, [r3, #6]
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	d003      	beq.n	800bbcc <USBH_ParseEPDesc+0xde>
 800bbc4:	68bb      	ldr	r3, [r7, #8]
 800bbc6:	799b      	ldrb	r3, [r3, #6]
 800bbc8:	2b10      	cmp	r3, #16
 800bbca:	d970      	bls.n	800bcae <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 800bbcc:	2303      	movs	r3, #3
 800bbce:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800bbd0:	e06d      	b.n	800bcae <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800bbd2:	2303      	movs	r3, #3
 800bbd4:	75fb      	strb	r3, [r7, #23]
 800bbd6:	e06b      	b.n	800bcb0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 800bbd8:	68fb      	ldr	r3, [r7, #12]
 800bbda:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800bbde:	2b01      	cmp	r3, #1
 800bbe0:	d13c      	bne.n	800bc5c <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800bbe2:	68bb      	ldr	r3, [r7, #8]
 800bbe4:	78db      	ldrb	r3, [r3, #3]
 800bbe6:	f003 0303 	and.w	r3, r3, #3
 800bbea:	2b02      	cmp	r3, #2
 800bbec:	d005      	beq.n	800bbfa <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800bbee:	68bb      	ldr	r3, [r7, #8]
 800bbf0:	78db      	ldrb	r3, [r3, #3]
 800bbf2:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	d106      	bne.n	800bc08 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800bbfa:	68bb      	ldr	r3, [r7, #8]
 800bbfc:	889b      	ldrh	r3, [r3, #4]
 800bbfe:	2b40      	cmp	r3, #64	@ 0x40
 800bc00:	d956      	bls.n	800bcb0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800bc02:	2303      	movs	r3, #3
 800bc04:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 800bc06:	e053      	b.n	800bcb0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800bc08:	68bb      	ldr	r3, [r7, #8]
 800bc0a:	78db      	ldrb	r3, [r3, #3]
 800bc0c:	f003 0303 	and.w	r3, r3, #3
 800bc10:	2b01      	cmp	r3, #1
 800bc12:	d10e      	bne.n	800bc32 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 800bc14:	68bb      	ldr	r3, [r7, #8]
 800bc16:	799b      	ldrb	r3, [r3, #6]
 800bc18:	2b00      	cmp	r3, #0
 800bc1a:	d007      	beq.n	800bc2c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800bc1c:	68bb      	ldr	r3, [r7, #8]
 800bc1e:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 800bc20:	2b10      	cmp	r3, #16
 800bc22:	d803      	bhi.n	800bc2c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 800bc24:	68bb      	ldr	r3, [r7, #8]
 800bc26:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 800bc28:	2b40      	cmp	r3, #64	@ 0x40
 800bc2a:	d941      	bls.n	800bcb0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800bc2c:	2303      	movs	r3, #3
 800bc2e:	75fb      	strb	r3, [r7, #23]
 800bc30:	e03e      	b.n	800bcb0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800bc32:	68bb      	ldr	r3, [r7, #8]
 800bc34:	78db      	ldrb	r3, [r3, #3]
 800bc36:	f003 0303 	and.w	r3, r3, #3
 800bc3a:	2b03      	cmp	r3, #3
 800bc3c:	d10b      	bne.n	800bc56 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800bc3e:	68bb      	ldr	r3, [r7, #8]
 800bc40:	799b      	ldrb	r3, [r3, #6]
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d004      	beq.n	800bc50 <USBH_ParseEPDesc+0x162>
 800bc46:	68bb      	ldr	r3, [r7, #8]
 800bc48:	889b      	ldrh	r3, [r3, #4]
 800bc4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bc4e:	d32f      	bcc.n	800bcb0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800bc50:	2303      	movs	r3, #3
 800bc52:	75fb      	strb	r3, [r7, #23]
 800bc54:	e02c      	b.n	800bcb0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800bc56:	2303      	movs	r3, #3
 800bc58:	75fb      	strb	r3, [r7, #23]
 800bc5a:	e029      	b.n	800bcb0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800bc5c:	68fb      	ldr	r3, [r7, #12]
 800bc5e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800bc62:	2b02      	cmp	r3, #2
 800bc64:	d120      	bne.n	800bca8 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800bc66:	68bb      	ldr	r3, [r7, #8]
 800bc68:	78db      	ldrb	r3, [r3, #3]
 800bc6a:	f003 0303 	and.w	r3, r3, #3
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d106      	bne.n	800bc80 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800bc72:	68bb      	ldr	r3, [r7, #8]
 800bc74:	889b      	ldrh	r3, [r3, #4]
 800bc76:	2b08      	cmp	r3, #8
 800bc78:	d01a      	beq.n	800bcb0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800bc7a:	2303      	movs	r3, #3
 800bc7c:	75fb      	strb	r3, [r7, #23]
 800bc7e:	e017      	b.n	800bcb0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800bc80:	68bb      	ldr	r3, [r7, #8]
 800bc82:	78db      	ldrb	r3, [r3, #3]
 800bc84:	f003 0303 	and.w	r3, r3, #3
 800bc88:	2b03      	cmp	r3, #3
 800bc8a:	d10a      	bne.n	800bca2 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800bc8c:	68bb      	ldr	r3, [r7, #8]
 800bc8e:	799b      	ldrb	r3, [r3, #6]
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	d003      	beq.n	800bc9c <USBH_ParseEPDesc+0x1ae>
 800bc94:	68bb      	ldr	r3, [r7, #8]
 800bc96:	889b      	ldrh	r3, [r3, #4]
 800bc98:	2b08      	cmp	r3, #8
 800bc9a:	d909      	bls.n	800bcb0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800bc9c:	2303      	movs	r3, #3
 800bc9e:	75fb      	strb	r3, [r7, #23]
 800bca0:	e006      	b.n	800bcb0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800bca2:	2303      	movs	r3, #3
 800bca4:	75fb      	strb	r3, [r7, #23]
 800bca6:	e003      	b.n	800bcb0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800bca8:	2303      	movs	r3, #3
 800bcaa:	75fb      	strb	r3, [r7, #23]
 800bcac:	e000      	b.n	800bcb0 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800bcae:	bf00      	nop
  }

  return status;
 800bcb0:	7dfb      	ldrb	r3, [r7, #23]
}
 800bcb2:	4618      	mov	r0, r3
 800bcb4:	371c      	adds	r7, #28
 800bcb6:	46bd      	mov	sp, r7
 800bcb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcbc:	4770      	bx	lr

0800bcbe <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800bcbe:	b480      	push	{r7}
 800bcc0:	b087      	sub	sp, #28
 800bcc2:	af00      	add	r7, sp, #0
 800bcc4:	60f8      	str	r0, [r7, #12]
 800bcc6:	60b9      	str	r1, [r7, #8]
 800bcc8:	4613      	mov	r3, r2
 800bcca:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800bccc:	68fb      	ldr	r3, [r7, #12]
 800bcce:	3301      	adds	r3, #1
 800bcd0:	781b      	ldrb	r3, [r3, #0]
 800bcd2:	2b03      	cmp	r3, #3
 800bcd4:	d120      	bne.n	800bd18 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800bcd6:	68fb      	ldr	r3, [r7, #12]
 800bcd8:	781b      	ldrb	r3, [r3, #0]
 800bcda:	1e9a      	subs	r2, r3, #2
 800bcdc:	88fb      	ldrh	r3, [r7, #6]
 800bcde:	4293      	cmp	r3, r2
 800bce0:	bf28      	it	cs
 800bce2:	4613      	movcs	r3, r2
 800bce4:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800bce6:	68fb      	ldr	r3, [r7, #12]
 800bce8:	3302      	adds	r3, #2
 800bcea:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800bcec:	2300      	movs	r3, #0
 800bcee:	82fb      	strh	r3, [r7, #22]
 800bcf0:	e00b      	b.n	800bd0a <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800bcf2:	8afb      	ldrh	r3, [r7, #22]
 800bcf4:	68fa      	ldr	r2, [r7, #12]
 800bcf6:	4413      	add	r3, r2
 800bcf8:	781a      	ldrb	r2, [r3, #0]
 800bcfa:	68bb      	ldr	r3, [r7, #8]
 800bcfc:	701a      	strb	r2, [r3, #0]
      pdest++;
 800bcfe:	68bb      	ldr	r3, [r7, #8]
 800bd00:	3301      	adds	r3, #1
 800bd02:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800bd04:	8afb      	ldrh	r3, [r7, #22]
 800bd06:	3302      	adds	r3, #2
 800bd08:	82fb      	strh	r3, [r7, #22]
 800bd0a:	8afa      	ldrh	r2, [r7, #22]
 800bd0c:	8abb      	ldrh	r3, [r7, #20]
 800bd0e:	429a      	cmp	r2, r3
 800bd10:	d3ef      	bcc.n	800bcf2 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800bd12:	68bb      	ldr	r3, [r7, #8]
 800bd14:	2200      	movs	r2, #0
 800bd16:	701a      	strb	r2, [r3, #0]
  }
}
 800bd18:	bf00      	nop
 800bd1a:	371c      	adds	r7, #28
 800bd1c:	46bd      	mov	sp, r7
 800bd1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd22:	4770      	bx	lr

0800bd24 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800bd24:	b480      	push	{r7}
 800bd26:	b085      	sub	sp, #20
 800bd28:	af00      	add	r7, sp, #0
 800bd2a:	6078      	str	r0, [r7, #4]
 800bd2c:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800bd2e:	683b      	ldr	r3, [r7, #0]
 800bd30:	881b      	ldrh	r3, [r3, #0]
 800bd32:	687a      	ldr	r2, [r7, #4]
 800bd34:	7812      	ldrb	r2, [r2, #0]
 800bd36:	4413      	add	r3, r2
 800bd38:	b29a      	uxth	r2, r3
 800bd3a:	683b      	ldr	r3, [r7, #0]
 800bd3c:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	781b      	ldrb	r3, [r3, #0]
 800bd42:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	4413      	add	r3, r2
 800bd48:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800bd4a:	68fb      	ldr	r3, [r7, #12]
}
 800bd4c:	4618      	mov	r0, r3
 800bd4e:	3714      	adds	r7, #20
 800bd50:	46bd      	mov	sp, r7
 800bd52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd56:	4770      	bx	lr

0800bd58 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800bd58:	b580      	push	{r7, lr}
 800bd5a:	b086      	sub	sp, #24
 800bd5c:	af00      	add	r7, sp, #0
 800bd5e:	60f8      	str	r0, [r7, #12]
 800bd60:	60b9      	str	r1, [r7, #8]
 800bd62:	4613      	mov	r3, r2
 800bd64:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800bd66:	2301      	movs	r3, #1
 800bd68:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	789b      	ldrb	r3, [r3, #2]
 800bd6e:	2b01      	cmp	r3, #1
 800bd70:	d002      	beq.n	800bd78 <USBH_CtlReq+0x20>
 800bd72:	2b02      	cmp	r3, #2
 800bd74:	d00f      	beq.n	800bd96 <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 800bd76:	e027      	b.n	800bdc8 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	68ba      	ldr	r2, [r7, #8]
 800bd7c:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	88fa      	ldrh	r2, [r7, #6]
 800bd82:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	2201      	movs	r2, #1
 800bd88:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800bd8a:	68fb      	ldr	r3, [r7, #12]
 800bd8c:	2202      	movs	r2, #2
 800bd8e:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800bd90:	2301      	movs	r3, #1
 800bd92:	75fb      	strb	r3, [r7, #23]
      break;
 800bd94:	e018      	b.n	800bdc8 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800bd96:	68f8      	ldr	r0, [r7, #12]
 800bd98:	f000 f81c 	bl	800bdd4 <USBH_HandleControl>
 800bd9c:	4603      	mov	r3, r0
 800bd9e:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800bda0:	7dfb      	ldrb	r3, [r7, #23]
 800bda2:	2b00      	cmp	r3, #0
 800bda4:	d002      	beq.n	800bdac <USBH_CtlReq+0x54>
 800bda6:	7dfb      	ldrb	r3, [r7, #23]
 800bda8:	2b03      	cmp	r3, #3
 800bdaa:	d106      	bne.n	800bdba <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800bdac:	68fb      	ldr	r3, [r7, #12]
 800bdae:	2201      	movs	r2, #1
 800bdb0:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800bdb2:	68fb      	ldr	r3, [r7, #12]
 800bdb4:	2200      	movs	r2, #0
 800bdb6:	761a      	strb	r2, [r3, #24]
      break;
 800bdb8:	e005      	b.n	800bdc6 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800bdba:	7dfb      	ldrb	r3, [r7, #23]
 800bdbc:	2b02      	cmp	r3, #2
 800bdbe:	d102      	bne.n	800bdc6 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	2201      	movs	r2, #1
 800bdc4:	709a      	strb	r2, [r3, #2]
      break;
 800bdc6:	bf00      	nop
  }
  return status;
 800bdc8:	7dfb      	ldrb	r3, [r7, #23]
}
 800bdca:	4618      	mov	r0, r3
 800bdcc:	3718      	adds	r7, #24
 800bdce:	46bd      	mov	sp, r7
 800bdd0:	bd80      	pop	{r7, pc}
	...

0800bdd4 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800bdd4:	b580      	push	{r7, lr}
 800bdd6:	b086      	sub	sp, #24
 800bdd8:	af02      	add	r7, sp, #8
 800bdda:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800bddc:	2301      	movs	r3, #1
 800bdde:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800bde0:	2300      	movs	r3, #0
 800bde2:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	7e1b      	ldrb	r3, [r3, #24]
 800bde8:	3b01      	subs	r3, #1
 800bdea:	2b0a      	cmp	r3, #10
 800bdec:	f200 8157 	bhi.w	800c09e <USBH_HandleControl+0x2ca>
 800bdf0:	a201      	add	r2, pc, #4	@ (adr r2, 800bdf8 <USBH_HandleControl+0x24>)
 800bdf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bdf6:	bf00      	nop
 800bdf8:	0800be25 	.word	0x0800be25
 800bdfc:	0800be3f 	.word	0x0800be3f
 800be00:	0800bea9 	.word	0x0800bea9
 800be04:	0800becf 	.word	0x0800becf
 800be08:	0800bf09 	.word	0x0800bf09
 800be0c:	0800bf33 	.word	0x0800bf33
 800be10:	0800bf85 	.word	0x0800bf85
 800be14:	0800bfa7 	.word	0x0800bfa7
 800be18:	0800bfe3 	.word	0x0800bfe3
 800be1c:	0800c009 	.word	0x0800c009
 800be20:	0800c047 	.word	0x0800c047
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	f103 0110 	add.w	r1, r3, #16
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	795b      	ldrb	r3, [r3, #5]
 800be2e:	461a      	mov	r2, r3
 800be30:	6878      	ldr	r0, [r7, #4]
 800be32:	f000 f945 	bl	800c0c0 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	2202      	movs	r2, #2
 800be3a:	761a      	strb	r2, [r3, #24]
      break;
 800be3c:	e13a      	b.n	800c0b4 <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	795b      	ldrb	r3, [r3, #5]
 800be42:	4619      	mov	r1, r3
 800be44:	6878      	ldr	r0, [r7, #4]
 800be46:	f000 fca7 	bl	800c798 <USBH_LL_GetURBState>
 800be4a:	4603      	mov	r3, r0
 800be4c:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800be4e:	7bbb      	ldrb	r3, [r7, #14]
 800be50:	2b01      	cmp	r3, #1
 800be52:	d11e      	bne.n	800be92 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	7c1b      	ldrb	r3, [r3, #16]
 800be58:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800be5c:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	8adb      	ldrh	r3, [r3, #22]
 800be62:	2b00      	cmp	r3, #0
 800be64:	d00a      	beq.n	800be7c <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800be66:	7b7b      	ldrb	r3, [r7, #13]
 800be68:	2b80      	cmp	r3, #128	@ 0x80
 800be6a:	d103      	bne.n	800be74 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	2203      	movs	r2, #3
 800be70:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800be72:	e116      	b.n	800c0a2 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	2205      	movs	r2, #5
 800be78:	761a      	strb	r2, [r3, #24]
      break;
 800be7a:	e112      	b.n	800c0a2 <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 800be7c:	7b7b      	ldrb	r3, [r7, #13]
 800be7e:	2b80      	cmp	r3, #128	@ 0x80
 800be80:	d103      	bne.n	800be8a <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	2209      	movs	r2, #9
 800be86:	761a      	strb	r2, [r3, #24]
      break;
 800be88:	e10b      	b.n	800c0a2 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	2207      	movs	r2, #7
 800be8e:	761a      	strb	r2, [r3, #24]
      break;
 800be90:	e107      	b.n	800c0a2 <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800be92:	7bbb      	ldrb	r3, [r7, #14]
 800be94:	2b04      	cmp	r3, #4
 800be96:	d003      	beq.n	800bea0 <USBH_HandleControl+0xcc>
 800be98:	7bbb      	ldrb	r3, [r7, #14]
 800be9a:	2b02      	cmp	r3, #2
 800be9c:	f040 8101 	bne.w	800c0a2 <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	220b      	movs	r2, #11
 800bea4:	761a      	strb	r2, [r3, #24]
      break;
 800bea6:	e0fc      	b.n	800c0a2 <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800beae:	b29a      	uxth	r2, r3
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	6899      	ldr	r1, [r3, #8]
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	899a      	ldrh	r2, [r3, #12]
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	791b      	ldrb	r3, [r3, #4]
 800bec0:	6878      	ldr	r0, [r7, #4]
 800bec2:	f000 f93c 	bl	800c13e <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	2204      	movs	r2, #4
 800beca:	761a      	strb	r2, [r3, #24]
      break;
 800becc:	e0f2      	b.n	800c0b4 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	791b      	ldrb	r3, [r3, #4]
 800bed2:	4619      	mov	r1, r3
 800bed4:	6878      	ldr	r0, [r7, #4]
 800bed6:	f000 fc5f 	bl	800c798 <USBH_LL_GetURBState>
 800beda:	4603      	mov	r3, r0
 800bedc:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800bede:	7bbb      	ldrb	r3, [r7, #14]
 800bee0:	2b01      	cmp	r3, #1
 800bee2:	d103      	bne.n	800beec <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	2209      	movs	r2, #9
 800bee8:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800beea:	e0dc      	b.n	800c0a6 <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 800beec:	7bbb      	ldrb	r3, [r7, #14]
 800beee:	2b05      	cmp	r3, #5
 800bef0:	d102      	bne.n	800bef8 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 800bef2:	2303      	movs	r3, #3
 800bef4:	73fb      	strb	r3, [r7, #15]
      break;
 800bef6:	e0d6      	b.n	800c0a6 <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 800bef8:	7bbb      	ldrb	r3, [r7, #14]
 800befa:	2b04      	cmp	r3, #4
 800befc:	f040 80d3 	bne.w	800c0a6 <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	220b      	movs	r2, #11
 800bf04:	761a      	strb	r2, [r3, #24]
      break;
 800bf06:	e0ce      	b.n	800c0a6 <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	6899      	ldr	r1, [r3, #8]
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	899a      	ldrh	r2, [r3, #12]
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	795b      	ldrb	r3, [r3, #5]
 800bf14:	2001      	movs	r0, #1
 800bf16:	9000      	str	r0, [sp, #0]
 800bf18:	6878      	ldr	r0, [r7, #4]
 800bf1a:	f000 f8eb 	bl	800c0f4 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800bf24:	b29a      	uxth	r2, r3
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	2206      	movs	r2, #6
 800bf2e:	761a      	strb	r2, [r3, #24]
      break;
 800bf30:	e0c0      	b.n	800c0b4 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	795b      	ldrb	r3, [r3, #5]
 800bf36:	4619      	mov	r1, r3
 800bf38:	6878      	ldr	r0, [r7, #4]
 800bf3a:	f000 fc2d 	bl	800c798 <USBH_LL_GetURBState>
 800bf3e:	4603      	mov	r3, r0
 800bf40:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800bf42:	7bbb      	ldrb	r3, [r7, #14]
 800bf44:	2b01      	cmp	r3, #1
 800bf46:	d103      	bne.n	800bf50 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	2207      	movs	r2, #7
 800bf4c:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800bf4e:	e0ac      	b.n	800c0aa <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 800bf50:	7bbb      	ldrb	r3, [r7, #14]
 800bf52:	2b05      	cmp	r3, #5
 800bf54:	d105      	bne.n	800bf62 <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	220c      	movs	r2, #12
 800bf5a:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800bf5c:	2303      	movs	r3, #3
 800bf5e:	73fb      	strb	r3, [r7, #15]
      break;
 800bf60:	e0a3      	b.n	800c0aa <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 800bf62:	7bbb      	ldrb	r3, [r7, #14]
 800bf64:	2b02      	cmp	r3, #2
 800bf66:	d103      	bne.n	800bf70 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	2205      	movs	r2, #5
 800bf6c:	761a      	strb	r2, [r3, #24]
      break;
 800bf6e:	e09c      	b.n	800c0aa <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 800bf70:	7bbb      	ldrb	r3, [r7, #14]
 800bf72:	2b04      	cmp	r3, #4
 800bf74:	f040 8099 	bne.w	800c0aa <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	220b      	movs	r2, #11
 800bf7c:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800bf7e:	2302      	movs	r3, #2
 800bf80:	73fb      	strb	r3, [r7, #15]
      break;
 800bf82:	e092      	b.n	800c0aa <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	791b      	ldrb	r3, [r3, #4]
 800bf88:	2200      	movs	r2, #0
 800bf8a:	2100      	movs	r1, #0
 800bf8c:	6878      	ldr	r0, [r7, #4]
 800bf8e:	f000 f8d6 	bl	800c13e <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800bf98:	b29a      	uxth	r2, r3
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	2208      	movs	r2, #8
 800bfa2:	761a      	strb	r2, [r3, #24]

      break;
 800bfa4:	e086      	b.n	800c0b4 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	791b      	ldrb	r3, [r3, #4]
 800bfaa:	4619      	mov	r1, r3
 800bfac:	6878      	ldr	r0, [r7, #4]
 800bfae:	f000 fbf3 	bl	800c798 <USBH_LL_GetURBState>
 800bfb2:	4603      	mov	r3, r0
 800bfb4:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800bfb6:	7bbb      	ldrb	r3, [r7, #14]
 800bfb8:	2b01      	cmp	r3, #1
 800bfba:	d105      	bne.n	800bfc8 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	220d      	movs	r2, #13
 800bfc0:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800bfc2:	2300      	movs	r3, #0
 800bfc4:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800bfc6:	e072      	b.n	800c0ae <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 800bfc8:	7bbb      	ldrb	r3, [r7, #14]
 800bfca:	2b04      	cmp	r3, #4
 800bfcc:	d103      	bne.n	800bfd6 <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	220b      	movs	r2, #11
 800bfd2:	761a      	strb	r2, [r3, #24]
      break;
 800bfd4:	e06b      	b.n	800c0ae <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 800bfd6:	7bbb      	ldrb	r3, [r7, #14]
 800bfd8:	2b05      	cmp	r3, #5
 800bfda:	d168      	bne.n	800c0ae <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 800bfdc:	2303      	movs	r3, #3
 800bfde:	73fb      	strb	r3, [r7, #15]
      break;
 800bfe0:	e065      	b.n	800c0ae <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	795b      	ldrb	r3, [r3, #5]
 800bfe6:	2201      	movs	r2, #1
 800bfe8:	9200      	str	r2, [sp, #0]
 800bfea:	2200      	movs	r2, #0
 800bfec:	2100      	movs	r1, #0
 800bfee:	6878      	ldr	r0, [r7, #4]
 800bff0:	f000 f880 	bl	800c0f4 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800bffa:	b29a      	uxth	r2, r3
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	220a      	movs	r2, #10
 800c004:	761a      	strb	r2, [r3, #24]
      break;
 800c006:	e055      	b.n	800c0b4 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	795b      	ldrb	r3, [r3, #5]
 800c00c:	4619      	mov	r1, r3
 800c00e:	6878      	ldr	r0, [r7, #4]
 800c010:	f000 fbc2 	bl	800c798 <USBH_LL_GetURBState>
 800c014:	4603      	mov	r3, r0
 800c016:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800c018:	7bbb      	ldrb	r3, [r7, #14]
 800c01a:	2b01      	cmp	r3, #1
 800c01c:	d105      	bne.n	800c02a <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 800c01e:	2300      	movs	r3, #0
 800c020:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	220d      	movs	r2, #13
 800c026:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800c028:	e043      	b.n	800c0b2 <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 800c02a:	7bbb      	ldrb	r3, [r7, #14]
 800c02c:	2b02      	cmp	r3, #2
 800c02e:	d103      	bne.n	800c038 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	2209      	movs	r2, #9
 800c034:	761a      	strb	r2, [r3, #24]
      break;
 800c036:	e03c      	b.n	800c0b2 <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 800c038:	7bbb      	ldrb	r3, [r7, #14]
 800c03a:	2b04      	cmp	r3, #4
 800c03c:	d139      	bne.n	800c0b2 <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	220b      	movs	r2, #11
 800c042:	761a      	strb	r2, [r3, #24]
      break;
 800c044:	e035      	b.n	800c0b2 <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	7e5b      	ldrb	r3, [r3, #25]
 800c04a:	3301      	adds	r3, #1
 800c04c:	b2da      	uxtb	r2, r3
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	765a      	strb	r2, [r3, #25]
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	7e5b      	ldrb	r3, [r3, #25]
 800c056:	2b02      	cmp	r3, #2
 800c058:	d806      	bhi.n	800c068 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	2201      	movs	r2, #1
 800c05e:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	2201      	movs	r2, #1
 800c064:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800c066:	e025      	b.n	800c0b4 <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800c06e:	2106      	movs	r1, #6
 800c070:	6878      	ldr	r0, [r7, #4]
 800c072:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	2200      	movs	r2, #0
 800c078:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	795b      	ldrb	r3, [r3, #5]
 800c07e:	4619      	mov	r1, r3
 800c080:	6878      	ldr	r0, [r7, #4]
 800c082:	f000 f90d 	bl	800c2a0 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	791b      	ldrb	r3, [r3, #4]
 800c08a:	4619      	mov	r1, r3
 800c08c:	6878      	ldr	r0, [r7, #4]
 800c08e:	f000 f907 	bl	800c2a0 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	2200      	movs	r2, #0
 800c096:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800c098:	2302      	movs	r3, #2
 800c09a:	73fb      	strb	r3, [r7, #15]
      break;
 800c09c:	e00a      	b.n	800c0b4 <USBH_HandleControl+0x2e0>

    default:
      break;
 800c09e:	bf00      	nop
 800c0a0:	e008      	b.n	800c0b4 <USBH_HandleControl+0x2e0>
      break;
 800c0a2:	bf00      	nop
 800c0a4:	e006      	b.n	800c0b4 <USBH_HandleControl+0x2e0>
      break;
 800c0a6:	bf00      	nop
 800c0a8:	e004      	b.n	800c0b4 <USBH_HandleControl+0x2e0>
      break;
 800c0aa:	bf00      	nop
 800c0ac:	e002      	b.n	800c0b4 <USBH_HandleControl+0x2e0>
      break;
 800c0ae:	bf00      	nop
 800c0b0:	e000      	b.n	800c0b4 <USBH_HandleControl+0x2e0>
      break;
 800c0b2:	bf00      	nop
  }

  return status;
 800c0b4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c0b6:	4618      	mov	r0, r3
 800c0b8:	3710      	adds	r7, #16
 800c0ba:	46bd      	mov	sp, r7
 800c0bc:	bd80      	pop	{r7, pc}
 800c0be:	bf00      	nop

0800c0c0 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800c0c0:	b580      	push	{r7, lr}
 800c0c2:	b088      	sub	sp, #32
 800c0c4:	af04      	add	r7, sp, #16
 800c0c6:	60f8      	str	r0, [r7, #12]
 800c0c8:	60b9      	str	r1, [r7, #8]
 800c0ca:	4613      	mov	r3, r2
 800c0cc:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800c0ce:	79f9      	ldrb	r1, [r7, #7]
 800c0d0:	2300      	movs	r3, #0
 800c0d2:	9303      	str	r3, [sp, #12]
 800c0d4:	2308      	movs	r3, #8
 800c0d6:	9302      	str	r3, [sp, #8]
 800c0d8:	68bb      	ldr	r3, [r7, #8]
 800c0da:	9301      	str	r3, [sp, #4]
 800c0dc:	2300      	movs	r3, #0
 800c0de:	9300      	str	r3, [sp, #0]
 800c0e0:	2300      	movs	r3, #0
 800c0e2:	2200      	movs	r2, #0
 800c0e4:	68f8      	ldr	r0, [r7, #12]
 800c0e6:	f000 fb26 	bl	800c736 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800c0ea:	2300      	movs	r3, #0
}
 800c0ec:	4618      	mov	r0, r3
 800c0ee:	3710      	adds	r7, #16
 800c0f0:	46bd      	mov	sp, r7
 800c0f2:	bd80      	pop	{r7, pc}

0800c0f4 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800c0f4:	b580      	push	{r7, lr}
 800c0f6:	b088      	sub	sp, #32
 800c0f8:	af04      	add	r7, sp, #16
 800c0fa:	60f8      	str	r0, [r7, #12]
 800c0fc:	60b9      	str	r1, [r7, #8]
 800c0fe:	4611      	mov	r1, r2
 800c100:	461a      	mov	r2, r3
 800c102:	460b      	mov	r3, r1
 800c104:	80fb      	strh	r3, [r7, #6]
 800c106:	4613      	mov	r3, r2
 800c108:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800c110:	2b00      	cmp	r3, #0
 800c112:	d001      	beq.n	800c118 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800c114:	2300      	movs	r3, #0
 800c116:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800c118:	7979      	ldrb	r1, [r7, #5]
 800c11a:	7e3b      	ldrb	r3, [r7, #24]
 800c11c:	9303      	str	r3, [sp, #12]
 800c11e:	88fb      	ldrh	r3, [r7, #6]
 800c120:	9302      	str	r3, [sp, #8]
 800c122:	68bb      	ldr	r3, [r7, #8]
 800c124:	9301      	str	r3, [sp, #4]
 800c126:	2301      	movs	r3, #1
 800c128:	9300      	str	r3, [sp, #0]
 800c12a:	2300      	movs	r3, #0
 800c12c:	2200      	movs	r2, #0
 800c12e:	68f8      	ldr	r0, [r7, #12]
 800c130:	f000 fb01 	bl	800c736 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800c134:	2300      	movs	r3, #0
}
 800c136:	4618      	mov	r0, r3
 800c138:	3710      	adds	r7, #16
 800c13a:	46bd      	mov	sp, r7
 800c13c:	bd80      	pop	{r7, pc}

0800c13e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800c13e:	b580      	push	{r7, lr}
 800c140:	b088      	sub	sp, #32
 800c142:	af04      	add	r7, sp, #16
 800c144:	60f8      	str	r0, [r7, #12]
 800c146:	60b9      	str	r1, [r7, #8]
 800c148:	4611      	mov	r1, r2
 800c14a:	461a      	mov	r2, r3
 800c14c:	460b      	mov	r3, r1
 800c14e:	80fb      	strh	r3, [r7, #6]
 800c150:	4613      	mov	r3, r2
 800c152:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800c154:	7979      	ldrb	r1, [r7, #5]
 800c156:	2300      	movs	r3, #0
 800c158:	9303      	str	r3, [sp, #12]
 800c15a:	88fb      	ldrh	r3, [r7, #6]
 800c15c:	9302      	str	r3, [sp, #8]
 800c15e:	68bb      	ldr	r3, [r7, #8]
 800c160:	9301      	str	r3, [sp, #4]
 800c162:	2301      	movs	r3, #1
 800c164:	9300      	str	r3, [sp, #0]
 800c166:	2300      	movs	r3, #0
 800c168:	2201      	movs	r2, #1
 800c16a:	68f8      	ldr	r0, [r7, #12]
 800c16c:	f000 fae3 	bl	800c736 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800c170:	2300      	movs	r3, #0

}
 800c172:	4618      	mov	r0, r3
 800c174:	3710      	adds	r7, #16
 800c176:	46bd      	mov	sp, r7
 800c178:	bd80      	pop	{r7, pc}

0800c17a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800c17a:	b580      	push	{r7, lr}
 800c17c:	b088      	sub	sp, #32
 800c17e:	af04      	add	r7, sp, #16
 800c180:	60f8      	str	r0, [r7, #12]
 800c182:	60b9      	str	r1, [r7, #8]
 800c184:	4611      	mov	r1, r2
 800c186:	461a      	mov	r2, r3
 800c188:	460b      	mov	r3, r1
 800c18a:	80fb      	strh	r3, [r7, #6]
 800c18c:	4613      	mov	r3, r2
 800c18e:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800c190:	68fb      	ldr	r3, [r7, #12]
 800c192:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800c196:	2b00      	cmp	r3, #0
 800c198:	d001      	beq.n	800c19e <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800c19a:	2300      	movs	r3, #0
 800c19c:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800c19e:	7979      	ldrb	r1, [r7, #5]
 800c1a0:	7e3b      	ldrb	r3, [r7, #24]
 800c1a2:	9303      	str	r3, [sp, #12]
 800c1a4:	88fb      	ldrh	r3, [r7, #6]
 800c1a6:	9302      	str	r3, [sp, #8]
 800c1a8:	68bb      	ldr	r3, [r7, #8]
 800c1aa:	9301      	str	r3, [sp, #4]
 800c1ac:	2301      	movs	r3, #1
 800c1ae:	9300      	str	r3, [sp, #0]
 800c1b0:	2302      	movs	r3, #2
 800c1b2:	2200      	movs	r2, #0
 800c1b4:	68f8      	ldr	r0, [r7, #12]
 800c1b6:	f000 fabe 	bl	800c736 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800c1ba:	2300      	movs	r3, #0
}
 800c1bc:	4618      	mov	r0, r3
 800c1be:	3710      	adds	r7, #16
 800c1c0:	46bd      	mov	sp, r7
 800c1c2:	bd80      	pop	{r7, pc}

0800c1c4 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800c1c4:	b580      	push	{r7, lr}
 800c1c6:	b088      	sub	sp, #32
 800c1c8:	af04      	add	r7, sp, #16
 800c1ca:	60f8      	str	r0, [r7, #12]
 800c1cc:	60b9      	str	r1, [r7, #8]
 800c1ce:	4611      	mov	r1, r2
 800c1d0:	461a      	mov	r2, r3
 800c1d2:	460b      	mov	r3, r1
 800c1d4:	80fb      	strh	r3, [r7, #6]
 800c1d6:	4613      	mov	r3, r2
 800c1d8:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800c1da:	7979      	ldrb	r1, [r7, #5]
 800c1dc:	2300      	movs	r3, #0
 800c1de:	9303      	str	r3, [sp, #12]
 800c1e0:	88fb      	ldrh	r3, [r7, #6]
 800c1e2:	9302      	str	r3, [sp, #8]
 800c1e4:	68bb      	ldr	r3, [r7, #8]
 800c1e6:	9301      	str	r3, [sp, #4]
 800c1e8:	2301      	movs	r3, #1
 800c1ea:	9300      	str	r3, [sp, #0]
 800c1ec:	2302      	movs	r3, #2
 800c1ee:	2201      	movs	r2, #1
 800c1f0:	68f8      	ldr	r0, [r7, #12]
 800c1f2:	f000 faa0 	bl	800c736 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800c1f6:	2300      	movs	r3, #0
}
 800c1f8:	4618      	mov	r0, r3
 800c1fa:	3710      	adds	r7, #16
 800c1fc:	46bd      	mov	sp, r7
 800c1fe:	bd80      	pop	{r7, pc}

0800c200 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800c200:	b580      	push	{r7, lr}
 800c202:	b086      	sub	sp, #24
 800c204:	af04      	add	r7, sp, #16
 800c206:	6078      	str	r0, [r7, #4]
 800c208:	4608      	mov	r0, r1
 800c20a:	4611      	mov	r1, r2
 800c20c:	461a      	mov	r2, r3
 800c20e:	4603      	mov	r3, r0
 800c210:	70fb      	strb	r3, [r7, #3]
 800c212:	460b      	mov	r3, r1
 800c214:	70bb      	strb	r3, [r7, #2]
 800c216:	4613      	mov	r3, r2
 800c218:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800c21a:	7878      	ldrb	r0, [r7, #1]
 800c21c:	78ba      	ldrb	r2, [r7, #2]
 800c21e:	78f9      	ldrb	r1, [r7, #3]
 800c220:	8b3b      	ldrh	r3, [r7, #24]
 800c222:	9302      	str	r3, [sp, #8]
 800c224:	7d3b      	ldrb	r3, [r7, #20]
 800c226:	9301      	str	r3, [sp, #4]
 800c228:	7c3b      	ldrb	r3, [r7, #16]
 800c22a:	9300      	str	r3, [sp, #0]
 800c22c:	4603      	mov	r3, r0
 800c22e:	6878      	ldr	r0, [r7, #4]
 800c230:	f000 fa45 	bl	800c6be <USBH_LL_OpenPipe>

  return USBH_OK;
 800c234:	2300      	movs	r3, #0
}
 800c236:	4618      	mov	r0, r3
 800c238:	3708      	adds	r7, #8
 800c23a:	46bd      	mov	sp, r7
 800c23c:	bd80      	pop	{r7, pc}

0800c23e <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800c23e:	b580      	push	{r7, lr}
 800c240:	b082      	sub	sp, #8
 800c242:	af00      	add	r7, sp, #0
 800c244:	6078      	str	r0, [r7, #4]
 800c246:	460b      	mov	r3, r1
 800c248:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800c24a:	78fb      	ldrb	r3, [r7, #3]
 800c24c:	4619      	mov	r1, r3
 800c24e:	6878      	ldr	r0, [r7, #4]
 800c250:	f000 fa64 	bl	800c71c <USBH_LL_ClosePipe>

  return USBH_OK;
 800c254:	2300      	movs	r3, #0
}
 800c256:	4618      	mov	r0, r3
 800c258:	3708      	adds	r7, #8
 800c25a:	46bd      	mov	sp, r7
 800c25c:	bd80      	pop	{r7, pc}

0800c25e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800c25e:	b580      	push	{r7, lr}
 800c260:	b084      	sub	sp, #16
 800c262:	af00      	add	r7, sp, #0
 800c264:	6078      	str	r0, [r7, #4]
 800c266:	460b      	mov	r3, r1
 800c268:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800c26a:	6878      	ldr	r0, [r7, #4]
 800c26c:	f000 f836 	bl	800c2dc <USBH_GetFreePipe>
 800c270:	4603      	mov	r3, r0
 800c272:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800c274:	89fb      	ldrh	r3, [r7, #14]
 800c276:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800c27a:	4293      	cmp	r3, r2
 800c27c:	d00a      	beq.n	800c294 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800c27e:	78fa      	ldrb	r2, [r7, #3]
 800c280:	89fb      	ldrh	r3, [r7, #14]
 800c282:	f003 030f 	and.w	r3, r3, #15
 800c286:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c28a:	6879      	ldr	r1, [r7, #4]
 800c28c:	33e0      	adds	r3, #224	@ 0xe0
 800c28e:	009b      	lsls	r3, r3, #2
 800c290:	440b      	add	r3, r1
 800c292:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800c294:	89fb      	ldrh	r3, [r7, #14]
 800c296:	b2db      	uxtb	r3, r3
}
 800c298:	4618      	mov	r0, r3
 800c29a:	3710      	adds	r7, #16
 800c29c:	46bd      	mov	sp, r7
 800c29e:	bd80      	pop	{r7, pc}

0800c2a0 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800c2a0:	b480      	push	{r7}
 800c2a2:	b083      	sub	sp, #12
 800c2a4:	af00      	add	r7, sp, #0
 800c2a6:	6078      	str	r0, [r7, #4]
 800c2a8:	460b      	mov	r3, r1
 800c2aa:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800c2ac:	78fb      	ldrb	r3, [r7, #3]
 800c2ae:	2b0f      	cmp	r3, #15
 800c2b0:	d80d      	bhi.n	800c2ce <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800c2b2:	78fb      	ldrb	r3, [r7, #3]
 800c2b4:	687a      	ldr	r2, [r7, #4]
 800c2b6:	33e0      	adds	r3, #224	@ 0xe0
 800c2b8:	009b      	lsls	r3, r3, #2
 800c2ba:	4413      	add	r3, r2
 800c2bc:	685a      	ldr	r2, [r3, #4]
 800c2be:	78fb      	ldrb	r3, [r7, #3]
 800c2c0:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800c2c4:	6879      	ldr	r1, [r7, #4]
 800c2c6:	33e0      	adds	r3, #224	@ 0xe0
 800c2c8:	009b      	lsls	r3, r3, #2
 800c2ca:	440b      	add	r3, r1
 800c2cc:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800c2ce:	2300      	movs	r3, #0
}
 800c2d0:	4618      	mov	r0, r3
 800c2d2:	370c      	adds	r7, #12
 800c2d4:	46bd      	mov	sp, r7
 800c2d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2da:	4770      	bx	lr

0800c2dc <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800c2dc:	b480      	push	{r7}
 800c2de:	b085      	sub	sp, #20
 800c2e0:	af00      	add	r7, sp, #0
 800c2e2:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800c2e4:	2300      	movs	r3, #0
 800c2e6:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800c2e8:	2300      	movs	r3, #0
 800c2ea:	73fb      	strb	r3, [r7, #15]
 800c2ec:	e00f      	b.n	800c30e <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800c2ee:	7bfb      	ldrb	r3, [r7, #15]
 800c2f0:	687a      	ldr	r2, [r7, #4]
 800c2f2:	33e0      	adds	r3, #224	@ 0xe0
 800c2f4:	009b      	lsls	r3, r3, #2
 800c2f6:	4413      	add	r3, r2
 800c2f8:	685b      	ldr	r3, [r3, #4]
 800c2fa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	d102      	bne.n	800c308 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800c302:	7bfb      	ldrb	r3, [r7, #15]
 800c304:	b29b      	uxth	r3, r3
 800c306:	e007      	b.n	800c318 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800c308:	7bfb      	ldrb	r3, [r7, #15]
 800c30a:	3301      	adds	r3, #1
 800c30c:	73fb      	strb	r3, [r7, #15]
 800c30e:	7bfb      	ldrb	r3, [r7, #15]
 800c310:	2b0f      	cmp	r3, #15
 800c312:	d9ec      	bls.n	800c2ee <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800c314:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800c318:	4618      	mov	r0, r3
 800c31a:	3714      	adds	r7, #20
 800c31c:	46bd      	mov	sp, r7
 800c31e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c322:	4770      	bx	lr

0800c324 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800c324:	b580      	push	{r7, lr}
 800c326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800c328:	2201      	movs	r2, #1
 800c32a:	490e      	ldr	r1, [pc, #56]	@ (800c364 <MX_USB_HOST_Init+0x40>)
 800c32c:	480e      	ldr	r0, [pc, #56]	@ (800c368 <MX_USB_HOST_Init+0x44>)
 800c32e:	f7fe fb0f 	bl	800a950 <USBH_Init>
 800c332:	4603      	mov	r3, r0
 800c334:	2b00      	cmp	r3, #0
 800c336:	d001      	beq.n	800c33c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800c338:	f7f5 fd6c 	bl	8001e14 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800c33c:	490b      	ldr	r1, [pc, #44]	@ (800c36c <MX_USB_HOST_Init+0x48>)
 800c33e:	480a      	ldr	r0, [pc, #40]	@ (800c368 <MX_USB_HOST_Init+0x44>)
 800c340:	f7fe fbb1 	bl	800aaa6 <USBH_RegisterClass>
 800c344:	4603      	mov	r3, r0
 800c346:	2b00      	cmp	r3, #0
 800c348:	d001      	beq.n	800c34e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800c34a:	f7f5 fd63 	bl	8001e14 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800c34e:	4806      	ldr	r0, [pc, #24]	@ (800c368 <MX_USB_HOST_Init+0x44>)
 800c350:	f7fe fc35 	bl	800abbe <USBH_Start>
 800c354:	4603      	mov	r3, r0
 800c356:	2b00      	cmp	r3, #0
 800c358:	d001      	beq.n	800c35e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800c35a:	f7f5 fd5b 	bl	8001e14 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800c35e:	bf00      	nop
 800c360:	bd80      	pop	{r7, pc}
 800c362:	bf00      	nop
 800c364:	0800c385 	.word	0x0800c385
 800c368:	200004ac 	.word	0x200004ac
 800c36c:	2000000c 	.word	0x2000000c

0800c370 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800c370:	b580      	push	{r7, lr}
 800c372:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800c374:	4802      	ldr	r0, [pc, #8]	@ (800c380 <MX_USB_HOST_Process+0x10>)
 800c376:	f7fe fc33 	bl	800abe0 <USBH_Process>
}
 800c37a:	bf00      	nop
 800c37c:	bd80      	pop	{r7, pc}
 800c37e:	bf00      	nop
 800c380:	200004ac 	.word	0x200004ac

0800c384 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800c384:	b480      	push	{r7}
 800c386:	b083      	sub	sp, #12
 800c388:	af00      	add	r7, sp, #0
 800c38a:	6078      	str	r0, [r7, #4]
 800c38c:	460b      	mov	r3, r1
 800c38e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800c390:	78fb      	ldrb	r3, [r7, #3]
 800c392:	3b01      	subs	r3, #1
 800c394:	2b04      	cmp	r3, #4
 800c396:	d819      	bhi.n	800c3cc <USBH_UserProcess+0x48>
 800c398:	a201      	add	r2, pc, #4	@ (adr r2, 800c3a0 <USBH_UserProcess+0x1c>)
 800c39a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c39e:	bf00      	nop
 800c3a0:	0800c3cd 	.word	0x0800c3cd
 800c3a4:	0800c3bd 	.word	0x0800c3bd
 800c3a8:	0800c3cd 	.word	0x0800c3cd
 800c3ac:	0800c3c5 	.word	0x0800c3c5
 800c3b0:	0800c3b5 	.word	0x0800c3b5
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800c3b4:	4b09      	ldr	r3, [pc, #36]	@ (800c3dc <USBH_UserProcess+0x58>)
 800c3b6:	2203      	movs	r2, #3
 800c3b8:	701a      	strb	r2, [r3, #0]
  break;
 800c3ba:	e008      	b.n	800c3ce <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800c3bc:	4b07      	ldr	r3, [pc, #28]	@ (800c3dc <USBH_UserProcess+0x58>)
 800c3be:	2202      	movs	r2, #2
 800c3c0:	701a      	strb	r2, [r3, #0]
  break;
 800c3c2:	e004      	b.n	800c3ce <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800c3c4:	4b05      	ldr	r3, [pc, #20]	@ (800c3dc <USBH_UserProcess+0x58>)
 800c3c6:	2201      	movs	r2, #1
 800c3c8:	701a      	strb	r2, [r3, #0]
  break;
 800c3ca:	e000      	b.n	800c3ce <USBH_UserProcess+0x4a>

  default:
  break;
 800c3cc:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800c3ce:	bf00      	nop
 800c3d0:	370c      	adds	r7, #12
 800c3d2:	46bd      	mov	sp, r7
 800c3d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3d8:	4770      	bx	lr
 800c3da:	bf00      	nop
 800c3dc:	20000884 	.word	0x20000884

0800c3e0 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800c3e0:	b580      	push	{r7, lr}
 800c3e2:	b08a      	sub	sp, #40	@ 0x28
 800c3e4:	af00      	add	r7, sp, #0
 800c3e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c3e8:	f107 0314 	add.w	r3, r7, #20
 800c3ec:	2200      	movs	r2, #0
 800c3ee:	601a      	str	r2, [r3, #0]
 800c3f0:	605a      	str	r2, [r3, #4]
 800c3f2:	609a      	str	r2, [r3, #8]
 800c3f4:	60da      	str	r2, [r3, #12]
 800c3f6:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	681b      	ldr	r3, [r3, #0]
 800c3fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c400:	d13a      	bne.n	800c478 <HAL_HCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c402:	2300      	movs	r3, #0
 800c404:	613b      	str	r3, [r7, #16]
 800c406:	4b1e      	ldr	r3, [pc, #120]	@ (800c480 <HAL_HCD_MspInit+0xa0>)
 800c408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c40a:	4a1d      	ldr	r2, [pc, #116]	@ (800c480 <HAL_HCD_MspInit+0xa0>)
 800c40c:	f043 0301 	orr.w	r3, r3, #1
 800c410:	6313      	str	r3, [r2, #48]	@ 0x30
 800c412:	4b1b      	ldr	r3, [pc, #108]	@ (800c480 <HAL_HCD_MspInit+0xa0>)
 800c414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c416:	f003 0301 	and.w	r3, r3, #1
 800c41a:	613b      	str	r3, [r7, #16]
 800c41c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800c41e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800c422:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c424:	2302      	movs	r3, #2
 800c426:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c428:	2300      	movs	r3, #0
 800c42a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c42c:	2303      	movs	r3, #3
 800c42e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800c430:	230a      	movs	r3, #10
 800c432:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c434:	f107 0314 	add.w	r3, r7, #20
 800c438:	4619      	mov	r1, r3
 800c43a:	4812      	ldr	r0, [pc, #72]	@ (800c484 <HAL_HCD_MspInit+0xa4>)
 800c43c:	f7f7 fa12 	bl	8003864 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c440:	4b0f      	ldr	r3, [pc, #60]	@ (800c480 <HAL_HCD_MspInit+0xa0>)
 800c442:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c444:	4a0e      	ldr	r2, [pc, #56]	@ (800c480 <HAL_HCD_MspInit+0xa0>)
 800c446:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c44a:	6353      	str	r3, [r2, #52]	@ 0x34
 800c44c:	2300      	movs	r3, #0
 800c44e:	60fb      	str	r3, [r7, #12]
 800c450:	4b0b      	ldr	r3, [pc, #44]	@ (800c480 <HAL_HCD_MspInit+0xa0>)
 800c452:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c454:	4a0a      	ldr	r2, [pc, #40]	@ (800c480 <HAL_HCD_MspInit+0xa0>)
 800c456:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800c45a:	6453      	str	r3, [r2, #68]	@ 0x44
 800c45c:	4b08      	ldr	r3, [pc, #32]	@ (800c480 <HAL_HCD_MspInit+0xa0>)
 800c45e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c460:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c464:	60fb      	str	r3, [r7, #12]
 800c466:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800c468:	2200      	movs	r2, #0
 800c46a:	2100      	movs	r1, #0
 800c46c:	2043      	movs	r0, #67	@ 0x43
 800c46e:	f7f6 fe46 	bl	80030fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800c472:	2043      	movs	r0, #67	@ 0x43
 800c474:	f7f6 fe5f 	bl	8003136 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800c478:	bf00      	nop
 800c47a:	3728      	adds	r7, #40	@ 0x28
 800c47c:	46bd      	mov	sp, r7
 800c47e:	bd80      	pop	{r7, pc}
 800c480:	40023800 	.word	0x40023800
 800c484:	40020000 	.word	0x40020000

0800c488 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800c488:	b580      	push	{r7, lr}
 800c48a:	b082      	sub	sp, #8
 800c48c:	af00      	add	r7, sp, #0
 800c48e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800c496:	4618      	mov	r0, r3
 800c498:	f7fe ff7b 	bl	800b392 <USBH_LL_IncTimer>
}
 800c49c:	bf00      	nop
 800c49e:	3708      	adds	r7, #8
 800c4a0:	46bd      	mov	sp, r7
 800c4a2:	bd80      	pop	{r7, pc}

0800c4a4 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800c4a4:	b580      	push	{r7, lr}
 800c4a6:	b082      	sub	sp, #8
 800c4a8:	af00      	add	r7, sp, #0
 800c4aa:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800c4b2:	4618      	mov	r0, r3
 800c4b4:	f7fe ffb7 	bl	800b426 <USBH_LL_Connect>
}
 800c4b8:	bf00      	nop
 800c4ba:	3708      	adds	r7, #8
 800c4bc:	46bd      	mov	sp, r7
 800c4be:	bd80      	pop	{r7, pc}

0800c4c0 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800c4c0:	b580      	push	{r7, lr}
 800c4c2:	b082      	sub	sp, #8
 800c4c4:	af00      	add	r7, sp, #0
 800c4c6:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800c4ce:	4618      	mov	r0, r3
 800c4d0:	f7fe ffc0 	bl	800b454 <USBH_LL_Disconnect>
}
 800c4d4:	bf00      	nop
 800c4d6:	3708      	adds	r7, #8
 800c4d8:	46bd      	mov	sp, r7
 800c4da:	bd80      	pop	{r7, pc}

0800c4dc <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800c4dc:	b480      	push	{r7}
 800c4de:	b083      	sub	sp, #12
 800c4e0:	af00      	add	r7, sp, #0
 800c4e2:	6078      	str	r0, [r7, #4]
 800c4e4:	460b      	mov	r3, r1
 800c4e6:	70fb      	strb	r3, [r7, #3]
 800c4e8:	4613      	mov	r3, r2
 800c4ea:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800c4ec:	bf00      	nop
 800c4ee:	370c      	adds	r7, #12
 800c4f0:	46bd      	mov	sp, r7
 800c4f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4f6:	4770      	bx	lr

0800c4f8 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800c4f8:	b580      	push	{r7, lr}
 800c4fa:	b082      	sub	sp, #8
 800c4fc:	af00      	add	r7, sp, #0
 800c4fe:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800c506:	4618      	mov	r0, r3
 800c508:	f7fe ff6d 	bl	800b3e6 <USBH_LL_PortEnabled>
}
 800c50c:	bf00      	nop
 800c50e:	3708      	adds	r7, #8
 800c510:	46bd      	mov	sp, r7
 800c512:	bd80      	pop	{r7, pc}

0800c514 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800c514:	b580      	push	{r7, lr}
 800c516:	b082      	sub	sp, #8
 800c518:	af00      	add	r7, sp, #0
 800c51a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800c522:	4618      	mov	r0, r3
 800c524:	f7fe ff6d 	bl	800b402 <USBH_LL_PortDisabled>
}
 800c528:	bf00      	nop
 800c52a:	3708      	adds	r7, #8
 800c52c:	46bd      	mov	sp, r7
 800c52e:	bd80      	pop	{r7, pc}

0800c530 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800c530:	b580      	push	{r7, lr}
 800c532:	b082      	sub	sp, #8
 800c534:	af00      	add	r7, sp, #0
 800c536:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800c53e:	2b01      	cmp	r3, #1
 800c540:	d12a      	bne.n	800c598 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800c542:	4a18      	ldr	r2, [pc, #96]	@ (800c5a4 <USBH_LL_Init+0x74>)
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	4a15      	ldr	r2, [pc, #84]	@ (800c5a4 <USBH_LL_Init+0x74>)
 800c54e:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c552:	4b14      	ldr	r3, [pc, #80]	@ (800c5a4 <USBH_LL_Init+0x74>)
 800c554:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800c558:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800c55a:	4b12      	ldr	r3, [pc, #72]	@ (800c5a4 <USBH_LL_Init+0x74>)
 800c55c:	2208      	movs	r2, #8
 800c55e:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800c560:	4b10      	ldr	r3, [pc, #64]	@ (800c5a4 <USBH_LL_Init+0x74>)
 800c562:	2201      	movs	r2, #1
 800c564:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800c566:	4b0f      	ldr	r3, [pc, #60]	@ (800c5a4 <USBH_LL_Init+0x74>)
 800c568:	2200      	movs	r2, #0
 800c56a:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800c56c:	4b0d      	ldr	r3, [pc, #52]	@ (800c5a4 <USBH_LL_Init+0x74>)
 800c56e:	2202      	movs	r2, #2
 800c570:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800c572:	4b0c      	ldr	r3, [pc, #48]	@ (800c5a4 <USBH_LL_Init+0x74>)
 800c574:	2200      	movs	r2, #0
 800c576:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800c578:	480a      	ldr	r0, [pc, #40]	@ (800c5a4 <USBH_LL_Init+0x74>)
 800c57a:	f7f7 fb28 	bl	8003bce <HAL_HCD_Init>
 800c57e:	4603      	mov	r3, r0
 800c580:	2b00      	cmp	r3, #0
 800c582:	d001      	beq.n	800c588 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800c584:	f7f5 fc46 	bl	8001e14 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800c588:	4806      	ldr	r0, [pc, #24]	@ (800c5a4 <USBH_LL_Init+0x74>)
 800c58a:	f7f7 ff65 	bl	8004458 <HAL_HCD_GetCurrentFrame>
 800c58e:	4603      	mov	r3, r0
 800c590:	4619      	mov	r1, r3
 800c592:	6878      	ldr	r0, [r7, #4]
 800c594:	f7fe feee 	bl	800b374 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800c598:	2300      	movs	r3, #0
}
 800c59a:	4618      	mov	r0, r3
 800c59c:	3708      	adds	r7, #8
 800c59e:	46bd      	mov	sp, r7
 800c5a0:	bd80      	pop	{r7, pc}
 800c5a2:	bf00      	nop
 800c5a4:	20000888 	.word	0x20000888

0800c5a8 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800c5a8:	b580      	push	{r7, lr}
 800c5aa:	b084      	sub	sp, #16
 800c5ac:	af00      	add	r7, sp, #0
 800c5ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c5b0:	2300      	movs	r3, #0
 800c5b2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c5b4:	2300      	movs	r3, #0
 800c5b6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c5be:	4618      	mov	r0, r3
 800c5c0:	f7f7 fed2 	bl	8004368 <HAL_HCD_Start>
 800c5c4:	4603      	mov	r3, r0
 800c5c6:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c5c8:	7bfb      	ldrb	r3, [r7, #15]
 800c5ca:	4618      	mov	r0, r3
 800c5cc:	f000 f94c 	bl	800c868 <USBH_Get_USB_Status>
 800c5d0:	4603      	mov	r3, r0
 800c5d2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c5d4:	7bbb      	ldrb	r3, [r7, #14]
}
 800c5d6:	4618      	mov	r0, r3
 800c5d8:	3710      	adds	r7, #16
 800c5da:	46bd      	mov	sp, r7
 800c5dc:	bd80      	pop	{r7, pc}

0800c5de <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800c5de:	b580      	push	{r7, lr}
 800c5e0:	b084      	sub	sp, #16
 800c5e2:	af00      	add	r7, sp, #0
 800c5e4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c5e6:	2300      	movs	r3, #0
 800c5e8:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c5ea:	2300      	movs	r3, #0
 800c5ec:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c5f4:	4618      	mov	r0, r3
 800c5f6:	f7f7 feda 	bl	80043ae <HAL_HCD_Stop>
 800c5fa:	4603      	mov	r3, r0
 800c5fc:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c5fe:	7bfb      	ldrb	r3, [r7, #15]
 800c600:	4618      	mov	r0, r3
 800c602:	f000 f931 	bl	800c868 <USBH_Get_USB_Status>
 800c606:	4603      	mov	r3, r0
 800c608:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c60a:	7bbb      	ldrb	r3, [r7, #14]
}
 800c60c:	4618      	mov	r0, r3
 800c60e:	3710      	adds	r7, #16
 800c610:	46bd      	mov	sp, r7
 800c612:	bd80      	pop	{r7, pc}

0800c614 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800c614:	b580      	push	{r7, lr}
 800c616:	b084      	sub	sp, #16
 800c618:	af00      	add	r7, sp, #0
 800c61a:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800c61c:	2301      	movs	r3, #1
 800c61e:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c626:	4618      	mov	r0, r3
 800c628:	f7f7 ff24 	bl	8004474 <HAL_HCD_GetCurrentSpeed>
 800c62c:	4603      	mov	r3, r0
 800c62e:	2b02      	cmp	r3, #2
 800c630:	d00c      	beq.n	800c64c <USBH_LL_GetSpeed+0x38>
 800c632:	2b02      	cmp	r3, #2
 800c634:	d80d      	bhi.n	800c652 <USBH_LL_GetSpeed+0x3e>
 800c636:	2b00      	cmp	r3, #0
 800c638:	d002      	beq.n	800c640 <USBH_LL_GetSpeed+0x2c>
 800c63a:	2b01      	cmp	r3, #1
 800c63c:	d003      	beq.n	800c646 <USBH_LL_GetSpeed+0x32>
 800c63e:	e008      	b.n	800c652 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800c640:	2300      	movs	r3, #0
 800c642:	73fb      	strb	r3, [r7, #15]
    break;
 800c644:	e008      	b.n	800c658 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800c646:	2301      	movs	r3, #1
 800c648:	73fb      	strb	r3, [r7, #15]
    break;
 800c64a:	e005      	b.n	800c658 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800c64c:	2302      	movs	r3, #2
 800c64e:	73fb      	strb	r3, [r7, #15]
    break;
 800c650:	e002      	b.n	800c658 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800c652:	2301      	movs	r3, #1
 800c654:	73fb      	strb	r3, [r7, #15]
    break;
 800c656:	bf00      	nop
  }
  return  speed;
 800c658:	7bfb      	ldrb	r3, [r7, #15]
}
 800c65a:	4618      	mov	r0, r3
 800c65c:	3710      	adds	r7, #16
 800c65e:	46bd      	mov	sp, r7
 800c660:	bd80      	pop	{r7, pc}

0800c662 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800c662:	b580      	push	{r7, lr}
 800c664:	b084      	sub	sp, #16
 800c666:	af00      	add	r7, sp, #0
 800c668:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c66a:	2300      	movs	r3, #0
 800c66c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c66e:	2300      	movs	r3, #0
 800c670:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c678:	4618      	mov	r0, r3
 800c67a:	f7f7 feb5 	bl	80043e8 <HAL_HCD_ResetPort>
 800c67e:	4603      	mov	r3, r0
 800c680:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c682:	7bfb      	ldrb	r3, [r7, #15]
 800c684:	4618      	mov	r0, r3
 800c686:	f000 f8ef 	bl	800c868 <USBH_Get_USB_Status>
 800c68a:	4603      	mov	r3, r0
 800c68c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c68e:	7bbb      	ldrb	r3, [r7, #14]
}
 800c690:	4618      	mov	r0, r3
 800c692:	3710      	adds	r7, #16
 800c694:	46bd      	mov	sp, r7
 800c696:	bd80      	pop	{r7, pc}

0800c698 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c698:	b580      	push	{r7, lr}
 800c69a:	b082      	sub	sp, #8
 800c69c:	af00      	add	r7, sp, #0
 800c69e:	6078      	str	r0, [r7, #4]
 800c6a0:	460b      	mov	r3, r1
 800c6a2:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c6aa:	78fa      	ldrb	r2, [r7, #3]
 800c6ac:	4611      	mov	r1, r2
 800c6ae:	4618      	mov	r0, r3
 800c6b0:	f7f7 febd 	bl	800442e <HAL_HCD_HC_GetXferCount>
 800c6b4:	4603      	mov	r3, r0
}
 800c6b6:	4618      	mov	r0, r3
 800c6b8:	3708      	adds	r7, #8
 800c6ba:	46bd      	mov	sp, r7
 800c6bc:	bd80      	pop	{r7, pc}

0800c6be <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 800c6be:	b590      	push	{r4, r7, lr}
 800c6c0:	b089      	sub	sp, #36	@ 0x24
 800c6c2:	af04      	add	r7, sp, #16
 800c6c4:	6078      	str	r0, [r7, #4]
 800c6c6:	4608      	mov	r0, r1
 800c6c8:	4611      	mov	r1, r2
 800c6ca:	461a      	mov	r2, r3
 800c6cc:	4603      	mov	r3, r0
 800c6ce:	70fb      	strb	r3, [r7, #3]
 800c6d0:	460b      	mov	r3, r1
 800c6d2:	70bb      	strb	r3, [r7, #2]
 800c6d4:	4613      	mov	r3, r2
 800c6d6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c6d8:	2300      	movs	r3, #0
 800c6da:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c6dc:	2300      	movs	r3, #0
 800c6de:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800c6e6:	787c      	ldrb	r4, [r7, #1]
 800c6e8:	78ba      	ldrb	r2, [r7, #2]
 800c6ea:	78f9      	ldrb	r1, [r7, #3]
 800c6ec:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800c6ee:	9302      	str	r3, [sp, #8]
 800c6f0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800c6f4:	9301      	str	r3, [sp, #4]
 800c6f6:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c6fa:	9300      	str	r3, [sp, #0]
 800c6fc:	4623      	mov	r3, r4
 800c6fe:	f7f7 facd 	bl	8003c9c <HAL_HCD_HC_Init>
 800c702:	4603      	mov	r3, r0
 800c704:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800c706:	7bfb      	ldrb	r3, [r7, #15]
 800c708:	4618      	mov	r0, r3
 800c70a:	f000 f8ad 	bl	800c868 <USBH_Get_USB_Status>
 800c70e:	4603      	mov	r3, r0
 800c710:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c712:	7bbb      	ldrb	r3, [r7, #14]
}
 800c714:	4618      	mov	r0, r3
 800c716:	3714      	adds	r7, #20
 800c718:	46bd      	mov	sp, r7
 800c71a:	bd90      	pop	{r4, r7, pc}

0800c71c <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c71c:	b480      	push	{r7}
 800c71e:	b083      	sub	sp, #12
 800c720:	af00      	add	r7, sp, #0
 800c722:	6078      	str	r0, [r7, #4]
 800c724:	460b      	mov	r3, r1
 800c726:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 800c728:	2300      	movs	r3, #0
}
 800c72a:	4618      	mov	r0, r3
 800c72c:	370c      	adds	r7, #12
 800c72e:	46bd      	mov	sp, r7
 800c730:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c734:	4770      	bx	lr

0800c736 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800c736:	b590      	push	{r4, r7, lr}
 800c738:	b089      	sub	sp, #36	@ 0x24
 800c73a:	af04      	add	r7, sp, #16
 800c73c:	6078      	str	r0, [r7, #4]
 800c73e:	4608      	mov	r0, r1
 800c740:	4611      	mov	r1, r2
 800c742:	461a      	mov	r2, r3
 800c744:	4603      	mov	r3, r0
 800c746:	70fb      	strb	r3, [r7, #3]
 800c748:	460b      	mov	r3, r1
 800c74a:	70bb      	strb	r3, [r7, #2]
 800c74c:	4613      	mov	r3, r2
 800c74e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c750:	2300      	movs	r3, #0
 800c752:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c754:	2300      	movs	r3, #0
 800c756:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800c75e:	787c      	ldrb	r4, [r7, #1]
 800c760:	78ba      	ldrb	r2, [r7, #2]
 800c762:	78f9      	ldrb	r1, [r7, #3]
 800c764:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800c768:	9303      	str	r3, [sp, #12]
 800c76a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800c76c:	9302      	str	r3, [sp, #8]
 800c76e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c770:	9301      	str	r3, [sp, #4]
 800c772:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c776:	9300      	str	r3, [sp, #0]
 800c778:	4623      	mov	r3, r4
 800c77a:	f7f7 fb47 	bl	8003e0c <HAL_HCD_HC_SubmitRequest>
 800c77e:	4603      	mov	r3, r0
 800c780:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800c782:	7bfb      	ldrb	r3, [r7, #15]
 800c784:	4618      	mov	r0, r3
 800c786:	f000 f86f 	bl	800c868 <USBH_Get_USB_Status>
 800c78a:	4603      	mov	r3, r0
 800c78c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c78e:	7bbb      	ldrb	r3, [r7, #14]
}
 800c790:	4618      	mov	r0, r3
 800c792:	3714      	adds	r7, #20
 800c794:	46bd      	mov	sp, r7
 800c796:	bd90      	pop	{r4, r7, pc}

0800c798 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c798:	b580      	push	{r7, lr}
 800c79a:	b082      	sub	sp, #8
 800c79c:	af00      	add	r7, sp, #0
 800c79e:	6078      	str	r0, [r7, #4]
 800c7a0:	460b      	mov	r3, r1
 800c7a2:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c7aa:	78fa      	ldrb	r2, [r7, #3]
 800c7ac:	4611      	mov	r1, r2
 800c7ae:	4618      	mov	r0, r3
 800c7b0:	f7f7 fe28 	bl	8004404 <HAL_HCD_HC_GetURBState>
 800c7b4:	4603      	mov	r3, r0
}
 800c7b6:	4618      	mov	r0, r3
 800c7b8:	3708      	adds	r7, #8
 800c7ba:	46bd      	mov	sp, r7
 800c7bc:	bd80      	pop	{r7, pc}

0800c7be <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800c7be:	b580      	push	{r7, lr}
 800c7c0:	b082      	sub	sp, #8
 800c7c2:	af00      	add	r7, sp, #0
 800c7c4:	6078      	str	r0, [r7, #4]
 800c7c6:	460b      	mov	r3, r1
 800c7c8:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800c7d0:	2b01      	cmp	r3, #1
 800c7d2:	d103      	bne.n	800c7dc <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800c7d4:	78fb      	ldrb	r3, [r7, #3]
 800c7d6:	4618      	mov	r0, r3
 800c7d8:	f000 f872 	bl	800c8c0 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800c7dc:	20c8      	movs	r0, #200	@ 0xc8
 800c7de:	f7f5 ff9d 	bl	800271c <HAL_Delay>
  return USBH_OK;
 800c7e2:	2300      	movs	r3, #0
}
 800c7e4:	4618      	mov	r0, r3
 800c7e6:	3708      	adds	r7, #8
 800c7e8:	46bd      	mov	sp, r7
 800c7ea:	bd80      	pop	{r7, pc}

0800c7ec <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800c7ec:	b480      	push	{r7}
 800c7ee:	b085      	sub	sp, #20
 800c7f0:	af00      	add	r7, sp, #0
 800c7f2:	6078      	str	r0, [r7, #4]
 800c7f4:	460b      	mov	r3, r1
 800c7f6:	70fb      	strb	r3, [r7, #3]
 800c7f8:	4613      	mov	r3, r2
 800c7fa:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c802:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800c804:	78fa      	ldrb	r2, [r7, #3]
 800c806:	68f9      	ldr	r1, [r7, #12]
 800c808:	4613      	mov	r3, r2
 800c80a:	011b      	lsls	r3, r3, #4
 800c80c:	1a9b      	subs	r3, r3, r2
 800c80e:	009b      	lsls	r3, r3, #2
 800c810:	440b      	add	r3, r1
 800c812:	3317      	adds	r3, #23
 800c814:	781b      	ldrb	r3, [r3, #0]
 800c816:	2b00      	cmp	r3, #0
 800c818:	d00a      	beq.n	800c830 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800c81a:	78fa      	ldrb	r2, [r7, #3]
 800c81c:	68f9      	ldr	r1, [r7, #12]
 800c81e:	4613      	mov	r3, r2
 800c820:	011b      	lsls	r3, r3, #4
 800c822:	1a9b      	subs	r3, r3, r2
 800c824:	009b      	lsls	r3, r3, #2
 800c826:	440b      	add	r3, r1
 800c828:	333c      	adds	r3, #60	@ 0x3c
 800c82a:	78ba      	ldrb	r2, [r7, #2]
 800c82c:	701a      	strb	r2, [r3, #0]
 800c82e:	e009      	b.n	800c844 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800c830:	78fa      	ldrb	r2, [r7, #3]
 800c832:	68f9      	ldr	r1, [r7, #12]
 800c834:	4613      	mov	r3, r2
 800c836:	011b      	lsls	r3, r3, #4
 800c838:	1a9b      	subs	r3, r3, r2
 800c83a:	009b      	lsls	r3, r3, #2
 800c83c:	440b      	add	r3, r1
 800c83e:	333d      	adds	r3, #61	@ 0x3d
 800c840:	78ba      	ldrb	r2, [r7, #2]
 800c842:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800c844:	2300      	movs	r3, #0
}
 800c846:	4618      	mov	r0, r3
 800c848:	3714      	adds	r7, #20
 800c84a:	46bd      	mov	sp, r7
 800c84c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c850:	4770      	bx	lr

0800c852 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800c852:	b580      	push	{r7, lr}
 800c854:	b082      	sub	sp, #8
 800c856:	af00      	add	r7, sp, #0
 800c858:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800c85a:	6878      	ldr	r0, [r7, #4]
 800c85c:	f7f5 ff5e 	bl	800271c <HAL_Delay>
}
 800c860:	bf00      	nop
 800c862:	3708      	adds	r7, #8
 800c864:	46bd      	mov	sp, r7
 800c866:	bd80      	pop	{r7, pc}

0800c868 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c868:	b480      	push	{r7}
 800c86a:	b085      	sub	sp, #20
 800c86c:	af00      	add	r7, sp, #0
 800c86e:	4603      	mov	r3, r0
 800c870:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c872:	2300      	movs	r3, #0
 800c874:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c876:	79fb      	ldrb	r3, [r7, #7]
 800c878:	2b03      	cmp	r3, #3
 800c87a:	d817      	bhi.n	800c8ac <USBH_Get_USB_Status+0x44>
 800c87c:	a201      	add	r2, pc, #4	@ (adr r2, 800c884 <USBH_Get_USB_Status+0x1c>)
 800c87e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c882:	bf00      	nop
 800c884:	0800c895 	.word	0x0800c895
 800c888:	0800c89b 	.word	0x0800c89b
 800c88c:	0800c8a1 	.word	0x0800c8a1
 800c890:	0800c8a7 	.word	0x0800c8a7
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800c894:	2300      	movs	r3, #0
 800c896:	73fb      	strb	r3, [r7, #15]
    break;
 800c898:	e00b      	b.n	800c8b2 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800c89a:	2302      	movs	r3, #2
 800c89c:	73fb      	strb	r3, [r7, #15]
    break;
 800c89e:	e008      	b.n	800c8b2 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800c8a0:	2301      	movs	r3, #1
 800c8a2:	73fb      	strb	r3, [r7, #15]
    break;
 800c8a4:	e005      	b.n	800c8b2 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800c8a6:	2302      	movs	r3, #2
 800c8a8:	73fb      	strb	r3, [r7, #15]
    break;
 800c8aa:	e002      	b.n	800c8b2 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800c8ac:	2302      	movs	r3, #2
 800c8ae:	73fb      	strb	r3, [r7, #15]
    break;
 800c8b0:	bf00      	nop
  }
  return usb_status;
 800c8b2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c8b4:	4618      	mov	r0, r3
 800c8b6:	3714      	adds	r7, #20
 800c8b8:	46bd      	mov	sp, r7
 800c8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8be:	4770      	bx	lr

0800c8c0 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800c8c0:	b580      	push	{r7, lr}
 800c8c2:	b084      	sub	sp, #16
 800c8c4:	af00      	add	r7, sp, #0
 800c8c6:	4603      	mov	r3, r0
 800c8c8:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800c8ca:	79fb      	ldrb	r3, [r7, #7]
 800c8cc:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800c8ce:	79fb      	ldrb	r3, [r7, #7]
 800c8d0:	2b00      	cmp	r3, #0
 800c8d2:	d102      	bne.n	800c8da <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800c8d4:	2300      	movs	r3, #0
 800c8d6:	73fb      	strb	r3, [r7, #15]
 800c8d8:	e001      	b.n	800c8de <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800c8da:	2301      	movs	r3, #1
 800c8dc:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800c8de:	7bfb      	ldrb	r3, [r7, #15]
 800c8e0:	461a      	mov	r2, r3
 800c8e2:	2101      	movs	r1, #1
 800c8e4:	4803      	ldr	r0, [pc, #12]	@ (800c8f4 <MX_DriverVbusFS+0x34>)
 800c8e6:	f7f7 f959 	bl	8003b9c <HAL_GPIO_WritePin>
}
 800c8ea:	bf00      	nop
 800c8ec:	3710      	adds	r7, #16
 800c8ee:	46bd      	mov	sp, r7
 800c8f0:	bd80      	pop	{r7, pc}
 800c8f2:	bf00      	nop
 800c8f4:	40020800 	.word	0x40020800

0800c8f8 <malloc>:
 800c8f8:	4b02      	ldr	r3, [pc, #8]	@ (800c904 <malloc+0xc>)
 800c8fa:	4601      	mov	r1, r0
 800c8fc:	6818      	ldr	r0, [r3, #0]
 800c8fe:	f000 b82d 	b.w	800c95c <_malloc_r>
 800c902:	bf00      	nop
 800c904:	20000038 	.word	0x20000038

0800c908 <free>:
 800c908:	4b02      	ldr	r3, [pc, #8]	@ (800c914 <free+0xc>)
 800c90a:	4601      	mov	r1, r0
 800c90c:	6818      	ldr	r0, [r3, #0]
 800c90e:	f001 bd17 	b.w	800e340 <_free_r>
 800c912:	bf00      	nop
 800c914:	20000038 	.word	0x20000038

0800c918 <sbrk_aligned>:
 800c918:	b570      	push	{r4, r5, r6, lr}
 800c91a:	4e0f      	ldr	r6, [pc, #60]	@ (800c958 <sbrk_aligned+0x40>)
 800c91c:	460c      	mov	r4, r1
 800c91e:	6831      	ldr	r1, [r6, #0]
 800c920:	4605      	mov	r5, r0
 800c922:	b911      	cbnz	r1, 800c92a <sbrk_aligned+0x12>
 800c924:	f000 fe64 	bl	800d5f0 <_sbrk_r>
 800c928:	6030      	str	r0, [r6, #0]
 800c92a:	4621      	mov	r1, r4
 800c92c:	4628      	mov	r0, r5
 800c92e:	f000 fe5f 	bl	800d5f0 <_sbrk_r>
 800c932:	1c43      	adds	r3, r0, #1
 800c934:	d103      	bne.n	800c93e <sbrk_aligned+0x26>
 800c936:	f04f 34ff 	mov.w	r4, #4294967295
 800c93a:	4620      	mov	r0, r4
 800c93c:	bd70      	pop	{r4, r5, r6, pc}
 800c93e:	1cc4      	adds	r4, r0, #3
 800c940:	f024 0403 	bic.w	r4, r4, #3
 800c944:	42a0      	cmp	r0, r4
 800c946:	d0f8      	beq.n	800c93a <sbrk_aligned+0x22>
 800c948:	1a21      	subs	r1, r4, r0
 800c94a:	4628      	mov	r0, r5
 800c94c:	f000 fe50 	bl	800d5f0 <_sbrk_r>
 800c950:	3001      	adds	r0, #1
 800c952:	d1f2      	bne.n	800c93a <sbrk_aligned+0x22>
 800c954:	e7ef      	b.n	800c936 <sbrk_aligned+0x1e>
 800c956:	bf00      	nop
 800c958:	20000c68 	.word	0x20000c68

0800c95c <_malloc_r>:
 800c95c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c960:	1ccd      	adds	r5, r1, #3
 800c962:	f025 0503 	bic.w	r5, r5, #3
 800c966:	3508      	adds	r5, #8
 800c968:	2d0c      	cmp	r5, #12
 800c96a:	bf38      	it	cc
 800c96c:	250c      	movcc	r5, #12
 800c96e:	2d00      	cmp	r5, #0
 800c970:	4606      	mov	r6, r0
 800c972:	db01      	blt.n	800c978 <_malloc_r+0x1c>
 800c974:	42a9      	cmp	r1, r5
 800c976:	d904      	bls.n	800c982 <_malloc_r+0x26>
 800c978:	230c      	movs	r3, #12
 800c97a:	6033      	str	r3, [r6, #0]
 800c97c:	2000      	movs	r0, #0
 800c97e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c982:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ca58 <_malloc_r+0xfc>
 800c986:	f000 f869 	bl	800ca5c <__malloc_lock>
 800c98a:	f8d8 3000 	ldr.w	r3, [r8]
 800c98e:	461c      	mov	r4, r3
 800c990:	bb44      	cbnz	r4, 800c9e4 <_malloc_r+0x88>
 800c992:	4629      	mov	r1, r5
 800c994:	4630      	mov	r0, r6
 800c996:	f7ff ffbf 	bl	800c918 <sbrk_aligned>
 800c99a:	1c43      	adds	r3, r0, #1
 800c99c:	4604      	mov	r4, r0
 800c99e:	d158      	bne.n	800ca52 <_malloc_r+0xf6>
 800c9a0:	f8d8 4000 	ldr.w	r4, [r8]
 800c9a4:	4627      	mov	r7, r4
 800c9a6:	2f00      	cmp	r7, #0
 800c9a8:	d143      	bne.n	800ca32 <_malloc_r+0xd6>
 800c9aa:	2c00      	cmp	r4, #0
 800c9ac:	d04b      	beq.n	800ca46 <_malloc_r+0xea>
 800c9ae:	6823      	ldr	r3, [r4, #0]
 800c9b0:	4639      	mov	r1, r7
 800c9b2:	4630      	mov	r0, r6
 800c9b4:	eb04 0903 	add.w	r9, r4, r3
 800c9b8:	f000 fe1a 	bl	800d5f0 <_sbrk_r>
 800c9bc:	4581      	cmp	r9, r0
 800c9be:	d142      	bne.n	800ca46 <_malloc_r+0xea>
 800c9c0:	6821      	ldr	r1, [r4, #0]
 800c9c2:	1a6d      	subs	r5, r5, r1
 800c9c4:	4629      	mov	r1, r5
 800c9c6:	4630      	mov	r0, r6
 800c9c8:	f7ff ffa6 	bl	800c918 <sbrk_aligned>
 800c9cc:	3001      	adds	r0, #1
 800c9ce:	d03a      	beq.n	800ca46 <_malloc_r+0xea>
 800c9d0:	6823      	ldr	r3, [r4, #0]
 800c9d2:	442b      	add	r3, r5
 800c9d4:	6023      	str	r3, [r4, #0]
 800c9d6:	f8d8 3000 	ldr.w	r3, [r8]
 800c9da:	685a      	ldr	r2, [r3, #4]
 800c9dc:	bb62      	cbnz	r2, 800ca38 <_malloc_r+0xdc>
 800c9de:	f8c8 7000 	str.w	r7, [r8]
 800c9e2:	e00f      	b.n	800ca04 <_malloc_r+0xa8>
 800c9e4:	6822      	ldr	r2, [r4, #0]
 800c9e6:	1b52      	subs	r2, r2, r5
 800c9e8:	d420      	bmi.n	800ca2c <_malloc_r+0xd0>
 800c9ea:	2a0b      	cmp	r2, #11
 800c9ec:	d917      	bls.n	800ca1e <_malloc_r+0xc2>
 800c9ee:	1961      	adds	r1, r4, r5
 800c9f0:	42a3      	cmp	r3, r4
 800c9f2:	6025      	str	r5, [r4, #0]
 800c9f4:	bf18      	it	ne
 800c9f6:	6059      	strne	r1, [r3, #4]
 800c9f8:	6863      	ldr	r3, [r4, #4]
 800c9fa:	bf08      	it	eq
 800c9fc:	f8c8 1000 	streq.w	r1, [r8]
 800ca00:	5162      	str	r2, [r4, r5]
 800ca02:	604b      	str	r3, [r1, #4]
 800ca04:	4630      	mov	r0, r6
 800ca06:	f000 f82f 	bl	800ca68 <__malloc_unlock>
 800ca0a:	f104 000b 	add.w	r0, r4, #11
 800ca0e:	1d23      	adds	r3, r4, #4
 800ca10:	f020 0007 	bic.w	r0, r0, #7
 800ca14:	1ac2      	subs	r2, r0, r3
 800ca16:	bf1c      	itt	ne
 800ca18:	1a1b      	subne	r3, r3, r0
 800ca1a:	50a3      	strne	r3, [r4, r2]
 800ca1c:	e7af      	b.n	800c97e <_malloc_r+0x22>
 800ca1e:	6862      	ldr	r2, [r4, #4]
 800ca20:	42a3      	cmp	r3, r4
 800ca22:	bf0c      	ite	eq
 800ca24:	f8c8 2000 	streq.w	r2, [r8]
 800ca28:	605a      	strne	r2, [r3, #4]
 800ca2a:	e7eb      	b.n	800ca04 <_malloc_r+0xa8>
 800ca2c:	4623      	mov	r3, r4
 800ca2e:	6864      	ldr	r4, [r4, #4]
 800ca30:	e7ae      	b.n	800c990 <_malloc_r+0x34>
 800ca32:	463c      	mov	r4, r7
 800ca34:	687f      	ldr	r7, [r7, #4]
 800ca36:	e7b6      	b.n	800c9a6 <_malloc_r+0x4a>
 800ca38:	461a      	mov	r2, r3
 800ca3a:	685b      	ldr	r3, [r3, #4]
 800ca3c:	42a3      	cmp	r3, r4
 800ca3e:	d1fb      	bne.n	800ca38 <_malloc_r+0xdc>
 800ca40:	2300      	movs	r3, #0
 800ca42:	6053      	str	r3, [r2, #4]
 800ca44:	e7de      	b.n	800ca04 <_malloc_r+0xa8>
 800ca46:	230c      	movs	r3, #12
 800ca48:	6033      	str	r3, [r6, #0]
 800ca4a:	4630      	mov	r0, r6
 800ca4c:	f000 f80c 	bl	800ca68 <__malloc_unlock>
 800ca50:	e794      	b.n	800c97c <_malloc_r+0x20>
 800ca52:	6005      	str	r5, [r0, #0]
 800ca54:	e7d6      	b.n	800ca04 <_malloc_r+0xa8>
 800ca56:	bf00      	nop
 800ca58:	20000c6c 	.word	0x20000c6c

0800ca5c <__malloc_lock>:
 800ca5c:	4801      	ldr	r0, [pc, #4]	@ (800ca64 <__malloc_lock+0x8>)
 800ca5e:	f000 be14 	b.w	800d68a <__retarget_lock_acquire_recursive>
 800ca62:	bf00      	nop
 800ca64:	20000db0 	.word	0x20000db0

0800ca68 <__malloc_unlock>:
 800ca68:	4801      	ldr	r0, [pc, #4]	@ (800ca70 <__malloc_unlock+0x8>)
 800ca6a:	f000 be0f 	b.w	800d68c <__retarget_lock_release_recursive>
 800ca6e:	bf00      	nop
 800ca70:	20000db0 	.word	0x20000db0

0800ca74 <__cvt>:
 800ca74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ca78:	ec57 6b10 	vmov	r6, r7, d0
 800ca7c:	2f00      	cmp	r7, #0
 800ca7e:	460c      	mov	r4, r1
 800ca80:	4619      	mov	r1, r3
 800ca82:	463b      	mov	r3, r7
 800ca84:	bfbb      	ittet	lt
 800ca86:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800ca8a:	461f      	movlt	r7, r3
 800ca8c:	2300      	movge	r3, #0
 800ca8e:	232d      	movlt	r3, #45	@ 0x2d
 800ca90:	700b      	strb	r3, [r1, #0]
 800ca92:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ca94:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800ca98:	4691      	mov	r9, r2
 800ca9a:	f023 0820 	bic.w	r8, r3, #32
 800ca9e:	bfbc      	itt	lt
 800caa0:	4632      	movlt	r2, r6
 800caa2:	4616      	movlt	r6, r2
 800caa4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800caa8:	d005      	beq.n	800cab6 <__cvt+0x42>
 800caaa:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800caae:	d100      	bne.n	800cab2 <__cvt+0x3e>
 800cab0:	3401      	adds	r4, #1
 800cab2:	2102      	movs	r1, #2
 800cab4:	e000      	b.n	800cab8 <__cvt+0x44>
 800cab6:	2103      	movs	r1, #3
 800cab8:	ab03      	add	r3, sp, #12
 800caba:	9301      	str	r3, [sp, #4]
 800cabc:	ab02      	add	r3, sp, #8
 800cabe:	9300      	str	r3, [sp, #0]
 800cac0:	ec47 6b10 	vmov	d0, r6, r7
 800cac4:	4653      	mov	r3, sl
 800cac6:	4622      	mov	r2, r4
 800cac8:	f000 fe6a 	bl	800d7a0 <_dtoa_r>
 800cacc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800cad0:	4605      	mov	r5, r0
 800cad2:	d119      	bne.n	800cb08 <__cvt+0x94>
 800cad4:	f019 0f01 	tst.w	r9, #1
 800cad8:	d00e      	beq.n	800caf8 <__cvt+0x84>
 800cada:	eb00 0904 	add.w	r9, r0, r4
 800cade:	2200      	movs	r2, #0
 800cae0:	2300      	movs	r3, #0
 800cae2:	4630      	mov	r0, r6
 800cae4:	4639      	mov	r1, r7
 800cae6:	f7f3 fff7 	bl	8000ad8 <__aeabi_dcmpeq>
 800caea:	b108      	cbz	r0, 800caf0 <__cvt+0x7c>
 800caec:	f8cd 900c 	str.w	r9, [sp, #12]
 800caf0:	2230      	movs	r2, #48	@ 0x30
 800caf2:	9b03      	ldr	r3, [sp, #12]
 800caf4:	454b      	cmp	r3, r9
 800caf6:	d31e      	bcc.n	800cb36 <__cvt+0xc2>
 800caf8:	9b03      	ldr	r3, [sp, #12]
 800cafa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cafc:	1b5b      	subs	r3, r3, r5
 800cafe:	4628      	mov	r0, r5
 800cb00:	6013      	str	r3, [r2, #0]
 800cb02:	b004      	add	sp, #16
 800cb04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb08:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800cb0c:	eb00 0904 	add.w	r9, r0, r4
 800cb10:	d1e5      	bne.n	800cade <__cvt+0x6a>
 800cb12:	7803      	ldrb	r3, [r0, #0]
 800cb14:	2b30      	cmp	r3, #48	@ 0x30
 800cb16:	d10a      	bne.n	800cb2e <__cvt+0xba>
 800cb18:	2200      	movs	r2, #0
 800cb1a:	2300      	movs	r3, #0
 800cb1c:	4630      	mov	r0, r6
 800cb1e:	4639      	mov	r1, r7
 800cb20:	f7f3 ffda 	bl	8000ad8 <__aeabi_dcmpeq>
 800cb24:	b918      	cbnz	r0, 800cb2e <__cvt+0xba>
 800cb26:	f1c4 0401 	rsb	r4, r4, #1
 800cb2a:	f8ca 4000 	str.w	r4, [sl]
 800cb2e:	f8da 3000 	ldr.w	r3, [sl]
 800cb32:	4499      	add	r9, r3
 800cb34:	e7d3      	b.n	800cade <__cvt+0x6a>
 800cb36:	1c59      	adds	r1, r3, #1
 800cb38:	9103      	str	r1, [sp, #12]
 800cb3a:	701a      	strb	r2, [r3, #0]
 800cb3c:	e7d9      	b.n	800caf2 <__cvt+0x7e>

0800cb3e <__exponent>:
 800cb3e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cb40:	2900      	cmp	r1, #0
 800cb42:	bfba      	itte	lt
 800cb44:	4249      	neglt	r1, r1
 800cb46:	232d      	movlt	r3, #45	@ 0x2d
 800cb48:	232b      	movge	r3, #43	@ 0x2b
 800cb4a:	2909      	cmp	r1, #9
 800cb4c:	7002      	strb	r2, [r0, #0]
 800cb4e:	7043      	strb	r3, [r0, #1]
 800cb50:	dd29      	ble.n	800cba6 <__exponent+0x68>
 800cb52:	f10d 0307 	add.w	r3, sp, #7
 800cb56:	461d      	mov	r5, r3
 800cb58:	270a      	movs	r7, #10
 800cb5a:	461a      	mov	r2, r3
 800cb5c:	fbb1 f6f7 	udiv	r6, r1, r7
 800cb60:	fb07 1416 	mls	r4, r7, r6, r1
 800cb64:	3430      	adds	r4, #48	@ 0x30
 800cb66:	f802 4c01 	strb.w	r4, [r2, #-1]
 800cb6a:	460c      	mov	r4, r1
 800cb6c:	2c63      	cmp	r4, #99	@ 0x63
 800cb6e:	f103 33ff 	add.w	r3, r3, #4294967295
 800cb72:	4631      	mov	r1, r6
 800cb74:	dcf1      	bgt.n	800cb5a <__exponent+0x1c>
 800cb76:	3130      	adds	r1, #48	@ 0x30
 800cb78:	1e94      	subs	r4, r2, #2
 800cb7a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800cb7e:	1c41      	adds	r1, r0, #1
 800cb80:	4623      	mov	r3, r4
 800cb82:	42ab      	cmp	r3, r5
 800cb84:	d30a      	bcc.n	800cb9c <__exponent+0x5e>
 800cb86:	f10d 0309 	add.w	r3, sp, #9
 800cb8a:	1a9b      	subs	r3, r3, r2
 800cb8c:	42ac      	cmp	r4, r5
 800cb8e:	bf88      	it	hi
 800cb90:	2300      	movhi	r3, #0
 800cb92:	3302      	adds	r3, #2
 800cb94:	4403      	add	r3, r0
 800cb96:	1a18      	subs	r0, r3, r0
 800cb98:	b003      	add	sp, #12
 800cb9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cb9c:	f813 6b01 	ldrb.w	r6, [r3], #1
 800cba0:	f801 6f01 	strb.w	r6, [r1, #1]!
 800cba4:	e7ed      	b.n	800cb82 <__exponent+0x44>
 800cba6:	2330      	movs	r3, #48	@ 0x30
 800cba8:	3130      	adds	r1, #48	@ 0x30
 800cbaa:	7083      	strb	r3, [r0, #2]
 800cbac:	70c1      	strb	r1, [r0, #3]
 800cbae:	1d03      	adds	r3, r0, #4
 800cbb0:	e7f1      	b.n	800cb96 <__exponent+0x58>
	...

0800cbb4 <_printf_float>:
 800cbb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbb8:	b08d      	sub	sp, #52	@ 0x34
 800cbba:	460c      	mov	r4, r1
 800cbbc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800cbc0:	4616      	mov	r6, r2
 800cbc2:	461f      	mov	r7, r3
 800cbc4:	4605      	mov	r5, r0
 800cbc6:	f000 fcdb 	bl	800d580 <_localeconv_r>
 800cbca:	6803      	ldr	r3, [r0, #0]
 800cbcc:	9304      	str	r3, [sp, #16]
 800cbce:	4618      	mov	r0, r3
 800cbd0:	f7f3 fb56 	bl	8000280 <strlen>
 800cbd4:	2300      	movs	r3, #0
 800cbd6:	930a      	str	r3, [sp, #40]	@ 0x28
 800cbd8:	f8d8 3000 	ldr.w	r3, [r8]
 800cbdc:	9005      	str	r0, [sp, #20]
 800cbde:	3307      	adds	r3, #7
 800cbe0:	f023 0307 	bic.w	r3, r3, #7
 800cbe4:	f103 0208 	add.w	r2, r3, #8
 800cbe8:	f894 a018 	ldrb.w	sl, [r4, #24]
 800cbec:	f8d4 b000 	ldr.w	fp, [r4]
 800cbf0:	f8c8 2000 	str.w	r2, [r8]
 800cbf4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800cbf8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800cbfc:	9307      	str	r3, [sp, #28]
 800cbfe:	f8cd 8018 	str.w	r8, [sp, #24]
 800cc02:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800cc06:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cc0a:	4b9c      	ldr	r3, [pc, #624]	@ (800ce7c <_printf_float+0x2c8>)
 800cc0c:	f04f 32ff 	mov.w	r2, #4294967295
 800cc10:	f7f3 ff94 	bl	8000b3c <__aeabi_dcmpun>
 800cc14:	bb70      	cbnz	r0, 800cc74 <_printf_float+0xc0>
 800cc16:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cc1a:	4b98      	ldr	r3, [pc, #608]	@ (800ce7c <_printf_float+0x2c8>)
 800cc1c:	f04f 32ff 	mov.w	r2, #4294967295
 800cc20:	f7f3 ff6e 	bl	8000b00 <__aeabi_dcmple>
 800cc24:	bb30      	cbnz	r0, 800cc74 <_printf_float+0xc0>
 800cc26:	2200      	movs	r2, #0
 800cc28:	2300      	movs	r3, #0
 800cc2a:	4640      	mov	r0, r8
 800cc2c:	4649      	mov	r1, r9
 800cc2e:	f7f3 ff5d 	bl	8000aec <__aeabi_dcmplt>
 800cc32:	b110      	cbz	r0, 800cc3a <_printf_float+0x86>
 800cc34:	232d      	movs	r3, #45	@ 0x2d
 800cc36:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cc3a:	4a91      	ldr	r2, [pc, #580]	@ (800ce80 <_printf_float+0x2cc>)
 800cc3c:	4b91      	ldr	r3, [pc, #580]	@ (800ce84 <_printf_float+0x2d0>)
 800cc3e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800cc42:	bf8c      	ite	hi
 800cc44:	4690      	movhi	r8, r2
 800cc46:	4698      	movls	r8, r3
 800cc48:	2303      	movs	r3, #3
 800cc4a:	6123      	str	r3, [r4, #16]
 800cc4c:	f02b 0304 	bic.w	r3, fp, #4
 800cc50:	6023      	str	r3, [r4, #0]
 800cc52:	f04f 0900 	mov.w	r9, #0
 800cc56:	9700      	str	r7, [sp, #0]
 800cc58:	4633      	mov	r3, r6
 800cc5a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800cc5c:	4621      	mov	r1, r4
 800cc5e:	4628      	mov	r0, r5
 800cc60:	f000 f9d2 	bl	800d008 <_printf_common>
 800cc64:	3001      	adds	r0, #1
 800cc66:	f040 808d 	bne.w	800cd84 <_printf_float+0x1d0>
 800cc6a:	f04f 30ff 	mov.w	r0, #4294967295
 800cc6e:	b00d      	add	sp, #52	@ 0x34
 800cc70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc74:	4642      	mov	r2, r8
 800cc76:	464b      	mov	r3, r9
 800cc78:	4640      	mov	r0, r8
 800cc7a:	4649      	mov	r1, r9
 800cc7c:	f7f3 ff5e 	bl	8000b3c <__aeabi_dcmpun>
 800cc80:	b140      	cbz	r0, 800cc94 <_printf_float+0xe0>
 800cc82:	464b      	mov	r3, r9
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	bfbc      	itt	lt
 800cc88:	232d      	movlt	r3, #45	@ 0x2d
 800cc8a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800cc8e:	4a7e      	ldr	r2, [pc, #504]	@ (800ce88 <_printf_float+0x2d4>)
 800cc90:	4b7e      	ldr	r3, [pc, #504]	@ (800ce8c <_printf_float+0x2d8>)
 800cc92:	e7d4      	b.n	800cc3e <_printf_float+0x8a>
 800cc94:	6863      	ldr	r3, [r4, #4]
 800cc96:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800cc9a:	9206      	str	r2, [sp, #24]
 800cc9c:	1c5a      	adds	r2, r3, #1
 800cc9e:	d13b      	bne.n	800cd18 <_printf_float+0x164>
 800cca0:	2306      	movs	r3, #6
 800cca2:	6063      	str	r3, [r4, #4]
 800cca4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800cca8:	2300      	movs	r3, #0
 800ccaa:	6022      	str	r2, [r4, #0]
 800ccac:	9303      	str	r3, [sp, #12]
 800ccae:	ab0a      	add	r3, sp, #40	@ 0x28
 800ccb0:	e9cd a301 	strd	sl, r3, [sp, #4]
 800ccb4:	ab09      	add	r3, sp, #36	@ 0x24
 800ccb6:	9300      	str	r3, [sp, #0]
 800ccb8:	6861      	ldr	r1, [r4, #4]
 800ccba:	ec49 8b10 	vmov	d0, r8, r9
 800ccbe:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800ccc2:	4628      	mov	r0, r5
 800ccc4:	f7ff fed6 	bl	800ca74 <__cvt>
 800ccc8:	9b06      	ldr	r3, [sp, #24]
 800ccca:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cccc:	2b47      	cmp	r3, #71	@ 0x47
 800ccce:	4680      	mov	r8, r0
 800ccd0:	d129      	bne.n	800cd26 <_printf_float+0x172>
 800ccd2:	1cc8      	adds	r0, r1, #3
 800ccd4:	db02      	blt.n	800ccdc <_printf_float+0x128>
 800ccd6:	6863      	ldr	r3, [r4, #4]
 800ccd8:	4299      	cmp	r1, r3
 800ccda:	dd41      	ble.n	800cd60 <_printf_float+0x1ac>
 800ccdc:	f1aa 0a02 	sub.w	sl, sl, #2
 800cce0:	fa5f fa8a 	uxtb.w	sl, sl
 800cce4:	3901      	subs	r1, #1
 800cce6:	4652      	mov	r2, sl
 800cce8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800ccec:	9109      	str	r1, [sp, #36]	@ 0x24
 800ccee:	f7ff ff26 	bl	800cb3e <__exponent>
 800ccf2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ccf4:	1813      	adds	r3, r2, r0
 800ccf6:	2a01      	cmp	r2, #1
 800ccf8:	4681      	mov	r9, r0
 800ccfa:	6123      	str	r3, [r4, #16]
 800ccfc:	dc02      	bgt.n	800cd04 <_printf_float+0x150>
 800ccfe:	6822      	ldr	r2, [r4, #0]
 800cd00:	07d2      	lsls	r2, r2, #31
 800cd02:	d501      	bpl.n	800cd08 <_printf_float+0x154>
 800cd04:	3301      	adds	r3, #1
 800cd06:	6123      	str	r3, [r4, #16]
 800cd08:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800cd0c:	2b00      	cmp	r3, #0
 800cd0e:	d0a2      	beq.n	800cc56 <_printf_float+0xa2>
 800cd10:	232d      	movs	r3, #45	@ 0x2d
 800cd12:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cd16:	e79e      	b.n	800cc56 <_printf_float+0xa2>
 800cd18:	9a06      	ldr	r2, [sp, #24]
 800cd1a:	2a47      	cmp	r2, #71	@ 0x47
 800cd1c:	d1c2      	bne.n	800cca4 <_printf_float+0xf0>
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	d1c0      	bne.n	800cca4 <_printf_float+0xf0>
 800cd22:	2301      	movs	r3, #1
 800cd24:	e7bd      	b.n	800cca2 <_printf_float+0xee>
 800cd26:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800cd2a:	d9db      	bls.n	800cce4 <_printf_float+0x130>
 800cd2c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800cd30:	d118      	bne.n	800cd64 <_printf_float+0x1b0>
 800cd32:	2900      	cmp	r1, #0
 800cd34:	6863      	ldr	r3, [r4, #4]
 800cd36:	dd0b      	ble.n	800cd50 <_printf_float+0x19c>
 800cd38:	6121      	str	r1, [r4, #16]
 800cd3a:	b913      	cbnz	r3, 800cd42 <_printf_float+0x18e>
 800cd3c:	6822      	ldr	r2, [r4, #0]
 800cd3e:	07d0      	lsls	r0, r2, #31
 800cd40:	d502      	bpl.n	800cd48 <_printf_float+0x194>
 800cd42:	3301      	adds	r3, #1
 800cd44:	440b      	add	r3, r1
 800cd46:	6123      	str	r3, [r4, #16]
 800cd48:	65a1      	str	r1, [r4, #88]	@ 0x58
 800cd4a:	f04f 0900 	mov.w	r9, #0
 800cd4e:	e7db      	b.n	800cd08 <_printf_float+0x154>
 800cd50:	b913      	cbnz	r3, 800cd58 <_printf_float+0x1a4>
 800cd52:	6822      	ldr	r2, [r4, #0]
 800cd54:	07d2      	lsls	r2, r2, #31
 800cd56:	d501      	bpl.n	800cd5c <_printf_float+0x1a8>
 800cd58:	3302      	adds	r3, #2
 800cd5a:	e7f4      	b.n	800cd46 <_printf_float+0x192>
 800cd5c:	2301      	movs	r3, #1
 800cd5e:	e7f2      	b.n	800cd46 <_printf_float+0x192>
 800cd60:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800cd64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cd66:	4299      	cmp	r1, r3
 800cd68:	db05      	blt.n	800cd76 <_printf_float+0x1c2>
 800cd6a:	6823      	ldr	r3, [r4, #0]
 800cd6c:	6121      	str	r1, [r4, #16]
 800cd6e:	07d8      	lsls	r0, r3, #31
 800cd70:	d5ea      	bpl.n	800cd48 <_printf_float+0x194>
 800cd72:	1c4b      	adds	r3, r1, #1
 800cd74:	e7e7      	b.n	800cd46 <_printf_float+0x192>
 800cd76:	2900      	cmp	r1, #0
 800cd78:	bfd4      	ite	le
 800cd7a:	f1c1 0202 	rsble	r2, r1, #2
 800cd7e:	2201      	movgt	r2, #1
 800cd80:	4413      	add	r3, r2
 800cd82:	e7e0      	b.n	800cd46 <_printf_float+0x192>
 800cd84:	6823      	ldr	r3, [r4, #0]
 800cd86:	055a      	lsls	r2, r3, #21
 800cd88:	d407      	bmi.n	800cd9a <_printf_float+0x1e6>
 800cd8a:	6923      	ldr	r3, [r4, #16]
 800cd8c:	4642      	mov	r2, r8
 800cd8e:	4631      	mov	r1, r6
 800cd90:	4628      	mov	r0, r5
 800cd92:	47b8      	blx	r7
 800cd94:	3001      	adds	r0, #1
 800cd96:	d12b      	bne.n	800cdf0 <_printf_float+0x23c>
 800cd98:	e767      	b.n	800cc6a <_printf_float+0xb6>
 800cd9a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800cd9e:	f240 80dd 	bls.w	800cf5c <_printf_float+0x3a8>
 800cda2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800cda6:	2200      	movs	r2, #0
 800cda8:	2300      	movs	r3, #0
 800cdaa:	f7f3 fe95 	bl	8000ad8 <__aeabi_dcmpeq>
 800cdae:	2800      	cmp	r0, #0
 800cdb0:	d033      	beq.n	800ce1a <_printf_float+0x266>
 800cdb2:	4a37      	ldr	r2, [pc, #220]	@ (800ce90 <_printf_float+0x2dc>)
 800cdb4:	2301      	movs	r3, #1
 800cdb6:	4631      	mov	r1, r6
 800cdb8:	4628      	mov	r0, r5
 800cdba:	47b8      	blx	r7
 800cdbc:	3001      	adds	r0, #1
 800cdbe:	f43f af54 	beq.w	800cc6a <_printf_float+0xb6>
 800cdc2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800cdc6:	4543      	cmp	r3, r8
 800cdc8:	db02      	blt.n	800cdd0 <_printf_float+0x21c>
 800cdca:	6823      	ldr	r3, [r4, #0]
 800cdcc:	07d8      	lsls	r0, r3, #31
 800cdce:	d50f      	bpl.n	800cdf0 <_printf_float+0x23c>
 800cdd0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cdd4:	4631      	mov	r1, r6
 800cdd6:	4628      	mov	r0, r5
 800cdd8:	47b8      	blx	r7
 800cdda:	3001      	adds	r0, #1
 800cddc:	f43f af45 	beq.w	800cc6a <_printf_float+0xb6>
 800cde0:	f04f 0900 	mov.w	r9, #0
 800cde4:	f108 38ff 	add.w	r8, r8, #4294967295
 800cde8:	f104 0a1a 	add.w	sl, r4, #26
 800cdec:	45c8      	cmp	r8, r9
 800cdee:	dc09      	bgt.n	800ce04 <_printf_float+0x250>
 800cdf0:	6823      	ldr	r3, [r4, #0]
 800cdf2:	079b      	lsls	r3, r3, #30
 800cdf4:	f100 8103 	bmi.w	800cffe <_printf_float+0x44a>
 800cdf8:	68e0      	ldr	r0, [r4, #12]
 800cdfa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cdfc:	4298      	cmp	r0, r3
 800cdfe:	bfb8      	it	lt
 800ce00:	4618      	movlt	r0, r3
 800ce02:	e734      	b.n	800cc6e <_printf_float+0xba>
 800ce04:	2301      	movs	r3, #1
 800ce06:	4652      	mov	r2, sl
 800ce08:	4631      	mov	r1, r6
 800ce0a:	4628      	mov	r0, r5
 800ce0c:	47b8      	blx	r7
 800ce0e:	3001      	adds	r0, #1
 800ce10:	f43f af2b 	beq.w	800cc6a <_printf_float+0xb6>
 800ce14:	f109 0901 	add.w	r9, r9, #1
 800ce18:	e7e8      	b.n	800cdec <_printf_float+0x238>
 800ce1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	dc39      	bgt.n	800ce94 <_printf_float+0x2e0>
 800ce20:	4a1b      	ldr	r2, [pc, #108]	@ (800ce90 <_printf_float+0x2dc>)
 800ce22:	2301      	movs	r3, #1
 800ce24:	4631      	mov	r1, r6
 800ce26:	4628      	mov	r0, r5
 800ce28:	47b8      	blx	r7
 800ce2a:	3001      	adds	r0, #1
 800ce2c:	f43f af1d 	beq.w	800cc6a <_printf_float+0xb6>
 800ce30:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800ce34:	ea59 0303 	orrs.w	r3, r9, r3
 800ce38:	d102      	bne.n	800ce40 <_printf_float+0x28c>
 800ce3a:	6823      	ldr	r3, [r4, #0]
 800ce3c:	07d9      	lsls	r1, r3, #31
 800ce3e:	d5d7      	bpl.n	800cdf0 <_printf_float+0x23c>
 800ce40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ce44:	4631      	mov	r1, r6
 800ce46:	4628      	mov	r0, r5
 800ce48:	47b8      	blx	r7
 800ce4a:	3001      	adds	r0, #1
 800ce4c:	f43f af0d 	beq.w	800cc6a <_printf_float+0xb6>
 800ce50:	f04f 0a00 	mov.w	sl, #0
 800ce54:	f104 0b1a 	add.w	fp, r4, #26
 800ce58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce5a:	425b      	negs	r3, r3
 800ce5c:	4553      	cmp	r3, sl
 800ce5e:	dc01      	bgt.n	800ce64 <_printf_float+0x2b0>
 800ce60:	464b      	mov	r3, r9
 800ce62:	e793      	b.n	800cd8c <_printf_float+0x1d8>
 800ce64:	2301      	movs	r3, #1
 800ce66:	465a      	mov	r2, fp
 800ce68:	4631      	mov	r1, r6
 800ce6a:	4628      	mov	r0, r5
 800ce6c:	47b8      	blx	r7
 800ce6e:	3001      	adds	r0, #1
 800ce70:	f43f aefb 	beq.w	800cc6a <_printf_float+0xb6>
 800ce74:	f10a 0a01 	add.w	sl, sl, #1
 800ce78:	e7ee      	b.n	800ce58 <_printf_float+0x2a4>
 800ce7a:	bf00      	nop
 800ce7c:	7fefffff 	.word	0x7fefffff
 800ce80:	0800f61c 	.word	0x0800f61c
 800ce84:	0800f618 	.word	0x0800f618
 800ce88:	0800f624 	.word	0x0800f624
 800ce8c:	0800f620 	.word	0x0800f620
 800ce90:	0800f628 	.word	0x0800f628
 800ce94:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ce96:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ce9a:	4553      	cmp	r3, sl
 800ce9c:	bfa8      	it	ge
 800ce9e:	4653      	movge	r3, sl
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	4699      	mov	r9, r3
 800cea4:	dc36      	bgt.n	800cf14 <_printf_float+0x360>
 800cea6:	f04f 0b00 	mov.w	fp, #0
 800ceaa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ceae:	f104 021a 	add.w	r2, r4, #26
 800ceb2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ceb4:	9306      	str	r3, [sp, #24]
 800ceb6:	eba3 0309 	sub.w	r3, r3, r9
 800ceba:	455b      	cmp	r3, fp
 800cebc:	dc31      	bgt.n	800cf22 <_printf_float+0x36e>
 800cebe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cec0:	459a      	cmp	sl, r3
 800cec2:	dc3a      	bgt.n	800cf3a <_printf_float+0x386>
 800cec4:	6823      	ldr	r3, [r4, #0]
 800cec6:	07da      	lsls	r2, r3, #31
 800cec8:	d437      	bmi.n	800cf3a <_printf_float+0x386>
 800ceca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cecc:	ebaa 0903 	sub.w	r9, sl, r3
 800ced0:	9b06      	ldr	r3, [sp, #24]
 800ced2:	ebaa 0303 	sub.w	r3, sl, r3
 800ced6:	4599      	cmp	r9, r3
 800ced8:	bfa8      	it	ge
 800ceda:	4699      	movge	r9, r3
 800cedc:	f1b9 0f00 	cmp.w	r9, #0
 800cee0:	dc33      	bgt.n	800cf4a <_printf_float+0x396>
 800cee2:	f04f 0800 	mov.w	r8, #0
 800cee6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ceea:	f104 0b1a 	add.w	fp, r4, #26
 800ceee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cef0:	ebaa 0303 	sub.w	r3, sl, r3
 800cef4:	eba3 0309 	sub.w	r3, r3, r9
 800cef8:	4543      	cmp	r3, r8
 800cefa:	f77f af79 	ble.w	800cdf0 <_printf_float+0x23c>
 800cefe:	2301      	movs	r3, #1
 800cf00:	465a      	mov	r2, fp
 800cf02:	4631      	mov	r1, r6
 800cf04:	4628      	mov	r0, r5
 800cf06:	47b8      	blx	r7
 800cf08:	3001      	adds	r0, #1
 800cf0a:	f43f aeae 	beq.w	800cc6a <_printf_float+0xb6>
 800cf0e:	f108 0801 	add.w	r8, r8, #1
 800cf12:	e7ec      	b.n	800ceee <_printf_float+0x33a>
 800cf14:	4642      	mov	r2, r8
 800cf16:	4631      	mov	r1, r6
 800cf18:	4628      	mov	r0, r5
 800cf1a:	47b8      	blx	r7
 800cf1c:	3001      	adds	r0, #1
 800cf1e:	d1c2      	bne.n	800cea6 <_printf_float+0x2f2>
 800cf20:	e6a3      	b.n	800cc6a <_printf_float+0xb6>
 800cf22:	2301      	movs	r3, #1
 800cf24:	4631      	mov	r1, r6
 800cf26:	4628      	mov	r0, r5
 800cf28:	9206      	str	r2, [sp, #24]
 800cf2a:	47b8      	blx	r7
 800cf2c:	3001      	adds	r0, #1
 800cf2e:	f43f ae9c 	beq.w	800cc6a <_printf_float+0xb6>
 800cf32:	9a06      	ldr	r2, [sp, #24]
 800cf34:	f10b 0b01 	add.w	fp, fp, #1
 800cf38:	e7bb      	b.n	800ceb2 <_printf_float+0x2fe>
 800cf3a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cf3e:	4631      	mov	r1, r6
 800cf40:	4628      	mov	r0, r5
 800cf42:	47b8      	blx	r7
 800cf44:	3001      	adds	r0, #1
 800cf46:	d1c0      	bne.n	800ceca <_printf_float+0x316>
 800cf48:	e68f      	b.n	800cc6a <_printf_float+0xb6>
 800cf4a:	9a06      	ldr	r2, [sp, #24]
 800cf4c:	464b      	mov	r3, r9
 800cf4e:	4442      	add	r2, r8
 800cf50:	4631      	mov	r1, r6
 800cf52:	4628      	mov	r0, r5
 800cf54:	47b8      	blx	r7
 800cf56:	3001      	adds	r0, #1
 800cf58:	d1c3      	bne.n	800cee2 <_printf_float+0x32e>
 800cf5a:	e686      	b.n	800cc6a <_printf_float+0xb6>
 800cf5c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800cf60:	f1ba 0f01 	cmp.w	sl, #1
 800cf64:	dc01      	bgt.n	800cf6a <_printf_float+0x3b6>
 800cf66:	07db      	lsls	r3, r3, #31
 800cf68:	d536      	bpl.n	800cfd8 <_printf_float+0x424>
 800cf6a:	2301      	movs	r3, #1
 800cf6c:	4642      	mov	r2, r8
 800cf6e:	4631      	mov	r1, r6
 800cf70:	4628      	mov	r0, r5
 800cf72:	47b8      	blx	r7
 800cf74:	3001      	adds	r0, #1
 800cf76:	f43f ae78 	beq.w	800cc6a <_printf_float+0xb6>
 800cf7a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cf7e:	4631      	mov	r1, r6
 800cf80:	4628      	mov	r0, r5
 800cf82:	47b8      	blx	r7
 800cf84:	3001      	adds	r0, #1
 800cf86:	f43f ae70 	beq.w	800cc6a <_printf_float+0xb6>
 800cf8a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800cf8e:	2200      	movs	r2, #0
 800cf90:	2300      	movs	r3, #0
 800cf92:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cf96:	f7f3 fd9f 	bl	8000ad8 <__aeabi_dcmpeq>
 800cf9a:	b9c0      	cbnz	r0, 800cfce <_printf_float+0x41a>
 800cf9c:	4653      	mov	r3, sl
 800cf9e:	f108 0201 	add.w	r2, r8, #1
 800cfa2:	4631      	mov	r1, r6
 800cfa4:	4628      	mov	r0, r5
 800cfa6:	47b8      	blx	r7
 800cfa8:	3001      	adds	r0, #1
 800cfaa:	d10c      	bne.n	800cfc6 <_printf_float+0x412>
 800cfac:	e65d      	b.n	800cc6a <_printf_float+0xb6>
 800cfae:	2301      	movs	r3, #1
 800cfb0:	465a      	mov	r2, fp
 800cfb2:	4631      	mov	r1, r6
 800cfb4:	4628      	mov	r0, r5
 800cfb6:	47b8      	blx	r7
 800cfb8:	3001      	adds	r0, #1
 800cfba:	f43f ae56 	beq.w	800cc6a <_printf_float+0xb6>
 800cfbe:	f108 0801 	add.w	r8, r8, #1
 800cfc2:	45d0      	cmp	r8, sl
 800cfc4:	dbf3      	blt.n	800cfae <_printf_float+0x3fa>
 800cfc6:	464b      	mov	r3, r9
 800cfc8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800cfcc:	e6df      	b.n	800cd8e <_printf_float+0x1da>
 800cfce:	f04f 0800 	mov.w	r8, #0
 800cfd2:	f104 0b1a 	add.w	fp, r4, #26
 800cfd6:	e7f4      	b.n	800cfc2 <_printf_float+0x40e>
 800cfd8:	2301      	movs	r3, #1
 800cfda:	4642      	mov	r2, r8
 800cfdc:	e7e1      	b.n	800cfa2 <_printf_float+0x3ee>
 800cfde:	2301      	movs	r3, #1
 800cfe0:	464a      	mov	r2, r9
 800cfe2:	4631      	mov	r1, r6
 800cfe4:	4628      	mov	r0, r5
 800cfe6:	47b8      	blx	r7
 800cfe8:	3001      	adds	r0, #1
 800cfea:	f43f ae3e 	beq.w	800cc6a <_printf_float+0xb6>
 800cfee:	f108 0801 	add.w	r8, r8, #1
 800cff2:	68e3      	ldr	r3, [r4, #12]
 800cff4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cff6:	1a5b      	subs	r3, r3, r1
 800cff8:	4543      	cmp	r3, r8
 800cffa:	dcf0      	bgt.n	800cfde <_printf_float+0x42a>
 800cffc:	e6fc      	b.n	800cdf8 <_printf_float+0x244>
 800cffe:	f04f 0800 	mov.w	r8, #0
 800d002:	f104 0919 	add.w	r9, r4, #25
 800d006:	e7f4      	b.n	800cff2 <_printf_float+0x43e>

0800d008 <_printf_common>:
 800d008:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d00c:	4616      	mov	r6, r2
 800d00e:	4698      	mov	r8, r3
 800d010:	688a      	ldr	r2, [r1, #8]
 800d012:	690b      	ldr	r3, [r1, #16]
 800d014:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d018:	4293      	cmp	r3, r2
 800d01a:	bfb8      	it	lt
 800d01c:	4613      	movlt	r3, r2
 800d01e:	6033      	str	r3, [r6, #0]
 800d020:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d024:	4607      	mov	r7, r0
 800d026:	460c      	mov	r4, r1
 800d028:	b10a      	cbz	r2, 800d02e <_printf_common+0x26>
 800d02a:	3301      	adds	r3, #1
 800d02c:	6033      	str	r3, [r6, #0]
 800d02e:	6823      	ldr	r3, [r4, #0]
 800d030:	0699      	lsls	r1, r3, #26
 800d032:	bf42      	ittt	mi
 800d034:	6833      	ldrmi	r3, [r6, #0]
 800d036:	3302      	addmi	r3, #2
 800d038:	6033      	strmi	r3, [r6, #0]
 800d03a:	6825      	ldr	r5, [r4, #0]
 800d03c:	f015 0506 	ands.w	r5, r5, #6
 800d040:	d106      	bne.n	800d050 <_printf_common+0x48>
 800d042:	f104 0a19 	add.w	sl, r4, #25
 800d046:	68e3      	ldr	r3, [r4, #12]
 800d048:	6832      	ldr	r2, [r6, #0]
 800d04a:	1a9b      	subs	r3, r3, r2
 800d04c:	42ab      	cmp	r3, r5
 800d04e:	dc26      	bgt.n	800d09e <_printf_common+0x96>
 800d050:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d054:	6822      	ldr	r2, [r4, #0]
 800d056:	3b00      	subs	r3, #0
 800d058:	bf18      	it	ne
 800d05a:	2301      	movne	r3, #1
 800d05c:	0692      	lsls	r2, r2, #26
 800d05e:	d42b      	bmi.n	800d0b8 <_printf_common+0xb0>
 800d060:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d064:	4641      	mov	r1, r8
 800d066:	4638      	mov	r0, r7
 800d068:	47c8      	blx	r9
 800d06a:	3001      	adds	r0, #1
 800d06c:	d01e      	beq.n	800d0ac <_printf_common+0xa4>
 800d06e:	6823      	ldr	r3, [r4, #0]
 800d070:	6922      	ldr	r2, [r4, #16]
 800d072:	f003 0306 	and.w	r3, r3, #6
 800d076:	2b04      	cmp	r3, #4
 800d078:	bf02      	ittt	eq
 800d07a:	68e5      	ldreq	r5, [r4, #12]
 800d07c:	6833      	ldreq	r3, [r6, #0]
 800d07e:	1aed      	subeq	r5, r5, r3
 800d080:	68a3      	ldr	r3, [r4, #8]
 800d082:	bf0c      	ite	eq
 800d084:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d088:	2500      	movne	r5, #0
 800d08a:	4293      	cmp	r3, r2
 800d08c:	bfc4      	itt	gt
 800d08e:	1a9b      	subgt	r3, r3, r2
 800d090:	18ed      	addgt	r5, r5, r3
 800d092:	2600      	movs	r6, #0
 800d094:	341a      	adds	r4, #26
 800d096:	42b5      	cmp	r5, r6
 800d098:	d11a      	bne.n	800d0d0 <_printf_common+0xc8>
 800d09a:	2000      	movs	r0, #0
 800d09c:	e008      	b.n	800d0b0 <_printf_common+0xa8>
 800d09e:	2301      	movs	r3, #1
 800d0a0:	4652      	mov	r2, sl
 800d0a2:	4641      	mov	r1, r8
 800d0a4:	4638      	mov	r0, r7
 800d0a6:	47c8      	blx	r9
 800d0a8:	3001      	adds	r0, #1
 800d0aa:	d103      	bne.n	800d0b4 <_printf_common+0xac>
 800d0ac:	f04f 30ff 	mov.w	r0, #4294967295
 800d0b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d0b4:	3501      	adds	r5, #1
 800d0b6:	e7c6      	b.n	800d046 <_printf_common+0x3e>
 800d0b8:	18e1      	adds	r1, r4, r3
 800d0ba:	1c5a      	adds	r2, r3, #1
 800d0bc:	2030      	movs	r0, #48	@ 0x30
 800d0be:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d0c2:	4422      	add	r2, r4
 800d0c4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d0c8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d0cc:	3302      	adds	r3, #2
 800d0ce:	e7c7      	b.n	800d060 <_printf_common+0x58>
 800d0d0:	2301      	movs	r3, #1
 800d0d2:	4622      	mov	r2, r4
 800d0d4:	4641      	mov	r1, r8
 800d0d6:	4638      	mov	r0, r7
 800d0d8:	47c8      	blx	r9
 800d0da:	3001      	adds	r0, #1
 800d0dc:	d0e6      	beq.n	800d0ac <_printf_common+0xa4>
 800d0de:	3601      	adds	r6, #1
 800d0e0:	e7d9      	b.n	800d096 <_printf_common+0x8e>
	...

0800d0e4 <_printf_i>:
 800d0e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d0e8:	7e0f      	ldrb	r7, [r1, #24]
 800d0ea:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d0ec:	2f78      	cmp	r7, #120	@ 0x78
 800d0ee:	4691      	mov	r9, r2
 800d0f0:	4680      	mov	r8, r0
 800d0f2:	460c      	mov	r4, r1
 800d0f4:	469a      	mov	sl, r3
 800d0f6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d0fa:	d807      	bhi.n	800d10c <_printf_i+0x28>
 800d0fc:	2f62      	cmp	r7, #98	@ 0x62
 800d0fe:	d80a      	bhi.n	800d116 <_printf_i+0x32>
 800d100:	2f00      	cmp	r7, #0
 800d102:	f000 80d1 	beq.w	800d2a8 <_printf_i+0x1c4>
 800d106:	2f58      	cmp	r7, #88	@ 0x58
 800d108:	f000 80b8 	beq.w	800d27c <_printf_i+0x198>
 800d10c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d110:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d114:	e03a      	b.n	800d18c <_printf_i+0xa8>
 800d116:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d11a:	2b15      	cmp	r3, #21
 800d11c:	d8f6      	bhi.n	800d10c <_printf_i+0x28>
 800d11e:	a101      	add	r1, pc, #4	@ (adr r1, 800d124 <_printf_i+0x40>)
 800d120:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d124:	0800d17d 	.word	0x0800d17d
 800d128:	0800d191 	.word	0x0800d191
 800d12c:	0800d10d 	.word	0x0800d10d
 800d130:	0800d10d 	.word	0x0800d10d
 800d134:	0800d10d 	.word	0x0800d10d
 800d138:	0800d10d 	.word	0x0800d10d
 800d13c:	0800d191 	.word	0x0800d191
 800d140:	0800d10d 	.word	0x0800d10d
 800d144:	0800d10d 	.word	0x0800d10d
 800d148:	0800d10d 	.word	0x0800d10d
 800d14c:	0800d10d 	.word	0x0800d10d
 800d150:	0800d28f 	.word	0x0800d28f
 800d154:	0800d1bb 	.word	0x0800d1bb
 800d158:	0800d249 	.word	0x0800d249
 800d15c:	0800d10d 	.word	0x0800d10d
 800d160:	0800d10d 	.word	0x0800d10d
 800d164:	0800d2b1 	.word	0x0800d2b1
 800d168:	0800d10d 	.word	0x0800d10d
 800d16c:	0800d1bb 	.word	0x0800d1bb
 800d170:	0800d10d 	.word	0x0800d10d
 800d174:	0800d10d 	.word	0x0800d10d
 800d178:	0800d251 	.word	0x0800d251
 800d17c:	6833      	ldr	r3, [r6, #0]
 800d17e:	1d1a      	adds	r2, r3, #4
 800d180:	681b      	ldr	r3, [r3, #0]
 800d182:	6032      	str	r2, [r6, #0]
 800d184:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d188:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d18c:	2301      	movs	r3, #1
 800d18e:	e09c      	b.n	800d2ca <_printf_i+0x1e6>
 800d190:	6833      	ldr	r3, [r6, #0]
 800d192:	6820      	ldr	r0, [r4, #0]
 800d194:	1d19      	adds	r1, r3, #4
 800d196:	6031      	str	r1, [r6, #0]
 800d198:	0606      	lsls	r6, r0, #24
 800d19a:	d501      	bpl.n	800d1a0 <_printf_i+0xbc>
 800d19c:	681d      	ldr	r5, [r3, #0]
 800d19e:	e003      	b.n	800d1a8 <_printf_i+0xc4>
 800d1a0:	0645      	lsls	r5, r0, #25
 800d1a2:	d5fb      	bpl.n	800d19c <_printf_i+0xb8>
 800d1a4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d1a8:	2d00      	cmp	r5, #0
 800d1aa:	da03      	bge.n	800d1b4 <_printf_i+0xd0>
 800d1ac:	232d      	movs	r3, #45	@ 0x2d
 800d1ae:	426d      	negs	r5, r5
 800d1b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d1b4:	4858      	ldr	r0, [pc, #352]	@ (800d318 <_printf_i+0x234>)
 800d1b6:	230a      	movs	r3, #10
 800d1b8:	e011      	b.n	800d1de <_printf_i+0xfa>
 800d1ba:	6821      	ldr	r1, [r4, #0]
 800d1bc:	6833      	ldr	r3, [r6, #0]
 800d1be:	0608      	lsls	r0, r1, #24
 800d1c0:	f853 5b04 	ldr.w	r5, [r3], #4
 800d1c4:	d402      	bmi.n	800d1cc <_printf_i+0xe8>
 800d1c6:	0649      	lsls	r1, r1, #25
 800d1c8:	bf48      	it	mi
 800d1ca:	b2ad      	uxthmi	r5, r5
 800d1cc:	2f6f      	cmp	r7, #111	@ 0x6f
 800d1ce:	4852      	ldr	r0, [pc, #328]	@ (800d318 <_printf_i+0x234>)
 800d1d0:	6033      	str	r3, [r6, #0]
 800d1d2:	bf14      	ite	ne
 800d1d4:	230a      	movne	r3, #10
 800d1d6:	2308      	moveq	r3, #8
 800d1d8:	2100      	movs	r1, #0
 800d1da:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d1de:	6866      	ldr	r6, [r4, #4]
 800d1e0:	60a6      	str	r6, [r4, #8]
 800d1e2:	2e00      	cmp	r6, #0
 800d1e4:	db05      	blt.n	800d1f2 <_printf_i+0x10e>
 800d1e6:	6821      	ldr	r1, [r4, #0]
 800d1e8:	432e      	orrs	r6, r5
 800d1ea:	f021 0104 	bic.w	r1, r1, #4
 800d1ee:	6021      	str	r1, [r4, #0]
 800d1f0:	d04b      	beq.n	800d28a <_printf_i+0x1a6>
 800d1f2:	4616      	mov	r6, r2
 800d1f4:	fbb5 f1f3 	udiv	r1, r5, r3
 800d1f8:	fb03 5711 	mls	r7, r3, r1, r5
 800d1fc:	5dc7      	ldrb	r7, [r0, r7]
 800d1fe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d202:	462f      	mov	r7, r5
 800d204:	42bb      	cmp	r3, r7
 800d206:	460d      	mov	r5, r1
 800d208:	d9f4      	bls.n	800d1f4 <_printf_i+0x110>
 800d20a:	2b08      	cmp	r3, #8
 800d20c:	d10b      	bne.n	800d226 <_printf_i+0x142>
 800d20e:	6823      	ldr	r3, [r4, #0]
 800d210:	07df      	lsls	r7, r3, #31
 800d212:	d508      	bpl.n	800d226 <_printf_i+0x142>
 800d214:	6923      	ldr	r3, [r4, #16]
 800d216:	6861      	ldr	r1, [r4, #4]
 800d218:	4299      	cmp	r1, r3
 800d21a:	bfde      	ittt	le
 800d21c:	2330      	movle	r3, #48	@ 0x30
 800d21e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d222:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d226:	1b92      	subs	r2, r2, r6
 800d228:	6122      	str	r2, [r4, #16]
 800d22a:	f8cd a000 	str.w	sl, [sp]
 800d22e:	464b      	mov	r3, r9
 800d230:	aa03      	add	r2, sp, #12
 800d232:	4621      	mov	r1, r4
 800d234:	4640      	mov	r0, r8
 800d236:	f7ff fee7 	bl	800d008 <_printf_common>
 800d23a:	3001      	adds	r0, #1
 800d23c:	d14a      	bne.n	800d2d4 <_printf_i+0x1f0>
 800d23e:	f04f 30ff 	mov.w	r0, #4294967295
 800d242:	b004      	add	sp, #16
 800d244:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d248:	6823      	ldr	r3, [r4, #0]
 800d24a:	f043 0320 	orr.w	r3, r3, #32
 800d24e:	6023      	str	r3, [r4, #0]
 800d250:	4832      	ldr	r0, [pc, #200]	@ (800d31c <_printf_i+0x238>)
 800d252:	2778      	movs	r7, #120	@ 0x78
 800d254:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d258:	6823      	ldr	r3, [r4, #0]
 800d25a:	6831      	ldr	r1, [r6, #0]
 800d25c:	061f      	lsls	r7, r3, #24
 800d25e:	f851 5b04 	ldr.w	r5, [r1], #4
 800d262:	d402      	bmi.n	800d26a <_printf_i+0x186>
 800d264:	065f      	lsls	r7, r3, #25
 800d266:	bf48      	it	mi
 800d268:	b2ad      	uxthmi	r5, r5
 800d26a:	6031      	str	r1, [r6, #0]
 800d26c:	07d9      	lsls	r1, r3, #31
 800d26e:	bf44      	itt	mi
 800d270:	f043 0320 	orrmi.w	r3, r3, #32
 800d274:	6023      	strmi	r3, [r4, #0]
 800d276:	b11d      	cbz	r5, 800d280 <_printf_i+0x19c>
 800d278:	2310      	movs	r3, #16
 800d27a:	e7ad      	b.n	800d1d8 <_printf_i+0xf4>
 800d27c:	4826      	ldr	r0, [pc, #152]	@ (800d318 <_printf_i+0x234>)
 800d27e:	e7e9      	b.n	800d254 <_printf_i+0x170>
 800d280:	6823      	ldr	r3, [r4, #0]
 800d282:	f023 0320 	bic.w	r3, r3, #32
 800d286:	6023      	str	r3, [r4, #0]
 800d288:	e7f6      	b.n	800d278 <_printf_i+0x194>
 800d28a:	4616      	mov	r6, r2
 800d28c:	e7bd      	b.n	800d20a <_printf_i+0x126>
 800d28e:	6833      	ldr	r3, [r6, #0]
 800d290:	6825      	ldr	r5, [r4, #0]
 800d292:	6961      	ldr	r1, [r4, #20]
 800d294:	1d18      	adds	r0, r3, #4
 800d296:	6030      	str	r0, [r6, #0]
 800d298:	062e      	lsls	r6, r5, #24
 800d29a:	681b      	ldr	r3, [r3, #0]
 800d29c:	d501      	bpl.n	800d2a2 <_printf_i+0x1be>
 800d29e:	6019      	str	r1, [r3, #0]
 800d2a0:	e002      	b.n	800d2a8 <_printf_i+0x1c4>
 800d2a2:	0668      	lsls	r0, r5, #25
 800d2a4:	d5fb      	bpl.n	800d29e <_printf_i+0x1ba>
 800d2a6:	8019      	strh	r1, [r3, #0]
 800d2a8:	2300      	movs	r3, #0
 800d2aa:	6123      	str	r3, [r4, #16]
 800d2ac:	4616      	mov	r6, r2
 800d2ae:	e7bc      	b.n	800d22a <_printf_i+0x146>
 800d2b0:	6833      	ldr	r3, [r6, #0]
 800d2b2:	1d1a      	adds	r2, r3, #4
 800d2b4:	6032      	str	r2, [r6, #0]
 800d2b6:	681e      	ldr	r6, [r3, #0]
 800d2b8:	6862      	ldr	r2, [r4, #4]
 800d2ba:	2100      	movs	r1, #0
 800d2bc:	4630      	mov	r0, r6
 800d2be:	f7f2 ff8f 	bl	80001e0 <memchr>
 800d2c2:	b108      	cbz	r0, 800d2c8 <_printf_i+0x1e4>
 800d2c4:	1b80      	subs	r0, r0, r6
 800d2c6:	6060      	str	r0, [r4, #4]
 800d2c8:	6863      	ldr	r3, [r4, #4]
 800d2ca:	6123      	str	r3, [r4, #16]
 800d2cc:	2300      	movs	r3, #0
 800d2ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d2d2:	e7aa      	b.n	800d22a <_printf_i+0x146>
 800d2d4:	6923      	ldr	r3, [r4, #16]
 800d2d6:	4632      	mov	r2, r6
 800d2d8:	4649      	mov	r1, r9
 800d2da:	4640      	mov	r0, r8
 800d2dc:	47d0      	blx	sl
 800d2de:	3001      	adds	r0, #1
 800d2e0:	d0ad      	beq.n	800d23e <_printf_i+0x15a>
 800d2e2:	6823      	ldr	r3, [r4, #0]
 800d2e4:	079b      	lsls	r3, r3, #30
 800d2e6:	d413      	bmi.n	800d310 <_printf_i+0x22c>
 800d2e8:	68e0      	ldr	r0, [r4, #12]
 800d2ea:	9b03      	ldr	r3, [sp, #12]
 800d2ec:	4298      	cmp	r0, r3
 800d2ee:	bfb8      	it	lt
 800d2f0:	4618      	movlt	r0, r3
 800d2f2:	e7a6      	b.n	800d242 <_printf_i+0x15e>
 800d2f4:	2301      	movs	r3, #1
 800d2f6:	4632      	mov	r2, r6
 800d2f8:	4649      	mov	r1, r9
 800d2fa:	4640      	mov	r0, r8
 800d2fc:	47d0      	blx	sl
 800d2fe:	3001      	adds	r0, #1
 800d300:	d09d      	beq.n	800d23e <_printf_i+0x15a>
 800d302:	3501      	adds	r5, #1
 800d304:	68e3      	ldr	r3, [r4, #12]
 800d306:	9903      	ldr	r1, [sp, #12]
 800d308:	1a5b      	subs	r3, r3, r1
 800d30a:	42ab      	cmp	r3, r5
 800d30c:	dcf2      	bgt.n	800d2f4 <_printf_i+0x210>
 800d30e:	e7eb      	b.n	800d2e8 <_printf_i+0x204>
 800d310:	2500      	movs	r5, #0
 800d312:	f104 0619 	add.w	r6, r4, #25
 800d316:	e7f5      	b.n	800d304 <_printf_i+0x220>
 800d318:	0800f62a 	.word	0x0800f62a
 800d31c:	0800f63b 	.word	0x0800f63b

0800d320 <std>:
 800d320:	2300      	movs	r3, #0
 800d322:	b510      	push	{r4, lr}
 800d324:	4604      	mov	r4, r0
 800d326:	e9c0 3300 	strd	r3, r3, [r0]
 800d32a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d32e:	6083      	str	r3, [r0, #8]
 800d330:	8181      	strh	r1, [r0, #12]
 800d332:	6643      	str	r3, [r0, #100]	@ 0x64
 800d334:	81c2      	strh	r2, [r0, #14]
 800d336:	6183      	str	r3, [r0, #24]
 800d338:	4619      	mov	r1, r3
 800d33a:	2208      	movs	r2, #8
 800d33c:	305c      	adds	r0, #92	@ 0x5c
 800d33e:	f000 f916 	bl	800d56e <memset>
 800d342:	4b0d      	ldr	r3, [pc, #52]	@ (800d378 <std+0x58>)
 800d344:	6263      	str	r3, [r4, #36]	@ 0x24
 800d346:	4b0d      	ldr	r3, [pc, #52]	@ (800d37c <std+0x5c>)
 800d348:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d34a:	4b0d      	ldr	r3, [pc, #52]	@ (800d380 <std+0x60>)
 800d34c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d34e:	4b0d      	ldr	r3, [pc, #52]	@ (800d384 <std+0x64>)
 800d350:	6323      	str	r3, [r4, #48]	@ 0x30
 800d352:	4b0d      	ldr	r3, [pc, #52]	@ (800d388 <std+0x68>)
 800d354:	6224      	str	r4, [r4, #32]
 800d356:	429c      	cmp	r4, r3
 800d358:	d006      	beq.n	800d368 <std+0x48>
 800d35a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d35e:	4294      	cmp	r4, r2
 800d360:	d002      	beq.n	800d368 <std+0x48>
 800d362:	33d0      	adds	r3, #208	@ 0xd0
 800d364:	429c      	cmp	r4, r3
 800d366:	d105      	bne.n	800d374 <std+0x54>
 800d368:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d36c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d370:	f000 b98a 	b.w	800d688 <__retarget_lock_init_recursive>
 800d374:	bd10      	pop	{r4, pc}
 800d376:	bf00      	nop
 800d378:	0800d4e9 	.word	0x0800d4e9
 800d37c:	0800d50b 	.word	0x0800d50b
 800d380:	0800d543 	.word	0x0800d543
 800d384:	0800d567 	.word	0x0800d567
 800d388:	20000c70 	.word	0x20000c70

0800d38c <stdio_exit_handler>:
 800d38c:	4a02      	ldr	r2, [pc, #8]	@ (800d398 <stdio_exit_handler+0xc>)
 800d38e:	4903      	ldr	r1, [pc, #12]	@ (800d39c <stdio_exit_handler+0x10>)
 800d390:	4803      	ldr	r0, [pc, #12]	@ (800d3a0 <stdio_exit_handler+0x14>)
 800d392:	f000 b869 	b.w	800d468 <_fwalk_sglue>
 800d396:	bf00      	nop
 800d398:	2000002c 	.word	0x2000002c
 800d39c:	0800ee81 	.word	0x0800ee81
 800d3a0:	2000003c 	.word	0x2000003c

0800d3a4 <cleanup_stdio>:
 800d3a4:	6841      	ldr	r1, [r0, #4]
 800d3a6:	4b0c      	ldr	r3, [pc, #48]	@ (800d3d8 <cleanup_stdio+0x34>)
 800d3a8:	4299      	cmp	r1, r3
 800d3aa:	b510      	push	{r4, lr}
 800d3ac:	4604      	mov	r4, r0
 800d3ae:	d001      	beq.n	800d3b4 <cleanup_stdio+0x10>
 800d3b0:	f001 fd66 	bl	800ee80 <_fflush_r>
 800d3b4:	68a1      	ldr	r1, [r4, #8]
 800d3b6:	4b09      	ldr	r3, [pc, #36]	@ (800d3dc <cleanup_stdio+0x38>)
 800d3b8:	4299      	cmp	r1, r3
 800d3ba:	d002      	beq.n	800d3c2 <cleanup_stdio+0x1e>
 800d3bc:	4620      	mov	r0, r4
 800d3be:	f001 fd5f 	bl	800ee80 <_fflush_r>
 800d3c2:	68e1      	ldr	r1, [r4, #12]
 800d3c4:	4b06      	ldr	r3, [pc, #24]	@ (800d3e0 <cleanup_stdio+0x3c>)
 800d3c6:	4299      	cmp	r1, r3
 800d3c8:	d004      	beq.n	800d3d4 <cleanup_stdio+0x30>
 800d3ca:	4620      	mov	r0, r4
 800d3cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d3d0:	f001 bd56 	b.w	800ee80 <_fflush_r>
 800d3d4:	bd10      	pop	{r4, pc}
 800d3d6:	bf00      	nop
 800d3d8:	20000c70 	.word	0x20000c70
 800d3dc:	20000cd8 	.word	0x20000cd8
 800d3e0:	20000d40 	.word	0x20000d40

0800d3e4 <global_stdio_init.part.0>:
 800d3e4:	b510      	push	{r4, lr}
 800d3e6:	4b0b      	ldr	r3, [pc, #44]	@ (800d414 <global_stdio_init.part.0+0x30>)
 800d3e8:	4c0b      	ldr	r4, [pc, #44]	@ (800d418 <global_stdio_init.part.0+0x34>)
 800d3ea:	4a0c      	ldr	r2, [pc, #48]	@ (800d41c <global_stdio_init.part.0+0x38>)
 800d3ec:	601a      	str	r2, [r3, #0]
 800d3ee:	4620      	mov	r0, r4
 800d3f0:	2200      	movs	r2, #0
 800d3f2:	2104      	movs	r1, #4
 800d3f4:	f7ff ff94 	bl	800d320 <std>
 800d3f8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d3fc:	2201      	movs	r2, #1
 800d3fe:	2109      	movs	r1, #9
 800d400:	f7ff ff8e 	bl	800d320 <std>
 800d404:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d408:	2202      	movs	r2, #2
 800d40a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d40e:	2112      	movs	r1, #18
 800d410:	f7ff bf86 	b.w	800d320 <std>
 800d414:	20000da8 	.word	0x20000da8
 800d418:	20000c70 	.word	0x20000c70
 800d41c:	0800d38d 	.word	0x0800d38d

0800d420 <__sfp_lock_acquire>:
 800d420:	4801      	ldr	r0, [pc, #4]	@ (800d428 <__sfp_lock_acquire+0x8>)
 800d422:	f000 b932 	b.w	800d68a <__retarget_lock_acquire_recursive>
 800d426:	bf00      	nop
 800d428:	20000db1 	.word	0x20000db1

0800d42c <__sfp_lock_release>:
 800d42c:	4801      	ldr	r0, [pc, #4]	@ (800d434 <__sfp_lock_release+0x8>)
 800d42e:	f000 b92d 	b.w	800d68c <__retarget_lock_release_recursive>
 800d432:	bf00      	nop
 800d434:	20000db1 	.word	0x20000db1

0800d438 <__sinit>:
 800d438:	b510      	push	{r4, lr}
 800d43a:	4604      	mov	r4, r0
 800d43c:	f7ff fff0 	bl	800d420 <__sfp_lock_acquire>
 800d440:	6a23      	ldr	r3, [r4, #32]
 800d442:	b11b      	cbz	r3, 800d44c <__sinit+0x14>
 800d444:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d448:	f7ff bff0 	b.w	800d42c <__sfp_lock_release>
 800d44c:	4b04      	ldr	r3, [pc, #16]	@ (800d460 <__sinit+0x28>)
 800d44e:	6223      	str	r3, [r4, #32]
 800d450:	4b04      	ldr	r3, [pc, #16]	@ (800d464 <__sinit+0x2c>)
 800d452:	681b      	ldr	r3, [r3, #0]
 800d454:	2b00      	cmp	r3, #0
 800d456:	d1f5      	bne.n	800d444 <__sinit+0xc>
 800d458:	f7ff ffc4 	bl	800d3e4 <global_stdio_init.part.0>
 800d45c:	e7f2      	b.n	800d444 <__sinit+0xc>
 800d45e:	bf00      	nop
 800d460:	0800d3a5 	.word	0x0800d3a5
 800d464:	20000da8 	.word	0x20000da8

0800d468 <_fwalk_sglue>:
 800d468:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d46c:	4607      	mov	r7, r0
 800d46e:	4688      	mov	r8, r1
 800d470:	4614      	mov	r4, r2
 800d472:	2600      	movs	r6, #0
 800d474:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d478:	f1b9 0901 	subs.w	r9, r9, #1
 800d47c:	d505      	bpl.n	800d48a <_fwalk_sglue+0x22>
 800d47e:	6824      	ldr	r4, [r4, #0]
 800d480:	2c00      	cmp	r4, #0
 800d482:	d1f7      	bne.n	800d474 <_fwalk_sglue+0xc>
 800d484:	4630      	mov	r0, r6
 800d486:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d48a:	89ab      	ldrh	r3, [r5, #12]
 800d48c:	2b01      	cmp	r3, #1
 800d48e:	d907      	bls.n	800d4a0 <_fwalk_sglue+0x38>
 800d490:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d494:	3301      	adds	r3, #1
 800d496:	d003      	beq.n	800d4a0 <_fwalk_sglue+0x38>
 800d498:	4629      	mov	r1, r5
 800d49a:	4638      	mov	r0, r7
 800d49c:	47c0      	blx	r8
 800d49e:	4306      	orrs	r6, r0
 800d4a0:	3568      	adds	r5, #104	@ 0x68
 800d4a2:	e7e9      	b.n	800d478 <_fwalk_sglue+0x10>

0800d4a4 <siprintf>:
 800d4a4:	b40e      	push	{r1, r2, r3}
 800d4a6:	b510      	push	{r4, lr}
 800d4a8:	b09d      	sub	sp, #116	@ 0x74
 800d4aa:	ab1f      	add	r3, sp, #124	@ 0x7c
 800d4ac:	9002      	str	r0, [sp, #8]
 800d4ae:	9006      	str	r0, [sp, #24]
 800d4b0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800d4b4:	480a      	ldr	r0, [pc, #40]	@ (800d4e0 <siprintf+0x3c>)
 800d4b6:	9107      	str	r1, [sp, #28]
 800d4b8:	9104      	str	r1, [sp, #16]
 800d4ba:	490a      	ldr	r1, [pc, #40]	@ (800d4e4 <siprintf+0x40>)
 800d4bc:	f853 2b04 	ldr.w	r2, [r3], #4
 800d4c0:	9105      	str	r1, [sp, #20]
 800d4c2:	2400      	movs	r4, #0
 800d4c4:	a902      	add	r1, sp, #8
 800d4c6:	6800      	ldr	r0, [r0, #0]
 800d4c8:	9301      	str	r3, [sp, #4]
 800d4ca:	941b      	str	r4, [sp, #108]	@ 0x6c
 800d4cc:	f001 fb58 	bl	800eb80 <_svfiprintf_r>
 800d4d0:	9b02      	ldr	r3, [sp, #8]
 800d4d2:	701c      	strb	r4, [r3, #0]
 800d4d4:	b01d      	add	sp, #116	@ 0x74
 800d4d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d4da:	b003      	add	sp, #12
 800d4dc:	4770      	bx	lr
 800d4de:	bf00      	nop
 800d4e0:	20000038 	.word	0x20000038
 800d4e4:	ffff0208 	.word	0xffff0208

0800d4e8 <__sread>:
 800d4e8:	b510      	push	{r4, lr}
 800d4ea:	460c      	mov	r4, r1
 800d4ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d4f0:	f000 f86c 	bl	800d5cc <_read_r>
 800d4f4:	2800      	cmp	r0, #0
 800d4f6:	bfab      	itete	ge
 800d4f8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d4fa:	89a3      	ldrhlt	r3, [r4, #12]
 800d4fc:	181b      	addge	r3, r3, r0
 800d4fe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d502:	bfac      	ite	ge
 800d504:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d506:	81a3      	strhlt	r3, [r4, #12]
 800d508:	bd10      	pop	{r4, pc}

0800d50a <__swrite>:
 800d50a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d50e:	461f      	mov	r7, r3
 800d510:	898b      	ldrh	r3, [r1, #12]
 800d512:	05db      	lsls	r3, r3, #23
 800d514:	4605      	mov	r5, r0
 800d516:	460c      	mov	r4, r1
 800d518:	4616      	mov	r6, r2
 800d51a:	d505      	bpl.n	800d528 <__swrite+0x1e>
 800d51c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d520:	2302      	movs	r3, #2
 800d522:	2200      	movs	r2, #0
 800d524:	f000 f840 	bl	800d5a8 <_lseek_r>
 800d528:	89a3      	ldrh	r3, [r4, #12]
 800d52a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d52e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d532:	81a3      	strh	r3, [r4, #12]
 800d534:	4632      	mov	r2, r6
 800d536:	463b      	mov	r3, r7
 800d538:	4628      	mov	r0, r5
 800d53a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d53e:	f000 b867 	b.w	800d610 <_write_r>

0800d542 <__sseek>:
 800d542:	b510      	push	{r4, lr}
 800d544:	460c      	mov	r4, r1
 800d546:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d54a:	f000 f82d 	bl	800d5a8 <_lseek_r>
 800d54e:	1c43      	adds	r3, r0, #1
 800d550:	89a3      	ldrh	r3, [r4, #12]
 800d552:	bf15      	itete	ne
 800d554:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d556:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d55a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d55e:	81a3      	strheq	r3, [r4, #12]
 800d560:	bf18      	it	ne
 800d562:	81a3      	strhne	r3, [r4, #12]
 800d564:	bd10      	pop	{r4, pc}

0800d566 <__sclose>:
 800d566:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d56a:	f000 b80d 	b.w	800d588 <_close_r>

0800d56e <memset>:
 800d56e:	4402      	add	r2, r0
 800d570:	4603      	mov	r3, r0
 800d572:	4293      	cmp	r3, r2
 800d574:	d100      	bne.n	800d578 <memset+0xa>
 800d576:	4770      	bx	lr
 800d578:	f803 1b01 	strb.w	r1, [r3], #1
 800d57c:	e7f9      	b.n	800d572 <memset+0x4>
	...

0800d580 <_localeconv_r>:
 800d580:	4800      	ldr	r0, [pc, #0]	@ (800d584 <_localeconv_r+0x4>)
 800d582:	4770      	bx	lr
 800d584:	20000178 	.word	0x20000178

0800d588 <_close_r>:
 800d588:	b538      	push	{r3, r4, r5, lr}
 800d58a:	4d06      	ldr	r5, [pc, #24]	@ (800d5a4 <_close_r+0x1c>)
 800d58c:	2300      	movs	r3, #0
 800d58e:	4604      	mov	r4, r0
 800d590:	4608      	mov	r0, r1
 800d592:	602b      	str	r3, [r5, #0]
 800d594:	f7f4 ffaa 	bl	80024ec <_close>
 800d598:	1c43      	adds	r3, r0, #1
 800d59a:	d102      	bne.n	800d5a2 <_close_r+0x1a>
 800d59c:	682b      	ldr	r3, [r5, #0]
 800d59e:	b103      	cbz	r3, 800d5a2 <_close_r+0x1a>
 800d5a0:	6023      	str	r3, [r4, #0]
 800d5a2:	bd38      	pop	{r3, r4, r5, pc}
 800d5a4:	20000dac 	.word	0x20000dac

0800d5a8 <_lseek_r>:
 800d5a8:	b538      	push	{r3, r4, r5, lr}
 800d5aa:	4d07      	ldr	r5, [pc, #28]	@ (800d5c8 <_lseek_r+0x20>)
 800d5ac:	4604      	mov	r4, r0
 800d5ae:	4608      	mov	r0, r1
 800d5b0:	4611      	mov	r1, r2
 800d5b2:	2200      	movs	r2, #0
 800d5b4:	602a      	str	r2, [r5, #0]
 800d5b6:	461a      	mov	r2, r3
 800d5b8:	f7f4 ffbf 	bl	800253a <_lseek>
 800d5bc:	1c43      	adds	r3, r0, #1
 800d5be:	d102      	bne.n	800d5c6 <_lseek_r+0x1e>
 800d5c0:	682b      	ldr	r3, [r5, #0]
 800d5c2:	b103      	cbz	r3, 800d5c6 <_lseek_r+0x1e>
 800d5c4:	6023      	str	r3, [r4, #0]
 800d5c6:	bd38      	pop	{r3, r4, r5, pc}
 800d5c8:	20000dac 	.word	0x20000dac

0800d5cc <_read_r>:
 800d5cc:	b538      	push	{r3, r4, r5, lr}
 800d5ce:	4d07      	ldr	r5, [pc, #28]	@ (800d5ec <_read_r+0x20>)
 800d5d0:	4604      	mov	r4, r0
 800d5d2:	4608      	mov	r0, r1
 800d5d4:	4611      	mov	r1, r2
 800d5d6:	2200      	movs	r2, #0
 800d5d8:	602a      	str	r2, [r5, #0]
 800d5da:	461a      	mov	r2, r3
 800d5dc:	f7f4 ff4d 	bl	800247a <_read>
 800d5e0:	1c43      	adds	r3, r0, #1
 800d5e2:	d102      	bne.n	800d5ea <_read_r+0x1e>
 800d5e4:	682b      	ldr	r3, [r5, #0]
 800d5e6:	b103      	cbz	r3, 800d5ea <_read_r+0x1e>
 800d5e8:	6023      	str	r3, [r4, #0]
 800d5ea:	bd38      	pop	{r3, r4, r5, pc}
 800d5ec:	20000dac 	.word	0x20000dac

0800d5f0 <_sbrk_r>:
 800d5f0:	b538      	push	{r3, r4, r5, lr}
 800d5f2:	4d06      	ldr	r5, [pc, #24]	@ (800d60c <_sbrk_r+0x1c>)
 800d5f4:	2300      	movs	r3, #0
 800d5f6:	4604      	mov	r4, r0
 800d5f8:	4608      	mov	r0, r1
 800d5fa:	602b      	str	r3, [r5, #0]
 800d5fc:	f7f4 ffaa 	bl	8002554 <_sbrk>
 800d600:	1c43      	adds	r3, r0, #1
 800d602:	d102      	bne.n	800d60a <_sbrk_r+0x1a>
 800d604:	682b      	ldr	r3, [r5, #0]
 800d606:	b103      	cbz	r3, 800d60a <_sbrk_r+0x1a>
 800d608:	6023      	str	r3, [r4, #0]
 800d60a:	bd38      	pop	{r3, r4, r5, pc}
 800d60c:	20000dac 	.word	0x20000dac

0800d610 <_write_r>:
 800d610:	b538      	push	{r3, r4, r5, lr}
 800d612:	4d07      	ldr	r5, [pc, #28]	@ (800d630 <_write_r+0x20>)
 800d614:	4604      	mov	r4, r0
 800d616:	4608      	mov	r0, r1
 800d618:	4611      	mov	r1, r2
 800d61a:	2200      	movs	r2, #0
 800d61c:	602a      	str	r2, [r5, #0]
 800d61e:	461a      	mov	r2, r3
 800d620:	f7f4 ff48 	bl	80024b4 <_write>
 800d624:	1c43      	adds	r3, r0, #1
 800d626:	d102      	bne.n	800d62e <_write_r+0x1e>
 800d628:	682b      	ldr	r3, [r5, #0]
 800d62a:	b103      	cbz	r3, 800d62e <_write_r+0x1e>
 800d62c:	6023      	str	r3, [r4, #0]
 800d62e:	bd38      	pop	{r3, r4, r5, pc}
 800d630:	20000dac 	.word	0x20000dac

0800d634 <__errno>:
 800d634:	4b01      	ldr	r3, [pc, #4]	@ (800d63c <__errno+0x8>)
 800d636:	6818      	ldr	r0, [r3, #0]
 800d638:	4770      	bx	lr
 800d63a:	bf00      	nop
 800d63c:	20000038 	.word	0x20000038

0800d640 <__libc_init_array>:
 800d640:	b570      	push	{r4, r5, r6, lr}
 800d642:	4d0d      	ldr	r5, [pc, #52]	@ (800d678 <__libc_init_array+0x38>)
 800d644:	4c0d      	ldr	r4, [pc, #52]	@ (800d67c <__libc_init_array+0x3c>)
 800d646:	1b64      	subs	r4, r4, r5
 800d648:	10a4      	asrs	r4, r4, #2
 800d64a:	2600      	movs	r6, #0
 800d64c:	42a6      	cmp	r6, r4
 800d64e:	d109      	bne.n	800d664 <__libc_init_array+0x24>
 800d650:	4d0b      	ldr	r5, [pc, #44]	@ (800d680 <__libc_init_array+0x40>)
 800d652:	4c0c      	ldr	r4, [pc, #48]	@ (800d684 <__libc_init_array+0x44>)
 800d654:	f001 ffa2 	bl	800f59c <_init>
 800d658:	1b64      	subs	r4, r4, r5
 800d65a:	10a4      	asrs	r4, r4, #2
 800d65c:	2600      	movs	r6, #0
 800d65e:	42a6      	cmp	r6, r4
 800d660:	d105      	bne.n	800d66e <__libc_init_array+0x2e>
 800d662:	bd70      	pop	{r4, r5, r6, pc}
 800d664:	f855 3b04 	ldr.w	r3, [r5], #4
 800d668:	4798      	blx	r3
 800d66a:	3601      	adds	r6, #1
 800d66c:	e7ee      	b.n	800d64c <__libc_init_array+0xc>
 800d66e:	f855 3b04 	ldr.w	r3, [r5], #4
 800d672:	4798      	blx	r3
 800d674:	3601      	adds	r6, #1
 800d676:	e7f2      	b.n	800d65e <__libc_init_array+0x1e>
 800d678:	0800f994 	.word	0x0800f994
 800d67c:	0800f994 	.word	0x0800f994
 800d680:	0800f994 	.word	0x0800f994
 800d684:	0800f998 	.word	0x0800f998

0800d688 <__retarget_lock_init_recursive>:
 800d688:	4770      	bx	lr

0800d68a <__retarget_lock_acquire_recursive>:
 800d68a:	4770      	bx	lr

0800d68c <__retarget_lock_release_recursive>:
 800d68c:	4770      	bx	lr

0800d68e <quorem>:
 800d68e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d692:	6903      	ldr	r3, [r0, #16]
 800d694:	690c      	ldr	r4, [r1, #16]
 800d696:	42a3      	cmp	r3, r4
 800d698:	4607      	mov	r7, r0
 800d69a:	db7e      	blt.n	800d79a <quorem+0x10c>
 800d69c:	3c01      	subs	r4, #1
 800d69e:	f101 0814 	add.w	r8, r1, #20
 800d6a2:	00a3      	lsls	r3, r4, #2
 800d6a4:	f100 0514 	add.w	r5, r0, #20
 800d6a8:	9300      	str	r3, [sp, #0]
 800d6aa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d6ae:	9301      	str	r3, [sp, #4]
 800d6b0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d6b4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d6b8:	3301      	adds	r3, #1
 800d6ba:	429a      	cmp	r2, r3
 800d6bc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d6c0:	fbb2 f6f3 	udiv	r6, r2, r3
 800d6c4:	d32e      	bcc.n	800d724 <quorem+0x96>
 800d6c6:	f04f 0a00 	mov.w	sl, #0
 800d6ca:	46c4      	mov	ip, r8
 800d6cc:	46ae      	mov	lr, r5
 800d6ce:	46d3      	mov	fp, sl
 800d6d0:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d6d4:	b298      	uxth	r0, r3
 800d6d6:	fb06 a000 	mla	r0, r6, r0, sl
 800d6da:	0c02      	lsrs	r2, r0, #16
 800d6dc:	0c1b      	lsrs	r3, r3, #16
 800d6de:	fb06 2303 	mla	r3, r6, r3, r2
 800d6e2:	f8de 2000 	ldr.w	r2, [lr]
 800d6e6:	b280      	uxth	r0, r0
 800d6e8:	b292      	uxth	r2, r2
 800d6ea:	1a12      	subs	r2, r2, r0
 800d6ec:	445a      	add	r2, fp
 800d6ee:	f8de 0000 	ldr.w	r0, [lr]
 800d6f2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d6f6:	b29b      	uxth	r3, r3
 800d6f8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d6fc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d700:	b292      	uxth	r2, r2
 800d702:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d706:	45e1      	cmp	r9, ip
 800d708:	f84e 2b04 	str.w	r2, [lr], #4
 800d70c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d710:	d2de      	bcs.n	800d6d0 <quorem+0x42>
 800d712:	9b00      	ldr	r3, [sp, #0]
 800d714:	58eb      	ldr	r3, [r5, r3]
 800d716:	b92b      	cbnz	r3, 800d724 <quorem+0x96>
 800d718:	9b01      	ldr	r3, [sp, #4]
 800d71a:	3b04      	subs	r3, #4
 800d71c:	429d      	cmp	r5, r3
 800d71e:	461a      	mov	r2, r3
 800d720:	d32f      	bcc.n	800d782 <quorem+0xf4>
 800d722:	613c      	str	r4, [r7, #16]
 800d724:	4638      	mov	r0, r7
 800d726:	f001 f8c7 	bl	800e8b8 <__mcmp>
 800d72a:	2800      	cmp	r0, #0
 800d72c:	db25      	blt.n	800d77a <quorem+0xec>
 800d72e:	4629      	mov	r1, r5
 800d730:	2000      	movs	r0, #0
 800d732:	f858 2b04 	ldr.w	r2, [r8], #4
 800d736:	f8d1 c000 	ldr.w	ip, [r1]
 800d73a:	fa1f fe82 	uxth.w	lr, r2
 800d73e:	fa1f f38c 	uxth.w	r3, ip
 800d742:	eba3 030e 	sub.w	r3, r3, lr
 800d746:	4403      	add	r3, r0
 800d748:	0c12      	lsrs	r2, r2, #16
 800d74a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d74e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d752:	b29b      	uxth	r3, r3
 800d754:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d758:	45c1      	cmp	r9, r8
 800d75a:	f841 3b04 	str.w	r3, [r1], #4
 800d75e:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d762:	d2e6      	bcs.n	800d732 <quorem+0xa4>
 800d764:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d768:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d76c:	b922      	cbnz	r2, 800d778 <quorem+0xea>
 800d76e:	3b04      	subs	r3, #4
 800d770:	429d      	cmp	r5, r3
 800d772:	461a      	mov	r2, r3
 800d774:	d30b      	bcc.n	800d78e <quorem+0x100>
 800d776:	613c      	str	r4, [r7, #16]
 800d778:	3601      	adds	r6, #1
 800d77a:	4630      	mov	r0, r6
 800d77c:	b003      	add	sp, #12
 800d77e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d782:	6812      	ldr	r2, [r2, #0]
 800d784:	3b04      	subs	r3, #4
 800d786:	2a00      	cmp	r2, #0
 800d788:	d1cb      	bne.n	800d722 <quorem+0x94>
 800d78a:	3c01      	subs	r4, #1
 800d78c:	e7c6      	b.n	800d71c <quorem+0x8e>
 800d78e:	6812      	ldr	r2, [r2, #0]
 800d790:	3b04      	subs	r3, #4
 800d792:	2a00      	cmp	r2, #0
 800d794:	d1ef      	bne.n	800d776 <quorem+0xe8>
 800d796:	3c01      	subs	r4, #1
 800d798:	e7ea      	b.n	800d770 <quorem+0xe2>
 800d79a:	2000      	movs	r0, #0
 800d79c:	e7ee      	b.n	800d77c <quorem+0xee>
	...

0800d7a0 <_dtoa_r>:
 800d7a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7a4:	69c7      	ldr	r7, [r0, #28]
 800d7a6:	b097      	sub	sp, #92	@ 0x5c
 800d7a8:	ed8d 0b04 	vstr	d0, [sp, #16]
 800d7ac:	ec55 4b10 	vmov	r4, r5, d0
 800d7b0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800d7b2:	9107      	str	r1, [sp, #28]
 800d7b4:	4681      	mov	r9, r0
 800d7b6:	920c      	str	r2, [sp, #48]	@ 0x30
 800d7b8:	9311      	str	r3, [sp, #68]	@ 0x44
 800d7ba:	b97f      	cbnz	r7, 800d7dc <_dtoa_r+0x3c>
 800d7bc:	2010      	movs	r0, #16
 800d7be:	f7ff f89b 	bl	800c8f8 <malloc>
 800d7c2:	4602      	mov	r2, r0
 800d7c4:	f8c9 001c 	str.w	r0, [r9, #28]
 800d7c8:	b920      	cbnz	r0, 800d7d4 <_dtoa_r+0x34>
 800d7ca:	4ba9      	ldr	r3, [pc, #676]	@ (800da70 <_dtoa_r+0x2d0>)
 800d7cc:	21ef      	movs	r1, #239	@ 0xef
 800d7ce:	48a9      	ldr	r0, [pc, #676]	@ (800da74 <_dtoa_r+0x2d4>)
 800d7d0:	f001 fba6 	bl	800ef20 <__assert_func>
 800d7d4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800d7d8:	6007      	str	r7, [r0, #0]
 800d7da:	60c7      	str	r7, [r0, #12]
 800d7dc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d7e0:	6819      	ldr	r1, [r3, #0]
 800d7e2:	b159      	cbz	r1, 800d7fc <_dtoa_r+0x5c>
 800d7e4:	685a      	ldr	r2, [r3, #4]
 800d7e6:	604a      	str	r2, [r1, #4]
 800d7e8:	2301      	movs	r3, #1
 800d7ea:	4093      	lsls	r3, r2
 800d7ec:	608b      	str	r3, [r1, #8]
 800d7ee:	4648      	mov	r0, r9
 800d7f0:	f000 fe30 	bl	800e454 <_Bfree>
 800d7f4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d7f8:	2200      	movs	r2, #0
 800d7fa:	601a      	str	r2, [r3, #0]
 800d7fc:	1e2b      	subs	r3, r5, #0
 800d7fe:	bfb9      	ittee	lt
 800d800:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800d804:	9305      	strlt	r3, [sp, #20]
 800d806:	2300      	movge	r3, #0
 800d808:	6033      	strge	r3, [r6, #0]
 800d80a:	9f05      	ldr	r7, [sp, #20]
 800d80c:	4b9a      	ldr	r3, [pc, #616]	@ (800da78 <_dtoa_r+0x2d8>)
 800d80e:	bfbc      	itt	lt
 800d810:	2201      	movlt	r2, #1
 800d812:	6032      	strlt	r2, [r6, #0]
 800d814:	43bb      	bics	r3, r7
 800d816:	d112      	bne.n	800d83e <_dtoa_r+0x9e>
 800d818:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d81a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800d81e:	6013      	str	r3, [r2, #0]
 800d820:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d824:	4323      	orrs	r3, r4
 800d826:	f000 855a 	beq.w	800e2de <_dtoa_r+0xb3e>
 800d82a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d82c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800da8c <_dtoa_r+0x2ec>
 800d830:	2b00      	cmp	r3, #0
 800d832:	f000 855c 	beq.w	800e2ee <_dtoa_r+0xb4e>
 800d836:	f10a 0303 	add.w	r3, sl, #3
 800d83a:	f000 bd56 	b.w	800e2ea <_dtoa_r+0xb4a>
 800d83e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800d842:	2200      	movs	r2, #0
 800d844:	ec51 0b17 	vmov	r0, r1, d7
 800d848:	2300      	movs	r3, #0
 800d84a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800d84e:	f7f3 f943 	bl	8000ad8 <__aeabi_dcmpeq>
 800d852:	4680      	mov	r8, r0
 800d854:	b158      	cbz	r0, 800d86e <_dtoa_r+0xce>
 800d856:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d858:	2301      	movs	r3, #1
 800d85a:	6013      	str	r3, [r2, #0]
 800d85c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d85e:	b113      	cbz	r3, 800d866 <_dtoa_r+0xc6>
 800d860:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d862:	4b86      	ldr	r3, [pc, #536]	@ (800da7c <_dtoa_r+0x2dc>)
 800d864:	6013      	str	r3, [r2, #0]
 800d866:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800da90 <_dtoa_r+0x2f0>
 800d86a:	f000 bd40 	b.w	800e2ee <_dtoa_r+0xb4e>
 800d86e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800d872:	aa14      	add	r2, sp, #80	@ 0x50
 800d874:	a915      	add	r1, sp, #84	@ 0x54
 800d876:	4648      	mov	r0, r9
 800d878:	f001 f8ce 	bl	800ea18 <__d2b>
 800d87c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800d880:	9002      	str	r0, [sp, #8]
 800d882:	2e00      	cmp	r6, #0
 800d884:	d078      	beq.n	800d978 <_dtoa_r+0x1d8>
 800d886:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d888:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800d88c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d890:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d894:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800d898:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800d89c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800d8a0:	4619      	mov	r1, r3
 800d8a2:	2200      	movs	r2, #0
 800d8a4:	4b76      	ldr	r3, [pc, #472]	@ (800da80 <_dtoa_r+0x2e0>)
 800d8a6:	f7f2 fcf7 	bl	8000298 <__aeabi_dsub>
 800d8aa:	a36b      	add	r3, pc, #428	@ (adr r3, 800da58 <_dtoa_r+0x2b8>)
 800d8ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8b0:	f7f2 feaa 	bl	8000608 <__aeabi_dmul>
 800d8b4:	a36a      	add	r3, pc, #424	@ (adr r3, 800da60 <_dtoa_r+0x2c0>)
 800d8b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8ba:	f7f2 fcef 	bl	800029c <__adddf3>
 800d8be:	4604      	mov	r4, r0
 800d8c0:	4630      	mov	r0, r6
 800d8c2:	460d      	mov	r5, r1
 800d8c4:	f7f2 fe36 	bl	8000534 <__aeabi_i2d>
 800d8c8:	a367      	add	r3, pc, #412	@ (adr r3, 800da68 <_dtoa_r+0x2c8>)
 800d8ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8ce:	f7f2 fe9b 	bl	8000608 <__aeabi_dmul>
 800d8d2:	4602      	mov	r2, r0
 800d8d4:	460b      	mov	r3, r1
 800d8d6:	4620      	mov	r0, r4
 800d8d8:	4629      	mov	r1, r5
 800d8da:	f7f2 fcdf 	bl	800029c <__adddf3>
 800d8de:	4604      	mov	r4, r0
 800d8e0:	460d      	mov	r5, r1
 800d8e2:	f7f3 f941 	bl	8000b68 <__aeabi_d2iz>
 800d8e6:	2200      	movs	r2, #0
 800d8e8:	4607      	mov	r7, r0
 800d8ea:	2300      	movs	r3, #0
 800d8ec:	4620      	mov	r0, r4
 800d8ee:	4629      	mov	r1, r5
 800d8f0:	f7f3 f8fc 	bl	8000aec <__aeabi_dcmplt>
 800d8f4:	b140      	cbz	r0, 800d908 <_dtoa_r+0x168>
 800d8f6:	4638      	mov	r0, r7
 800d8f8:	f7f2 fe1c 	bl	8000534 <__aeabi_i2d>
 800d8fc:	4622      	mov	r2, r4
 800d8fe:	462b      	mov	r3, r5
 800d900:	f7f3 f8ea 	bl	8000ad8 <__aeabi_dcmpeq>
 800d904:	b900      	cbnz	r0, 800d908 <_dtoa_r+0x168>
 800d906:	3f01      	subs	r7, #1
 800d908:	2f16      	cmp	r7, #22
 800d90a:	d852      	bhi.n	800d9b2 <_dtoa_r+0x212>
 800d90c:	4b5d      	ldr	r3, [pc, #372]	@ (800da84 <_dtoa_r+0x2e4>)
 800d90e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d912:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d916:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d91a:	f7f3 f8e7 	bl	8000aec <__aeabi_dcmplt>
 800d91e:	2800      	cmp	r0, #0
 800d920:	d049      	beq.n	800d9b6 <_dtoa_r+0x216>
 800d922:	3f01      	subs	r7, #1
 800d924:	2300      	movs	r3, #0
 800d926:	9310      	str	r3, [sp, #64]	@ 0x40
 800d928:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d92a:	1b9b      	subs	r3, r3, r6
 800d92c:	1e5a      	subs	r2, r3, #1
 800d92e:	bf45      	ittet	mi
 800d930:	f1c3 0301 	rsbmi	r3, r3, #1
 800d934:	9300      	strmi	r3, [sp, #0]
 800d936:	2300      	movpl	r3, #0
 800d938:	2300      	movmi	r3, #0
 800d93a:	9206      	str	r2, [sp, #24]
 800d93c:	bf54      	ite	pl
 800d93e:	9300      	strpl	r3, [sp, #0]
 800d940:	9306      	strmi	r3, [sp, #24]
 800d942:	2f00      	cmp	r7, #0
 800d944:	db39      	blt.n	800d9ba <_dtoa_r+0x21a>
 800d946:	9b06      	ldr	r3, [sp, #24]
 800d948:	970d      	str	r7, [sp, #52]	@ 0x34
 800d94a:	443b      	add	r3, r7
 800d94c:	9306      	str	r3, [sp, #24]
 800d94e:	2300      	movs	r3, #0
 800d950:	9308      	str	r3, [sp, #32]
 800d952:	9b07      	ldr	r3, [sp, #28]
 800d954:	2b09      	cmp	r3, #9
 800d956:	d863      	bhi.n	800da20 <_dtoa_r+0x280>
 800d958:	2b05      	cmp	r3, #5
 800d95a:	bfc4      	itt	gt
 800d95c:	3b04      	subgt	r3, #4
 800d95e:	9307      	strgt	r3, [sp, #28]
 800d960:	9b07      	ldr	r3, [sp, #28]
 800d962:	f1a3 0302 	sub.w	r3, r3, #2
 800d966:	bfcc      	ite	gt
 800d968:	2400      	movgt	r4, #0
 800d96a:	2401      	movle	r4, #1
 800d96c:	2b03      	cmp	r3, #3
 800d96e:	d863      	bhi.n	800da38 <_dtoa_r+0x298>
 800d970:	e8df f003 	tbb	[pc, r3]
 800d974:	2b375452 	.word	0x2b375452
 800d978:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800d97c:	441e      	add	r6, r3
 800d97e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800d982:	2b20      	cmp	r3, #32
 800d984:	bfc1      	itttt	gt
 800d986:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800d98a:	409f      	lslgt	r7, r3
 800d98c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800d990:	fa24 f303 	lsrgt.w	r3, r4, r3
 800d994:	bfd6      	itet	le
 800d996:	f1c3 0320 	rsble	r3, r3, #32
 800d99a:	ea47 0003 	orrgt.w	r0, r7, r3
 800d99e:	fa04 f003 	lslle.w	r0, r4, r3
 800d9a2:	f7f2 fdb7 	bl	8000514 <__aeabi_ui2d>
 800d9a6:	2201      	movs	r2, #1
 800d9a8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800d9ac:	3e01      	subs	r6, #1
 800d9ae:	9212      	str	r2, [sp, #72]	@ 0x48
 800d9b0:	e776      	b.n	800d8a0 <_dtoa_r+0x100>
 800d9b2:	2301      	movs	r3, #1
 800d9b4:	e7b7      	b.n	800d926 <_dtoa_r+0x186>
 800d9b6:	9010      	str	r0, [sp, #64]	@ 0x40
 800d9b8:	e7b6      	b.n	800d928 <_dtoa_r+0x188>
 800d9ba:	9b00      	ldr	r3, [sp, #0]
 800d9bc:	1bdb      	subs	r3, r3, r7
 800d9be:	9300      	str	r3, [sp, #0]
 800d9c0:	427b      	negs	r3, r7
 800d9c2:	9308      	str	r3, [sp, #32]
 800d9c4:	2300      	movs	r3, #0
 800d9c6:	930d      	str	r3, [sp, #52]	@ 0x34
 800d9c8:	e7c3      	b.n	800d952 <_dtoa_r+0x1b2>
 800d9ca:	2301      	movs	r3, #1
 800d9cc:	9309      	str	r3, [sp, #36]	@ 0x24
 800d9ce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d9d0:	eb07 0b03 	add.w	fp, r7, r3
 800d9d4:	f10b 0301 	add.w	r3, fp, #1
 800d9d8:	2b01      	cmp	r3, #1
 800d9da:	9303      	str	r3, [sp, #12]
 800d9dc:	bfb8      	it	lt
 800d9de:	2301      	movlt	r3, #1
 800d9e0:	e006      	b.n	800d9f0 <_dtoa_r+0x250>
 800d9e2:	2301      	movs	r3, #1
 800d9e4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d9e6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d9e8:	2b00      	cmp	r3, #0
 800d9ea:	dd28      	ble.n	800da3e <_dtoa_r+0x29e>
 800d9ec:	469b      	mov	fp, r3
 800d9ee:	9303      	str	r3, [sp, #12]
 800d9f0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800d9f4:	2100      	movs	r1, #0
 800d9f6:	2204      	movs	r2, #4
 800d9f8:	f102 0514 	add.w	r5, r2, #20
 800d9fc:	429d      	cmp	r5, r3
 800d9fe:	d926      	bls.n	800da4e <_dtoa_r+0x2ae>
 800da00:	6041      	str	r1, [r0, #4]
 800da02:	4648      	mov	r0, r9
 800da04:	f000 fce6 	bl	800e3d4 <_Balloc>
 800da08:	4682      	mov	sl, r0
 800da0a:	2800      	cmp	r0, #0
 800da0c:	d142      	bne.n	800da94 <_dtoa_r+0x2f4>
 800da0e:	4b1e      	ldr	r3, [pc, #120]	@ (800da88 <_dtoa_r+0x2e8>)
 800da10:	4602      	mov	r2, r0
 800da12:	f240 11af 	movw	r1, #431	@ 0x1af
 800da16:	e6da      	b.n	800d7ce <_dtoa_r+0x2e>
 800da18:	2300      	movs	r3, #0
 800da1a:	e7e3      	b.n	800d9e4 <_dtoa_r+0x244>
 800da1c:	2300      	movs	r3, #0
 800da1e:	e7d5      	b.n	800d9cc <_dtoa_r+0x22c>
 800da20:	2401      	movs	r4, #1
 800da22:	2300      	movs	r3, #0
 800da24:	9307      	str	r3, [sp, #28]
 800da26:	9409      	str	r4, [sp, #36]	@ 0x24
 800da28:	f04f 3bff 	mov.w	fp, #4294967295
 800da2c:	2200      	movs	r2, #0
 800da2e:	f8cd b00c 	str.w	fp, [sp, #12]
 800da32:	2312      	movs	r3, #18
 800da34:	920c      	str	r2, [sp, #48]	@ 0x30
 800da36:	e7db      	b.n	800d9f0 <_dtoa_r+0x250>
 800da38:	2301      	movs	r3, #1
 800da3a:	9309      	str	r3, [sp, #36]	@ 0x24
 800da3c:	e7f4      	b.n	800da28 <_dtoa_r+0x288>
 800da3e:	f04f 0b01 	mov.w	fp, #1
 800da42:	f8cd b00c 	str.w	fp, [sp, #12]
 800da46:	465b      	mov	r3, fp
 800da48:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800da4c:	e7d0      	b.n	800d9f0 <_dtoa_r+0x250>
 800da4e:	3101      	adds	r1, #1
 800da50:	0052      	lsls	r2, r2, #1
 800da52:	e7d1      	b.n	800d9f8 <_dtoa_r+0x258>
 800da54:	f3af 8000 	nop.w
 800da58:	636f4361 	.word	0x636f4361
 800da5c:	3fd287a7 	.word	0x3fd287a7
 800da60:	8b60c8b3 	.word	0x8b60c8b3
 800da64:	3fc68a28 	.word	0x3fc68a28
 800da68:	509f79fb 	.word	0x509f79fb
 800da6c:	3fd34413 	.word	0x3fd34413
 800da70:	0800f659 	.word	0x0800f659
 800da74:	0800f670 	.word	0x0800f670
 800da78:	7ff00000 	.word	0x7ff00000
 800da7c:	0800f629 	.word	0x0800f629
 800da80:	3ff80000 	.word	0x3ff80000
 800da84:	0800f7c0 	.word	0x0800f7c0
 800da88:	0800f6c8 	.word	0x0800f6c8
 800da8c:	0800f655 	.word	0x0800f655
 800da90:	0800f628 	.word	0x0800f628
 800da94:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800da98:	6018      	str	r0, [r3, #0]
 800da9a:	9b03      	ldr	r3, [sp, #12]
 800da9c:	2b0e      	cmp	r3, #14
 800da9e:	f200 80a1 	bhi.w	800dbe4 <_dtoa_r+0x444>
 800daa2:	2c00      	cmp	r4, #0
 800daa4:	f000 809e 	beq.w	800dbe4 <_dtoa_r+0x444>
 800daa8:	2f00      	cmp	r7, #0
 800daaa:	dd33      	ble.n	800db14 <_dtoa_r+0x374>
 800daac:	4b9c      	ldr	r3, [pc, #624]	@ (800dd20 <_dtoa_r+0x580>)
 800daae:	f007 020f 	and.w	r2, r7, #15
 800dab2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dab6:	ed93 7b00 	vldr	d7, [r3]
 800daba:	05f8      	lsls	r0, r7, #23
 800dabc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800dac0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800dac4:	d516      	bpl.n	800daf4 <_dtoa_r+0x354>
 800dac6:	4b97      	ldr	r3, [pc, #604]	@ (800dd24 <_dtoa_r+0x584>)
 800dac8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800dacc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800dad0:	f7f2 fec4 	bl	800085c <__aeabi_ddiv>
 800dad4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dad8:	f004 040f 	and.w	r4, r4, #15
 800dadc:	2603      	movs	r6, #3
 800dade:	4d91      	ldr	r5, [pc, #580]	@ (800dd24 <_dtoa_r+0x584>)
 800dae0:	b954      	cbnz	r4, 800daf8 <_dtoa_r+0x358>
 800dae2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800dae6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800daea:	f7f2 feb7 	bl	800085c <__aeabi_ddiv>
 800daee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800daf2:	e028      	b.n	800db46 <_dtoa_r+0x3a6>
 800daf4:	2602      	movs	r6, #2
 800daf6:	e7f2      	b.n	800dade <_dtoa_r+0x33e>
 800daf8:	07e1      	lsls	r1, r4, #31
 800dafa:	d508      	bpl.n	800db0e <_dtoa_r+0x36e>
 800dafc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800db00:	e9d5 2300 	ldrd	r2, r3, [r5]
 800db04:	f7f2 fd80 	bl	8000608 <__aeabi_dmul>
 800db08:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800db0c:	3601      	adds	r6, #1
 800db0e:	1064      	asrs	r4, r4, #1
 800db10:	3508      	adds	r5, #8
 800db12:	e7e5      	b.n	800dae0 <_dtoa_r+0x340>
 800db14:	f000 80af 	beq.w	800dc76 <_dtoa_r+0x4d6>
 800db18:	427c      	negs	r4, r7
 800db1a:	4b81      	ldr	r3, [pc, #516]	@ (800dd20 <_dtoa_r+0x580>)
 800db1c:	4d81      	ldr	r5, [pc, #516]	@ (800dd24 <_dtoa_r+0x584>)
 800db1e:	f004 020f 	and.w	r2, r4, #15
 800db22:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800db26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db2a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800db2e:	f7f2 fd6b 	bl	8000608 <__aeabi_dmul>
 800db32:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800db36:	1124      	asrs	r4, r4, #4
 800db38:	2300      	movs	r3, #0
 800db3a:	2602      	movs	r6, #2
 800db3c:	2c00      	cmp	r4, #0
 800db3e:	f040 808f 	bne.w	800dc60 <_dtoa_r+0x4c0>
 800db42:	2b00      	cmp	r3, #0
 800db44:	d1d3      	bne.n	800daee <_dtoa_r+0x34e>
 800db46:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800db48:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800db4c:	2b00      	cmp	r3, #0
 800db4e:	f000 8094 	beq.w	800dc7a <_dtoa_r+0x4da>
 800db52:	4b75      	ldr	r3, [pc, #468]	@ (800dd28 <_dtoa_r+0x588>)
 800db54:	2200      	movs	r2, #0
 800db56:	4620      	mov	r0, r4
 800db58:	4629      	mov	r1, r5
 800db5a:	f7f2 ffc7 	bl	8000aec <__aeabi_dcmplt>
 800db5e:	2800      	cmp	r0, #0
 800db60:	f000 808b 	beq.w	800dc7a <_dtoa_r+0x4da>
 800db64:	9b03      	ldr	r3, [sp, #12]
 800db66:	2b00      	cmp	r3, #0
 800db68:	f000 8087 	beq.w	800dc7a <_dtoa_r+0x4da>
 800db6c:	f1bb 0f00 	cmp.w	fp, #0
 800db70:	dd34      	ble.n	800dbdc <_dtoa_r+0x43c>
 800db72:	4620      	mov	r0, r4
 800db74:	4b6d      	ldr	r3, [pc, #436]	@ (800dd2c <_dtoa_r+0x58c>)
 800db76:	2200      	movs	r2, #0
 800db78:	4629      	mov	r1, r5
 800db7a:	f7f2 fd45 	bl	8000608 <__aeabi_dmul>
 800db7e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800db82:	f107 38ff 	add.w	r8, r7, #4294967295
 800db86:	3601      	adds	r6, #1
 800db88:	465c      	mov	r4, fp
 800db8a:	4630      	mov	r0, r6
 800db8c:	f7f2 fcd2 	bl	8000534 <__aeabi_i2d>
 800db90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800db94:	f7f2 fd38 	bl	8000608 <__aeabi_dmul>
 800db98:	4b65      	ldr	r3, [pc, #404]	@ (800dd30 <_dtoa_r+0x590>)
 800db9a:	2200      	movs	r2, #0
 800db9c:	f7f2 fb7e 	bl	800029c <__adddf3>
 800dba0:	4605      	mov	r5, r0
 800dba2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800dba6:	2c00      	cmp	r4, #0
 800dba8:	d16a      	bne.n	800dc80 <_dtoa_r+0x4e0>
 800dbaa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dbae:	4b61      	ldr	r3, [pc, #388]	@ (800dd34 <_dtoa_r+0x594>)
 800dbb0:	2200      	movs	r2, #0
 800dbb2:	f7f2 fb71 	bl	8000298 <__aeabi_dsub>
 800dbb6:	4602      	mov	r2, r0
 800dbb8:	460b      	mov	r3, r1
 800dbba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800dbbe:	462a      	mov	r2, r5
 800dbc0:	4633      	mov	r3, r6
 800dbc2:	f7f2 ffb1 	bl	8000b28 <__aeabi_dcmpgt>
 800dbc6:	2800      	cmp	r0, #0
 800dbc8:	f040 8298 	bne.w	800e0fc <_dtoa_r+0x95c>
 800dbcc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dbd0:	462a      	mov	r2, r5
 800dbd2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800dbd6:	f7f2 ff89 	bl	8000aec <__aeabi_dcmplt>
 800dbda:	bb38      	cbnz	r0, 800dc2c <_dtoa_r+0x48c>
 800dbdc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800dbe0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800dbe4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	f2c0 8157 	blt.w	800de9a <_dtoa_r+0x6fa>
 800dbec:	2f0e      	cmp	r7, #14
 800dbee:	f300 8154 	bgt.w	800de9a <_dtoa_r+0x6fa>
 800dbf2:	4b4b      	ldr	r3, [pc, #300]	@ (800dd20 <_dtoa_r+0x580>)
 800dbf4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800dbf8:	ed93 7b00 	vldr	d7, [r3]
 800dbfc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	ed8d 7b00 	vstr	d7, [sp]
 800dc04:	f280 80e5 	bge.w	800ddd2 <_dtoa_r+0x632>
 800dc08:	9b03      	ldr	r3, [sp, #12]
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	f300 80e1 	bgt.w	800ddd2 <_dtoa_r+0x632>
 800dc10:	d10c      	bne.n	800dc2c <_dtoa_r+0x48c>
 800dc12:	4b48      	ldr	r3, [pc, #288]	@ (800dd34 <_dtoa_r+0x594>)
 800dc14:	2200      	movs	r2, #0
 800dc16:	ec51 0b17 	vmov	r0, r1, d7
 800dc1a:	f7f2 fcf5 	bl	8000608 <__aeabi_dmul>
 800dc1e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dc22:	f7f2 ff77 	bl	8000b14 <__aeabi_dcmpge>
 800dc26:	2800      	cmp	r0, #0
 800dc28:	f000 8266 	beq.w	800e0f8 <_dtoa_r+0x958>
 800dc2c:	2400      	movs	r4, #0
 800dc2e:	4625      	mov	r5, r4
 800dc30:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dc32:	4656      	mov	r6, sl
 800dc34:	ea6f 0803 	mvn.w	r8, r3
 800dc38:	2700      	movs	r7, #0
 800dc3a:	4621      	mov	r1, r4
 800dc3c:	4648      	mov	r0, r9
 800dc3e:	f000 fc09 	bl	800e454 <_Bfree>
 800dc42:	2d00      	cmp	r5, #0
 800dc44:	f000 80bd 	beq.w	800ddc2 <_dtoa_r+0x622>
 800dc48:	b12f      	cbz	r7, 800dc56 <_dtoa_r+0x4b6>
 800dc4a:	42af      	cmp	r7, r5
 800dc4c:	d003      	beq.n	800dc56 <_dtoa_r+0x4b6>
 800dc4e:	4639      	mov	r1, r7
 800dc50:	4648      	mov	r0, r9
 800dc52:	f000 fbff 	bl	800e454 <_Bfree>
 800dc56:	4629      	mov	r1, r5
 800dc58:	4648      	mov	r0, r9
 800dc5a:	f000 fbfb 	bl	800e454 <_Bfree>
 800dc5e:	e0b0      	b.n	800ddc2 <_dtoa_r+0x622>
 800dc60:	07e2      	lsls	r2, r4, #31
 800dc62:	d505      	bpl.n	800dc70 <_dtoa_r+0x4d0>
 800dc64:	e9d5 2300 	ldrd	r2, r3, [r5]
 800dc68:	f7f2 fcce 	bl	8000608 <__aeabi_dmul>
 800dc6c:	3601      	adds	r6, #1
 800dc6e:	2301      	movs	r3, #1
 800dc70:	1064      	asrs	r4, r4, #1
 800dc72:	3508      	adds	r5, #8
 800dc74:	e762      	b.n	800db3c <_dtoa_r+0x39c>
 800dc76:	2602      	movs	r6, #2
 800dc78:	e765      	b.n	800db46 <_dtoa_r+0x3a6>
 800dc7a:	9c03      	ldr	r4, [sp, #12]
 800dc7c:	46b8      	mov	r8, r7
 800dc7e:	e784      	b.n	800db8a <_dtoa_r+0x3ea>
 800dc80:	4b27      	ldr	r3, [pc, #156]	@ (800dd20 <_dtoa_r+0x580>)
 800dc82:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800dc84:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800dc88:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800dc8c:	4454      	add	r4, sl
 800dc8e:	2900      	cmp	r1, #0
 800dc90:	d054      	beq.n	800dd3c <_dtoa_r+0x59c>
 800dc92:	4929      	ldr	r1, [pc, #164]	@ (800dd38 <_dtoa_r+0x598>)
 800dc94:	2000      	movs	r0, #0
 800dc96:	f7f2 fde1 	bl	800085c <__aeabi_ddiv>
 800dc9a:	4633      	mov	r3, r6
 800dc9c:	462a      	mov	r2, r5
 800dc9e:	f7f2 fafb 	bl	8000298 <__aeabi_dsub>
 800dca2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800dca6:	4656      	mov	r6, sl
 800dca8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dcac:	f7f2 ff5c 	bl	8000b68 <__aeabi_d2iz>
 800dcb0:	4605      	mov	r5, r0
 800dcb2:	f7f2 fc3f 	bl	8000534 <__aeabi_i2d>
 800dcb6:	4602      	mov	r2, r0
 800dcb8:	460b      	mov	r3, r1
 800dcba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dcbe:	f7f2 faeb 	bl	8000298 <__aeabi_dsub>
 800dcc2:	3530      	adds	r5, #48	@ 0x30
 800dcc4:	4602      	mov	r2, r0
 800dcc6:	460b      	mov	r3, r1
 800dcc8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800dccc:	f806 5b01 	strb.w	r5, [r6], #1
 800dcd0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800dcd4:	f7f2 ff0a 	bl	8000aec <__aeabi_dcmplt>
 800dcd8:	2800      	cmp	r0, #0
 800dcda:	d172      	bne.n	800ddc2 <_dtoa_r+0x622>
 800dcdc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dce0:	4911      	ldr	r1, [pc, #68]	@ (800dd28 <_dtoa_r+0x588>)
 800dce2:	2000      	movs	r0, #0
 800dce4:	f7f2 fad8 	bl	8000298 <__aeabi_dsub>
 800dce8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800dcec:	f7f2 fefe 	bl	8000aec <__aeabi_dcmplt>
 800dcf0:	2800      	cmp	r0, #0
 800dcf2:	f040 80b4 	bne.w	800de5e <_dtoa_r+0x6be>
 800dcf6:	42a6      	cmp	r6, r4
 800dcf8:	f43f af70 	beq.w	800dbdc <_dtoa_r+0x43c>
 800dcfc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800dd00:	4b0a      	ldr	r3, [pc, #40]	@ (800dd2c <_dtoa_r+0x58c>)
 800dd02:	2200      	movs	r2, #0
 800dd04:	f7f2 fc80 	bl	8000608 <__aeabi_dmul>
 800dd08:	4b08      	ldr	r3, [pc, #32]	@ (800dd2c <_dtoa_r+0x58c>)
 800dd0a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800dd0e:	2200      	movs	r2, #0
 800dd10:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dd14:	f7f2 fc78 	bl	8000608 <__aeabi_dmul>
 800dd18:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dd1c:	e7c4      	b.n	800dca8 <_dtoa_r+0x508>
 800dd1e:	bf00      	nop
 800dd20:	0800f7c0 	.word	0x0800f7c0
 800dd24:	0800f798 	.word	0x0800f798
 800dd28:	3ff00000 	.word	0x3ff00000
 800dd2c:	40240000 	.word	0x40240000
 800dd30:	401c0000 	.word	0x401c0000
 800dd34:	40140000 	.word	0x40140000
 800dd38:	3fe00000 	.word	0x3fe00000
 800dd3c:	4631      	mov	r1, r6
 800dd3e:	4628      	mov	r0, r5
 800dd40:	f7f2 fc62 	bl	8000608 <__aeabi_dmul>
 800dd44:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800dd48:	9413      	str	r4, [sp, #76]	@ 0x4c
 800dd4a:	4656      	mov	r6, sl
 800dd4c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dd50:	f7f2 ff0a 	bl	8000b68 <__aeabi_d2iz>
 800dd54:	4605      	mov	r5, r0
 800dd56:	f7f2 fbed 	bl	8000534 <__aeabi_i2d>
 800dd5a:	4602      	mov	r2, r0
 800dd5c:	460b      	mov	r3, r1
 800dd5e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dd62:	f7f2 fa99 	bl	8000298 <__aeabi_dsub>
 800dd66:	3530      	adds	r5, #48	@ 0x30
 800dd68:	f806 5b01 	strb.w	r5, [r6], #1
 800dd6c:	4602      	mov	r2, r0
 800dd6e:	460b      	mov	r3, r1
 800dd70:	42a6      	cmp	r6, r4
 800dd72:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800dd76:	f04f 0200 	mov.w	r2, #0
 800dd7a:	d124      	bne.n	800ddc6 <_dtoa_r+0x626>
 800dd7c:	4baf      	ldr	r3, [pc, #700]	@ (800e03c <_dtoa_r+0x89c>)
 800dd7e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800dd82:	f7f2 fa8b 	bl	800029c <__adddf3>
 800dd86:	4602      	mov	r2, r0
 800dd88:	460b      	mov	r3, r1
 800dd8a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dd8e:	f7f2 fecb 	bl	8000b28 <__aeabi_dcmpgt>
 800dd92:	2800      	cmp	r0, #0
 800dd94:	d163      	bne.n	800de5e <_dtoa_r+0x6be>
 800dd96:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800dd9a:	49a8      	ldr	r1, [pc, #672]	@ (800e03c <_dtoa_r+0x89c>)
 800dd9c:	2000      	movs	r0, #0
 800dd9e:	f7f2 fa7b 	bl	8000298 <__aeabi_dsub>
 800dda2:	4602      	mov	r2, r0
 800dda4:	460b      	mov	r3, r1
 800dda6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ddaa:	f7f2 fe9f 	bl	8000aec <__aeabi_dcmplt>
 800ddae:	2800      	cmp	r0, #0
 800ddb0:	f43f af14 	beq.w	800dbdc <_dtoa_r+0x43c>
 800ddb4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800ddb6:	1e73      	subs	r3, r6, #1
 800ddb8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ddba:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ddbe:	2b30      	cmp	r3, #48	@ 0x30
 800ddc0:	d0f8      	beq.n	800ddb4 <_dtoa_r+0x614>
 800ddc2:	4647      	mov	r7, r8
 800ddc4:	e03b      	b.n	800de3e <_dtoa_r+0x69e>
 800ddc6:	4b9e      	ldr	r3, [pc, #632]	@ (800e040 <_dtoa_r+0x8a0>)
 800ddc8:	f7f2 fc1e 	bl	8000608 <__aeabi_dmul>
 800ddcc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ddd0:	e7bc      	b.n	800dd4c <_dtoa_r+0x5ac>
 800ddd2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800ddd6:	4656      	mov	r6, sl
 800ddd8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dddc:	4620      	mov	r0, r4
 800ddde:	4629      	mov	r1, r5
 800dde0:	f7f2 fd3c 	bl	800085c <__aeabi_ddiv>
 800dde4:	f7f2 fec0 	bl	8000b68 <__aeabi_d2iz>
 800dde8:	4680      	mov	r8, r0
 800ddea:	f7f2 fba3 	bl	8000534 <__aeabi_i2d>
 800ddee:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ddf2:	f7f2 fc09 	bl	8000608 <__aeabi_dmul>
 800ddf6:	4602      	mov	r2, r0
 800ddf8:	460b      	mov	r3, r1
 800ddfa:	4620      	mov	r0, r4
 800ddfc:	4629      	mov	r1, r5
 800ddfe:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800de02:	f7f2 fa49 	bl	8000298 <__aeabi_dsub>
 800de06:	f806 4b01 	strb.w	r4, [r6], #1
 800de0a:	9d03      	ldr	r5, [sp, #12]
 800de0c:	eba6 040a 	sub.w	r4, r6, sl
 800de10:	42a5      	cmp	r5, r4
 800de12:	4602      	mov	r2, r0
 800de14:	460b      	mov	r3, r1
 800de16:	d133      	bne.n	800de80 <_dtoa_r+0x6e0>
 800de18:	f7f2 fa40 	bl	800029c <__adddf3>
 800de1c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800de20:	4604      	mov	r4, r0
 800de22:	460d      	mov	r5, r1
 800de24:	f7f2 fe80 	bl	8000b28 <__aeabi_dcmpgt>
 800de28:	b9c0      	cbnz	r0, 800de5c <_dtoa_r+0x6bc>
 800de2a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800de2e:	4620      	mov	r0, r4
 800de30:	4629      	mov	r1, r5
 800de32:	f7f2 fe51 	bl	8000ad8 <__aeabi_dcmpeq>
 800de36:	b110      	cbz	r0, 800de3e <_dtoa_r+0x69e>
 800de38:	f018 0f01 	tst.w	r8, #1
 800de3c:	d10e      	bne.n	800de5c <_dtoa_r+0x6bc>
 800de3e:	9902      	ldr	r1, [sp, #8]
 800de40:	4648      	mov	r0, r9
 800de42:	f000 fb07 	bl	800e454 <_Bfree>
 800de46:	2300      	movs	r3, #0
 800de48:	7033      	strb	r3, [r6, #0]
 800de4a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800de4c:	3701      	adds	r7, #1
 800de4e:	601f      	str	r7, [r3, #0]
 800de50:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800de52:	2b00      	cmp	r3, #0
 800de54:	f000 824b 	beq.w	800e2ee <_dtoa_r+0xb4e>
 800de58:	601e      	str	r6, [r3, #0]
 800de5a:	e248      	b.n	800e2ee <_dtoa_r+0xb4e>
 800de5c:	46b8      	mov	r8, r7
 800de5e:	4633      	mov	r3, r6
 800de60:	461e      	mov	r6, r3
 800de62:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800de66:	2a39      	cmp	r2, #57	@ 0x39
 800de68:	d106      	bne.n	800de78 <_dtoa_r+0x6d8>
 800de6a:	459a      	cmp	sl, r3
 800de6c:	d1f8      	bne.n	800de60 <_dtoa_r+0x6c0>
 800de6e:	2230      	movs	r2, #48	@ 0x30
 800de70:	f108 0801 	add.w	r8, r8, #1
 800de74:	f88a 2000 	strb.w	r2, [sl]
 800de78:	781a      	ldrb	r2, [r3, #0]
 800de7a:	3201      	adds	r2, #1
 800de7c:	701a      	strb	r2, [r3, #0]
 800de7e:	e7a0      	b.n	800ddc2 <_dtoa_r+0x622>
 800de80:	4b6f      	ldr	r3, [pc, #444]	@ (800e040 <_dtoa_r+0x8a0>)
 800de82:	2200      	movs	r2, #0
 800de84:	f7f2 fbc0 	bl	8000608 <__aeabi_dmul>
 800de88:	2200      	movs	r2, #0
 800de8a:	2300      	movs	r3, #0
 800de8c:	4604      	mov	r4, r0
 800de8e:	460d      	mov	r5, r1
 800de90:	f7f2 fe22 	bl	8000ad8 <__aeabi_dcmpeq>
 800de94:	2800      	cmp	r0, #0
 800de96:	d09f      	beq.n	800ddd8 <_dtoa_r+0x638>
 800de98:	e7d1      	b.n	800de3e <_dtoa_r+0x69e>
 800de9a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800de9c:	2a00      	cmp	r2, #0
 800de9e:	f000 80ea 	beq.w	800e076 <_dtoa_r+0x8d6>
 800dea2:	9a07      	ldr	r2, [sp, #28]
 800dea4:	2a01      	cmp	r2, #1
 800dea6:	f300 80cd 	bgt.w	800e044 <_dtoa_r+0x8a4>
 800deaa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800deac:	2a00      	cmp	r2, #0
 800deae:	f000 80c1 	beq.w	800e034 <_dtoa_r+0x894>
 800deb2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800deb6:	9c08      	ldr	r4, [sp, #32]
 800deb8:	9e00      	ldr	r6, [sp, #0]
 800deba:	9a00      	ldr	r2, [sp, #0]
 800debc:	441a      	add	r2, r3
 800debe:	9200      	str	r2, [sp, #0]
 800dec0:	9a06      	ldr	r2, [sp, #24]
 800dec2:	2101      	movs	r1, #1
 800dec4:	441a      	add	r2, r3
 800dec6:	4648      	mov	r0, r9
 800dec8:	9206      	str	r2, [sp, #24]
 800deca:	f000 fb77 	bl	800e5bc <__i2b>
 800dece:	4605      	mov	r5, r0
 800ded0:	b166      	cbz	r6, 800deec <_dtoa_r+0x74c>
 800ded2:	9b06      	ldr	r3, [sp, #24]
 800ded4:	2b00      	cmp	r3, #0
 800ded6:	dd09      	ble.n	800deec <_dtoa_r+0x74c>
 800ded8:	42b3      	cmp	r3, r6
 800deda:	9a00      	ldr	r2, [sp, #0]
 800dedc:	bfa8      	it	ge
 800dede:	4633      	movge	r3, r6
 800dee0:	1ad2      	subs	r2, r2, r3
 800dee2:	9200      	str	r2, [sp, #0]
 800dee4:	9a06      	ldr	r2, [sp, #24]
 800dee6:	1af6      	subs	r6, r6, r3
 800dee8:	1ad3      	subs	r3, r2, r3
 800deea:	9306      	str	r3, [sp, #24]
 800deec:	9b08      	ldr	r3, [sp, #32]
 800deee:	b30b      	cbz	r3, 800df34 <_dtoa_r+0x794>
 800def0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800def2:	2b00      	cmp	r3, #0
 800def4:	f000 80c6 	beq.w	800e084 <_dtoa_r+0x8e4>
 800def8:	2c00      	cmp	r4, #0
 800defa:	f000 80c0 	beq.w	800e07e <_dtoa_r+0x8de>
 800defe:	4629      	mov	r1, r5
 800df00:	4622      	mov	r2, r4
 800df02:	4648      	mov	r0, r9
 800df04:	f000 fc12 	bl	800e72c <__pow5mult>
 800df08:	9a02      	ldr	r2, [sp, #8]
 800df0a:	4601      	mov	r1, r0
 800df0c:	4605      	mov	r5, r0
 800df0e:	4648      	mov	r0, r9
 800df10:	f000 fb6a 	bl	800e5e8 <__multiply>
 800df14:	9902      	ldr	r1, [sp, #8]
 800df16:	4680      	mov	r8, r0
 800df18:	4648      	mov	r0, r9
 800df1a:	f000 fa9b 	bl	800e454 <_Bfree>
 800df1e:	9b08      	ldr	r3, [sp, #32]
 800df20:	1b1b      	subs	r3, r3, r4
 800df22:	9308      	str	r3, [sp, #32]
 800df24:	f000 80b1 	beq.w	800e08a <_dtoa_r+0x8ea>
 800df28:	9a08      	ldr	r2, [sp, #32]
 800df2a:	4641      	mov	r1, r8
 800df2c:	4648      	mov	r0, r9
 800df2e:	f000 fbfd 	bl	800e72c <__pow5mult>
 800df32:	9002      	str	r0, [sp, #8]
 800df34:	2101      	movs	r1, #1
 800df36:	4648      	mov	r0, r9
 800df38:	f000 fb40 	bl	800e5bc <__i2b>
 800df3c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800df3e:	4604      	mov	r4, r0
 800df40:	2b00      	cmp	r3, #0
 800df42:	f000 81d8 	beq.w	800e2f6 <_dtoa_r+0xb56>
 800df46:	461a      	mov	r2, r3
 800df48:	4601      	mov	r1, r0
 800df4a:	4648      	mov	r0, r9
 800df4c:	f000 fbee 	bl	800e72c <__pow5mult>
 800df50:	9b07      	ldr	r3, [sp, #28]
 800df52:	2b01      	cmp	r3, #1
 800df54:	4604      	mov	r4, r0
 800df56:	f300 809f 	bgt.w	800e098 <_dtoa_r+0x8f8>
 800df5a:	9b04      	ldr	r3, [sp, #16]
 800df5c:	2b00      	cmp	r3, #0
 800df5e:	f040 8097 	bne.w	800e090 <_dtoa_r+0x8f0>
 800df62:	9b05      	ldr	r3, [sp, #20]
 800df64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800df68:	2b00      	cmp	r3, #0
 800df6a:	f040 8093 	bne.w	800e094 <_dtoa_r+0x8f4>
 800df6e:	9b05      	ldr	r3, [sp, #20]
 800df70:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800df74:	0d1b      	lsrs	r3, r3, #20
 800df76:	051b      	lsls	r3, r3, #20
 800df78:	b133      	cbz	r3, 800df88 <_dtoa_r+0x7e8>
 800df7a:	9b00      	ldr	r3, [sp, #0]
 800df7c:	3301      	adds	r3, #1
 800df7e:	9300      	str	r3, [sp, #0]
 800df80:	9b06      	ldr	r3, [sp, #24]
 800df82:	3301      	adds	r3, #1
 800df84:	9306      	str	r3, [sp, #24]
 800df86:	2301      	movs	r3, #1
 800df88:	9308      	str	r3, [sp, #32]
 800df8a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800df8c:	2b00      	cmp	r3, #0
 800df8e:	f000 81b8 	beq.w	800e302 <_dtoa_r+0xb62>
 800df92:	6923      	ldr	r3, [r4, #16]
 800df94:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800df98:	6918      	ldr	r0, [r3, #16]
 800df9a:	f000 fac3 	bl	800e524 <__hi0bits>
 800df9e:	f1c0 0020 	rsb	r0, r0, #32
 800dfa2:	9b06      	ldr	r3, [sp, #24]
 800dfa4:	4418      	add	r0, r3
 800dfa6:	f010 001f 	ands.w	r0, r0, #31
 800dfaa:	f000 8082 	beq.w	800e0b2 <_dtoa_r+0x912>
 800dfae:	f1c0 0320 	rsb	r3, r0, #32
 800dfb2:	2b04      	cmp	r3, #4
 800dfb4:	dd73      	ble.n	800e09e <_dtoa_r+0x8fe>
 800dfb6:	9b00      	ldr	r3, [sp, #0]
 800dfb8:	f1c0 001c 	rsb	r0, r0, #28
 800dfbc:	4403      	add	r3, r0
 800dfbe:	9300      	str	r3, [sp, #0]
 800dfc0:	9b06      	ldr	r3, [sp, #24]
 800dfc2:	4403      	add	r3, r0
 800dfc4:	4406      	add	r6, r0
 800dfc6:	9306      	str	r3, [sp, #24]
 800dfc8:	9b00      	ldr	r3, [sp, #0]
 800dfca:	2b00      	cmp	r3, #0
 800dfcc:	dd05      	ble.n	800dfda <_dtoa_r+0x83a>
 800dfce:	9902      	ldr	r1, [sp, #8]
 800dfd0:	461a      	mov	r2, r3
 800dfd2:	4648      	mov	r0, r9
 800dfd4:	f000 fc04 	bl	800e7e0 <__lshift>
 800dfd8:	9002      	str	r0, [sp, #8]
 800dfda:	9b06      	ldr	r3, [sp, #24]
 800dfdc:	2b00      	cmp	r3, #0
 800dfde:	dd05      	ble.n	800dfec <_dtoa_r+0x84c>
 800dfe0:	4621      	mov	r1, r4
 800dfe2:	461a      	mov	r2, r3
 800dfe4:	4648      	mov	r0, r9
 800dfe6:	f000 fbfb 	bl	800e7e0 <__lshift>
 800dfea:	4604      	mov	r4, r0
 800dfec:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800dfee:	2b00      	cmp	r3, #0
 800dff0:	d061      	beq.n	800e0b6 <_dtoa_r+0x916>
 800dff2:	9802      	ldr	r0, [sp, #8]
 800dff4:	4621      	mov	r1, r4
 800dff6:	f000 fc5f 	bl	800e8b8 <__mcmp>
 800dffa:	2800      	cmp	r0, #0
 800dffc:	da5b      	bge.n	800e0b6 <_dtoa_r+0x916>
 800dffe:	2300      	movs	r3, #0
 800e000:	9902      	ldr	r1, [sp, #8]
 800e002:	220a      	movs	r2, #10
 800e004:	4648      	mov	r0, r9
 800e006:	f000 fa47 	bl	800e498 <__multadd>
 800e00a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e00c:	9002      	str	r0, [sp, #8]
 800e00e:	f107 38ff 	add.w	r8, r7, #4294967295
 800e012:	2b00      	cmp	r3, #0
 800e014:	f000 8177 	beq.w	800e306 <_dtoa_r+0xb66>
 800e018:	4629      	mov	r1, r5
 800e01a:	2300      	movs	r3, #0
 800e01c:	220a      	movs	r2, #10
 800e01e:	4648      	mov	r0, r9
 800e020:	f000 fa3a 	bl	800e498 <__multadd>
 800e024:	f1bb 0f00 	cmp.w	fp, #0
 800e028:	4605      	mov	r5, r0
 800e02a:	dc6f      	bgt.n	800e10c <_dtoa_r+0x96c>
 800e02c:	9b07      	ldr	r3, [sp, #28]
 800e02e:	2b02      	cmp	r3, #2
 800e030:	dc49      	bgt.n	800e0c6 <_dtoa_r+0x926>
 800e032:	e06b      	b.n	800e10c <_dtoa_r+0x96c>
 800e034:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e036:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800e03a:	e73c      	b.n	800deb6 <_dtoa_r+0x716>
 800e03c:	3fe00000 	.word	0x3fe00000
 800e040:	40240000 	.word	0x40240000
 800e044:	9b03      	ldr	r3, [sp, #12]
 800e046:	1e5c      	subs	r4, r3, #1
 800e048:	9b08      	ldr	r3, [sp, #32]
 800e04a:	42a3      	cmp	r3, r4
 800e04c:	db09      	blt.n	800e062 <_dtoa_r+0x8c2>
 800e04e:	1b1c      	subs	r4, r3, r4
 800e050:	9b03      	ldr	r3, [sp, #12]
 800e052:	2b00      	cmp	r3, #0
 800e054:	f6bf af30 	bge.w	800deb8 <_dtoa_r+0x718>
 800e058:	9b00      	ldr	r3, [sp, #0]
 800e05a:	9a03      	ldr	r2, [sp, #12]
 800e05c:	1a9e      	subs	r6, r3, r2
 800e05e:	2300      	movs	r3, #0
 800e060:	e72b      	b.n	800deba <_dtoa_r+0x71a>
 800e062:	9b08      	ldr	r3, [sp, #32]
 800e064:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e066:	9408      	str	r4, [sp, #32]
 800e068:	1ae3      	subs	r3, r4, r3
 800e06a:	441a      	add	r2, r3
 800e06c:	9e00      	ldr	r6, [sp, #0]
 800e06e:	9b03      	ldr	r3, [sp, #12]
 800e070:	920d      	str	r2, [sp, #52]	@ 0x34
 800e072:	2400      	movs	r4, #0
 800e074:	e721      	b.n	800deba <_dtoa_r+0x71a>
 800e076:	9c08      	ldr	r4, [sp, #32]
 800e078:	9e00      	ldr	r6, [sp, #0]
 800e07a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800e07c:	e728      	b.n	800ded0 <_dtoa_r+0x730>
 800e07e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800e082:	e751      	b.n	800df28 <_dtoa_r+0x788>
 800e084:	9a08      	ldr	r2, [sp, #32]
 800e086:	9902      	ldr	r1, [sp, #8]
 800e088:	e750      	b.n	800df2c <_dtoa_r+0x78c>
 800e08a:	f8cd 8008 	str.w	r8, [sp, #8]
 800e08e:	e751      	b.n	800df34 <_dtoa_r+0x794>
 800e090:	2300      	movs	r3, #0
 800e092:	e779      	b.n	800df88 <_dtoa_r+0x7e8>
 800e094:	9b04      	ldr	r3, [sp, #16]
 800e096:	e777      	b.n	800df88 <_dtoa_r+0x7e8>
 800e098:	2300      	movs	r3, #0
 800e09a:	9308      	str	r3, [sp, #32]
 800e09c:	e779      	b.n	800df92 <_dtoa_r+0x7f2>
 800e09e:	d093      	beq.n	800dfc8 <_dtoa_r+0x828>
 800e0a0:	9a00      	ldr	r2, [sp, #0]
 800e0a2:	331c      	adds	r3, #28
 800e0a4:	441a      	add	r2, r3
 800e0a6:	9200      	str	r2, [sp, #0]
 800e0a8:	9a06      	ldr	r2, [sp, #24]
 800e0aa:	441a      	add	r2, r3
 800e0ac:	441e      	add	r6, r3
 800e0ae:	9206      	str	r2, [sp, #24]
 800e0b0:	e78a      	b.n	800dfc8 <_dtoa_r+0x828>
 800e0b2:	4603      	mov	r3, r0
 800e0b4:	e7f4      	b.n	800e0a0 <_dtoa_r+0x900>
 800e0b6:	9b03      	ldr	r3, [sp, #12]
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	46b8      	mov	r8, r7
 800e0bc:	dc20      	bgt.n	800e100 <_dtoa_r+0x960>
 800e0be:	469b      	mov	fp, r3
 800e0c0:	9b07      	ldr	r3, [sp, #28]
 800e0c2:	2b02      	cmp	r3, #2
 800e0c4:	dd1e      	ble.n	800e104 <_dtoa_r+0x964>
 800e0c6:	f1bb 0f00 	cmp.w	fp, #0
 800e0ca:	f47f adb1 	bne.w	800dc30 <_dtoa_r+0x490>
 800e0ce:	4621      	mov	r1, r4
 800e0d0:	465b      	mov	r3, fp
 800e0d2:	2205      	movs	r2, #5
 800e0d4:	4648      	mov	r0, r9
 800e0d6:	f000 f9df 	bl	800e498 <__multadd>
 800e0da:	4601      	mov	r1, r0
 800e0dc:	4604      	mov	r4, r0
 800e0de:	9802      	ldr	r0, [sp, #8]
 800e0e0:	f000 fbea 	bl	800e8b8 <__mcmp>
 800e0e4:	2800      	cmp	r0, #0
 800e0e6:	f77f ada3 	ble.w	800dc30 <_dtoa_r+0x490>
 800e0ea:	4656      	mov	r6, sl
 800e0ec:	2331      	movs	r3, #49	@ 0x31
 800e0ee:	f806 3b01 	strb.w	r3, [r6], #1
 800e0f2:	f108 0801 	add.w	r8, r8, #1
 800e0f6:	e59f      	b.n	800dc38 <_dtoa_r+0x498>
 800e0f8:	9c03      	ldr	r4, [sp, #12]
 800e0fa:	46b8      	mov	r8, r7
 800e0fc:	4625      	mov	r5, r4
 800e0fe:	e7f4      	b.n	800e0ea <_dtoa_r+0x94a>
 800e100:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800e104:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e106:	2b00      	cmp	r3, #0
 800e108:	f000 8101 	beq.w	800e30e <_dtoa_r+0xb6e>
 800e10c:	2e00      	cmp	r6, #0
 800e10e:	dd05      	ble.n	800e11c <_dtoa_r+0x97c>
 800e110:	4629      	mov	r1, r5
 800e112:	4632      	mov	r2, r6
 800e114:	4648      	mov	r0, r9
 800e116:	f000 fb63 	bl	800e7e0 <__lshift>
 800e11a:	4605      	mov	r5, r0
 800e11c:	9b08      	ldr	r3, [sp, #32]
 800e11e:	2b00      	cmp	r3, #0
 800e120:	d05c      	beq.n	800e1dc <_dtoa_r+0xa3c>
 800e122:	6869      	ldr	r1, [r5, #4]
 800e124:	4648      	mov	r0, r9
 800e126:	f000 f955 	bl	800e3d4 <_Balloc>
 800e12a:	4606      	mov	r6, r0
 800e12c:	b928      	cbnz	r0, 800e13a <_dtoa_r+0x99a>
 800e12e:	4b82      	ldr	r3, [pc, #520]	@ (800e338 <_dtoa_r+0xb98>)
 800e130:	4602      	mov	r2, r0
 800e132:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800e136:	f7ff bb4a 	b.w	800d7ce <_dtoa_r+0x2e>
 800e13a:	692a      	ldr	r2, [r5, #16]
 800e13c:	3202      	adds	r2, #2
 800e13e:	0092      	lsls	r2, r2, #2
 800e140:	f105 010c 	add.w	r1, r5, #12
 800e144:	300c      	adds	r0, #12
 800e146:	f000 fedd 	bl	800ef04 <memcpy>
 800e14a:	2201      	movs	r2, #1
 800e14c:	4631      	mov	r1, r6
 800e14e:	4648      	mov	r0, r9
 800e150:	f000 fb46 	bl	800e7e0 <__lshift>
 800e154:	f10a 0301 	add.w	r3, sl, #1
 800e158:	9300      	str	r3, [sp, #0]
 800e15a:	eb0a 030b 	add.w	r3, sl, fp
 800e15e:	9308      	str	r3, [sp, #32]
 800e160:	9b04      	ldr	r3, [sp, #16]
 800e162:	f003 0301 	and.w	r3, r3, #1
 800e166:	462f      	mov	r7, r5
 800e168:	9306      	str	r3, [sp, #24]
 800e16a:	4605      	mov	r5, r0
 800e16c:	9b00      	ldr	r3, [sp, #0]
 800e16e:	9802      	ldr	r0, [sp, #8]
 800e170:	4621      	mov	r1, r4
 800e172:	f103 3bff 	add.w	fp, r3, #4294967295
 800e176:	f7ff fa8a 	bl	800d68e <quorem>
 800e17a:	4603      	mov	r3, r0
 800e17c:	3330      	adds	r3, #48	@ 0x30
 800e17e:	9003      	str	r0, [sp, #12]
 800e180:	4639      	mov	r1, r7
 800e182:	9802      	ldr	r0, [sp, #8]
 800e184:	9309      	str	r3, [sp, #36]	@ 0x24
 800e186:	f000 fb97 	bl	800e8b8 <__mcmp>
 800e18a:	462a      	mov	r2, r5
 800e18c:	9004      	str	r0, [sp, #16]
 800e18e:	4621      	mov	r1, r4
 800e190:	4648      	mov	r0, r9
 800e192:	f000 fbad 	bl	800e8f0 <__mdiff>
 800e196:	68c2      	ldr	r2, [r0, #12]
 800e198:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e19a:	4606      	mov	r6, r0
 800e19c:	bb02      	cbnz	r2, 800e1e0 <_dtoa_r+0xa40>
 800e19e:	4601      	mov	r1, r0
 800e1a0:	9802      	ldr	r0, [sp, #8]
 800e1a2:	f000 fb89 	bl	800e8b8 <__mcmp>
 800e1a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e1a8:	4602      	mov	r2, r0
 800e1aa:	4631      	mov	r1, r6
 800e1ac:	4648      	mov	r0, r9
 800e1ae:	920c      	str	r2, [sp, #48]	@ 0x30
 800e1b0:	9309      	str	r3, [sp, #36]	@ 0x24
 800e1b2:	f000 f94f 	bl	800e454 <_Bfree>
 800e1b6:	9b07      	ldr	r3, [sp, #28]
 800e1b8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e1ba:	9e00      	ldr	r6, [sp, #0]
 800e1bc:	ea42 0103 	orr.w	r1, r2, r3
 800e1c0:	9b06      	ldr	r3, [sp, #24]
 800e1c2:	4319      	orrs	r1, r3
 800e1c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e1c6:	d10d      	bne.n	800e1e4 <_dtoa_r+0xa44>
 800e1c8:	2b39      	cmp	r3, #57	@ 0x39
 800e1ca:	d027      	beq.n	800e21c <_dtoa_r+0xa7c>
 800e1cc:	9a04      	ldr	r2, [sp, #16]
 800e1ce:	2a00      	cmp	r2, #0
 800e1d0:	dd01      	ble.n	800e1d6 <_dtoa_r+0xa36>
 800e1d2:	9b03      	ldr	r3, [sp, #12]
 800e1d4:	3331      	adds	r3, #49	@ 0x31
 800e1d6:	f88b 3000 	strb.w	r3, [fp]
 800e1da:	e52e      	b.n	800dc3a <_dtoa_r+0x49a>
 800e1dc:	4628      	mov	r0, r5
 800e1de:	e7b9      	b.n	800e154 <_dtoa_r+0x9b4>
 800e1e0:	2201      	movs	r2, #1
 800e1e2:	e7e2      	b.n	800e1aa <_dtoa_r+0xa0a>
 800e1e4:	9904      	ldr	r1, [sp, #16]
 800e1e6:	2900      	cmp	r1, #0
 800e1e8:	db04      	blt.n	800e1f4 <_dtoa_r+0xa54>
 800e1ea:	9807      	ldr	r0, [sp, #28]
 800e1ec:	4301      	orrs	r1, r0
 800e1ee:	9806      	ldr	r0, [sp, #24]
 800e1f0:	4301      	orrs	r1, r0
 800e1f2:	d120      	bne.n	800e236 <_dtoa_r+0xa96>
 800e1f4:	2a00      	cmp	r2, #0
 800e1f6:	ddee      	ble.n	800e1d6 <_dtoa_r+0xa36>
 800e1f8:	9902      	ldr	r1, [sp, #8]
 800e1fa:	9300      	str	r3, [sp, #0]
 800e1fc:	2201      	movs	r2, #1
 800e1fe:	4648      	mov	r0, r9
 800e200:	f000 faee 	bl	800e7e0 <__lshift>
 800e204:	4621      	mov	r1, r4
 800e206:	9002      	str	r0, [sp, #8]
 800e208:	f000 fb56 	bl	800e8b8 <__mcmp>
 800e20c:	2800      	cmp	r0, #0
 800e20e:	9b00      	ldr	r3, [sp, #0]
 800e210:	dc02      	bgt.n	800e218 <_dtoa_r+0xa78>
 800e212:	d1e0      	bne.n	800e1d6 <_dtoa_r+0xa36>
 800e214:	07da      	lsls	r2, r3, #31
 800e216:	d5de      	bpl.n	800e1d6 <_dtoa_r+0xa36>
 800e218:	2b39      	cmp	r3, #57	@ 0x39
 800e21a:	d1da      	bne.n	800e1d2 <_dtoa_r+0xa32>
 800e21c:	2339      	movs	r3, #57	@ 0x39
 800e21e:	f88b 3000 	strb.w	r3, [fp]
 800e222:	4633      	mov	r3, r6
 800e224:	461e      	mov	r6, r3
 800e226:	3b01      	subs	r3, #1
 800e228:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e22c:	2a39      	cmp	r2, #57	@ 0x39
 800e22e:	d04e      	beq.n	800e2ce <_dtoa_r+0xb2e>
 800e230:	3201      	adds	r2, #1
 800e232:	701a      	strb	r2, [r3, #0]
 800e234:	e501      	b.n	800dc3a <_dtoa_r+0x49a>
 800e236:	2a00      	cmp	r2, #0
 800e238:	dd03      	ble.n	800e242 <_dtoa_r+0xaa2>
 800e23a:	2b39      	cmp	r3, #57	@ 0x39
 800e23c:	d0ee      	beq.n	800e21c <_dtoa_r+0xa7c>
 800e23e:	3301      	adds	r3, #1
 800e240:	e7c9      	b.n	800e1d6 <_dtoa_r+0xa36>
 800e242:	9a00      	ldr	r2, [sp, #0]
 800e244:	9908      	ldr	r1, [sp, #32]
 800e246:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e24a:	428a      	cmp	r2, r1
 800e24c:	d028      	beq.n	800e2a0 <_dtoa_r+0xb00>
 800e24e:	9902      	ldr	r1, [sp, #8]
 800e250:	2300      	movs	r3, #0
 800e252:	220a      	movs	r2, #10
 800e254:	4648      	mov	r0, r9
 800e256:	f000 f91f 	bl	800e498 <__multadd>
 800e25a:	42af      	cmp	r7, r5
 800e25c:	9002      	str	r0, [sp, #8]
 800e25e:	f04f 0300 	mov.w	r3, #0
 800e262:	f04f 020a 	mov.w	r2, #10
 800e266:	4639      	mov	r1, r7
 800e268:	4648      	mov	r0, r9
 800e26a:	d107      	bne.n	800e27c <_dtoa_r+0xadc>
 800e26c:	f000 f914 	bl	800e498 <__multadd>
 800e270:	4607      	mov	r7, r0
 800e272:	4605      	mov	r5, r0
 800e274:	9b00      	ldr	r3, [sp, #0]
 800e276:	3301      	adds	r3, #1
 800e278:	9300      	str	r3, [sp, #0]
 800e27a:	e777      	b.n	800e16c <_dtoa_r+0x9cc>
 800e27c:	f000 f90c 	bl	800e498 <__multadd>
 800e280:	4629      	mov	r1, r5
 800e282:	4607      	mov	r7, r0
 800e284:	2300      	movs	r3, #0
 800e286:	220a      	movs	r2, #10
 800e288:	4648      	mov	r0, r9
 800e28a:	f000 f905 	bl	800e498 <__multadd>
 800e28e:	4605      	mov	r5, r0
 800e290:	e7f0      	b.n	800e274 <_dtoa_r+0xad4>
 800e292:	f1bb 0f00 	cmp.w	fp, #0
 800e296:	bfcc      	ite	gt
 800e298:	465e      	movgt	r6, fp
 800e29a:	2601      	movle	r6, #1
 800e29c:	4456      	add	r6, sl
 800e29e:	2700      	movs	r7, #0
 800e2a0:	9902      	ldr	r1, [sp, #8]
 800e2a2:	9300      	str	r3, [sp, #0]
 800e2a4:	2201      	movs	r2, #1
 800e2a6:	4648      	mov	r0, r9
 800e2a8:	f000 fa9a 	bl	800e7e0 <__lshift>
 800e2ac:	4621      	mov	r1, r4
 800e2ae:	9002      	str	r0, [sp, #8]
 800e2b0:	f000 fb02 	bl	800e8b8 <__mcmp>
 800e2b4:	2800      	cmp	r0, #0
 800e2b6:	dcb4      	bgt.n	800e222 <_dtoa_r+0xa82>
 800e2b8:	d102      	bne.n	800e2c0 <_dtoa_r+0xb20>
 800e2ba:	9b00      	ldr	r3, [sp, #0]
 800e2bc:	07db      	lsls	r3, r3, #31
 800e2be:	d4b0      	bmi.n	800e222 <_dtoa_r+0xa82>
 800e2c0:	4633      	mov	r3, r6
 800e2c2:	461e      	mov	r6, r3
 800e2c4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e2c8:	2a30      	cmp	r2, #48	@ 0x30
 800e2ca:	d0fa      	beq.n	800e2c2 <_dtoa_r+0xb22>
 800e2cc:	e4b5      	b.n	800dc3a <_dtoa_r+0x49a>
 800e2ce:	459a      	cmp	sl, r3
 800e2d0:	d1a8      	bne.n	800e224 <_dtoa_r+0xa84>
 800e2d2:	2331      	movs	r3, #49	@ 0x31
 800e2d4:	f108 0801 	add.w	r8, r8, #1
 800e2d8:	f88a 3000 	strb.w	r3, [sl]
 800e2dc:	e4ad      	b.n	800dc3a <_dtoa_r+0x49a>
 800e2de:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e2e0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800e33c <_dtoa_r+0xb9c>
 800e2e4:	b11b      	cbz	r3, 800e2ee <_dtoa_r+0xb4e>
 800e2e6:	f10a 0308 	add.w	r3, sl, #8
 800e2ea:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800e2ec:	6013      	str	r3, [r2, #0]
 800e2ee:	4650      	mov	r0, sl
 800e2f0:	b017      	add	sp, #92	@ 0x5c
 800e2f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2f6:	9b07      	ldr	r3, [sp, #28]
 800e2f8:	2b01      	cmp	r3, #1
 800e2fa:	f77f ae2e 	ble.w	800df5a <_dtoa_r+0x7ba>
 800e2fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e300:	9308      	str	r3, [sp, #32]
 800e302:	2001      	movs	r0, #1
 800e304:	e64d      	b.n	800dfa2 <_dtoa_r+0x802>
 800e306:	f1bb 0f00 	cmp.w	fp, #0
 800e30a:	f77f aed9 	ble.w	800e0c0 <_dtoa_r+0x920>
 800e30e:	4656      	mov	r6, sl
 800e310:	9802      	ldr	r0, [sp, #8]
 800e312:	4621      	mov	r1, r4
 800e314:	f7ff f9bb 	bl	800d68e <quorem>
 800e318:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800e31c:	f806 3b01 	strb.w	r3, [r6], #1
 800e320:	eba6 020a 	sub.w	r2, r6, sl
 800e324:	4593      	cmp	fp, r2
 800e326:	ddb4      	ble.n	800e292 <_dtoa_r+0xaf2>
 800e328:	9902      	ldr	r1, [sp, #8]
 800e32a:	2300      	movs	r3, #0
 800e32c:	220a      	movs	r2, #10
 800e32e:	4648      	mov	r0, r9
 800e330:	f000 f8b2 	bl	800e498 <__multadd>
 800e334:	9002      	str	r0, [sp, #8]
 800e336:	e7eb      	b.n	800e310 <_dtoa_r+0xb70>
 800e338:	0800f6c8 	.word	0x0800f6c8
 800e33c:	0800f64c 	.word	0x0800f64c

0800e340 <_free_r>:
 800e340:	b538      	push	{r3, r4, r5, lr}
 800e342:	4605      	mov	r5, r0
 800e344:	2900      	cmp	r1, #0
 800e346:	d041      	beq.n	800e3cc <_free_r+0x8c>
 800e348:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e34c:	1f0c      	subs	r4, r1, #4
 800e34e:	2b00      	cmp	r3, #0
 800e350:	bfb8      	it	lt
 800e352:	18e4      	addlt	r4, r4, r3
 800e354:	f7fe fb82 	bl	800ca5c <__malloc_lock>
 800e358:	4a1d      	ldr	r2, [pc, #116]	@ (800e3d0 <_free_r+0x90>)
 800e35a:	6813      	ldr	r3, [r2, #0]
 800e35c:	b933      	cbnz	r3, 800e36c <_free_r+0x2c>
 800e35e:	6063      	str	r3, [r4, #4]
 800e360:	6014      	str	r4, [r2, #0]
 800e362:	4628      	mov	r0, r5
 800e364:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e368:	f7fe bb7e 	b.w	800ca68 <__malloc_unlock>
 800e36c:	42a3      	cmp	r3, r4
 800e36e:	d908      	bls.n	800e382 <_free_r+0x42>
 800e370:	6820      	ldr	r0, [r4, #0]
 800e372:	1821      	adds	r1, r4, r0
 800e374:	428b      	cmp	r3, r1
 800e376:	bf01      	itttt	eq
 800e378:	6819      	ldreq	r1, [r3, #0]
 800e37a:	685b      	ldreq	r3, [r3, #4]
 800e37c:	1809      	addeq	r1, r1, r0
 800e37e:	6021      	streq	r1, [r4, #0]
 800e380:	e7ed      	b.n	800e35e <_free_r+0x1e>
 800e382:	461a      	mov	r2, r3
 800e384:	685b      	ldr	r3, [r3, #4]
 800e386:	b10b      	cbz	r3, 800e38c <_free_r+0x4c>
 800e388:	42a3      	cmp	r3, r4
 800e38a:	d9fa      	bls.n	800e382 <_free_r+0x42>
 800e38c:	6811      	ldr	r1, [r2, #0]
 800e38e:	1850      	adds	r0, r2, r1
 800e390:	42a0      	cmp	r0, r4
 800e392:	d10b      	bne.n	800e3ac <_free_r+0x6c>
 800e394:	6820      	ldr	r0, [r4, #0]
 800e396:	4401      	add	r1, r0
 800e398:	1850      	adds	r0, r2, r1
 800e39a:	4283      	cmp	r3, r0
 800e39c:	6011      	str	r1, [r2, #0]
 800e39e:	d1e0      	bne.n	800e362 <_free_r+0x22>
 800e3a0:	6818      	ldr	r0, [r3, #0]
 800e3a2:	685b      	ldr	r3, [r3, #4]
 800e3a4:	6053      	str	r3, [r2, #4]
 800e3a6:	4408      	add	r0, r1
 800e3a8:	6010      	str	r0, [r2, #0]
 800e3aa:	e7da      	b.n	800e362 <_free_r+0x22>
 800e3ac:	d902      	bls.n	800e3b4 <_free_r+0x74>
 800e3ae:	230c      	movs	r3, #12
 800e3b0:	602b      	str	r3, [r5, #0]
 800e3b2:	e7d6      	b.n	800e362 <_free_r+0x22>
 800e3b4:	6820      	ldr	r0, [r4, #0]
 800e3b6:	1821      	adds	r1, r4, r0
 800e3b8:	428b      	cmp	r3, r1
 800e3ba:	bf04      	itt	eq
 800e3bc:	6819      	ldreq	r1, [r3, #0]
 800e3be:	685b      	ldreq	r3, [r3, #4]
 800e3c0:	6063      	str	r3, [r4, #4]
 800e3c2:	bf04      	itt	eq
 800e3c4:	1809      	addeq	r1, r1, r0
 800e3c6:	6021      	streq	r1, [r4, #0]
 800e3c8:	6054      	str	r4, [r2, #4]
 800e3ca:	e7ca      	b.n	800e362 <_free_r+0x22>
 800e3cc:	bd38      	pop	{r3, r4, r5, pc}
 800e3ce:	bf00      	nop
 800e3d0:	20000c6c 	.word	0x20000c6c

0800e3d4 <_Balloc>:
 800e3d4:	b570      	push	{r4, r5, r6, lr}
 800e3d6:	69c6      	ldr	r6, [r0, #28]
 800e3d8:	4604      	mov	r4, r0
 800e3da:	460d      	mov	r5, r1
 800e3dc:	b976      	cbnz	r6, 800e3fc <_Balloc+0x28>
 800e3de:	2010      	movs	r0, #16
 800e3e0:	f7fe fa8a 	bl	800c8f8 <malloc>
 800e3e4:	4602      	mov	r2, r0
 800e3e6:	61e0      	str	r0, [r4, #28]
 800e3e8:	b920      	cbnz	r0, 800e3f4 <_Balloc+0x20>
 800e3ea:	4b18      	ldr	r3, [pc, #96]	@ (800e44c <_Balloc+0x78>)
 800e3ec:	4818      	ldr	r0, [pc, #96]	@ (800e450 <_Balloc+0x7c>)
 800e3ee:	216b      	movs	r1, #107	@ 0x6b
 800e3f0:	f000 fd96 	bl	800ef20 <__assert_func>
 800e3f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e3f8:	6006      	str	r6, [r0, #0]
 800e3fa:	60c6      	str	r6, [r0, #12]
 800e3fc:	69e6      	ldr	r6, [r4, #28]
 800e3fe:	68f3      	ldr	r3, [r6, #12]
 800e400:	b183      	cbz	r3, 800e424 <_Balloc+0x50>
 800e402:	69e3      	ldr	r3, [r4, #28]
 800e404:	68db      	ldr	r3, [r3, #12]
 800e406:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e40a:	b9b8      	cbnz	r0, 800e43c <_Balloc+0x68>
 800e40c:	2101      	movs	r1, #1
 800e40e:	fa01 f605 	lsl.w	r6, r1, r5
 800e412:	1d72      	adds	r2, r6, #5
 800e414:	0092      	lsls	r2, r2, #2
 800e416:	4620      	mov	r0, r4
 800e418:	f000 fda0 	bl	800ef5c <_calloc_r>
 800e41c:	b160      	cbz	r0, 800e438 <_Balloc+0x64>
 800e41e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e422:	e00e      	b.n	800e442 <_Balloc+0x6e>
 800e424:	2221      	movs	r2, #33	@ 0x21
 800e426:	2104      	movs	r1, #4
 800e428:	4620      	mov	r0, r4
 800e42a:	f000 fd97 	bl	800ef5c <_calloc_r>
 800e42e:	69e3      	ldr	r3, [r4, #28]
 800e430:	60f0      	str	r0, [r6, #12]
 800e432:	68db      	ldr	r3, [r3, #12]
 800e434:	2b00      	cmp	r3, #0
 800e436:	d1e4      	bne.n	800e402 <_Balloc+0x2e>
 800e438:	2000      	movs	r0, #0
 800e43a:	bd70      	pop	{r4, r5, r6, pc}
 800e43c:	6802      	ldr	r2, [r0, #0]
 800e43e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e442:	2300      	movs	r3, #0
 800e444:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e448:	e7f7      	b.n	800e43a <_Balloc+0x66>
 800e44a:	bf00      	nop
 800e44c:	0800f659 	.word	0x0800f659
 800e450:	0800f6d9 	.word	0x0800f6d9

0800e454 <_Bfree>:
 800e454:	b570      	push	{r4, r5, r6, lr}
 800e456:	69c6      	ldr	r6, [r0, #28]
 800e458:	4605      	mov	r5, r0
 800e45a:	460c      	mov	r4, r1
 800e45c:	b976      	cbnz	r6, 800e47c <_Bfree+0x28>
 800e45e:	2010      	movs	r0, #16
 800e460:	f7fe fa4a 	bl	800c8f8 <malloc>
 800e464:	4602      	mov	r2, r0
 800e466:	61e8      	str	r0, [r5, #28]
 800e468:	b920      	cbnz	r0, 800e474 <_Bfree+0x20>
 800e46a:	4b09      	ldr	r3, [pc, #36]	@ (800e490 <_Bfree+0x3c>)
 800e46c:	4809      	ldr	r0, [pc, #36]	@ (800e494 <_Bfree+0x40>)
 800e46e:	218f      	movs	r1, #143	@ 0x8f
 800e470:	f000 fd56 	bl	800ef20 <__assert_func>
 800e474:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e478:	6006      	str	r6, [r0, #0]
 800e47a:	60c6      	str	r6, [r0, #12]
 800e47c:	b13c      	cbz	r4, 800e48e <_Bfree+0x3a>
 800e47e:	69eb      	ldr	r3, [r5, #28]
 800e480:	6862      	ldr	r2, [r4, #4]
 800e482:	68db      	ldr	r3, [r3, #12]
 800e484:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e488:	6021      	str	r1, [r4, #0]
 800e48a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e48e:	bd70      	pop	{r4, r5, r6, pc}
 800e490:	0800f659 	.word	0x0800f659
 800e494:	0800f6d9 	.word	0x0800f6d9

0800e498 <__multadd>:
 800e498:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e49c:	690d      	ldr	r5, [r1, #16]
 800e49e:	4607      	mov	r7, r0
 800e4a0:	460c      	mov	r4, r1
 800e4a2:	461e      	mov	r6, r3
 800e4a4:	f101 0c14 	add.w	ip, r1, #20
 800e4a8:	2000      	movs	r0, #0
 800e4aa:	f8dc 3000 	ldr.w	r3, [ip]
 800e4ae:	b299      	uxth	r1, r3
 800e4b0:	fb02 6101 	mla	r1, r2, r1, r6
 800e4b4:	0c1e      	lsrs	r6, r3, #16
 800e4b6:	0c0b      	lsrs	r3, r1, #16
 800e4b8:	fb02 3306 	mla	r3, r2, r6, r3
 800e4bc:	b289      	uxth	r1, r1
 800e4be:	3001      	adds	r0, #1
 800e4c0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e4c4:	4285      	cmp	r5, r0
 800e4c6:	f84c 1b04 	str.w	r1, [ip], #4
 800e4ca:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e4ce:	dcec      	bgt.n	800e4aa <__multadd+0x12>
 800e4d0:	b30e      	cbz	r6, 800e516 <__multadd+0x7e>
 800e4d2:	68a3      	ldr	r3, [r4, #8]
 800e4d4:	42ab      	cmp	r3, r5
 800e4d6:	dc19      	bgt.n	800e50c <__multadd+0x74>
 800e4d8:	6861      	ldr	r1, [r4, #4]
 800e4da:	4638      	mov	r0, r7
 800e4dc:	3101      	adds	r1, #1
 800e4de:	f7ff ff79 	bl	800e3d4 <_Balloc>
 800e4e2:	4680      	mov	r8, r0
 800e4e4:	b928      	cbnz	r0, 800e4f2 <__multadd+0x5a>
 800e4e6:	4602      	mov	r2, r0
 800e4e8:	4b0c      	ldr	r3, [pc, #48]	@ (800e51c <__multadd+0x84>)
 800e4ea:	480d      	ldr	r0, [pc, #52]	@ (800e520 <__multadd+0x88>)
 800e4ec:	21ba      	movs	r1, #186	@ 0xba
 800e4ee:	f000 fd17 	bl	800ef20 <__assert_func>
 800e4f2:	6922      	ldr	r2, [r4, #16]
 800e4f4:	3202      	adds	r2, #2
 800e4f6:	f104 010c 	add.w	r1, r4, #12
 800e4fa:	0092      	lsls	r2, r2, #2
 800e4fc:	300c      	adds	r0, #12
 800e4fe:	f000 fd01 	bl	800ef04 <memcpy>
 800e502:	4621      	mov	r1, r4
 800e504:	4638      	mov	r0, r7
 800e506:	f7ff ffa5 	bl	800e454 <_Bfree>
 800e50a:	4644      	mov	r4, r8
 800e50c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e510:	3501      	adds	r5, #1
 800e512:	615e      	str	r6, [r3, #20]
 800e514:	6125      	str	r5, [r4, #16]
 800e516:	4620      	mov	r0, r4
 800e518:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e51c:	0800f6c8 	.word	0x0800f6c8
 800e520:	0800f6d9 	.word	0x0800f6d9

0800e524 <__hi0bits>:
 800e524:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e528:	4603      	mov	r3, r0
 800e52a:	bf36      	itet	cc
 800e52c:	0403      	lslcc	r3, r0, #16
 800e52e:	2000      	movcs	r0, #0
 800e530:	2010      	movcc	r0, #16
 800e532:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e536:	bf3c      	itt	cc
 800e538:	021b      	lslcc	r3, r3, #8
 800e53a:	3008      	addcc	r0, #8
 800e53c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e540:	bf3c      	itt	cc
 800e542:	011b      	lslcc	r3, r3, #4
 800e544:	3004      	addcc	r0, #4
 800e546:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e54a:	bf3c      	itt	cc
 800e54c:	009b      	lslcc	r3, r3, #2
 800e54e:	3002      	addcc	r0, #2
 800e550:	2b00      	cmp	r3, #0
 800e552:	db05      	blt.n	800e560 <__hi0bits+0x3c>
 800e554:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e558:	f100 0001 	add.w	r0, r0, #1
 800e55c:	bf08      	it	eq
 800e55e:	2020      	moveq	r0, #32
 800e560:	4770      	bx	lr

0800e562 <__lo0bits>:
 800e562:	6803      	ldr	r3, [r0, #0]
 800e564:	4602      	mov	r2, r0
 800e566:	f013 0007 	ands.w	r0, r3, #7
 800e56a:	d00b      	beq.n	800e584 <__lo0bits+0x22>
 800e56c:	07d9      	lsls	r1, r3, #31
 800e56e:	d421      	bmi.n	800e5b4 <__lo0bits+0x52>
 800e570:	0798      	lsls	r0, r3, #30
 800e572:	bf49      	itett	mi
 800e574:	085b      	lsrmi	r3, r3, #1
 800e576:	089b      	lsrpl	r3, r3, #2
 800e578:	2001      	movmi	r0, #1
 800e57a:	6013      	strmi	r3, [r2, #0]
 800e57c:	bf5c      	itt	pl
 800e57e:	6013      	strpl	r3, [r2, #0]
 800e580:	2002      	movpl	r0, #2
 800e582:	4770      	bx	lr
 800e584:	b299      	uxth	r1, r3
 800e586:	b909      	cbnz	r1, 800e58c <__lo0bits+0x2a>
 800e588:	0c1b      	lsrs	r3, r3, #16
 800e58a:	2010      	movs	r0, #16
 800e58c:	b2d9      	uxtb	r1, r3
 800e58e:	b909      	cbnz	r1, 800e594 <__lo0bits+0x32>
 800e590:	3008      	adds	r0, #8
 800e592:	0a1b      	lsrs	r3, r3, #8
 800e594:	0719      	lsls	r1, r3, #28
 800e596:	bf04      	itt	eq
 800e598:	091b      	lsreq	r3, r3, #4
 800e59a:	3004      	addeq	r0, #4
 800e59c:	0799      	lsls	r1, r3, #30
 800e59e:	bf04      	itt	eq
 800e5a0:	089b      	lsreq	r3, r3, #2
 800e5a2:	3002      	addeq	r0, #2
 800e5a4:	07d9      	lsls	r1, r3, #31
 800e5a6:	d403      	bmi.n	800e5b0 <__lo0bits+0x4e>
 800e5a8:	085b      	lsrs	r3, r3, #1
 800e5aa:	f100 0001 	add.w	r0, r0, #1
 800e5ae:	d003      	beq.n	800e5b8 <__lo0bits+0x56>
 800e5b0:	6013      	str	r3, [r2, #0]
 800e5b2:	4770      	bx	lr
 800e5b4:	2000      	movs	r0, #0
 800e5b6:	4770      	bx	lr
 800e5b8:	2020      	movs	r0, #32
 800e5ba:	4770      	bx	lr

0800e5bc <__i2b>:
 800e5bc:	b510      	push	{r4, lr}
 800e5be:	460c      	mov	r4, r1
 800e5c0:	2101      	movs	r1, #1
 800e5c2:	f7ff ff07 	bl	800e3d4 <_Balloc>
 800e5c6:	4602      	mov	r2, r0
 800e5c8:	b928      	cbnz	r0, 800e5d6 <__i2b+0x1a>
 800e5ca:	4b05      	ldr	r3, [pc, #20]	@ (800e5e0 <__i2b+0x24>)
 800e5cc:	4805      	ldr	r0, [pc, #20]	@ (800e5e4 <__i2b+0x28>)
 800e5ce:	f240 1145 	movw	r1, #325	@ 0x145
 800e5d2:	f000 fca5 	bl	800ef20 <__assert_func>
 800e5d6:	2301      	movs	r3, #1
 800e5d8:	6144      	str	r4, [r0, #20]
 800e5da:	6103      	str	r3, [r0, #16]
 800e5dc:	bd10      	pop	{r4, pc}
 800e5de:	bf00      	nop
 800e5e0:	0800f6c8 	.word	0x0800f6c8
 800e5e4:	0800f6d9 	.word	0x0800f6d9

0800e5e8 <__multiply>:
 800e5e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5ec:	4617      	mov	r7, r2
 800e5ee:	690a      	ldr	r2, [r1, #16]
 800e5f0:	693b      	ldr	r3, [r7, #16]
 800e5f2:	429a      	cmp	r2, r3
 800e5f4:	bfa8      	it	ge
 800e5f6:	463b      	movge	r3, r7
 800e5f8:	4689      	mov	r9, r1
 800e5fa:	bfa4      	itt	ge
 800e5fc:	460f      	movge	r7, r1
 800e5fe:	4699      	movge	r9, r3
 800e600:	693d      	ldr	r5, [r7, #16]
 800e602:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e606:	68bb      	ldr	r3, [r7, #8]
 800e608:	6879      	ldr	r1, [r7, #4]
 800e60a:	eb05 060a 	add.w	r6, r5, sl
 800e60e:	42b3      	cmp	r3, r6
 800e610:	b085      	sub	sp, #20
 800e612:	bfb8      	it	lt
 800e614:	3101      	addlt	r1, #1
 800e616:	f7ff fedd 	bl	800e3d4 <_Balloc>
 800e61a:	b930      	cbnz	r0, 800e62a <__multiply+0x42>
 800e61c:	4602      	mov	r2, r0
 800e61e:	4b41      	ldr	r3, [pc, #260]	@ (800e724 <__multiply+0x13c>)
 800e620:	4841      	ldr	r0, [pc, #260]	@ (800e728 <__multiply+0x140>)
 800e622:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e626:	f000 fc7b 	bl	800ef20 <__assert_func>
 800e62a:	f100 0414 	add.w	r4, r0, #20
 800e62e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800e632:	4623      	mov	r3, r4
 800e634:	2200      	movs	r2, #0
 800e636:	4573      	cmp	r3, lr
 800e638:	d320      	bcc.n	800e67c <__multiply+0x94>
 800e63a:	f107 0814 	add.w	r8, r7, #20
 800e63e:	f109 0114 	add.w	r1, r9, #20
 800e642:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800e646:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800e64a:	9302      	str	r3, [sp, #8]
 800e64c:	1beb      	subs	r3, r5, r7
 800e64e:	3b15      	subs	r3, #21
 800e650:	f023 0303 	bic.w	r3, r3, #3
 800e654:	3304      	adds	r3, #4
 800e656:	3715      	adds	r7, #21
 800e658:	42bd      	cmp	r5, r7
 800e65a:	bf38      	it	cc
 800e65c:	2304      	movcc	r3, #4
 800e65e:	9301      	str	r3, [sp, #4]
 800e660:	9b02      	ldr	r3, [sp, #8]
 800e662:	9103      	str	r1, [sp, #12]
 800e664:	428b      	cmp	r3, r1
 800e666:	d80c      	bhi.n	800e682 <__multiply+0x9a>
 800e668:	2e00      	cmp	r6, #0
 800e66a:	dd03      	ble.n	800e674 <__multiply+0x8c>
 800e66c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800e670:	2b00      	cmp	r3, #0
 800e672:	d055      	beq.n	800e720 <__multiply+0x138>
 800e674:	6106      	str	r6, [r0, #16]
 800e676:	b005      	add	sp, #20
 800e678:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e67c:	f843 2b04 	str.w	r2, [r3], #4
 800e680:	e7d9      	b.n	800e636 <__multiply+0x4e>
 800e682:	f8b1 a000 	ldrh.w	sl, [r1]
 800e686:	f1ba 0f00 	cmp.w	sl, #0
 800e68a:	d01f      	beq.n	800e6cc <__multiply+0xe4>
 800e68c:	46c4      	mov	ip, r8
 800e68e:	46a1      	mov	r9, r4
 800e690:	2700      	movs	r7, #0
 800e692:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e696:	f8d9 3000 	ldr.w	r3, [r9]
 800e69a:	fa1f fb82 	uxth.w	fp, r2
 800e69e:	b29b      	uxth	r3, r3
 800e6a0:	fb0a 330b 	mla	r3, sl, fp, r3
 800e6a4:	443b      	add	r3, r7
 800e6a6:	f8d9 7000 	ldr.w	r7, [r9]
 800e6aa:	0c12      	lsrs	r2, r2, #16
 800e6ac:	0c3f      	lsrs	r7, r7, #16
 800e6ae:	fb0a 7202 	mla	r2, sl, r2, r7
 800e6b2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800e6b6:	b29b      	uxth	r3, r3
 800e6b8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e6bc:	4565      	cmp	r5, ip
 800e6be:	f849 3b04 	str.w	r3, [r9], #4
 800e6c2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800e6c6:	d8e4      	bhi.n	800e692 <__multiply+0xaa>
 800e6c8:	9b01      	ldr	r3, [sp, #4]
 800e6ca:	50e7      	str	r7, [r4, r3]
 800e6cc:	9b03      	ldr	r3, [sp, #12]
 800e6ce:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e6d2:	3104      	adds	r1, #4
 800e6d4:	f1b9 0f00 	cmp.w	r9, #0
 800e6d8:	d020      	beq.n	800e71c <__multiply+0x134>
 800e6da:	6823      	ldr	r3, [r4, #0]
 800e6dc:	4647      	mov	r7, r8
 800e6de:	46a4      	mov	ip, r4
 800e6e0:	f04f 0a00 	mov.w	sl, #0
 800e6e4:	f8b7 b000 	ldrh.w	fp, [r7]
 800e6e8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800e6ec:	fb09 220b 	mla	r2, r9, fp, r2
 800e6f0:	4452      	add	r2, sl
 800e6f2:	b29b      	uxth	r3, r3
 800e6f4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e6f8:	f84c 3b04 	str.w	r3, [ip], #4
 800e6fc:	f857 3b04 	ldr.w	r3, [r7], #4
 800e700:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e704:	f8bc 3000 	ldrh.w	r3, [ip]
 800e708:	fb09 330a 	mla	r3, r9, sl, r3
 800e70c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800e710:	42bd      	cmp	r5, r7
 800e712:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e716:	d8e5      	bhi.n	800e6e4 <__multiply+0xfc>
 800e718:	9a01      	ldr	r2, [sp, #4]
 800e71a:	50a3      	str	r3, [r4, r2]
 800e71c:	3404      	adds	r4, #4
 800e71e:	e79f      	b.n	800e660 <__multiply+0x78>
 800e720:	3e01      	subs	r6, #1
 800e722:	e7a1      	b.n	800e668 <__multiply+0x80>
 800e724:	0800f6c8 	.word	0x0800f6c8
 800e728:	0800f6d9 	.word	0x0800f6d9

0800e72c <__pow5mult>:
 800e72c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e730:	4615      	mov	r5, r2
 800e732:	f012 0203 	ands.w	r2, r2, #3
 800e736:	4607      	mov	r7, r0
 800e738:	460e      	mov	r6, r1
 800e73a:	d007      	beq.n	800e74c <__pow5mult+0x20>
 800e73c:	4c25      	ldr	r4, [pc, #148]	@ (800e7d4 <__pow5mult+0xa8>)
 800e73e:	3a01      	subs	r2, #1
 800e740:	2300      	movs	r3, #0
 800e742:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e746:	f7ff fea7 	bl	800e498 <__multadd>
 800e74a:	4606      	mov	r6, r0
 800e74c:	10ad      	asrs	r5, r5, #2
 800e74e:	d03d      	beq.n	800e7cc <__pow5mult+0xa0>
 800e750:	69fc      	ldr	r4, [r7, #28]
 800e752:	b97c      	cbnz	r4, 800e774 <__pow5mult+0x48>
 800e754:	2010      	movs	r0, #16
 800e756:	f7fe f8cf 	bl	800c8f8 <malloc>
 800e75a:	4602      	mov	r2, r0
 800e75c:	61f8      	str	r0, [r7, #28]
 800e75e:	b928      	cbnz	r0, 800e76c <__pow5mult+0x40>
 800e760:	4b1d      	ldr	r3, [pc, #116]	@ (800e7d8 <__pow5mult+0xac>)
 800e762:	481e      	ldr	r0, [pc, #120]	@ (800e7dc <__pow5mult+0xb0>)
 800e764:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e768:	f000 fbda 	bl	800ef20 <__assert_func>
 800e76c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e770:	6004      	str	r4, [r0, #0]
 800e772:	60c4      	str	r4, [r0, #12]
 800e774:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e778:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e77c:	b94c      	cbnz	r4, 800e792 <__pow5mult+0x66>
 800e77e:	f240 2171 	movw	r1, #625	@ 0x271
 800e782:	4638      	mov	r0, r7
 800e784:	f7ff ff1a 	bl	800e5bc <__i2b>
 800e788:	2300      	movs	r3, #0
 800e78a:	f8c8 0008 	str.w	r0, [r8, #8]
 800e78e:	4604      	mov	r4, r0
 800e790:	6003      	str	r3, [r0, #0]
 800e792:	f04f 0900 	mov.w	r9, #0
 800e796:	07eb      	lsls	r3, r5, #31
 800e798:	d50a      	bpl.n	800e7b0 <__pow5mult+0x84>
 800e79a:	4631      	mov	r1, r6
 800e79c:	4622      	mov	r2, r4
 800e79e:	4638      	mov	r0, r7
 800e7a0:	f7ff ff22 	bl	800e5e8 <__multiply>
 800e7a4:	4631      	mov	r1, r6
 800e7a6:	4680      	mov	r8, r0
 800e7a8:	4638      	mov	r0, r7
 800e7aa:	f7ff fe53 	bl	800e454 <_Bfree>
 800e7ae:	4646      	mov	r6, r8
 800e7b0:	106d      	asrs	r5, r5, #1
 800e7b2:	d00b      	beq.n	800e7cc <__pow5mult+0xa0>
 800e7b4:	6820      	ldr	r0, [r4, #0]
 800e7b6:	b938      	cbnz	r0, 800e7c8 <__pow5mult+0x9c>
 800e7b8:	4622      	mov	r2, r4
 800e7ba:	4621      	mov	r1, r4
 800e7bc:	4638      	mov	r0, r7
 800e7be:	f7ff ff13 	bl	800e5e8 <__multiply>
 800e7c2:	6020      	str	r0, [r4, #0]
 800e7c4:	f8c0 9000 	str.w	r9, [r0]
 800e7c8:	4604      	mov	r4, r0
 800e7ca:	e7e4      	b.n	800e796 <__pow5mult+0x6a>
 800e7cc:	4630      	mov	r0, r6
 800e7ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e7d2:	bf00      	nop
 800e7d4:	0800f78c 	.word	0x0800f78c
 800e7d8:	0800f659 	.word	0x0800f659
 800e7dc:	0800f6d9 	.word	0x0800f6d9

0800e7e0 <__lshift>:
 800e7e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e7e4:	460c      	mov	r4, r1
 800e7e6:	6849      	ldr	r1, [r1, #4]
 800e7e8:	6923      	ldr	r3, [r4, #16]
 800e7ea:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e7ee:	68a3      	ldr	r3, [r4, #8]
 800e7f0:	4607      	mov	r7, r0
 800e7f2:	4691      	mov	r9, r2
 800e7f4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e7f8:	f108 0601 	add.w	r6, r8, #1
 800e7fc:	42b3      	cmp	r3, r6
 800e7fe:	db0b      	blt.n	800e818 <__lshift+0x38>
 800e800:	4638      	mov	r0, r7
 800e802:	f7ff fde7 	bl	800e3d4 <_Balloc>
 800e806:	4605      	mov	r5, r0
 800e808:	b948      	cbnz	r0, 800e81e <__lshift+0x3e>
 800e80a:	4602      	mov	r2, r0
 800e80c:	4b28      	ldr	r3, [pc, #160]	@ (800e8b0 <__lshift+0xd0>)
 800e80e:	4829      	ldr	r0, [pc, #164]	@ (800e8b4 <__lshift+0xd4>)
 800e810:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e814:	f000 fb84 	bl	800ef20 <__assert_func>
 800e818:	3101      	adds	r1, #1
 800e81a:	005b      	lsls	r3, r3, #1
 800e81c:	e7ee      	b.n	800e7fc <__lshift+0x1c>
 800e81e:	2300      	movs	r3, #0
 800e820:	f100 0114 	add.w	r1, r0, #20
 800e824:	f100 0210 	add.w	r2, r0, #16
 800e828:	4618      	mov	r0, r3
 800e82a:	4553      	cmp	r3, sl
 800e82c:	db33      	blt.n	800e896 <__lshift+0xb6>
 800e82e:	6920      	ldr	r0, [r4, #16]
 800e830:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e834:	f104 0314 	add.w	r3, r4, #20
 800e838:	f019 091f 	ands.w	r9, r9, #31
 800e83c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e840:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e844:	d02b      	beq.n	800e89e <__lshift+0xbe>
 800e846:	f1c9 0e20 	rsb	lr, r9, #32
 800e84a:	468a      	mov	sl, r1
 800e84c:	2200      	movs	r2, #0
 800e84e:	6818      	ldr	r0, [r3, #0]
 800e850:	fa00 f009 	lsl.w	r0, r0, r9
 800e854:	4310      	orrs	r0, r2
 800e856:	f84a 0b04 	str.w	r0, [sl], #4
 800e85a:	f853 2b04 	ldr.w	r2, [r3], #4
 800e85e:	459c      	cmp	ip, r3
 800e860:	fa22 f20e 	lsr.w	r2, r2, lr
 800e864:	d8f3      	bhi.n	800e84e <__lshift+0x6e>
 800e866:	ebac 0304 	sub.w	r3, ip, r4
 800e86a:	3b15      	subs	r3, #21
 800e86c:	f023 0303 	bic.w	r3, r3, #3
 800e870:	3304      	adds	r3, #4
 800e872:	f104 0015 	add.w	r0, r4, #21
 800e876:	4560      	cmp	r0, ip
 800e878:	bf88      	it	hi
 800e87a:	2304      	movhi	r3, #4
 800e87c:	50ca      	str	r2, [r1, r3]
 800e87e:	b10a      	cbz	r2, 800e884 <__lshift+0xa4>
 800e880:	f108 0602 	add.w	r6, r8, #2
 800e884:	3e01      	subs	r6, #1
 800e886:	4638      	mov	r0, r7
 800e888:	612e      	str	r6, [r5, #16]
 800e88a:	4621      	mov	r1, r4
 800e88c:	f7ff fde2 	bl	800e454 <_Bfree>
 800e890:	4628      	mov	r0, r5
 800e892:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e896:	f842 0f04 	str.w	r0, [r2, #4]!
 800e89a:	3301      	adds	r3, #1
 800e89c:	e7c5      	b.n	800e82a <__lshift+0x4a>
 800e89e:	3904      	subs	r1, #4
 800e8a0:	f853 2b04 	ldr.w	r2, [r3], #4
 800e8a4:	f841 2f04 	str.w	r2, [r1, #4]!
 800e8a8:	459c      	cmp	ip, r3
 800e8aa:	d8f9      	bhi.n	800e8a0 <__lshift+0xc0>
 800e8ac:	e7ea      	b.n	800e884 <__lshift+0xa4>
 800e8ae:	bf00      	nop
 800e8b0:	0800f6c8 	.word	0x0800f6c8
 800e8b4:	0800f6d9 	.word	0x0800f6d9

0800e8b8 <__mcmp>:
 800e8b8:	690a      	ldr	r2, [r1, #16]
 800e8ba:	4603      	mov	r3, r0
 800e8bc:	6900      	ldr	r0, [r0, #16]
 800e8be:	1a80      	subs	r0, r0, r2
 800e8c0:	b530      	push	{r4, r5, lr}
 800e8c2:	d10e      	bne.n	800e8e2 <__mcmp+0x2a>
 800e8c4:	3314      	adds	r3, #20
 800e8c6:	3114      	adds	r1, #20
 800e8c8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e8cc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e8d0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e8d4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e8d8:	4295      	cmp	r5, r2
 800e8da:	d003      	beq.n	800e8e4 <__mcmp+0x2c>
 800e8dc:	d205      	bcs.n	800e8ea <__mcmp+0x32>
 800e8de:	f04f 30ff 	mov.w	r0, #4294967295
 800e8e2:	bd30      	pop	{r4, r5, pc}
 800e8e4:	42a3      	cmp	r3, r4
 800e8e6:	d3f3      	bcc.n	800e8d0 <__mcmp+0x18>
 800e8e8:	e7fb      	b.n	800e8e2 <__mcmp+0x2a>
 800e8ea:	2001      	movs	r0, #1
 800e8ec:	e7f9      	b.n	800e8e2 <__mcmp+0x2a>
	...

0800e8f0 <__mdiff>:
 800e8f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8f4:	4689      	mov	r9, r1
 800e8f6:	4606      	mov	r6, r0
 800e8f8:	4611      	mov	r1, r2
 800e8fa:	4648      	mov	r0, r9
 800e8fc:	4614      	mov	r4, r2
 800e8fe:	f7ff ffdb 	bl	800e8b8 <__mcmp>
 800e902:	1e05      	subs	r5, r0, #0
 800e904:	d112      	bne.n	800e92c <__mdiff+0x3c>
 800e906:	4629      	mov	r1, r5
 800e908:	4630      	mov	r0, r6
 800e90a:	f7ff fd63 	bl	800e3d4 <_Balloc>
 800e90e:	4602      	mov	r2, r0
 800e910:	b928      	cbnz	r0, 800e91e <__mdiff+0x2e>
 800e912:	4b3f      	ldr	r3, [pc, #252]	@ (800ea10 <__mdiff+0x120>)
 800e914:	f240 2137 	movw	r1, #567	@ 0x237
 800e918:	483e      	ldr	r0, [pc, #248]	@ (800ea14 <__mdiff+0x124>)
 800e91a:	f000 fb01 	bl	800ef20 <__assert_func>
 800e91e:	2301      	movs	r3, #1
 800e920:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e924:	4610      	mov	r0, r2
 800e926:	b003      	add	sp, #12
 800e928:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e92c:	bfbc      	itt	lt
 800e92e:	464b      	movlt	r3, r9
 800e930:	46a1      	movlt	r9, r4
 800e932:	4630      	mov	r0, r6
 800e934:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e938:	bfba      	itte	lt
 800e93a:	461c      	movlt	r4, r3
 800e93c:	2501      	movlt	r5, #1
 800e93e:	2500      	movge	r5, #0
 800e940:	f7ff fd48 	bl	800e3d4 <_Balloc>
 800e944:	4602      	mov	r2, r0
 800e946:	b918      	cbnz	r0, 800e950 <__mdiff+0x60>
 800e948:	4b31      	ldr	r3, [pc, #196]	@ (800ea10 <__mdiff+0x120>)
 800e94a:	f240 2145 	movw	r1, #581	@ 0x245
 800e94e:	e7e3      	b.n	800e918 <__mdiff+0x28>
 800e950:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e954:	6926      	ldr	r6, [r4, #16]
 800e956:	60c5      	str	r5, [r0, #12]
 800e958:	f109 0310 	add.w	r3, r9, #16
 800e95c:	f109 0514 	add.w	r5, r9, #20
 800e960:	f104 0e14 	add.w	lr, r4, #20
 800e964:	f100 0b14 	add.w	fp, r0, #20
 800e968:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e96c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e970:	9301      	str	r3, [sp, #4]
 800e972:	46d9      	mov	r9, fp
 800e974:	f04f 0c00 	mov.w	ip, #0
 800e978:	9b01      	ldr	r3, [sp, #4]
 800e97a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e97e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e982:	9301      	str	r3, [sp, #4]
 800e984:	fa1f f38a 	uxth.w	r3, sl
 800e988:	4619      	mov	r1, r3
 800e98a:	b283      	uxth	r3, r0
 800e98c:	1acb      	subs	r3, r1, r3
 800e98e:	0c00      	lsrs	r0, r0, #16
 800e990:	4463      	add	r3, ip
 800e992:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e996:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e99a:	b29b      	uxth	r3, r3
 800e99c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e9a0:	4576      	cmp	r6, lr
 800e9a2:	f849 3b04 	str.w	r3, [r9], #4
 800e9a6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e9aa:	d8e5      	bhi.n	800e978 <__mdiff+0x88>
 800e9ac:	1b33      	subs	r3, r6, r4
 800e9ae:	3b15      	subs	r3, #21
 800e9b0:	f023 0303 	bic.w	r3, r3, #3
 800e9b4:	3415      	adds	r4, #21
 800e9b6:	3304      	adds	r3, #4
 800e9b8:	42a6      	cmp	r6, r4
 800e9ba:	bf38      	it	cc
 800e9bc:	2304      	movcc	r3, #4
 800e9be:	441d      	add	r5, r3
 800e9c0:	445b      	add	r3, fp
 800e9c2:	461e      	mov	r6, r3
 800e9c4:	462c      	mov	r4, r5
 800e9c6:	4544      	cmp	r4, r8
 800e9c8:	d30e      	bcc.n	800e9e8 <__mdiff+0xf8>
 800e9ca:	f108 0103 	add.w	r1, r8, #3
 800e9ce:	1b49      	subs	r1, r1, r5
 800e9d0:	f021 0103 	bic.w	r1, r1, #3
 800e9d4:	3d03      	subs	r5, #3
 800e9d6:	45a8      	cmp	r8, r5
 800e9d8:	bf38      	it	cc
 800e9da:	2100      	movcc	r1, #0
 800e9dc:	440b      	add	r3, r1
 800e9de:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e9e2:	b191      	cbz	r1, 800ea0a <__mdiff+0x11a>
 800e9e4:	6117      	str	r7, [r2, #16]
 800e9e6:	e79d      	b.n	800e924 <__mdiff+0x34>
 800e9e8:	f854 1b04 	ldr.w	r1, [r4], #4
 800e9ec:	46e6      	mov	lr, ip
 800e9ee:	0c08      	lsrs	r0, r1, #16
 800e9f0:	fa1c fc81 	uxtah	ip, ip, r1
 800e9f4:	4471      	add	r1, lr
 800e9f6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e9fa:	b289      	uxth	r1, r1
 800e9fc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ea00:	f846 1b04 	str.w	r1, [r6], #4
 800ea04:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ea08:	e7dd      	b.n	800e9c6 <__mdiff+0xd6>
 800ea0a:	3f01      	subs	r7, #1
 800ea0c:	e7e7      	b.n	800e9de <__mdiff+0xee>
 800ea0e:	bf00      	nop
 800ea10:	0800f6c8 	.word	0x0800f6c8
 800ea14:	0800f6d9 	.word	0x0800f6d9

0800ea18 <__d2b>:
 800ea18:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ea1c:	460f      	mov	r7, r1
 800ea1e:	2101      	movs	r1, #1
 800ea20:	ec59 8b10 	vmov	r8, r9, d0
 800ea24:	4616      	mov	r6, r2
 800ea26:	f7ff fcd5 	bl	800e3d4 <_Balloc>
 800ea2a:	4604      	mov	r4, r0
 800ea2c:	b930      	cbnz	r0, 800ea3c <__d2b+0x24>
 800ea2e:	4602      	mov	r2, r0
 800ea30:	4b23      	ldr	r3, [pc, #140]	@ (800eac0 <__d2b+0xa8>)
 800ea32:	4824      	ldr	r0, [pc, #144]	@ (800eac4 <__d2b+0xac>)
 800ea34:	f240 310f 	movw	r1, #783	@ 0x30f
 800ea38:	f000 fa72 	bl	800ef20 <__assert_func>
 800ea3c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ea40:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ea44:	b10d      	cbz	r5, 800ea4a <__d2b+0x32>
 800ea46:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ea4a:	9301      	str	r3, [sp, #4]
 800ea4c:	f1b8 0300 	subs.w	r3, r8, #0
 800ea50:	d023      	beq.n	800ea9a <__d2b+0x82>
 800ea52:	4668      	mov	r0, sp
 800ea54:	9300      	str	r3, [sp, #0]
 800ea56:	f7ff fd84 	bl	800e562 <__lo0bits>
 800ea5a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ea5e:	b1d0      	cbz	r0, 800ea96 <__d2b+0x7e>
 800ea60:	f1c0 0320 	rsb	r3, r0, #32
 800ea64:	fa02 f303 	lsl.w	r3, r2, r3
 800ea68:	430b      	orrs	r3, r1
 800ea6a:	40c2      	lsrs	r2, r0
 800ea6c:	6163      	str	r3, [r4, #20]
 800ea6e:	9201      	str	r2, [sp, #4]
 800ea70:	9b01      	ldr	r3, [sp, #4]
 800ea72:	61a3      	str	r3, [r4, #24]
 800ea74:	2b00      	cmp	r3, #0
 800ea76:	bf0c      	ite	eq
 800ea78:	2201      	moveq	r2, #1
 800ea7a:	2202      	movne	r2, #2
 800ea7c:	6122      	str	r2, [r4, #16]
 800ea7e:	b1a5      	cbz	r5, 800eaaa <__d2b+0x92>
 800ea80:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ea84:	4405      	add	r5, r0
 800ea86:	603d      	str	r5, [r7, #0]
 800ea88:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ea8c:	6030      	str	r0, [r6, #0]
 800ea8e:	4620      	mov	r0, r4
 800ea90:	b003      	add	sp, #12
 800ea92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ea96:	6161      	str	r1, [r4, #20]
 800ea98:	e7ea      	b.n	800ea70 <__d2b+0x58>
 800ea9a:	a801      	add	r0, sp, #4
 800ea9c:	f7ff fd61 	bl	800e562 <__lo0bits>
 800eaa0:	9b01      	ldr	r3, [sp, #4]
 800eaa2:	6163      	str	r3, [r4, #20]
 800eaa4:	3020      	adds	r0, #32
 800eaa6:	2201      	movs	r2, #1
 800eaa8:	e7e8      	b.n	800ea7c <__d2b+0x64>
 800eaaa:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800eaae:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800eab2:	6038      	str	r0, [r7, #0]
 800eab4:	6918      	ldr	r0, [r3, #16]
 800eab6:	f7ff fd35 	bl	800e524 <__hi0bits>
 800eaba:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800eabe:	e7e5      	b.n	800ea8c <__d2b+0x74>
 800eac0:	0800f6c8 	.word	0x0800f6c8
 800eac4:	0800f6d9 	.word	0x0800f6d9

0800eac8 <__ssputs_r>:
 800eac8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eacc:	688e      	ldr	r6, [r1, #8]
 800eace:	461f      	mov	r7, r3
 800ead0:	42be      	cmp	r6, r7
 800ead2:	680b      	ldr	r3, [r1, #0]
 800ead4:	4682      	mov	sl, r0
 800ead6:	460c      	mov	r4, r1
 800ead8:	4690      	mov	r8, r2
 800eada:	d82d      	bhi.n	800eb38 <__ssputs_r+0x70>
 800eadc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800eae0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800eae4:	d026      	beq.n	800eb34 <__ssputs_r+0x6c>
 800eae6:	6965      	ldr	r5, [r4, #20]
 800eae8:	6909      	ldr	r1, [r1, #16]
 800eaea:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800eaee:	eba3 0901 	sub.w	r9, r3, r1
 800eaf2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800eaf6:	1c7b      	adds	r3, r7, #1
 800eaf8:	444b      	add	r3, r9
 800eafa:	106d      	asrs	r5, r5, #1
 800eafc:	429d      	cmp	r5, r3
 800eafe:	bf38      	it	cc
 800eb00:	461d      	movcc	r5, r3
 800eb02:	0553      	lsls	r3, r2, #21
 800eb04:	d527      	bpl.n	800eb56 <__ssputs_r+0x8e>
 800eb06:	4629      	mov	r1, r5
 800eb08:	f7fd ff28 	bl	800c95c <_malloc_r>
 800eb0c:	4606      	mov	r6, r0
 800eb0e:	b360      	cbz	r0, 800eb6a <__ssputs_r+0xa2>
 800eb10:	6921      	ldr	r1, [r4, #16]
 800eb12:	464a      	mov	r2, r9
 800eb14:	f000 f9f6 	bl	800ef04 <memcpy>
 800eb18:	89a3      	ldrh	r3, [r4, #12]
 800eb1a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800eb1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eb22:	81a3      	strh	r3, [r4, #12]
 800eb24:	6126      	str	r6, [r4, #16]
 800eb26:	6165      	str	r5, [r4, #20]
 800eb28:	444e      	add	r6, r9
 800eb2a:	eba5 0509 	sub.w	r5, r5, r9
 800eb2e:	6026      	str	r6, [r4, #0]
 800eb30:	60a5      	str	r5, [r4, #8]
 800eb32:	463e      	mov	r6, r7
 800eb34:	42be      	cmp	r6, r7
 800eb36:	d900      	bls.n	800eb3a <__ssputs_r+0x72>
 800eb38:	463e      	mov	r6, r7
 800eb3a:	6820      	ldr	r0, [r4, #0]
 800eb3c:	4632      	mov	r2, r6
 800eb3e:	4641      	mov	r1, r8
 800eb40:	f000 f9c6 	bl	800eed0 <memmove>
 800eb44:	68a3      	ldr	r3, [r4, #8]
 800eb46:	1b9b      	subs	r3, r3, r6
 800eb48:	60a3      	str	r3, [r4, #8]
 800eb4a:	6823      	ldr	r3, [r4, #0]
 800eb4c:	4433      	add	r3, r6
 800eb4e:	6023      	str	r3, [r4, #0]
 800eb50:	2000      	movs	r0, #0
 800eb52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eb56:	462a      	mov	r2, r5
 800eb58:	f000 fa26 	bl	800efa8 <_realloc_r>
 800eb5c:	4606      	mov	r6, r0
 800eb5e:	2800      	cmp	r0, #0
 800eb60:	d1e0      	bne.n	800eb24 <__ssputs_r+0x5c>
 800eb62:	6921      	ldr	r1, [r4, #16]
 800eb64:	4650      	mov	r0, sl
 800eb66:	f7ff fbeb 	bl	800e340 <_free_r>
 800eb6a:	230c      	movs	r3, #12
 800eb6c:	f8ca 3000 	str.w	r3, [sl]
 800eb70:	89a3      	ldrh	r3, [r4, #12]
 800eb72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eb76:	81a3      	strh	r3, [r4, #12]
 800eb78:	f04f 30ff 	mov.w	r0, #4294967295
 800eb7c:	e7e9      	b.n	800eb52 <__ssputs_r+0x8a>
	...

0800eb80 <_svfiprintf_r>:
 800eb80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb84:	4698      	mov	r8, r3
 800eb86:	898b      	ldrh	r3, [r1, #12]
 800eb88:	061b      	lsls	r3, r3, #24
 800eb8a:	b09d      	sub	sp, #116	@ 0x74
 800eb8c:	4607      	mov	r7, r0
 800eb8e:	460d      	mov	r5, r1
 800eb90:	4614      	mov	r4, r2
 800eb92:	d510      	bpl.n	800ebb6 <_svfiprintf_r+0x36>
 800eb94:	690b      	ldr	r3, [r1, #16]
 800eb96:	b973      	cbnz	r3, 800ebb6 <_svfiprintf_r+0x36>
 800eb98:	2140      	movs	r1, #64	@ 0x40
 800eb9a:	f7fd fedf 	bl	800c95c <_malloc_r>
 800eb9e:	6028      	str	r0, [r5, #0]
 800eba0:	6128      	str	r0, [r5, #16]
 800eba2:	b930      	cbnz	r0, 800ebb2 <_svfiprintf_r+0x32>
 800eba4:	230c      	movs	r3, #12
 800eba6:	603b      	str	r3, [r7, #0]
 800eba8:	f04f 30ff 	mov.w	r0, #4294967295
 800ebac:	b01d      	add	sp, #116	@ 0x74
 800ebae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ebb2:	2340      	movs	r3, #64	@ 0x40
 800ebb4:	616b      	str	r3, [r5, #20]
 800ebb6:	2300      	movs	r3, #0
 800ebb8:	9309      	str	r3, [sp, #36]	@ 0x24
 800ebba:	2320      	movs	r3, #32
 800ebbc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ebc0:	f8cd 800c 	str.w	r8, [sp, #12]
 800ebc4:	2330      	movs	r3, #48	@ 0x30
 800ebc6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ed64 <_svfiprintf_r+0x1e4>
 800ebca:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ebce:	f04f 0901 	mov.w	r9, #1
 800ebd2:	4623      	mov	r3, r4
 800ebd4:	469a      	mov	sl, r3
 800ebd6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ebda:	b10a      	cbz	r2, 800ebe0 <_svfiprintf_r+0x60>
 800ebdc:	2a25      	cmp	r2, #37	@ 0x25
 800ebde:	d1f9      	bne.n	800ebd4 <_svfiprintf_r+0x54>
 800ebe0:	ebba 0b04 	subs.w	fp, sl, r4
 800ebe4:	d00b      	beq.n	800ebfe <_svfiprintf_r+0x7e>
 800ebe6:	465b      	mov	r3, fp
 800ebe8:	4622      	mov	r2, r4
 800ebea:	4629      	mov	r1, r5
 800ebec:	4638      	mov	r0, r7
 800ebee:	f7ff ff6b 	bl	800eac8 <__ssputs_r>
 800ebf2:	3001      	adds	r0, #1
 800ebf4:	f000 80a7 	beq.w	800ed46 <_svfiprintf_r+0x1c6>
 800ebf8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ebfa:	445a      	add	r2, fp
 800ebfc:	9209      	str	r2, [sp, #36]	@ 0x24
 800ebfe:	f89a 3000 	ldrb.w	r3, [sl]
 800ec02:	2b00      	cmp	r3, #0
 800ec04:	f000 809f 	beq.w	800ed46 <_svfiprintf_r+0x1c6>
 800ec08:	2300      	movs	r3, #0
 800ec0a:	f04f 32ff 	mov.w	r2, #4294967295
 800ec0e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ec12:	f10a 0a01 	add.w	sl, sl, #1
 800ec16:	9304      	str	r3, [sp, #16]
 800ec18:	9307      	str	r3, [sp, #28]
 800ec1a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ec1e:	931a      	str	r3, [sp, #104]	@ 0x68
 800ec20:	4654      	mov	r4, sl
 800ec22:	2205      	movs	r2, #5
 800ec24:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ec28:	484e      	ldr	r0, [pc, #312]	@ (800ed64 <_svfiprintf_r+0x1e4>)
 800ec2a:	f7f1 fad9 	bl	80001e0 <memchr>
 800ec2e:	9a04      	ldr	r2, [sp, #16]
 800ec30:	b9d8      	cbnz	r0, 800ec6a <_svfiprintf_r+0xea>
 800ec32:	06d0      	lsls	r0, r2, #27
 800ec34:	bf44      	itt	mi
 800ec36:	2320      	movmi	r3, #32
 800ec38:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ec3c:	0711      	lsls	r1, r2, #28
 800ec3e:	bf44      	itt	mi
 800ec40:	232b      	movmi	r3, #43	@ 0x2b
 800ec42:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ec46:	f89a 3000 	ldrb.w	r3, [sl]
 800ec4a:	2b2a      	cmp	r3, #42	@ 0x2a
 800ec4c:	d015      	beq.n	800ec7a <_svfiprintf_r+0xfa>
 800ec4e:	9a07      	ldr	r2, [sp, #28]
 800ec50:	4654      	mov	r4, sl
 800ec52:	2000      	movs	r0, #0
 800ec54:	f04f 0c0a 	mov.w	ip, #10
 800ec58:	4621      	mov	r1, r4
 800ec5a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ec5e:	3b30      	subs	r3, #48	@ 0x30
 800ec60:	2b09      	cmp	r3, #9
 800ec62:	d94b      	bls.n	800ecfc <_svfiprintf_r+0x17c>
 800ec64:	b1b0      	cbz	r0, 800ec94 <_svfiprintf_r+0x114>
 800ec66:	9207      	str	r2, [sp, #28]
 800ec68:	e014      	b.n	800ec94 <_svfiprintf_r+0x114>
 800ec6a:	eba0 0308 	sub.w	r3, r0, r8
 800ec6e:	fa09 f303 	lsl.w	r3, r9, r3
 800ec72:	4313      	orrs	r3, r2
 800ec74:	9304      	str	r3, [sp, #16]
 800ec76:	46a2      	mov	sl, r4
 800ec78:	e7d2      	b.n	800ec20 <_svfiprintf_r+0xa0>
 800ec7a:	9b03      	ldr	r3, [sp, #12]
 800ec7c:	1d19      	adds	r1, r3, #4
 800ec7e:	681b      	ldr	r3, [r3, #0]
 800ec80:	9103      	str	r1, [sp, #12]
 800ec82:	2b00      	cmp	r3, #0
 800ec84:	bfbb      	ittet	lt
 800ec86:	425b      	neglt	r3, r3
 800ec88:	f042 0202 	orrlt.w	r2, r2, #2
 800ec8c:	9307      	strge	r3, [sp, #28]
 800ec8e:	9307      	strlt	r3, [sp, #28]
 800ec90:	bfb8      	it	lt
 800ec92:	9204      	strlt	r2, [sp, #16]
 800ec94:	7823      	ldrb	r3, [r4, #0]
 800ec96:	2b2e      	cmp	r3, #46	@ 0x2e
 800ec98:	d10a      	bne.n	800ecb0 <_svfiprintf_r+0x130>
 800ec9a:	7863      	ldrb	r3, [r4, #1]
 800ec9c:	2b2a      	cmp	r3, #42	@ 0x2a
 800ec9e:	d132      	bne.n	800ed06 <_svfiprintf_r+0x186>
 800eca0:	9b03      	ldr	r3, [sp, #12]
 800eca2:	1d1a      	adds	r2, r3, #4
 800eca4:	681b      	ldr	r3, [r3, #0]
 800eca6:	9203      	str	r2, [sp, #12]
 800eca8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ecac:	3402      	adds	r4, #2
 800ecae:	9305      	str	r3, [sp, #20]
 800ecb0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ed74 <_svfiprintf_r+0x1f4>
 800ecb4:	7821      	ldrb	r1, [r4, #0]
 800ecb6:	2203      	movs	r2, #3
 800ecb8:	4650      	mov	r0, sl
 800ecba:	f7f1 fa91 	bl	80001e0 <memchr>
 800ecbe:	b138      	cbz	r0, 800ecd0 <_svfiprintf_r+0x150>
 800ecc0:	9b04      	ldr	r3, [sp, #16]
 800ecc2:	eba0 000a 	sub.w	r0, r0, sl
 800ecc6:	2240      	movs	r2, #64	@ 0x40
 800ecc8:	4082      	lsls	r2, r0
 800ecca:	4313      	orrs	r3, r2
 800eccc:	3401      	adds	r4, #1
 800ecce:	9304      	str	r3, [sp, #16]
 800ecd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ecd4:	4824      	ldr	r0, [pc, #144]	@ (800ed68 <_svfiprintf_r+0x1e8>)
 800ecd6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ecda:	2206      	movs	r2, #6
 800ecdc:	f7f1 fa80 	bl	80001e0 <memchr>
 800ece0:	2800      	cmp	r0, #0
 800ece2:	d036      	beq.n	800ed52 <_svfiprintf_r+0x1d2>
 800ece4:	4b21      	ldr	r3, [pc, #132]	@ (800ed6c <_svfiprintf_r+0x1ec>)
 800ece6:	bb1b      	cbnz	r3, 800ed30 <_svfiprintf_r+0x1b0>
 800ece8:	9b03      	ldr	r3, [sp, #12]
 800ecea:	3307      	adds	r3, #7
 800ecec:	f023 0307 	bic.w	r3, r3, #7
 800ecf0:	3308      	adds	r3, #8
 800ecf2:	9303      	str	r3, [sp, #12]
 800ecf4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ecf6:	4433      	add	r3, r6
 800ecf8:	9309      	str	r3, [sp, #36]	@ 0x24
 800ecfa:	e76a      	b.n	800ebd2 <_svfiprintf_r+0x52>
 800ecfc:	fb0c 3202 	mla	r2, ip, r2, r3
 800ed00:	460c      	mov	r4, r1
 800ed02:	2001      	movs	r0, #1
 800ed04:	e7a8      	b.n	800ec58 <_svfiprintf_r+0xd8>
 800ed06:	2300      	movs	r3, #0
 800ed08:	3401      	adds	r4, #1
 800ed0a:	9305      	str	r3, [sp, #20]
 800ed0c:	4619      	mov	r1, r3
 800ed0e:	f04f 0c0a 	mov.w	ip, #10
 800ed12:	4620      	mov	r0, r4
 800ed14:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ed18:	3a30      	subs	r2, #48	@ 0x30
 800ed1a:	2a09      	cmp	r2, #9
 800ed1c:	d903      	bls.n	800ed26 <_svfiprintf_r+0x1a6>
 800ed1e:	2b00      	cmp	r3, #0
 800ed20:	d0c6      	beq.n	800ecb0 <_svfiprintf_r+0x130>
 800ed22:	9105      	str	r1, [sp, #20]
 800ed24:	e7c4      	b.n	800ecb0 <_svfiprintf_r+0x130>
 800ed26:	fb0c 2101 	mla	r1, ip, r1, r2
 800ed2a:	4604      	mov	r4, r0
 800ed2c:	2301      	movs	r3, #1
 800ed2e:	e7f0      	b.n	800ed12 <_svfiprintf_r+0x192>
 800ed30:	ab03      	add	r3, sp, #12
 800ed32:	9300      	str	r3, [sp, #0]
 800ed34:	462a      	mov	r2, r5
 800ed36:	4b0e      	ldr	r3, [pc, #56]	@ (800ed70 <_svfiprintf_r+0x1f0>)
 800ed38:	a904      	add	r1, sp, #16
 800ed3a:	4638      	mov	r0, r7
 800ed3c:	f7fd ff3a 	bl	800cbb4 <_printf_float>
 800ed40:	1c42      	adds	r2, r0, #1
 800ed42:	4606      	mov	r6, r0
 800ed44:	d1d6      	bne.n	800ecf4 <_svfiprintf_r+0x174>
 800ed46:	89ab      	ldrh	r3, [r5, #12]
 800ed48:	065b      	lsls	r3, r3, #25
 800ed4a:	f53f af2d 	bmi.w	800eba8 <_svfiprintf_r+0x28>
 800ed4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ed50:	e72c      	b.n	800ebac <_svfiprintf_r+0x2c>
 800ed52:	ab03      	add	r3, sp, #12
 800ed54:	9300      	str	r3, [sp, #0]
 800ed56:	462a      	mov	r2, r5
 800ed58:	4b05      	ldr	r3, [pc, #20]	@ (800ed70 <_svfiprintf_r+0x1f0>)
 800ed5a:	a904      	add	r1, sp, #16
 800ed5c:	4638      	mov	r0, r7
 800ed5e:	f7fe f9c1 	bl	800d0e4 <_printf_i>
 800ed62:	e7ed      	b.n	800ed40 <_svfiprintf_r+0x1c0>
 800ed64:	0800f732 	.word	0x0800f732
 800ed68:	0800f73c 	.word	0x0800f73c
 800ed6c:	0800cbb5 	.word	0x0800cbb5
 800ed70:	0800eac9 	.word	0x0800eac9
 800ed74:	0800f738 	.word	0x0800f738

0800ed78 <__sflush_r>:
 800ed78:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ed7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ed80:	0716      	lsls	r6, r2, #28
 800ed82:	4605      	mov	r5, r0
 800ed84:	460c      	mov	r4, r1
 800ed86:	d454      	bmi.n	800ee32 <__sflush_r+0xba>
 800ed88:	684b      	ldr	r3, [r1, #4]
 800ed8a:	2b00      	cmp	r3, #0
 800ed8c:	dc02      	bgt.n	800ed94 <__sflush_r+0x1c>
 800ed8e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ed90:	2b00      	cmp	r3, #0
 800ed92:	dd48      	ble.n	800ee26 <__sflush_r+0xae>
 800ed94:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ed96:	2e00      	cmp	r6, #0
 800ed98:	d045      	beq.n	800ee26 <__sflush_r+0xae>
 800ed9a:	2300      	movs	r3, #0
 800ed9c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800eda0:	682f      	ldr	r7, [r5, #0]
 800eda2:	6a21      	ldr	r1, [r4, #32]
 800eda4:	602b      	str	r3, [r5, #0]
 800eda6:	d030      	beq.n	800ee0a <__sflush_r+0x92>
 800eda8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800edaa:	89a3      	ldrh	r3, [r4, #12]
 800edac:	0759      	lsls	r1, r3, #29
 800edae:	d505      	bpl.n	800edbc <__sflush_r+0x44>
 800edb0:	6863      	ldr	r3, [r4, #4]
 800edb2:	1ad2      	subs	r2, r2, r3
 800edb4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800edb6:	b10b      	cbz	r3, 800edbc <__sflush_r+0x44>
 800edb8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800edba:	1ad2      	subs	r2, r2, r3
 800edbc:	2300      	movs	r3, #0
 800edbe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800edc0:	6a21      	ldr	r1, [r4, #32]
 800edc2:	4628      	mov	r0, r5
 800edc4:	47b0      	blx	r6
 800edc6:	1c43      	adds	r3, r0, #1
 800edc8:	89a3      	ldrh	r3, [r4, #12]
 800edca:	d106      	bne.n	800edda <__sflush_r+0x62>
 800edcc:	6829      	ldr	r1, [r5, #0]
 800edce:	291d      	cmp	r1, #29
 800edd0:	d82b      	bhi.n	800ee2a <__sflush_r+0xb2>
 800edd2:	4a2a      	ldr	r2, [pc, #168]	@ (800ee7c <__sflush_r+0x104>)
 800edd4:	40ca      	lsrs	r2, r1
 800edd6:	07d6      	lsls	r6, r2, #31
 800edd8:	d527      	bpl.n	800ee2a <__sflush_r+0xb2>
 800edda:	2200      	movs	r2, #0
 800eddc:	6062      	str	r2, [r4, #4]
 800edde:	04d9      	lsls	r1, r3, #19
 800ede0:	6922      	ldr	r2, [r4, #16]
 800ede2:	6022      	str	r2, [r4, #0]
 800ede4:	d504      	bpl.n	800edf0 <__sflush_r+0x78>
 800ede6:	1c42      	adds	r2, r0, #1
 800ede8:	d101      	bne.n	800edee <__sflush_r+0x76>
 800edea:	682b      	ldr	r3, [r5, #0]
 800edec:	b903      	cbnz	r3, 800edf0 <__sflush_r+0x78>
 800edee:	6560      	str	r0, [r4, #84]	@ 0x54
 800edf0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800edf2:	602f      	str	r7, [r5, #0]
 800edf4:	b1b9      	cbz	r1, 800ee26 <__sflush_r+0xae>
 800edf6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800edfa:	4299      	cmp	r1, r3
 800edfc:	d002      	beq.n	800ee04 <__sflush_r+0x8c>
 800edfe:	4628      	mov	r0, r5
 800ee00:	f7ff fa9e 	bl	800e340 <_free_r>
 800ee04:	2300      	movs	r3, #0
 800ee06:	6363      	str	r3, [r4, #52]	@ 0x34
 800ee08:	e00d      	b.n	800ee26 <__sflush_r+0xae>
 800ee0a:	2301      	movs	r3, #1
 800ee0c:	4628      	mov	r0, r5
 800ee0e:	47b0      	blx	r6
 800ee10:	4602      	mov	r2, r0
 800ee12:	1c50      	adds	r0, r2, #1
 800ee14:	d1c9      	bne.n	800edaa <__sflush_r+0x32>
 800ee16:	682b      	ldr	r3, [r5, #0]
 800ee18:	2b00      	cmp	r3, #0
 800ee1a:	d0c6      	beq.n	800edaa <__sflush_r+0x32>
 800ee1c:	2b1d      	cmp	r3, #29
 800ee1e:	d001      	beq.n	800ee24 <__sflush_r+0xac>
 800ee20:	2b16      	cmp	r3, #22
 800ee22:	d11e      	bne.n	800ee62 <__sflush_r+0xea>
 800ee24:	602f      	str	r7, [r5, #0]
 800ee26:	2000      	movs	r0, #0
 800ee28:	e022      	b.n	800ee70 <__sflush_r+0xf8>
 800ee2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ee2e:	b21b      	sxth	r3, r3
 800ee30:	e01b      	b.n	800ee6a <__sflush_r+0xf2>
 800ee32:	690f      	ldr	r7, [r1, #16]
 800ee34:	2f00      	cmp	r7, #0
 800ee36:	d0f6      	beq.n	800ee26 <__sflush_r+0xae>
 800ee38:	0793      	lsls	r3, r2, #30
 800ee3a:	680e      	ldr	r6, [r1, #0]
 800ee3c:	bf08      	it	eq
 800ee3e:	694b      	ldreq	r3, [r1, #20]
 800ee40:	600f      	str	r7, [r1, #0]
 800ee42:	bf18      	it	ne
 800ee44:	2300      	movne	r3, #0
 800ee46:	eba6 0807 	sub.w	r8, r6, r7
 800ee4a:	608b      	str	r3, [r1, #8]
 800ee4c:	f1b8 0f00 	cmp.w	r8, #0
 800ee50:	dde9      	ble.n	800ee26 <__sflush_r+0xae>
 800ee52:	6a21      	ldr	r1, [r4, #32]
 800ee54:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ee56:	4643      	mov	r3, r8
 800ee58:	463a      	mov	r2, r7
 800ee5a:	4628      	mov	r0, r5
 800ee5c:	47b0      	blx	r6
 800ee5e:	2800      	cmp	r0, #0
 800ee60:	dc08      	bgt.n	800ee74 <__sflush_r+0xfc>
 800ee62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ee66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ee6a:	81a3      	strh	r3, [r4, #12]
 800ee6c:	f04f 30ff 	mov.w	r0, #4294967295
 800ee70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ee74:	4407      	add	r7, r0
 800ee76:	eba8 0800 	sub.w	r8, r8, r0
 800ee7a:	e7e7      	b.n	800ee4c <__sflush_r+0xd4>
 800ee7c:	20400001 	.word	0x20400001

0800ee80 <_fflush_r>:
 800ee80:	b538      	push	{r3, r4, r5, lr}
 800ee82:	690b      	ldr	r3, [r1, #16]
 800ee84:	4605      	mov	r5, r0
 800ee86:	460c      	mov	r4, r1
 800ee88:	b913      	cbnz	r3, 800ee90 <_fflush_r+0x10>
 800ee8a:	2500      	movs	r5, #0
 800ee8c:	4628      	mov	r0, r5
 800ee8e:	bd38      	pop	{r3, r4, r5, pc}
 800ee90:	b118      	cbz	r0, 800ee9a <_fflush_r+0x1a>
 800ee92:	6a03      	ldr	r3, [r0, #32]
 800ee94:	b90b      	cbnz	r3, 800ee9a <_fflush_r+0x1a>
 800ee96:	f7fe facf 	bl	800d438 <__sinit>
 800ee9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ee9e:	2b00      	cmp	r3, #0
 800eea0:	d0f3      	beq.n	800ee8a <_fflush_r+0xa>
 800eea2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800eea4:	07d0      	lsls	r0, r2, #31
 800eea6:	d404      	bmi.n	800eeb2 <_fflush_r+0x32>
 800eea8:	0599      	lsls	r1, r3, #22
 800eeaa:	d402      	bmi.n	800eeb2 <_fflush_r+0x32>
 800eeac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800eeae:	f7fe fbec 	bl	800d68a <__retarget_lock_acquire_recursive>
 800eeb2:	4628      	mov	r0, r5
 800eeb4:	4621      	mov	r1, r4
 800eeb6:	f7ff ff5f 	bl	800ed78 <__sflush_r>
 800eeba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800eebc:	07da      	lsls	r2, r3, #31
 800eebe:	4605      	mov	r5, r0
 800eec0:	d4e4      	bmi.n	800ee8c <_fflush_r+0xc>
 800eec2:	89a3      	ldrh	r3, [r4, #12]
 800eec4:	059b      	lsls	r3, r3, #22
 800eec6:	d4e1      	bmi.n	800ee8c <_fflush_r+0xc>
 800eec8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800eeca:	f7fe fbdf 	bl	800d68c <__retarget_lock_release_recursive>
 800eece:	e7dd      	b.n	800ee8c <_fflush_r+0xc>

0800eed0 <memmove>:
 800eed0:	4288      	cmp	r0, r1
 800eed2:	b510      	push	{r4, lr}
 800eed4:	eb01 0402 	add.w	r4, r1, r2
 800eed8:	d902      	bls.n	800eee0 <memmove+0x10>
 800eeda:	4284      	cmp	r4, r0
 800eedc:	4623      	mov	r3, r4
 800eede:	d807      	bhi.n	800eef0 <memmove+0x20>
 800eee0:	1e43      	subs	r3, r0, #1
 800eee2:	42a1      	cmp	r1, r4
 800eee4:	d008      	beq.n	800eef8 <memmove+0x28>
 800eee6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800eeea:	f803 2f01 	strb.w	r2, [r3, #1]!
 800eeee:	e7f8      	b.n	800eee2 <memmove+0x12>
 800eef0:	4402      	add	r2, r0
 800eef2:	4601      	mov	r1, r0
 800eef4:	428a      	cmp	r2, r1
 800eef6:	d100      	bne.n	800eefa <memmove+0x2a>
 800eef8:	bd10      	pop	{r4, pc}
 800eefa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800eefe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ef02:	e7f7      	b.n	800eef4 <memmove+0x24>

0800ef04 <memcpy>:
 800ef04:	440a      	add	r2, r1
 800ef06:	4291      	cmp	r1, r2
 800ef08:	f100 33ff 	add.w	r3, r0, #4294967295
 800ef0c:	d100      	bne.n	800ef10 <memcpy+0xc>
 800ef0e:	4770      	bx	lr
 800ef10:	b510      	push	{r4, lr}
 800ef12:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ef16:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ef1a:	4291      	cmp	r1, r2
 800ef1c:	d1f9      	bne.n	800ef12 <memcpy+0xe>
 800ef1e:	bd10      	pop	{r4, pc}

0800ef20 <__assert_func>:
 800ef20:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ef22:	4614      	mov	r4, r2
 800ef24:	461a      	mov	r2, r3
 800ef26:	4b09      	ldr	r3, [pc, #36]	@ (800ef4c <__assert_func+0x2c>)
 800ef28:	681b      	ldr	r3, [r3, #0]
 800ef2a:	4605      	mov	r5, r0
 800ef2c:	68d8      	ldr	r0, [r3, #12]
 800ef2e:	b14c      	cbz	r4, 800ef44 <__assert_func+0x24>
 800ef30:	4b07      	ldr	r3, [pc, #28]	@ (800ef50 <__assert_func+0x30>)
 800ef32:	9100      	str	r1, [sp, #0]
 800ef34:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ef38:	4906      	ldr	r1, [pc, #24]	@ (800ef54 <__assert_func+0x34>)
 800ef3a:	462b      	mov	r3, r5
 800ef3c:	f000 f870 	bl	800f020 <fiprintf>
 800ef40:	f000 f880 	bl	800f044 <abort>
 800ef44:	4b04      	ldr	r3, [pc, #16]	@ (800ef58 <__assert_func+0x38>)
 800ef46:	461c      	mov	r4, r3
 800ef48:	e7f3      	b.n	800ef32 <__assert_func+0x12>
 800ef4a:	bf00      	nop
 800ef4c:	20000038 	.word	0x20000038
 800ef50:	0800f74d 	.word	0x0800f74d
 800ef54:	0800f75a 	.word	0x0800f75a
 800ef58:	0800f788 	.word	0x0800f788

0800ef5c <_calloc_r>:
 800ef5c:	b570      	push	{r4, r5, r6, lr}
 800ef5e:	fba1 5402 	umull	r5, r4, r1, r2
 800ef62:	b934      	cbnz	r4, 800ef72 <_calloc_r+0x16>
 800ef64:	4629      	mov	r1, r5
 800ef66:	f7fd fcf9 	bl	800c95c <_malloc_r>
 800ef6a:	4606      	mov	r6, r0
 800ef6c:	b928      	cbnz	r0, 800ef7a <_calloc_r+0x1e>
 800ef6e:	4630      	mov	r0, r6
 800ef70:	bd70      	pop	{r4, r5, r6, pc}
 800ef72:	220c      	movs	r2, #12
 800ef74:	6002      	str	r2, [r0, #0]
 800ef76:	2600      	movs	r6, #0
 800ef78:	e7f9      	b.n	800ef6e <_calloc_r+0x12>
 800ef7a:	462a      	mov	r2, r5
 800ef7c:	4621      	mov	r1, r4
 800ef7e:	f7fe faf6 	bl	800d56e <memset>
 800ef82:	e7f4      	b.n	800ef6e <_calloc_r+0x12>

0800ef84 <__ascii_mbtowc>:
 800ef84:	b082      	sub	sp, #8
 800ef86:	b901      	cbnz	r1, 800ef8a <__ascii_mbtowc+0x6>
 800ef88:	a901      	add	r1, sp, #4
 800ef8a:	b142      	cbz	r2, 800ef9e <__ascii_mbtowc+0x1a>
 800ef8c:	b14b      	cbz	r3, 800efa2 <__ascii_mbtowc+0x1e>
 800ef8e:	7813      	ldrb	r3, [r2, #0]
 800ef90:	600b      	str	r3, [r1, #0]
 800ef92:	7812      	ldrb	r2, [r2, #0]
 800ef94:	1e10      	subs	r0, r2, #0
 800ef96:	bf18      	it	ne
 800ef98:	2001      	movne	r0, #1
 800ef9a:	b002      	add	sp, #8
 800ef9c:	4770      	bx	lr
 800ef9e:	4610      	mov	r0, r2
 800efa0:	e7fb      	b.n	800ef9a <__ascii_mbtowc+0x16>
 800efa2:	f06f 0001 	mvn.w	r0, #1
 800efa6:	e7f8      	b.n	800ef9a <__ascii_mbtowc+0x16>

0800efa8 <_realloc_r>:
 800efa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800efac:	4607      	mov	r7, r0
 800efae:	4614      	mov	r4, r2
 800efb0:	460d      	mov	r5, r1
 800efb2:	b921      	cbnz	r1, 800efbe <_realloc_r+0x16>
 800efb4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800efb8:	4611      	mov	r1, r2
 800efba:	f7fd bccf 	b.w	800c95c <_malloc_r>
 800efbe:	b92a      	cbnz	r2, 800efcc <_realloc_r+0x24>
 800efc0:	f7ff f9be 	bl	800e340 <_free_r>
 800efc4:	4625      	mov	r5, r4
 800efc6:	4628      	mov	r0, r5
 800efc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800efcc:	f000 f841 	bl	800f052 <_malloc_usable_size_r>
 800efd0:	4284      	cmp	r4, r0
 800efd2:	4606      	mov	r6, r0
 800efd4:	d802      	bhi.n	800efdc <_realloc_r+0x34>
 800efd6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800efda:	d8f4      	bhi.n	800efc6 <_realloc_r+0x1e>
 800efdc:	4621      	mov	r1, r4
 800efde:	4638      	mov	r0, r7
 800efe0:	f7fd fcbc 	bl	800c95c <_malloc_r>
 800efe4:	4680      	mov	r8, r0
 800efe6:	b908      	cbnz	r0, 800efec <_realloc_r+0x44>
 800efe8:	4645      	mov	r5, r8
 800efea:	e7ec      	b.n	800efc6 <_realloc_r+0x1e>
 800efec:	42b4      	cmp	r4, r6
 800efee:	4622      	mov	r2, r4
 800eff0:	4629      	mov	r1, r5
 800eff2:	bf28      	it	cs
 800eff4:	4632      	movcs	r2, r6
 800eff6:	f7ff ff85 	bl	800ef04 <memcpy>
 800effa:	4629      	mov	r1, r5
 800effc:	4638      	mov	r0, r7
 800effe:	f7ff f99f 	bl	800e340 <_free_r>
 800f002:	e7f1      	b.n	800efe8 <_realloc_r+0x40>

0800f004 <__ascii_wctomb>:
 800f004:	4603      	mov	r3, r0
 800f006:	4608      	mov	r0, r1
 800f008:	b141      	cbz	r1, 800f01c <__ascii_wctomb+0x18>
 800f00a:	2aff      	cmp	r2, #255	@ 0xff
 800f00c:	d904      	bls.n	800f018 <__ascii_wctomb+0x14>
 800f00e:	228a      	movs	r2, #138	@ 0x8a
 800f010:	601a      	str	r2, [r3, #0]
 800f012:	f04f 30ff 	mov.w	r0, #4294967295
 800f016:	4770      	bx	lr
 800f018:	700a      	strb	r2, [r1, #0]
 800f01a:	2001      	movs	r0, #1
 800f01c:	4770      	bx	lr
	...

0800f020 <fiprintf>:
 800f020:	b40e      	push	{r1, r2, r3}
 800f022:	b503      	push	{r0, r1, lr}
 800f024:	4601      	mov	r1, r0
 800f026:	ab03      	add	r3, sp, #12
 800f028:	4805      	ldr	r0, [pc, #20]	@ (800f040 <fiprintf+0x20>)
 800f02a:	f853 2b04 	ldr.w	r2, [r3], #4
 800f02e:	6800      	ldr	r0, [r0, #0]
 800f030:	9301      	str	r3, [sp, #4]
 800f032:	f000 f83f 	bl	800f0b4 <_vfiprintf_r>
 800f036:	b002      	add	sp, #8
 800f038:	f85d eb04 	ldr.w	lr, [sp], #4
 800f03c:	b003      	add	sp, #12
 800f03e:	4770      	bx	lr
 800f040:	20000038 	.word	0x20000038

0800f044 <abort>:
 800f044:	b508      	push	{r3, lr}
 800f046:	2006      	movs	r0, #6
 800f048:	f000 fa08 	bl	800f45c <raise>
 800f04c:	2001      	movs	r0, #1
 800f04e:	f7f3 fa09 	bl	8002464 <_exit>

0800f052 <_malloc_usable_size_r>:
 800f052:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f056:	1f18      	subs	r0, r3, #4
 800f058:	2b00      	cmp	r3, #0
 800f05a:	bfbc      	itt	lt
 800f05c:	580b      	ldrlt	r3, [r1, r0]
 800f05e:	18c0      	addlt	r0, r0, r3
 800f060:	4770      	bx	lr

0800f062 <__sfputc_r>:
 800f062:	6893      	ldr	r3, [r2, #8]
 800f064:	3b01      	subs	r3, #1
 800f066:	2b00      	cmp	r3, #0
 800f068:	b410      	push	{r4}
 800f06a:	6093      	str	r3, [r2, #8]
 800f06c:	da08      	bge.n	800f080 <__sfputc_r+0x1e>
 800f06e:	6994      	ldr	r4, [r2, #24]
 800f070:	42a3      	cmp	r3, r4
 800f072:	db01      	blt.n	800f078 <__sfputc_r+0x16>
 800f074:	290a      	cmp	r1, #10
 800f076:	d103      	bne.n	800f080 <__sfputc_r+0x1e>
 800f078:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f07c:	f000 b932 	b.w	800f2e4 <__swbuf_r>
 800f080:	6813      	ldr	r3, [r2, #0]
 800f082:	1c58      	adds	r0, r3, #1
 800f084:	6010      	str	r0, [r2, #0]
 800f086:	7019      	strb	r1, [r3, #0]
 800f088:	4608      	mov	r0, r1
 800f08a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f08e:	4770      	bx	lr

0800f090 <__sfputs_r>:
 800f090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f092:	4606      	mov	r6, r0
 800f094:	460f      	mov	r7, r1
 800f096:	4614      	mov	r4, r2
 800f098:	18d5      	adds	r5, r2, r3
 800f09a:	42ac      	cmp	r4, r5
 800f09c:	d101      	bne.n	800f0a2 <__sfputs_r+0x12>
 800f09e:	2000      	movs	r0, #0
 800f0a0:	e007      	b.n	800f0b2 <__sfputs_r+0x22>
 800f0a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f0a6:	463a      	mov	r2, r7
 800f0a8:	4630      	mov	r0, r6
 800f0aa:	f7ff ffda 	bl	800f062 <__sfputc_r>
 800f0ae:	1c43      	adds	r3, r0, #1
 800f0b0:	d1f3      	bne.n	800f09a <__sfputs_r+0xa>
 800f0b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f0b4 <_vfiprintf_r>:
 800f0b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0b8:	460d      	mov	r5, r1
 800f0ba:	b09d      	sub	sp, #116	@ 0x74
 800f0bc:	4614      	mov	r4, r2
 800f0be:	4698      	mov	r8, r3
 800f0c0:	4606      	mov	r6, r0
 800f0c2:	b118      	cbz	r0, 800f0cc <_vfiprintf_r+0x18>
 800f0c4:	6a03      	ldr	r3, [r0, #32]
 800f0c6:	b90b      	cbnz	r3, 800f0cc <_vfiprintf_r+0x18>
 800f0c8:	f7fe f9b6 	bl	800d438 <__sinit>
 800f0cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f0ce:	07d9      	lsls	r1, r3, #31
 800f0d0:	d405      	bmi.n	800f0de <_vfiprintf_r+0x2a>
 800f0d2:	89ab      	ldrh	r3, [r5, #12]
 800f0d4:	059a      	lsls	r2, r3, #22
 800f0d6:	d402      	bmi.n	800f0de <_vfiprintf_r+0x2a>
 800f0d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f0da:	f7fe fad6 	bl	800d68a <__retarget_lock_acquire_recursive>
 800f0de:	89ab      	ldrh	r3, [r5, #12]
 800f0e0:	071b      	lsls	r3, r3, #28
 800f0e2:	d501      	bpl.n	800f0e8 <_vfiprintf_r+0x34>
 800f0e4:	692b      	ldr	r3, [r5, #16]
 800f0e6:	b99b      	cbnz	r3, 800f110 <_vfiprintf_r+0x5c>
 800f0e8:	4629      	mov	r1, r5
 800f0ea:	4630      	mov	r0, r6
 800f0ec:	f000 f938 	bl	800f360 <__swsetup_r>
 800f0f0:	b170      	cbz	r0, 800f110 <_vfiprintf_r+0x5c>
 800f0f2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f0f4:	07dc      	lsls	r4, r3, #31
 800f0f6:	d504      	bpl.n	800f102 <_vfiprintf_r+0x4e>
 800f0f8:	f04f 30ff 	mov.w	r0, #4294967295
 800f0fc:	b01d      	add	sp, #116	@ 0x74
 800f0fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f102:	89ab      	ldrh	r3, [r5, #12]
 800f104:	0598      	lsls	r0, r3, #22
 800f106:	d4f7      	bmi.n	800f0f8 <_vfiprintf_r+0x44>
 800f108:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f10a:	f7fe fabf 	bl	800d68c <__retarget_lock_release_recursive>
 800f10e:	e7f3      	b.n	800f0f8 <_vfiprintf_r+0x44>
 800f110:	2300      	movs	r3, #0
 800f112:	9309      	str	r3, [sp, #36]	@ 0x24
 800f114:	2320      	movs	r3, #32
 800f116:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f11a:	f8cd 800c 	str.w	r8, [sp, #12]
 800f11e:	2330      	movs	r3, #48	@ 0x30
 800f120:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f2d0 <_vfiprintf_r+0x21c>
 800f124:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f128:	f04f 0901 	mov.w	r9, #1
 800f12c:	4623      	mov	r3, r4
 800f12e:	469a      	mov	sl, r3
 800f130:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f134:	b10a      	cbz	r2, 800f13a <_vfiprintf_r+0x86>
 800f136:	2a25      	cmp	r2, #37	@ 0x25
 800f138:	d1f9      	bne.n	800f12e <_vfiprintf_r+0x7a>
 800f13a:	ebba 0b04 	subs.w	fp, sl, r4
 800f13e:	d00b      	beq.n	800f158 <_vfiprintf_r+0xa4>
 800f140:	465b      	mov	r3, fp
 800f142:	4622      	mov	r2, r4
 800f144:	4629      	mov	r1, r5
 800f146:	4630      	mov	r0, r6
 800f148:	f7ff ffa2 	bl	800f090 <__sfputs_r>
 800f14c:	3001      	adds	r0, #1
 800f14e:	f000 80a7 	beq.w	800f2a0 <_vfiprintf_r+0x1ec>
 800f152:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f154:	445a      	add	r2, fp
 800f156:	9209      	str	r2, [sp, #36]	@ 0x24
 800f158:	f89a 3000 	ldrb.w	r3, [sl]
 800f15c:	2b00      	cmp	r3, #0
 800f15e:	f000 809f 	beq.w	800f2a0 <_vfiprintf_r+0x1ec>
 800f162:	2300      	movs	r3, #0
 800f164:	f04f 32ff 	mov.w	r2, #4294967295
 800f168:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f16c:	f10a 0a01 	add.w	sl, sl, #1
 800f170:	9304      	str	r3, [sp, #16]
 800f172:	9307      	str	r3, [sp, #28]
 800f174:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f178:	931a      	str	r3, [sp, #104]	@ 0x68
 800f17a:	4654      	mov	r4, sl
 800f17c:	2205      	movs	r2, #5
 800f17e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f182:	4853      	ldr	r0, [pc, #332]	@ (800f2d0 <_vfiprintf_r+0x21c>)
 800f184:	f7f1 f82c 	bl	80001e0 <memchr>
 800f188:	9a04      	ldr	r2, [sp, #16]
 800f18a:	b9d8      	cbnz	r0, 800f1c4 <_vfiprintf_r+0x110>
 800f18c:	06d1      	lsls	r1, r2, #27
 800f18e:	bf44      	itt	mi
 800f190:	2320      	movmi	r3, #32
 800f192:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f196:	0713      	lsls	r3, r2, #28
 800f198:	bf44      	itt	mi
 800f19a:	232b      	movmi	r3, #43	@ 0x2b
 800f19c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f1a0:	f89a 3000 	ldrb.w	r3, [sl]
 800f1a4:	2b2a      	cmp	r3, #42	@ 0x2a
 800f1a6:	d015      	beq.n	800f1d4 <_vfiprintf_r+0x120>
 800f1a8:	9a07      	ldr	r2, [sp, #28]
 800f1aa:	4654      	mov	r4, sl
 800f1ac:	2000      	movs	r0, #0
 800f1ae:	f04f 0c0a 	mov.w	ip, #10
 800f1b2:	4621      	mov	r1, r4
 800f1b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f1b8:	3b30      	subs	r3, #48	@ 0x30
 800f1ba:	2b09      	cmp	r3, #9
 800f1bc:	d94b      	bls.n	800f256 <_vfiprintf_r+0x1a2>
 800f1be:	b1b0      	cbz	r0, 800f1ee <_vfiprintf_r+0x13a>
 800f1c0:	9207      	str	r2, [sp, #28]
 800f1c2:	e014      	b.n	800f1ee <_vfiprintf_r+0x13a>
 800f1c4:	eba0 0308 	sub.w	r3, r0, r8
 800f1c8:	fa09 f303 	lsl.w	r3, r9, r3
 800f1cc:	4313      	orrs	r3, r2
 800f1ce:	9304      	str	r3, [sp, #16]
 800f1d0:	46a2      	mov	sl, r4
 800f1d2:	e7d2      	b.n	800f17a <_vfiprintf_r+0xc6>
 800f1d4:	9b03      	ldr	r3, [sp, #12]
 800f1d6:	1d19      	adds	r1, r3, #4
 800f1d8:	681b      	ldr	r3, [r3, #0]
 800f1da:	9103      	str	r1, [sp, #12]
 800f1dc:	2b00      	cmp	r3, #0
 800f1de:	bfbb      	ittet	lt
 800f1e0:	425b      	neglt	r3, r3
 800f1e2:	f042 0202 	orrlt.w	r2, r2, #2
 800f1e6:	9307      	strge	r3, [sp, #28]
 800f1e8:	9307      	strlt	r3, [sp, #28]
 800f1ea:	bfb8      	it	lt
 800f1ec:	9204      	strlt	r2, [sp, #16]
 800f1ee:	7823      	ldrb	r3, [r4, #0]
 800f1f0:	2b2e      	cmp	r3, #46	@ 0x2e
 800f1f2:	d10a      	bne.n	800f20a <_vfiprintf_r+0x156>
 800f1f4:	7863      	ldrb	r3, [r4, #1]
 800f1f6:	2b2a      	cmp	r3, #42	@ 0x2a
 800f1f8:	d132      	bne.n	800f260 <_vfiprintf_r+0x1ac>
 800f1fa:	9b03      	ldr	r3, [sp, #12]
 800f1fc:	1d1a      	adds	r2, r3, #4
 800f1fe:	681b      	ldr	r3, [r3, #0]
 800f200:	9203      	str	r2, [sp, #12]
 800f202:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f206:	3402      	adds	r4, #2
 800f208:	9305      	str	r3, [sp, #20]
 800f20a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f2e0 <_vfiprintf_r+0x22c>
 800f20e:	7821      	ldrb	r1, [r4, #0]
 800f210:	2203      	movs	r2, #3
 800f212:	4650      	mov	r0, sl
 800f214:	f7f0 ffe4 	bl	80001e0 <memchr>
 800f218:	b138      	cbz	r0, 800f22a <_vfiprintf_r+0x176>
 800f21a:	9b04      	ldr	r3, [sp, #16]
 800f21c:	eba0 000a 	sub.w	r0, r0, sl
 800f220:	2240      	movs	r2, #64	@ 0x40
 800f222:	4082      	lsls	r2, r0
 800f224:	4313      	orrs	r3, r2
 800f226:	3401      	adds	r4, #1
 800f228:	9304      	str	r3, [sp, #16]
 800f22a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f22e:	4829      	ldr	r0, [pc, #164]	@ (800f2d4 <_vfiprintf_r+0x220>)
 800f230:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f234:	2206      	movs	r2, #6
 800f236:	f7f0 ffd3 	bl	80001e0 <memchr>
 800f23a:	2800      	cmp	r0, #0
 800f23c:	d03f      	beq.n	800f2be <_vfiprintf_r+0x20a>
 800f23e:	4b26      	ldr	r3, [pc, #152]	@ (800f2d8 <_vfiprintf_r+0x224>)
 800f240:	bb1b      	cbnz	r3, 800f28a <_vfiprintf_r+0x1d6>
 800f242:	9b03      	ldr	r3, [sp, #12]
 800f244:	3307      	adds	r3, #7
 800f246:	f023 0307 	bic.w	r3, r3, #7
 800f24a:	3308      	adds	r3, #8
 800f24c:	9303      	str	r3, [sp, #12]
 800f24e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f250:	443b      	add	r3, r7
 800f252:	9309      	str	r3, [sp, #36]	@ 0x24
 800f254:	e76a      	b.n	800f12c <_vfiprintf_r+0x78>
 800f256:	fb0c 3202 	mla	r2, ip, r2, r3
 800f25a:	460c      	mov	r4, r1
 800f25c:	2001      	movs	r0, #1
 800f25e:	e7a8      	b.n	800f1b2 <_vfiprintf_r+0xfe>
 800f260:	2300      	movs	r3, #0
 800f262:	3401      	adds	r4, #1
 800f264:	9305      	str	r3, [sp, #20]
 800f266:	4619      	mov	r1, r3
 800f268:	f04f 0c0a 	mov.w	ip, #10
 800f26c:	4620      	mov	r0, r4
 800f26e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f272:	3a30      	subs	r2, #48	@ 0x30
 800f274:	2a09      	cmp	r2, #9
 800f276:	d903      	bls.n	800f280 <_vfiprintf_r+0x1cc>
 800f278:	2b00      	cmp	r3, #0
 800f27a:	d0c6      	beq.n	800f20a <_vfiprintf_r+0x156>
 800f27c:	9105      	str	r1, [sp, #20]
 800f27e:	e7c4      	b.n	800f20a <_vfiprintf_r+0x156>
 800f280:	fb0c 2101 	mla	r1, ip, r1, r2
 800f284:	4604      	mov	r4, r0
 800f286:	2301      	movs	r3, #1
 800f288:	e7f0      	b.n	800f26c <_vfiprintf_r+0x1b8>
 800f28a:	ab03      	add	r3, sp, #12
 800f28c:	9300      	str	r3, [sp, #0]
 800f28e:	462a      	mov	r2, r5
 800f290:	4b12      	ldr	r3, [pc, #72]	@ (800f2dc <_vfiprintf_r+0x228>)
 800f292:	a904      	add	r1, sp, #16
 800f294:	4630      	mov	r0, r6
 800f296:	f7fd fc8d 	bl	800cbb4 <_printf_float>
 800f29a:	4607      	mov	r7, r0
 800f29c:	1c78      	adds	r0, r7, #1
 800f29e:	d1d6      	bne.n	800f24e <_vfiprintf_r+0x19a>
 800f2a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f2a2:	07d9      	lsls	r1, r3, #31
 800f2a4:	d405      	bmi.n	800f2b2 <_vfiprintf_r+0x1fe>
 800f2a6:	89ab      	ldrh	r3, [r5, #12]
 800f2a8:	059a      	lsls	r2, r3, #22
 800f2aa:	d402      	bmi.n	800f2b2 <_vfiprintf_r+0x1fe>
 800f2ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f2ae:	f7fe f9ed 	bl	800d68c <__retarget_lock_release_recursive>
 800f2b2:	89ab      	ldrh	r3, [r5, #12]
 800f2b4:	065b      	lsls	r3, r3, #25
 800f2b6:	f53f af1f 	bmi.w	800f0f8 <_vfiprintf_r+0x44>
 800f2ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f2bc:	e71e      	b.n	800f0fc <_vfiprintf_r+0x48>
 800f2be:	ab03      	add	r3, sp, #12
 800f2c0:	9300      	str	r3, [sp, #0]
 800f2c2:	462a      	mov	r2, r5
 800f2c4:	4b05      	ldr	r3, [pc, #20]	@ (800f2dc <_vfiprintf_r+0x228>)
 800f2c6:	a904      	add	r1, sp, #16
 800f2c8:	4630      	mov	r0, r6
 800f2ca:	f7fd ff0b 	bl	800d0e4 <_printf_i>
 800f2ce:	e7e4      	b.n	800f29a <_vfiprintf_r+0x1e6>
 800f2d0:	0800f732 	.word	0x0800f732
 800f2d4:	0800f73c 	.word	0x0800f73c
 800f2d8:	0800cbb5 	.word	0x0800cbb5
 800f2dc:	0800f091 	.word	0x0800f091
 800f2e0:	0800f738 	.word	0x0800f738

0800f2e4 <__swbuf_r>:
 800f2e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f2e6:	460e      	mov	r6, r1
 800f2e8:	4614      	mov	r4, r2
 800f2ea:	4605      	mov	r5, r0
 800f2ec:	b118      	cbz	r0, 800f2f6 <__swbuf_r+0x12>
 800f2ee:	6a03      	ldr	r3, [r0, #32]
 800f2f0:	b90b      	cbnz	r3, 800f2f6 <__swbuf_r+0x12>
 800f2f2:	f7fe f8a1 	bl	800d438 <__sinit>
 800f2f6:	69a3      	ldr	r3, [r4, #24]
 800f2f8:	60a3      	str	r3, [r4, #8]
 800f2fa:	89a3      	ldrh	r3, [r4, #12]
 800f2fc:	071a      	lsls	r2, r3, #28
 800f2fe:	d501      	bpl.n	800f304 <__swbuf_r+0x20>
 800f300:	6923      	ldr	r3, [r4, #16]
 800f302:	b943      	cbnz	r3, 800f316 <__swbuf_r+0x32>
 800f304:	4621      	mov	r1, r4
 800f306:	4628      	mov	r0, r5
 800f308:	f000 f82a 	bl	800f360 <__swsetup_r>
 800f30c:	b118      	cbz	r0, 800f316 <__swbuf_r+0x32>
 800f30e:	f04f 37ff 	mov.w	r7, #4294967295
 800f312:	4638      	mov	r0, r7
 800f314:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f316:	6823      	ldr	r3, [r4, #0]
 800f318:	6922      	ldr	r2, [r4, #16]
 800f31a:	1a98      	subs	r0, r3, r2
 800f31c:	6963      	ldr	r3, [r4, #20]
 800f31e:	b2f6      	uxtb	r6, r6
 800f320:	4283      	cmp	r3, r0
 800f322:	4637      	mov	r7, r6
 800f324:	dc05      	bgt.n	800f332 <__swbuf_r+0x4e>
 800f326:	4621      	mov	r1, r4
 800f328:	4628      	mov	r0, r5
 800f32a:	f7ff fda9 	bl	800ee80 <_fflush_r>
 800f32e:	2800      	cmp	r0, #0
 800f330:	d1ed      	bne.n	800f30e <__swbuf_r+0x2a>
 800f332:	68a3      	ldr	r3, [r4, #8]
 800f334:	3b01      	subs	r3, #1
 800f336:	60a3      	str	r3, [r4, #8]
 800f338:	6823      	ldr	r3, [r4, #0]
 800f33a:	1c5a      	adds	r2, r3, #1
 800f33c:	6022      	str	r2, [r4, #0]
 800f33e:	701e      	strb	r6, [r3, #0]
 800f340:	6962      	ldr	r2, [r4, #20]
 800f342:	1c43      	adds	r3, r0, #1
 800f344:	429a      	cmp	r2, r3
 800f346:	d004      	beq.n	800f352 <__swbuf_r+0x6e>
 800f348:	89a3      	ldrh	r3, [r4, #12]
 800f34a:	07db      	lsls	r3, r3, #31
 800f34c:	d5e1      	bpl.n	800f312 <__swbuf_r+0x2e>
 800f34e:	2e0a      	cmp	r6, #10
 800f350:	d1df      	bne.n	800f312 <__swbuf_r+0x2e>
 800f352:	4621      	mov	r1, r4
 800f354:	4628      	mov	r0, r5
 800f356:	f7ff fd93 	bl	800ee80 <_fflush_r>
 800f35a:	2800      	cmp	r0, #0
 800f35c:	d0d9      	beq.n	800f312 <__swbuf_r+0x2e>
 800f35e:	e7d6      	b.n	800f30e <__swbuf_r+0x2a>

0800f360 <__swsetup_r>:
 800f360:	b538      	push	{r3, r4, r5, lr}
 800f362:	4b29      	ldr	r3, [pc, #164]	@ (800f408 <__swsetup_r+0xa8>)
 800f364:	4605      	mov	r5, r0
 800f366:	6818      	ldr	r0, [r3, #0]
 800f368:	460c      	mov	r4, r1
 800f36a:	b118      	cbz	r0, 800f374 <__swsetup_r+0x14>
 800f36c:	6a03      	ldr	r3, [r0, #32]
 800f36e:	b90b      	cbnz	r3, 800f374 <__swsetup_r+0x14>
 800f370:	f7fe f862 	bl	800d438 <__sinit>
 800f374:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f378:	0719      	lsls	r1, r3, #28
 800f37a:	d422      	bmi.n	800f3c2 <__swsetup_r+0x62>
 800f37c:	06da      	lsls	r2, r3, #27
 800f37e:	d407      	bmi.n	800f390 <__swsetup_r+0x30>
 800f380:	2209      	movs	r2, #9
 800f382:	602a      	str	r2, [r5, #0]
 800f384:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f388:	81a3      	strh	r3, [r4, #12]
 800f38a:	f04f 30ff 	mov.w	r0, #4294967295
 800f38e:	e033      	b.n	800f3f8 <__swsetup_r+0x98>
 800f390:	0758      	lsls	r0, r3, #29
 800f392:	d512      	bpl.n	800f3ba <__swsetup_r+0x5a>
 800f394:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f396:	b141      	cbz	r1, 800f3aa <__swsetup_r+0x4a>
 800f398:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f39c:	4299      	cmp	r1, r3
 800f39e:	d002      	beq.n	800f3a6 <__swsetup_r+0x46>
 800f3a0:	4628      	mov	r0, r5
 800f3a2:	f7fe ffcd 	bl	800e340 <_free_r>
 800f3a6:	2300      	movs	r3, #0
 800f3a8:	6363      	str	r3, [r4, #52]	@ 0x34
 800f3aa:	89a3      	ldrh	r3, [r4, #12]
 800f3ac:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f3b0:	81a3      	strh	r3, [r4, #12]
 800f3b2:	2300      	movs	r3, #0
 800f3b4:	6063      	str	r3, [r4, #4]
 800f3b6:	6923      	ldr	r3, [r4, #16]
 800f3b8:	6023      	str	r3, [r4, #0]
 800f3ba:	89a3      	ldrh	r3, [r4, #12]
 800f3bc:	f043 0308 	orr.w	r3, r3, #8
 800f3c0:	81a3      	strh	r3, [r4, #12]
 800f3c2:	6923      	ldr	r3, [r4, #16]
 800f3c4:	b94b      	cbnz	r3, 800f3da <__swsetup_r+0x7a>
 800f3c6:	89a3      	ldrh	r3, [r4, #12]
 800f3c8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f3cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f3d0:	d003      	beq.n	800f3da <__swsetup_r+0x7a>
 800f3d2:	4621      	mov	r1, r4
 800f3d4:	4628      	mov	r0, r5
 800f3d6:	f000 f883 	bl	800f4e0 <__smakebuf_r>
 800f3da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f3de:	f013 0201 	ands.w	r2, r3, #1
 800f3e2:	d00a      	beq.n	800f3fa <__swsetup_r+0x9a>
 800f3e4:	2200      	movs	r2, #0
 800f3e6:	60a2      	str	r2, [r4, #8]
 800f3e8:	6962      	ldr	r2, [r4, #20]
 800f3ea:	4252      	negs	r2, r2
 800f3ec:	61a2      	str	r2, [r4, #24]
 800f3ee:	6922      	ldr	r2, [r4, #16]
 800f3f0:	b942      	cbnz	r2, 800f404 <__swsetup_r+0xa4>
 800f3f2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800f3f6:	d1c5      	bne.n	800f384 <__swsetup_r+0x24>
 800f3f8:	bd38      	pop	{r3, r4, r5, pc}
 800f3fa:	0799      	lsls	r1, r3, #30
 800f3fc:	bf58      	it	pl
 800f3fe:	6962      	ldrpl	r2, [r4, #20]
 800f400:	60a2      	str	r2, [r4, #8]
 800f402:	e7f4      	b.n	800f3ee <__swsetup_r+0x8e>
 800f404:	2000      	movs	r0, #0
 800f406:	e7f7      	b.n	800f3f8 <__swsetup_r+0x98>
 800f408:	20000038 	.word	0x20000038

0800f40c <_raise_r>:
 800f40c:	291f      	cmp	r1, #31
 800f40e:	b538      	push	{r3, r4, r5, lr}
 800f410:	4605      	mov	r5, r0
 800f412:	460c      	mov	r4, r1
 800f414:	d904      	bls.n	800f420 <_raise_r+0x14>
 800f416:	2316      	movs	r3, #22
 800f418:	6003      	str	r3, [r0, #0]
 800f41a:	f04f 30ff 	mov.w	r0, #4294967295
 800f41e:	bd38      	pop	{r3, r4, r5, pc}
 800f420:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f422:	b112      	cbz	r2, 800f42a <_raise_r+0x1e>
 800f424:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f428:	b94b      	cbnz	r3, 800f43e <_raise_r+0x32>
 800f42a:	4628      	mov	r0, r5
 800f42c:	f000 f830 	bl	800f490 <_getpid_r>
 800f430:	4622      	mov	r2, r4
 800f432:	4601      	mov	r1, r0
 800f434:	4628      	mov	r0, r5
 800f436:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f43a:	f000 b817 	b.w	800f46c <_kill_r>
 800f43e:	2b01      	cmp	r3, #1
 800f440:	d00a      	beq.n	800f458 <_raise_r+0x4c>
 800f442:	1c59      	adds	r1, r3, #1
 800f444:	d103      	bne.n	800f44e <_raise_r+0x42>
 800f446:	2316      	movs	r3, #22
 800f448:	6003      	str	r3, [r0, #0]
 800f44a:	2001      	movs	r0, #1
 800f44c:	e7e7      	b.n	800f41e <_raise_r+0x12>
 800f44e:	2100      	movs	r1, #0
 800f450:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f454:	4620      	mov	r0, r4
 800f456:	4798      	blx	r3
 800f458:	2000      	movs	r0, #0
 800f45a:	e7e0      	b.n	800f41e <_raise_r+0x12>

0800f45c <raise>:
 800f45c:	4b02      	ldr	r3, [pc, #8]	@ (800f468 <raise+0xc>)
 800f45e:	4601      	mov	r1, r0
 800f460:	6818      	ldr	r0, [r3, #0]
 800f462:	f7ff bfd3 	b.w	800f40c <_raise_r>
 800f466:	bf00      	nop
 800f468:	20000038 	.word	0x20000038

0800f46c <_kill_r>:
 800f46c:	b538      	push	{r3, r4, r5, lr}
 800f46e:	4d07      	ldr	r5, [pc, #28]	@ (800f48c <_kill_r+0x20>)
 800f470:	2300      	movs	r3, #0
 800f472:	4604      	mov	r4, r0
 800f474:	4608      	mov	r0, r1
 800f476:	4611      	mov	r1, r2
 800f478:	602b      	str	r3, [r5, #0]
 800f47a:	f7f2 ffe3 	bl	8002444 <_kill>
 800f47e:	1c43      	adds	r3, r0, #1
 800f480:	d102      	bne.n	800f488 <_kill_r+0x1c>
 800f482:	682b      	ldr	r3, [r5, #0]
 800f484:	b103      	cbz	r3, 800f488 <_kill_r+0x1c>
 800f486:	6023      	str	r3, [r4, #0]
 800f488:	bd38      	pop	{r3, r4, r5, pc}
 800f48a:	bf00      	nop
 800f48c:	20000dac 	.word	0x20000dac

0800f490 <_getpid_r>:
 800f490:	f7f2 bfd0 	b.w	8002434 <_getpid>

0800f494 <__swhatbuf_r>:
 800f494:	b570      	push	{r4, r5, r6, lr}
 800f496:	460c      	mov	r4, r1
 800f498:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f49c:	2900      	cmp	r1, #0
 800f49e:	b096      	sub	sp, #88	@ 0x58
 800f4a0:	4615      	mov	r5, r2
 800f4a2:	461e      	mov	r6, r3
 800f4a4:	da0d      	bge.n	800f4c2 <__swhatbuf_r+0x2e>
 800f4a6:	89a3      	ldrh	r3, [r4, #12]
 800f4a8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f4ac:	f04f 0100 	mov.w	r1, #0
 800f4b0:	bf14      	ite	ne
 800f4b2:	2340      	movne	r3, #64	@ 0x40
 800f4b4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f4b8:	2000      	movs	r0, #0
 800f4ba:	6031      	str	r1, [r6, #0]
 800f4bc:	602b      	str	r3, [r5, #0]
 800f4be:	b016      	add	sp, #88	@ 0x58
 800f4c0:	bd70      	pop	{r4, r5, r6, pc}
 800f4c2:	466a      	mov	r2, sp
 800f4c4:	f000 f848 	bl	800f558 <_fstat_r>
 800f4c8:	2800      	cmp	r0, #0
 800f4ca:	dbec      	blt.n	800f4a6 <__swhatbuf_r+0x12>
 800f4cc:	9901      	ldr	r1, [sp, #4]
 800f4ce:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f4d2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f4d6:	4259      	negs	r1, r3
 800f4d8:	4159      	adcs	r1, r3
 800f4da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f4de:	e7eb      	b.n	800f4b8 <__swhatbuf_r+0x24>

0800f4e0 <__smakebuf_r>:
 800f4e0:	898b      	ldrh	r3, [r1, #12]
 800f4e2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f4e4:	079d      	lsls	r5, r3, #30
 800f4e6:	4606      	mov	r6, r0
 800f4e8:	460c      	mov	r4, r1
 800f4ea:	d507      	bpl.n	800f4fc <__smakebuf_r+0x1c>
 800f4ec:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f4f0:	6023      	str	r3, [r4, #0]
 800f4f2:	6123      	str	r3, [r4, #16]
 800f4f4:	2301      	movs	r3, #1
 800f4f6:	6163      	str	r3, [r4, #20]
 800f4f8:	b003      	add	sp, #12
 800f4fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f4fc:	ab01      	add	r3, sp, #4
 800f4fe:	466a      	mov	r2, sp
 800f500:	f7ff ffc8 	bl	800f494 <__swhatbuf_r>
 800f504:	9f00      	ldr	r7, [sp, #0]
 800f506:	4605      	mov	r5, r0
 800f508:	4639      	mov	r1, r7
 800f50a:	4630      	mov	r0, r6
 800f50c:	f7fd fa26 	bl	800c95c <_malloc_r>
 800f510:	b948      	cbnz	r0, 800f526 <__smakebuf_r+0x46>
 800f512:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f516:	059a      	lsls	r2, r3, #22
 800f518:	d4ee      	bmi.n	800f4f8 <__smakebuf_r+0x18>
 800f51a:	f023 0303 	bic.w	r3, r3, #3
 800f51e:	f043 0302 	orr.w	r3, r3, #2
 800f522:	81a3      	strh	r3, [r4, #12]
 800f524:	e7e2      	b.n	800f4ec <__smakebuf_r+0xc>
 800f526:	89a3      	ldrh	r3, [r4, #12]
 800f528:	6020      	str	r0, [r4, #0]
 800f52a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f52e:	81a3      	strh	r3, [r4, #12]
 800f530:	9b01      	ldr	r3, [sp, #4]
 800f532:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f536:	b15b      	cbz	r3, 800f550 <__smakebuf_r+0x70>
 800f538:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f53c:	4630      	mov	r0, r6
 800f53e:	f000 f81d 	bl	800f57c <_isatty_r>
 800f542:	b128      	cbz	r0, 800f550 <__smakebuf_r+0x70>
 800f544:	89a3      	ldrh	r3, [r4, #12]
 800f546:	f023 0303 	bic.w	r3, r3, #3
 800f54a:	f043 0301 	orr.w	r3, r3, #1
 800f54e:	81a3      	strh	r3, [r4, #12]
 800f550:	89a3      	ldrh	r3, [r4, #12]
 800f552:	431d      	orrs	r5, r3
 800f554:	81a5      	strh	r5, [r4, #12]
 800f556:	e7cf      	b.n	800f4f8 <__smakebuf_r+0x18>

0800f558 <_fstat_r>:
 800f558:	b538      	push	{r3, r4, r5, lr}
 800f55a:	4d07      	ldr	r5, [pc, #28]	@ (800f578 <_fstat_r+0x20>)
 800f55c:	2300      	movs	r3, #0
 800f55e:	4604      	mov	r4, r0
 800f560:	4608      	mov	r0, r1
 800f562:	4611      	mov	r1, r2
 800f564:	602b      	str	r3, [r5, #0]
 800f566:	f7f2 ffcd 	bl	8002504 <_fstat>
 800f56a:	1c43      	adds	r3, r0, #1
 800f56c:	d102      	bne.n	800f574 <_fstat_r+0x1c>
 800f56e:	682b      	ldr	r3, [r5, #0]
 800f570:	b103      	cbz	r3, 800f574 <_fstat_r+0x1c>
 800f572:	6023      	str	r3, [r4, #0]
 800f574:	bd38      	pop	{r3, r4, r5, pc}
 800f576:	bf00      	nop
 800f578:	20000dac 	.word	0x20000dac

0800f57c <_isatty_r>:
 800f57c:	b538      	push	{r3, r4, r5, lr}
 800f57e:	4d06      	ldr	r5, [pc, #24]	@ (800f598 <_isatty_r+0x1c>)
 800f580:	2300      	movs	r3, #0
 800f582:	4604      	mov	r4, r0
 800f584:	4608      	mov	r0, r1
 800f586:	602b      	str	r3, [r5, #0]
 800f588:	f7f2 ffcc 	bl	8002524 <_isatty>
 800f58c:	1c43      	adds	r3, r0, #1
 800f58e:	d102      	bne.n	800f596 <_isatty_r+0x1a>
 800f590:	682b      	ldr	r3, [r5, #0]
 800f592:	b103      	cbz	r3, 800f596 <_isatty_r+0x1a>
 800f594:	6023      	str	r3, [r4, #0]
 800f596:	bd38      	pop	{r3, r4, r5, pc}
 800f598:	20000dac 	.word	0x20000dac

0800f59c <_init>:
 800f59c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f59e:	bf00      	nop
 800f5a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f5a2:	bc08      	pop	{r3}
 800f5a4:	469e      	mov	lr, r3
 800f5a6:	4770      	bx	lr

0800f5a8 <_fini>:
 800f5a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f5aa:	bf00      	nop
 800f5ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f5ae:	bc08      	pop	{r3}
 800f5b0:	469e      	mov	lr, r3
 800f5b2:	4770      	bx	lr
