# OpenFile sim_alu/alu.mpf
# Loading project alu
# Compile of riscv_alu.vhd was successful.
# Compile of riscv_alu_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim work.riscv_alu_tb
# vsim work.riscv_alu_tb 
# Start time: 20:55:01 on Jun 09,2024
# //  ModelSim - Lattice FPGA Edition 2023.3 Jul 18 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.riscv_alu_tb(arch)
# Loading work.riscv_alu(rtl)
add wave -position insertpoint sim:/riscv_alu_tb/*
run
# ** Error: Assertion violation.
#    Time: 280 ns  Iteration: 0  Instance: /riscv_alu_tb
# ** Error: Assertion violation.
#    Time: 360 ns  Iteration: 0  Instance: /riscv_alu_tb
# ** Error: Assertion violation.
#    Time: 440 ns  Iteration: 0  Instance: /riscv_alu_tb
# ** Error: Assertion violation.
#    Time: 520 ns  Iteration: 0  Instance: /riscv_alu_tb
# ** Error: Assertion violation.
#    Time: 600 ns  Iteration: 0  Instance: /riscv_alu_tb
# ** Error: Assertion violation.
#    Time: 680 ns  Iteration: 0  Instance: /riscv_alu_tb
# ** Error: Assertion violation.
#    Time: 760 ns  Iteration: 0  Instance: /riscv_alu_tb
# ** Error: Assertion violation.
#    Time: 840 ns  Iteration: 0  Instance: /riscv_alu_tb
# ** Error: Assertion violation.
#    Time: 920 ns  Iteration: 0  Instance: /riscv_alu_tb
# ** Error: Assertion violation.
#    Time: 1 us  Iteration: 0  Instance: /riscv_alu_tb
# Compile of riscv_alu.vhd was successful.
# Compile of riscv_alu_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_alu_tb(arch)
# Loading work.riscv_alu(rtl)
run
# ** Error: Assertion violation.
#    Time: 360 ns  Iteration: 0  Instance: /riscv_alu_tb
# ** Error: Assertion violation.
#    Time: 440 ns  Iteration: 0  Instance: /riscv_alu_tb
# ** Error: Assertion violation.
#    Time: 520 ns  Iteration: 0  Instance: /riscv_alu_tb
# ** Error: Assertion violation.
#    Time: 600 ns  Iteration: 0  Instance: /riscv_alu_tb
# ** Error: Assertion violation.
#    Time: 680 ns  Iteration: 0  Instance: /riscv_alu_tb
# ** Error: Assertion violation.
#    Time: 760 ns  Iteration: 0  Instance: /riscv_alu_tb
# ** Error: Assertion violation.
#    Time: 840 ns  Iteration: 0  Instance: /riscv_alu_tb
# ** Error: Assertion violation.
#    Time: 920 ns  Iteration: 0  Instance: /riscv_alu_tb
# ** Error: Assertion violation.
#    Time: 1 us  Iteration: 0  Instance: /riscv_alu_tb
