# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ldtv.srcs/sources_1/imports/ws2811drv/out.vhdl" \
"../../../../ldtv.srcs/sim_1/new/ws2811_sim.vhd" \

# Do not sort compile order
nosort
