// Seed: 501307620
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  module_2(
      id_3
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_6 = ~id_4;
  module_0(
      id_4, id_6, id_3
  );
  assign id_5 = id_5;
  wire id_7;
  wire id_8;
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  wire id_3, id_4, id_5, id_6, id_7, id_8;
  wire id_9;
  assign id_2 = 1 - id_3;
endmodule
