{
  "title": "GitHub Verilog Languages Daily Trending",
  "description": "Daily Trending of Verilog Languages in GitHub",
  "link": "https://github.com/isboyjc/github-trending-api",
  "pubDate": "Mon, 02 Sep 2024 13:24:03 GMT",
  "items": [
    {
      "title": "jotego/jtcores",
      "url": "https://github.com/jotego/jtcores",
      "description": "FPGA cores compatible with multiple arcade game machines and KiCAD schematics of arcade games. Working on MiSTer FPGA/Analogue Pocket",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "216",
      "forks": "38",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/1863036?s=40&v=4",
          "name": "jotego",
          "url": "https://github.com/jotego"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/8644936?s=40&v=4",
          "name": "gyurco",
          "url": "https://github.com/gyurco"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/80739822?s=40&v=4",
          "name": "skutis",
          "url": "https://github.com/skutis"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/168713859?s=40&v=4",
          "name": "rp-jt",
          "url": "https://github.com/rp-jt"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/174308192?s=40&v=4",
          "name": "Leo-Tejada",
          "url": "https://github.com/Leo-Tejada"
        }
      ]
    },
    {
      "title": "The-OpenROAD-Project/OpenROAD",
      "url": "https://github.com/The-OpenROAD-Project/OpenROAD",
      "description": "OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "1,489",
      "forks": "524",
      "addStars": "2",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/761514?s=40&v=4",
          "name": "maliberty",
          "url": "https://github.com/maliberty"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/43450810?s=40&v=4",
          "name": "eder-matheus",
          "url": "https://github.com/eder-matheus"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/34749589?s=40&v=4",
          "name": "jjcherry56",
          "url": "https://github.com/jjcherry56"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/46405338?s=40&v=4",
          "name": "gadfort",
          "url": "https://github.com/gadfort"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/56893454?s=40&v=4",
          "name": "osamahammad21",
          "url": "https://github.com/osamahammad21"
        }
      ]
    },
    {
      "title": "alexforencich/verilog-pcie",
      "url": "https://github.com/alexforencich/verilog-pcie",
      "description": "Verilog PCI express components",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "1,064",
      "forks": "283",
      "addStars": "3",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/508807?s=40&v=4",
          "name": "alexforencich",
          "url": "https://github.com/alexforencich"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/56433206?s=40&v=4",
          "name": "andreasbraun90",
          "url": "https://github.com/andreasbraun90"
        }
      ]
    }
  ]
}