In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libclangHandleLLVM.a_gcc_-O1:

handle_llvm.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZL14getFeaturesStrv>:
       0:	stp	x29, x30, [sp, #-128]!
       4:	mov	x29, sp
       8:	stp	x19, x20, [sp, #16]
       c:	stp	x21, x22, [sp, #32]
      10:	mov	x20, x8
      14:	adrp	x1, 0 <_ZL14getFeaturesStrv>
      18:	add	x1, x1, #0x0
      1c:	mov	x2, #0x0                   	// #0
      20:	add	x0, sp, #0x68
      24:	bl	0 <_ZN4llvm17SubtargetFeaturesC1ENS_9StringRefE>
      28:	adrp	x1, 0 <_ZL14getFeaturesStrv>
      2c:	add	x1, x1, #0x0
      30:	adrp	x0, 0 <_ZL14getFeaturesStrv>
      34:	add	x0, x0, #0x0
      38:	add	x0, x0, #0x88
      3c:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
      40:	cbz	w0, f8 <_ZL14getFeaturesStrv+0xf8>
      44:	adrp	x0, 0 <_ZL14getFeaturesStrv>
      48:	add	x0, x0, #0x0
      4c:	ldr	x2, [x0, #392]
      50:	add	x0, x0, #0x100
      54:	ldr	x0, [x0, #144]
      58:	cmp	x0, x2
      5c:	b.eq	bc <_ZL14getFeaturesStrv+0xbc>  // b.none
      60:	str	x23, [sp, #48]
      64:	mov	w19, #0x0                   	// #0
      68:	mov	x1, #0x0                   	// #0
      6c:	add	x23, sp, #0x68
      70:	mov	w22, #0x1                   	// #1
      74:	adrp	x21, 0 <_ZL14getFeaturesStrv>
      78:	add	x21, x21, #0x0
      7c:	lsl	x0, x1, #5
      80:	add	x4, x2, x0
      84:	mov	w3, w22
      88:	ldr	x1, [x2, x0]
      8c:	ldr	x2, [x4, #8]
      90:	mov	x0, x23
      94:	bl	0 <_ZN4llvm17SubtargetFeatures10AddFeatureENS_9StringRefEb>
      98:	add	w19, w19, #0x1
      9c:	mov	w1, w19
      a0:	ldr	x2, [x21, #392]
      a4:	ldr	x0, [x21, #400]
      a8:	sub	x0, x0, x2
      ac:	asr	x0, x0, #5
      b0:	cmp	x0, w19, uxtw
      b4:	b.ne	7c <_ZL14getFeaturesStrv+0x7c>  // b.any
      b8:	ldr	x23, [sp, #48]
      bc:	mov	x8, x20
      c0:	add	x0, sp, #0x68
      c4:	bl	0 <_ZNK4llvm17SubtargetFeatures9getStringB5cxx11Ev>
      c8:	ldr	x19, [sp, #104]
      cc:	ldr	x21, [sp, #112]
      d0:	cmp	x19, x21
      d4:	b.ne	224 <_ZL14getFeaturesStrv+0x224>  // b.any
      d8:	ldr	x0, [sp, #104]
      dc:	cbz	x0, e4 <_ZL14getFeaturesStrv+0xe4>
      e0:	bl	0 <_ZdlPv>
      e4:	mov	x0, x20
      e8:	ldp	x19, x20, [sp, #16]
      ec:	ldp	x21, x22, [sp, #32]
      f0:	ldp	x29, x30, [sp], #128
      f4:	ret
      f8:	str	xzr, [sp, #72]
      fc:	str	wzr, [sp, #80]
     100:	str	wzr, [sp, #84]
     104:	str	wzr, [sp, #88]
     108:	mov	w0, #0x10                  	// #16
     10c:	str	w0, [sp, #92]
     110:	add	x0, sp, #0x48
     114:	bl	0 <_ZN4llvm3sys18getHostCPUFeaturesERNS_9StringMapIbNS_15MallocAllocatorEEE>
     118:	and	w0, w0, #0xff
     11c:	cbz	w0, 1b8 <_ZL14getFeaturesStrv+0x1b8>
     120:	ldr	w22, [sp, #80]
     124:	cbz	w22, 250 <_ZL14getFeaturesStrv+0x250>
     128:	str	x23, [sp, #48]
     12c:	ldr	x2, [sp, #72]
     130:	ldr	x0, [x2]
     134:	cmp	x0, #0x0
     138:	ccmn	x0, #0x8, #0x4, ne  // ne = any
     13c:	b.ne	1dc <_ZL14getFeaturesStrv+0x1dc>  // b.any
     140:	add	x0, x2, #0x8
     144:	mov	x19, x0
     148:	ldr	x1, [x0], #8
     14c:	cmp	x1, #0x0
     150:	ccmn	x1, #0x8, #0x4, ne  // ne = any
     154:	b.eq	144 <_ZL14getFeaturesStrv+0x144>  // b.none
     158:	add	x22, x2, w22, uxtw #3
     15c:	cmp	x22, x19
     160:	b.eq	244 <_ZL14getFeaturesStrv+0x244>  // b.none
     164:	add	x23, sp, #0x68
     168:	mov	x21, x19
     16c:	ldr	x0, [x21], #8
     170:	mov	x1, x0
     174:	ldr	x2, [x1], #16
     178:	ldrb	w3, [x0, #8]
     17c:	mov	x0, x23
     180:	bl	0 <_ZN4llvm17SubtargetFeatures10AddFeatureENS_9StringRefEb>
     184:	ldr	x1, [x19, #8]
     188:	cmp	x1, #0x0
     18c:	add	x0, x19, #0x10
     190:	ccmn	x1, #0x8, #0x4, ne  // ne = any
     194:	b.ne	1e4 <_ZL14getFeaturesStrv+0x1e4>  // b.any
     198:	mov	x19, x0
     19c:	ldr	x1, [x0], #8
     1a0:	cmp	x1, #0x0
     1a4:	ccmn	x1, #0x8, #0x4, ne  // ne = any
     1a8:	b.eq	198 <_ZL14getFeaturesStrv+0x198>  // b.none
     1ac:	cmp	x22, x19
     1b0:	b.ne	168 <_ZL14getFeaturesStrv+0x168>  // b.any
     1b4:	ldr	x23, [sp, #48]
     1b8:	ldr	w0, [sp, #84]
     1bc:	cbz	w0, 250 <_ZL14getFeaturesStrv+0x250>
     1c0:	ldr	w0, [sp, #80]
     1c4:	cbz	w0, 250 <_ZL14getFeaturesStrv+0x250>
     1c8:	sub	w21, w0, #0x1
     1cc:	add	x21, x21, #0x1
     1d0:	lsl	x21, x21, #3
     1d4:	mov	x19, #0x0                   	// #0
     1d8:	b	1f8 <_ZL14getFeaturesStrv+0x1f8>
     1dc:	mov	x19, x2
     1e0:	b	158 <_ZL14getFeaturesStrv+0x158>
     1e4:	mov	x19, x21
     1e8:	b	1ac <_ZL14getFeaturesStrv+0x1ac>
     1ec:	add	x19, x19, #0x8
     1f0:	cmp	x21, x19
     1f4:	b.eq	250 <_ZL14getFeaturesStrv+0x250>  // b.none
     1f8:	ldr	x0, [sp, #72]
     1fc:	ldr	x0, [x0, x19]
     200:	cmp	x0, #0x0
     204:	ccmn	x0, #0x8, #0x4, ne  // ne = any
     208:	b.eq	1ec <_ZL14getFeaturesStrv+0x1ec>  // b.none
     20c:	bl	0 <free>
     210:	b	1ec <_ZL14getFeaturesStrv+0x1ec>
     214:	bl	0 <_ZdlPv>
     218:	add	x19, x19, #0x20
     21c:	cmp	x21, x19
     220:	b.eq	d8 <_ZL14getFeaturesStrv+0xd8>  // b.none
     224:	mov	x1, x19
     228:	ldr	x0, [x1], #16
     22c:	cmp	x0, x1
     230:	b.ne	214 <_ZL14getFeaturesStrv+0x214>  // b.any
     234:	b	218 <_ZL14getFeaturesStrv+0x218>
     238:	ldr	w0, [sp, #80]
     23c:	ldr	x23, [sp, #48]
     240:	b	1c8 <_ZL14getFeaturesStrv+0x1c8>
     244:	ldr	w0, [sp, #84]
     248:	cbnz	w0, 238 <_ZL14getFeaturesStrv+0x238>
     24c:	ldr	x23, [sp, #48]
     250:	ldr	x0, [sp, #72]
     254:	bl	0 <free>
     258:	b	44 <_ZL14getFeaturesStrv+0x44>

000000000000025c <_ZL33InitTargetOptionsFromCodeGenFlagsv>:
     25c:	stp	x29, x30, [sp, #-144]!
     260:	mov	x29, sp
     264:	stp	x19, x20, [sp, #16]
     268:	stp	x21, x22, [sp, #32]
     26c:	mov	x19, x8
     270:	mov	w0, #0x10                  	// #16
     274:	strb	w0, [x8]
     278:	ldrb	w0, [x8, #1]
     27c:	and	w0, w0, #0xfffffffe
     280:	strb	w0, [x8, #1]
     284:	str	wzr, [x8, #4]
     288:	ldrb	w0, [x8, #8]
     28c:	orr	w0, w0, #0x1
     290:	and	w0, w0, #0xfffffff9
     294:	strb	w0, [x8, #8]
     298:	mov	w1, #0x1                   	// #1
     29c:	str	w1, [x8, #12]
     2a0:	ldrb	w0, [x8, #16]
     2a4:	and	w0, w0, #0xfffffffc
     2a8:	strb	w0, [x8, #16]
     2ac:	str	wzr, [x8, #20]
     2b0:	ldrb	w0, [x8, #24]
     2b4:	and	w0, w0, #0xfffffff8
     2b8:	orr	w0, w0, #0x8
     2bc:	and	w0, w0, #0xffffffef
     2c0:	and	w0, w0, #0xffffffdf
     2c4:	strb	w0, [x8, #24]
     2c8:	ldrh	w0, [x8, #24]
     2cc:	and	w0, w0, #0xffffc03f
     2d0:	strh	w0, [x8, #24]
     2d4:	strb	wzr, [x8, #25]
     2d8:	ldrb	w0, [x8, #26]
     2dc:	and	w0, w0, #0xffffff80
     2e0:	strb	w0, [x8, #26]
     2e4:	str	wzr, [x8, #28]
     2e8:	str	w1, [x8, #32]
     2ec:	str	wzr, [x8, #36]
     2f0:	str	w1, [x8, #40]
     2f4:	str	wzr, [x8, #44]
     2f8:	str	wzr, [x8, #48]
     2fc:	str	wzr, [x8, #52]
     300:	add	x0, x8, #0x38
     304:	bl	0 <_ZN4llvm15MCTargetOptionsC1Ev>
     308:	adrp	x1, 0 <_ZL14getFeaturesStrv>
     30c:	add	x1, x1, #0x0
     310:	ldr	w0, [x1, #616]
     314:	str	w0, [x19, #32]
     318:	ldrb	w2, [x1, #1224]
     31c:	ldrb	w0, [x19]
     320:	bfi	w0, w2, #1, #1
     324:	strb	w0, [x19]
     328:	ldrb	w2, [x1, #1424]
     32c:	bfi	w0, w2, #2, #1
     330:	strb	w0, [x19]
     334:	ldrb	w2, [x1, #1624]
     338:	bfi	w0, w2, #3, #1
     33c:	strb	w0, [x19]
     340:	ldrb	w2, [x1, #1824]
     344:	bfi	w0, w2, #5, #1
     348:	strb	w0, [x19]
     34c:	ldrb	w2, [x1, #2024]
     350:	bfi	w0, w2, #4, #1
     354:	strb	w0, [x19]
     358:	ldr	w2, [x1, #2224]
     35c:	str	w2, [x19, #48]
     360:	ldrb	w2, [x1, #2832]
     364:	bfi	w0, w2, #6, #1
     368:	strb	w0, [x19]
     36c:	ldr	w0, [x1, #3032]
     370:	cbz	w0, 378 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x11c>
     374:	str	w0, [x19, #28]
     378:	adrp	x0, 0 <_ZL14getFeaturesStrv>
     37c:	add	x0, x0, #0x0
     380:	ldrb	w2, [x0, #3640]
     384:	ldrb	w1, [x19]
     388:	bfi	w1, w2, #7, #1
     38c:	strb	w1, [x19]
     390:	ldrb	w2, [x0, #3840]
     394:	ldrb	w1, [x19, #1]
     398:	bfxil	w1, w2, #0, #1
     39c:	strb	w1, [x19, #1]
     3a0:	ldr	w0, [x0, #4040]
     3a4:	str	w0, [x19, #4]
     3a8:	adrp	x20, 0 <_ZL14getFeaturesStrv>
     3ac:	add	x20, x20, #0x0
     3b0:	ldurb	w1, [x20, #-112]
     3b4:	ldrb	w0, [x19, #8]
     3b8:	bfxil	w0, w1, #0, #1
     3bc:	strb	w0, [x19, #8]
     3c0:	ldrb	w0, [x20, #88]
     3c4:	eor	w0, w0, #0x1
     3c8:	ldrb	w1, [x19, #16]
     3cc:	bfxil	w1, w0, #0, #1
     3d0:	strb	w1, [x19, #16]
     3d4:	ldrb	w1, [x20, #288]
     3d8:	ldrb	w0, [x19, #24]
     3dc:	bfxil	w0, w1, #0, #1
     3e0:	strb	w0, [x19, #24]
     3e4:	ldrb	w1, [x20, #488]
     3e8:	bfi	w0, w1, #2, #1
     3ec:	strb	w0, [x19, #24]
     3f0:	ldrb	w1, [x20, #688]
     3f4:	bfi	w0, w1, #1, #1
     3f8:	strb	w0, [x19, #24]
     3fc:	ldrb	w1, [x20, #888]
     400:	bfi	w0, w1, #3, #1
     404:	strb	w0, [x19, #24]
     408:	ldr	w1, [x20, #1088]
     40c:	ldrh	w0, [x19, #24]
     410:	bfi	w0, w1, #6, #8
     414:	strh	w0, [x19, #24]
     418:	ldrb	w1, [x20, #1288]
     41c:	ldrb	w0, [x19, #25]
     420:	bfi	w0, w1, #6, #1
     424:	strb	w0, [x19, #25]
     428:	ldrh	w1, [x20, #1160]
     42c:	cmp	w1, #0x0
     430:	cset	w1, ne  // ne = any
     434:	bfi	w0, w1, #7, #1
     438:	strb	w0, [x19, #25]
     43c:	ldr	w0, [x20, #1488]
     440:	str	w0, [x19, #52]
     444:	ldrb	w1, [x20, #2096]
     448:	ldrb	w0, [x19, #26]
     44c:	bfi	w0, w1, #1, #1
     450:	strb	w0, [x19, #26]
     454:	ldrb	w1, [x20, #2296]
     458:	bfi	w0, w1, #4, #1
     45c:	strb	w0, [x19, #26]
     460:	ldrb	w1, [x20, #2496]
     464:	bfi	w0, w1, #5, #1
     468:	strb	w0, [x19, #26]
     46c:	ldrb	w1, [x20, #2696]
     470:	bfi	w0, w1, #6, #1
     474:	strb	w0, [x19, #26]
     478:	add	x21, sp, #0x30
     47c:	mov	x0, x21
     480:	bl	0 <_ZN4llvm15MCTargetOptionsC1Ev>
     484:	ldrb	w0, [sp, #48]
     488:	ldrb	w1, [x20, #2896]
     48c:	bfxil	w0, w1, #0, #1
     490:	ldrb	w1, [x20, #3096]
     494:	bfi	w0, w1, #7, #1
     498:	strb	w0, [sp, #48]
     49c:	ldr	w0, [x20, #3296]
     4a0:	str	w0, [sp, #52]
     4a4:	ldrb	w0, [sp, #49]
     4a8:	ldrb	w1, [x20, #3496]
     4ac:	bfi	w0, w1, #1, #1
     4b0:	strb	w0, [sp, #49]
     4b4:	add	x1, x20, #0xe70
     4b8:	add	x0, x21, #0x8
     4bc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
     4c0:	ldrb	w5, [x20, #3952]
     4c4:	ldrb	w1, [sp, #48]
     4c8:	bfi	w1, w5, #2, #1
     4cc:	add	x20, x20, #0xfb0
     4d0:	ldrb	w4, [x20, #136]
     4d4:	bfi	w1, w4, #3, #1
     4d8:	adrp	x0, 0 <_ZL14getFeaturesStrv>
     4dc:	ldrb	w3, [x0]
     4e0:	bfi	w1, w3, #4, #1
     4e4:	strb	w1, [sp, #48]
     4e8:	ldrb	w0, [x19, #56]
     4ec:	bfxil	w0, w1, #0, #1
     4f0:	ubfx	x6, x1, #1, #1
     4f4:	bfi	w0, w6, #1, #1
     4f8:	bfi	w0, w5, #2, #1
     4fc:	bfi	w0, w4, #3, #1
     500:	bfi	w0, w3, #4, #1
     504:	ubfx	x3, x1, #5, #1
     508:	bfi	w0, w3, #5, #1
     50c:	ubfx	x3, x1, #6, #1
     510:	bfi	w0, w3, #6, #1
     514:	ubfx	x1, x1, #7, #1
     518:	bfi	w0, w1, #7, #1
     51c:	strb	w0, [x19, #56]
     520:	ldrb	w1, [sp, #49]
     524:	ldrb	w0, [x19, #57]
     528:	bfxil	w0, w1, #0, #1
     52c:	ubfx	x3, x1, #1, #1
     530:	bfi	w0, w3, #1, #1
     534:	ubfx	x3, x1, #2, #1
     538:	bfi	w0, w3, #2, #1
     53c:	ubfx	x1, x1, #3, #1
     540:	bfi	w0, w1, #3, #1
     544:	strb	w0, [x19, #57]
     548:	ldr	w0, [sp, #52]
     54c:	str	w0, [x19, #60]
     550:	ldr	x0, [x19, #64]
     554:	ldr	x1, [sp, #56]
     558:	add	x21, x21, #0x18
     55c:	cmp	x1, x21
     560:	b.eq	62c <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x3d0>  // b.none
     564:	add	x2, x19, #0x50
     568:	cmp	x0, x2
     56c:	b.eq	788 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x52c>  // b.none
     570:	ldr	x3, [x19, #80]
     574:	str	x1, [x19, #64]
     578:	ldr	x1, [sp, #64]
     57c:	str	x1, [x19, #72]
     580:	ldr	x1, [sp, #72]
     584:	str	x1, [x19, #80]
     588:	cbz	x0, 79c <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x540>
     58c:	str	x0, [sp, #56]
     590:	str	x3, [sp, #72]
     594:	str	xzr, [sp, #64]
     598:	ldr	x0, [sp, #56]
     59c:	strb	wzr, [x0]
     5a0:	ldr	x0, [x19, #96]
     5a4:	ldr	x1, [sp, #88]
     5a8:	add	x2, sp, #0x68
     5ac:	cmp	x1, x2
     5b0:	b.eq	664 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x408>  // b.none
     5b4:	add	x2, x19, #0x70
     5b8:	cmp	x0, x2
     5bc:	b.eq	768 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x50c>  // b.none
     5c0:	ldr	x3, [x19, #112]
     5c4:	str	x1, [x19, #96]
     5c8:	ldr	x1, [sp, #96]
     5cc:	str	x1, [x19, #104]
     5d0:	ldr	x1, [sp, #104]
     5d4:	str	x1, [x19, #112]
     5d8:	cbz	x0, 77c <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x520>
     5dc:	str	x0, [sp, #88]
     5e0:	str	x3, [sp, #104]
     5e4:	str	xzr, [sp, #96]
     5e8:	ldr	x0, [sp, #88]
     5ec:	strb	wzr, [x0]
     5f0:	ldr	x21, [x19, #128]
     5f4:	ldr	x22, [x19, #136]
     5f8:	ldr	x1, [sp, #120]
     5fc:	str	x1, [x19, #128]
     600:	ldr	x1, [sp, #128]
     604:	str	x1, [x19, #136]
     608:	ldr	x1, [sp, #136]
     60c:	str	x1, [x19, #144]
     610:	str	xzr, [sp, #120]
     614:	str	xzr, [sp, #128]
     618:	str	xzr, [sp, #136]
     61c:	cmp	x21, x22
     620:	b.eq	6c0 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x464>  // b.none
     624:	mov	x20, x21
     628:	b	6ac <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x450>
     62c:	ldr	x2, [sp, #64]
     630:	cbz	x2, 644 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x3e8>
     634:	cmp	x2, #0x1
     638:	b.eq	658 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x3fc>  // b.none
     63c:	add	x1, sp, #0x48
     640:	bl	0 <memcpy>
     644:	ldr	x0, [sp, #64]
     648:	str	x0, [x19, #72]
     64c:	ldr	x1, [x19, #64]
     650:	strb	wzr, [x1, x0]
     654:	b	594 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x338>
     658:	ldrb	w1, [sp, #72]
     65c:	strb	w1, [x0]
     660:	b	644 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x3e8>
     664:	ldr	x2, [sp, #96]
     668:	cbz	x2, 67c <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x420>
     66c:	cmp	x2, #0x1
     670:	b.eq	690 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x434>  // b.none
     674:	add	x1, sp, #0x68
     678:	bl	0 <memcpy>
     67c:	ldr	x0, [sp, #96]
     680:	str	x0, [x19, #104]
     684:	ldr	x1, [x19, #96]
     688:	strb	wzr, [x1, x0]
     68c:	b	5e4 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x388>
     690:	ldrb	w1, [sp, #104]
     694:	strb	w1, [x0]
     698:	b	67c <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x420>
     69c:	bl	0 <_ZdlPv>
     6a0:	add	x20, x20, #0x20
     6a4:	cmp	x22, x20
     6a8:	b.eq	6c0 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x464>  // b.none
     6ac:	mov	x1, x20
     6b0:	ldr	x0, [x1], #16
     6b4:	cmp	x0, x1
     6b8:	b.ne	69c <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x440>  // b.any
     6bc:	b	6a0 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x444>
     6c0:	cbz	x21, 6cc <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x470>
     6c4:	mov	x0, x21
     6c8:	bl	0 <_ZdlPv>
     6cc:	ldr	x20, [sp, #120]
     6d0:	ldr	x21, [sp, #128]
     6d4:	cmp	x20, x21
     6d8:	b.ne	754 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x4f8>  // b.any
     6dc:	ldr	x0, [sp, #120]
     6e0:	cbz	x0, 6e8 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x48c>
     6e4:	bl	0 <_ZdlPv>
     6e8:	ldr	x0, [sp, #88]
     6ec:	add	x1, sp, #0x68
     6f0:	cmp	x0, x1
     6f4:	b.eq	6fc <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x4a0>  // b.none
     6f8:	bl	0 <_ZdlPv>
     6fc:	ldr	x0, [sp, #56]
     700:	add	x1, sp, #0x48
     704:	cmp	x0, x1
     708:	b.eq	710 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x4b4>  // b.none
     70c:	bl	0 <_ZdlPv>
     710:	adrp	x0, 0 <_ZL14getFeaturesStrv>
     714:	add	x0, x0, #0x0
     718:	ldr	w1, [x0, #200]
     71c:	str	w1, [x19, #36]
     720:	ldr	w1, [x0, #808]
     724:	str	w1, [x19, #40]
     728:	ldr	w0, [x0, #1416]
     72c:	str	w0, [x19, #44]
     730:	mov	x0, x19
     734:	ldp	x19, x20, [sp, #16]
     738:	ldp	x21, x22, [sp, #32]
     73c:	ldp	x29, x30, [sp], #144
     740:	ret
     744:	bl	0 <_ZdlPv>
     748:	add	x20, x20, #0x20
     74c:	cmp	x21, x20
     750:	b.eq	6dc <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x480>  // b.none
     754:	mov	x1, x20
     758:	ldr	x0, [x1], #16
     75c:	cmp	x0, x1
     760:	b.ne	744 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x4e8>  // b.any
     764:	b	748 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x4ec>
     768:	str	x1, [x19, #96]
     76c:	ldr	x1, [sp, #96]
     770:	str	x1, [x19, #104]
     774:	ldr	x1, [sp, #104]
     778:	str	x1, [x19, #112]
     77c:	add	x0, sp, #0x68
     780:	str	x0, [sp, #88]
     784:	b	5e4 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x388>
     788:	str	x1, [x19, #64]
     78c:	ldr	x1, [sp, #64]
     790:	str	x1, [x19, #72]
     794:	ldr	x1, [sp, #72]
     798:	str	x1, [x19, #80]
     79c:	add	x0, sp, #0x48
     7a0:	str	x0, [sp, #56]
     7a4:	b	594 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x338>

00000000000007a8 <_ZL12ErrorAndExitNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
     7a8:	stp	x29, x30, [sp, #-32]!
     7ac:	mov	x29, sp
     7b0:	str	x19, [sp, #16]
     7b4:	mov	x19, x0
     7b8:	bl	0 <_ZN4llvm4errsEv>
     7bc:	adrp	x1, 0 <_ZL14getFeaturesStrv>
     7c0:	add	x1, x1, #0x0
     7c4:	bl	0 <_ZL14getFeaturesStrv>
     7c8:	ldr	x2, [x19, #8]
     7cc:	ldr	x1, [x19]
     7d0:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     7d4:	adrp	x1, 0 <_ZL14getFeaturesStrv>
     7d8:	add	x1, x1, #0x0
     7dc:	bl	0 <_ZL14getFeaturesStrv>
     7e0:	mov	w0, #0x1                   	// #1
     7e4:	bl	0 <exit>

00000000000007e8 <_ZL9getCPUStrv>:
     7e8:	stp	x29, x30, [sp, #-32]!
     7ec:	mov	x29, sp
     7f0:	str	x19, [sp, #16]
     7f4:	mov	x19, x8
     7f8:	adrp	x1, 0 <_ZL14getFeaturesStrv>
     7fc:	add	x1, x1, #0x0
     800:	adrp	x0, 0 <_ZL14getFeaturesStrv>
     804:	add	x0, x0, #0x0
     808:	add	x0, x0, #0x88
     80c:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
     810:	cbnz	w0, 850 <_ZL9getCPUStrv+0x68>
     814:	bl	0 <_ZN4llvm3sys14getHostCPUNameEv>
     818:	cbz	x0, 83c <_ZL9getCPUStrv+0x54>
     81c:	add	x2, x19, #0x10
     820:	str	x2, [x19]
     824:	mov	w3, #0x0                   	// #0
     828:	add	x2, x0, x1
     82c:	mov	x1, x0
     830:	mov	x0, x19
     834:	bl	0 <_ZL14getFeaturesStrv>
     838:	b	878 <_ZL9getCPUStrv+0x90>
     83c:	add	x0, x19, #0x10
     840:	str	x0, [x19]
     844:	str	xzr, [x19, #8]
     848:	strb	wzr, [x19, #16]
     84c:	b	878 <_ZL9getCPUStrv+0x90>
     850:	add	x0, x19, #0x10
     854:	str	x0, [x19]
     858:	adrp	x0, 0 <_ZL14getFeaturesStrv>
     85c:	add	x0, x0, #0x0
     860:	ldr	x1, [x0, #136]
     864:	ldr	x2, [x0, #144]
     868:	mov	w3, #0x0                   	// #0
     86c:	add	x2, x1, x2
     870:	mov	x0, x19
     874:	bl	0 <_ZL14getFeaturesStrv>
     878:	mov	x0, x19
     87c:	ldr	x19, [sp, #16]
     880:	ldp	x29, x30, [sp], #32
     884:	ret

0000000000000888 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE>:
     888:	sub	sp, sp, #0x4a0
     88c:	stp	x29, x30, [sp]
     890:	mov	x29, sp
     894:	stp	x19, x20, [sp, #16]
     898:	stp	x21, x22, [sp, #32]
     89c:	stp	x23, x24, [sp, #48]
     8a0:	str	x25, [sp, #64]
     8a4:	mov	x21, x0
     8a8:	mov	w19, w1
     8ac:	str	xzr, [sp, #784]
     8b0:	str	xzr, [sp, #792]
     8b4:	add	x20, sp, #0x310
     8b8:	add	x0, x20, #0x20
     8bc:	str	x0, [sp, #800]
     8c0:	str	xzr, [sp, #808]
     8c4:	strb	wzr, [sp, #816]
     8c8:	str	wzr, [sp, #832]
     8cc:	str	wzr, [sp, #836]
     8d0:	str	wzr, [sp, #840]
     8d4:	add	x0, x20, #0x50
     8d8:	str	x0, [sp, #848]
     8dc:	str	xzr, [sp, #856]
     8e0:	strb	wzr, [sp, #864]
     8e4:	add	x0, x20, #0x70
     8e8:	str	x0, [sp, #880]
     8ec:	str	xzr, [sp, #888]
     8f0:	strb	wzr, [sp, #896]
     8f4:	str	xzr, [sp, #912]
     8f8:	str	xzr, [sp, #920]
     8fc:	str	xzr, [sp, #928]
     900:	add	x0, x20, #0xa8
     904:	str	x0, [sp, #936]
     908:	str	wzr, [sp, #944]
     90c:	mov	w0, #0x4                   	// #4
     910:	str	w0, [sp, #948]
     914:	add	x22, sp, #0x308
     918:	mov	x0, x22
     91c:	bl	0 <_ZN4llvm11LLVMContextC1Ev>
     920:	ldr	x1, [x21]
     924:	ldr	x0, [x21, #8]
     928:	str	x1, [sp, #136]
     92c:	str	x0, [sp, #144]
     930:	adrp	x0, 0 <_ZL14getFeaturesStrv>
     934:	add	x0, x0, #0x0
     938:	str	x0, [sp, #152]
     93c:	mov	x0, #0x2                   	// #2
     940:	str	x0, [sp, #160]
     944:	ldp	x0, x1, [sp, #136]
     948:	stp	x0, x1, [sp, #80]
     94c:	ldp	x0, x1, [sp, #152]
     950:	stp	x0, x1, [sp, #96]
     954:	add	x8, sp, #0x300
     958:	adrp	x4, 0 <_ZL14getFeaturesStrv>
     95c:	add	x4, x4, #0x0
     960:	mov	x5, #0x0                   	// #0
     964:	mov	w3, #0x1                   	// #1
     968:	mov	x2, x22
     96c:	mov	x1, x20
     970:	add	x0, sp, #0x50
     974:	bl	0 <_ZN4llvm7parseIRENS_15MemoryBufferRefERNS_12SMDiagnosticERNS_11LLVMContextEbNS_9StringRefE>
     978:	ldr	x0, [sp, #768]
     97c:	cbz	x0, c04 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x37c>
     980:	adrp	x1, 0 <_ZL14getFeaturesStrv>
     984:	add	x1, x1, #0x0
     988:	mov	x2, #0x3                   	// #3
     98c:	bl	0 <_ZNK4llvm6Module11getFunctionENS_9StringRefE>
     990:	mov	x20, x0
     994:	cbz	x0, c24 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x39c>
     998:	add	x0, sp, #0x2f0
     99c:	str	x0, [sp, #736]
     9a0:	str	xzr, [sp, #744]
     9a4:	strb	wzr, [sp, #752]
     9a8:	ldr	x0, [sp, #768]
     9ac:	str	xzr, [sp, #768]
     9b0:	str	x0, [sp, #1160]
     9b4:	add	x1, sp, #0x488
     9b8:	add	x0, sp, #0x120
     9bc:	bl	0 <_ZN4llvm13EngineBuilderC1ESt10unique_ptrINS_6ModuleESt14default_deleteIS2_EE>
     9c0:	ldr	x21, [sp, #1160]
     9c4:	cbz	x21, 9dc <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x154>
     9c8:	mov	x0, x21
     9cc:	bl	0 <_ZN4llvm6ModuleD1Ev>
     9d0:	mov	x1, #0x2c8                 	// #712
     9d4:	mov	x0, x21
     9d8:	bl	0 <_ZdlPvm>
     9dc:	adrp	x1, 0 <_ZL14getFeaturesStrv>
     9e0:	add	x1, x1, #0x0
     9e4:	add	x22, sp, #0x120
     9e8:	ldr	x4, [x1, #2032]
     9ec:	ldr	x3, [x1, #2024]
     9f0:	ldr	x2, [sp, #528]
     9f4:	mov	x1, #0x0                   	// #0
     9f8:	add	x0, sp, #0x208
     9fc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm>
     a00:	add	x21, sp, #0x88
     a04:	mov	x8, x21
     a08:	bl	7e8 <_ZL9getCPUStrv>
     a0c:	ldr	x4, [sp, #144]
     a10:	ldr	x3, [sp, #136]
     a14:	ldr	x2, [sp, #560]
     a18:	mov	x1, #0x0                   	// #0
     a1c:	add	x0, x22, #0x108
     a20:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_replaceEmmPKcm>
     a24:	ldr	x0, [sp, #136]
     a28:	add	x21, x21, #0x10
     a2c:	cmp	x0, x21
     a30:	b.eq	a38 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x1b0>  // b.none
     a34:	bl	0 <_ZdlPv>
     a38:	adrp	x1, 0 <_ZL14getFeaturesStrv>
     a3c:	add	x1, x1, #0x0
     a40:	mov	x2, #0x0                   	// #0
     a44:	add	x0, sp, #0x70
     a48:	bl	0 <_ZN4llvm17SubtargetFeaturesC1ENS_9StringRefE>
     a4c:	adrp	x1, 0 <_ZL14getFeaturesStrv>
     a50:	add	x1, x1, #0x0
     a54:	adrp	x0, 0 <_ZL14getFeaturesStrv>
     a58:	add	x0, x0, #0x0
     a5c:	add	x0, x0, #0x88
     a60:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
     a64:	cbz	w0, c44 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x3bc>
     a68:	adrp	x0, 0 <_ZL14getFeaturesStrv>
     a6c:	add	x0, x0, #0x0
     a70:	ldr	x1, [x0, #392]
     a74:	add	x0, x0, #0x100
     a78:	ldr	x0, [x0, #144]
     a7c:	cmp	x1, x0
     a80:	b.eq	ad8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x250>  // b.none
     a84:	mov	x2, #0x0                   	// #0
     a88:	mov	w21, #0x0                   	// #0
     a8c:	add	x24, sp, #0x70
     a90:	mov	w23, #0x1                   	// #1
     a94:	adrp	x22, 0 <_ZL14getFeaturesStrv>
     a98:	add	x22, x22, #0x0
     a9c:	lsl	x0, x2, #5
     aa0:	add	x2, x1, x0
     aa4:	mov	w3, w23
     aa8:	ldr	x1, [x1, x0]
     aac:	ldr	x2, [x2, #8]
     ab0:	mov	x0, x24
     ab4:	bl	0 <_ZN4llvm17SubtargetFeatures10AddFeatureENS_9StringRefEb>
     ab8:	add	w21, w21, #0x1
     abc:	mov	w2, w21
     ac0:	ldr	x1, [x22, #392]
     ac4:	ldr	x0, [x22, #400]
     ac8:	sub	x0, x0, x1
     acc:	asr	x0, x0, #5
     ad0:	cmp	x0, w21, uxtw
     ad4:	b.ne	a9c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x214>  // b.any
     ad8:	ldr	x0, [sp, #120]
     adc:	ldr	x1, [sp, #112]
     ae0:	sub	x0, x0, x1
     ae4:	asr	x1, x0, #5
     ae8:	cmp	xzr, x0, asr #5
     aec:	b.eq	d5c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x4d4>  // b.none
     af0:	mov	x2, #0x3ffffffffffffff     	// #288230376151711743
     af4:	cmp	x1, x2
     af8:	b.hi	d58 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x4d0>  // b.pmore
     afc:	bl	0 <_Znwm>
     b00:	mov	x22, x0
     b04:	ldr	x25, [sp, #112]
     b08:	ldr	x21, [sp, #120]
     b0c:	cmp	x25, x21
     b10:	b.eq	d64 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x4dc>  // b.none
     b14:	mov	x24, x25
     b18:	mov	x23, x22
     b1c:	add	x0, x23, #0x10
     b20:	str	x0, [x23]
     b24:	ldr	x1, [x24]
     b28:	ldr	x2, [x24, #8]
     b2c:	mov	w3, #0x0                   	// #0
     b30:	add	x2, x1, x2
     b34:	mov	x0, x23
     b38:	bl	0 <_ZL14getFeaturesStrv>
     b3c:	add	x23, x23, #0x20
     b40:	add	x24, x24, #0x20
     b44:	cmp	x21, x24
     b48:	b.ne	b1c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x294>  // b.any
     b4c:	sub	x21, x21, x25
     b50:	add	x21, x22, x21
     b54:	ldr	x23, [sp, #112]
     b58:	ldr	x24, [sp, #120]
     b5c:	cmp	x23, x24
     b60:	b.ne	d7c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x4f4>  // b.any
     b64:	ldr	x0, [sp, #112]
     b68:	cbz	x0, b70 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x2e8>
     b6c:	bl	0 <_ZdlPv>
     b70:	ldr	x24, [sp, #584]
     b74:	ldr	w23, [sp, #592]
     b78:	add	x23, x24, x23, lsl #5
     b7c:	cmp	x24, x23
     b80:	b.ne	d9c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x514>  // b.any
     b84:	str	wzr, [sp, #592]
     b88:	sub	x0, x21, x22
     b8c:	asr	x25, x0, #5
     b90:	ldr	w1, [sp, #596]
     b94:	cmp	x1, x0, asr #5
     b98:	b.cc	db4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x52c>  // b.lo, b.ul, b.last
     b9c:	ldr	w1, [sp, #592]
     ba0:	ldr	x23, [sp, #584]
     ba4:	add	x23, x23, x1, lsl #5
     ba8:	cmp	x21, x22
     bac:	b.eq	e70 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x5e8>  // b.none
     bb0:	mov	x24, x22
     bb4:	add	x0, x23, #0x10
     bb8:	str	x0, [x23]
     bbc:	ldr	x1, [x24]
     bc0:	ldr	x2, [x24, #8]
     bc4:	mov	w3, #0x0                   	// #0
     bc8:	add	x2, x1, x2
     bcc:	mov	x0, x23
     bd0:	bl	0 <_ZL14getFeaturesStrv>
     bd4:	add	x23, x23, #0x20
     bd8:	add	x24, x24, #0x20
     bdc:	cmp	x21, x24
     be0:	b.ne	bb4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x32c>  // b.any
     be4:	ldr	w1, [sp, #592]
     be8:	add	x1, x1, x25
     bec:	ldr	w0, [sp, #596]
     bf0:	cmp	x1, x0
     bf4:	b.hi	dc4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x53c>  // b.pmore
     bf8:	str	w1, [sp, #592]
     bfc:	mov	x23, x22
     c00:	b	df4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x56c>
     c04:	add	x19, sp, #0x88
     c08:	add	x2, sp, #0x478
     c0c:	adrp	x1, 0 <_ZL14getFeaturesStrv>
     c10:	add	x1, x1, #0x0
     c14:	mov	x0, x19
     c18:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
     c1c:	mov	x0, x19
     c20:	bl	7a8 <_ZL12ErrorAndExitNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
     c24:	add	x19, sp, #0x88
     c28:	add	x2, sp, #0x480
     c2c:	adrp	x1, 0 <_ZL14getFeaturesStrv>
     c30:	add	x1, x1, #0x0
     c34:	mov	x0, x19
     c38:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
     c3c:	mov	x0, x19
     c40:	bl	7a8 <_ZL12ErrorAndExitNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
     c44:	str	xzr, [sp, #136]
     c48:	str	wzr, [sp, #144]
     c4c:	str	wzr, [sp, #148]
     c50:	str	wzr, [sp, #152]
     c54:	mov	w0, #0x10                  	// #16
     c58:	str	w0, [sp, #156]
     c5c:	add	x0, sp, #0x88
     c60:	bl	0 <_ZN4llvm3sys18getHostCPUFeaturesERNS_9StringMapIbNS_15MallocAllocatorEEE>
     c64:	and	w0, w0, #0xff
     c68:	cbz	w0, d0c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x484>
     c6c:	ldr	w23, [sp, #144]
     c70:	cbz	w23, 1304 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0xa7c>
     c74:	ldr	x1, [sp, #136]
     c78:	ldr	x0, [x1]
     c7c:	cmp	x0, #0x0
     c80:	ccmn	x0, #0x8, #0x4, ne  // ne = any
     c84:	b.ne	cb0 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x428>  // b.any
     c88:	mov	x21, x1
     c8c:	ldr	x0, [x21, #8]!
     c90:	cmp	x0, #0x0
     c94:	ccmn	x0, #0x8, #0x4, ne  // ne = any
     c98:	b.eq	c8c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x404>  // b.none
     c9c:	add	x23, x1, w23, uxtw #3
     ca0:	cmp	x23, x21
     ca4:	b.eq	12fc <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0xa74>  // b.none
     ca8:	add	x24, sp, #0x70
     cac:	b	cd8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x450>
     cb0:	mov	x21, x1
     cb4:	b	c9c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x414>
     cb8:	mov	x22, x21
     cbc:	add	x21, x22, #0x8
     cc0:	ldr	x0, [x22, #8]
     cc4:	cmp	x0, #0x0
     cc8:	ccmn	x0, #0x8, #0x4, ne  // ne = any
     ccc:	b.eq	cb8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x430>  // b.none
     cd0:	cmp	x21, x23
     cd4:	b.eq	d0c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x484>  // b.none
     cd8:	mov	x22, x21
     cdc:	ldr	x0, [x22], #8
     ce0:	mov	x1, x0
     ce4:	ldr	x2, [x1], #16
     ce8:	ldrb	w3, [x0, #8]
     cec:	mov	x0, x24
     cf0:	bl	0 <_ZN4llvm17SubtargetFeatures10AddFeatureENS_9StringRefEb>
     cf4:	ldr	x0, [x21, #8]
     cf8:	cmp	x0, #0x0
     cfc:	ccmn	x0, #0x8, #0x4, ne  // ne = any
     d00:	b.eq	cbc <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x434>  // b.none
     d04:	mov	x21, x22
     d08:	b	cd0 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x448>
     d0c:	ldr	w0, [sp, #148]
     d10:	cbz	w0, 1304 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0xa7c>
     d14:	ldr	w22, [sp, #144]
     d18:	cbz	w22, 1304 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0xa7c>
     d1c:	sub	w22, w22, #0x1
     d20:	add	x22, x22, #0x1
     d24:	lsl	x22, x22, #3
     d28:	mov	x21, #0x0                   	// #0
     d2c:	b	d3c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x4b4>
     d30:	add	x21, x21, #0x8
     d34:	cmp	x21, x22
     d38:	b.eq	1304 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0xa7c>  // b.none
     d3c:	ldr	x0, [sp, #136]
     d40:	ldr	x0, [x0, x21]
     d44:	cmp	x0, #0x0
     d48:	ccmn	x0, #0x8, #0x4, ne  // ne = any
     d4c:	b.eq	d30 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x4a8>  // b.none
     d50:	bl	0 <free>
     d54:	b	d30 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x4a8>
     d58:	bl	0 <_ZSt17__throw_bad_allocv>
     d5c:	mov	x22, #0x0                   	// #0
     d60:	b	b04 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x27c>
     d64:	mov	x21, x22
     d68:	b	b54 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x2cc>
     d6c:	bl	0 <_ZdlPv>
     d70:	add	x23, x23, #0x20
     d74:	cmp	x24, x23
     d78:	b.eq	b64 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x2dc>  // b.none
     d7c:	mov	x1, x23
     d80:	ldr	x0, [x1], #16
     d84:	cmp	x0, x1
     d88:	b.ne	d6c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x4e4>  // b.any
     d8c:	b	d70 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x4e8>
     d90:	bl	0 <_ZdlPv>
     d94:	cmp	x24, x23
     d98:	b.eq	b84 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x2fc>  // b.none
     d9c:	sub	x23, x23, #0x20
     da0:	mov	x1, x23
     da4:	ldr	x0, [x1], #16
     da8:	cmp	x0, x1
     dac:	b.ne	d90 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x508>  // b.any
     db0:	b	d94 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x50c>
     db4:	mov	x1, x25
     db8:	add	x0, sp, #0x248
     dbc:	bl	0 <_ZL14getFeaturesStrv>
     dc0:	b	b9c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x314>
     dc4:	adrp	x3, 0 <_ZL14getFeaturesStrv>
     dc8:	add	x3, x3, #0x0
     dcc:	mov	w2, #0x43                  	// #67
     dd0:	adrp	x1, 0 <_ZL14getFeaturesStrv>
     dd4:	add	x1, x1, #0x0
     dd8:	adrp	x0, 0 <_ZL14getFeaturesStrv>
     ddc:	add	x0, x0, #0x0
     de0:	bl	0 <__assert_fail>
     de4:	bl	0 <_ZdlPv>
     de8:	add	x23, x23, #0x20
     dec:	cmp	x21, x23
     df0:	b.eq	e84 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x5fc>  // b.none
     df4:	mov	x1, x23
     df8:	ldr	x0, [x1], #16
     dfc:	cmp	x0, x1
     e00:	b.ne	de4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x55c>  // b.any
     e04:	b	de8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x560>
     e08:	bl	0 <_ZdlPv>
     e0c:	add	x21, x21, #0x20
     e10:	cmp	x22, x21
     e14:	b.eq	1120 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x898>  // b.none
     e18:	mov	x1, x21
     e1c:	ldr	x0, [x1], #16
     e20:	cmp	x0, x1
     e24:	b.ne	e08 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x580>  // b.any
     e28:	b	e0c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x584>
     e2c:	add	x19, sp, #0x88
     e30:	add	x2, sp, #0x498
     e34:	adrp	x1, 0 <_ZL14getFeaturesStrv>
     e38:	add	x1, x1, #0x0
     e3c:	mov	x0, x19
     e40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
     e44:	mov	x0, x19
     e48:	bl	7a8 <_ZL12ErrorAndExitNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
     e4c:	bl	0 <_ZdlPv>
     e50:	cmp	x20, x19
     e54:	b.eq	127c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x9f4>  // b.none
     e58:	sub	x19, x19, #0x30
     e5c:	ldr	x0, [x19, #16]
     e60:	add	x1, x19, #0x20
     e64:	cmp	x0, x1
     e68:	b.ne	e4c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x5c4>  // b.any
     e6c:	b	e50 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x5c8>
     e70:	add	x1, x25, x1
     e74:	ldr	w0, [sp, #596]
     e78:	cmp	x0, x1
     e7c:	b.cc	dc4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x53c>  // b.lo, b.ul, b.last
     e80:	str	w1, [sp, #592]
     e84:	cbz	x22, e90 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x608>
     e88:	mov	x0, x22
     e8c:	bl	0 <_ZdlPv>
     e90:	add	x0, sp, #0x2e0
     e94:	str	x0, [sp, #304]
     e98:	mov	w0, #0x1                   	// #1
     e9c:	str	w0, [sp, #296]
     ea0:	mov	x0, #0x1010                	// #4112
     ea4:	bl	0 <_Znwm>
     ea8:	mov	x21, x0
     eac:	mov	x1, #0x0                   	// #0
     eb0:	bl	0 <_ZN4llvm20SectionMemoryManagerC1EPNS0_12MemoryMapperE>
     eb4:	str	x21, [sp, #1168]
     eb8:	add	x1, sp, #0x490
     ebc:	add	x0, sp, #0x120
     ec0:	bl	0 <_ZN4llvm13EngineBuilder21setMCJITMemoryManagerESt10unique_ptrINS_19RTDyldMemoryManagerESt14default_deleteIS2_EE>
     ec4:	ldr	x0, [sp, #1168]
     ec8:	cbz	x0, ed8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x650>
     ecc:	ldr	x1, [x0]
     ed0:	ldr	x1, [x1, #8]
     ed4:	blr	x1
     ed8:	str	w19, [sp, #312]
     edc:	add	x21, sp, #0x88
     ee0:	mov	x8, x21
     ee4:	bl	25c <_ZL33InitTargetOptionsFromCodeGenFlagsv>
     ee8:	ldrb	w1, [sp, #136]
     eec:	ldrb	w0, [sp, #352]
     ef0:	bfxil	w0, w1, #0, #1
     ef4:	ubfx	x2, x1, #1, #1
     ef8:	bfi	w0, w2, #1, #1
     efc:	ubfx	x2, x1, #2, #1
     f00:	bfi	w0, w2, #2, #1
     f04:	ubfx	x2, x1, #3, #1
     f08:	bfi	w0, w2, #3, #1
     f0c:	ubfx	x2, x1, #4, #1
     f10:	bfi	w0, w2, #4, #1
     f14:	ubfx	x2, x1, #5, #1
     f18:	bfi	w0, w2, #5, #1
     f1c:	ubfx	x2, x1, #6, #1
     f20:	bfi	w0, w2, #6, #1
     f24:	ubfx	x1, x1, #7, #1
     f28:	bfi	w0, w1, #7, #1
     f2c:	strb	w0, [sp, #352]
     f30:	ldrb	w1, [sp, #137]
     f34:	ldrb	w0, [sp, #353]
     f38:	bfxil	w0, w1, #0, #1
     f3c:	strb	w0, [sp, #353]
     f40:	ldr	w0, [sp, #140]
     f44:	str	w0, [sp, #356]
     f48:	ldrb	w1, [sp, #144]
     f4c:	ldrb	w0, [sp, #360]
     f50:	bfxil	w0, w1, #0, #1
     f54:	ubfx	x2, x1, #1, #1
     f58:	bfi	w0, w2, #1, #1
     f5c:	ubfx	x1, x1, #2, #1
     f60:	bfi	w0, w1, #2, #1
     f64:	strb	w0, [sp, #360]
     f68:	ldr	w0, [sp, #148]
     f6c:	str	w0, [sp, #364]
     f70:	ldrb	w1, [sp, #152]
     f74:	ldrb	w0, [sp, #368]
     f78:	bfxil	w0, w1, #0, #1
     f7c:	ubfx	x1, x1, #1, #1
     f80:	bfi	w0, w1, #1, #1
     f84:	strb	w0, [sp, #368]
     f88:	ldr	w0, [sp, #156]
     f8c:	str	w0, [sp, #372]
     f90:	ldrb	w1, [sp, #160]
     f94:	ldrb	w0, [sp, #376]
     f98:	bfxil	w0, w1, #0, #1
     f9c:	ubfx	x2, x1, #1, #1
     fa0:	bfi	w0, w2, #1, #1
     fa4:	ubfx	x2, x1, #2, #1
     fa8:	bfi	w0, w2, #2, #1
     fac:	ubfx	x2, x1, #3, #1
     fb0:	bfi	w0, w2, #3, #1
     fb4:	ubfx	x2, x1, #4, #1
     fb8:	bfi	w0, w2, #4, #1
     fbc:	ubfx	x1, x1, #5, #1
     fc0:	bfi	w0, w1, #5, #1
     fc4:	strb	w0, [sp, #376]
     fc8:	ldrh	w1, [sp, #160]
     fcc:	ldrh	w0, [sp, #376]
     fd0:	ubfx	x1, x1, #6, #8
     fd4:	bfi	w0, w1, #6, #8
     fd8:	strh	w0, [sp, #376]
     fdc:	ldrb	w1, [sp, #161]
     fe0:	ubfx	x0, x0, #8, #8
     fe4:	ubfx	x2, x1, #6, #1
     fe8:	bfi	w0, w2, #6, #1
     fec:	ubfx	x1, x1, #7, #1
     ff0:	bfi	w0, w1, #7, #1
     ff4:	strb	w0, [sp, #377]
     ff8:	ldrb	w1, [sp, #162]
     ffc:	ldrb	w0, [sp, #378]
    1000:	bfxil	w0, w1, #0, #1
    1004:	ubfx	x2, x1, #1, #1
    1008:	bfi	w0, w2, #1, #1
    100c:	ubfx	x2, x1, #2, #1
    1010:	bfi	w0, w2, #2, #1
    1014:	ubfx	x2, x1, #3, #1
    1018:	bfi	w0, w2, #3, #1
    101c:	ubfx	x2, x1, #4, #1
    1020:	bfi	w0, w2, #4, #1
    1024:	ubfx	x2, x1, #5, #1
    1028:	bfi	w0, w2, #5, #1
    102c:	ubfx	x1, x1, #6, #1
    1030:	bfi	w0, w1, #6, #1
    1034:	strb	w0, [sp, #378]
    1038:	ldr	w0, [sp, #164]
    103c:	str	w0, [sp, #380]
    1040:	ldr	w0, [sp, #168]
    1044:	str	w0, [sp, #384]
    1048:	ldr	w0, [sp, #172]
    104c:	str	w0, [sp, #388]
    1050:	ldr	w0, [sp, #176]
    1054:	str	w0, [sp, #392]
    1058:	ldr	w0, [sp, #180]
    105c:	str	w0, [sp, #396]
    1060:	ldr	w0, [sp, #184]
    1064:	str	w0, [sp, #400]
    1068:	ldr	w0, [sp, #188]
    106c:	str	w0, [sp, #404]
    1070:	ldrb	w0, [sp, #192]
    1074:	ldrb	w2, [sp, #408]
    1078:	bfxil	w2, w0, #0, #1
    107c:	ubfx	x1, x0, #1, #1
    1080:	bfi	w2, w1, #1, #1
    1084:	ubfx	x1, x0, #2, #1
    1088:	bfi	w2, w1, #2, #1
    108c:	ubfx	x1, x0, #3, #1
    1090:	bfi	w2, w1, #3, #1
    1094:	ubfx	x1, x0, #4, #1
    1098:	bfi	w2, w1, #4, #1
    109c:	ubfx	x1, x0, #5, #1
    10a0:	bfi	w2, w1, #5, #1
    10a4:	ubfx	x1, x0, #6, #1
    10a8:	bfi	w2, w1, #6, #1
    10ac:	ubfx	x0, x0, #7, #1
    10b0:	bfi	w2, w0, #7, #1
    10b4:	strb	w2, [sp, #408]
    10b8:	ldrb	w1, [sp, #193]
    10bc:	ldrb	w0, [sp, #409]
    10c0:	bfxil	w0, w1, #0, #1
    10c4:	ubfx	x2, x1, #1, #1
    10c8:	bfi	w0, w2, #1, #1
    10cc:	ubfx	x2, x1, #2, #1
    10d0:	bfi	w0, w2, #2, #1
    10d4:	ubfx	x1, x1, #3, #1
    10d8:	bfi	w0, w1, #3, #1
    10dc:	strb	w0, [sp, #409]
    10e0:	ldr	w0, [sp, #196]
    10e4:	str	w0, [sp, #412]
    10e8:	add	x22, sp, #0x120
    10ec:	add	x1, x21, #0x40
    10f0:	add	x0, sp, #0x1a0
    10f4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
    10f8:	add	x1, x21, #0x60
    10fc:	add	x0, x22, #0xa0
    1100:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
    1104:	add	x1, x21, #0x80
    1108:	add	x0, x22, #0xc0
    110c:	bl	0 <_ZL14getFeaturesStrv>
    1110:	ldr	x21, [sp, #264]
    1114:	ldr	x22, [sp, #272]
    1118:	cmp	x21, x22
    111c:	b.ne	e18 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x590>  // b.any
    1120:	ldr	x0, [sp, #264]
    1124:	cbz	x0, 112c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x8a4>
    1128:	bl	0 <_ZdlPv>
    112c:	ldr	x0, [sp, #232]
    1130:	add	x1, sp, #0xf8
    1134:	cmp	x0, x1
    1138:	b.eq	1140 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x8b8>  // b.none
    113c:	bl	0 <_ZdlPv>
    1140:	ldr	x0, [sp, #200]
    1144:	add	x1, sp, #0xd8
    1148:	cmp	x0, x1
    114c:	b.eq	1154 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x8cc>  // b.none
    1150:	bl	0 <_ZdlPv>
    1154:	add	x21, sp, #0x120
    1158:	mov	x0, x21
    115c:	bl	0 <_ZN4llvm13EngineBuilder12selectTargetEv>
    1160:	mov	x1, x0
    1164:	mov	x0, x21
    1168:	bl	0 <_ZN4llvm13EngineBuilder6createEPNS_13TargetMachineE>
    116c:	mov	x21, x0
    1170:	cbz	x0, e2c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x5a4>
    1174:	ldr	x0, [x0]
    1178:	ldr	x1, [x0, #112]
    117c:	mov	x0, x21
    1180:	blr	x1
    1184:	ldr	x0, [x21]
    1188:	ldr	x2, [x0, #120]
    118c:	mov	w1, #0x0                   	// #0
    1190:	mov	x0, x21
    1194:	blr	x2
    1198:	ldr	x0, [x21]
    119c:	ldr	x2, [x0, #128]
    11a0:	mov	x1, x20
    11a4:	mov	x0, x21
    11a8:	blr	x2
    11ac:	mov	x22, x0
    11b0:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    11b4:	add	x0, x1, #0x0
    11b8:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    11bc:	add	x1, x1, #0x0
    11c0:	cmp	w19, #0x0
    11c4:	csel	x1, x1, x0, eq  // eq = none
    11c8:	mov	x20, x1
    11cc:	add	x19, x1, #0x1, lsl #12
    11d0:	add	x19, x19, #0xf00
    11d4:	mov	x25, #0x3e00                	// #15872
    11d8:	mov	x24, #0x1f00                	// #7936
    11dc:	mov	w23, #0x40                  	// #64
    11e0:	mov	w3, w23
    11e4:	add	x2, x20, x25
    11e8:	add	x1, x20, x24
    11ec:	mov	x0, x20
    11f0:	blr	x22
    11f4:	add	x20, x20, #0x100
    11f8:	cmp	x20, x19
    11fc:	b.ne	11e0 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x958>  // b.any
    1200:	ldr	x0, [x21]
    1204:	ldr	x2, [x0, #120]
    1208:	mov	w1, #0x1                   	// #1
    120c:	mov	x0, x21
    1210:	blr	x2
    1214:	ldr	x0, [x21]
    1218:	ldr	x1, [x0, #16]
    121c:	mov	x0, x21
    1220:	blr	x1
    1224:	add	x0, sp, #0x120
    1228:	bl	0 <_ZN4llvm13EngineBuilderD1Ev>
    122c:	ldr	x0, [sp, #736]
    1230:	add	x1, sp, #0x2f0
    1234:	cmp	x0, x1
    1238:	b.eq	1240 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x9b8>  // b.none
    123c:	bl	0 <_ZdlPv>
    1240:	ldr	x19, [sp, #768]
    1244:	cbz	x19, 125c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x9d4>
    1248:	mov	x0, x19
    124c:	bl	0 <_ZN4llvm6ModuleD1Ev>
    1250:	mov	x1, #0x2c8                 	// #712
    1254:	mov	x0, x19
    1258:	bl	0 <_ZdlPvm>
    125c:	add	x0, sp, #0x308
    1260:	bl	0 <_ZN4llvm11LLVMContextD1Ev>
    1264:	ldr	x20, [sp, #936]
    1268:	ldr	w19, [sp, #944]
    126c:	add	x19, x19, x19, lsl #1
    1270:	add	x19, x20, x19, lsl #4
    1274:	cmp	x20, x19
    1278:	b.ne	e58 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x5d0>  // b.any
    127c:	ldr	x0, [sp, #936]
    1280:	add	x1, sp, #0x3b8
    1284:	cmp	x0, x1
    1288:	b.eq	1290 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0xa08>  // b.none
    128c:	bl	0 <free>
    1290:	ldr	x0, [sp, #912]
    1294:	cbz	x0, 129c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0xa14>
    1298:	bl	0 <_ZdlPv>
    129c:	ldr	x0, [sp, #880]
    12a0:	add	x1, sp, #0x380
    12a4:	cmp	x0, x1
    12a8:	b.eq	12b0 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0xa28>  // b.none
    12ac:	bl	0 <_ZdlPv>
    12b0:	ldr	x0, [sp, #848]
    12b4:	add	x1, sp, #0x360
    12b8:	cmp	x0, x1
    12bc:	b.eq	12c4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0xa3c>  // b.none
    12c0:	bl	0 <_ZdlPv>
    12c4:	ldr	x0, [sp, #800]
    12c8:	add	x1, sp, #0x330
    12cc:	cmp	x0, x1
    12d0:	b.eq	12d8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0xa50>  // b.none
    12d4:	bl	0 <_ZdlPv>
    12d8:	ldp	x19, x20, [sp, #16]
    12dc:	ldp	x21, x22, [sp, #32]
    12e0:	ldp	x23, x24, [sp, #48]
    12e4:	ldr	x25, [sp, #64]
    12e8:	ldp	x29, x30, [sp]
    12ec:	add	sp, sp, #0x4a0
    12f0:	ret
    12f4:	ldr	w22, [sp, #144]
    12f8:	b	d1c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x494>
    12fc:	ldr	w0, [sp, #148]
    1300:	cbnz	w0, 12f4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0xa6c>
    1304:	ldr	x0, [sp, #136]
    1308:	bl	0 <free>
    130c:	b	a68 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x1e0>

0000000000001310 <_Z41__static_initialization_and_destruction_0ii>:
    1310:	cmp	w0, #0x1
    1314:	mov	w0, #0xffff                	// #65535
    1318:	ccmp	w1, w0, #0x0, eq  // eq = none
    131c:	b.eq	1324 <_Z41__static_initialization_and_destruction_0ii+0x14>  // b.none
    1320:	ret
    1324:	sub	sp, sp, #0xe40
    1328:	stp	x29, x30, [sp]
    132c:	mov	x29, sp
    1330:	stp	x19, x20, [sp, #16]
    1334:	stp	x21, x22, [sp, #32]
    1338:	stp	x23, x24, [sp, #48]
    133c:	stp	x25, x26, [sp, #64]
    1340:	stp	x27, x28, [sp, #80]
    1344:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    1348:	add	x0, x0, #0x0
    134c:	str	x0, [sp, #2392]
    1350:	mov	x0, #0x48                  	// #72
    1354:	str	x0, [sp, #2400]
    1358:	adrp	x20, 0 <_ZL14getFeaturesStrv>
    135c:	add	x20, x20, #0x0
    1360:	add	x19, x20, #0xac8
    1364:	strh	wzr, [x19, #8]
    1368:	ldrb	w0, [x19, #10]
    136c:	and	w0, w0, #0xffffff80
    1370:	strb	w0, [x19, #10]
    1374:	ldrh	w0, [x19, #10]
    1378:	and	w0, w0, #0xfffffe7f
    137c:	strh	w0, [x19, #10]
    1380:	ubfx	x0, x0, #8, #32
    1384:	and	w0, w0, #0x80
    1388:	strb	w0, [x19, #11]
    138c:	strh	wzr, [x19, #12]
    1390:	strh	wzr, [x19, #14]
    1394:	str	xzr, [x19, #16]
    1398:	str	xzr, [x19, #24]
    139c:	str	xzr, [x19, #32]
    13a0:	str	xzr, [x19, #40]
    13a4:	str	xzr, [x19, #48]
    13a8:	str	xzr, [x19, #56]
    13ac:	add	x0, x20, #0xb18
    13b0:	str	x0, [x19, #64]
    13b4:	mov	w21, #0x1                   	// #1
    13b8:	str	w21, [x19, #76]
    13bc:	str	xzr, [x19, #88]
    13c0:	add	x0, x20, #0xb48
    13c4:	str	x0, [x19, #96]
    13c8:	str	x0, [x19, #104]
    13cc:	str	w21, [x19, #112]
    13d0:	str	wzr, [x19, #116]
    13d4:	str	wzr, [x19, #120]
    13d8:	adrp	x0, 0 <_ZN4llvm2cl15GeneralCategoryE>
    13dc:	ldr	x0, [x0]
    13e0:	str	x0, [sp, #112]
    13e4:	str	x0, [x19, #80]
    13e8:	str	w21, [x19, #72]
    13ec:	strb	wzr, [x19, #136]
    13f0:	adrp	x24, 0 <_ZL14getFeaturesStrv>
    13f4:	ldr	x24, [x24]
    13f8:	add	x24, x24, #0x10
    13fc:	str	x24, [x19, #144]
    1400:	strb	w21, [x19, #153]
    1404:	strb	wzr, [x19, #152]
    1408:	adrp	x23, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    140c:	ldr	x23, [x23]
    1410:	add	x23, x23, #0x10
    1414:	str	x23, [x20, #2760]
    1418:	adrp	x22, 0 <_ZTVN4llvm2cl6parserIbEE>
    141c:	ldr	x22, [x22]
    1420:	add	x22, x22, #0x10
    1424:	str	x22, [x19, #160]
    1428:	adrp	x28, 0 <_ZL14getFeaturesStrv>
    142c:	ldr	x28, [x28]
    1430:	str	x28, [x19, #192]
    1434:	adrp	x27, 0 <_ZL14getFeaturesStrv>
    1438:	ldr	x27, [x27]
    143c:	str	x27, [x19, #184]
    1440:	add	x2, sp, #0x958
    1444:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    1448:	add	x1, x1, #0x0
    144c:	mov	x0, x19
    1450:	bl	0 <_ZL14getFeaturesStrv>
    1454:	mov	x0, x19
    1458:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    145c:	adrp	x25, 0 <__dso_handle>
    1460:	add	x25, x25, #0x0
    1464:	adrp	x26, 0 <_ZL14getFeaturesStrv>
    1468:	add	x26, x26, #0x0
    146c:	mov	x2, x25
    1470:	mov	x1, x19
    1474:	mov	x0, x26
    1478:	bl	0 <__cxa_atexit>
    147c:	add	x19, x20, #0xb90
    1480:	strh	wzr, [x19, #8]
    1484:	ldrb	w0, [x19, #10]
    1488:	and	w0, w0, #0xffffff80
    148c:	strb	w0, [x19, #10]
    1490:	ldrh	w0, [x19, #10]
    1494:	and	w0, w0, #0xfffffe7f
    1498:	strh	w0, [x19, #10]
    149c:	ubfx	x0, x0, #8, #32
    14a0:	and	w0, w0, #0x80
    14a4:	strb	w0, [x19, #11]
    14a8:	strh	wzr, [x19, #12]
    14ac:	strh	wzr, [x19, #14]
    14b0:	str	xzr, [x19, #16]
    14b4:	str	xzr, [x19, #24]
    14b8:	str	xzr, [x19, #32]
    14bc:	str	xzr, [x19, #40]
    14c0:	str	xzr, [x19, #48]
    14c4:	str	xzr, [x19, #56]
    14c8:	add	x0, x20, #0xbe0
    14cc:	str	x0, [x19, #64]
    14d0:	str	w21, [x19, #76]
    14d4:	str	xzr, [x19, #88]
    14d8:	add	x0, x20, #0xc10
    14dc:	str	x0, [x19, #96]
    14e0:	str	x0, [x19, #104]
    14e4:	str	w21, [x19, #112]
    14e8:	str	wzr, [x19, #116]
    14ec:	str	wzr, [x19, #120]
    14f0:	ldr	x0, [sp, #112]
    14f4:	str	x0, [x19, #80]
    14f8:	str	w21, [x19, #72]
    14fc:	strb	wzr, [x19, #136]
    1500:	str	x24, [x19, #144]
    1504:	strb	w21, [x19, #153]
    1508:	strb	wzr, [x19, #152]
    150c:	str	x23, [x20, #2960]
    1510:	str	x22, [x19, #160]
    1514:	str	x28, [x19, #192]
    1518:	str	x27, [x19, #184]
    151c:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    1520:	add	x1, x1, #0x0
    1524:	mov	x2, #0x1d                  	// #29
    1528:	mov	x0, x19
    152c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1530:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    1534:	add	x0, x0, #0x0
    1538:	str	x0, [x19, #32]
    153c:	mov	x0, #0x5d                  	// #93
    1540:	str	x0, [x19, #40]
    1544:	mov	x0, x19
    1548:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    154c:	mov	x2, x25
    1550:	mov	x1, x19
    1554:	mov	x0, x26
    1558:	bl	0 <__cxa_atexit>
    155c:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    1560:	add	x0, x0, #0x0
    1564:	str	x0, [sp, #2408]
    1568:	mov	x0, #0xd                   	// #13
    156c:	str	x0, [sp, #2416]
    1570:	str	wzr, [sp, #2436]
    1574:	add	x0, sp, #0x984
    1578:	str	x0, [sp, #2424]
    157c:	add	x19, x20, #0xc58
    1580:	strh	wzr, [x19, #8]
    1584:	ldrb	w0, [x19, #10]
    1588:	and	w0, w0, #0xffffff80
    158c:	strb	w0, [x19, #10]
    1590:	ldrh	w0, [x19, #10]
    1594:	and	w0, w0, #0xfffffe7f
    1598:	strh	w0, [x19, #10]
    159c:	ubfx	x0, x0, #8, #32
    15a0:	and	w0, w0, #0x80
    15a4:	strb	w0, [x19, #11]
    15a8:	strh	wzr, [x19, #12]
    15ac:	strh	wzr, [x19, #14]
    15b0:	str	xzr, [x19, #16]
    15b4:	str	xzr, [x19, #24]
    15b8:	str	xzr, [x19, #32]
    15bc:	str	xzr, [x19, #40]
    15c0:	str	xzr, [x19, #48]
    15c4:	str	xzr, [x19, #56]
    15c8:	add	x0, x20, #0xca8
    15cc:	str	x0, [x19, #64]
    15d0:	str	w21, [x19, #76]
    15d4:	str	xzr, [x19, #88]
    15d8:	add	x0, x20, #0xcd8
    15dc:	str	x0, [x19, #96]
    15e0:	str	x0, [x19, #104]
    15e4:	str	w21, [x19, #112]
    15e8:	str	wzr, [x19, #116]
    15ec:	str	wzr, [x19, #120]
    15f0:	ldr	x0, [sp, #112]
    15f4:	str	x0, [x19, #80]
    15f8:	str	w21, [x19, #72]
    15fc:	str	wzr, [x19, #136]
    1600:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    1604:	ldr	x0, [x0]
    1608:	add	x0, x0, #0x10
    160c:	str	x0, [x19, #144]
    1610:	strb	w21, [x19, #156]
    1614:	str	wzr, [x19, #152]
    1618:	adrp	x0, 0 <_ZTVN4llvm2cl3optIiLb0ENS0_6parserIiEEEE>
    161c:	ldr	x0, [x0]
    1620:	add	x0, x0, #0x10
    1624:	str	x0, [x20, #3160]
    1628:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIiEE>
    162c:	ldr	x0, [x0]
    1630:	add	x0, x0, #0x10
    1634:	str	x0, [x19, #160]
    1638:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    163c:	ldr	x0, [x0]
    1640:	str	x0, [x19, #192]
    1644:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    1648:	ldr	x0, [x0]
    164c:	str	x0, [x19, #184]
    1650:	add	x3, sp, #0x978
    1654:	add	x2, sp, #0x968
    1658:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    165c:	add	x1, x1, #0x0
    1660:	mov	x0, x19
    1664:	bl	0 <_ZL14getFeaturesStrv>
    1668:	mov	x0, x19
    166c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1670:	mov	x2, x25
    1674:	mov	x1, x19
    1678:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    167c:	add	x0, x0, #0x0
    1680:	bl	0 <__cxa_atexit>
    1684:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    1688:	add	x0, x0, #0x0
    168c:	str	x0, [sp, #2440]
    1690:	mov	x0, #0x39                  	// #57
    1694:	str	x0, [sp, #2448]
    1698:	add	x19, x20, #0xd20
    169c:	mov	w2, #0x0                   	// #0
    16a0:	mov	w1, #0x0                   	// #0
    16a4:	mov	x0, x19
    16a8:	bl	0 <_ZL14getFeaturesStrv>
    16ac:	strb	wzr, [x20, #3496]
    16b0:	str	x24, [x20, #3504]
    16b4:	strb	w21, [x20, #3513]
    16b8:	strb	wzr, [x20, #3512]
    16bc:	str	x23, [x20, #3360]
    16c0:	str	x22, [x20, #3520]
    16c4:	str	x28, [x20, #3552]
    16c8:	str	x27, [x20, #3544]
    16cc:	add	x2, sp, #0x988
    16d0:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    16d4:	add	x1, x1, #0x0
    16d8:	mov	x0, x19
    16dc:	bl	0 <_ZL14getFeaturesStrv>
    16e0:	mov	x0, x19
    16e4:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    16e8:	mov	x2, x25
    16ec:	mov	x1, x19
    16f0:	mov	x0, x26
    16f4:	bl	0 <__cxa_atexit>
    16f8:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    16fc:	add	x0, x0, #0x0
    1700:	str	x0, [sp, #2456]
    1704:	mov	x0, #0x18                  	// #24
    1708:	str	x0, [sp, #2464]
    170c:	add	x19, x20, #0xee8
    1710:	mov	w2, #0x0                   	// #0
    1714:	mov	w1, #0x0                   	// #0
    1718:	mov	x0, x19
    171c:	bl	0 <_ZL14getFeaturesStrv>
    1720:	strb	wzr, [x20, #3952]
    1724:	str	x24, [x20, #3960]
    1728:	strb	w21, [x20, #3969]
    172c:	strb	wzr, [x20, #3968]
    1730:	str	x23, [x20, #3816]
    1734:	str	x22, [x20, #3976]
    1738:	str	x28, [x20, #4008]
    173c:	str	x27, [x20, #4000]
    1740:	add	x2, sp, #0x998
    1744:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    1748:	add	x1, x1, #0x0
    174c:	mov	x0, x19
    1750:	bl	0 <_ZL14getFeaturesStrv>
    1754:	mov	x0, x19
    1758:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    175c:	mov	x2, x25
    1760:	mov	x1, x19
    1764:	mov	x0, x26
    1768:	bl	0 <__cxa_atexit>
    176c:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    1770:	add	x0, x0, #0x0
    1774:	str	x0, [sp, #2472]
    1778:	mov	x0, #0x15                  	// #21
    177c:	str	x0, [sp, #2480]
    1780:	strh	wzr, [x20, #4024]
    1784:	ldrb	w0, [x20, #4026]
    1788:	and	w0, w0, #0xffffff80
    178c:	strb	w0, [x20, #4026]
    1790:	ldrh	w0, [x20, #4026]
    1794:	and	w0, w0, #0xfffffe7f
    1798:	strh	w0, [x20, #4026]
    179c:	add	x20, x20, #0xfb0
    17a0:	ubfx	x1, x0, #8, #32
    17a4:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    17a8:	add	x0, x0, #0x0
    17ac:	add	x2, x0, #0x1, lsl #12
    17b0:	mov	x19, x20
    17b4:	and	w1, w1, #0x80
    17b8:	strb	w1, [x20, #11]
    17bc:	strh	wzr, [x20, #12]
    17c0:	strh	wzr, [x20, #14]
    17c4:	str	xzr, [x20, #16]
    17c8:	str	xzr, [x20, #24]
    17cc:	str	xzr, [x20, #32]
    17d0:	str	xzr, [x20, #40]
    17d4:	str	xzr, [x20, #48]
    17d8:	str	xzr, [x20, #56]
    17dc:	str	x2, [x20, #64]
    17e0:	mov	w20, w21
    17e4:	str	w21, [x19, #76]
    17e8:	str	xzr, [x0, #4104]
    17ec:	add	x1, x19, #0x80
    17f0:	str	x1, [x0, #4112]
    17f4:	str	x1, [x0, #4120]
    17f8:	str	w21, [x0, #4128]
    17fc:	str	wzr, [x0, #4132]
    1800:	str	wzr, [x0, #4136]
    1804:	ldr	x21, [sp, #112]
    1808:	str	x21, [x19, #80]
    180c:	str	w20, [x19, #72]
    1810:	strb	wzr, [x19, #136]
    1814:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    1818:	ldr	x1, [x1]
    181c:	add	x1, x1, #0x10
    1820:	str	x1, [x0, #4160]
    1824:	strb	w20, [x19, #153]
    1828:	strb	wzr, [x19, #152]
    182c:	adrp	x1, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    1830:	ldr	x1, [x1]
    1834:	add	x1, x1, #0x10
    1838:	str	x1, [x0, #4016]
    183c:	adrp	x1, 0 <_ZTVN4llvm2cl6parserIbEE>
    1840:	ldr	x1, [x1]
    1844:	add	x1, x1, #0x10
    1848:	str	x1, [x0, #4176]
    184c:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    1850:	ldr	x1, [x1]
    1854:	str	x1, [x0, #4208]
    1858:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    185c:	ldr	x1, [x1]
    1860:	str	x1, [x0, #4200]
    1864:	add	x2, sp, #0x9a8
    1868:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    186c:	add	x1, x1, #0x0
    1870:	mov	x0, x19
    1874:	bl	0 <_ZL14getFeaturesStrv>
    1878:	mov	x0, x19
    187c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1880:	mov	x2, x25
    1884:	mov	x1, x19
    1888:	mov	x0, x26
    188c:	bl	0 <__cxa_atexit>
    1890:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    1894:	add	x0, x0, #0x0
    1898:	str	x0, [sp, #2488]
    189c:	mov	x0, #0x13                  	// #19
    18a0:	str	x0, [sp, #2496]
    18a4:	str	x19, [sp, #2504]
    18a8:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    18ac:	add	x1, x1, #0x0
    18b0:	add	x19, x1, #0x860
    18b4:	strh	wzr, [x19, #8]
    18b8:	ldrb	w0, [x19, #10]
    18bc:	and	w0, w0, #0xe0
    18c0:	bfi	w0, w20, #5, #2
    18c4:	strb	w0, [x19, #10]
    18c8:	ldrh	w0, [x19, #10]
    18cc:	and	w0, w0, #0xfffffe7f
    18d0:	strh	w0, [x19, #10]
    18d4:	ubfx	x0, x0, #8, #32
    18d8:	and	w0, w0, #0x80
    18dc:	strb	w0, [x19, #11]
    18e0:	strh	wzr, [x19, #12]
    18e4:	strh	wzr, [x19, #14]
    18e8:	str	xzr, [x19, #16]
    18ec:	str	xzr, [x19, #24]
    18f0:	str	xzr, [x19, #32]
    18f4:	str	xzr, [x19, #40]
    18f8:	str	xzr, [x19, #48]
    18fc:	str	xzr, [x19, #56]
    1900:	add	x0, x1, #0x8b0
    1904:	str	x0, [x19, #64]
    1908:	str	w20, [x19, #76]
    190c:	str	xzr, [x19, #88]
    1910:	add	x0, x1, #0x8e0
    1914:	str	x0, [x19, #96]
    1918:	str	x0, [x19, #104]
    191c:	str	w20, [x19, #112]
    1920:	str	wzr, [x19, #116]
    1924:	str	wzr, [x19, #120]
    1928:	str	x21, [x19, #80]
    192c:	str	w20, [x19, #72]
    1930:	adrp	x0, 0 <_ZTVN4llvm2cl5aliasE>
    1934:	ldr	x0, [x0]
    1938:	add	x0, x0, #0x10
    193c:	str	x0, [x1, #2144]
    1940:	str	xzr, [x19, #136]
    1944:	add	x3, sp, #0x9c8
    1948:	add	x2, sp, #0x9b8
    194c:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    1950:	add	x1, x1, #0x0
    1954:	mov	x0, x19
    1958:	bl	0 <_ZL14getFeaturesStrv>
    195c:	ldr	x0, [x19, #24]
    1960:	cbz	x0, 4384 <_Z41__static_initialization_and_destruction_0ii+0x3074>
    1964:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    1968:	ldr	x0, [x0]
    196c:	cbz	x0, 43c0 <_Z41__static_initialization_and_destruction_0ii+0x30b0>
    1970:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    1974:	add	x0, x0, #0x0
    1978:	ldr	w1, [x0, #2260]
    197c:	add	x0, x0, #0x860
    1980:	ldr	w0, [x0, #120]
    1984:	cmp	w1, w0
    1988:	b.ne	43fc <_Z41__static_initialization_and_destruction_0ii+0x30ec>  // b.any
    198c:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    1990:	add	x0, x0, #0x0
    1994:	ldr	x1, [x0, #2280]
    1998:	add	x0, x0, #0x860
    199c:	cmp	x1, x0
    19a0:	b.eq	19b8 <_Z41__static_initialization_and_destruction_0ii+0x6a8>  // b.none
    19a4:	add	x1, x1, #0x58
    19a8:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    19ac:	add	x0, x0, #0x0
    19b0:	add	x0, x0, #0x8b8
    19b4:	bl	0 <_ZN4llvm19SmallPtrSetImplBase8CopyFromERKS0_>
    19b8:	adrp	x20, 0 <_ZL14getFeaturesStrv>
    19bc:	add	x20, x20, #0x0
    19c0:	add	x19, x20, #0x860
    19c4:	ldr	x1, [x20, #2280]
    19c8:	add	x1, x1, #0x40
    19cc:	add	x0, x20, #0x8a0
    19d0:	bl	0 <_ZL14getFeaturesStrv>
    19d4:	mov	x0, x19
    19d8:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    19dc:	adrp	x22, 0 <__dso_handle>
    19e0:	add	x22, x22, #0x0
    19e4:	mov	x2, x22
    19e8:	mov	x1, x19
    19ec:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    19f0:	add	x0, x0, #0x0
    19f4:	bl	0 <__cxa_atexit>
    19f8:	sub	x19, x20, #0x88
    19fc:	sturh	wzr, [x20, #-128]
    1a00:	ldurb	w0, [x20, #-126]
    1a04:	and	w0, w0, #0xffffff80
    1a08:	sturb	w0, [x20, #-126]
    1a0c:	ldurh	w0, [x20, #-126]
    1a10:	and	w0, w0, #0xfffffe7f
    1a14:	sturh	w0, [x20, #-126]
    1a18:	ubfx	x0, x0, #8, #32
    1a1c:	and	w0, w0, #0x80
    1a20:	sturb	w0, [x20, #-125]
    1a24:	sturh	wzr, [x20, #-124]
    1a28:	sturh	wzr, [x20, #-122]
    1a2c:	stur	xzr, [x20, #-120]
    1a30:	stur	xzr, [x20, #-112]
    1a34:	stur	xzr, [x20, #-104]
    1a38:	stur	xzr, [x20, #-96]
    1a3c:	stur	xzr, [x20, #-88]
    1a40:	stur	xzr, [x20, #-80]
    1a44:	add	x0, x19, #0x50
    1a48:	stur	x0, [x20, #-72]
    1a4c:	mov	w21, #0x1                   	// #1
    1a50:	stur	w21, [x20, #-60]
    1a54:	stur	xzr, [x20, #-48]
    1a58:	add	x0, x19, #0x80
    1a5c:	stur	x0, [x20, #-40]
    1a60:	stur	x0, [x20, #-32]
    1a64:	stur	w21, [x20, #-24]
    1a68:	stur	wzr, [x20, #-20]
    1a6c:	stur	wzr, [x20, #-16]
    1a70:	ldr	x23, [sp, #112]
    1a74:	stur	x23, [x20, #-56]
    1a78:	stur	w21, [x20, #-64]
    1a7c:	strb	wzr, [x20]
    1a80:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    1a84:	ldr	x0, [x0]
    1a88:	add	x0, x0, #0x10
    1a8c:	str	x0, [x20, #8]
    1a90:	strb	w21, [x20, #17]
    1a94:	strb	wzr, [x20, #16]
    1a98:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    1a9c:	ldr	x0, [x0]
    1aa0:	add	x0, x0, #0x10
    1aa4:	stur	x0, [x20, #-136]
    1aa8:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
    1aac:	ldr	x0, [x0]
    1ab0:	add	x0, x0, #0x10
    1ab4:	str	x0, [x20, #24]
    1ab8:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    1abc:	ldr	x0, [x0]
    1ac0:	str	x0, [x20, #56]
    1ac4:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    1ac8:	ldr	x0, [x0]
    1acc:	str	x0, [x20, #48]
    1ad0:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    1ad4:	add	x1, x1, #0x0
    1ad8:	mov	x2, #0x12                  	// #18
    1adc:	mov	x0, x19
    1ae0:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1ae4:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    1ae8:	add	x0, x0, #0x0
    1aec:	stur	x0, [x20, #-104]
    1af0:	mov	x0, #0x20                  	// #32
    1af4:	stur	x0, [x20, #-96]
    1af8:	mov	x0, x19
    1afc:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1b00:	mov	x2, x22
    1b04:	mov	x1, x19
    1b08:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    1b0c:	add	x0, x0, #0x0
    1b10:	bl	0 <__cxa_atexit>
    1b14:	str	w21, [sp, #2516]
    1b18:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    1b1c:	add	x0, x0, #0x0
    1b20:	str	x0, [sp, #2520]
    1b24:	mov	x0, #0x34                  	// #52
    1b28:	str	x0, [sp, #2528]
    1b2c:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    1b30:	add	x0, x0, #0x0
    1b34:	str	x0, [sp, #96]
    1b38:	str	x0, [sp, #2536]
    1b3c:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    1b40:	add	x0, x0, #0x0
    1b44:	add	x19, x0, #0xde8
    1b48:	strh	wzr, [x19, #8]
    1b4c:	ldrb	w1, [x19, #10]
    1b50:	and	w1, w1, #0xffffff80
    1b54:	strb	w1, [x19, #10]
    1b58:	ldrh	w1, [x19, #10]
    1b5c:	and	w1, w1, #0xfffffe7f
    1b60:	strh	w1, [x19, #10]
    1b64:	ubfx	x1, x1, #8, #32
    1b68:	and	w1, w1, #0x80
    1b6c:	strb	w1, [x19, #11]
    1b70:	strh	wzr, [x19, #12]
    1b74:	strh	wzr, [x19, #14]
    1b78:	str	xzr, [x19, #16]
    1b7c:	str	xzr, [x19, #24]
    1b80:	str	xzr, [x19, #32]
    1b84:	str	xzr, [x19, #40]
    1b88:	str	xzr, [x19, #48]
    1b8c:	str	xzr, [x19, #56]
    1b90:	add	x1, x0, #0xe38
    1b94:	str	x1, [x19, #64]
    1b98:	str	w21, [x19, #76]
    1b9c:	str	xzr, [x19, #88]
    1ba0:	add	x1, x0, #0xe68
    1ba4:	str	x1, [x19, #96]
    1ba8:	str	x1, [x19, #104]
    1bac:	str	w21, [x19, #112]
    1bb0:	str	wzr, [x19, #116]
    1bb4:	str	wzr, [x19, #120]
    1bb8:	str	x23, [sp, #112]
    1bbc:	str	x23, [x19, #80]
    1bc0:	str	w21, [x19, #72]
    1bc4:	add	x1, x0, #0xe80
    1bc8:	str	x1, [x19, #136]
    1bcc:	str	xzr, [x19, #144]
    1bd0:	strb	wzr, [x19, #152]
    1bd4:	add	x1, x0, #0xea8
    1bd8:	str	x1, [x19, #176]
    1bdc:	str	xzr, [x19, #184]
    1be0:	strb	wzr, [x19, #192]
    1be4:	strb	wzr, [x19, #208]
    1be8:	adrp	x25, 0 <_ZTVN4llvm2cl11OptionValueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
    1bec:	ldr	x25, [x25]
    1bf0:	add	x25, x25, #0x10
    1bf4:	str	x25, [x19, #168]
    1bf8:	adrp	x24, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
    1bfc:	ldr	x24, [x24]
    1c00:	add	x24, x24, #0x10
    1c04:	str	x24, [x0, #3560]
    1c08:	adrp	x23, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
    1c0c:	ldr	x23, [x23]
    1c10:	add	x23, x23, #0x10
    1c14:	str	x23, [x19, #216]
    1c18:	adrp	x28, 0 <_ZL14getFeaturesStrv>
    1c1c:	ldr	x28, [x28]
    1c20:	str	x28, [x19, #248]
    1c24:	adrp	x27, 0 <_ZL14getFeaturesStrv>
    1c28:	ldr	x27, [x27]
    1c2c:	str	x27, [x19, #240]
    1c30:	add	x4, sp, #0x9e8
    1c34:	add	x3, sp, #0x9d8
    1c38:	add	x2, sp, #0x9d4
    1c3c:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    1c40:	add	x1, x1, #0x0
    1c44:	mov	x0, x19
    1c48:	bl	0 <_ZL14getFeaturesStrv>
    1c4c:	mov	x0, x19
    1c50:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1c54:	adrp	x26, 0 <_ZL14getFeaturesStrv>
    1c58:	add	x26, x26, #0x0
    1c5c:	mov	x2, x22
    1c60:	mov	x1, x19
    1c64:	mov	x0, x26
    1c68:	bl	0 <__cxa_atexit>
    1c6c:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    1c70:	add	x0, x0, #0x0
    1c74:	str	x0, [sp, #2544]
    1c78:	mov	x0, #0x31                  	// #49
    1c7c:	str	x0, [sp, #2552]
    1c80:	add	x19, x20, #0x760
    1c84:	strh	wzr, [x19, #8]
    1c88:	ldrb	w0, [x19, #10]
    1c8c:	and	w0, w0, #0xffffff80
    1c90:	strb	w0, [x19, #10]
    1c94:	ldrh	w0, [x19, #10]
    1c98:	and	w0, w0, #0xfffffe7f
    1c9c:	strh	w0, [x19, #10]
    1ca0:	ubfx	x0, x0, #8, #32
    1ca4:	and	w0, w0, #0x80
    1ca8:	strb	w0, [x19, #11]
    1cac:	strh	wzr, [x19, #12]
    1cb0:	strh	wzr, [x19, #14]
    1cb4:	str	xzr, [x19, #16]
    1cb8:	str	xzr, [x19, #24]
    1cbc:	str	xzr, [x19, #32]
    1cc0:	str	xzr, [x19, #40]
    1cc4:	str	xzr, [x19, #48]
    1cc8:	str	xzr, [x19, #56]
    1ccc:	add	x0, x20, #0x7b0
    1cd0:	str	x0, [x19, #64]
    1cd4:	str	w21, [x19, #76]
    1cd8:	str	xzr, [x19, #88]
    1cdc:	add	x0, x20, #0x7e0
    1ce0:	str	x0, [x19, #96]
    1ce4:	str	x0, [x19, #104]
    1ce8:	str	w21, [x19, #112]
    1cec:	str	wzr, [x19, #116]
    1cf0:	str	wzr, [x19, #120]
    1cf4:	ldr	x0, [sp, #112]
    1cf8:	str	x0, [x19, #80]
    1cfc:	str	w21, [x19, #72]
    1d00:	add	x0, x20, #0x7f8
    1d04:	str	x0, [x19, #136]
    1d08:	str	xzr, [x19, #144]
    1d0c:	strb	wzr, [x19, #152]
    1d10:	add	x0, x20, #0x820
    1d14:	str	x0, [x19, #176]
    1d18:	str	xzr, [x19, #184]
    1d1c:	strb	wzr, [x19, #192]
    1d20:	strb	wzr, [x19, #208]
    1d24:	str	x25, [x19, #168]
    1d28:	str	x24, [x20, #1888]
    1d2c:	str	x23, [x19, #216]
    1d30:	str	x28, [x19, #248]
    1d34:	str	x27, [x19, #240]
    1d38:	add	x2, sp, #0x9f0
    1d3c:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    1d40:	add	x1, x1, #0x0
    1d44:	mov	x0, x19
    1d48:	bl	0 <_ZL14getFeaturesStrv>
    1d4c:	mov	x0, x19
    1d50:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1d54:	mov	x2, x22
    1d58:	mov	x1, x19
    1d5c:	mov	x0, x26
    1d60:	bl	0 <__cxa_atexit>
    1d64:	ldr	x1, [sp, #96]
    1d68:	str	x1, [sp, #2560]
    1d6c:	adrp	x20, 0 <_ZL14getFeaturesStrv>
    1d70:	add	x19, x20, #0x0
    1d74:	mov	w2, #0x0                   	// #0
    1d78:	mov	w1, #0x0                   	// #0
    1d7c:	mov	x0, x19
    1d80:	bl	0 <_ZL14getFeaturesStrv>
    1d84:	add	x0, x19, #0x98
    1d88:	str	x0, [x19, #136]
    1d8c:	str	xzr, [x19, #144]
    1d90:	strb	wzr, [x19, #152]
    1d94:	add	x0, x19, #0xc0
    1d98:	str	x0, [x19, #176]
    1d9c:	str	xzr, [x19, #184]
    1da0:	strb	wzr, [x19, #192]
    1da4:	strb	wzr, [x19, #208]
    1da8:	str	x25, [x19, #168]
    1dac:	str	x24, [x20]
    1db0:	str	x23, [x19, #216]
    1db4:	str	x28, [x19, #248]
    1db8:	str	x27, [x19, #240]
    1dbc:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    1dc0:	add	x1, x1, #0x0
    1dc4:	mov	x2, #0x4                   	// #4
    1dc8:	mov	x0, x19
    1dcc:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    1dd0:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    1dd4:	add	x0, x0, #0x0
    1dd8:	str	x0, [x19, #32]
    1ddc:	mov	x0, #0x33                  	// #51
    1de0:	str	x0, [x19, #40]
    1de4:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    1de8:	add	x0, x0, #0x0
    1dec:	str	x0, [x19, #48]
    1df0:	mov	x0, #0x8                   	// #8
    1df4:	str	x0, [x19, #56]
    1df8:	add	x1, sp, #0xa00
    1dfc:	mov	x0, x19
    1e00:	bl	0 <_ZL14getFeaturesStrv>
    1e04:	mov	x0, x19
    1e08:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1e0c:	mov	x2, x22
    1e10:	mov	x1, x19
    1e14:	mov	x0, x26
    1e18:	bl	0 <__cxa_atexit>
    1e1c:	str	w21, [sp, #2572]
    1e20:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    1e24:	add	x0, x0, #0x0
    1e28:	str	x0, [sp, #2576]
    1e2c:	mov	x1, #0x34                  	// #52
    1e30:	str	x1, [sp, #2584]
    1e34:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    1e38:	add	x0, x0, #0x0
    1e3c:	str	x0, [sp, #2592]
    1e40:	mov	x0, #0xe                   	// #14
    1e44:	str	x0, [sp, #2600]
    1e48:	strh	wzr, [x19, #264]
    1e4c:	ldrb	w0, [x19, #266]
    1e50:	bfxil	w0, w21, #0, #3
    1e54:	and	w0, w0, #0xffffff87
    1e58:	strb	w0, [x19, #266]
    1e5c:	ldrh	w0, [x19, #266]
    1e60:	and	w0, w0, #0xfffffe7f
    1e64:	strh	w0, [x19, #266]
    1e68:	ubfx	x0, x0, #8, #32
    1e6c:	and	w0, w0, #0x80
    1e70:	strb	w0, [x19, #267]
    1e74:	strh	wzr, [x19, #268]
    1e78:	strh	wzr, [x19, #270]
    1e7c:	str	xzr, [x19, #272]
    1e80:	str	xzr, [x19, #280]
    1e84:	str	xzr, [x19, #288]
    1e88:	add	x19, x19, #0x100
    1e8c:	add	x0, x20, #0x0
    1e90:	mov	x20, x19
    1e94:	str	xzr, [x19, #40]
    1e98:	str	xzr, [x19, #48]
    1e9c:	str	xzr, [x19, #56]
    1ea0:	add	x1, x0, #0x150
    1ea4:	str	x1, [x19, #64]
    1ea8:	mov	w19, w21
    1eac:	str	w21, [x20, #76]
    1eb0:	str	xzr, [x20, #88]
    1eb4:	add	x1, x0, #0x180
    1eb8:	str	x1, [x20, #96]
    1ebc:	str	x1, [x20, #104]
    1ec0:	str	w21, [x20, #112]
    1ec4:	str	wzr, [x20, #116]
    1ec8:	str	wzr, [x20, #120]
    1ecc:	ldr	x23, [sp, #112]
    1ed0:	str	x23, [x20, #80]
    1ed4:	str	w21, [x20, #72]
    1ed8:	str	xzr, [x20, #136]
    1edc:	str	xzr, [x20, #144]
    1ee0:	str	xzr, [x20, #152]
    1ee4:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    1ee8:	ldr	x1, [x1]
    1eec:	add	x1, x1, #0x10
    1ef0:	str	x1, [x0, #256]
    1ef4:	str	xzr, [x20, #160]
    1ef8:	str	xzr, [x20, #168]
    1efc:	str	xzr, [x20, #176]
    1f00:	adrp	x0, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
    1f04:	ldr	x0, [x0]
    1f08:	add	x0, x0, #0x10
    1f0c:	str	x0, [x20, #184]
    1f10:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    1f14:	ldr	x0, [x0]
    1f18:	str	x0, [x20, #216]
    1f1c:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    1f20:	ldr	x0, [x0]
    1f24:	str	x0, [x20, #208]
    1f28:	add	x4, sp, #0xa20
    1f2c:	add	x3, sp, #0xa10
    1f30:	add	x2, sp, #0xa0c
    1f34:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    1f38:	add	x1, x1, #0x0
    1f3c:	mov	x0, x20
    1f40:	bl	0 <_ZL14getFeaturesStrv>
    1f44:	mov	x0, x20
    1f48:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    1f4c:	mov	x2, x22
    1f50:	mov	x1, x20
    1f54:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    1f58:	add	x0, x0, #0x0
    1f5c:	bl	0 <__cxa_atexit>
    1f60:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    1f64:	add	x0, x0, #0x0
    1f68:	str	x0, [sp, #2608]
    1f6c:	mov	x0, #0x17                  	// #23
    1f70:	str	x0, [sp, #2616]
    1f74:	adrp	x22, 0 <_ZL14getFeaturesStrv>
    1f78:	add	x22, x22, #0x0
    1f7c:	ldp	x14, x15, [x22]
    1f80:	ldp	x12, x13, [x22, #16]
    1f84:	ldr	x28, [x22, #32]
    1f88:	ldp	x10, x11, [x22, #40]
    1f8c:	ldp	x8, x9, [x22, #56]
    1f90:	ldr	x27, [x22, #72]
    1f94:	ldp	x6, x7, [x22, #80]
    1f98:	ldp	x4, x5, [x22, #96]
    1f9c:	ldr	x26, [x22, #112]
    1fa0:	ldp	x2, x3, [x22, #120]
    1fa4:	ldp	x0, x1, [x22, #136]
    1fa8:	stp	x0, x1, [sp, #96]
    1fac:	ldr	x25, [x22, #152]
    1fb0:	ldp	x16, x17, [x22, #160]
    1fb4:	ldp	x20, x21, [x22, #176]
    1fb8:	ldr	x24, [x22, #192]
    1fbc:	add	x18, x22, #0xc8
    1fc0:	ldp	x22, x23, [x22, #200]
    1fc4:	ldp	x0, x1, [x18, #16]
    1fc8:	ldr	x18, [x18, #32]
    1fcc:	stp	x14, x15, [sp, #368]
    1fd0:	stp	x12, x13, [sp, #384]
    1fd4:	str	x28, [sp, #400]
    1fd8:	stp	x10, x11, [sp, #320]
    1fdc:	stp	x8, x9, [sp, #336]
    1fe0:	str	x27, [sp, #352]
    1fe4:	stp	x6, x7, [sp, #272]
    1fe8:	stp	x4, x5, [sp, #288]
    1fec:	str	x26, [sp, #304]
    1ff0:	stp	x2, x3, [sp, #224]
    1ff4:	ldp	x2, x3, [sp, #96]
    1ff8:	stp	x2, x3, [sp, #240]
    1ffc:	str	x25, [sp, #256]
    2000:	stp	x16, x17, [sp, #176]
    2004:	stp	x20, x21, [sp, #192]
    2008:	str	x24, [sp, #208]
    200c:	stp	x22, x23, [sp, #128]
    2010:	stp	x0, x1, [sp, #144]
    2014:	str	x18, [sp, #160]
    2018:	add	x21, sp, #0x890
    201c:	mov	x8, x21
    2020:	add	x5, sp, #0x80
    2024:	add	x4, sp, #0xb0
    2028:	add	x3, sp, #0xe0
    202c:	add	x2, sp, #0x110
    2030:	add	x1, sp, #0x140
    2034:	add	x0, sp, #0x170
    2038:	bl	0 <_ZL14getFeaturesStrv>
    203c:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    2040:	add	x0, x0, #0x0
    2044:	add	x20, x0, #0x8f0
    2048:	strh	wzr, [x20, #8]
    204c:	ldrb	w1, [x20, #10]
    2050:	and	w1, w1, #0xffffff80
    2054:	strb	w1, [x20, #10]
    2058:	ldrh	w1, [x20, #10]
    205c:	and	w1, w1, #0xfffffe7f
    2060:	strh	w1, [x20, #10]
    2064:	ubfx	x1, x1, #8, #32
    2068:	and	w1, w1, #0x80
    206c:	strb	w1, [x20, #11]
    2070:	strh	wzr, [x20, #12]
    2074:	strh	wzr, [x20, #14]
    2078:	str	xzr, [x20, #16]
    207c:	str	xzr, [x20, #24]
    2080:	str	xzr, [x20, #32]
    2084:	str	xzr, [x20, #40]
    2088:	str	xzr, [x20, #48]
    208c:	str	xzr, [x20, #56]
    2090:	add	x1, x0, #0x940
    2094:	str	x1, [x20, #64]
    2098:	str	w19, [x20, #76]
    209c:	str	xzr, [x20, #88]
    20a0:	add	x1, x0, #0x970
    20a4:	str	x1, [x20, #96]
    20a8:	str	x1, [x20, #104]
    20ac:	str	w19, [x20, #112]
    20b0:	str	wzr, [x20, #116]
    20b4:	str	wzr, [x20, #120]
    20b8:	ldr	x23, [sp, #112]
    20bc:	str	x23, [x20, #80]
    20c0:	str	w19, [x20, #72]
    20c4:	str	wzr, [x20, #136]
    20c8:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    20cc:	ldr	x1, [x1]
    20d0:	add	x1, x1, #0x10
    20d4:	str	x1, [x20, #144]
    20d8:	strb	w19, [x20, #156]
    20dc:	str	wzr, [x20, #152]
    20e0:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    20e4:	ldr	x1, [x1]
    20e8:	add	x1, x1, #0x10
    20ec:	str	x1, [x0, #2288]
    20f0:	str	x20, [x20, #168]
    20f4:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    20f8:	ldr	x1, [x1]
    20fc:	add	x1, x1, #0x10
    2100:	str	x1, [x20, #160]
    2104:	add	x0, x0, #0x9b0
    2108:	str	x0, [x20, #176]
    210c:	str	wzr, [x20, #184]
    2110:	mov	w0, #0x8                   	// #8
    2114:	str	w0, [x20, #188]
    2118:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    211c:	ldr	x0, [x0]
    2120:	str	x0, [x20, #600]
    2124:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    2128:	ldr	x0, [x0]
    212c:	str	x0, [x20, #592]
    2130:	mov	x3, x21
    2134:	add	x2, sp, #0xa30
    2138:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    213c:	add	x1, x1, #0x0
    2140:	mov	x0, x20
    2144:	bl	0 <_ZL14getFeaturesStrv>
    2148:	mov	x0, x20
    214c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    2150:	ldr	x0, [sp, #2192]
    2154:	add	x21, x21, #0x10
    2158:	cmp	x0, x21
    215c:	b.eq	2164 <_Z41__static_initialization_and_destruction_0ii+0xe54>  // b.none
    2160:	bl	0 <free>
    2164:	adrp	x20, 0 <_ZL14getFeaturesStrv>
    2168:	add	x20, x20, #0x0
    216c:	adrp	x2, 0 <__dso_handle>
    2170:	add	x2, x2, #0x0
    2174:	add	x1, x20, #0x8f0
    2178:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    217c:	add	x0, x0, #0x0
    2180:	bl	0 <__cxa_atexit>
    2184:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    2188:	add	x0, x0, #0x0
    218c:	str	x0, [sp, #2624]
    2190:	mov	x0, #0x16                  	// #22
    2194:	str	x0, [sp, #2632]
    2198:	str	wzr, [sp, #2652]
    219c:	add	x0, sp, #0xa5c
    21a0:	str	x0, [sp, #2640]
    21a4:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    21a8:	add	x0, x0, #0x0
    21ac:	ldp	x8, x9, [x0, #240]
    21b0:	ldp	x6, x7, [x0, #256]
    21b4:	ldr	x1, [x0, #272]
    21b8:	add	x0, x0, #0x118
    21bc:	ldp	x4, x5, [x0]
    21c0:	ldp	x2, x3, [x0, #16]
    21c4:	ldr	x0, [x0, #32]
    21c8:	stp	x8, x9, [sp, #128]
    21cc:	stp	x6, x7, [sp, #144]
    21d0:	str	x1, [sp, #160]
    21d4:	stp	x4, x5, [sp, #176]
    21d8:	stp	x2, x3, [sp, #192]
    21dc:	str	x0, [sp, #208]
    21e0:	add	x21, sp, #0x890
    21e4:	mov	x8, x21
    21e8:	add	x1, sp, #0xb0
    21ec:	add	x0, sp, #0x80
    21f0:	bl	0 <_ZL14getFeaturesStrv>
    21f4:	add	x19, x20, #0x40
    21f8:	strh	wzr, [x19, #8]
    21fc:	ldrb	w0, [x19, #10]
    2200:	and	w0, w0, #0xffffff80
    2204:	strb	w0, [x19, #10]
    2208:	ldrh	w0, [x19, #10]
    220c:	and	w0, w0, #0xfffffe7f
    2210:	strh	w0, [x19, #10]
    2214:	ubfx	x0, x0, #8, #32
    2218:	and	w0, w0, #0x80
    221c:	strb	w0, [x19, #11]
    2220:	strh	wzr, [x19, #12]
    2224:	strh	wzr, [x19, #14]
    2228:	str	xzr, [x19, #16]
    222c:	str	xzr, [x19, #24]
    2230:	str	xzr, [x19, #32]
    2234:	str	xzr, [x19, #40]
    2238:	str	xzr, [x19, #48]
    223c:	str	xzr, [x19, #56]
    2240:	add	x0, x20, #0x90
    2244:	str	x0, [x19, #64]
    2248:	mov	w1, #0x1                   	// #1
    224c:	str	w1, [x19, #76]
    2250:	str	xzr, [x19, #88]
    2254:	add	x0, x20, #0xc0
    2258:	str	x0, [x19, #96]
    225c:	str	x0, [x19, #104]
    2260:	str	w1, [x19, #112]
    2264:	str	wzr, [x19, #116]
    2268:	str	wzr, [x19, #120]
    226c:	ldr	x0, [sp, #112]
    2270:	str	x0, [x19, #80]
    2274:	str	w1, [x19, #72]
    2278:	str	wzr, [x19, #136]
    227c:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    2280:	ldr	x0, [x0]
    2284:	add	x0, x0, #0x10
    2288:	str	x0, [x19, #144]
    228c:	strb	w1, [x19, #156]
    2290:	str	wzr, [x19, #152]
    2294:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    2298:	ldr	x0, [x0]
    229c:	add	x0, x0, #0x10
    22a0:	str	x0, [x20, #64]
    22a4:	str	x19, [x19, #168]
    22a8:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    22ac:	ldr	x0, [x0]
    22b0:	add	x0, x0, #0x10
    22b4:	str	x0, [x19, #160]
    22b8:	add	x20, x20, #0x100
    22bc:	str	x20, [x19, #176]
    22c0:	str	wzr, [x19, #184]
    22c4:	mov	w0, #0x8                   	// #8
    22c8:	str	w0, [x19, #188]
    22cc:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    22d0:	ldr	x0, [x0]
    22d4:	str	x0, [x19, #600]
    22d8:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    22dc:	ldr	x0, [x0]
    22e0:	str	x0, [x19, #592]
    22e4:	mov	x4, x21
    22e8:	add	x3, sp, #0xa50
    22ec:	add	x2, sp, #0xa40
    22f0:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    22f4:	add	x1, x1, #0x0
    22f8:	mov	x0, x19
    22fc:	bl	0 <_ZL14getFeaturesStrv>
    2300:	mov	x0, x19
    2304:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    2308:	ldr	x0, [sp, #2192]
    230c:	add	x21, x21, #0x10
    2310:	cmp	x0, x21
    2314:	b.eq	231c <_Z41__static_initialization_and_destruction_0ii+0x100c>  // b.none
    2318:	bl	0 <free>
    231c:	adrp	x2, 0 <__dso_handle>
    2320:	add	x2, x2, #0x0
    2324:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    2328:	add	x1, x1, #0x0
    232c:	add	x1, x1, #0x40
    2330:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    2334:	add	x0, x0, #0x0
    2338:	bl	0 <__cxa_atexit>
    233c:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    2340:	add	x0, x0, #0x0
    2344:	ldp	x16, x17, [x0, #320]
    2348:	ldp	x14, x15, [x0, #336]
    234c:	ldr	x23, [x0, #352]
    2350:	add	x1, x0, #0x168
    2354:	ldp	x12, x13, [x1]
    2358:	ldp	x10, x11, [x1, #16]
    235c:	ldr	x24, [x0, #392]
    2360:	ldp	x8, x9, [x0, #400]
    2364:	ldp	x6, x7, [x0, #416]
    2368:	ldr	x22, [x0, #432]
    236c:	add	x1, x0, #0x1b8
    2370:	ldp	x4, x5, [x1]
    2374:	ldp	x2, x3, [x1, #16]
    2378:	ldr	x21, [x0, #472]
    237c:	add	x20, x0, #0x1e0
    2380:	ldp	x0, x1, [x0, #480]
    2384:	ldp	x18, x19, [x20, #16]
    2388:	ldr	x20, [x20, #32]
    238c:	add	x25, sp, #0x820
    2390:	stp	x16, x17, [x25, #112]
    2394:	stp	x14, x15, [x25, #128]
    2398:	str	x23, [sp, #2224]
    239c:	stp	x12, x13, [x25, #152]
    23a0:	stp	x10, x11, [x25, #168]
    23a4:	str	x24, [sp, #2264]
    23a8:	stp	x8, x9, [x25, #192]
    23ac:	stp	x6, x7, [x25, #208]
    23b0:	str	x22, [sp, #2304]
    23b4:	stp	x4, x5, [x25, #232]
    23b8:	stp	x2, x3, [x25, #248]
    23bc:	str	x21, [sp, #2344]
    23c0:	add	x2, sp, #0xa20
    23c4:	stp	x0, x1, [x2, #-240]
    23c8:	stp	x18, x19, [x2, #-224]
    23cc:	str	x20, [sp, #2384]
    23d0:	add	x0, sp, #0x7e0
    23d4:	add	x1, x0, #0x10
    23d8:	str	x1, [sp, #2016]
    23dc:	str	wzr, [sp, #2024]
    23e0:	mov	w2, #0x4                   	// #4
    23e4:	str	w2, [sp, #2028]
    23e8:	mov	x3, #0x28                  	// #40
    23ec:	mov	x2, #0x5                   	// #5
    23f0:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
    23f4:	ldr	w4, [sp, #2024]
    23f8:	mov	x2, #0xc8                  	// #200
    23fc:	add	x1, sp, #0x890
    2400:	mov	x0, #0x28                  	// #40
    2404:	ldr	x3, [sp, #2016]
    2408:	madd	x0, x4, x0, x3
    240c:	bl	0 <memcpy>
    2410:	ldr	w0, [sp, #2024]
    2414:	mov	w1, w0
    2418:	add	x1, x1, #0x5
    241c:	ldr	w2, [sp, #2028]
    2420:	cmp	x1, x2
    2424:	b.hi	4438 <_Z41__static_initialization_and_destruction_0ii+0x3128>  // b.pmore
    2428:	add	w0, w0, #0x5
    242c:	str	w0, [sp, #2024]
    2430:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    2434:	add	x0, x0, #0x0
    2438:	add	x19, x0, #0xb50
    243c:	strh	wzr, [x19, #8]
    2440:	ldrb	w1, [x19, #10]
    2444:	and	w1, w1, #0xffffff80
    2448:	strb	w1, [x19, #10]
    244c:	ldrh	w1, [x19, #10]
    2450:	and	w1, w1, #0xfffffe7f
    2454:	strh	w1, [x19, #10]
    2458:	ubfx	x1, x1, #8, #32
    245c:	and	w1, w1, #0x80
    2460:	strb	w1, [x19, #11]
    2464:	strh	wzr, [x19, #12]
    2468:	strh	wzr, [x19, #14]
    246c:	str	xzr, [x19, #16]
    2470:	str	xzr, [x19, #24]
    2474:	str	xzr, [x19, #32]
    2478:	str	xzr, [x19, #40]
    247c:	str	xzr, [x19, #48]
    2480:	str	xzr, [x19, #56]
    2484:	add	x1, x0, #0xba0
    2488:	str	x1, [x19, #64]
    248c:	mov	w2, #0x1                   	// #1
    2490:	str	w2, [x19, #76]
    2494:	str	xzr, [x19, #88]
    2498:	add	x1, x0, #0xbd0
    249c:	str	x1, [x19, #96]
    24a0:	str	x1, [x19, #104]
    24a4:	str	w2, [x19, #112]
    24a8:	str	wzr, [x19, #116]
    24ac:	str	wzr, [x19, #120]
    24b0:	ldr	x1, [sp, #112]
    24b4:	str	x1, [x19, #80]
    24b8:	str	w2, [x19, #72]
    24bc:	str	wzr, [x19, #136]
    24c0:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    24c4:	ldr	x1, [x1]
    24c8:	add	x1, x1, #0x10
    24cc:	str	x1, [x19, #144]
    24d0:	strb	w2, [x19, #156]
    24d4:	str	wzr, [x19, #152]
    24d8:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    24dc:	ldr	x1, [x1]
    24e0:	add	x1, x1, #0x10
    24e4:	str	x1, [x0, #2896]
    24e8:	str	x19, [x19, #168]
    24ec:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    24f0:	ldr	x1, [x1]
    24f4:	add	x1, x1, #0x10
    24f8:	str	x1, [x19, #160]
    24fc:	add	x0, x0, #0xc10
    2500:	str	x0, [x19, #176]
    2504:	str	wzr, [x19, #184]
    2508:	mov	w0, #0x8                   	// #8
    250c:	str	w0, [x19, #188]
    2510:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    2514:	ldr	x0, [x0]
    2518:	str	x0, [x19, #600]
    251c:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    2520:	ldr	x0, [x0]
    2524:	str	x0, [x19, #592]
    2528:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    252c:	add	x1, x1, #0x0
    2530:	mov	x2, #0xa                   	// #10
    2534:	mov	x0, x19
    2538:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    253c:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    2540:	add	x0, x0, #0x0
    2544:	str	x0, [x19, #32]
    2548:	mov	x0, #0x11                  	// #17
    254c:	str	x0, [x19, #40]
    2550:	add	x20, sp, #0x7e0
    2554:	mov	x1, x20
    2558:	mov	x0, x19
    255c:	bl	0 <_ZL14getFeaturesStrv>
    2560:	mov	x0, x19
    2564:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    2568:	ldr	x0, [sp, #2016]
    256c:	add	x20, x20, #0x10
    2570:	cmp	x0, x20
    2574:	b.eq	257c <_Z41__static_initialization_and_destruction_0ii+0x126c>  // b.none
    2578:	bl	0 <free>
    257c:	adrp	x2, 0 <__dso_handle>
    2580:	add	x2, x2, #0x0
    2584:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    2588:	add	x1, x1, #0x0
    258c:	add	x1, x1, #0xb50
    2590:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    2594:	add	x0, x0, #0x0
    2598:	bl	0 <__cxa_atexit>
    259c:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    25a0:	add	x0, x0, #0x0
    25a4:	str	x0, [sp, #2656]
    25a8:	mov	x0, #0xf                   	// #15
    25ac:	str	x0, [sp, #2664]
    25b0:	str	wzr, [sp, #2684]
    25b4:	add	x0, sp, #0xa7c
    25b8:	str	x0, [sp, #2672]
    25bc:	adrp	x22, 0 <_ZL14getFeaturesStrv>
    25c0:	add	x22, x22, #0x0
    25c4:	add	x0, x22, #0x208
    25c8:	ldp	x16, x17, [x0]
    25cc:	ldp	x14, x15, [x0, #16]
    25d0:	ldr	x27, [x22, #552]
    25d4:	add	x0, x22, #0x230
    25d8:	ldp	x12, x13, [x0]
    25dc:	ldp	x10, x11, [x0, #16]
    25e0:	ldr	x26, [x22, #592]
    25e4:	add	x0, x22, #0x258
    25e8:	ldp	x8, x9, [x0]
    25ec:	ldp	x6, x7, [x0, #16]
    25f0:	ldr	x25, [x22, #632]
    25f4:	add	x0, x22, #0x280
    25f8:	ldp	x4, x5, [x0]
    25fc:	ldp	x2, x3, [x0, #16]
    2600:	ldr	x24, [x22, #672]
    2604:	add	x20, x22, #0x2a8
    2608:	ldp	x0, x1, [x20]
    260c:	stp	x0, x1, [sp, #96]
    2610:	ldp	x18, x19, [x20, #16]
    2614:	ldr	x23, [x22, #712]
    2618:	add	x22, x22, #0x2d0
    261c:	ldp	x20, x21, [x22]
    2620:	ldp	x0, x1, [x22, #16]
    2624:	ldr	x22, [x22, #32]
    2628:	stp	x16, x17, [sp, #128]
    262c:	stp	x14, x15, [sp, #144]
    2630:	str	x27, [sp, #160]
    2634:	stp	x12, x13, [sp, #176]
    2638:	stp	x10, x11, [sp, #192]
    263c:	str	x26, [sp, #208]
    2640:	stp	x8, x9, [sp, #224]
    2644:	stp	x6, x7, [sp, #240]
    2648:	str	x25, [sp, #256]
    264c:	stp	x4, x5, [sp, #272]
    2650:	stp	x2, x3, [sp, #288]
    2654:	str	x24, [sp, #304]
    2658:	ldp	x2, x3, [sp, #96]
    265c:	stp	x2, x3, [sp, #320]
    2660:	stp	x18, x19, [sp, #336]
    2664:	str	x23, [sp, #352]
    2668:	stp	x20, x21, [sp, #368]
    266c:	stp	x0, x1, [sp, #384]
    2670:	str	x22, [sp, #400]
    2674:	add	x20, sp, #0x890
    2678:	mov	x8, x20
    267c:	add	x5, sp, #0x170
    2680:	add	x4, sp, #0x140
    2684:	add	x3, sp, #0x110
    2688:	add	x2, sp, #0xe0
    268c:	add	x1, sp, #0xb0
    2690:	add	x0, sp, #0x80
    2694:	bl	0 <_ZL14getFeaturesStrv>
    2698:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    269c:	add	x0, x0, #0x0
    26a0:	add	x19, x0, #0x548
    26a4:	strh	wzr, [x19, #8]
    26a8:	ldrb	w1, [x19, #10]
    26ac:	and	w1, w1, #0xffffff80
    26b0:	strb	w1, [x19, #10]
    26b4:	ldrh	w1, [x19, #10]
    26b8:	and	w1, w1, #0xfffffe7f
    26bc:	strh	w1, [x19, #10]
    26c0:	ubfx	x1, x1, #8, #32
    26c4:	and	w1, w1, #0x80
    26c8:	strb	w1, [x19, #11]
    26cc:	strh	wzr, [x19, #12]
    26d0:	strh	wzr, [x19, #14]
    26d4:	str	xzr, [x19, #16]
    26d8:	str	xzr, [x19, #24]
    26dc:	str	xzr, [x19, #32]
    26e0:	str	xzr, [x19, #40]
    26e4:	str	xzr, [x19, #48]
    26e8:	str	xzr, [x19, #56]
    26ec:	add	x1, x0, #0x598
    26f0:	str	x1, [x19, #64]
    26f4:	mov	w2, #0x1                   	// #1
    26f8:	str	w2, [x19, #76]
    26fc:	str	xzr, [x19, #88]
    2700:	add	x1, x0, #0x5c8
    2704:	str	x1, [x19, #96]
    2708:	str	x1, [x19, #104]
    270c:	str	w2, [x19, #112]
    2710:	str	wzr, [x19, #116]
    2714:	str	wzr, [x19, #120]
    2718:	ldr	x1, [sp, #112]
    271c:	str	x1, [x19, #80]
    2720:	str	w2, [x19, #72]
    2724:	str	wzr, [x19, #136]
    2728:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    272c:	ldr	x1, [x1]
    2730:	add	x1, x1, #0x10
    2734:	str	x1, [x19, #144]
    2738:	strb	w2, [x19, #156]
    273c:	str	wzr, [x19, #152]
    2740:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    2744:	ldr	x1, [x1]
    2748:	add	x1, x1, #0x10
    274c:	str	x1, [x0, #1352]
    2750:	str	x19, [x19, #168]
    2754:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    2758:	ldr	x1, [x1]
    275c:	add	x1, x1, #0x10
    2760:	str	x1, [x19, #160]
    2764:	add	x0, x0, #0x608
    2768:	str	x0, [x19, #176]
    276c:	str	wzr, [x19, #184]
    2770:	mov	w0, #0x8                   	// #8
    2774:	str	w0, [x19, #188]
    2778:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    277c:	ldr	x0, [x0]
    2780:	str	x0, [x19, #600]
    2784:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    2788:	ldr	x0, [x0]
    278c:	str	x0, [x19, #592]
    2790:	mov	x4, x20
    2794:	add	x3, sp, #0xa70
    2798:	add	x2, sp, #0xa60
    279c:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    27a0:	add	x1, x1, #0x0
    27a4:	mov	x0, x19
    27a8:	bl	0 <_ZL14getFeaturesStrv>
    27ac:	mov	x0, x19
    27b0:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    27b4:	ldr	x0, [sp, #2192]
    27b8:	add	x20, x20, #0x10
    27bc:	cmp	x0, x20
    27c0:	b.eq	27c8 <_Z41__static_initialization_and_destruction_0ii+0x14b8>  // b.none
    27c4:	bl	0 <free>
    27c8:	adrp	x2, 0 <__dso_handle>
    27cc:	add	x2, x2, #0x0
    27d0:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    27d4:	add	x1, x1, #0x0
    27d8:	add	x1, x1, #0x548
    27dc:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    27e0:	add	x0, x0, #0x0
    27e4:	bl	0 <__cxa_atexit>
    27e8:	str	wzr, [sp, #2700]
    27ec:	add	x0, sp, #0xa8c
    27f0:	str	x0, [sp, #2688]
    27f4:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    27f8:	add	x0, x0, #0x0
    27fc:	str	x0, [sp, #2704]
    2800:	mov	x0, #0x40                  	// #64
    2804:	str	x0, [sp, #2712]
    2808:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    280c:	add	x0, x0, #0x0
    2810:	add	x1, x0, #0x2f8
    2814:	ldp	x10, x11, [x1]
    2818:	ldp	x8, x9, [x1, #16]
    281c:	ldr	x14, [x0, #792]
    2820:	add	x1, x0, #0x320
    2824:	ldp	x12, x13, [x1]
    2828:	ldp	x6, x7, [x1, #16]
    282c:	ldr	x1, [x0, #832]
    2830:	add	x0, x0, #0x348
    2834:	ldp	x4, x5, [x0]
    2838:	ldp	x2, x3, [x0, #16]
    283c:	ldr	x0, [x0, #32]
    2840:	stp	x10, x11, [sp, #128]
    2844:	stp	x8, x9, [sp, #144]
    2848:	str	x14, [sp, #160]
    284c:	stp	x12, x13, [sp, #176]
    2850:	stp	x6, x7, [sp, #192]
    2854:	str	x1, [sp, #208]
    2858:	stp	x4, x5, [sp, #224]
    285c:	stp	x2, x3, [sp, #240]
    2860:	str	x0, [sp, #256]
    2864:	add	x21, sp, #0x890
    2868:	mov	x8, x21
    286c:	add	x2, sp, #0xe0
    2870:	add	x1, sp, #0xb0
    2874:	add	x0, sp, #0x80
    2878:	bl	0 <_ZL14getFeaturesStrv>
    287c:	adrp	x20, 0 <_ZL14getFeaturesStrv>
    2880:	add	x20, x20, #0x0
    2884:	add	x19, x20, #0xdb0
    2888:	mov	w2, #0x0                   	// #0
    288c:	mov	w1, #0x0                   	// #0
    2890:	mov	x0, x19
    2894:	bl	0 <_ZL14getFeaturesStrv>
    2898:	str	wzr, [x20, #3640]
    289c:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    28a0:	ldr	x0, [x0]
    28a4:	add	x0, x0, #0x10
    28a8:	str	x0, [x20, #3648]
    28ac:	mov	w0, #0x1                   	// #1
    28b0:	strb	w0, [x20, #3660]
    28b4:	str	wzr, [x20, #3656]
    28b8:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    28bc:	ldr	x0, [x0]
    28c0:	add	x0, x0, #0x10
    28c4:	str	x0, [x20, #3504]
    28c8:	str	x19, [x19, #168]
    28cc:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    28d0:	ldr	x0, [x0]
    28d4:	add	x0, x0, #0x10
    28d8:	str	x0, [x19, #160]
    28dc:	add	x0, x20, #0xe70
    28e0:	str	x0, [x19, #176]
    28e4:	str	wzr, [x19, #184]
    28e8:	mov	w0, #0x8                   	// #8
    28ec:	str	w0, [x19, #188]
    28f0:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    28f4:	ldr	x0, [x0]
    28f8:	str	x0, [x20, #4104]
    28fc:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    2900:	ldr	x0, [x0]
    2904:	str	x0, [x19, #592]
    2908:	mov	x4, x21
    290c:	add	x3, sp, #0xa90
    2910:	add	x2, sp, #0xa80
    2914:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    2918:	add	x1, x1, #0x0
    291c:	mov	x0, x19
    2920:	bl	0 <_ZL14getFeaturesStrv>
    2924:	mov	x0, x19
    2928:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    292c:	ldr	x0, [sp, #2192]
    2930:	add	x21, x21, #0x10
    2934:	cmp	x0, x21
    2938:	b.eq	2940 <_Z41__static_initialization_and_destruction_0ii+0x1630>  // b.none
    293c:	bl	0 <free>
    2940:	adrp	x2, 0 <__dso_handle>
    2944:	add	x2, x2, #0x0
    2948:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    294c:	add	x1, x1, #0x0
    2950:	add	x1, x1, #0xdb0
    2954:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    2958:	add	x0, x0, #0x0
    295c:	bl	0 <__cxa_atexit>
    2960:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    2964:	add	x0, x0, #0x0
    2968:	str	x0, [sp, #2720]
    296c:	mov	x0, #0x2e                  	// #46
    2970:	str	x0, [sp, #2728]
    2974:	mov	w0, #0x2                   	// #2
    2978:	str	w0, [sp, #2748]
    297c:	add	x0, sp, #0xabc
    2980:	str	x0, [sp, #2736]
    2984:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    2988:	add	x0, x0, #0x0
    298c:	add	x1, x0, #0x370
    2990:	ldp	x10, x11, [x1]
    2994:	ldp	x8, x9, [x1, #16]
    2998:	ldr	x14, [x0, #912]
    299c:	add	x1, x0, #0x398
    29a0:	ldp	x12, x13, [x1]
    29a4:	ldp	x6, x7, [x1, #16]
    29a8:	ldr	x1, [x0, #952]
    29ac:	add	x0, x0, #0x3c0
    29b0:	ldp	x4, x5, [x0]
    29b4:	ldp	x2, x3, [x0, #16]
    29b8:	ldr	x0, [x0, #32]
    29bc:	stp	x10, x11, [sp, #128]
    29c0:	stp	x8, x9, [sp, #144]
    29c4:	str	x14, [sp, #160]
    29c8:	stp	x12, x13, [sp, #176]
    29cc:	stp	x6, x7, [sp, #192]
    29d0:	str	x1, [sp, #208]
    29d4:	stp	x4, x5, [sp, #224]
    29d8:	stp	x2, x3, [sp, #240]
    29dc:	str	x0, [sp, #256]
    29e0:	add	x20, sp, #0x890
    29e4:	mov	x8, x20
    29e8:	add	x2, sp, #0xe0
    29ec:	add	x1, sp, #0xb0
    29f0:	add	x0, sp, #0x80
    29f4:	bl	0 <_ZL14getFeaturesStrv>
    29f8:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    29fc:	add	x0, x0, #0x0
    2a00:	sub	x19, x0, #0xf0
    2a04:	sturh	wzr, [x0, #-232]
    2a08:	ldurb	w1, [x0, #-230]
    2a0c:	and	w1, w1, #0xffffff80
    2a10:	sturb	w1, [x0, #-230]
    2a14:	ldurh	w1, [x0, #-230]
    2a18:	and	w1, w1, #0xfffffe7f
    2a1c:	sturh	w1, [x0, #-230]
    2a20:	ubfx	x1, x1, #8, #32
    2a24:	and	w1, w1, #0x80
    2a28:	sturb	w1, [x0, #-229]
    2a2c:	sturh	wzr, [x0, #-228]
    2a30:	sturh	wzr, [x0, #-226]
    2a34:	stur	xzr, [x0, #-224]
    2a38:	stur	xzr, [x0, #-216]
    2a3c:	stur	xzr, [x0, #-208]
    2a40:	stur	xzr, [x0, #-200]
    2a44:	stur	xzr, [x0, #-192]
    2a48:	stur	xzr, [x0, #-184]
    2a4c:	add	x1, x19, #0x50
    2a50:	stur	x1, [x0, #-176]
    2a54:	mov	w2, #0x1                   	// #1
    2a58:	stur	w2, [x0, #-164]
    2a5c:	stur	xzr, [x0, #-152]
    2a60:	add	x1, x19, #0x80
    2a64:	stur	x1, [x0, #-144]
    2a68:	stur	x1, [x0, #-136]
    2a6c:	stur	w2, [x0, #-128]
    2a70:	stur	wzr, [x0, #-124]
    2a74:	stur	wzr, [x0, #-120]
    2a78:	ldr	x1, [sp, #112]
    2a7c:	stur	x1, [x0, #-160]
    2a80:	stur	w2, [x0, #-168]
    2a84:	stur	wzr, [x0, #-104]
    2a88:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    2a8c:	ldr	x1, [x1]
    2a90:	add	x1, x1, #0x10
    2a94:	stur	x1, [x0, #-96]
    2a98:	sturb	w2, [x0, #-84]
    2a9c:	stur	wzr, [x0, #-88]
    2aa0:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    2aa4:	ldr	x1, [x1]
    2aa8:	add	x1, x1, #0x10
    2aac:	stur	x1, [x0, #-240]
    2ab0:	stur	x19, [x0, #-72]
    2ab4:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    2ab8:	ldr	x1, [x1]
    2abc:	add	x1, x1, #0x10
    2ac0:	stur	x1, [x0, #-80]
    2ac4:	add	x1, x19, #0xc0
    2ac8:	stur	x1, [x0, #-64]
    2acc:	stur	wzr, [x0, #-56]
    2ad0:	mov	w1, #0x8                   	// #8
    2ad4:	stur	w1, [x0, #-52]
    2ad8:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    2adc:	ldr	x0, [x0]
    2ae0:	str	x0, [x19, #600]
    2ae4:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    2ae8:	ldr	x0, [x0]
    2aec:	str	x0, [x19, #592]
    2af0:	mov	x4, x20
    2af4:	add	x3, sp, #0xab0
    2af8:	add	x2, sp, #0xaa0
    2afc:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    2b00:	add	x1, x1, #0x0
    2b04:	mov	x0, x19
    2b08:	bl	0 <_ZL14getFeaturesStrv>
    2b0c:	mov	x0, x19
    2b10:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    2b14:	ldr	x0, [sp, #2192]
    2b18:	add	x20, x20, #0x10
    2b1c:	cmp	x0, x20
    2b20:	b.eq	2b28 <_Z41__static_initialization_and_destruction_0ii+0x1818>  // b.none
    2b24:	bl	0 <free>
    2b28:	adrp	x22, 0 <__dso_handle>
    2b2c:	add	x22, x22, #0x0
    2b30:	mov	x2, x22
    2b34:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    2b38:	add	x1, x1, #0x0
    2b3c:	sub	x1, x1, #0xf0
    2b40:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    2b44:	add	x0, x0, #0x0
    2b48:	bl	0 <__cxa_atexit>
    2b4c:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    2b50:	add	x0, x0, #0x0
    2b54:	str	x0, [sp, #2752]
    2b58:	mov	x0, #0x33                  	// #51
    2b5c:	str	x0, [sp, #2760]
    2b60:	strb	wzr, [sp, #2783]
    2b64:	add	x0, sp, #0xadf
    2b68:	str	x0, [sp, #2768]
    2b6c:	adrp	x20, 0 <_ZL14getFeaturesStrv>
    2b70:	add	x20, x20, #0x0
    2b74:	add	x19, x20, #0x440
    2b78:	add	x3, sp, #0xad0
    2b7c:	add	x2, sp, #0xac0
    2b80:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    2b84:	add	x1, x1, #0x0
    2b88:	mov	x0, x19
    2b8c:	bl	0 <_ZL14getFeaturesStrv>
    2b90:	adrp	x23, 0 <_ZL14getFeaturesStrv>
    2b94:	add	x23, x23, #0x0
    2b98:	mov	x2, x22
    2b9c:	mov	x1, x19
    2ba0:	mov	x0, x23
    2ba4:	bl	0 <__cxa_atexit>
    2ba8:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    2bac:	add	x0, x0, #0x0
    2bb0:	str	x0, [sp, #2784]
    2bb4:	mov	x0, #0x32                  	// #50
    2bb8:	str	x0, [sp, #2792]
    2bbc:	strb	wzr, [sp, #2815]
    2bc0:	add	x0, sp, #0xaff
    2bc4:	str	x0, [sp, #2800]
    2bc8:	add	x19, x20, #0x508
    2bcc:	add	x3, sp, #0xaf0
    2bd0:	add	x2, sp, #0xae0
    2bd4:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    2bd8:	add	x1, x1, #0x0
    2bdc:	mov	x0, x19
    2be0:	bl	0 <_ZL14getFeaturesStrv>
    2be4:	mov	x2, x22
    2be8:	mov	x1, x19
    2bec:	mov	x0, x23
    2bf0:	bl	0 <__cxa_atexit>
    2bf4:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    2bf8:	add	x0, x0, #0x0
    2bfc:	str	x0, [sp, #2816]
    2c00:	mov	x0, #0x30                  	// #48
    2c04:	str	x0, [sp, #2824]
    2c08:	strb	wzr, [sp, #2847]
    2c0c:	add	x0, sp, #0xb1f
    2c10:	str	x0, [sp, #2832]
    2c14:	add	x19, x20, #0x5d0
    2c18:	add	x3, sp, #0xb10
    2c1c:	add	x2, sp, #0xb00
    2c20:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    2c24:	add	x1, x1, #0x0
    2c28:	mov	x0, x19
    2c2c:	bl	0 <_ZL14getFeaturesStrv>
    2c30:	mov	x2, x22
    2c34:	mov	x1, x19
    2c38:	mov	x0, x23
    2c3c:	bl	0 <__cxa_atexit>
    2c40:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    2c44:	add	x0, x0, #0x0
    2c48:	str	x0, [sp, #2848]
    2c4c:	mov	x0, #0x47                  	// #71
    2c50:	str	x0, [sp, #2856]
    2c54:	strb	wzr, [sp, #2879]
    2c58:	add	x0, sp, #0xb3f
    2c5c:	str	x0, [sp, #2864]
    2c60:	add	x19, x20, #0x698
    2c64:	strh	wzr, [x19, #8]
    2c68:	ldrb	w0, [x19, #10]
    2c6c:	and	w0, w0, #0xffffff80
    2c70:	strb	w0, [x19, #10]
    2c74:	ldrh	w0, [x19, #10]
    2c78:	and	w0, w0, #0xfffffe7f
    2c7c:	strh	w0, [x19, #10]
    2c80:	ubfx	x0, x0, #8, #32
    2c84:	and	w0, w0, #0x80
    2c88:	strb	w0, [x19, #11]
    2c8c:	strh	wzr, [x19, #12]
    2c90:	strh	wzr, [x19, #14]
    2c94:	str	xzr, [x19, #16]
    2c98:	str	xzr, [x19, #24]
    2c9c:	str	xzr, [x19, #32]
    2ca0:	str	xzr, [x19, #40]
    2ca4:	str	xzr, [x19, #48]
    2ca8:	str	xzr, [x19, #56]
    2cac:	add	x0, x20, #0x6e8
    2cb0:	str	x0, [x19, #64]
    2cb4:	mov	w21, #0x1                   	// #1
    2cb8:	str	w21, [x19, #76]
    2cbc:	str	xzr, [x19, #88]
    2cc0:	add	x0, x20, #0x718
    2cc4:	str	x0, [x19, #96]
    2cc8:	str	x0, [x19, #104]
    2ccc:	str	w21, [x19, #112]
    2cd0:	str	wzr, [x19, #116]
    2cd4:	str	wzr, [x19, #120]
    2cd8:	ldr	x0, [sp, #112]
    2cdc:	str	x0, [x19, #80]
    2ce0:	str	w21, [x19, #72]
    2ce4:	strb	wzr, [x19, #136]
    2ce8:	adrp	x26, 0 <_ZL14getFeaturesStrv>
    2cec:	ldr	x26, [x26]
    2cf0:	add	x26, x26, #0x10
    2cf4:	str	x26, [x19, #144]
    2cf8:	strb	w21, [x19, #153]
    2cfc:	strb	wzr, [x19, #152]
    2d00:	adrp	x25, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    2d04:	ldr	x25, [x25]
    2d08:	add	x25, x25, #0x10
    2d0c:	str	x25, [x20, #1688]
    2d10:	adrp	x24, 0 <_ZTVN4llvm2cl6parserIbEE>
    2d14:	ldr	x24, [x24]
    2d18:	add	x24, x24, #0x10
    2d1c:	str	x24, [x19, #160]
    2d20:	adrp	x28, 0 <_ZL14getFeaturesStrv>
    2d24:	ldr	x28, [x28]
    2d28:	str	x28, [x19, #192]
    2d2c:	adrp	x27, 0 <_ZL14getFeaturesStrv>
    2d30:	ldr	x27, [x27]
    2d34:	str	x27, [x19, #184]
    2d38:	add	x3, sp, #0xb30
    2d3c:	add	x2, sp, #0xb20
    2d40:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    2d44:	add	x1, x1, #0x0
    2d48:	mov	x0, x19
    2d4c:	bl	0 <_ZL14getFeaturesStrv>
    2d50:	mov	x0, x19
    2d54:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    2d58:	mov	x2, x22
    2d5c:	mov	x1, x19
    2d60:	mov	x0, x23
    2d64:	bl	0 <__cxa_atexit>
    2d68:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    2d6c:	add	x0, x0, #0x0
    2d70:	str	x0, [sp, #2880]
    2d74:	mov	x0, #0x46                  	// #70
    2d78:	str	x0, [sp, #2888]
    2d7c:	strb	wzr, [sp, #2911]
    2d80:	add	x0, sp, #0xb5f
    2d84:	str	x0, [sp, #2896]
    2d88:	add	x19, x20, #0x760
    2d8c:	mov	w2, #0x0                   	// #0
    2d90:	mov	w1, #0x0                   	// #0
    2d94:	mov	x0, x19
    2d98:	bl	0 <_ZL14getFeaturesStrv>
    2d9c:	strb	wzr, [x20, #2024]
    2da0:	str	x26, [x20, #2032]
    2da4:	strb	w21, [x20, #2041]
    2da8:	strb	wzr, [x20, #2040]
    2dac:	str	x25, [x20, #1888]
    2db0:	str	x24, [x20, #2048]
    2db4:	str	x28, [x20, #2080]
    2db8:	str	x27, [x20, #2072]
    2dbc:	add	x3, sp, #0xb50
    2dc0:	add	x2, sp, #0xb40
    2dc4:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    2dc8:	add	x1, x1, #0x0
    2dcc:	mov	x0, x19
    2dd0:	bl	0 <_ZL14getFeaturesStrv>
    2dd4:	mov	x0, x19
    2dd8:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    2ddc:	mov	x2, x22
    2de0:	mov	x1, x19
    2de4:	mov	x0, x23
    2de8:	bl	0 <__cxa_atexit>
    2dec:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    2df0:	add	x0, x0, #0x0
    2df4:	str	x0, [sp, #2912]
    2df8:	mov	x0, #0x3e                  	// #62
    2dfc:	str	x0, [sp, #2920]
    2e00:	str	wzr, [sp, #2940]
    2e04:	add	x0, sp, #0xb7c
    2e08:	str	x0, [sp, #2928]
    2e0c:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    2e10:	add	x0, x0, #0x0
    2e14:	add	x1, x0, #0x3e8
    2e18:	ldp	x8, x9, [x1]
    2e1c:	ldp	x6, x7, [x1, #16]
    2e20:	ldr	x14, [x0, #1032]
    2e24:	add	x1, x0, #0x410
    2e28:	ldp	x10, x11, [x1]
    2e2c:	ldp	x4, x5, [x1, #16]
    2e30:	ldr	x1, [x0, #1072]
    2e34:	add	x0, x0, #0x438
    2e38:	ldp	x12, x13, [x0]
    2e3c:	ldp	x2, x3, [x0, #16]
    2e40:	ldr	x0, [x0, #32]
    2e44:	stp	x8, x9, [sp, #128]
    2e48:	stp	x6, x7, [sp, #144]
    2e4c:	str	x14, [sp, #160]
    2e50:	stp	x10, x11, [sp, #176]
    2e54:	stp	x4, x5, [sp, #192]
    2e58:	str	x1, [sp, #208]
    2e5c:	stp	x12, x13, [sp, #224]
    2e60:	stp	x2, x3, [sp, #240]
    2e64:	str	x0, [sp, #256]
    2e68:	add	x22, sp, #0x890
    2e6c:	mov	x8, x22
    2e70:	add	x2, sp, #0xe0
    2e74:	add	x1, sp, #0xb0
    2e78:	add	x0, sp, #0x80
    2e7c:	bl	0 <_ZL14getFeaturesStrv>
    2e80:	add	x19, x20, #0x828
    2e84:	strh	wzr, [x19, #8]
    2e88:	ldrb	w0, [x19, #10]
    2e8c:	and	w0, w0, #0xffffff80
    2e90:	strb	w0, [x19, #10]
    2e94:	ldrh	w0, [x19, #10]
    2e98:	and	w0, w0, #0xfffffe7f
    2e9c:	strh	w0, [x19, #10]
    2ea0:	ubfx	x0, x0, #8, #32
    2ea4:	and	w0, w0, #0x80
    2ea8:	strb	w0, [x19, #11]
    2eac:	strh	wzr, [x19, #12]
    2eb0:	strh	wzr, [x19, #14]
    2eb4:	str	xzr, [x19, #16]
    2eb8:	str	xzr, [x19, #24]
    2ebc:	str	xzr, [x19, #32]
    2ec0:	str	xzr, [x19, #40]
    2ec4:	str	xzr, [x19, #48]
    2ec8:	str	xzr, [x19, #56]
    2ecc:	add	x0, x20, #0x878
    2ed0:	str	x0, [x19, #64]
    2ed4:	str	w21, [x19, #76]
    2ed8:	str	xzr, [x19, #88]
    2edc:	add	x0, x20, #0x8a8
    2ee0:	str	x0, [x19, #96]
    2ee4:	str	x0, [x19, #104]
    2ee8:	str	w21, [x19, #112]
    2eec:	str	wzr, [x19, #116]
    2ef0:	str	wzr, [x19, #120]
    2ef4:	ldr	x0, [sp, #112]
    2ef8:	str	x0, [x19, #80]
    2efc:	str	w21, [x19, #72]
    2f00:	str	wzr, [x19, #136]
    2f04:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    2f08:	ldr	x0, [x0]
    2f0c:	add	x0, x0, #0x10
    2f10:	str	x0, [x19, #144]
    2f14:	strb	w21, [x19, #156]
    2f18:	str	wzr, [x19, #152]
    2f1c:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    2f20:	ldr	x0, [x0]
    2f24:	add	x0, x0, #0x10
    2f28:	str	x0, [x20, #2088]
    2f2c:	str	x19, [x19, #168]
    2f30:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    2f34:	ldr	x0, [x0]
    2f38:	add	x0, x0, #0x10
    2f3c:	str	x0, [x19, #160]
    2f40:	add	x20, x20, #0x8e8
    2f44:	str	x20, [x19, #176]
    2f48:	str	wzr, [x19, #184]
    2f4c:	mov	w0, #0x8                   	// #8
    2f50:	str	w0, [x19, #188]
    2f54:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    2f58:	ldr	x0, [x0]
    2f5c:	str	x0, [x19, #600]
    2f60:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    2f64:	ldr	x0, [x0]
    2f68:	str	x0, [x19, #592]
    2f6c:	mov	x4, x22
    2f70:	add	x3, sp, #0xb70
    2f74:	add	x2, sp, #0xb60
    2f78:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    2f7c:	add	x1, x1, #0x0
    2f80:	mov	x0, x19
    2f84:	bl	0 <_ZL14getFeaturesStrv>
    2f88:	mov	x0, x19
    2f8c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    2f90:	ldr	x0, [sp, #2192]
    2f94:	add	x22, x22, #0x10
    2f98:	cmp	x0, x22
    2f9c:	b.eq	2fa4 <_Z41__static_initialization_and_destruction_0ii+0x1c94>  // b.none
    2fa0:	bl	0 <free>
    2fa4:	adrp	x22, 0 <__dso_handle>
    2fa8:	add	x22, x22, #0x0
    2fac:	adrp	x20, 0 <_ZL14getFeaturesStrv>
    2fb0:	add	x20, x20, #0x0
    2fb4:	mov	x2, x22
    2fb8:	add	x1, x20, #0x828
    2fbc:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    2fc0:	add	x0, x0, #0x0
    2fc4:	bl	0 <__cxa_atexit>
    2fc8:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    2fcc:	add	x0, x0, #0x0
    2fd0:	str	x0, [sp, #2944]
    2fd4:	mov	x0, #0x3c                  	// #60
    2fd8:	str	x0, [sp, #2952]
    2fdc:	strb	wzr, [sp, #2975]
    2fe0:	add	x0, sp, #0xb9f
    2fe4:	str	x0, [sp, #2960]
    2fe8:	add	x19, x20, #0xa88
    2fec:	strh	wzr, [x19, #8]
    2ff0:	ldrb	w0, [x19, #10]
    2ff4:	and	w0, w0, #0xffffff80
    2ff8:	strb	w0, [x19, #10]
    2ffc:	ldrh	w0, [x19, #10]
    3000:	and	w0, w0, #0xfffffe7f
    3004:	strh	w0, [x19, #10]
    3008:	ubfx	x0, x0, #8, #32
    300c:	and	w0, w0, #0x80
    3010:	strb	w0, [x19, #11]
    3014:	strh	wzr, [x19, #12]
    3018:	strh	wzr, [x19, #14]
    301c:	str	xzr, [x19, #16]
    3020:	str	xzr, [x19, #24]
    3024:	str	xzr, [x19, #32]
    3028:	str	xzr, [x19, #40]
    302c:	str	xzr, [x19, #48]
    3030:	str	xzr, [x19, #56]
    3034:	add	x0, x20, #0xad8
    3038:	str	x0, [x19, #64]
    303c:	mov	w21, #0x1                   	// #1
    3040:	str	w21, [x19, #76]
    3044:	str	xzr, [x19, #88]
    3048:	add	x0, x20, #0xb08
    304c:	str	x0, [x19, #96]
    3050:	str	x0, [x19, #104]
    3054:	str	w21, [x19, #112]
    3058:	str	wzr, [x19, #116]
    305c:	str	wzr, [x19, #120]
    3060:	ldr	x0, [sp, #112]
    3064:	str	x0, [x19, #80]
    3068:	str	w21, [x19, #72]
    306c:	strb	wzr, [x19, #136]
    3070:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    3074:	ldr	x0, [x0]
    3078:	add	x0, x0, #0x10
    307c:	str	x0, [x19, #144]
    3080:	strb	w21, [x19, #153]
    3084:	strb	wzr, [x19, #152]
    3088:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    308c:	ldr	x0, [x0]
    3090:	add	x0, x0, #0x10
    3094:	str	x0, [x20, #2696]
    3098:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
    309c:	ldr	x0, [x0]
    30a0:	add	x0, x0, #0x10
    30a4:	str	x0, [x19, #160]
    30a8:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    30ac:	ldr	x0, [x0]
    30b0:	str	x0, [x19, #192]
    30b4:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    30b8:	ldr	x0, [x0]
    30bc:	str	x0, [x19, #184]
    30c0:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    30c4:	add	x1, x1, #0x0
    30c8:	mov	x2, #0x26                  	// #38
    30cc:	mov	x0, x19
    30d0:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    30d4:	ldrb	w0, [x19, #10]
    30d8:	bfi	w0, w21, #5, #2
    30dc:	strb	w0, [x19, #10]
    30e0:	add	x2, sp, #0xb90
    30e4:	add	x1, sp, #0xb80
    30e8:	mov	x0, x19
    30ec:	bl	0 <_ZL14getFeaturesStrv>
    30f0:	mov	x0, x19
    30f4:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    30f8:	mov	x2, x22
    30fc:	mov	x1, x19
    3100:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    3104:	add	x0, x0, #0x0
    3108:	bl	0 <__cxa_atexit>
    310c:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    3110:	add	x0, x0, #0x0
    3114:	str	x0, [sp, #2976]
    3118:	mov	x0, #0x15                  	// #21
    311c:	str	x0, [sp, #2984]
    3120:	str	wzr, [sp, #3004]
    3124:	add	x0, sp, #0xbbc
    3128:	str	x0, [sp, #2992]
    312c:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    3130:	add	x0, x0, #0x0
    3134:	add	x1, x0, #0x460
    3138:	ldp	x8, x9, [x1]
    313c:	ldp	x6, x7, [x1, #16]
    3140:	ldr	x14, [x0, #1152]
    3144:	add	x1, x0, #0x488
    3148:	ldp	x10, x11, [x1]
    314c:	ldp	x4, x5, [x1, #16]
    3150:	ldr	x1, [x0, #1192]
    3154:	add	x0, x0, #0x4b0
    3158:	ldp	x12, x13, [x0]
    315c:	ldp	x2, x3, [x0, #16]
    3160:	ldr	x0, [x0, #32]
    3164:	stp	x8, x9, [sp, #128]
    3168:	stp	x6, x7, [sp, #144]
    316c:	str	x14, [sp, #160]
    3170:	stp	x10, x11, [sp, #176]
    3174:	stp	x4, x5, [sp, #192]
    3178:	str	x1, [sp, #208]
    317c:	stp	x12, x13, [sp, #224]
    3180:	stp	x2, x3, [sp, #240]
    3184:	str	x0, [sp, #256]
    3188:	add	x22, sp, #0x890
    318c:	mov	x8, x22
    3190:	add	x2, sp, #0xe0
    3194:	add	x1, sp, #0xb0
    3198:	add	x0, sp, #0x80
    319c:	bl	0 <_ZL14getFeaturesStrv>
    31a0:	add	x19, x20, #0xb50
    31a4:	mov	w2, #0x0                   	// #0
    31a8:	mov	w1, #0x0                   	// #0
    31ac:	mov	x0, x19
    31b0:	bl	0 <_ZL14getFeaturesStrv>
    31b4:	str	wzr, [x20, #3032]
    31b8:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    31bc:	ldr	x0, [x0]
    31c0:	add	x0, x0, #0x10
    31c4:	str	x0, [x20, #3040]
    31c8:	strb	w21, [x20, #3052]
    31cc:	str	wzr, [x20, #3048]
    31d0:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    31d4:	ldr	x0, [x0]
    31d8:	add	x0, x0, #0x10
    31dc:	str	x0, [x20, #2896]
    31e0:	str	x19, [x19, #168]
    31e4:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    31e8:	ldr	x0, [x0]
    31ec:	add	x0, x0, #0x10
    31f0:	str	x0, [x19, #160]
    31f4:	add	x20, x20, #0xc10
    31f8:	str	x20, [x19, #176]
    31fc:	str	wzr, [x19, #184]
    3200:	mov	w0, #0x8                   	// #8
    3204:	str	w0, [x19, #188]
    3208:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    320c:	ldr	x0, [x0]
    3210:	str	x0, [x19, #600]
    3214:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    3218:	ldr	x0, [x0]
    321c:	str	x0, [x19, #592]
    3220:	mov	x4, x22
    3224:	add	x3, sp, #0xbb0
    3228:	add	x2, sp, #0xba0
    322c:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    3230:	add	x1, x1, #0x0
    3234:	mov	x0, x19
    3238:	bl	0 <_ZL14getFeaturesStrv>
    323c:	mov	x0, x19
    3240:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    3244:	ldr	x0, [sp, #2192]
    3248:	add	x22, x22, #0x10
    324c:	cmp	x0, x22
    3250:	b.eq	3258 <_Z41__static_initialization_and_destruction_0ii+0x1f48>  // b.none
    3254:	bl	0 <free>
    3258:	adrp	x20, 0 <_ZL14getFeaturesStrv>
    325c:	add	x20, x20, #0x0
    3260:	adrp	x2, 0 <__dso_handle>
    3264:	add	x2, x2, #0x0
    3268:	add	x1, x20, #0xb50
    326c:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    3270:	add	x0, x0, #0x0
    3274:	bl	0 <__cxa_atexit>
    3278:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    327c:	add	x0, x0, #0x0
    3280:	str	x0, [sp, #3008]
    3284:	mov	x0, #0x2b                  	// #43
    3288:	str	x0, [sp, #3016]
    328c:	mov	w22, #0x1                   	// #1
    3290:	str	w22, [sp, #3036]
    3294:	add	x0, sp, #0xbdc
    3298:	str	x0, [sp, #3024]
    329c:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    32a0:	add	x0, x0, #0x0
    32a4:	add	x1, x0, #0x4d8
    32a8:	ldp	x8, x9, [x1]
    32ac:	ldp	x6, x7, [x1, #16]
    32b0:	ldr	x14, [x0, #1272]
    32b4:	add	x1, x0, #0x500
    32b8:	ldp	x10, x11, [x1]
    32bc:	ldp	x4, x5, [x1, #16]
    32c0:	ldr	x1, [x0, #1312]
    32c4:	add	x0, x0, #0x528
    32c8:	ldp	x12, x13, [x0]
    32cc:	ldp	x2, x3, [x0, #16]
    32d0:	ldr	x0, [x0, #32]
    32d4:	stp	x8, x9, [sp, #128]
    32d8:	stp	x6, x7, [sp, #144]
    32dc:	str	x14, [sp, #160]
    32e0:	stp	x10, x11, [sp, #176]
    32e4:	stp	x4, x5, [sp, #192]
    32e8:	str	x1, [sp, #208]
    32ec:	stp	x12, x13, [sp, #224]
    32f0:	stp	x2, x3, [sp, #240]
    32f4:	str	x0, [sp, #256]
    32f8:	add	x21, sp, #0x890
    32fc:	mov	x8, x21
    3300:	add	x2, sp, #0xe0
    3304:	add	x1, sp, #0xb0
    3308:	add	x0, sp, #0x80
    330c:	bl	0 <_ZL14getFeaturesStrv>
    3310:	add	x19, x20, #0x1e0
    3314:	mov	w2, #0x0                   	// #0
    3318:	mov	w1, #0x0                   	// #0
    331c:	mov	x0, x19
    3320:	bl	0 <_ZL14getFeaturesStrv>
    3324:	str	wzr, [x20, #616]
    3328:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    332c:	ldr	x0, [x0]
    3330:	add	x0, x0, #0x10
    3334:	str	x0, [x20, #624]
    3338:	strb	w22, [x20, #636]
    333c:	str	wzr, [x20, #632]
    3340:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    3344:	ldr	x0, [x0]
    3348:	add	x0, x0, #0x10
    334c:	str	x0, [x20, #480]
    3350:	str	x19, [x19, #168]
    3354:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    3358:	ldr	x0, [x0]
    335c:	add	x0, x0, #0x10
    3360:	str	x0, [x19, #160]
    3364:	add	x20, x20, #0x2a0
    3368:	str	x20, [x19, #176]
    336c:	str	wzr, [x19, #184]
    3370:	mov	w0, #0x8                   	// #8
    3374:	str	w0, [x19, #188]
    3378:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    337c:	ldr	x0, [x0]
    3380:	str	x0, [x19, #600]
    3384:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    3388:	ldr	x0, [x0]
    338c:	str	x0, [x19, #592]
    3390:	mov	x4, x21
    3394:	add	x3, sp, #0xbd0
    3398:	add	x2, sp, #0xbc0
    339c:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    33a0:	add	x1, x1, #0x0
    33a4:	mov	x0, x19
    33a8:	bl	0 <_ZL14getFeaturesStrv>
    33ac:	mov	x0, x19
    33b0:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    33b4:	ldr	x0, [sp, #2192]
    33b8:	add	x21, x21, #0x10
    33bc:	cmp	x0, x21
    33c0:	b.eq	33c8 <_Z41__static_initialization_and_destruction_0ii+0x20b8>  // b.none
    33c4:	bl	0 <free>
    33c8:	adrp	x23, 0 <__dso_handle>
    33cc:	add	x23, x23, #0x0
    33d0:	adrp	x22, 0 <_ZL14getFeaturesStrv>
    33d4:	add	x22, x22, #0x0
    33d8:	mov	x2, x23
    33dc:	add	x1, x22, #0x1e0
    33e0:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    33e4:	add	x0, x0, #0x0
    33e8:	bl	0 <__cxa_atexit>
    33ec:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    33f0:	add	x0, x0, #0x0
    33f4:	str	x0, [sp, #3040]
    33f8:	mov	x0, #0x35                  	// #53
    33fc:	str	x0, [sp, #3048]
    3400:	strb	wzr, [sp, #3071]
    3404:	add	x0, sp, #0xbff
    3408:	str	x0, [sp, #3056]
    340c:	add	x19, x22, #0xdb0
    3410:	add	x3, sp, #0xbf0
    3414:	add	x2, sp, #0xbe0
    3418:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    341c:	add	x1, x1, #0x0
    3420:	mov	x0, x19
    3424:	bl	0 <_ZL14getFeaturesStrv>
    3428:	adrp	x24, 0 <_ZL14getFeaturesStrv>
    342c:	add	x24, x24, #0x0
    3430:	mov	x2, x23
    3434:	mov	x1, x19
    3438:	mov	x0, x24
    343c:	bl	0 <__cxa_atexit>
    3440:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    3444:	add	x0, x0, #0x0
    3448:	str	x0, [sp, #3072]
    344c:	mov	x0, #0x40                  	// #64
    3450:	str	x0, [sp, #3080]
    3454:	strb	wzr, [sp, #3103]
    3458:	add	x0, sp, #0xc1f
    345c:	str	x0, [sp, #3088]
    3460:	add	x19, x22, #0xe78
    3464:	strh	wzr, [x19, #8]
    3468:	ldrb	w0, [x19, #10]
    346c:	and	w0, w0, #0xffffff80
    3470:	strb	w0, [x19, #10]
    3474:	ldrh	w0, [x19, #10]
    3478:	and	w0, w0, #0xfffffe7f
    347c:	strh	w0, [x19, #10]
    3480:	ubfx	x0, x0, #8, #32
    3484:	and	w0, w0, #0x80
    3488:	strb	w0, [x19, #11]
    348c:	strh	wzr, [x19, #12]
    3490:	strh	wzr, [x19, #14]
    3494:	str	xzr, [x19, #16]
    3498:	str	xzr, [x19, #24]
    349c:	str	xzr, [x19, #32]
    34a0:	str	xzr, [x19, #40]
    34a4:	str	xzr, [x19, #48]
    34a8:	str	xzr, [x19, #56]
    34ac:	add	x0, x22, #0xec8
    34b0:	str	x0, [x19, #64]
    34b4:	mov	w21, #0x1                   	// #1
    34b8:	str	w21, [x19, #76]
    34bc:	str	xzr, [x19, #88]
    34c0:	add	x0, x22, #0xef8
    34c4:	str	x0, [x19, #96]
    34c8:	str	x0, [x19, #104]
    34cc:	str	w21, [x19, #112]
    34d0:	str	wzr, [x19, #116]
    34d4:	str	wzr, [x19, #120]
    34d8:	ldr	x25, [sp, #112]
    34dc:	str	x25, [x19, #80]
    34e0:	str	w21, [x19, #72]
    34e4:	strb	wzr, [x19, #136]
    34e8:	adrp	x28, 0 <_ZL14getFeaturesStrv>
    34ec:	ldr	x28, [x28]
    34f0:	add	x28, x28, #0x10
    34f4:	str	x28, [x19, #144]
    34f8:	strb	w21, [x19, #153]
    34fc:	strb	wzr, [x19, #152]
    3500:	adrp	x27, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    3504:	ldr	x27, [x27]
    3508:	add	x27, x27, #0x10
    350c:	str	x27, [x22, #3704]
    3510:	adrp	x26, 0 <_ZTVN4llvm2cl6parserIbEE>
    3514:	ldr	x26, [x26]
    3518:	add	x26, x26, #0x10
    351c:	str	x26, [x19, #160]
    3520:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    3524:	ldr	x1, [x0]
    3528:	str	x1, [sp, #96]
    352c:	str	x1, [x19, #192]
    3530:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    3534:	ldr	x2, [x0]
    3538:	str	x2, [sp, #120]
    353c:	str	x2, [x19, #184]
    3540:	add	x3, sp, #0xc10
    3544:	add	x2, sp, #0xc00
    3548:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    354c:	add	x1, x1, #0x0
    3550:	mov	x0, x19
    3554:	bl	0 <_ZL14getFeaturesStrv>
    3558:	mov	x0, x19
    355c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    3560:	mov	x2, x23
    3564:	mov	x1, x19
    3568:	mov	x0, x24
    356c:	bl	0 <__cxa_atexit>
    3570:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    3574:	add	x0, x0, #0x0
    3578:	str	x0, [sp, #3104]
    357c:	mov	x0, #0x15                  	// #21
    3580:	str	x0, [sp, #3112]
    3584:	strb	wzr, [sp, #3135]
    3588:	add	x0, sp, #0xc3f
    358c:	str	x0, [sp, #3120]
    3590:	adrp	x25, 0 <_ZL14getFeaturesStrv>
    3594:	add	x25, x25, #0x0
    3598:	add	x19, x25, #0x170
    359c:	add	x3, sp, #0xc30
    35a0:	add	x2, sp, #0xc20
    35a4:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    35a8:	add	x1, x1, #0x0
    35ac:	mov	x0, x19
    35b0:	bl	0 <_ZL14getFeaturesStrv>
    35b4:	mov	x2, x23
    35b8:	mov	x1, x19
    35bc:	mov	x0, x24
    35c0:	bl	0 <__cxa_atexit>
    35c4:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    35c8:	add	x0, x0, #0x0
    35cc:	str	x0, [sp, #3136]
    35d0:	mov	x0, #0x1a                  	// #26
    35d4:	str	x0, [sp, #3144]
    35d8:	strb	w21, [sp, #3167]
    35dc:	add	x0, sp, #0xc5f
    35e0:	str	x0, [sp, #3152]
    35e4:	adrp	x20, 0 <_ZL14getFeaturesStrv>
    35e8:	add	x20, x20, #0x0
    35ec:	sub	x19, x20, #0xf8
    35f0:	add	x3, sp, #0xc50
    35f4:	add	x2, sp, #0xc40
    35f8:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    35fc:	add	x1, x1, #0x0
    3600:	mov	x0, x19
    3604:	bl	0 <_ZL14getFeaturesStrv>
    3608:	mov	x2, x23
    360c:	mov	x1, x19
    3610:	mov	x0, x24
    3614:	bl	0 <__cxa_atexit>
    3618:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    361c:	add	x0, x0, #0x0
    3620:	str	x0, [sp, #3168]
    3624:	mov	x0, #0x20                  	// #32
    3628:	str	x0, [sp, #3176]
    362c:	str	wzr, [sp, #3196]
    3630:	add	x0, sp, #0xc7c
    3634:	str	x0, [sp, #3184]
    3638:	add	x19, x22, #0xf40
    363c:	strh	wzr, [x19, #8]
    3640:	ldrb	w0, [x19, #10]
    3644:	and	w0, w0, #0xffffff80
    3648:	strb	w0, [x19, #10]
    364c:	ldrh	w0, [x19, #10]
    3650:	and	w0, w0, #0xfffffe7f
    3654:	strh	w0, [x19, #10]
    3658:	ubfx	x0, x0, #8, #32
    365c:	and	w0, w0, #0x80
    3660:	strb	w0, [x19, #11]
    3664:	strh	wzr, [x19, #12]
    3668:	strh	wzr, [x19, #14]
    366c:	str	xzr, [x19, #16]
    3670:	str	xzr, [x19, #24]
    3674:	str	xzr, [x19, #32]
    3678:	str	xzr, [x19, #40]
    367c:	str	xzr, [x19, #48]
    3680:	str	xzr, [x19, #56]
    3684:	add	x0, x22, #0xf90
    3688:	str	x0, [x19, #64]
    368c:	str	w21, [x19, #76]
    3690:	str	xzr, [x19, #88]
    3694:	add	x0, x22, #0xfc0
    3698:	str	x0, [x19, #96]
    369c:	str	x0, [x19, #104]
    36a0:	str	w21, [x19, #112]
    36a4:	str	wzr, [x19, #116]
    36a8:	str	wzr, [x19, #120]
    36ac:	ldr	x0, [sp, #112]
    36b0:	str	x0, [x19, #80]
    36b4:	str	w21, [x19, #72]
    36b8:	str	wzr, [x19, #136]
    36bc:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    36c0:	ldr	x0, [x0]
    36c4:	add	x0, x0, #0x10
    36c8:	str	x0, [x19, #144]
    36cc:	strb	w21, [x19, #156]
    36d0:	str	wzr, [x19, #152]
    36d4:	adrp	x0, 0 <_ZTVN4llvm2cl3optIjLb0ENS0_6parserIjEEEE>
    36d8:	ldr	x0, [x0]
    36dc:	add	x0, x0, #0x10
    36e0:	str	x0, [x22, #3904]
    36e4:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIjEE>
    36e8:	ldr	x0, [x0]
    36ec:	add	x0, x0, #0x10
    36f0:	str	x0, [x19, #160]
    36f4:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    36f8:	ldr	x0, [x0]
    36fc:	str	x0, [x19, #192]
    3700:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    3704:	ldr	x0, [x0]
    3708:	str	x0, [x19, #184]
    370c:	add	x3, sp, #0xc70
    3710:	add	x2, sp, #0xc60
    3714:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    3718:	add	x1, x1, #0x0
    371c:	mov	x0, x19
    3720:	bl	0 <_ZL14getFeaturesStrv>
    3724:	mov	x0, x19
    3728:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    372c:	mov	x2, x23
    3730:	mov	x1, x19
    3734:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    3738:	add	x0, x0, #0x0
    373c:	bl	0 <__cxa_atexit>
    3740:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    3744:	add	x0, x0, #0x0
    3748:	str	x0, [sp, #3200]
    374c:	mov	x0, #0x2e                  	// #46
    3750:	str	x0, [sp, #3208]
    3754:	strb	wzr, [sp, #3227]
    3758:	add	x0, sp, #0xc9b
    375c:	str	x0, [sp, #3216]
    3760:	add	x19, x25, #0x238
    3764:	add	x3, sp, #0xc90
    3768:	add	x2, sp, #0xc80
    376c:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    3770:	add	x1, x1, #0x0
    3774:	mov	x0, x19
    3778:	bl	0 <_ZL14getFeaturesStrv>
    377c:	mov	x2, x23
    3780:	mov	x1, x19
    3784:	mov	x0, x24
    3788:	bl	0 <__cxa_atexit>
    378c:	str	w21, [sp, #3228]
    3790:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    3794:	add	x0, x0, #0x0
    3798:	str	x0, [sp, #3232]
    379c:	mov	x0, #0x3b                  	// #59
    37a0:	str	x0, [sp, #3240]
    37a4:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    37a8:	add	x0, x0, #0x0
    37ac:	str	x0, [sp, #3248]
    37b0:	add	x19, x25, #0x300
    37b4:	mov	w2, #0x0                   	// #0
    37b8:	mov	w1, #0x0                   	// #0
    37bc:	mov	x0, x19
    37c0:	bl	0 <_ZL14getFeaturesStrv>
    37c4:	add	x0, x25, #0x398
    37c8:	str	x0, [x25, #904]
    37cc:	str	xzr, [x25, #912]
    37d0:	strb	wzr, [x25, #920]
    37d4:	add	x0, x25, #0x3c0
    37d8:	str	x0, [x25, #944]
    37dc:	str	xzr, [x25, #952]
    37e0:	strb	wzr, [x25, #960]
    37e4:	strb	wzr, [x25, #976]
    37e8:	adrp	x0, 0 <_ZTVN4llvm2cl11OptionValueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
    37ec:	ldr	x0, [x0]
    37f0:	add	x0, x0, #0x10
    37f4:	str	x0, [x25, #936]
    37f8:	adrp	x0, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
    37fc:	ldr	x0, [x0]
    3800:	add	x0, x0, #0x10
    3804:	str	x0, [x25, #768]
    3808:	adrp	x0, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
    380c:	ldr	x0, [x0]
    3810:	add	x0, x0, #0x10
    3814:	str	x0, [x25, #984]
    3818:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    381c:	ldr	x0, [x0]
    3820:	str	x0, [x25, #1016]
    3824:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    3828:	ldr	x0, [x0]
    382c:	str	x0, [x25, #1008]
    3830:	add	x4, sp, #0xcb0
    3834:	add	x3, sp, #0xca0
    3838:	add	x2, sp, #0xc9c
    383c:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    3840:	add	x1, x1, #0x0
    3844:	mov	x0, x19
    3848:	bl	0 <_ZL14getFeaturesStrv>
    384c:	mov	x0, x19
    3850:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    3854:	mov	x2, x23
    3858:	mov	x1, x19
    385c:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    3860:	add	x0, x0, #0x0
    3864:	bl	0 <__cxa_atexit>
    3868:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    386c:	add	x0, x0, #0x0
    3870:	str	x0, [sp, #3256]
    3874:	mov	x0, #0x22                  	// #34
    3878:	str	x0, [sp, #3264]
    387c:	strb	wzr, [sp, #3287]
    3880:	add	x0, sp, #0xcd7
    3884:	str	x0, [sp, #3272]
    3888:	mov	x19, x20
    388c:	sturh	wzr, [x20, #-40]
    3890:	ldurb	w0, [x20, #-38]
    3894:	and	w0, w0, #0xffffff80
    3898:	sturb	w0, [x20, #-38]
    389c:	ldurh	w0, [x20, #-38]
    38a0:	and	w0, w0, #0xfffffe7f
    38a4:	sturh	w0, [x20, #-38]
    38a8:	ubfx	x0, x0, #8, #32
    38ac:	and	w0, w0, #0x80
    38b0:	sturb	w0, [x20, #-37]
    38b4:	sturh	wzr, [x20, #-36]
    38b8:	sturh	wzr, [x20, #-34]
    38bc:	stur	xzr, [x20, #-32]
    38c0:	stur	xzr, [x20, #-24]
    38c4:	stur	xzr, [x20, #-16]
    38c8:	stur	xzr, [x20, #-8]
    38cc:	str	xzr, [x19], #-48
    38d0:	str	xzr, [x19, #56]
    38d4:	add	x0, x20, #0x20
    38d8:	str	x0, [x19, #64]
    38dc:	str	w21, [x19, #76]
    38e0:	str	xzr, [x19, #88]
    38e4:	add	x0, x20, #0x50
    38e8:	str	x0, [x19, #96]
    38ec:	str	x0, [x19, #104]
    38f0:	str	w21, [x19, #112]
    38f4:	str	wzr, [x19, #116]
    38f8:	str	wzr, [x19, #120]
    38fc:	ldr	x25, [sp, #112]
    3900:	str	x25, [x19, #80]
    3904:	str	w21, [x19, #72]
    3908:	strb	wzr, [x19, #136]
    390c:	str	x28, [x19, #144]
    3910:	strb	w21, [x19, #153]
    3914:	strb	wzr, [x19, #152]
    3918:	stur	x27, [x20, #-48]
    391c:	str	x26, [x19, #160]
    3920:	ldr	x1, [sp, #96]
    3924:	str	x1, [x19, #192]
    3928:	ldr	x2, [sp, #120]
    392c:	str	x2, [x19, #184]
    3930:	add	x3, sp, #0xcc8
    3934:	add	x2, sp, #0xcb8
    3938:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    393c:	add	x1, x1, #0x0
    3940:	mov	x0, x19
    3944:	bl	0 <_ZL14getFeaturesStrv>
    3948:	mov	x0, x19
    394c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    3950:	mov	x2, x23
    3954:	mov	x1, x19
    3958:	mov	x0, x24
    395c:	bl	0 <__cxa_atexit>
    3960:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    3964:	add	x0, x0, #0x0
    3968:	str	x0, [sp, #3288]
    396c:	mov	x0, #0x3e                  	// #62
    3970:	str	x0, [sp, #3296]
    3974:	strb	wzr, [sp, #3319]
    3978:	add	x0, sp, #0xcf7
    397c:	str	x0, [sp, #3304]
    3980:	adrp	x20, 0 <_ZL14getFeaturesStrv>
    3984:	add	x20, x20, #0x0
    3988:	add	x19, x20, #0x98
    398c:	add	x3, sp, #0xce8
    3990:	add	x2, sp, #0xcd8
    3994:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    3998:	add	x1, x1, #0x0
    399c:	mov	x0, x19
    39a0:	bl	0 <_ZL14getFeaturesStrv>
    39a4:	adrp	x23, 0 <__dso_handle>
    39a8:	add	x23, x23, #0x0
    39ac:	adrp	x24, 0 <_ZL14getFeaturesStrv>
    39b0:	add	x24, x24, #0x0
    39b4:	mov	x2, x23
    39b8:	mov	x1, x19
    39bc:	mov	x0, x24
    39c0:	bl	0 <__cxa_atexit>
    39c4:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    39c8:	add	x0, x0, #0x0
    39cc:	str	x0, [sp, #3320]
    39d0:	mov	x0, #0x20                  	// #32
    39d4:	str	x0, [sp, #3328]
    39d8:	strb	wzr, [sp, #3351]
    39dc:	add	x0, sp, #0xd17
    39e0:	str	x0, [sp, #3336]
    39e4:	add	x19, x20, #0x160
    39e8:	strh	wzr, [x19, #8]
    39ec:	ldrb	w0, [x19, #10]
    39f0:	and	w0, w0, #0xffffff80
    39f4:	strb	w0, [x19, #10]
    39f8:	ldrh	w0, [x19, #10]
    39fc:	and	w0, w0, #0xfffffe7f
    3a00:	strh	w0, [x19, #10]
    3a04:	ubfx	x0, x0, #8, #32
    3a08:	and	w0, w0, #0x80
    3a0c:	strb	w0, [x19, #11]
    3a10:	strh	wzr, [x19, #12]
    3a14:	strh	wzr, [x19, #14]
    3a18:	str	xzr, [x19, #16]
    3a1c:	str	xzr, [x19, #24]
    3a20:	str	xzr, [x19, #32]
    3a24:	str	xzr, [x19, #40]
    3a28:	str	xzr, [x19, #48]
    3a2c:	str	xzr, [x19, #56]
    3a30:	add	x0, x20, #0x1b0
    3a34:	str	x0, [x19, #64]
    3a38:	str	w21, [x19, #76]
    3a3c:	str	xzr, [x19, #88]
    3a40:	add	x0, x20, #0x1e0
    3a44:	str	x0, [x19, #96]
    3a48:	str	x0, [x19, #104]
    3a4c:	str	w21, [x19, #112]
    3a50:	str	wzr, [x19, #116]
    3a54:	str	wzr, [x19, #120]
    3a58:	str	x25, [sp, #112]
    3a5c:	str	x25, [x19, #80]
    3a60:	str	w21, [x19, #72]
    3a64:	strb	wzr, [x19, #136]
    3a68:	adrp	x22, 0 <_ZL14getFeaturesStrv>
    3a6c:	ldr	x22, [x22]
    3a70:	add	x22, x22, #0x10
    3a74:	str	x22, [x19, #144]
    3a78:	strb	w21, [x19, #153]
    3a7c:	strb	wzr, [x19, #152]
    3a80:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    3a84:	ldr	x1, [x0]
    3a88:	str	x1, [sp, #96]
    3a8c:	add	x28, x1, #0x10
    3a90:	str	x28, [x20, #352]
    3a94:	adrp	x25, 0 <_ZTVN4llvm2cl6parserIbEE>
    3a98:	ldr	x25, [x25]
    3a9c:	add	x25, x25, #0x10
    3aa0:	str	x25, [x19, #160]
    3aa4:	adrp	x27, 0 <_ZL14getFeaturesStrv>
    3aa8:	ldr	x27, [x27]
    3aac:	str	x27, [x19, #192]
    3ab0:	adrp	x26, 0 <_ZL14getFeaturesStrv>
    3ab4:	ldr	x26, [x26]
    3ab8:	str	x26, [x19, #184]
    3abc:	add	x3, sp, #0xd08
    3ac0:	add	x2, sp, #0xcf8
    3ac4:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    3ac8:	add	x1, x1, #0x0
    3acc:	mov	x0, x19
    3ad0:	bl	0 <_ZL14getFeaturesStrv>
    3ad4:	mov	x0, x19
    3ad8:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    3adc:	mov	x2, x23
    3ae0:	mov	x1, x19
    3ae4:	mov	x0, x24
    3ae8:	bl	0 <__cxa_atexit>
    3aec:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    3af0:	add	x0, x0, #0x0
    3af4:	str	x0, [sp, #3352]
    3af8:	mov	x0, #0x25                  	// #37
    3afc:	str	x0, [sp, #3360]
    3b00:	strb	wzr, [sp, #3383]
    3b04:	add	x0, sp, #0xd37
    3b08:	str	x0, [sp, #3368]
    3b0c:	add	x19, x20, #0x228
    3b10:	strh	wzr, [x19, #8]
    3b14:	ldrb	w0, [x19, #10]
    3b18:	and	w0, w0, #0xffffff80
    3b1c:	strb	w0, [x19, #10]
    3b20:	ldrh	w0, [x19, #10]
    3b24:	and	w0, w0, #0xfffffe7f
    3b28:	strh	w0, [x19, #10]
    3b2c:	ubfx	x0, x0, #8, #32
    3b30:	and	w0, w0, #0x80
    3b34:	strb	w0, [x19, #11]
    3b38:	strh	wzr, [x19, #12]
    3b3c:	strh	wzr, [x19, #14]
    3b40:	str	xzr, [x19, #16]
    3b44:	str	xzr, [x19, #24]
    3b48:	str	xzr, [x19, #32]
    3b4c:	str	xzr, [x19, #40]
    3b50:	str	xzr, [x19, #48]
    3b54:	str	xzr, [x19, #56]
    3b58:	add	x0, x20, #0x278
    3b5c:	str	x0, [x19, #64]
    3b60:	str	w21, [x19, #76]
    3b64:	str	xzr, [x19, #88]
    3b68:	add	x0, x20, #0x2a8
    3b6c:	str	x0, [x19, #96]
    3b70:	str	x0, [x19, #104]
    3b74:	str	w21, [x19, #112]
    3b78:	str	wzr, [x19, #116]
    3b7c:	str	wzr, [x19, #120]
    3b80:	ldr	x0, [sp, #112]
    3b84:	str	x0, [x19, #80]
    3b88:	str	w21, [x19, #72]
    3b8c:	strb	wzr, [x19, #136]
    3b90:	str	x22, [x19, #144]
    3b94:	strb	w21, [x19, #153]
    3b98:	strb	wzr, [x19, #152]
    3b9c:	str	x28, [x20, #552]
    3ba0:	str	x25, [x19, #160]
    3ba4:	str	x27, [x19, #192]
    3ba8:	str	x26, [x19, #184]
    3bac:	add	x3, sp, #0xd28
    3bb0:	add	x2, sp, #0xd18
    3bb4:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    3bb8:	add	x1, x1, #0x0
    3bbc:	mov	x0, x19
    3bc0:	bl	0 <_ZL14getFeaturesStrv>
    3bc4:	mov	x0, x19
    3bc8:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    3bcc:	mov	x2, x23
    3bd0:	mov	x1, x19
    3bd4:	mov	x0, x24
    3bd8:	bl	0 <__cxa_atexit>
    3bdc:	add	x19, x20, #0x3b8
    3be0:	strh	wzr, [x19, #8]
    3be4:	ldrb	w0, [x19, #10]
    3be8:	and	w0, w0, #0xffffff80
    3bec:	strb	w0, [x19, #10]
    3bf0:	ldrh	w0, [x19, #10]
    3bf4:	and	w0, w0, #0xfffffe7f
    3bf8:	strh	w0, [x19, #10]
    3bfc:	ubfx	x0, x0, #8, #32
    3c00:	and	w0, w0, #0x80
    3c04:	strb	w0, [x19, #11]
    3c08:	strh	wzr, [x19, #12]
    3c0c:	strh	wzr, [x19, #14]
    3c10:	str	xzr, [x19, #16]
    3c14:	str	xzr, [x19, #24]
    3c18:	str	xzr, [x19, #32]
    3c1c:	str	xzr, [x19, #40]
    3c20:	str	xzr, [x19, #48]
    3c24:	str	xzr, [x19, #56]
    3c28:	add	x0, x20, #0x408
    3c2c:	str	x0, [x19, #64]
    3c30:	str	w21, [x19, #76]
    3c34:	str	xzr, [x19, #88]
    3c38:	add	x0, x20, #0x438
    3c3c:	str	x0, [x19, #96]
    3c40:	str	x0, [x19, #104]
    3c44:	str	w21, [x19, #112]
    3c48:	str	wzr, [x19, #116]
    3c4c:	str	wzr, [x19, #120]
    3c50:	ldr	x25, [sp, #112]
    3c54:	str	x25, [x19, #80]
    3c58:	str	w21, [x19, #72]
    3c5c:	str	wzr, [x19, #136]
    3c60:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    3c64:	ldr	x0, [x0]
    3c68:	add	x0, x0, #0x10
    3c6c:	str	x0, [x19, #144]
    3c70:	strb	w21, [x19, #156]
    3c74:	str	wzr, [x19, #152]
    3c78:	adrp	x0, 0 <_ZTVN4llvm2cl3optIjLb0ENS0_6parserIjEEEE>
    3c7c:	ldr	x0, [x0]
    3c80:	add	x0, x0, #0x10
    3c84:	str	x0, [x20, #952]
    3c88:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIjEE>
    3c8c:	ldr	x0, [x0]
    3c90:	add	x0, x0, #0x10
    3c94:	str	x0, [x19, #160]
    3c98:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    3c9c:	ldr	x0, [x0]
    3ca0:	str	x0, [x19, #192]
    3ca4:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    3ca8:	ldr	x0, [x0]
    3cac:	str	x0, [x19, #184]
    3cb0:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    3cb4:	add	x1, x1, #0x0
    3cb8:	mov	x2, #0x8                   	// #8
    3cbc:	mov	x0, x19
    3cc0:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    3cc4:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    3cc8:	add	x0, x0, #0x0
    3ccc:	str	x0, [x19, #32]
    3cd0:	mov	x0, #0x21                  	// #33
    3cd4:	str	x0, [x19, #40]
    3cd8:	str	wzr, [x19, #136]
    3cdc:	strb	w21, [x19, #156]
    3ce0:	str	wzr, [x19, #152]
    3ce4:	mov	x0, x19
    3ce8:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    3cec:	mov	x2, x23
    3cf0:	mov	x1, x19
    3cf4:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    3cf8:	add	x0, x0, #0x0
    3cfc:	bl	0 <__cxa_atexit>
    3d00:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    3d04:	add	x0, x0, #0x0
    3d08:	str	x0, [sp, #3384]
    3d0c:	mov	x0, #0x16                  	// #22
    3d10:	str	x0, [sp, #3392]
    3d14:	strb	wzr, [sp, #3415]
    3d18:	add	x0, sp, #0xd57
    3d1c:	str	x0, [sp, #3400]
    3d20:	add	x19, x20, #0x480
    3d24:	add	x3, sp, #0xd48
    3d28:	add	x2, sp, #0xd38
    3d2c:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    3d30:	add	x1, x1, #0x0
    3d34:	mov	x0, x19
    3d38:	bl	0 <_ZL14getFeaturesStrv>
    3d3c:	mov	x2, x23
    3d40:	mov	x1, x19
    3d44:	mov	x0, x24
    3d48:	bl	0 <__cxa_atexit>
    3d4c:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    3d50:	add	x0, x0, #0x0
    3d54:	str	x0, [sp, #3416]
    3d58:	mov	x0, #0x22                  	// #34
    3d5c:	str	x0, [sp, #3424]
    3d60:	strb	w21, [sp, #3447]
    3d64:	add	x0, sp, #0xd77
    3d68:	str	x0, [sp, #3432]
    3d6c:	add	x0, x20, #0x2f0
    3d70:	strh	wzr, [x0, #8]
    3d74:	ldrb	w1, [x0, #10]
    3d78:	and	w1, w1, #0xffffff80
    3d7c:	strb	w1, [x0, #10]
    3d80:	ldrh	w1, [x0, #10]
    3d84:	and	w1, w1, #0xfffffe7f
    3d88:	strh	w1, [x0, #10]
    3d8c:	ubfx	x1, x1, #8, #32
    3d90:	and	w1, w1, #0x80
    3d94:	strb	w1, [x0, #11]
    3d98:	strh	wzr, [x0, #12]
    3d9c:	strh	wzr, [x0, #14]
    3da0:	str	xzr, [x0, #16]
    3da4:	str	xzr, [x0, #24]
    3da8:	str	xzr, [x0, #32]
    3dac:	str	xzr, [x0, #40]
    3db0:	str	xzr, [x0, #48]
    3db4:	str	xzr, [x0, #56]
    3db8:	add	x1, x20, #0x340
    3dbc:	str	x1, [x0, #64]
    3dc0:	str	w21, [x0, #76]
    3dc4:	str	xzr, [x0, #88]
    3dc8:	add	x1, x20, #0x370
    3dcc:	str	x1, [x0, #96]
    3dd0:	str	x1, [x0, #104]
    3dd4:	str	w21, [x0, #112]
    3dd8:	str	wzr, [x0, #116]
    3ddc:	str	wzr, [x0, #120]
    3de0:	str	x25, [x0, #80]
    3de4:	str	w21, [x0, #72]
    3de8:	strb	wzr, [x0, #136]
    3dec:	str	x22, [x0, #144]
    3df0:	strb	w21, [x0, #153]
    3df4:	strb	wzr, [x0, #152]
    3df8:	ldr	x1, [sp, #96]
    3dfc:	add	x0, x1, #0x10
    3e00:	str	x0, [x20, #752]
    3e04:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
    3e08:	ldr	x0, [x0]
    3e0c:	add	x0, x0, #0x10
    3e10:	str	x0, [x20, #912]
    3e14:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    3e18:	ldr	x0, [x0]
    3e1c:	str	x0, [x20, #944]
    3e20:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    3e24:	ldr	x0, [x0]
    3e28:	str	x0, [x20, #936]
    3e2c:	add	x19, x20, #0x2f0
    3e30:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    3e34:	add	x1, x1, #0x0
    3e38:	mov	x2, #0x14                  	// #20
    3e3c:	mov	x0, x19
    3e40:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    3e44:	add	x2, sp, #0xd68
    3e48:	add	x1, sp, #0xd58
    3e4c:	mov	x0, x19
    3e50:	bl	0 <_ZL14getFeaturesStrv>
    3e54:	mov	x0, x19
    3e58:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    3e5c:	mov	x2, x23
    3e60:	mov	x1, x19
    3e64:	mov	x0, x24
    3e68:	bl	0 <__cxa_atexit>
    3e6c:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    3e70:	add	x0, x0, #0x0
    3e74:	add	x1, x0, #0x550
    3e78:	ldp	x12, x13, [x1]
    3e7c:	ldp	x10, x11, [x1, #16]
    3e80:	ldr	x19, [x0, #1392]
    3e84:	add	x1, x0, #0x578
    3e88:	ldp	x8, x9, [x1]
    3e8c:	ldp	x6, x7, [x1, #16]
    3e90:	ldr	x18, [x0, #1432]
    3e94:	add	x1, x0, #0x5a0
    3e98:	ldp	x14, x15, [x1]
    3e9c:	ldp	x4, x5, [x1, #16]
    3ea0:	ldr	x1, [x0, #1472]
    3ea4:	add	x0, x0, #0x5c8
    3ea8:	ldp	x16, x17, [x0]
    3eac:	ldp	x2, x3, [x0, #16]
    3eb0:	ldr	x0, [x0, #32]
    3eb4:	stp	x12, x13, [sp, #128]
    3eb8:	stp	x10, x11, [sp, #144]
    3ebc:	str	x19, [sp, #160]
    3ec0:	stp	x8, x9, [sp, #176]
    3ec4:	stp	x6, x7, [sp, #192]
    3ec8:	str	x18, [sp, #208]
    3ecc:	stp	x14, x15, [sp, #224]
    3ed0:	stp	x4, x5, [sp, #240]
    3ed4:	str	x1, [sp, #256]
    3ed8:	stp	x16, x17, [sp, #272]
    3edc:	stp	x2, x3, [sp, #288]
    3ee0:	str	x0, [sp, #304]
    3ee4:	add	x21, sp, #0x890
    3ee8:	mov	x8, x21
    3eec:	add	x3, sp, #0x110
    3ef0:	add	x2, sp, #0xe0
    3ef4:	add	x1, sp, #0xb0
    3ef8:	add	x0, sp, #0x80
    3efc:	bl	0 <_ZL14getFeaturesStrv>
    3f00:	adrp	x20, 0 <_ZL14getFeaturesStrv>
    3f04:	add	x20, x20, #0x0
    3f08:	add	x19, x20, #0x2a0
    3f0c:	mov	w2, #0x0                   	// #0
    3f10:	mov	w1, #0x0                   	// #0
    3f14:	mov	x0, x19
    3f18:	bl	0 <_ZL14getFeaturesStrv>
    3f1c:	str	wzr, [x19, #136]
    3f20:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    3f24:	ldr	x0, [x0]
    3f28:	add	x0, x0, #0x10
    3f2c:	str	x0, [x19, #144]
    3f30:	mov	w22, #0x1                   	// #1
    3f34:	strb	w22, [x19, #156]
    3f38:	str	wzr, [x19, #152]
    3f3c:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    3f40:	ldr	x0, [x0]
    3f44:	add	x0, x0, #0x10
    3f48:	str	x0, [x20, #672]
    3f4c:	str	x19, [x19, #168]
    3f50:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    3f54:	ldr	x0, [x0]
    3f58:	add	x0, x0, #0x10
    3f5c:	str	x0, [x19, #160]
    3f60:	add	x20, x20, #0x360
    3f64:	str	x20, [x19, #176]
    3f68:	str	wzr, [x19, #184]
    3f6c:	mov	w0, #0x8                   	// #8
    3f70:	str	w0, [x19, #188]
    3f74:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    3f78:	ldr	x0, [x0]
    3f7c:	str	x0, [x19, #600]
    3f80:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    3f84:	ldr	x0, [x0]
    3f88:	str	x0, [x19, #592]
    3f8c:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    3f90:	add	x1, x1, #0x0
    3f94:	mov	x2, #0x5                   	// #5
    3f98:	mov	x0, x19
    3f9c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    3fa0:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    3fa4:	add	x0, x0, #0x0
    3fa8:	str	x0, [x19, #32]
    3fac:	mov	x0, #0x2a                  	// #42
    3fb0:	str	x0, [x19, #40]
    3fb4:	mov	w0, #0x1                   	// #1
    3fb8:	str	w0, [x19, #136]
    3fbc:	strb	w22, [x19, #156]
    3fc0:	str	w0, [x19, #152]
    3fc4:	mov	x1, x21
    3fc8:	mov	x0, x19
    3fcc:	bl	0 <_ZL14getFeaturesStrv>
    3fd0:	mov	x0, x19
    3fd4:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    3fd8:	ldr	x0, [sp, #2192]
    3fdc:	add	x1, x21, #0x10
    3fe0:	cmp	x0, x1
    3fe4:	b.eq	3fec <_Z41__static_initialization_and_destruction_0ii+0x2cdc>  // b.none
    3fe8:	bl	0 <free>
    3fec:	adrp	x20, 0 <_ZL14getFeaturesStrv>
    3ff0:	add	x20, x20, #0x0
    3ff4:	adrp	x2, 0 <__dso_handle>
    3ff8:	add	x2, x2, #0x0
    3ffc:	add	x1, x20, #0x2a0
    4000:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    4004:	add	x0, x0, #0x0
    4008:	bl	0 <__cxa_atexit>
    400c:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    4010:	add	x0, x0, #0x0
    4014:	add	x1, x0, #0x5f0
    4018:	ldp	x10, x11, [x1]
    401c:	ldp	x8, x9, [x1, #16]
    4020:	ldr	x14, [x0, #1552]
    4024:	add	x1, x0, #0x618
    4028:	ldp	x12, x13, [x1]
    402c:	ldp	x6, x7, [x1, #16]
    4030:	ldr	x1, [x0, #1592]
    4034:	add	x0, x0, #0x640
    4038:	ldp	x4, x5, [x0]
    403c:	add	x2, sp, #0x820
    4040:	stp	x4, x5, [x2, #-64]
    4044:	ldp	x2, x3, [x0, #16]
    4048:	add	x15, sp, #0x820
    404c:	stp	x2, x3, [x15, #-48]
    4050:	ldr	x0, [x0, #32]
    4054:	str	x0, [sp, #2048]
    4058:	stp	x10, x11, [sp, #128]
    405c:	stp	x8, x9, [sp, #144]
    4060:	str	x14, [sp, #160]
    4064:	stp	x12, x13, [sp, #176]
    4068:	stp	x6, x7, [sp, #192]
    406c:	str	x1, [sp, #208]
    4070:	stp	x4, x5, [sp, #224]
    4074:	stp	x2, x3, [sp, #240]
    4078:	str	x0, [sp, #256]
    407c:	add	x21, sp, #0x890
    4080:	mov	x8, x21
    4084:	add	x2, sp, #0xe0
    4088:	add	x1, sp, #0xb0
    408c:	add	x0, sp, #0x80
    4090:	bl	0 <_ZL14getFeaturesStrv>
    4094:	add	x19, x20, #0x500
    4098:	mov	w2, #0x0                   	// #0
    409c:	mov	w1, #0x0                   	// #0
    40a0:	mov	x0, x19
    40a4:	bl	0 <_ZL14getFeaturesStrv>
    40a8:	str	wzr, [x19, #136]
    40ac:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    40b0:	ldr	x0, [x0]
    40b4:	add	x0, x0, #0x10
    40b8:	str	x0, [x19, #144]
    40bc:	mov	w22, #0x1                   	// #1
    40c0:	strb	w22, [x19, #156]
    40c4:	str	wzr, [x19, #152]
    40c8:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    40cc:	ldr	x0, [x0]
    40d0:	add	x0, x0, #0x10
    40d4:	str	x0, [x20, #1280]
    40d8:	str	x19, [x19, #168]
    40dc:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    40e0:	ldr	x0, [x0]
    40e4:	add	x0, x0, #0x10
    40e8:	str	x0, [x19, #160]
    40ec:	add	x20, x20, #0x5c0
    40f0:	str	x20, [x19, #176]
    40f4:	str	wzr, [x19, #184]
    40f8:	mov	w0, #0x8                   	// #8
    40fc:	str	w0, [x19, #188]
    4100:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    4104:	ldr	x0, [x0]
    4108:	str	x0, [x19, #600]
    410c:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    4110:	ldr	x0, [x0]
    4114:	str	x0, [x19, #592]
    4118:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    411c:	add	x1, x1, #0x0
    4120:	mov	x2, #0xd                   	// #13
    4124:	mov	x0, x19
    4128:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    412c:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    4130:	add	x0, x0, #0x0
    4134:	str	x0, [x19, #32]
    4138:	mov	x0, #0x29                  	// #41
    413c:	str	x0, [x19, #40]
    4140:	str	wzr, [x19, #136]
    4144:	strb	w22, [x19, #156]
    4148:	str	wzr, [x19, #152]
    414c:	mov	x1, x21
    4150:	mov	x0, x19
    4154:	bl	0 <_ZL14getFeaturesStrv>
    4158:	mov	x0, x19
    415c:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    4160:	ldr	x0, [sp, #2192]
    4164:	add	x21, x21, #0x10
    4168:	cmp	x0, x21
    416c:	b.eq	4174 <_Z41__static_initialization_and_destruction_0ii+0x2e64>  // b.none
    4170:	bl	0 <free>
    4174:	adrp	x21, 0 <__dso_handle>
    4178:	add	x21, x21, #0x0
    417c:	mov	x2, x21
    4180:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    4184:	add	x1, x1, #0x0
    4188:	add	x1, x1, #0x500
    418c:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    4190:	add	x0, x0, #0x0
    4194:	bl	0 <__cxa_atexit>
    4198:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    419c:	add	x0, x0, #0x0
    41a0:	str	x0, [sp, #3448]
    41a4:	mov	x0, #0x2d                  	// #45
    41a8:	str	x0, [sp, #3456]
    41ac:	strb	wzr, [sp, #3479]
    41b0:	add	x0, sp, #0xd97
    41b4:	str	x0, [sp, #3464]
    41b8:	adrp	x20, 0 <_ZL14getFeaturesStrv>
    41bc:	add	x20, x20, #0x0
    41c0:	add	x19, x20, #0x7a8
    41c4:	add	x3, sp, #0xd88
    41c8:	add	x2, sp, #0xd78
    41cc:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    41d0:	add	x1, x1, #0x0
    41d4:	mov	x0, x19
    41d8:	bl	0 <_ZL14getFeaturesStrv>
    41dc:	adrp	x22, 0 <_ZL14getFeaturesStrv>
    41e0:	add	x22, x22, #0x0
    41e4:	mov	x2, x21
    41e8:	mov	x1, x19
    41ec:	mov	x0, x22
    41f0:	bl	0 <__cxa_atexit>
    41f4:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    41f8:	add	x0, x0, #0x0
    41fc:	str	x0, [sp, #3480]
    4200:	mov	x23, #0x22                  	// #34
    4204:	str	x23, [sp, #3488]
    4208:	strb	wzr, [sp, #3511]
    420c:	add	x0, sp, #0xdb7
    4210:	str	x0, [sp, #3496]
    4214:	add	x19, x20, #0x870
    4218:	mov	w2, #0x0                   	// #0
    421c:	mov	w1, #0x0                   	// #0
    4220:	mov	x0, x19
    4224:	bl	0 <_ZL14getFeaturesStrv>
    4228:	strb	wzr, [x20, #2296]
    422c:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    4230:	ldr	x0, [x0]
    4234:	add	x0, x0, #0x10
    4238:	str	x0, [x20, #2304]
    423c:	mov	w0, #0x1                   	// #1
    4240:	strb	w0, [x20, #2313]
    4244:	strb	wzr, [x20, #2312]
    4248:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
    424c:	ldr	x0, [x0]
    4250:	add	x0, x0, #0x10
    4254:	str	x0, [x20, #2160]
    4258:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
    425c:	ldr	x0, [x0]
    4260:	add	x0, x0, #0x10
    4264:	str	x0, [x20, #2320]
    4268:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    426c:	ldr	x0, [x0]
    4270:	str	x0, [x20, #2352]
    4274:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    4278:	ldr	x0, [x0]
    427c:	str	x0, [x20, #2344]
    4280:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    4284:	add	x1, x1, #0x0
    4288:	mov	x2, #0x7                   	// #7
    428c:	mov	x0, x19
    4290:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
    4294:	add	x2, sp, #0xda8
    4298:	add	x1, sp, #0xd98
    429c:	mov	x0, x19
    42a0:	bl	0 <_ZL14getFeaturesStrv>
    42a4:	mov	x0, x19
    42a8:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
    42ac:	mov	x2, x21
    42b0:	mov	x1, x19
    42b4:	mov	x0, x22
    42b8:	bl	0 <__cxa_atexit>
    42bc:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    42c0:	add	x0, x0, #0x0
    42c4:	str	x0, [sp, #3512]
    42c8:	mov	x0, #0x2e                  	// #46
    42cc:	str	x0, [sp, #3520]
    42d0:	strb	wzr, [sp, #3543]
    42d4:	add	x0, sp, #0xdd7
    42d8:	str	x0, [sp, #3528]
    42dc:	add	x19, x20, #0x938
    42e0:	add	x3, sp, #0xdc8
    42e4:	add	x2, sp, #0xdb8
    42e8:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    42ec:	add	x1, x1, #0x0
    42f0:	mov	x0, x19
    42f4:	bl	0 <_ZL14getFeaturesStrv>
    42f8:	mov	x2, x21
    42fc:	mov	x1, x19
    4300:	mov	x0, x22
    4304:	bl	0 <__cxa_atexit>
    4308:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    430c:	add	x0, x0, #0x0
    4310:	str	x0, [sp, #3544]
    4314:	str	x23, [sp, #3552]
    4318:	strb	wzr, [sp, #3575]
    431c:	add	x0, sp, #0xdf7
    4320:	str	x0, [sp, #3560]
    4324:	add	x20, x20, #0xa00
    4328:	add	x3, sp, #0xde8
    432c:	add	x2, sp, #0xdd8
    4330:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    4334:	add	x1, x1, #0x0
    4338:	mov	x0, x20
    433c:	bl	0 <_ZL14getFeaturesStrv>
    4340:	mov	x2, x21
    4344:	mov	x1, x20
    4348:	mov	x0, x22
    434c:	bl	0 <__cxa_atexit>
    4350:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    4354:	add	x0, x0, #0x0
    4358:	bl	0 <getenv>
    435c:	cmn	x0, #0x1
    4360:	b.eq	4458 <_Z41__static_initialization_and_destruction_0ii+0x3148>  // b.none
    4364:	ldp	x19, x20, [sp, #16]
    4368:	ldp	x21, x22, [sp, #32]
    436c:	ldp	x23, x24, [sp, #48]
    4370:	ldp	x25, x26, [sp, #64]
    4374:	ldp	x27, x28, [sp, #80]
    4378:	ldp	x29, x30, [sp]
    437c:	add	sp, sp, #0xe40
    4380:	ret
    4384:	add	x19, sp, #0xe28
    4388:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    438c:	add	x1, x1, #0x0
    4390:	mov	x0, x19
    4394:	bl	0 <_ZL14getFeaturesStrv>
    4398:	bl	0 <_ZN4llvm4errsEv>
    439c:	mov	x4, x0
    43a0:	mov	x2, #0x0                   	// #0
    43a4:	mov	x3, #0x0                   	// #0
    43a8:	mov	x1, x19
    43ac:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    43b0:	add	x0, x0, #0x0
    43b4:	add	x0, x0, #0x860
    43b8:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
    43bc:	b	1964 <_Z41__static_initialization_and_destruction_0ii+0x654>
    43c0:	add	x19, sp, #0xe10
    43c4:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    43c8:	add	x1, x1, #0x0
    43cc:	mov	x0, x19
    43d0:	bl	0 <_ZL14getFeaturesStrv>
    43d4:	bl	0 <_ZN4llvm4errsEv>
    43d8:	mov	x4, x0
    43dc:	mov	x2, #0x0                   	// #0
    43e0:	mov	x3, #0x0                   	// #0
    43e4:	mov	x1, x19
    43e8:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    43ec:	add	x0, x0, #0x0
    43f0:	add	x0, x0, #0x860
    43f4:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
    43f8:	b	1970 <_Z41__static_initialization_and_destruction_0ii+0x660>
    43fc:	add	x19, sp, #0xdf8
    4400:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    4404:	add	x1, x1, #0x0
    4408:	mov	x0, x19
    440c:	bl	0 <_ZL14getFeaturesStrv>
    4410:	bl	0 <_ZN4llvm4errsEv>
    4414:	mov	x4, x0
    4418:	mov	x2, #0x0                   	// #0
    441c:	mov	x3, #0x0                   	// #0
    4420:	mov	x1, x19
    4424:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    4428:	add	x0, x0, #0x0
    442c:	add	x0, x0, #0x860
    4430:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
    4434:	b	198c <_Z41__static_initialization_and_destruction_0ii+0x67c>
    4438:	adrp	x3, 0 <_ZL14getFeaturesStrv>
    443c:	add	x3, x3, #0x0
    4440:	mov	w2, #0x43                  	// #67
    4444:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    4448:	add	x1, x1, #0x0
    444c:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    4450:	add	x0, x0, #0x0
    4454:	bl	0 <__assert_fail>
    4458:	bl	0 <LLVMLinkInMCJIT>
    445c:	b	4364 <_Z41__static_initialization_and_destruction_0ii+0x3054>

0000000000004460 <_GLOBAL__sub_I_handle_llvm.cpp>:
    4460:	stp	x29, x30, [sp, #-16]!
    4464:	mov	x29, sp
    4468:	mov	w1, #0xffff                	// #65535
    446c:	mov	w0, #0x1                   	// #1
    4470:	bl	1310 <_Z41__static_initialization_and_destruction_0ii>
    4474:	ldp	x29, x30, [sp], #16
    4478:	ret

000000000000447c <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE>:
    447c:	sub	sp, sp, #0x520
    4480:	stp	x29, x30, [sp, #32]
    4484:	add	x29, sp, #0x20
    4488:	stp	x19, x20, [sp, #48]
    448c:	stp	x21, x22, [sp, #64]
    4490:	stp	x23, x24, [sp, #80]
    4494:	stp	x25, x26, [sp, #96]
    4498:	stp	x27, x28, [sp, #112]
    449c:	str	x8, [sp, #168]
    44a0:	mov	x20, x0
    44a4:	str	w1, [sp, #164]
    44a8:	str	xzr, [sp, #896]
    44ac:	str	xzr, [sp, #904]
    44b0:	add	x19, sp, #0x380
    44b4:	add	x0, sp, #0x3a0
    44b8:	str	x0, [sp, #912]
    44bc:	str	xzr, [sp, #920]
    44c0:	strb	wzr, [sp, #928]
    44c4:	str	wzr, [sp, #944]
    44c8:	str	wzr, [sp, #948]
    44cc:	str	wzr, [sp, #952]
    44d0:	add	x0, sp, #0x3d0
    44d4:	str	x0, [sp, #960]
    44d8:	str	xzr, [sp, #968]
    44dc:	strb	wzr, [sp, #976]
    44e0:	add	x0, sp, #0x3f0
    44e4:	str	x0, [sp, #992]
    44e8:	str	xzr, [sp, #1000]
    44ec:	strb	wzr, [sp, #1008]
    44f0:	str	xzr, [sp, #1024]
    44f4:	str	xzr, [sp, #1032]
    44f8:	str	xzr, [sp, #1040]
    44fc:	add	x0, sp, #0x428
    4500:	str	x0, [sp, #1048]
    4504:	str	wzr, [sp, #1056]
    4508:	mov	w0, #0x4                   	// #4
    450c:	str	w0, [sp, #1060]
    4510:	add	x21, sp, #0x378
    4514:	mov	x0, x21
    4518:	bl	0 <_ZN4llvm11LLVMContextC1Ev>
    451c:	ldr	x1, [x20]
    4520:	ldr	x0, [x20, #8]
    4524:	str	x1, [sp, #352]
    4528:	str	x0, [sp, #360]
    452c:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    4530:	add	x0, x0, #0x0
    4534:	str	x0, [sp, #368]
    4538:	mov	x0, #0x2                   	// #2
    453c:	str	x0, [sp, #376]
    4540:	ldp	x0, x1, [sp, #352]
    4544:	stp	x0, x1, [sp, #224]
    4548:	ldp	x0, x1, [sp, #368]
    454c:	stp	x0, x1, [sp, #240]
    4550:	add	x8, sp, #0x370
    4554:	adrp	x4, 0 <_ZL14getFeaturesStrv>
    4558:	add	x4, x4, #0x0
    455c:	mov	x5, #0x0                   	// #0
    4560:	mov	w3, #0x1                   	// #1
    4564:	mov	x2, x21
    4568:	mov	x1, x19
    456c:	add	x0, sp, #0xe0
    4570:	bl	0 <_ZN4llvm7parseIRENS_15MemoryBufferRefERNS_12SMDiagnosticERNS_11LLVMContextEbNS_9StringRefE>
    4574:	ldr	x19, [sp, #880]
    4578:	cbz	x19, 478c <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x310>
    457c:	bl	0 <_ZN4llvm4errsEv>
    4580:	mov	x2, #0x0                   	// #0
    4584:	mov	x1, x0
    4588:	mov	x0, x19
    458c:	bl	0 <_ZN4llvm12verifyModuleERKNS_6ModuleEPNS_11raw_ostreamEPb>
    4590:	and	w0, w0, #0xff
    4594:	cbnz	w0, 478c <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x310>
    4598:	ldr	x0, [sp, #880]
    459c:	add	x0, x0, #0xf0
    45a0:	str	xzr, [sp, #1272]
    45a4:	mov	w1, #0x4                   	// #4
    45a8:	strb	w1, [sp, #1280]
    45ac:	mov	w1, #0x1                   	// #1
    45b0:	strb	w1, [sp, #1281]
    45b4:	str	x0, [sp, #1264]
    45b8:	add	x20, sp, #0x338
    45bc:	add	x1, sp, #0x4f0
    45c0:	mov	x0, x20
    45c4:	bl	0 <_ZN4llvm6TripleC1ERKNS_5TwineE>
    45c8:	add	x8, sp, #0x2a0
    45cc:	bl	25c <_ZL33InitTargetOptionsFromCodeGenFlagsv>
    45d0:	add	x2, sp, #0x280
    45d4:	add	x0, x2, #0x10
    45d8:	str	x0, [sp, #640]
    45dc:	str	xzr, [sp, #648]
    45e0:	strb	wzr, [sp, #656]
    45e4:	adrp	x19, 0 <_ZL14getFeaturesStrv>
    45e8:	add	x19, x19, #0x0
    45ec:	mov	x1, x20
    45f0:	add	x0, x19, #0x7e8
    45f4:	bl	0 <_ZN4llvm14TargetRegistry12lookupTargetERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_6TripleERS6_>
    45f8:	mov	x20, x0
    45fc:	ldr	x0, [sp, #880]
    4600:	ldr	x22, [x0, #240]
    4604:	ldr	x21, [x0, #248]
    4608:	add	x8, sp, #0x120
    460c:	bl	7e8 <_ZL9getCPUStrv>
    4610:	ldr	x24, [sp, #288]
    4614:	ldr	x28, [sp, #296]
    4618:	add	x8, sp, #0x140
    461c:	bl	0 <_ZL14getFeaturesStrv>
    4620:	ldr	x27, [sp, #320]
    4624:	ldr	x25, [sp, #328]
    4628:	ldrh	w0, [x19, #2296]
    462c:	cbz	w0, 47ac <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x330>
    4630:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    4634:	ldr	w1, [x0]
    4638:	mov	x0, #0x0                   	// #0
    463c:	bfxil	x0, x1, #0, #32
    4640:	mov	w3, #0x1                   	// #1
    4644:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    4648:	ldrh	w1, [x1]
    464c:	cbz	w1, 47b8 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x33c>
    4650:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    4654:	ldr	w2, [x1]
    4658:	mov	x1, #0x0                   	// #0
    465c:	bfxil	x1, x2, #0, #32
    4660:	mov	w2, #0x1                   	// #1
    4664:	str	x22, [sp, #272]
    4668:	str	x21, [sp, #280]
    466c:	mov	x21, #0x0                   	// #0
    4670:	bfxil	x21, x0, #0, #32
    4674:	bfi	x21, x3, #32, #8
    4678:	mov	x22, #0x0                   	// #0
    467c:	bfxil	x22, x1, #0, #32
    4680:	bfi	x22, x2, #32, #8
    4684:	ldr	x23, [x20, #88]
    4688:	cbz	x23, 47c4 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x348>
    468c:	str	xzr, [sp, #1296]
    4690:	mov	w0, #0x5                   	// #5
    4694:	strb	w0, [sp, #1304]
    4698:	mov	w0, #0x1                   	// #1
    469c:	strb	w0, [sp, #1305]
    46a0:	add	x0, sp, #0x110
    46a4:	str	x0, [sp, #1288]
    46a8:	add	x19, sp, #0x160
    46ac:	add	x1, sp, #0x508
    46b0:	mov	x0, x19
    46b4:	bl	0 <_ZN4llvm6TripleC1ERKNS_5TwineE>
    46b8:	strb	wzr, [sp, #16]
    46bc:	ldr	w0, [sp, #164]
    46c0:	str	w0, [sp, #8]
    46c4:	str	x22, [sp]
    46c8:	mov	x7, x21
    46cc:	add	x6, sp, #0x2a0
    46d0:	mov	x4, x27
    46d4:	mov	x5, x25
    46d8:	mov	x2, x24
    46dc:	mov	x3, x28
    46e0:	mov	x1, x19
    46e4:	mov	x0, x20
    46e8:	blr	x23
    46ec:	mov	x24, x0
    46f0:	ldr	x0, [sp, #352]
    46f4:	add	x19, x19, #0x10
    46f8:	cmp	x0, x19
    46fc:	b.eq	4704 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x288>  // b.none
    4700:	bl	0 <_ZdlPv>
    4704:	ldr	x0, [sp, #320]
    4708:	add	x1, sp, #0x150
    470c:	cmp	x0, x1
    4710:	b.eq	4718 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x29c>  // b.none
    4714:	bl	0 <_ZdlPv>
    4718:	ldr	x0, [sp, #288]
    471c:	add	x1, sp, #0x130
    4720:	cmp	x0, x1
    4724:	b.eq	472c <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x2b0>  // b.none
    4728:	bl	0 <_ZdlPv>
    472c:	add	x8, sp, #0x120
    4730:	bl	7e8 <_ZL9getCPUStrv>
    4734:	ldr	x0, [sp, #288]
    4738:	str	x0, [sp, #216]
    473c:	ldr	x0, [sp, #296]
    4740:	str	x0, [sp, #152]
    4744:	add	x8, sp, #0x140
    4748:	bl	0 <_ZL14getFeaturesStrv>
    474c:	ldr	x0, [sp, #320]
    4750:	str	x0, [sp, #200]
    4754:	ldr	x0, [sp, #328]
    4758:	str	x0, [sp, #144]
    475c:	ldr	x25, [sp, #880]
    4760:	ldr	x19, [x25, #32]
    4764:	add	x25, x25, #0x18
    4768:	cmp	x19, x25
    476c:	b.eq	4b14 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x698>  // b.none
    4770:	add	x21, sp, #0x160
    4774:	add	x0, x21, #0x18
    4778:	str	x0, [sp, #208]
    477c:	adrp	x22, 0 <_ZL14getFeaturesStrv>
    4780:	add	x22, x22, #0x0
    4784:	sub	x26, x22, #0xf0
    4788:	b	4a04 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x588>
    478c:	add	x19, sp, #0x160
    4790:	add	x2, sp, #0x4e8
    4794:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    4798:	add	x1, x1, #0x0
    479c:	mov	x0, x19
    47a0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
    47a4:	mov	x0, x19
    47a8:	bl	7a8 <_ZL12ErrorAndExitNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
    47ac:	mov	x0, #0x0                   	// #0
    47b0:	mov	w3, #0x0                   	// #0
    47b4:	b	4644 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x1c8>
    47b8:	mov	x1, #0x0                   	// #0
    47bc:	mov	w2, #0x0                   	// #0
    47c0:	b	4664 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x1e8>
    47c4:	mov	x24, #0x0                   	// #0
    47c8:	b	4704 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x288>
    47cc:	adrp	x3, 0 <_ZL14getFeaturesStrv>
    47d0:	add	x3, x3, #0x0
    47d4:	mov	w2, #0x8b                  	// #139
    47d8:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    47dc:	add	x1, x1, #0x0
    47e0:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    47e4:	add	x0, x0, #0x0
    47e8:	bl	0 <__assert_fail>
    47ec:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    47f0:	add	x1, x1, #0x0
    47f4:	mov	x2, #0xa                   	// #10
    47f8:	add	x0, x19, #0x38
    47fc:	bl	0 <_ZNK4llvm13AttributeList14hasFnAttributeENS_9StringRefE>
    4800:	and	w0, w0, #0xff
    4804:	cbnz	w0, 4a6c <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x5f0>
    4808:	ldr	x3, [sp, #216]
    480c:	ldr	x4, [sp, #152]
    4810:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    4814:	add	x1, x1, #0x0
    4818:	mov	x2, #0xa                   	// #10
    481c:	mov	x0, x21
    4820:	bl	0 <_ZN4llvm11AttrBuilder12addAttributeENS_9StringRefES1_>
    4824:	b	4a6c <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x5f0>
    4828:	ldr	x3, [sp, #200]
    482c:	mov	x4, x0
    4830:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    4834:	add	x1, x1, #0x0
    4838:	mov	x2, #0xf                   	// #15
    483c:	mov	x0, x21
    4840:	bl	0 <_ZN4llvm11AttrBuilder12addAttributeENS_9StringRefES1_>
    4844:	b	4a74 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x5f8>
    4848:	adrp	x3, 0 <_ZL14getFeaturesStrv>
    484c:	add	x3, x3, #0x0
    4850:	mov	x4, #0x3                   	// #3
    4854:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    4858:	add	x1, x1, #0x0
    485c:	mov	x2, #0xd                   	// #13
    4860:	mov	x0, x21
    4864:	bl	0 <_ZN4llvm11AttrBuilder12addAttributeENS_9StringRefES1_>
    4868:	b	4a94 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x618>
    486c:	adrp	x3, 0 <_ZL14getFeaturesStrv>
    4870:	add	x3, x3, #0x0
    4874:	mov	x4, #0x8                   	// #8
    4878:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    487c:	add	x1, x1, #0x0
    4880:	mov	x2, #0xd                   	// #13
    4884:	mov	x0, x21
    4888:	bl	0 <_ZN4llvm11AttrBuilder12addAttributeENS_9StringRefES1_>
    488c:	b	4a94 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x618>
    4890:	adrp	x3, 0 <_ZL14getFeaturesStrv>
    4894:	add	x3, x3, #0x0
    4898:	mov	x4, #0x4                   	// #4
    489c:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    48a0:	add	x1, x1, #0x0
    48a4:	mov	x2, #0xd                   	// #13
    48a8:	mov	x0, x21
    48ac:	bl	0 <_ZN4llvm11AttrBuilder12addAttributeENS_9StringRefES1_>
    48b0:	b	4a94 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x618>
    48b4:	mov	x3, #0x0                   	// #0
    48b8:	mov	x4, #0x0                   	// #0
    48bc:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    48c0:	add	x1, x1, #0x0
    48c4:	mov	x2, #0xc                   	// #12
    48c8:	mov	x0, x21
    48cc:	bl	0 <_ZN4llvm11AttrBuilder12addAttributeENS_9StringRefES1_>
    48d0:	b	4ae4 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x668>
    48d4:	adrp	x3, 0 <_ZL14getFeaturesStrv>
    48d8:	add	x3, x3, #0x0
    48dc:	mov	w2, #0x8b                  	// #139
    48e0:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    48e4:	add	x1, x1, #0x0
    48e8:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    48ec:	add	x0, x0, #0x0
    48f0:	bl	0 <__assert_fail>
    48f4:	adrp	x3, 0 <_ZL14getFeaturesStrv>
    48f8:	add	x3, x3, #0x0
    48fc:	mov	w2, #0x8b                  	// #139
    4900:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    4904:	add	x1, x1, #0x0
    4908:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    490c:	add	x0, x0, #0x0
    4910:	bl	0 <__assert_fail>
    4914:	ldr	x20, [x20, #8]
    4918:	cmp	x28, x20
    491c:	b.eq	49a8 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x52c>  // b.none
    4920:	ldr	x0, [x20]
    4924:	tst	w0, #0x4
    4928:	b.ne	48f4 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x478>  // b.any
    492c:	ldurb	w0, [x20, #-8]
    4930:	cmp	w0, #0x50
    4934:	b.ne	4914 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x498>  // b.any
    4938:	ldur	x0, [x20, #-48]
    493c:	cbz	x0, 4914 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x498>
    4940:	ldrb	w1, [x0, #16]
    4944:	cbnz	w1, 4914 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x498>
    4948:	ldr	w0, [x0, #36]
    494c:	cmp	w0, #0x2d
    4950:	mov	w1, #0xf9                  	// #249
    4954:	ccmp	w0, w1, #0x4, ne  // ne = any
    4958:	b.ne	4914 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x498>  // b.any
    495c:	ldr	x3, [x22, #904]
    4960:	ldr	x4, [x22, #912]
    4964:	ldr	x1, [sp, #184]
    4968:	mov	x2, #0xe                   	// #14
    496c:	ldr	x0, [sp, #136]
    4970:	bl	0 <_ZN4llvm9Attribute3getERNS_11LLVMContextENS_9StringRefES3_>
    4974:	str	x0, [sp, #176]
    4978:	ldr	x0, [x20, #32]
    497c:	str	x0, [sp, #272]
    4980:	sub	x0, x20, #0x18
    4984:	bl	0 <_ZNK4llvm5Value10getContextEv>
    4988:	ldr	x3, [sp, #176]
    498c:	mov	w2, #0xffffffff            	// #-1
    4990:	mov	x1, x0
    4994:	ldr	x0, [sp, #192]
    4998:	bl	0 <_ZNK4llvm13AttributeList12addAttributeERNS_11LLVMContextEjNS_9AttributeE>
    499c:	str	x0, [sp, #272]
    49a0:	str	x0, [x20, #32]
    49a4:	b	4914 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x498>
    49a8:	ldr	x23, [x23, #8]
    49ac:	cmp	x27, x23
    49b0:	b.eq	49d4 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x558>  // b.none
    49b4:	ldr	x0, [x23]
    49b8:	tst	w0, #0x4
    49bc:	b.ne	48d4 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x458>  // b.any
    49c0:	ldr	x20, [x23, #24]
    49c4:	add	x28, x23, #0x10
    49c8:	cmp	x20, x28
    49cc:	b.ne	4920 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x4a4>  // b.any
    49d0:	b	49a8 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x52c>
    49d4:	mov	x3, x21
    49d8:	mov	w2, #0xffffffff            	// #-1
    49dc:	ldr	x1, [sp, #136]
    49e0:	add	x0, sp, #0x108
    49e4:	bl	0 <_ZNK4llvm13AttributeList13addAttributesERNS_11LLVMContextEjRKNS_11AttrBuilderE>
    49e8:	str	x0, [x19, #56]
    49ec:	ldr	x1, [sp, #384]
    49f0:	add	x0, x21, #0x10
    49f4:	bl	0 <_ZL14getFeaturesStrv>
    49f8:	ldr	x19, [x19, #8]
    49fc:	cmp	x25, x19
    4a00:	b.eq	4b14 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x698>  // b.none
    4a04:	ldr	x0, [x19]
    4a08:	tst	w0, #0x4
    4a0c:	b.ne	47cc <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x350>  // b.any
    4a10:	sub	x0, x19, #0x38
    4a14:	bl	0 <_ZNK4llvm8Function10getContextEv>
    4a18:	str	x0, [sp, #136]
    4a1c:	ldr	x0, [x19, #56]
    4a20:	str	x0, [sp, #264]
    4a24:	str	xzr, [sp, #352]
    4a28:	str	xzr, [sp, #360]
    4a2c:	str	wzr, [sp, #376]
    4a30:	str	xzr, [sp, #384]
    4a34:	ldr	x0, [sp, #208]
    4a38:	str	x0, [sp, #392]
    4a3c:	str	x0, [sp, #400]
    4a40:	str	xzr, [sp, #408]
    4a44:	strb	wzr, [sp, #416]
    4a48:	strb	wzr, [sp, #417]
    4a4c:	strb	wzr, [sp, #418]
    4a50:	strb	wzr, [sp, #419]
    4a54:	str	xzr, [sp, #424]
    4a58:	str	xzr, [sp, #432]
    4a5c:	str	xzr, [sp, #440]
    4a60:	str	xzr, [sp, #448]
    4a64:	ldr	x0, [sp, #152]
    4a68:	cbnz	x0, 47ec <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x370>
    4a6c:	ldr	x0, [sp, #144]
    4a70:	cbnz	x0, 4828 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x3ac>
    4a74:	ldrh	w0, [x26, #8]
    4a78:	cbz	w0, 4a94 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x618>
    4a7c:	ldr	w0, [x26, #136]
    4a80:	cbz	w0, 4848 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x3cc>
    4a84:	cmp	w0, #0x1
    4a88:	b.eq	486c <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x3f0>  // b.none
    4a8c:	cmp	w0, #0x2
    4a90:	b.eq	4890 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x414>  // b.none
    4a94:	ldrh	w0, [x22, #376]
    4a98:	cbz	w0, 4adc <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x660>
    4a9c:	adrp	x23, 0 <_ZL14getFeaturesStrv>
    4aa0:	ldrb	w1, [x22, #504]
    4aa4:	adrp	x20, 0 <_ZL14getFeaturesStrv>
    4aa8:	add	x0, x20, #0x0
    4aac:	adrp	x20, 0 <_ZL14getFeaturesStrv>
    4ab0:	add	x20, x20, #0x0
    4ab4:	cmp	w1, #0x0
    4ab8:	csel	x20, x20, x0, ne  // ne = any
    4abc:	mov	x0, x20
    4ac0:	bl	0 <strlen>
    4ac4:	mov	x3, x20
    4ac8:	mov	x4, x0
    4acc:	add	x1, x23, #0x0
    4ad0:	mov	x2, #0x12                  	// #18
    4ad4:	mov	x0, x21
    4ad8:	bl	0 <_ZN4llvm11AttrBuilder12addAttributeENS_9StringRefES1_>
    4adc:	ldrb	w0, [x22, #704]
    4ae0:	cbnz	w0, 48b4 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x438>
    4ae4:	ldrh	w0, [x22, #776]
    4ae8:	cbz	w0, 49d4 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x558>
    4aec:	ldr	x23, [x19, #24]
    4af0:	add	x27, x19, #0x10
    4af4:	cmp	x23, x27
    4af8:	b.eq	49d4 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x558>  // b.none
    4afc:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    4b00:	add	x0, x0, #0x0
    4b04:	str	x0, [sp, #184]
    4b08:	add	x0, sp, #0x110
    4b0c:	str	x0, [sp, #192]
    4b10:	b	49b4 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x538>
    4b14:	ldr	x0, [sp, #320]
    4b18:	add	x1, sp, #0x150
    4b1c:	cmp	x0, x1
    4b20:	b.eq	4b28 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x6ac>  // b.none
    4b24:	bl	0 <_ZdlPv>
    4b28:	ldr	x0, [sp, #288]
    4b2c:	add	x1, sp, #0x130
    4b30:	cmp	x0, x1
    4b34:	b.eq	4b3c <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x6c0>  // b.none
    4b38:	bl	0 <_ZdlPv>
    4b3c:	add	x19, sp, #0x270
    4b40:	mov	x0, x19
    4b44:	bl	0 <_ZN4llvm6legacy11PassManagerC1Ev>
    4b48:	mov	x0, #0x118                 	// #280
    4b4c:	bl	0 <_Znwm>
    4b50:	mov	x20, x0
    4b54:	add	x1, sp, #0x338
    4b58:	bl	0 <_ZN4llvm28TargetLibraryInfoWrapperPassC1ERKNS_6TripleE>
    4b5c:	mov	x1, x20
    4b60:	mov	x0, x19
    4b64:	bl	0 <_ZN4llvm6legacy11PassManager3addEPNS_4PassE>
    4b68:	add	x20, sp, #0x160
    4b6c:	mov	x8, x20
    4b70:	mov	x0, x24
    4b74:	bl	0 <_ZN4llvm13TargetMachine19getTargetIRAnalysisEv>
    4b78:	mov	x0, x20
    4b7c:	bl	0 <_ZN4llvm36createTargetTransformInfoWrapperPassENS_16TargetIRAnalysisE>
    4b80:	mov	x1, x0
    4b84:	mov	x0, x19
    4b88:	bl	0 <_ZN4llvm6legacy11PassManager3addEPNS_4PassE>
    4b8c:	ldr	x3, [sp, #368]
    4b90:	cbz	x3, 4ba4 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x728>
    4b94:	add	x0, sp, #0x160
    4b98:	mov	w2, #0x3                   	// #3
    4b9c:	mov	x1, x0
    4ba0:	blr	x3
    4ba4:	add	x19, sp, #0x270
    4ba8:	ldr	x0, [x24]
    4bac:	ldr	x2, [x0, #104]
    4bb0:	mov	x1, x19
    4bb4:	mov	x0, x24
    4bb8:	blr	x2
    4bbc:	mov	x1, x0
    4bc0:	mov	x0, x19
    4bc4:	bl	0 <_ZN4llvm6legacy11PassManager3addEPNS_4PassE>
    4bc8:	mov	w0, #0x1                   	// #1
    4bcc:	bl	0 <_ZN4llvm18createVerifierPassEb>
    4bd0:	mov	x1, x0
    4bd4:	mov	x0, x19
    4bd8:	bl	0 <_ZN4llvm6legacy11PassManager3addEPNS_4PassE>
    4bdc:	add	x20, sp, #0x160
    4be0:	mov	x0, x20
    4be4:	bl	0 <_ZN4llvm18PassManagerBuilderC1Ev>
    4be8:	ldr	w0, [sp, #164]
    4bec:	str	w0, [sp, #352]
    4bf0:	str	wzr, [sp, #356]
    4bf4:	mov	w2, #0x0                   	// #0
    4bf8:	mov	w1, #0x0                   	// #0
    4bfc:	bl	0 <_ZN4llvm26createFunctionInliningPassEjjb>
    4c00:	str	x0, [sp, #368]
    4c04:	mov	w0, #0x1                   	// #1
    4c08:	strb	w0, [sp, #395]
    4c0c:	mov	x1, x19
    4c10:	mov	x0, x20
    4c14:	bl	0 <_ZN4llvm18PassManagerBuilder25populateModulePassManagerERNS_6legacy15PassManagerBaseE>
    4c18:	mov	x0, x20
    4c1c:	bl	0 <_ZN4llvm18PassManagerBuilderD1Ev>
    4c20:	add	x1, sp, #0x250
    4c24:	add	x0, sp, #0x260
    4c28:	str	x0, [sp, #592]
    4c2c:	str	xzr, [sp, #600]
    4c30:	strb	wzr, [sp, #608]
    4c34:	mov	w0, #0x1                   	// #1
    4c38:	str	w0, [sp, #576]
    4c3c:	str	xzr, [sp, #568]
    4c40:	str	xzr, [sp, #560]
    4c44:	str	xzr, [sp, #552]
    4c48:	adrp	x0, 0 <_ZTVN4llvm18raw_string_ostreamE>
    4c4c:	ldr	x0, [x0]
    4c50:	add	x0, x0, #0x10
    4c54:	str	x0, [sp, #544]
    4c58:	str	x1, [sp, #584]
    4c5c:	add	x21, x20, #0x10
    4c60:	str	x21, [sp, #352]
    4c64:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    4c68:	add	x1, x1, #0x0
    4c6c:	mov	w3, #0x0                   	// #0
    4c70:	mov	x2, x1
    4c74:	mov	x0, x20
    4c78:	bl	0 <_ZL14getFeaturesStrv>
    4c7c:	mov	w2, #0x0                   	// #0
    4c80:	mov	x1, x20
    4c84:	add	x0, sp, #0x220
    4c88:	bl	0 <_ZN4llvm21createPrintModulePassERNS_11raw_ostreamERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEb>
    4c8c:	mov	x1, x0
    4c90:	mov	x0, x19
    4c94:	bl	0 <_ZN4llvm6legacy11PassManager3addEPNS_4PassE>
    4c98:	ldr	x0, [sp, #352]
    4c9c:	cmp	x0, x21
    4ca0:	b.eq	4ca8 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x82c>  // b.none
    4ca4:	bl	0 <_ZdlPv>
    4ca8:	ldr	x1, [sp, #880]
    4cac:	add	x0, sp, #0x270
    4cb0:	bl	0 <_ZN4llvm6legacy11PassManager3runERNS_6ModuleE>
    4cb4:	ldr	x1, [sp, #568]
    4cb8:	ldr	x0, [sp, #552]
    4cbc:	cmp	x1, x0
    4cc0:	b.eq	4ccc <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x850>  // b.none
    4cc4:	add	x0, sp, #0x220
    4cc8:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
    4ccc:	ldr	x0, [sp, #584]
    4cd0:	ldr	x4, [sp, #168]
    4cd4:	add	x1, x4, #0x10
    4cd8:	str	x1, [x4]
    4cdc:	ldr	x1, [x0]
    4ce0:	ldr	x2, [x0, #8]
    4ce4:	mov	w3, #0x0                   	// #0
    4ce8:	add	x2, x1, x2
    4cec:	mov	x0, x4
    4cf0:	bl	0 <_ZL14getFeaturesStrv>
    4cf4:	add	x0, sp, #0x220
    4cf8:	bl	0 <_ZN4llvm18raw_string_ostreamD1Ev>
    4cfc:	ldr	x0, [sp, #592]
    4d00:	add	x1, sp, #0x260
    4d04:	cmp	x0, x1
    4d08:	b.eq	4d10 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x894>  // b.none
    4d0c:	bl	0 <_ZdlPv>
    4d10:	add	x0, sp, #0x270
    4d14:	bl	0 <_ZN4llvm6legacy11PassManagerD1Ev>
    4d18:	ldr	x0, [x24]
    4d1c:	ldr	x1, [x0, #8]
    4d20:	mov	x0, x24
    4d24:	blr	x1
    4d28:	ldr	x0, [sp, #640]
    4d2c:	add	x1, sp, #0x290
    4d30:	cmp	x0, x1
    4d34:	b.eq	4d3c <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x8c0>  // b.none
    4d38:	bl	0 <_ZdlPv>
    4d3c:	ldr	x19, [sp, #800]
    4d40:	ldr	x20, [sp, #808]
    4d44:	cmp	x19, x20
    4d48:	b.ne	4e5c <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x9e0>  // b.any
    4d4c:	ldr	x0, [sp, #800]
    4d50:	cbz	x0, 4d58 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x8dc>
    4d54:	bl	0 <_ZdlPv>
    4d58:	ldr	x0, [sp, #768]
    4d5c:	add	x1, sp, #0x310
    4d60:	cmp	x0, x1
    4d64:	b.eq	4d6c <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x8f0>  // b.none
    4d68:	bl	0 <_ZdlPv>
    4d6c:	ldr	x0, [sp, #736]
    4d70:	add	x1, sp, #0x2f0
    4d74:	cmp	x0, x1
    4d78:	b.eq	4d80 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x904>  // b.none
    4d7c:	bl	0 <_ZdlPv>
    4d80:	ldr	x0, [sp, #824]
    4d84:	add	x1, sp, #0x348
    4d88:	cmp	x0, x1
    4d8c:	b.eq	4d94 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x918>  // b.none
    4d90:	bl	0 <_ZdlPv>
    4d94:	ldr	x19, [sp, #880]
    4d98:	cbz	x19, 4db0 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x934>
    4d9c:	mov	x0, x19
    4da0:	bl	0 <_ZN4llvm6ModuleD1Ev>
    4da4:	mov	x1, #0x2c8                 	// #712
    4da8:	mov	x0, x19
    4dac:	bl	0 <_ZdlPvm>
    4db0:	add	x0, sp, #0x378
    4db4:	bl	0 <_ZN4llvm11LLVMContextD1Ev>
    4db8:	ldr	x20, [sp, #1048]
    4dbc:	ldr	w19, [sp, #1056]
    4dc0:	add	x19, x19, x19, lsl #1
    4dc4:	add	x19, x20, x19, lsl #4
    4dc8:	cmp	x20, x19
    4dcc:	b.ne	4e7c <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0xa00>  // b.any
    4dd0:	ldr	x0, [sp, #1048]
    4dd4:	add	x1, sp, #0x428
    4dd8:	cmp	x0, x1
    4ddc:	b.eq	4de4 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x968>  // b.none
    4de0:	bl	0 <free>
    4de4:	ldr	x0, [sp, #1024]
    4de8:	cbz	x0, 4df0 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x974>
    4dec:	bl	0 <_ZdlPv>
    4df0:	ldr	x0, [sp, #992]
    4df4:	add	x1, sp, #0x3f0
    4df8:	cmp	x0, x1
    4dfc:	b.eq	4e04 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x988>  // b.none
    4e00:	bl	0 <_ZdlPv>
    4e04:	ldr	x0, [sp, #960]
    4e08:	add	x1, sp, #0x3d0
    4e0c:	cmp	x0, x1
    4e10:	b.eq	4e18 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x99c>  // b.none
    4e14:	bl	0 <_ZdlPv>
    4e18:	ldr	x0, [sp, #912]
    4e1c:	add	x1, sp, #0x3a0
    4e20:	cmp	x0, x1
    4e24:	b.eq	4e2c <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x9b0>  // b.none
    4e28:	bl	0 <_ZdlPv>
    4e2c:	ldr	x0, [sp, #168]
    4e30:	ldp	x19, x20, [sp, #48]
    4e34:	ldp	x21, x22, [sp, #64]
    4e38:	ldp	x23, x24, [sp, #80]
    4e3c:	ldp	x25, x26, [sp, #96]
    4e40:	ldp	x27, x28, [sp, #112]
    4e44:	ldp	x29, x30, [sp, #32]
    4e48:	add	sp, sp, #0x520
    4e4c:	ret
    4e50:	add	x19, x19, #0x20
    4e54:	cmp	x20, x19
    4e58:	b.eq	4d4c <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x8d0>  // b.none
    4e5c:	mov	x1, x19
    4e60:	ldr	x0, [x1], #16
    4e64:	cmp	x0, x1
    4e68:	b.eq	4e50 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x9d4>  // b.none
    4e6c:	bl	0 <_ZdlPv>
    4e70:	b	4e50 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x9d4>
    4e74:	cmp	x20, x19
    4e78:	b.eq	4dd0 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x954>  // b.none
    4e7c:	sub	x19, x19, #0x30
    4e80:	ldr	x0, [x19, #16]
    4e84:	add	x1, x19, #0x20
    4e88:	cmp	x0, x1
    4e8c:	b.eq	4e74 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x9f8>  // b.none
    4e90:	bl	0 <_ZdlPv>
    4e94:	b	4e74 <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x9f8>

0000000000004e98 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>:
    4e98:	stp	x29, x30, [sp, #-128]!
    4e9c:	mov	x29, sp
    4ea0:	stp	x19, x20, [sp, #16]
    4ea4:	stp	x21, x22, [sp, #32]
    4ea8:	mov	x21, x0
    4eac:	mov	x19, x1
    4eb0:	adrp	x20, 0 <_ZL14getFeaturesStrv>
    4eb4:	add	x20, x20, #0x0
    4eb8:	mov	x22, #0x5d00                	// #23808
    4ebc:	mov	x2, x22
    4ec0:	mov	x1, x20
    4ec4:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    4ec8:	add	x0, x0, #0x0
    4ecc:	bl	0 <memcpy>
    4ed0:	mov	x2, x22
    4ed4:	mov	x1, x20
    4ed8:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    4edc:	add	x0, x0, #0x0
    4ee0:	bl	0 <memcpy>
    4ee4:	ldr	x1, [x19]
    4ee8:	ldr	x3, [x19, #8]
    4eec:	cmp	x1, x3
    4ef0:	b.eq	4f90 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xf8>  // b.none
    4ef4:	mov	w19, #0x2                   	// #2
    4ef8:	mov	w7, w19
    4efc:	mov	w5, #0x3                   	// #3
    4f00:	mov	w6, #0x0                   	// #0
    4f04:	mov	w4, #0x1                   	// #1
    4f08:	b	4f24 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x8c>
    4f0c:	cmp	w2, #0x31
    4f10:	b.ne	4f70 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xd8>  // b.any
    4f14:	mov	w19, w4
    4f18:	add	x1, x1, #0x8
    4f1c:	cmp	x3, x1
    4f20:	b.eq	4f94 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xfc>  // b.none
    4f24:	ldr	x0, [x1]
    4f28:	ldrb	w2, [x0]
    4f2c:	cmp	w2, #0x2d
    4f30:	b.ne	4f18 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x80>  // b.any
    4f34:	ldrb	w2, [x0, #1]
    4f38:	cmp	w2, #0x4f
    4f3c:	b.ne	4f18 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x80>  // b.any
    4f40:	ldrb	w2, [x0, #2]
    4f44:	cmp	w2, #0x32
    4f48:	b.eq	4f88 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xf0>  // b.none
    4f4c:	b.hi	4f60 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xc8>  // b.pmore
    4f50:	cmp	w2, #0x30
    4f54:	b.ne	4f0c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x74>  // b.any
    4f58:	mov	w19, w6
    4f5c:	b	4f18 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x80>
    4f60:	cmp	w2, #0x33
    4f64:	b.ne	4f70 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xd8>  // b.any
    4f68:	mov	w19, w5
    4f6c:	b	4f18 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x80>
    4f70:	bl	0 <_ZN4llvm4errsEv>
    4f74:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    4f78:	add	x1, x1, #0x0
    4f7c:	bl	0 <_ZL14getFeaturesStrv>
    4f80:	mov	w0, #0x1                   	// #1
    4f84:	bl	0 <exit>
    4f88:	mov	w19, w7
    4f8c:	b	4f18 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x80>
    4f90:	mov	w19, #0x2                   	// #2
    4f94:	add	x20, sp, #0x58
    4f98:	mov	x8, x20
    4f9c:	mov	w1, w19
    4fa0:	mov	x0, x21
    4fa4:	bl	447c <_ZL7OptLLVMRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE>
    4fa8:	mov	w1, w19
    4fac:	mov	x0, x20
    4fb0:	bl	888 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE>
    4fb4:	mov	w1, #0x0                   	// #0
    4fb8:	mov	x0, x21
    4fbc:	bl	888 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE>
    4fc0:	mov	x2, #0x5d00                	// #23808
    4fc4:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    4fc8:	add	x1, x1, #0x0
    4fcc:	adrp	x0, 0 <_ZL14getFeaturesStrv>
    4fd0:	add	x0, x0, #0x0
    4fd4:	bl	0 <memcmp>
    4fd8:	cbnz	w0, 5000 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x168>
    4fdc:	ldr	x0, [sp, #88]
    4fe0:	add	x1, sp, #0x68
    4fe4:	cmp	x0, x1
    4fe8:	b.eq	4ff0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x158>  // b.none
    4fec:	bl	0 <_ZdlPv>
    4ff0:	ldp	x19, x20, [sp, #16]
    4ff4:	ldp	x21, x22, [sp, #32]
    4ff8:	ldp	x29, x30, [sp], #128
    4ffc:	ret
    5000:	add	x19, sp, #0x38
    5004:	add	x2, sp, #0x78
    5008:	adrp	x1, 0 <_ZL14getFeaturesStrv>
    500c:	add	x1, x1, #0x0
    5010:	mov	x0, x19
    5014:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
    5018:	mov	x0, x19
    501c:	bl	7a8 <_ZL12ErrorAndExitNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKbEN4llvm2cl3optIbLb0ENS4_6parserIbEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKbEN4llvm2cl3optIbLb0ENS4_6parserIbEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEE8CallbackMUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEE8CallbackMUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEE8CallbackMUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	b	8 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEE8CallbackMUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x8>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKiEN4llvm2cl3optIiLb0ENS4_6parserIiEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKiEN4llvm2cl3optIiLb0ENS4_6parserIiEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEE8CallbackMUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEE8CallbackMUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEE8CallbackMUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	b	8 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEE8CallbackMUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x8>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl3optIS5_Lb0ENSA_6parserIS5_EEE8CallbackMUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl3optIS5_Lb0ENSA_6parserIS5_EEE8CallbackMUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	b	8 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation+0x8>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl4listIS5_bNSA_6parserIS5_EEE8CallbackMUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl4listIS5_bNSA_6parserIS5_EEE8CallbackMUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	b	8 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEE8CallbackMUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation+0x8>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm5Reloc5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm5Reloc5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	b	8 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x8>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm11ThreadModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm11ThreadModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	b	8 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x8>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm9CodeModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm9CodeModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	b	8 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x8>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm17ExceptionHandlingEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm17ExceptionHandlingEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	b	8 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0x8>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm15CodeGenFileTypeEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm15CodeGenFileTypeEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	b	8 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0x8>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm12FramePointer2FPEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm12FramePointer2FPEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	b	8 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x8>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm10FPDenormal12DenormalModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm10FPDenormal12DenormalModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	b	8 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x8>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm8FloatABI7ABITypeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm8FloatABI7ABITypeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	b	8 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x8>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm10FPOpFusion14FPOpFusionModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm10FPOpFusion14FPOpFusionModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEE8CallbackMUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	b	8 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEE8CallbackMUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0x8>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKjEN4llvm2cl3optIjLb0ENS4_6parserIjEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKjEN4llvm2cl3optIjLb0ENS4_6parserIjEEE8CallbackMUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEE8CallbackMUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEE8CallbackMUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEE8CallbackMUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	b	8 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEE8CallbackMUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x8>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm4EABIEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm4EABIEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	b	8 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0x8>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm12DebuggerKindEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm12DebuggerKindEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEE8CallbackMUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.eq	10 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0x10>  // b.none
   8:	mov	w0, #0x0                   	// #0
   c:	ret
  10:	str	x1, [x0]
  14:	b	8 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEE8CallbackMUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0x8>

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w2, [x2, #8]
  18:	ldr	w0, [x1, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w2, [x2, #8]
  18:	ldr	w0, [x1, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w2, [x2, #8]
  18:	ldr	w0, [x1, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w2, [x2, #8]
  18:	ldr	w0, [x1, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w2, [x2, #8]
  18:	ldr	w0, [x1, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w2, [x2, #8]
  18:	ldr	w0, [x1, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w2, [x2, #8]
  18:	ldr	w0, [x1, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w2, [x2, #8]
  18:	ldr	w0, [x1, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w2, [x2, #8]
  18:	ldr	w0, [x1, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w2, [x2, #8]
  18:	ldr	w0, [x1, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x0, [x0, #168]
   4:	ldr	x0, [x0, #24]
   8:	cmp	x0, #0x0
   c:	cset	w0, eq  // eq = none
  10:	add	w0, w0, #0x2
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w1, [x0, #156]
   4:	cbz	w1, 10 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w1, [x0, #152]
   c:	str	w1, [x0, #136]
  10:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w2, [x2, #8]
  18:	ldr	w0, [x1, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE27getValueExpectedFlagDefaultEv>:
   0:	mov	w0, #0x2                   	// #2
   4:	ret

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16printOptionValueEmb>:
   0:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #9]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #9]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldrb	w2, [x2, #8]
  18:	ldrb	w0, [x1, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w2, [x2, #8]
  18:	ldr	w0, [x1, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x2, x0
   4:	ldrb	w0, [x1, #12]
   8:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE+0x24>
   c:	ldrb	w0, [x2, #12]
  10:	cbz	w0, 24 <_ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE+0x24>
  14:	ldr	w2, [x2, #8]
  18:	ldr	w0, [x1, #8]
  1c:	cmp	w2, w0
  20:	cset	w0, ne  // ne = any
  24:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	add	x2, x2, x2, lsl #1
  14:	ldr	x0, [x0, #16]
  18:	add	x0, x0, x2, lsl #4
  1c:	add	x0, x0, #0x20
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2, #16]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	add	x2, x2, x2, lsl #1
  14:	ldr	x0, [x0, #16]
  18:	add	x0, x0, x2, lsl #4
  1c:	add	x0, x0, #0x20
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2, #16]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	add	x2, x2, x2, lsl #1
  14:	ldr	x0, [x0, #16]
  18:	add	x0, x0, x2, lsl #4
  1c:	add	x0, x0, #0x20
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2, #16]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	add	x2, x2, x2, lsl #1
  14:	ldr	x0, [x0, #16]
  18:	add	x0, x0, x2, lsl #4
  1c:	add	x0, x0, #0x20
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2, #16]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	add	x2, x2, x2, lsl #1
  14:	ldr	x0, [x0, #16]
  18:	add	x0, x0, x2, lsl #4
  1c:	add	x0, x0, #0x20
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2, #16]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	add	x2, x2, x2, lsl #1
  14:	ldr	x0, [x0, #16]
  18:	add	x0, x0, x2, lsl #4
  1c:	add	x0, x0, #0x20
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2, #16]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	add	x2, x2, x2, lsl #1
  14:	ldr	x0, [x0, #16]
  18:	add	x0, x0, x2, lsl #4
  1c:	add	x0, x0, #0x20
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2, #16]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	add	x2, x2, x2, lsl #1
  14:	ldr	x0, [x0, #16]
  18:	add	x0, x0, x2, lsl #4
  1c:	add	x0, x0, #0x20
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2, #16]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	add	x2, x2, x2, lsl #1
  14:	ldr	x0, [x0, #16]
  18:	add	x0, x0, x2, lsl #4
  1c:	add	x0, x0, #0x20
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2, #16]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	add	x2, x2, x2, lsl #1
  14:	ldr	x0, [x0, #16]
  18:	add	x0, x0, x2, lsl #4
  1c:	add	x0, x0, #0x20
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2, #16]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	add	x2, x2, x2, lsl #1
  14:	ldr	x0, [x0, #16]
  18:	add	x0, x0, x2, lsl #4
  1c:	add	x0, x0, #0x20
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2, #16]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>:
   0:	ldr	w3, [x0, #24]
   4:	cmp	x3, w1, uxtw
   8:	b.ls	24 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj+0x24>  // b.plast
   c:	mov	w2, w1
  10:	ldr	x0, [x0, #16]
  14:	add	x2, x2, x2, lsl #1
  18:	add	x2, x0, x2, lsl #4
  1c:	ldp	x0, x1, [x2]
  20:	ret
  24:	stp	x29, x30, [sp, #-16]!
  28:	mov	x29, sp
  2c:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x99                  	// #153
  38:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>
  3c:	add	x1, x1, #0x0
  40:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #160]
  18:	ldr	x1, [x19, #168]
  1c:	cmp	x0, x1
  20:	b.eq	28 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x28>  // b.none
  24:	str	x0, [x19, #168]
  28:	ldr	x21, [x19, #136]
  2c:	ldr	x22, [x19, #144]
  30:	cmp	x21, x22
  34:	b.eq	68 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x68>  // b.none
  38:	mov	x20, x21
  3c:	b	50 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x50>
  40:	bl	0 <_ZdlPv>
  44:	add	x20, x20, #0x20
  48:	cmp	x22, x20
  4c:	b.eq	64 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x64>  // b.none
  50:	mov	x1, x20
  54:	ldr	x0, [x1], #16
  58:	cmp	x0, x1
  5c:	b.ne	40 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x40>  // b.any
  60:	b	44 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x44>
  64:	str	x21, [x19, #144]
  68:	ldp	x19, x20, [sp, #16]
  6c:	ldp	x21, x22, [sp, #32]
  70:	ldp	x29, x30, [sp], #48
  74:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	ldr	x0, [x0, #168]
  14:	ldr	x0, [x0, #24]
  18:	cbnz	x0, d4 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>
  1c:	stp	x21, x22, [sp, #32]
  20:	stp	x23, x24, [sp, #48]
  24:	mov	x19, x1
  28:	add	x23, x20, #0xa0
  2c:	ldr	x0, [x20, #160]
  30:	ldr	x1, [x0, #16]
  34:	mov	x0, x23
  38:	blr	x1
  3c:	mov	w22, w0
  40:	cbz	w0, 118 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x118>
  44:	stp	x25, x26, [sp, #64]
  48:	str	x27, [sp, #80]
  4c:	mov	w21, #0x0                   	// #0
  50:	add	x25, x19, #0x10
  54:	mov	x24, #0x10                  	// #16
  58:	ldr	x0, [x20, #160]
  5c:	ldr	x2, [x0, #24]
  60:	mov	w1, w21
  64:	mov	x0, x23
  68:	blr	x2
  6c:	mov	x27, x0
  70:	mov	x26, x1
  74:	ldr	w1, [x19, #8]
  78:	ldr	w0, [x19, #12]
  7c:	cmp	w1, w0
  80:	b.cs	e0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  84:	ldr	w2, [x19, #8]
  88:	ldr	x0, [x19]
  8c:	add	x2, x0, x2, lsl #4
  90:	str	x27, [x2]
  94:	str	x26, [x2, #8]
  98:	ldr	w1, [x19, #8]
  9c:	mov	w0, w1
  a0:	add	x0, x0, #0x1
  a4:	ldr	w2, [x19, #12]
  a8:	cmp	x0, x2
  ac:	b.hi	f8 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xf8>  // b.pmore
  b0:	add	w1, w1, #0x1
  b4:	str	w1, [x19, #8]
  b8:	add	w21, w21, #0x1
  bc:	cmp	w22, w21
  c0:	b.ne	58 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x58>  // b.any
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldp	x25, x26, [sp, #64]
  d0:	ldr	x27, [sp, #80]
  d4:	ldp	x19, x20, [sp, #16]
  d8:	ldp	x29, x30, [sp], #96
  dc:	ret
  e0:	mov	x3, x24
  e4:	mov	x2, #0x0                   	// #0
  e8:	mov	x1, x25
  ec:	mov	x0, x19
  f0:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  f4:	b	84 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x84>
  f8:	adrp	x3, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  fc:	add	x3, x3, #0x0
 100:	mov	w2, #0x43                  	// #67
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	add	x1, x1, #0x0
 10c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 110:	add	x0, x0, #0x0
 114:	bl	0 <__assert_fail>
 118:	ldp	x21, x22, [sp, #32]
 11c:	ldp	x23, x24, [sp, #48]
 120:	b	d4 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	b.ne	24 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x24>  // b.any
   c:	ldrb	w1, [x0, #156]
  10:	cbz	w1, 68 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x68>
  14:	ldr	w2, [x0, #136]
  18:	ldr	w1, [x0, #152]
  1c:	cmp	w2, w1
  20:	b.eq	68 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x68>  // b.none
  24:	stp	x29, x30, [sp, #-32]!
  28:	mov	x29, sp
  2c:	ldr	w2, [x0, #136]
  30:	adrp	x1, 0 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  34:	ldr	x1, [x1]
  38:	add	x1, x1, #0x10
  3c:	str	x1, [sp, #16]
  40:	mov	w1, #0x1                   	// #1
  44:	strb	w1, [sp, #28]
  48:	str	w2, [sp, #24]
  4c:	add	x3, x0, #0x90
  50:	add	x2, sp, #0x10
  54:	mov	x1, x0
  58:	add	x0, x0, #0xa0
  5c:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  60:	ldp	x29, x30, [sp], #32
  64:	ret
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	b.ne	24 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x24>  // b.any
   c:	ldrb	w1, [x0, #156]
  10:	cbz	w1, 68 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x68>
  14:	ldr	w2, [x0, #136]
  18:	ldr	w1, [x0, #152]
  1c:	cmp	w2, w1
  20:	b.eq	68 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x68>  // b.none
  24:	stp	x29, x30, [sp, #-32]!
  28:	mov	x29, sp
  2c:	ldr	w2, [x0, #136]
  30:	adrp	x1, 0 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  34:	ldr	x1, [x1]
  38:	add	x1, x1, #0x10
  3c:	str	x1, [sp, #16]
  40:	mov	w1, #0x1                   	// #1
  44:	strb	w1, [sp, #28]
  48:	str	w2, [sp, #24]
  4c:	add	x3, x0, #0x90
  50:	add	x2, sp, #0x10
  54:	mov	x1, x0
  58:	add	x0, x0, #0xa0
  5c:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  60:	ldp	x29, x30, [sp], #32
  64:	ret
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	b.ne	24 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x24>  // b.any
   c:	ldrb	w1, [x0, #156]
  10:	cbz	w1, 68 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x68>
  14:	ldr	w2, [x0, #136]
  18:	ldr	w1, [x0, #152]
  1c:	cmp	w2, w1
  20:	b.eq	68 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x68>  // b.none
  24:	stp	x29, x30, [sp, #-32]!
  28:	mov	x29, sp
  2c:	ldr	w2, [x0, #136]
  30:	adrp	x1, 0 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  34:	ldr	x1, [x1]
  38:	add	x1, x1, #0x10
  3c:	str	x1, [sp, #16]
  40:	mov	w1, #0x1                   	// #1
  44:	strb	w1, [sp, #28]
  48:	str	w2, [sp, #24]
  4c:	add	x3, x0, #0x90
  50:	add	x2, sp, #0x10
  54:	mov	x1, x0
  58:	add	x0, x0, #0xa0
  5c:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  60:	ldp	x29, x30, [sp], #32
  64:	ret
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	b.ne	24 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x24>  // b.any
   c:	ldrb	w1, [x0, #156]
  10:	cbz	w1, 68 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x68>
  14:	ldr	w2, [x0, #136]
  18:	ldr	w1, [x0, #152]
  1c:	cmp	w2, w1
  20:	b.eq	68 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x68>  // b.none
  24:	stp	x29, x30, [sp, #-32]!
  28:	mov	x29, sp
  2c:	ldr	w2, [x0, #136]
  30:	adrp	x1, 0 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  34:	ldr	x1, [x1]
  38:	add	x1, x1, #0x10
  3c:	str	x1, [sp, #16]
  40:	mov	w1, #0x1                   	// #1
  44:	strb	w1, [sp, #28]
  48:	str	w2, [sp, #24]
  4c:	add	x3, x0, #0x90
  50:	add	x2, sp, #0x10
  54:	mov	x1, x0
  58:	add	x0, x0, #0xa0
  5c:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  60:	ldp	x29, x30, [sp], #32
  64:	ret
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	b.ne	24 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x24>  // b.any
   c:	ldrb	w1, [x0, #156]
  10:	cbz	w1, 68 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x68>
  14:	ldr	w2, [x0, #136]
  18:	ldr	w1, [x0, #152]
  1c:	cmp	w2, w1
  20:	b.eq	68 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x68>  // b.none
  24:	stp	x29, x30, [sp, #-32]!
  28:	mov	x29, sp
  2c:	ldr	w2, [x0, #136]
  30:	adrp	x1, 0 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  34:	ldr	x1, [x1]
  38:	add	x1, x1, #0x10
  3c:	str	x1, [sp, #16]
  40:	mov	w1, #0x1                   	// #1
  44:	strb	w1, [sp, #28]
  48:	str	w2, [sp, #24]
  4c:	add	x3, x0, #0x90
  50:	add	x2, sp, #0x10
  54:	mov	x1, x0
  58:	add	x0, x0, #0xa0
  5c:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  60:	ldp	x29, x30, [sp], #32
  64:	ret
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	b.ne	24 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x24>  // b.any
   c:	ldrb	w1, [x0, #156]
  10:	cbz	w1, 68 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x68>
  14:	ldr	w2, [x0, #136]
  18:	ldr	w1, [x0, #152]
  1c:	cmp	w2, w1
  20:	b.eq	68 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x68>  // b.none
  24:	stp	x29, x30, [sp, #-32]!
  28:	mov	x29, sp
  2c:	ldr	w2, [x0, #136]
  30:	adrp	x1, 0 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  34:	ldr	x1, [x1]
  38:	add	x1, x1, #0x10
  3c:	str	x1, [sp, #16]
  40:	mov	w1, #0x1                   	// #1
  44:	strb	w1, [sp, #28]
  48:	str	w2, [sp, #24]
  4c:	add	x3, x0, #0x90
  50:	add	x2, sp, #0x10
  54:	mov	x1, x0
  58:	add	x0, x0, #0xa0
  5c:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  60:	ldp	x29, x30, [sp], #32
  64:	ret
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	b.ne	24 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x24>  // b.any
   c:	ldrb	w1, [x0, #156]
  10:	cbz	w1, 68 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x68>
  14:	ldr	w2, [x0, #136]
  18:	ldr	w1, [x0, #152]
  1c:	cmp	w2, w1
  20:	b.eq	68 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x68>  // b.none
  24:	stp	x29, x30, [sp, #-32]!
  28:	mov	x29, sp
  2c:	ldr	w2, [x0, #136]
  30:	adrp	x1, 0 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  34:	ldr	x1, [x1]
  38:	add	x1, x1, #0x10
  3c:	str	x1, [sp, #16]
  40:	mov	w1, #0x1                   	// #1
  44:	strb	w1, [sp, #28]
  48:	str	w2, [sp, #24]
  4c:	add	x3, x0, #0x90
  50:	add	x2, sp, #0x10
  54:	mov	x1, x0
  58:	add	x0, x0, #0xa0
  5c:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  60:	ldp	x29, x30, [sp], #32
  64:	ret
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	b.ne	24 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x24>  // b.any
   c:	ldrb	w1, [x0, #156]
  10:	cbz	w1, 68 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x68>
  14:	ldr	w2, [x0, #136]
  18:	ldr	w1, [x0, #152]
  1c:	cmp	w2, w1
  20:	b.eq	68 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x68>  // b.none
  24:	stp	x29, x30, [sp, #-32]!
  28:	mov	x29, sp
  2c:	ldr	w2, [x0, #136]
  30:	adrp	x1, 0 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  34:	ldr	x1, [x1]
  38:	add	x1, x1, #0x10
  3c:	str	x1, [sp, #16]
  40:	mov	w1, #0x1                   	// #1
  44:	strb	w1, [sp, #28]
  48:	str	w2, [sp, #24]
  4c:	add	x3, x0, #0x90
  50:	add	x2, sp, #0x10
  54:	mov	x1, x0
  58:	add	x0, x0, #0xa0
  5c:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  60:	ldp	x29, x30, [sp], #32
  64:	ret
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	b.ne	24 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x24>  // b.any
   c:	ldrb	w1, [x0, #156]
  10:	cbz	w1, 68 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x68>
  14:	ldr	w2, [x0, #136]
  18:	ldr	w1, [x0, #152]
  1c:	cmp	w2, w1
  20:	b.eq	68 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x68>  // b.none
  24:	stp	x29, x30, [sp, #-32]!
  28:	mov	x29, sp
  2c:	ldr	w2, [x0, #136]
  30:	adrp	x1, 0 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  34:	ldr	x1, [x1]
  38:	add	x1, x1, #0x10
  3c:	str	x1, [sp, #16]
  40:	mov	w1, #0x1                   	// #1
  44:	strb	w1, [sp, #28]
  48:	str	w2, [sp, #24]
  4c:	add	x3, x0, #0x90
  50:	add	x2, sp, #0x10
  54:	mov	x1, x0
  58:	add	x0, x0, #0xa0
  5c:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  60:	ldp	x29, x30, [sp], #32
  64:	ret
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	b.ne	24 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x24>  // b.any
   c:	ldrb	w1, [x0, #156]
  10:	cbz	w1, 68 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x68>
  14:	ldr	w2, [x0, #136]
  18:	ldr	w1, [x0, #152]
  1c:	cmp	w2, w1
  20:	b.eq	68 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x68>  // b.none
  24:	stp	x29, x30, [sp, #-32]!
  28:	mov	x29, sp
  2c:	ldr	w2, [x0, #136]
  30:	adrp	x1, 0 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  34:	ldr	x1, [x1]
  38:	add	x1, x1, #0x10
  3c:	str	x1, [sp, #16]
  40:	mov	w1, #0x1                   	// #1
  44:	strb	w1, [sp, #28]
  48:	str	w2, [sp, #24]
  4c:	add	x3, x0, #0x90
  50:	add	x2, sp, #0x10
  54:	mov	x1, x0
  58:	add	x0, x0, #0xa0
  5c:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  60:	ldp	x29, x30, [sp], #32
  64:	ret
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	mov	x4, x1
   4:	tst	w2, #0xff
   8:	b.ne	24 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x24>  // b.any
   c:	ldrb	w1, [x0, #156]
  10:	cbz	w1, 68 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x68>
  14:	ldr	w2, [x0, #136]
  18:	ldr	w1, [x0, #152]
  1c:	cmp	w2, w1
  20:	b.eq	68 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x68>  // b.none
  24:	stp	x29, x30, [sp, #-32]!
  28:	mov	x29, sp
  2c:	ldr	w2, [x0, #136]
  30:	adrp	x1, 0 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  34:	ldr	x1, [x1]
  38:	add	x1, x1, #0x10
  3c:	str	x1, [sp, #16]
  40:	mov	w1, #0x1                   	// #1
  44:	strb	w1, [sp, #28]
  48:	str	w2, [sp, #24]
  4c:	add	x3, x0, #0x90
  50:	add	x2, sp, #0x10
  54:	mov	x1, x0
  58:	add	x0, x0, #0xa0
  5c:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  60:	ldp	x29, x30, [sp], #32
  64:	ret
  68:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x2, x1
   c:	mov	x1, x0
  10:	add	x0, x0, #0xa0
  14:	bl	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x2, x1
   c:	mov	x1, x0
  10:	add	x0, x0, #0xa0
  14:	bl	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x2, x1
   c:	mov	x1, x0
  10:	add	x0, x0, #0xa0
  14:	bl	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x2, x1
   c:	mov	x1, x0
  10:	add	x0, x0, #0xa0
  14:	bl	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x2, x1
   c:	mov	x1, x0
  10:	add	x0, x0, #0xa0
  14:	bl	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x2, x1
   c:	mov	x1, x0
  10:	add	x0, x0, #0xa0
  14:	bl	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x2, x1
   c:	mov	x1, x0
  10:	add	x0, x0, #0xa0
  14:	bl	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x2, x1
   c:	mov	x1, x0
  10:	add	x0, x0, #0xa0
  14:	bl	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x2, x1
   c:	mov	x1, x0
  10:	add	x0, x0, #0xa0
  14:	bl	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x2, x1
   c:	mov	x1, x0
  10:	add	x0, x0, #0xa0
  14:	bl	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x2, x1
   c:	mov	x1, x0
  10:	add	x0, x0, #0xa0
  14:	bl	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x1, x0
   c:	add	x0, x0, #0xa0
  10:	bl	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>
  14:	ldp	x29, x30, [sp], #16
  18:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x1, x0
   c:	add	x0, x0, #0xa0
  10:	bl	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>
  14:	ldp	x29, x30, [sp], #16
  18:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x1, x0
   c:	add	x0, x0, #0xa0
  10:	bl	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>
  14:	ldp	x29, x30, [sp], #16
  18:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x1, x0
   c:	add	x0, x0, #0xa0
  10:	bl	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>
  14:	ldp	x29, x30, [sp], #16
  18:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x1, x0
   c:	add	x0, x0, #0xa0
  10:	bl	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>
  14:	ldp	x29, x30, [sp], #16
  18:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x1, x0
   c:	add	x0, x0, #0xa0
  10:	bl	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>
  14:	ldp	x29, x30, [sp], #16
  18:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x1, x0
   c:	add	x0, x0, #0xa0
  10:	bl	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>
  14:	ldp	x29, x30, [sp], #16
  18:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x1, x0
   c:	add	x0, x0, #0xa0
  10:	bl	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>
  14:	ldp	x29, x30, [sp], #16
  18:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x1, x0
   c:	add	x0, x0, #0xa0
  10:	bl	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>
  14:	ldp	x29, x30, [sp], #16
  18:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x1, x0
   c:	add	x0, x0, #0xa0
  10:	bl	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>
  14:	ldp	x29, x30, [sp], #16
  18:	ret

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x1, x0
   c:	add	x0, x0, #0xa0
  10:	bl	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>
  14:	ldp	x29, x30, [sp], #16
  18:	ret

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE15printOptionInfoEm>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x2, x1
   c:	mov	x1, x0
  10:	add	x0, x0, #0xb8
  14:	bl	0 <_ZNK4llvm2cl17basic_parser_impl15printOptionInfoERKNS0_6OptionEm>
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE14getOptionWidthEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x1, x0
   c:	add	x0, x0, #0xb8
  10:	bl	0 <_ZNK4llvm2cl17basic_parser_impl14getOptionWidthERKNS0_6OptionE>
  14:	ldp	x29, x30, [sp], #16
  18:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE>:
   0:	mov	x3, x0
   4:	ldrb	w0, [x1, #40]
   8:	cbz	w0, 5c <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x5c>
   c:	ldrb	w0, [x3, #40]
  10:	cbz	w0, 5c <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x5c>
  14:	ldr	x2, [x3, #16]
  18:	ldr	x4, [x1, #16]
  1c:	cmp	x2, x4
  20:	b.eq	30 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x30>  // b.none
  24:	mov	w0, #0x0                   	// #0
  28:	eor	w0, w0, #0x1
  2c:	ret
  30:	cbz	x2, 28 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x28>
  34:	stp	x29, x30, [sp, #-16]!
  38:	mov	x29, sp
  3c:	ldr	x1, [x1, #8]
  40:	ldr	x0, [x3, #8]
  44:	bl	0 <memcmp>
  48:	cmp	w0, #0x0
  4c:	cset	w0, eq  // eq = none
  50:	eor	w0, w0, #0x1
  54:	ldp	x29, x30, [sp], #16
  58:	ret
  5c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12DebuggerKindEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12DebuggerKindEED1Ev>:
   0:	mov	x1, x0
   4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEED1Ev>
   8:	ldr	x0, [x0]
   c:	add	x0, x0, #0x10
  10:	str	x0, [x1]
  14:	ldr	x2, [x1, #16]
  18:	ldr	w0, [x1, #24]
  1c:	add	x0, x0, x0, lsl #1
  20:	add	x0, x2, x0, lsl #4
  24:	cmp	x2, x0
  28:	b.eq	38 <_ZN4llvm2cl6parserINS_12DebuggerKindEED1Ev+0x38>  // b.none
  2c:	sub	x0, x0, #0x30
  30:	cmp	x2, x0
  34:	b.ne	2c <_ZN4llvm2cl6parserINS_12DebuggerKindEED1Ev+0x2c>  // b.any
  38:	ldr	x0, [x1, #16]
  3c:	add	x1, x1, #0x20
  40:	cmp	x0, x1
  44:	b.eq	5c <_ZN4llvm2cl6parserINS_12DebuggerKindEED1Ev+0x5c>  // b.none
  48:	stp	x29, x30, [sp, #-16]!
  4c:	mov	x29, sp
  50:	bl	0 <free>
  54:	ldp	x29, x30, [sp], #16
  58:	ret
  5c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_5Reloc5ModelEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED1Ev>:
   0:	mov	x1, x0
   4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED1Ev>
   8:	ldr	x0, [x0]
   c:	add	x0, x0, #0x10
  10:	str	x0, [x1]
  14:	ldr	x2, [x1, #16]
  18:	ldr	w0, [x1, #24]
  1c:	add	x0, x0, x0, lsl #1
  20:	add	x0, x2, x0, lsl #4
  24:	cmp	x2, x0
  28:	b.eq	38 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED1Ev+0x38>  // b.none
  2c:	sub	x0, x0, #0x30
  30:	cmp	x2, x0
  34:	b.ne	2c <_ZN4llvm2cl6parserINS_5Reloc5ModelEED1Ev+0x2c>  // b.any
  38:	ldr	x0, [x1, #16]
  3c:	add	x1, x1, #0x20
  40:	cmp	x0, x1
  44:	b.eq	5c <_ZN4llvm2cl6parserINS_5Reloc5ModelEED1Ev+0x5c>  // b.none
  48:	stp	x29, x30, [sp, #-16]!
  4c:	mov	x29, sp
  50:	bl	0 <free>
  54:	ldp	x29, x30, [sp], #16
  58:	ret
  5c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_11ThreadModel5ModelEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED1Ev>:
   0:	mov	x1, x0
   4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED1Ev>
   8:	ldr	x0, [x0]
   c:	add	x0, x0, #0x10
  10:	str	x0, [x1]
  14:	ldr	x2, [x1, #16]
  18:	ldr	w0, [x1, #24]
  1c:	add	x0, x0, x0, lsl #1
  20:	add	x0, x2, x0, lsl #4
  24:	cmp	x2, x0
  28:	b.eq	38 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED1Ev+0x38>  // b.none
  2c:	sub	x0, x0, #0x30
  30:	cmp	x2, x0
  34:	b.ne	2c <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED1Ev+0x2c>  // b.any
  38:	ldr	x0, [x1, #16]
  3c:	add	x1, x1, #0x20
  40:	cmp	x0, x1
  44:	b.eq	5c <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED1Ev+0x5c>  // b.none
  48:	stp	x29, x30, [sp, #-16]!
  4c:	mov	x29, sp
  50:	bl	0 <free>
  54:	ldp	x29, x30, [sp], #16
  58:	ret
  5c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_9CodeModel5ModelEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED1Ev>:
   0:	mov	x1, x0
   4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED1Ev>
   8:	ldr	x0, [x0]
   c:	add	x0, x0, #0x10
  10:	str	x0, [x1]
  14:	ldr	x2, [x1, #16]
  18:	ldr	w0, [x1, #24]
  1c:	add	x0, x0, x0, lsl #1
  20:	add	x0, x2, x0, lsl #4
  24:	cmp	x2, x0
  28:	b.eq	38 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED1Ev+0x38>  // b.none
  2c:	sub	x0, x0, #0x30
  30:	cmp	x2, x0
  34:	b.ne	2c <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED1Ev+0x2c>  // b.any
  38:	ldr	x0, [x1, #16]
  3c:	add	x1, x1, #0x20
  40:	cmp	x0, x1
  44:	b.eq	5c <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED1Ev+0x5c>  // b.none
  48:	stp	x29, x30, [sp, #-16]!
  4c:	mov	x29, sp
  50:	bl	0 <free>
  54:	ldp	x29, x30, [sp], #16
  58:	ret
  5c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_17ExceptionHandlingEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED1Ev>:
   0:	mov	x1, x0
   4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED1Ev>
   8:	ldr	x0, [x0]
   c:	add	x0, x0, #0x10
  10:	str	x0, [x1]
  14:	ldr	x2, [x1, #16]
  18:	ldr	w0, [x1, #24]
  1c:	add	x0, x0, x0, lsl #1
  20:	add	x0, x2, x0, lsl #4
  24:	cmp	x2, x0
  28:	b.eq	38 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED1Ev+0x38>  // b.none
  2c:	sub	x0, x0, #0x30
  30:	cmp	x2, x0
  34:	b.ne	2c <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED1Ev+0x2c>  // b.any
  38:	ldr	x0, [x1, #16]
  3c:	add	x1, x1, #0x20
  40:	cmp	x0, x1
  44:	b.eq	5c <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED1Ev+0x5c>  // b.none
  48:	stp	x29, x30, [sp, #-16]!
  4c:	mov	x29, sp
  50:	bl	0 <free>
  54:	ldp	x29, x30, [sp], #16
  58:	ret
  5c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_15CodeGenFileTypeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED1Ev>:
   0:	mov	x1, x0
   4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED1Ev>
   8:	ldr	x0, [x0]
   c:	add	x0, x0, #0x10
  10:	str	x0, [x1]
  14:	ldr	x2, [x1, #16]
  18:	ldr	w0, [x1, #24]
  1c:	add	x0, x0, x0, lsl #1
  20:	add	x0, x2, x0, lsl #4
  24:	cmp	x2, x0
  28:	b.eq	38 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED1Ev+0x38>  // b.none
  2c:	sub	x0, x0, #0x30
  30:	cmp	x2, x0
  34:	b.ne	2c <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED1Ev+0x2c>  // b.any
  38:	ldr	x0, [x1, #16]
  3c:	add	x1, x1, #0x20
  40:	cmp	x0, x1
  44:	b.eq	5c <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED1Ev+0x5c>  // b.none
  48:	stp	x29, x30, [sp, #-16]!
  4c:	mov	x29, sp
  50:	bl	0 <free>
  54:	ldp	x29, x30, [sp], #16
  58:	ret
  5c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12FramePointer2FPEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED1Ev>:
   0:	mov	x1, x0
   4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED1Ev>
   8:	ldr	x0, [x0]
   c:	add	x0, x0, #0x10
  10:	str	x0, [x1]
  14:	ldr	x2, [x1, #16]
  18:	ldr	w0, [x1, #24]
  1c:	add	x0, x0, x0, lsl #1
  20:	add	x0, x2, x0, lsl #4
  24:	cmp	x2, x0
  28:	b.eq	38 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED1Ev+0x38>  // b.none
  2c:	sub	x0, x0, #0x30
  30:	cmp	x2, x0
  34:	b.ne	2c <_ZN4llvm2cl6parserINS_12FramePointer2FPEED1Ev+0x2c>  // b.any
  38:	ldr	x0, [x1, #16]
  3c:	add	x1, x1, #0x20
  40:	cmp	x0, x1
  44:	b.eq	5c <_ZN4llvm2cl6parserINS_12FramePointer2FPEED1Ev+0x5c>  // b.none
  48:	stp	x29, x30, [sp, #-16]!
  4c:	mov	x29, sp
  50:	bl	0 <free>
  54:	ldp	x29, x30, [sp], #16
  58:	ret
  5c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED1Ev>:
   0:	mov	x1, x0
   4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED1Ev>
   8:	ldr	x0, [x0]
   c:	add	x0, x0, #0x10
  10:	str	x0, [x1]
  14:	ldr	x2, [x1, #16]
  18:	ldr	w0, [x1, #24]
  1c:	add	x0, x0, x0, lsl #1
  20:	add	x0, x2, x0, lsl #4
  24:	cmp	x2, x0
  28:	b.eq	38 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED1Ev+0x38>  // b.none
  2c:	sub	x0, x0, #0x30
  30:	cmp	x2, x0
  34:	b.ne	2c <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED1Ev+0x2c>  // b.any
  38:	ldr	x0, [x1, #16]
  3c:	add	x1, x1, #0x20
  40:	cmp	x0, x1
  44:	b.eq	5c <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED1Ev+0x5c>  // b.none
  48:	stp	x29, x30, [sp, #-16]!
  4c:	mov	x29, sp
  50:	bl	0 <free>
  54:	ldp	x29, x30, [sp], #16
  58:	ret
  5c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED1Ev>:
   0:	mov	x1, x0
   4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED1Ev>
   8:	ldr	x0, [x0]
   c:	add	x0, x0, #0x10
  10:	str	x0, [x1]
  14:	ldr	x2, [x1, #16]
  18:	ldr	w0, [x1, #24]
  1c:	add	x0, x0, x0, lsl #1
  20:	add	x0, x2, x0, lsl #4
  24:	cmp	x2, x0
  28:	b.eq	38 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED1Ev+0x38>  // b.none
  2c:	sub	x0, x0, #0x30
  30:	cmp	x2, x0
  34:	b.ne	2c <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED1Ev+0x2c>  // b.any
  38:	ldr	x0, [x1, #16]
  3c:	add	x1, x1, #0x20
  40:	cmp	x0, x1
  44:	b.eq	5c <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED1Ev+0x5c>  // b.none
  48:	stp	x29, x30, [sp, #-16]!
  4c:	mov	x29, sp
  50:	bl	0 <free>
  54:	ldp	x29, x30, [sp], #16
  58:	ret
  5c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED1Ev>:
   0:	mov	x1, x0
   4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED1Ev>
   8:	ldr	x0, [x0]
   c:	add	x0, x0, #0x10
  10:	str	x0, [x1]
  14:	ldr	x2, [x1, #16]
  18:	ldr	w0, [x1, #24]
  1c:	add	x0, x0, x0, lsl #1
  20:	add	x0, x2, x0, lsl #4
  24:	cmp	x2, x0
  28:	b.eq	38 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED1Ev+0x38>  // b.none
  2c:	sub	x0, x0, #0x30
  30:	cmp	x2, x0
  34:	b.ne	2c <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED1Ev+0x2c>  // b.any
  38:	ldr	x0, [x1, #16]
  3c:	add	x1, x1, #0x20
  40:	cmp	x0, x1
  44:	b.eq	5c <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED1Ev+0x5c>  // b.none
  48:	stp	x29, x30, [sp, #-16]!
  4c:	mov	x29, sp
  50:	bl	0 <free>
  54:	ldp	x29, x30, [sp], #16
  58:	ret
  5c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_4EABIEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_4EABIEED1Ev>:
   0:	mov	x1, x0
   4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_4EABIEED1Ev>
   8:	ldr	x0, [x0]
   c:	add	x0, x0, #0x10
  10:	str	x0, [x1]
  14:	ldr	x2, [x1, #16]
  18:	ldr	w0, [x1, #24]
  1c:	add	x0, x0, x0, lsl #1
  20:	add	x0, x2, x0, lsl #4
  24:	cmp	x2, x0
  28:	b.eq	38 <_ZN4llvm2cl6parserINS_4EABIEED1Ev+0x38>  // b.none
  2c:	sub	x0, x0, #0x30
  30:	cmp	x2, x0
  34:	b.ne	2c <_ZN4llvm2cl6parserINS_4EABIEED1Ev+0x2c>  // b.any
  38:	ldr	x0, [x1, #16]
  3c:	add	x1, x1, #0x20
  40:	cmp	x0, x1
  44:	b.eq	5c <_ZN4llvm2cl6parserINS_4EABIEED1Ev+0x5c>  // b.none
  48:	stp	x29, x30, [sp, #-16]!
  4c:	mov	x29, sp
  50:	bl	0 <free>
  54:	ldp	x29, x30, [sp], #16
  58:	ret
  5c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x0, [x19, #16]
  24:	ldr	w1, [x19, #24]
  28:	add	x1, x1, x1, lsl #1
  2c:	add	x1, x0, x1, lsl #4
  30:	cmp	x0, x1
  34:	b.eq	44 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev+0x44>  // b.none
  38:	sub	x1, x1, #0x30
  3c:	cmp	x0, x1
  40:	b.ne	38 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev+0x38>  // b.any
  44:	ldr	x0, [x19, #16]
  48:	add	x1, x19, #0x20
  4c:	cmp	x0, x1
  50:	b.eq	58 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev+0x58>  // b.none
  54:	bl	0 <free>
  58:	mov	x1, #0x1a0                 	// #416
  5c:	mov	x0, x19
  60:	bl	0 <_ZdlPvm>
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x0, [x19, #16]
  24:	ldr	w1, [x19, #24]
  28:	add	x1, x1, x1, lsl #1
  2c:	add	x1, x0, x1, lsl #4
  30:	cmp	x0, x1
  34:	b.eq	44 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev+0x44>  // b.none
  38:	sub	x1, x1, #0x30
  3c:	cmp	x0, x1
  40:	b.ne	38 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev+0x38>  // b.any
  44:	ldr	x0, [x19, #16]
  48:	add	x1, x19, #0x20
  4c:	cmp	x0, x1
  50:	b.eq	58 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev+0x58>  // b.none
  54:	bl	0 <free>
  58:	mov	x1, #0x1a0                 	// #416
  5c:	mov	x0, x19
  60:	bl	0 <_ZdlPvm>
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x0, [x19, #16]
  24:	ldr	w1, [x19, #24]
  28:	add	x1, x1, x1, lsl #1
  2c:	add	x1, x0, x1, lsl #4
  30:	cmp	x0, x1
  34:	b.eq	44 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev+0x44>  // b.none
  38:	sub	x1, x1, #0x30
  3c:	cmp	x0, x1
  40:	b.ne	38 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev+0x38>  // b.any
  44:	ldr	x0, [x19, #16]
  48:	add	x1, x19, #0x20
  4c:	cmp	x0, x1
  50:	b.eq	58 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev+0x58>  // b.none
  54:	bl	0 <free>
  58:	mov	x1, #0x1a0                 	// #416
  5c:	mov	x0, x19
  60:	bl	0 <_ZdlPvm>
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x0, [x19, #16]
  24:	ldr	w1, [x19, #24]
  28:	add	x1, x1, x1, lsl #1
  2c:	add	x1, x0, x1, lsl #4
  30:	cmp	x0, x1
  34:	b.eq	44 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev+0x44>  // b.none
  38:	sub	x1, x1, #0x30
  3c:	cmp	x0, x1
  40:	b.ne	38 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev+0x38>  // b.any
  44:	ldr	x0, [x19, #16]
  48:	add	x1, x19, #0x20
  4c:	cmp	x0, x1
  50:	b.eq	58 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev+0x58>  // b.none
  54:	bl	0 <free>
  58:	mov	x1, #0x1a0                 	// #416
  5c:	mov	x0, x19
  60:	bl	0 <_ZdlPvm>
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x0, [x19, #16]
  24:	ldr	w1, [x19, #24]
  28:	add	x1, x1, x1, lsl #1
  2c:	add	x1, x0, x1, lsl #4
  30:	cmp	x0, x1
  34:	b.eq	44 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev+0x44>  // b.none
  38:	sub	x1, x1, #0x30
  3c:	cmp	x0, x1
  40:	b.ne	38 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev+0x38>  // b.any
  44:	ldr	x0, [x19, #16]
  48:	add	x1, x19, #0x20
  4c:	cmp	x0, x1
  50:	b.eq	58 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev+0x58>  // b.none
  54:	bl	0 <free>
  58:	mov	x1, #0x1a0                 	// #416
  5c:	mov	x0, x19
  60:	bl	0 <_ZdlPvm>
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x0, [x19, #16]
  24:	ldr	w1, [x19, #24]
  28:	add	x1, x1, x1, lsl #1
  2c:	add	x1, x0, x1, lsl #4
  30:	cmp	x0, x1
  34:	b.eq	44 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev+0x44>  // b.none
  38:	sub	x1, x1, #0x30
  3c:	cmp	x0, x1
  40:	b.ne	38 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev+0x38>  // b.any
  44:	ldr	x0, [x19, #16]
  48:	add	x1, x19, #0x20
  4c:	cmp	x0, x1
  50:	b.eq	58 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev+0x58>  // b.none
  54:	bl	0 <free>
  58:	mov	x1, #0x1a0                 	// #416
  5c:	mov	x0, x19
  60:	bl	0 <_ZdlPvm>
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_4EABIEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_4EABIEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_4EABIEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x0, [x19, #16]
  24:	ldr	w1, [x19, #24]
  28:	add	x1, x1, x1, lsl #1
  2c:	add	x1, x0, x1, lsl #4
  30:	cmp	x0, x1
  34:	b.eq	44 <_ZN4llvm2cl6parserINS_4EABIEED0Ev+0x44>  // b.none
  38:	sub	x1, x1, #0x30
  3c:	cmp	x0, x1
  40:	b.ne	38 <_ZN4llvm2cl6parserINS_4EABIEED0Ev+0x38>  // b.any
  44:	ldr	x0, [x19, #16]
  48:	add	x1, x19, #0x20
  4c:	cmp	x0, x1
  50:	b.eq	58 <_ZN4llvm2cl6parserINS_4EABIEED0Ev+0x58>  // b.none
  54:	bl	0 <free>
  58:	mov	x1, #0x1a0                 	// #416
  5c:	mov	x0, x19
  60:	bl	0 <_ZdlPvm>
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x0, [x19, #16]
  24:	ldr	w1, [x19, #24]
  28:	add	x1, x1, x1, lsl #1
  2c:	add	x1, x0, x1, lsl #4
  30:	cmp	x0, x1
  34:	b.eq	44 <_ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev+0x44>  // b.none
  38:	sub	x1, x1, #0x30
  3c:	cmp	x0, x1
  40:	b.ne	38 <_ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev+0x38>  // b.any
  44:	ldr	x0, [x19, #16]
  48:	add	x1, x19, #0x20
  4c:	cmp	x0, x1
  50:	b.eq	58 <_ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev+0x58>  // b.none
  54:	bl	0 <free>
  58:	mov	x1, #0x1a0                 	// #416
  5c:	mov	x0, x19
  60:	bl	0 <_ZdlPvm>
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x0, [x19, #16]
  24:	ldr	w1, [x19, #24]
  28:	add	x1, x1, x1, lsl #1
  2c:	add	x1, x0, x1, lsl #4
  30:	cmp	x0, x1
  34:	b.eq	44 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev+0x44>  // b.none
  38:	sub	x1, x1, #0x30
  3c:	cmp	x0, x1
  40:	b.ne	38 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev+0x38>  // b.any
  44:	ldr	x0, [x19, #16]
  48:	add	x1, x19, #0x20
  4c:	cmp	x0, x1
  50:	b.eq	58 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev+0x58>  // b.none
  54:	bl	0 <free>
  58:	mov	x1, #0x1a0                 	// #416
  5c:	mov	x0, x19
  60:	bl	0 <_ZdlPvm>
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x0, [x19, #16]
  24:	ldr	w1, [x19, #24]
  28:	add	x1, x1, x1, lsl #1
  2c:	add	x1, x0, x1, lsl #4
  30:	cmp	x0, x1
  34:	b.eq	44 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev+0x44>  // b.none
  38:	sub	x1, x1, #0x30
  3c:	cmp	x0, x1
  40:	b.ne	38 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev+0x38>  // b.any
  44:	ldr	x0, [x19, #16]
  48:	add	x1, x19, #0x20
  4c:	cmp	x0, x1
  50:	b.eq	58 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev+0x58>  // b.none
  54:	bl	0 <free>
  58:	mov	x1, #0x1a0                 	// #416
  5c:	mov	x0, x19
  60:	bl	0 <_ZdlPvm>
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x0, [x19, #16]
  24:	ldr	w1, [x19, #24]
  28:	add	x1, x1, x1, lsl #1
  2c:	add	x1, x0, x1, lsl #4
  30:	cmp	x0, x1
  34:	b.eq	44 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev+0x44>  // b.none
  38:	sub	x1, x1, #0x30
  3c:	cmp	x0, x1
  40:	b.ne	38 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev+0x38>  // b.any
  44:	ldr	x0, [x19, #16]
  48:	add	x1, x19, #0x20
  4c:	cmp	x0, x1
  50:	b.eq	58 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev+0x58>  // b.none
  54:	bl	0 <free>
  58:	mov	x1, #0x1a0                 	// #416
  5c:	mov	x0, x19
  60:	bl	0 <_ZdlPvm>
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x1, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev>
  1c:	ldr	x0, [x0]
  20:	add	x0, x0, #0x10
  24:	str	x0, [x1], #192
  28:	ldr	x3, [x1, #16]
  2c:	cbz	x3, 3c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x3c>
  30:	mov	x0, x1
  34:	mov	w2, #0x3                   	// #3
  38:	blr	x3
  3c:	ldr	x0, [x19, #160]
  40:	cbz	x0, 48 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x48>
  44:	bl	0 <_ZdlPv>
  48:	ldr	x20, [x19, #136]
  4c:	ldr	x21, [x19, #144]
  50:	cmp	x20, x21
  54:	b.ne	ac <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0xac>  // b.any
  58:	ldr	x0, [x19, #136]
  5c:	cbz	x0, 64 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x64>
  60:	bl	0 <_ZdlPv>
  64:	ldr	x0, [x19, #104]
  68:	ldr	x1, [x19, #96]
  6c:	cmp	x0, x1
  70:	b.eq	78 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x78>  // b.none
  74:	bl	0 <free>
  78:	ldr	x0, [x19, #64]
  7c:	add	x19, x19, #0x50
  80:	cmp	x0, x19
  84:	b.eq	8c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x8c>  // b.none
  88:	bl	0 <free>
  8c:	ldp	x19, x20, [sp, #16]
  90:	ldr	x21, [sp, #32]
  94:	ldp	x29, x30, [sp], #48
  98:	ret
  9c:	bl	0 <_ZdlPv>
  a0:	add	x20, x20, #0x20
  a4:	cmp	x21, x20
  a8:	b.eq	58 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x58>  // b.none
  ac:	mov	x1, x20
  b0:	ldr	x0, [x1], #16
  b4:	cmp	x0, x1
  b8:	b.ne	9c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0x9c>  // b.any
  bc:	b	a0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED1Ev+0xa0>

Disassembly of section .text._ZN4llvm2cl5aliasD2Ev:

0000000000000000 <_ZN4llvm2cl5aliasD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #104]
  14:	ldr	x1, [x19, #96]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl5aliasD1Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	ldr	x0, [x19, #64]
  28:	add	x19, x19, #0x50
  2c:	cmp	x0, x19
  30:	b.eq	38 <_ZN4llvm2cl5aliasD1Ev+0x38>  // b.none
  34:	bl	0 <free>
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x1, x0
  18:	adrp	x0, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev>
  1c:	ldr	x0, [x0]
  20:	add	x0, x0, #0x10
  24:	str	x0, [x1], #192
  28:	ldr	x3, [x1, #16]
  2c:	cbz	x3, 3c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x3c>
  30:	mov	x0, x1
  34:	mov	w2, #0x3                   	// #3
  38:	blr	x3
  3c:	ldr	x0, [x19, #160]
  40:	cbz	x0, 48 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x48>
  44:	bl	0 <_ZdlPv>
  48:	ldr	x20, [x19, #136]
  4c:	ldr	x21, [x19, #144]
  50:	cmp	x20, x21
  54:	b.ne	b8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0xb8>  // b.any
  58:	ldr	x0, [x19, #136]
  5c:	cbz	x0, 64 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x64>
  60:	bl	0 <_ZdlPv>
  64:	ldr	x0, [x19, #104]
  68:	ldr	x1, [x19, #96]
  6c:	cmp	x0, x1
  70:	b.eq	78 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x78>  // b.none
  74:	bl	0 <free>
  78:	ldr	x0, [x19, #64]
  7c:	add	x1, x19, #0x50
  80:	cmp	x0, x1
  84:	b.eq	8c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x8c>  // b.none
  88:	bl	0 <free>
  8c:	mov	x1, #0xe0                  	// #224
  90:	mov	x0, x19
  94:	bl	0 <_ZdlPvm>
  98:	ldp	x19, x20, [sp, #16]
  9c:	ldr	x21, [sp, #32]
  a0:	ldp	x29, x30, [sp], #48
  a4:	ret
  a8:	bl	0 <_ZdlPv>
  ac:	add	x20, x20, #0x20
  b0:	cmp	x21, x20
  b4:	b.eq	58 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x58>  // b.none
  b8:	mov	x1, x20
  bc:	ldr	x0, [x1], #16
  c0:	cmp	x0, x1
  c4:	b.ne	a8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0xa8>  // b.any
  c8:	b	ac <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0xac>

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x1, x19, #0x50
  9c:	cmp	x0, x1
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	mov	x1, #0x260                 	// #608
  ac:	mov	x0, x19
  b0:	bl	0 <_ZdlPvm>
  b4:	ldr	x19, [sp, #16]
  b8:	ldp	x29, x30, [sp], #32
  bc:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x1, x19, #0x50
  9c:	cmp	x0, x1
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	mov	x1, #0x260                 	// #608
  ac:	mov	x0, x19
  b0:	bl	0 <_ZdlPvm>
  b4:	ldr	x19, [sp, #16]
  b8:	ldp	x29, x30, [sp], #32
  bc:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x1, x19, #0x50
  9c:	cmp	x0, x1
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	mov	x1, #0x260                 	// #608
  ac:	mov	x0, x19
  b0:	bl	0 <_ZdlPvm>
  b4:	ldr	x19, [sp, #16]
  b8:	ldp	x29, x30, [sp], #32
  bc:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x1, x19, #0x50
  9c:	cmp	x0, x1
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	mov	x1, #0x260                 	// #608
  ac:	mov	x0, x19
  b0:	bl	0 <_ZdlPvm>
  b4:	ldr	x19, [sp, #16]
  b8:	ldp	x29, x30, [sp], #32
  bc:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x1, x19, #0x50
  9c:	cmp	x0, x1
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	mov	x1, #0x260                 	// #608
  ac:	mov	x0, x19
  b0:	bl	0 <_ZdlPvm>
  b4:	ldr	x19, [sp, #16]
  b8:	ldp	x29, x30, [sp], #32
  bc:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x1, x19, #0x50
  9c:	cmp	x0, x1
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	mov	x1, #0x260                 	// #608
  ac:	mov	x0, x19
  b0:	bl	0 <_ZdlPvm>
  b4:	ldr	x19, [sp, #16]
  b8:	ldp	x29, x30, [sp], #32
  bc:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x1, x19, #0x50
  9c:	cmp	x0, x1
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	mov	x1, #0x260                 	// #608
  ac:	mov	x0, x19
  b0:	bl	0 <_ZdlPvm>
  b4:	ldr	x19, [sp, #16]
  b8:	ldp	x29, x30, [sp], #32
  bc:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x1, x19, #0x50
  9c:	cmp	x0, x1
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	mov	x1, #0x260                 	// #608
  ac:	mov	x0, x19
  b0:	bl	0 <_ZdlPvm>
  b4:	ldr	x19, [sp, #16]
  b8:	ldp	x29, x30, [sp], #32
  bc:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x1, x19, #0x50
  9c:	cmp	x0, x1
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	mov	x1, #0x260                 	// #608
  ac:	mov	x0, x19
  b0:	bl	0 <_ZdlPvm>
  b4:	ldr	x19, [sp, #16]
  b8:	ldp	x29, x30, [sp], #32
  bc:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x1, x19, #0x50
  9c:	cmp	x0, x1
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	mov	x1, #0x260                 	// #608
  ac:	mov	x0, x19
  b0:	bl	0 <_ZdlPvm>
  b4:	ldr	x19, [sp, #16]
  b8:	ldp	x29, x30, [sp], #32
  bc:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x1, x19, #0x50
  9c:	cmp	x0, x1
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	mov	x1, #0x260                 	// #608
  ac:	mov	x0, x19
  b0:	bl	0 <_ZdlPvm>
  b4:	ldr	x19, [sp, #16]
  b8:	ldp	x29, x30, [sp], #32
  bc:	ret

Disassembly of section .text._ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED2Ev:

0000000000000000 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x1, x0
  14:	adrp	x0, 0 <_ZTVN4llvm2cl3optIjLb0ENS0_6parserIjEEEE>
  18:	ldr	x0, [x0]
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x1], #168
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #104]
  3c:	ldr	x1, [x19, #96]
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldr	x0, [x19, #64]
  50:	add	x19, x19, #0x50
  54:	cmp	x0, x19
  58:	b.eq	60 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED1Ev+0x60>  // b.none
  5c:	bl	0 <free>
  60:	ldr	x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED2Ev:

0000000000000000 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x1, x0
  14:	adrp	x0, 0 <_ZTVN4llvm2cl3optIiLb0ENS0_6parserIiEEEE>
  18:	ldr	x0, [x0]
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x1], #168
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #104]
  3c:	ldr	x1, [x19, #96]
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldr	x0, [x19, #64]
  50:	add	x19, x19, #0x50
  54:	cmp	x0, x19
  58:	b.eq	60 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED1Ev+0x60>  // b.none
  5c:	bl	0 <free>
  60:	ldr	x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED2Ev:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x1, x0
  14:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  18:	ldr	x0, [x0]
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x1], #168
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #104]
  3c:	ldr	x1, [x19, #96]
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED1Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldr	x0, [x19, #64]
  50:	add	x19, x19, #0x50
  54:	cmp	x0, x19
  58:	b.eq	60 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED1Ev+0x60>  // b.none
  5c:	bl	0 <free>
  60:	ldr	x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x1, x0
  14:	adrp	x0, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
  18:	ldr	x0, [x0]
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x1], #224
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #168]
  48:	ldr	x0, [x19, #176]
  4c:	add	x1, x19, #0xc0
  50:	cmp	x0, x1
  54:	b.eq	5c <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev+0x5c>  // b.none
  58:	bl	0 <_ZdlPv>
  5c:	ldr	x0, [x19, #136]
  60:	add	x1, x19, #0x98
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev+0x70>  // b.none
  6c:	bl	0 <_ZdlPv>
  70:	ldr	x0, [x19, #104]
  74:	ldr	x1, [x19, #96]
  78:	cmp	x0, x1
  7c:	b.eq	84 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev+0x84>  // b.none
  80:	bl	0 <free>
  84:	ldr	x0, [x19, #64]
  88:	add	x19, x19, #0x50
  8c:	cmp	x0, x19
  90:	b.eq	98 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED1Ev+0x98>  // b.none
  94:	bl	0 <free>
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #32
  a0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x19, x19, #0x50
  9c:	cmp	x0, x19
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED1Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	ldr	x19, [sp, #16]
  ac:	ldp	x29, x30, [sp], #32
  b0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x19, x19, #0x50
  9c:	cmp	x0, x19
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED1Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	ldr	x19, [sp, #16]
  ac:	ldp	x29, x30, [sp], #32
  b0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x19, x19, #0x50
  9c:	cmp	x0, x19
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	ldr	x19, [sp, #16]
  ac:	ldp	x29, x30, [sp], #32
  b0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x19, x19, #0x50
  9c:	cmp	x0, x19
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED1Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	ldr	x19, [sp, #16]
  ac:	ldp	x29, x30, [sp], #32
  b0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x19, x19, #0x50
  9c:	cmp	x0, x19
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED1Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	ldr	x19, [sp, #16]
  ac:	ldp	x29, x30, [sp], #32
  b0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x19, x19, #0x50
  9c:	cmp	x0, x19
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED1Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	ldr	x19, [sp, #16]
  ac:	ldp	x29, x30, [sp], #32
  b0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x19, x19, #0x50
  9c:	cmp	x0, x19
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED1Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	ldr	x19, [sp, #16]
  ac:	ldp	x29, x30, [sp], #32
  b0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x19, x19, #0x50
  9c:	cmp	x0, x19
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED1Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	ldr	x19, [sp, #16]
  ac:	ldp	x29, x30, [sp], #32
  b0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x19, x19, #0x50
  9c:	cmp	x0, x19
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED1Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	ldr	x19, [sp, #16]
  ac:	ldp	x29, x30, [sp], #32
  b0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x19, x19, #0x50
  9c:	cmp	x0, x19
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED1Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	ldr	x19, [sp, #16]
  ac:	ldp	x29, x30, [sp], #32
  b0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev>
  14:	ldr	x0, [x0]
  18:	add	x0, x0, #0x10
  1c:	str	x0, [x19]
  20:	ldr	x3, [x19, #592]
  24:	cbz	x3, 38 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #160]
  48:	ldr	x1, [x19, #176]
  4c:	ldr	w0, [x19, #184]
  50:	add	x0, x0, x0, lsl #1
  54:	add	x0, x1, x0, lsl #4
  58:	cmp	x1, x0
  5c:	b.eq	6c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x6c>  // b.none
  60:	sub	x0, x0, #0x30
  64:	cmp	x1, x0
  68:	b.ne	60 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x60>  // b.any
  6c:	ldr	x0, [x19, #176]
  70:	add	x1, x19, #0xc0
  74:	cmp	x0, x1
  78:	b.eq	80 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x80>  // b.none
  7c:	bl	0 <free>
  80:	ldr	x0, [x19, #104]
  84:	ldr	x1, [x19, #96]
  88:	cmp	x0, x1
  8c:	b.eq	94 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0x94>  // b.none
  90:	bl	0 <free>
  94:	ldr	x0, [x19, #64]
  98:	add	x19, x19, #0x50
  9c:	cmp	x0, x19
  a0:	b.eq	a8 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED1Ev+0xa8>  // b.none
  a4:	bl	0 <free>
  a8:	ldr	x19, [sp, #16]
  ac:	ldp	x29, x30, [sp], #32
  b0:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	ldr	x0, [x0, #168]
  14:	ldr	x0, [x0, #24]
  18:	cbnz	x0, d4 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>
  1c:	stp	x21, x22, [sp, #32]
  20:	stp	x23, x24, [sp, #48]
  24:	mov	x19, x1
  28:	add	x23, x20, #0xa0
  2c:	ldr	x0, [x20, #160]
  30:	ldr	x1, [x0, #16]
  34:	mov	x0, x23
  38:	blr	x1
  3c:	mov	w22, w0
  40:	cbz	w0, 118 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x118>
  44:	stp	x25, x26, [sp, #64]
  48:	str	x27, [sp, #80]
  4c:	mov	w21, #0x0                   	// #0
  50:	add	x25, x19, #0x10
  54:	mov	x24, #0x10                  	// #16
  58:	ldr	x0, [x20, #160]
  5c:	ldr	x2, [x0, #24]
  60:	mov	w1, w21
  64:	mov	x0, x23
  68:	blr	x2
  6c:	mov	x27, x0
  70:	mov	x26, x1
  74:	ldr	w1, [x19, #8]
  78:	ldr	w0, [x19, #12]
  7c:	cmp	w1, w0
  80:	b.cs	e0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  84:	ldr	w2, [x19, #8]
  88:	ldr	x0, [x19]
  8c:	add	x2, x0, x2, lsl #4
  90:	str	x27, [x2]
  94:	str	x26, [x2, #8]
  98:	ldr	w1, [x19, #8]
  9c:	mov	w0, w1
  a0:	add	x0, x0, #0x1
  a4:	ldr	w2, [x19, #12]
  a8:	cmp	x0, x2
  ac:	b.hi	f8 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xf8>  // b.pmore
  b0:	add	w1, w1, #0x1
  b4:	str	w1, [x19, #8]
  b8:	add	w21, w21, #0x1
  bc:	cmp	w22, w21
  c0:	b.ne	58 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x58>  // b.any
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldp	x25, x26, [sp, #64]
  d0:	ldr	x27, [sp, #80]
  d4:	ldp	x19, x20, [sp, #16]
  d8:	ldp	x29, x30, [sp], #96
  dc:	ret
  e0:	mov	x3, x24
  e4:	mov	x2, #0x0                   	// #0
  e8:	mov	x1, x25
  ec:	mov	x0, x19
  f0:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  f4:	b	84 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x84>
  f8:	adrp	x3, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  fc:	add	x3, x3, #0x0
 100:	mov	w2, #0x43                  	// #67
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	add	x1, x1, #0x0
 10c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 110:	add	x0, x0, #0x0
 114:	bl	0 <__assert_fail>
 118:	ldp	x21, x22, [sp, #32]
 11c:	ldp	x23, x24, [sp, #48]
 120:	b	d4 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	ldr	x0, [x0, #168]
  14:	ldr	x0, [x0, #24]
  18:	cbnz	x0, d4 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>
  1c:	stp	x21, x22, [sp, #32]
  20:	stp	x23, x24, [sp, #48]
  24:	mov	x19, x1
  28:	add	x23, x20, #0xa0
  2c:	ldr	x0, [x20, #160]
  30:	ldr	x1, [x0, #16]
  34:	mov	x0, x23
  38:	blr	x1
  3c:	mov	w22, w0
  40:	cbz	w0, 118 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x118>
  44:	stp	x25, x26, [sp, #64]
  48:	str	x27, [sp, #80]
  4c:	mov	w21, #0x0                   	// #0
  50:	add	x25, x19, #0x10
  54:	mov	x24, #0x10                  	// #16
  58:	ldr	x0, [x20, #160]
  5c:	ldr	x2, [x0, #24]
  60:	mov	w1, w21
  64:	mov	x0, x23
  68:	blr	x2
  6c:	mov	x27, x0
  70:	mov	x26, x1
  74:	ldr	w1, [x19, #8]
  78:	ldr	w0, [x19, #12]
  7c:	cmp	w1, w0
  80:	b.cs	e0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  84:	ldr	w2, [x19, #8]
  88:	ldr	x0, [x19]
  8c:	add	x2, x0, x2, lsl #4
  90:	str	x27, [x2]
  94:	str	x26, [x2, #8]
  98:	ldr	w1, [x19, #8]
  9c:	mov	w0, w1
  a0:	add	x0, x0, #0x1
  a4:	ldr	w2, [x19, #12]
  a8:	cmp	x0, x2
  ac:	b.hi	f8 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xf8>  // b.pmore
  b0:	add	w1, w1, #0x1
  b4:	str	w1, [x19, #8]
  b8:	add	w21, w21, #0x1
  bc:	cmp	w22, w21
  c0:	b.ne	58 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x58>  // b.any
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldp	x25, x26, [sp, #64]
  d0:	ldr	x27, [sp, #80]
  d4:	ldp	x19, x20, [sp, #16]
  d8:	ldp	x29, x30, [sp], #96
  dc:	ret
  e0:	mov	x3, x24
  e4:	mov	x2, #0x0                   	// #0
  e8:	mov	x1, x25
  ec:	mov	x0, x19
  f0:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  f4:	b	84 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x84>
  f8:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  fc:	add	x3, x3, #0x0
 100:	mov	w2, #0x43                  	// #67
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	add	x1, x1, #0x0
 10c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 110:	add	x0, x0, #0x0
 114:	bl	0 <__assert_fail>
 118:	ldp	x21, x22, [sp, #32]
 11c:	ldp	x23, x24, [sp, #48]
 120:	b	d4 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	ldr	x0, [x0, #168]
  14:	ldr	x0, [x0, #24]
  18:	cbnz	x0, d4 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>
  1c:	stp	x21, x22, [sp, #32]
  20:	stp	x23, x24, [sp, #48]
  24:	mov	x19, x1
  28:	add	x23, x20, #0xa0
  2c:	ldr	x0, [x20, #160]
  30:	ldr	x1, [x0, #16]
  34:	mov	x0, x23
  38:	blr	x1
  3c:	mov	w22, w0
  40:	cbz	w0, 118 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x118>
  44:	stp	x25, x26, [sp, #64]
  48:	str	x27, [sp, #80]
  4c:	mov	w21, #0x0                   	// #0
  50:	add	x25, x19, #0x10
  54:	mov	x24, #0x10                  	// #16
  58:	ldr	x0, [x20, #160]
  5c:	ldr	x2, [x0, #24]
  60:	mov	w1, w21
  64:	mov	x0, x23
  68:	blr	x2
  6c:	mov	x27, x0
  70:	mov	x26, x1
  74:	ldr	w1, [x19, #8]
  78:	ldr	w0, [x19, #12]
  7c:	cmp	w1, w0
  80:	b.cs	e0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  84:	ldr	w2, [x19, #8]
  88:	ldr	x0, [x19]
  8c:	add	x2, x0, x2, lsl #4
  90:	str	x27, [x2]
  94:	str	x26, [x2, #8]
  98:	ldr	w1, [x19, #8]
  9c:	mov	w0, w1
  a0:	add	x0, x0, #0x1
  a4:	ldr	w2, [x19, #12]
  a8:	cmp	x0, x2
  ac:	b.hi	f8 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xf8>  // b.pmore
  b0:	add	w1, w1, #0x1
  b4:	str	w1, [x19, #8]
  b8:	add	w21, w21, #0x1
  bc:	cmp	w22, w21
  c0:	b.ne	58 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x58>  // b.any
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldp	x25, x26, [sp, #64]
  d0:	ldr	x27, [sp, #80]
  d4:	ldp	x19, x20, [sp, #16]
  d8:	ldp	x29, x30, [sp], #96
  dc:	ret
  e0:	mov	x3, x24
  e4:	mov	x2, #0x0                   	// #0
  e8:	mov	x1, x25
  ec:	mov	x0, x19
  f0:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  f4:	b	84 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x84>
  f8:	adrp	x3, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  fc:	add	x3, x3, #0x0
 100:	mov	w2, #0x43                  	// #67
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	add	x1, x1, #0x0
 10c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 110:	add	x0, x0, #0x0
 114:	bl	0 <__assert_fail>
 118:	ldp	x21, x22, [sp, #32]
 11c:	ldp	x23, x24, [sp, #48]
 120:	b	d4 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	ldr	x0, [x0, #168]
  14:	ldr	x0, [x0, #24]
  18:	cbnz	x0, d4 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>
  1c:	stp	x21, x22, [sp, #32]
  20:	stp	x23, x24, [sp, #48]
  24:	mov	x19, x1
  28:	add	x23, x20, #0xa0
  2c:	ldr	x0, [x20, #160]
  30:	ldr	x1, [x0, #16]
  34:	mov	x0, x23
  38:	blr	x1
  3c:	mov	w22, w0
  40:	cbz	w0, 118 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x118>
  44:	stp	x25, x26, [sp, #64]
  48:	str	x27, [sp, #80]
  4c:	mov	w21, #0x0                   	// #0
  50:	add	x25, x19, #0x10
  54:	mov	x24, #0x10                  	// #16
  58:	ldr	x0, [x20, #160]
  5c:	ldr	x2, [x0, #24]
  60:	mov	w1, w21
  64:	mov	x0, x23
  68:	blr	x2
  6c:	mov	x27, x0
  70:	mov	x26, x1
  74:	ldr	w1, [x19, #8]
  78:	ldr	w0, [x19, #12]
  7c:	cmp	w1, w0
  80:	b.cs	e0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  84:	ldr	w2, [x19, #8]
  88:	ldr	x0, [x19]
  8c:	add	x2, x0, x2, lsl #4
  90:	str	x27, [x2]
  94:	str	x26, [x2, #8]
  98:	ldr	w1, [x19, #8]
  9c:	mov	w0, w1
  a0:	add	x0, x0, #0x1
  a4:	ldr	w2, [x19, #12]
  a8:	cmp	x0, x2
  ac:	b.hi	f8 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xf8>  // b.pmore
  b0:	add	w1, w1, #0x1
  b4:	str	w1, [x19, #8]
  b8:	add	w21, w21, #0x1
  bc:	cmp	w22, w21
  c0:	b.ne	58 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x58>  // b.any
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldp	x25, x26, [sp, #64]
  d0:	ldr	x27, [sp, #80]
  d4:	ldp	x19, x20, [sp, #16]
  d8:	ldp	x29, x30, [sp], #96
  dc:	ret
  e0:	mov	x3, x24
  e4:	mov	x2, #0x0                   	// #0
  e8:	mov	x1, x25
  ec:	mov	x0, x19
  f0:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  f4:	b	84 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x84>
  f8:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  fc:	add	x3, x3, #0x0
 100:	mov	w2, #0x43                  	// #67
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	add	x1, x1, #0x0
 10c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 110:	add	x0, x0, #0x0
 114:	bl	0 <__assert_fail>
 118:	ldp	x21, x22, [sp, #32]
 11c:	ldp	x23, x24, [sp, #48]
 120:	b	d4 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	ldr	x0, [x0, #168]
  14:	ldr	x0, [x0, #24]
  18:	cbnz	x0, d4 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>
  1c:	stp	x21, x22, [sp, #32]
  20:	stp	x23, x24, [sp, #48]
  24:	mov	x19, x1
  28:	add	x23, x20, #0xa0
  2c:	ldr	x0, [x20, #160]
  30:	ldr	x1, [x0, #16]
  34:	mov	x0, x23
  38:	blr	x1
  3c:	mov	w22, w0
  40:	cbz	w0, 118 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x118>
  44:	stp	x25, x26, [sp, #64]
  48:	str	x27, [sp, #80]
  4c:	mov	w21, #0x0                   	// #0
  50:	add	x25, x19, #0x10
  54:	mov	x24, #0x10                  	// #16
  58:	ldr	x0, [x20, #160]
  5c:	ldr	x2, [x0, #24]
  60:	mov	w1, w21
  64:	mov	x0, x23
  68:	blr	x2
  6c:	mov	x27, x0
  70:	mov	x26, x1
  74:	ldr	w1, [x19, #8]
  78:	ldr	w0, [x19, #12]
  7c:	cmp	w1, w0
  80:	b.cs	e0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  84:	ldr	w2, [x19, #8]
  88:	ldr	x0, [x19]
  8c:	add	x2, x0, x2, lsl #4
  90:	str	x27, [x2]
  94:	str	x26, [x2, #8]
  98:	ldr	w1, [x19, #8]
  9c:	mov	w0, w1
  a0:	add	x0, x0, #0x1
  a4:	ldr	w2, [x19, #12]
  a8:	cmp	x0, x2
  ac:	b.hi	f8 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xf8>  // b.pmore
  b0:	add	w1, w1, #0x1
  b4:	str	w1, [x19, #8]
  b8:	add	w21, w21, #0x1
  bc:	cmp	w22, w21
  c0:	b.ne	58 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x58>  // b.any
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldp	x25, x26, [sp, #64]
  d0:	ldr	x27, [sp, #80]
  d4:	ldp	x19, x20, [sp, #16]
  d8:	ldp	x29, x30, [sp], #96
  dc:	ret
  e0:	mov	x3, x24
  e4:	mov	x2, #0x0                   	// #0
  e8:	mov	x1, x25
  ec:	mov	x0, x19
  f0:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  f4:	b	84 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x84>
  f8:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  fc:	add	x3, x3, #0x0
 100:	mov	w2, #0x43                  	// #67
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	add	x1, x1, #0x0
 10c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 110:	add	x0, x0, #0x0
 114:	bl	0 <__assert_fail>
 118:	ldp	x21, x22, [sp, #32]
 11c:	ldp	x23, x24, [sp, #48]
 120:	b	d4 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	ldr	x0, [x0, #168]
  14:	ldr	x0, [x0, #24]
  18:	cbnz	x0, d4 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>
  1c:	stp	x21, x22, [sp, #32]
  20:	stp	x23, x24, [sp, #48]
  24:	mov	x19, x1
  28:	add	x23, x20, #0xa0
  2c:	ldr	x0, [x20, #160]
  30:	ldr	x1, [x0, #16]
  34:	mov	x0, x23
  38:	blr	x1
  3c:	mov	w22, w0
  40:	cbz	w0, 118 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x118>
  44:	stp	x25, x26, [sp, #64]
  48:	str	x27, [sp, #80]
  4c:	mov	w21, #0x0                   	// #0
  50:	add	x25, x19, #0x10
  54:	mov	x24, #0x10                  	// #16
  58:	ldr	x0, [x20, #160]
  5c:	ldr	x2, [x0, #24]
  60:	mov	w1, w21
  64:	mov	x0, x23
  68:	blr	x2
  6c:	mov	x27, x0
  70:	mov	x26, x1
  74:	ldr	w1, [x19, #8]
  78:	ldr	w0, [x19, #12]
  7c:	cmp	w1, w0
  80:	b.cs	e0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  84:	ldr	w2, [x19, #8]
  88:	ldr	x0, [x19]
  8c:	add	x2, x0, x2, lsl #4
  90:	str	x27, [x2]
  94:	str	x26, [x2, #8]
  98:	ldr	w1, [x19, #8]
  9c:	mov	w0, w1
  a0:	add	x0, x0, #0x1
  a4:	ldr	w2, [x19, #12]
  a8:	cmp	x0, x2
  ac:	b.hi	f8 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xf8>  // b.pmore
  b0:	add	w1, w1, #0x1
  b4:	str	w1, [x19, #8]
  b8:	add	w21, w21, #0x1
  bc:	cmp	w22, w21
  c0:	b.ne	58 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x58>  // b.any
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldp	x25, x26, [sp, #64]
  d0:	ldr	x27, [sp, #80]
  d4:	ldp	x19, x20, [sp, #16]
  d8:	ldp	x29, x30, [sp], #96
  dc:	ret
  e0:	mov	x3, x24
  e4:	mov	x2, #0x0                   	// #0
  e8:	mov	x1, x25
  ec:	mov	x0, x19
  f0:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  f4:	b	84 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x84>
  f8:	adrp	x3, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  fc:	add	x3, x3, #0x0
 100:	mov	w2, #0x43                  	// #67
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	add	x1, x1, #0x0
 10c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 110:	add	x0, x0, #0x0
 114:	bl	0 <__assert_fail>
 118:	ldp	x21, x22, [sp, #32]
 11c:	ldp	x23, x24, [sp, #48]
 120:	b	d4 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	ldr	x0, [x0, #168]
  14:	ldr	x0, [x0, #24]
  18:	cbnz	x0, d4 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>
  1c:	stp	x21, x22, [sp, #32]
  20:	stp	x23, x24, [sp, #48]
  24:	mov	x19, x1
  28:	add	x23, x20, #0xa0
  2c:	ldr	x0, [x20, #160]
  30:	ldr	x1, [x0, #16]
  34:	mov	x0, x23
  38:	blr	x1
  3c:	mov	w22, w0
  40:	cbz	w0, 118 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x118>
  44:	stp	x25, x26, [sp, #64]
  48:	str	x27, [sp, #80]
  4c:	mov	w21, #0x0                   	// #0
  50:	add	x25, x19, #0x10
  54:	mov	x24, #0x10                  	// #16
  58:	ldr	x0, [x20, #160]
  5c:	ldr	x2, [x0, #24]
  60:	mov	w1, w21
  64:	mov	x0, x23
  68:	blr	x2
  6c:	mov	x27, x0
  70:	mov	x26, x1
  74:	ldr	w1, [x19, #8]
  78:	ldr	w0, [x19, #12]
  7c:	cmp	w1, w0
  80:	b.cs	e0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  84:	ldr	w2, [x19, #8]
  88:	ldr	x0, [x19]
  8c:	add	x2, x0, x2, lsl #4
  90:	str	x27, [x2]
  94:	str	x26, [x2, #8]
  98:	ldr	w1, [x19, #8]
  9c:	mov	w0, w1
  a0:	add	x0, x0, #0x1
  a4:	ldr	w2, [x19, #12]
  a8:	cmp	x0, x2
  ac:	b.hi	f8 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xf8>  // b.pmore
  b0:	add	w1, w1, #0x1
  b4:	str	w1, [x19, #8]
  b8:	add	w21, w21, #0x1
  bc:	cmp	w22, w21
  c0:	b.ne	58 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x58>  // b.any
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldp	x25, x26, [sp, #64]
  d0:	ldr	x27, [sp, #80]
  d4:	ldp	x19, x20, [sp, #16]
  d8:	ldp	x29, x30, [sp], #96
  dc:	ret
  e0:	mov	x3, x24
  e4:	mov	x2, #0x0                   	// #0
  e8:	mov	x1, x25
  ec:	mov	x0, x19
  f0:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  f4:	b	84 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x84>
  f8:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  fc:	add	x3, x3, #0x0
 100:	mov	w2, #0x43                  	// #67
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	add	x1, x1, #0x0
 10c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 110:	add	x0, x0, #0x0
 114:	bl	0 <__assert_fail>
 118:	ldp	x21, x22, [sp, #32]
 11c:	ldp	x23, x24, [sp, #48]
 120:	b	d4 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	ldr	x0, [x0, #168]
  14:	ldr	x0, [x0, #24]
  18:	cbnz	x0, d4 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>
  1c:	stp	x21, x22, [sp, #32]
  20:	stp	x23, x24, [sp, #48]
  24:	mov	x19, x1
  28:	add	x23, x20, #0xa0
  2c:	ldr	x0, [x20, #160]
  30:	ldr	x1, [x0, #16]
  34:	mov	x0, x23
  38:	blr	x1
  3c:	mov	w22, w0
  40:	cbz	w0, 118 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x118>
  44:	stp	x25, x26, [sp, #64]
  48:	str	x27, [sp, #80]
  4c:	mov	w21, #0x0                   	// #0
  50:	add	x25, x19, #0x10
  54:	mov	x24, #0x10                  	// #16
  58:	ldr	x0, [x20, #160]
  5c:	ldr	x2, [x0, #24]
  60:	mov	w1, w21
  64:	mov	x0, x23
  68:	blr	x2
  6c:	mov	x27, x0
  70:	mov	x26, x1
  74:	ldr	w1, [x19, #8]
  78:	ldr	w0, [x19, #12]
  7c:	cmp	w1, w0
  80:	b.cs	e0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  84:	ldr	w2, [x19, #8]
  88:	ldr	x0, [x19]
  8c:	add	x2, x0, x2, lsl #4
  90:	str	x27, [x2]
  94:	str	x26, [x2, #8]
  98:	ldr	w1, [x19, #8]
  9c:	mov	w0, w1
  a0:	add	x0, x0, #0x1
  a4:	ldr	w2, [x19, #12]
  a8:	cmp	x0, x2
  ac:	b.hi	f8 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xf8>  // b.pmore
  b0:	add	w1, w1, #0x1
  b4:	str	w1, [x19, #8]
  b8:	add	w21, w21, #0x1
  bc:	cmp	w22, w21
  c0:	b.ne	58 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x58>  // b.any
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldp	x25, x26, [sp, #64]
  d0:	ldr	x27, [sp, #80]
  d4:	ldp	x19, x20, [sp, #16]
  d8:	ldp	x29, x30, [sp], #96
  dc:	ret
  e0:	mov	x3, x24
  e4:	mov	x2, #0x0                   	// #0
  e8:	mov	x1, x25
  ec:	mov	x0, x19
  f0:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  f4:	b	84 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x84>
  f8:	adrp	x3, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  fc:	add	x3, x3, #0x0
 100:	mov	w2, #0x43                  	// #67
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	add	x1, x1, #0x0
 10c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 110:	add	x0, x0, #0x0
 114:	bl	0 <__assert_fail>
 118:	ldp	x21, x22, [sp, #32]
 11c:	ldp	x23, x24, [sp, #48]
 120:	b	d4 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	ldr	x0, [x0, #168]
  14:	ldr	x0, [x0, #24]
  18:	cbnz	x0, d4 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>
  1c:	stp	x21, x22, [sp, #32]
  20:	stp	x23, x24, [sp, #48]
  24:	mov	x19, x1
  28:	add	x23, x20, #0xa0
  2c:	ldr	x0, [x20, #160]
  30:	ldr	x1, [x0, #16]
  34:	mov	x0, x23
  38:	blr	x1
  3c:	mov	w22, w0
  40:	cbz	w0, 118 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x118>
  44:	stp	x25, x26, [sp, #64]
  48:	str	x27, [sp, #80]
  4c:	mov	w21, #0x0                   	// #0
  50:	add	x25, x19, #0x10
  54:	mov	x24, #0x10                  	// #16
  58:	ldr	x0, [x20, #160]
  5c:	ldr	x2, [x0, #24]
  60:	mov	w1, w21
  64:	mov	x0, x23
  68:	blr	x2
  6c:	mov	x27, x0
  70:	mov	x26, x1
  74:	ldr	w1, [x19, #8]
  78:	ldr	w0, [x19, #12]
  7c:	cmp	w1, w0
  80:	b.cs	e0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  84:	ldr	w2, [x19, #8]
  88:	ldr	x0, [x19]
  8c:	add	x2, x0, x2, lsl #4
  90:	str	x27, [x2]
  94:	str	x26, [x2, #8]
  98:	ldr	w1, [x19, #8]
  9c:	mov	w0, w1
  a0:	add	x0, x0, #0x1
  a4:	ldr	w2, [x19, #12]
  a8:	cmp	x0, x2
  ac:	b.hi	f8 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xf8>  // b.pmore
  b0:	add	w1, w1, #0x1
  b4:	str	w1, [x19, #8]
  b8:	add	w21, w21, #0x1
  bc:	cmp	w22, w21
  c0:	b.ne	58 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x58>  // b.any
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldp	x25, x26, [sp, #64]
  d0:	ldr	x27, [sp, #80]
  d4:	ldp	x19, x20, [sp, #16]
  d8:	ldp	x29, x30, [sp], #96
  dc:	ret
  e0:	mov	x3, x24
  e4:	mov	x2, #0x0                   	// #0
  e8:	mov	x1, x25
  ec:	mov	x0, x19
  f0:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  f4:	b	84 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x84>
  f8:	adrp	x3, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  fc:	add	x3, x3, #0x0
 100:	mov	w2, #0x43                  	// #67
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	add	x1, x1, #0x0
 10c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 110:	add	x0, x0, #0x0
 114:	bl	0 <__assert_fail>
 118:	ldp	x21, x22, [sp, #32]
 11c:	ldp	x23, x24, [sp, #48]
 120:	b	d4 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	ldr	x0, [x0, #168]
  14:	ldr	x0, [x0, #24]
  18:	cbnz	x0, d4 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>
  1c:	stp	x21, x22, [sp, #32]
  20:	stp	x23, x24, [sp, #48]
  24:	mov	x19, x1
  28:	add	x23, x20, #0xa0
  2c:	ldr	x0, [x20, #160]
  30:	ldr	x1, [x0, #16]
  34:	mov	x0, x23
  38:	blr	x1
  3c:	mov	w22, w0
  40:	cbz	w0, 118 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x118>
  44:	stp	x25, x26, [sp, #64]
  48:	str	x27, [sp, #80]
  4c:	mov	w21, #0x0                   	// #0
  50:	add	x25, x19, #0x10
  54:	mov	x24, #0x10                  	// #16
  58:	ldr	x0, [x20, #160]
  5c:	ldr	x2, [x0, #24]
  60:	mov	w1, w21
  64:	mov	x0, x23
  68:	blr	x2
  6c:	mov	x27, x0
  70:	mov	x26, x1
  74:	ldr	w1, [x19, #8]
  78:	ldr	w0, [x19, #12]
  7c:	cmp	w1, w0
  80:	b.cs	e0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xe0>  // b.hs, b.nlast
  84:	ldr	w2, [x19, #8]
  88:	ldr	x0, [x19]
  8c:	add	x2, x0, x2, lsl #4
  90:	str	x27, [x2]
  94:	str	x26, [x2, #8]
  98:	ldr	w1, [x19, #8]
  9c:	mov	w0, w1
  a0:	add	x0, x0, #0x1
  a4:	ldr	w2, [x19, #12]
  a8:	cmp	x0, x2
  ac:	b.hi	f8 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xf8>  // b.pmore
  b0:	add	w1, w1, #0x1
  b4:	str	w1, [x19, #8]
  b8:	add	w21, w21, #0x1
  bc:	cmp	w22, w21
  c0:	b.ne	58 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x58>  // b.any
  c4:	ldp	x21, x22, [sp, #32]
  c8:	ldp	x23, x24, [sp, #48]
  cc:	ldp	x25, x26, [sp, #64]
  d0:	ldr	x27, [sp, #80]
  d4:	ldp	x19, x20, [sp, #16]
  d8:	ldp	x29, x30, [sp], #96
  dc:	ret
  e0:	mov	x3, x24
  e4:	mov	x2, #0x0                   	// #0
  e8:	mov	x1, x25
  ec:	mov	x0, x19
  f0:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  f4:	b	84 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x84>
  f8:	adrp	x3, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  fc:	add	x3, x3, #0x0
 100:	mov	w2, #0x43                  	// #67
 104:	adrp	x1, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 108:	add	x1, x1, #0x0
 10c:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
 110:	add	x0, x0, #0x0
 114:	bl	0 <__assert_fail>
 118:	ldp	x21, x22, [sp, #32]
 11c:	ldp	x23, x24, [sp, #48]
 120:	b	d4 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0xd4>

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x23, x24, [sp, #48]
  10:	mov	x19, x0
  14:	mov	w23, w1
  18:	str	wzr, [sp, #108]
  1c:	ldr	x0, [x0, #168]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, 54 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x54>
  28:	str	x4, [sp, #88]
  2c:	str	x5, [sp, #96]
  30:	ldr	w24, [x19, #184]
  34:	cbz	x24, 104 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x104>
  38:	stp	x21, x22, [sp, #32]
  3c:	stp	x25, x26, [sp, #64]
  40:	ldr	x26, [sp, #88]
  44:	ldr	x22, [sp, #96]
  48:	ldr	x20, [x19, #176]
  4c:	mov	x21, #0x0                   	// #0
  50:	b	84 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x84>
  54:	str	x2, [sp, #88]
  58:	str	x3, [sp, #96]
  5c:	b	30 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x30>
  60:	mov	x2, x22
  64:	mov	x1, x26
  68:	ldr	x0, [x20]
  6c:	bl	0 <memcmp>
  70:	cbz	w0, 98 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x98>
  74:	add	x21, x21, #0x1
  78:	cmp	x24, x21
  7c:	b.eq	fc <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xfc>  // b.none
  80:	add	x20, x20, #0x30
  84:	mov	x25, x20
  88:	ldr	x0, [x20, #8]
  8c:	cmp	x0, x22
  90:	b.ne	74 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x74>  // b.any
  94:	cbnz	x22, 60 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x60>
  98:	ldrb	w0, [x25, #44]
  9c:	cbz	w0, dc <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xdc>
  a0:	ldr	w0, [x25, #40]
  a4:	str	w0, [sp, #108]
  a8:	ldp	x21, x22, [sp, #32]
  ac:	ldp	x25, x26, [sp, #64]
  b0:	ldr	w0, [sp, #108]
  b4:	str	w0, [x19, #136]
  b8:	strh	w23, [x19, #12]
  bc:	ldr	x0, [x19, #592]
  c0:	cbz	x0, 17c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x17c>
  c4:	add	x0, x19, #0x240
  c8:	ldr	x2, [x0, #24]
  cc:	add	x1, sp, #0x6c
  d0:	blr	x2
  d4:	mov	w0, #0x0                   	// #0
  d8:	b	16c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x16c>
  dc:	adrp	x3, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  e0:	add	x3, x3, #0x0
  e4:	mov	w2, #0x23a                 	// #570
  e8:	adrp	x1, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  ec:	add	x1, x1, #0x0
  f0:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  f4:	add	x0, x0, #0x0
  f8:	bl	0 <__assert_fail>
  fc:	ldp	x21, x22, [sp, #32]
 100:	ldp	x25, x26, [sp, #64]
 104:	mov	w1, #0x3                   	// #3
 108:	strb	w1, [sp, #128]
 10c:	mov	w0, #0x5                   	// #5
 110:	strb	w0, [sp, #129]
 114:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 118:	add	x0, x0, #0x0
 11c:	str	x0, [sp, #112]
 120:	add	x0, sp, #0x58
 124:	str	x0, [sp, #120]
 128:	add	x0, sp, #0x70
 12c:	str	x0, [sp, #136]
 130:	adrp	x0, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 134:	add	x0, x0, #0x0
 138:	str	x0, [sp, #144]
 13c:	mov	w0, #0x2                   	// #2
 140:	strb	w0, [sp, #152]
 144:	strb	w1, [sp, #153]
 148:	bl	0 <_ZN4llvm4errsEv>
 14c:	mov	x4, x0
 150:	mov	x2, #0x0                   	// #0
 154:	mov	x3, #0x0                   	// #0
 158:	add	x1, sp, #0x88
 15c:	mov	x0, x19
 160:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 164:	ands	w0, w0, #0xff
 168:	b.eq	b0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xb0>  // b.none
 16c:	ldp	x19, x20, [sp, #16]
 170:	ldp	x23, x24, [sp, #48]
 174:	ldp	x29, x30, [sp], #160
 178:	ret
 17c:	stp	x21, x22, [sp, #32]
 180:	stp	x25, x26, [sp, #64]
 184:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x23, x24, [sp, #48]
  10:	mov	x19, x0
  14:	mov	w23, w1
  18:	str	wzr, [sp, #108]
  1c:	ldr	x0, [x0, #168]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, 54 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x54>
  28:	str	x4, [sp, #88]
  2c:	str	x5, [sp, #96]
  30:	ldr	w24, [x19, #184]
  34:	cbz	x24, 104 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x104>
  38:	stp	x21, x22, [sp, #32]
  3c:	stp	x25, x26, [sp, #64]
  40:	ldr	x26, [sp, #88]
  44:	ldr	x22, [sp, #96]
  48:	ldr	x20, [x19, #176]
  4c:	mov	x21, #0x0                   	// #0
  50:	b	84 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x84>
  54:	str	x2, [sp, #88]
  58:	str	x3, [sp, #96]
  5c:	b	30 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x30>
  60:	mov	x2, x22
  64:	mov	x1, x26
  68:	ldr	x0, [x20]
  6c:	bl	0 <memcmp>
  70:	cbz	w0, 98 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x98>
  74:	add	x21, x21, #0x1
  78:	cmp	x24, x21
  7c:	b.eq	fc <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xfc>  // b.none
  80:	add	x20, x20, #0x30
  84:	mov	x25, x20
  88:	ldr	x0, [x20, #8]
  8c:	cmp	x0, x22
  90:	b.ne	74 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x74>  // b.any
  94:	cbnz	x22, 60 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x60>
  98:	ldrb	w0, [x25, #44]
  9c:	cbz	w0, dc <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xdc>
  a0:	ldr	w0, [x25, #40]
  a4:	str	w0, [sp, #108]
  a8:	ldp	x21, x22, [sp, #32]
  ac:	ldp	x25, x26, [sp, #64]
  b0:	ldr	w0, [sp, #108]
  b4:	str	w0, [x19, #136]
  b8:	strh	w23, [x19, #12]
  bc:	ldr	x0, [x19, #592]
  c0:	cbz	x0, 17c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x17c>
  c4:	add	x0, x19, #0x240
  c8:	ldr	x2, [x0, #24]
  cc:	add	x1, sp, #0x6c
  d0:	blr	x2
  d4:	mov	w0, #0x0                   	// #0
  d8:	b	16c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x16c>
  dc:	adrp	x3, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  e0:	add	x3, x3, #0x0
  e4:	mov	w2, #0x23a                 	// #570
  e8:	adrp	x1, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  ec:	add	x1, x1, #0x0
  f0:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f4:	add	x0, x0, #0x0
  f8:	bl	0 <__assert_fail>
  fc:	ldp	x21, x22, [sp, #32]
 100:	ldp	x25, x26, [sp, #64]
 104:	mov	w1, #0x3                   	// #3
 108:	strb	w1, [sp, #128]
 10c:	mov	w0, #0x5                   	// #5
 110:	strb	w0, [sp, #129]
 114:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 118:	add	x0, x0, #0x0
 11c:	str	x0, [sp, #112]
 120:	add	x0, sp, #0x58
 124:	str	x0, [sp, #120]
 128:	add	x0, sp, #0x70
 12c:	str	x0, [sp, #136]
 130:	adrp	x0, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 134:	add	x0, x0, #0x0
 138:	str	x0, [sp, #144]
 13c:	mov	w0, #0x2                   	// #2
 140:	strb	w0, [sp, #152]
 144:	strb	w1, [sp, #153]
 148:	bl	0 <_ZN4llvm4errsEv>
 14c:	mov	x4, x0
 150:	mov	x2, #0x0                   	// #0
 154:	mov	x3, #0x0                   	// #0
 158:	add	x1, sp, #0x88
 15c:	mov	x0, x19
 160:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 164:	ands	w0, w0, #0xff
 168:	b.eq	b0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xb0>  // b.none
 16c:	ldp	x19, x20, [sp, #16]
 170:	ldp	x23, x24, [sp, #48]
 174:	ldp	x29, x30, [sp], #160
 178:	ret
 17c:	stp	x21, x22, [sp, #32]
 180:	stp	x25, x26, [sp, #64]
 184:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x23, x24, [sp, #48]
  10:	mov	x19, x0
  14:	mov	w23, w1
  18:	str	wzr, [sp, #108]
  1c:	ldr	x0, [x0, #168]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, 54 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x54>
  28:	str	x4, [sp, #88]
  2c:	str	x5, [sp, #96]
  30:	ldr	w24, [x19, #184]
  34:	cbz	x24, 104 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x104>
  38:	stp	x21, x22, [sp, #32]
  3c:	stp	x25, x26, [sp, #64]
  40:	ldr	x26, [sp, #88]
  44:	ldr	x22, [sp, #96]
  48:	ldr	x20, [x19, #176]
  4c:	mov	x21, #0x0                   	// #0
  50:	b	84 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x84>
  54:	str	x2, [sp, #88]
  58:	str	x3, [sp, #96]
  5c:	b	30 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x30>
  60:	mov	x2, x22
  64:	mov	x1, x26
  68:	ldr	x0, [x20]
  6c:	bl	0 <memcmp>
  70:	cbz	w0, 98 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x98>
  74:	add	x21, x21, #0x1
  78:	cmp	x24, x21
  7c:	b.eq	fc <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xfc>  // b.none
  80:	add	x20, x20, #0x30
  84:	mov	x25, x20
  88:	ldr	x0, [x20, #8]
  8c:	cmp	x0, x22
  90:	b.ne	74 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x74>  // b.any
  94:	cbnz	x22, 60 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x60>
  98:	ldrb	w0, [x25, #44]
  9c:	cbz	w0, dc <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xdc>
  a0:	ldr	w0, [x25, #40]
  a4:	str	w0, [sp, #108]
  a8:	ldp	x21, x22, [sp, #32]
  ac:	ldp	x25, x26, [sp, #64]
  b0:	ldr	w0, [sp, #108]
  b4:	str	w0, [x19, #136]
  b8:	strh	w23, [x19, #12]
  bc:	ldr	x0, [x19, #592]
  c0:	cbz	x0, 17c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x17c>
  c4:	add	x0, x19, #0x240
  c8:	ldr	x2, [x0, #24]
  cc:	add	x1, sp, #0x6c
  d0:	blr	x2
  d4:	mov	w0, #0x0                   	// #0
  d8:	b	16c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x16c>
  dc:	adrp	x3, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  e0:	add	x3, x3, #0x0
  e4:	mov	w2, #0x23a                 	// #570
  e8:	adrp	x1, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  ec:	add	x1, x1, #0x0
  f0:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f4:	add	x0, x0, #0x0
  f8:	bl	0 <__assert_fail>
  fc:	ldp	x21, x22, [sp, #32]
 100:	ldp	x25, x26, [sp, #64]
 104:	mov	w1, #0x3                   	// #3
 108:	strb	w1, [sp, #128]
 10c:	mov	w0, #0x5                   	// #5
 110:	strb	w0, [sp, #129]
 114:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 118:	add	x0, x0, #0x0
 11c:	str	x0, [sp, #112]
 120:	add	x0, sp, #0x58
 124:	str	x0, [sp, #120]
 128:	add	x0, sp, #0x70
 12c:	str	x0, [sp, #136]
 130:	adrp	x0, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 134:	add	x0, x0, #0x0
 138:	str	x0, [sp, #144]
 13c:	mov	w0, #0x2                   	// #2
 140:	strb	w0, [sp, #152]
 144:	strb	w1, [sp, #153]
 148:	bl	0 <_ZN4llvm4errsEv>
 14c:	mov	x4, x0
 150:	mov	x2, #0x0                   	// #0
 154:	mov	x3, #0x0                   	// #0
 158:	add	x1, sp, #0x88
 15c:	mov	x0, x19
 160:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 164:	ands	w0, w0, #0xff
 168:	b.eq	b0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xb0>  // b.none
 16c:	ldp	x19, x20, [sp, #16]
 170:	ldp	x23, x24, [sp, #48]
 174:	ldp	x29, x30, [sp], #160
 178:	ret
 17c:	stp	x21, x22, [sp, #32]
 180:	stp	x25, x26, [sp, #64]
 184:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x23, x24, [sp, #48]
  10:	mov	x19, x0
  14:	mov	w23, w1
  18:	str	wzr, [sp, #108]
  1c:	ldr	x0, [x0, #168]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, 54 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x54>
  28:	str	x4, [sp, #88]
  2c:	str	x5, [sp, #96]
  30:	ldr	w24, [x19, #184]
  34:	cbz	x24, 104 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x104>
  38:	stp	x21, x22, [sp, #32]
  3c:	stp	x25, x26, [sp, #64]
  40:	ldr	x26, [sp, #88]
  44:	ldr	x22, [sp, #96]
  48:	ldr	x20, [x19, #176]
  4c:	mov	x21, #0x0                   	// #0
  50:	b	84 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x84>
  54:	str	x2, [sp, #88]
  58:	str	x3, [sp, #96]
  5c:	b	30 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x30>
  60:	mov	x2, x22
  64:	mov	x1, x26
  68:	ldr	x0, [x20]
  6c:	bl	0 <memcmp>
  70:	cbz	w0, 98 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x98>
  74:	add	x21, x21, #0x1
  78:	cmp	x24, x21
  7c:	b.eq	fc <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xfc>  // b.none
  80:	add	x20, x20, #0x30
  84:	mov	x25, x20
  88:	ldr	x0, [x20, #8]
  8c:	cmp	x0, x22
  90:	b.ne	74 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x74>  // b.any
  94:	cbnz	x22, 60 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x60>
  98:	ldrb	w0, [x25, #44]
  9c:	cbz	w0, dc <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xdc>
  a0:	ldr	w0, [x25, #40]
  a4:	str	w0, [sp, #108]
  a8:	ldp	x21, x22, [sp, #32]
  ac:	ldp	x25, x26, [sp, #64]
  b0:	ldr	w0, [sp, #108]
  b4:	str	w0, [x19, #136]
  b8:	strh	w23, [x19, #12]
  bc:	ldr	x0, [x19, #592]
  c0:	cbz	x0, 17c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x17c>
  c4:	add	x0, x19, #0x240
  c8:	ldr	x2, [x0, #24]
  cc:	add	x1, sp, #0x6c
  d0:	blr	x2
  d4:	mov	w0, #0x0                   	// #0
  d8:	b	16c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x16c>
  dc:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  e0:	add	x3, x3, #0x0
  e4:	mov	w2, #0x23a                 	// #570
  e8:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  ec:	add	x1, x1, #0x0
  f0:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  f4:	add	x0, x0, #0x0
  f8:	bl	0 <__assert_fail>
  fc:	ldp	x21, x22, [sp, #32]
 100:	ldp	x25, x26, [sp, #64]
 104:	mov	w1, #0x3                   	// #3
 108:	strb	w1, [sp, #128]
 10c:	mov	w0, #0x5                   	// #5
 110:	strb	w0, [sp, #129]
 114:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 118:	add	x0, x0, #0x0
 11c:	str	x0, [sp, #112]
 120:	add	x0, sp, #0x58
 124:	str	x0, [sp, #120]
 128:	add	x0, sp, #0x70
 12c:	str	x0, [sp, #136]
 130:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 134:	add	x0, x0, #0x0
 138:	str	x0, [sp, #144]
 13c:	mov	w0, #0x2                   	// #2
 140:	strb	w0, [sp, #152]
 144:	strb	w1, [sp, #153]
 148:	bl	0 <_ZN4llvm4errsEv>
 14c:	mov	x4, x0
 150:	mov	x2, #0x0                   	// #0
 154:	mov	x3, #0x0                   	// #0
 158:	add	x1, sp, #0x88
 15c:	mov	x0, x19
 160:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 164:	ands	w0, w0, #0xff
 168:	b.eq	b0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xb0>  // b.none
 16c:	ldp	x19, x20, [sp, #16]
 170:	ldp	x23, x24, [sp, #48]
 174:	ldp	x29, x30, [sp], #160
 178:	ret
 17c:	stp	x21, x22, [sp, #32]
 180:	stp	x25, x26, [sp, #64]
 184:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x23, x24, [sp, #48]
  10:	mov	x19, x0
  14:	mov	w23, w1
  18:	str	wzr, [sp, #108]
  1c:	ldr	x0, [x0, #168]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, 54 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x54>
  28:	str	x4, [sp, #88]
  2c:	str	x5, [sp, #96]
  30:	ldr	w24, [x19, #184]
  34:	cbz	x24, 104 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x104>
  38:	stp	x21, x22, [sp, #32]
  3c:	stp	x25, x26, [sp, #64]
  40:	ldr	x26, [sp, #88]
  44:	ldr	x22, [sp, #96]
  48:	ldr	x20, [x19, #176]
  4c:	mov	x21, #0x0                   	// #0
  50:	b	84 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x84>
  54:	str	x2, [sp, #88]
  58:	str	x3, [sp, #96]
  5c:	b	30 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x30>
  60:	mov	x2, x22
  64:	mov	x1, x26
  68:	ldr	x0, [x20]
  6c:	bl	0 <memcmp>
  70:	cbz	w0, 98 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x98>
  74:	add	x21, x21, #0x1
  78:	cmp	x24, x21
  7c:	b.eq	fc <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xfc>  // b.none
  80:	add	x20, x20, #0x30
  84:	mov	x25, x20
  88:	ldr	x0, [x20, #8]
  8c:	cmp	x0, x22
  90:	b.ne	74 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x74>  // b.any
  94:	cbnz	x22, 60 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x60>
  98:	ldrb	w0, [x25, #44]
  9c:	cbz	w0, dc <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xdc>
  a0:	ldr	w0, [x25, #40]
  a4:	str	w0, [sp, #108]
  a8:	ldp	x21, x22, [sp, #32]
  ac:	ldp	x25, x26, [sp, #64]
  b0:	ldr	w0, [sp, #108]
  b4:	str	w0, [x19, #136]
  b8:	strh	w23, [x19, #12]
  bc:	ldr	x0, [x19, #592]
  c0:	cbz	x0, 17c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x17c>
  c4:	add	x0, x19, #0x240
  c8:	ldr	x2, [x0, #24]
  cc:	add	x1, sp, #0x6c
  d0:	blr	x2
  d4:	mov	w0, #0x0                   	// #0
  d8:	b	16c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x16c>
  dc:	adrp	x3, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  e0:	add	x3, x3, #0x0
  e4:	mov	w2, #0x23a                 	// #570
  e8:	adrp	x1, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  ec:	add	x1, x1, #0x0
  f0:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f4:	add	x0, x0, #0x0
  f8:	bl	0 <__assert_fail>
  fc:	ldp	x21, x22, [sp, #32]
 100:	ldp	x25, x26, [sp, #64]
 104:	mov	w1, #0x3                   	// #3
 108:	strb	w1, [sp, #128]
 10c:	mov	w0, #0x5                   	// #5
 110:	strb	w0, [sp, #129]
 114:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 118:	add	x0, x0, #0x0
 11c:	str	x0, [sp, #112]
 120:	add	x0, sp, #0x58
 124:	str	x0, [sp, #120]
 128:	add	x0, sp, #0x70
 12c:	str	x0, [sp, #136]
 130:	adrp	x0, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 134:	add	x0, x0, #0x0
 138:	str	x0, [sp, #144]
 13c:	mov	w0, #0x2                   	// #2
 140:	strb	w0, [sp, #152]
 144:	strb	w1, [sp, #153]
 148:	bl	0 <_ZN4llvm4errsEv>
 14c:	mov	x4, x0
 150:	mov	x2, #0x0                   	// #0
 154:	mov	x3, #0x0                   	// #0
 158:	add	x1, sp, #0x88
 15c:	mov	x0, x19
 160:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 164:	ands	w0, w0, #0xff
 168:	b.eq	b0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xb0>  // b.none
 16c:	ldp	x19, x20, [sp, #16]
 170:	ldp	x23, x24, [sp, #48]
 174:	ldp	x29, x30, [sp], #160
 178:	ret
 17c:	stp	x21, x22, [sp, #32]
 180:	stp	x25, x26, [sp, #64]
 184:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x23, x24, [sp, #48]
  10:	mov	x19, x0
  14:	mov	w23, w1
  18:	str	wzr, [sp, #108]
  1c:	ldr	x0, [x0, #168]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, 54 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x54>
  28:	str	x4, [sp, #88]
  2c:	str	x5, [sp, #96]
  30:	ldr	w24, [x19, #184]
  34:	cbz	x24, 104 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x104>
  38:	stp	x21, x22, [sp, #32]
  3c:	stp	x25, x26, [sp, #64]
  40:	ldr	x26, [sp, #88]
  44:	ldr	x22, [sp, #96]
  48:	ldr	x20, [x19, #176]
  4c:	mov	x21, #0x0                   	// #0
  50:	b	84 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x84>
  54:	str	x2, [sp, #88]
  58:	str	x3, [sp, #96]
  5c:	b	30 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x30>
  60:	mov	x2, x22
  64:	mov	x1, x26
  68:	ldr	x0, [x20]
  6c:	bl	0 <memcmp>
  70:	cbz	w0, 98 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x98>
  74:	add	x21, x21, #0x1
  78:	cmp	x24, x21
  7c:	b.eq	fc <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xfc>  // b.none
  80:	add	x20, x20, #0x30
  84:	mov	x25, x20
  88:	ldr	x0, [x20, #8]
  8c:	cmp	x0, x22
  90:	b.ne	74 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x74>  // b.any
  94:	cbnz	x22, 60 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x60>
  98:	ldrb	w0, [x25, #44]
  9c:	cbz	w0, dc <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xdc>
  a0:	ldr	w0, [x25, #40]
  a4:	str	w0, [sp, #108]
  a8:	ldp	x21, x22, [sp, #32]
  ac:	ldp	x25, x26, [sp, #64]
  b0:	ldr	w0, [sp, #108]
  b4:	str	w0, [x19, #136]
  b8:	strh	w23, [x19, #12]
  bc:	ldr	x0, [x19, #592]
  c0:	cbz	x0, 17c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x17c>
  c4:	add	x0, x19, #0x240
  c8:	ldr	x2, [x0, #24]
  cc:	add	x1, sp, #0x6c
  d0:	blr	x2
  d4:	mov	w0, #0x0                   	// #0
  d8:	b	16c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x16c>
  dc:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  e0:	add	x3, x3, #0x0
  e4:	mov	w2, #0x23a                 	// #570
  e8:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  ec:	add	x1, x1, #0x0
  f0:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f4:	add	x0, x0, #0x0
  f8:	bl	0 <__assert_fail>
  fc:	ldp	x21, x22, [sp, #32]
 100:	ldp	x25, x26, [sp, #64]
 104:	mov	w1, #0x3                   	// #3
 108:	strb	w1, [sp, #128]
 10c:	mov	w0, #0x5                   	// #5
 110:	strb	w0, [sp, #129]
 114:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 118:	add	x0, x0, #0x0
 11c:	str	x0, [sp, #112]
 120:	add	x0, sp, #0x58
 124:	str	x0, [sp, #120]
 128:	add	x0, sp, #0x70
 12c:	str	x0, [sp, #136]
 130:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 134:	add	x0, x0, #0x0
 138:	str	x0, [sp, #144]
 13c:	mov	w0, #0x2                   	// #2
 140:	strb	w0, [sp, #152]
 144:	strb	w1, [sp, #153]
 148:	bl	0 <_ZN4llvm4errsEv>
 14c:	mov	x4, x0
 150:	mov	x2, #0x0                   	// #0
 154:	mov	x3, #0x0                   	// #0
 158:	add	x1, sp, #0x88
 15c:	mov	x0, x19
 160:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 164:	ands	w0, w0, #0xff
 168:	b.eq	b0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xb0>  // b.none
 16c:	ldp	x19, x20, [sp, #16]
 170:	ldp	x23, x24, [sp, #48]
 174:	ldp	x29, x30, [sp], #160
 178:	ret
 17c:	stp	x21, x22, [sp, #32]
 180:	stp	x25, x26, [sp, #64]
 184:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x23, x24, [sp, #48]
  10:	mov	x19, x0
  14:	mov	w23, w1
  18:	str	wzr, [sp, #108]
  1c:	ldr	x0, [x0, #168]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, 54 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x54>
  28:	str	x4, [sp, #88]
  2c:	str	x5, [sp, #96]
  30:	ldr	w24, [x19, #184]
  34:	cbz	x24, 104 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x104>
  38:	stp	x21, x22, [sp, #32]
  3c:	stp	x25, x26, [sp, #64]
  40:	ldr	x26, [sp, #88]
  44:	ldr	x22, [sp, #96]
  48:	ldr	x20, [x19, #176]
  4c:	mov	x21, #0x0                   	// #0
  50:	b	84 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x84>
  54:	str	x2, [sp, #88]
  58:	str	x3, [sp, #96]
  5c:	b	30 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x30>
  60:	mov	x2, x22
  64:	mov	x1, x26
  68:	ldr	x0, [x20]
  6c:	bl	0 <memcmp>
  70:	cbz	w0, 98 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x98>
  74:	add	x21, x21, #0x1
  78:	cmp	x24, x21
  7c:	b.eq	fc <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xfc>  // b.none
  80:	add	x20, x20, #0x30
  84:	mov	x25, x20
  88:	ldr	x0, [x20, #8]
  8c:	cmp	x0, x22
  90:	b.ne	74 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x74>  // b.any
  94:	cbnz	x22, 60 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x60>
  98:	ldrb	w0, [x25, #44]
  9c:	cbz	w0, dc <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xdc>
  a0:	ldr	w0, [x25, #40]
  a4:	str	w0, [sp, #108]
  a8:	ldp	x21, x22, [sp, #32]
  ac:	ldp	x25, x26, [sp, #64]
  b0:	ldr	w0, [sp, #108]
  b4:	str	w0, [x19, #136]
  b8:	strh	w23, [x19, #12]
  bc:	ldr	x0, [x19, #592]
  c0:	cbz	x0, 17c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x17c>
  c4:	add	x0, x19, #0x240
  c8:	ldr	x2, [x0, #24]
  cc:	add	x1, sp, #0x6c
  d0:	blr	x2
  d4:	mov	w0, #0x0                   	// #0
  d8:	b	16c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x16c>
  dc:	adrp	x3, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  e0:	add	x3, x3, #0x0
  e4:	mov	w2, #0x23a                 	// #570
  e8:	adrp	x1, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  ec:	add	x1, x1, #0x0
  f0:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f4:	add	x0, x0, #0x0
  f8:	bl	0 <__assert_fail>
  fc:	ldp	x21, x22, [sp, #32]
 100:	ldp	x25, x26, [sp, #64]
 104:	mov	w1, #0x3                   	// #3
 108:	strb	w1, [sp, #128]
 10c:	mov	w0, #0x5                   	// #5
 110:	strb	w0, [sp, #129]
 114:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 118:	add	x0, x0, #0x0
 11c:	str	x0, [sp, #112]
 120:	add	x0, sp, #0x58
 124:	str	x0, [sp, #120]
 128:	add	x0, sp, #0x70
 12c:	str	x0, [sp, #136]
 130:	adrp	x0, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 134:	add	x0, x0, #0x0
 138:	str	x0, [sp, #144]
 13c:	mov	w0, #0x2                   	// #2
 140:	strb	w0, [sp, #152]
 144:	strb	w1, [sp, #153]
 148:	bl	0 <_ZN4llvm4errsEv>
 14c:	mov	x4, x0
 150:	mov	x2, #0x0                   	// #0
 154:	mov	x3, #0x0                   	// #0
 158:	add	x1, sp, #0x88
 15c:	mov	x0, x19
 160:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 164:	ands	w0, w0, #0xff
 168:	b.eq	b0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xb0>  // b.none
 16c:	ldp	x19, x20, [sp, #16]
 170:	ldp	x23, x24, [sp, #48]
 174:	ldp	x29, x30, [sp], #160
 178:	ret
 17c:	stp	x21, x22, [sp, #32]
 180:	stp	x25, x26, [sp, #64]
 184:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x23, x24, [sp, #48]
  10:	mov	x19, x0
  14:	mov	w23, w1
  18:	str	wzr, [sp, #108]
  1c:	ldr	x0, [x0, #168]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, 54 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x54>
  28:	str	x4, [sp, #88]
  2c:	str	x5, [sp, #96]
  30:	ldr	w24, [x19, #184]
  34:	cbz	x24, 104 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x104>
  38:	stp	x21, x22, [sp, #32]
  3c:	stp	x25, x26, [sp, #64]
  40:	ldr	x26, [sp, #88]
  44:	ldr	x22, [sp, #96]
  48:	ldr	x20, [x19, #176]
  4c:	mov	x21, #0x0                   	// #0
  50:	b	84 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x84>
  54:	str	x2, [sp, #88]
  58:	str	x3, [sp, #96]
  5c:	b	30 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x30>
  60:	mov	x2, x22
  64:	mov	x1, x26
  68:	ldr	x0, [x20]
  6c:	bl	0 <memcmp>
  70:	cbz	w0, 98 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x98>
  74:	add	x21, x21, #0x1
  78:	cmp	x24, x21
  7c:	b.eq	fc <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xfc>  // b.none
  80:	add	x20, x20, #0x30
  84:	mov	x25, x20
  88:	ldr	x0, [x20, #8]
  8c:	cmp	x0, x22
  90:	b.ne	74 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x74>  // b.any
  94:	cbnz	x22, 60 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x60>
  98:	ldrb	w0, [x25, #44]
  9c:	cbz	w0, dc <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xdc>
  a0:	ldr	w0, [x25, #40]
  a4:	str	w0, [sp, #108]
  a8:	ldp	x21, x22, [sp, #32]
  ac:	ldp	x25, x26, [sp, #64]
  b0:	ldr	w0, [sp, #108]
  b4:	str	w0, [x19, #136]
  b8:	strh	w23, [x19, #12]
  bc:	ldr	x0, [x19, #592]
  c0:	cbz	x0, 17c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x17c>
  c4:	add	x0, x19, #0x240
  c8:	ldr	x2, [x0, #24]
  cc:	add	x1, sp, #0x6c
  d0:	blr	x2
  d4:	mov	w0, #0x0                   	// #0
  d8:	b	16c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x16c>
  dc:	adrp	x3, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  e0:	add	x3, x3, #0x0
  e4:	mov	w2, #0x23a                 	// #570
  e8:	adrp	x1, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  ec:	add	x1, x1, #0x0
  f0:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  f4:	add	x0, x0, #0x0
  f8:	bl	0 <__assert_fail>
  fc:	ldp	x21, x22, [sp, #32]
 100:	ldp	x25, x26, [sp, #64]
 104:	mov	w1, #0x3                   	// #3
 108:	strb	w1, [sp, #128]
 10c:	mov	w0, #0x5                   	// #5
 110:	strb	w0, [sp, #129]
 114:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 118:	add	x0, x0, #0x0
 11c:	str	x0, [sp, #112]
 120:	add	x0, sp, #0x58
 124:	str	x0, [sp, #120]
 128:	add	x0, sp, #0x70
 12c:	str	x0, [sp, #136]
 130:	adrp	x0, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 134:	add	x0, x0, #0x0
 138:	str	x0, [sp, #144]
 13c:	mov	w0, #0x2                   	// #2
 140:	strb	w0, [sp, #152]
 144:	strb	w1, [sp, #153]
 148:	bl	0 <_ZN4llvm4errsEv>
 14c:	mov	x4, x0
 150:	mov	x2, #0x0                   	// #0
 154:	mov	x3, #0x0                   	// #0
 158:	add	x1, sp, #0x88
 15c:	mov	x0, x19
 160:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 164:	ands	w0, w0, #0xff
 168:	b.eq	b0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xb0>  // b.none
 16c:	ldp	x19, x20, [sp, #16]
 170:	ldp	x23, x24, [sp, #48]
 174:	ldp	x29, x30, [sp], #160
 178:	ret
 17c:	stp	x21, x22, [sp, #32]
 180:	stp	x25, x26, [sp, #64]
 184:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x23, x24, [sp, #48]
  10:	mov	x19, x0
  14:	mov	w23, w1
  18:	str	wzr, [sp, #108]
  1c:	ldr	x0, [x0, #168]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, 54 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x54>
  28:	str	x4, [sp, #88]
  2c:	str	x5, [sp, #96]
  30:	ldr	w24, [x19, #184]
  34:	cbz	x24, 104 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x104>
  38:	stp	x21, x22, [sp, #32]
  3c:	stp	x25, x26, [sp, #64]
  40:	ldr	x26, [sp, #88]
  44:	ldr	x22, [sp, #96]
  48:	ldr	x20, [x19, #176]
  4c:	mov	x21, #0x0                   	// #0
  50:	b	84 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x84>
  54:	str	x2, [sp, #88]
  58:	str	x3, [sp, #96]
  5c:	b	30 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x30>
  60:	mov	x2, x22
  64:	mov	x1, x26
  68:	ldr	x0, [x20]
  6c:	bl	0 <memcmp>
  70:	cbz	w0, 98 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x98>
  74:	add	x21, x21, #0x1
  78:	cmp	x24, x21
  7c:	b.eq	fc <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xfc>  // b.none
  80:	add	x20, x20, #0x30
  84:	mov	x25, x20
  88:	ldr	x0, [x20, #8]
  8c:	cmp	x0, x22
  90:	b.ne	74 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x74>  // b.any
  94:	cbnz	x22, 60 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x60>
  98:	ldrb	w0, [x25, #44]
  9c:	cbz	w0, dc <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xdc>
  a0:	ldr	w0, [x25, #40]
  a4:	str	w0, [sp, #108]
  a8:	ldp	x21, x22, [sp, #32]
  ac:	ldp	x25, x26, [sp, #64]
  b0:	ldr	w0, [sp, #108]
  b4:	str	w0, [x19, #136]
  b8:	strh	w23, [x19, #12]
  bc:	ldr	x0, [x19, #592]
  c0:	cbz	x0, 17c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x17c>
  c4:	add	x0, x19, #0x240
  c8:	ldr	x2, [x0, #24]
  cc:	add	x1, sp, #0x6c
  d0:	blr	x2
  d4:	mov	w0, #0x0                   	// #0
  d8:	b	16c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x16c>
  dc:	adrp	x3, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  e0:	add	x3, x3, #0x0
  e4:	mov	w2, #0x23a                 	// #570
  e8:	adrp	x1, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  ec:	add	x1, x1, #0x0
  f0:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  f4:	add	x0, x0, #0x0
  f8:	bl	0 <__assert_fail>
  fc:	ldp	x21, x22, [sp, #32]
 100:	ldp	x25, x26, [sp, #64]
 104:	mov	w1, #0x3                   	// #3
 108:	strb	w1, [sp, #128]
 10c:	mov	w0, #0x5                   	// #5
 110:	strb	w0, [sp, #129]
 114:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 118:	add	x0, x0, #0x0
 11c:	str	x0, [sp, #112]
 120:	add	x0, sp, #0x58
 124:	str	x0, [sp, #120]
 128:	add	x0, sp, #0x70
 12c:	str	x0, [sp, #136]
 130:	adrp	x0, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
 134:	add	x0, x0, #0x0
 138:	str	x0, [sp, #144]
 13c:	mov	w0, #0x2                   	// #2
 140:	strb	w0, [sp, #152]
 144:	strb	w1, [sp, #153]
 148:	bl	0 <_ZN4llvm4errsEv>
 14c:	mov	x4, x0
 150:	mov	x2, #0x0                   	// #0
 154:	mov	x3, #0x0                   	// #0
 158:	add	x1, sp, #0x88
 15c:	mov	x0, x19
 160:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 164:	ands	w0, w0, #0xff
 168:	b.eq	b0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0xb0>  // b.none
 16c:	ldp	x19, x20, [sp, #16]
 170:	ldp	x23, x24, [sp, #48]
 174:	ldp	x29, x30, [sp], #160
 178:	ret
 17c:	stp	x21, x22, [sp, #32]
 180:	stp	x25, x26, [sp, #64]
 184:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x23, x24, [sp, #48]
  10:	mov	x19, x0
  14:	mov	w23, w1
  18:	str	wzr, [sp, #108]
  1c:	ldr	x0, [x0, #168]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, 54 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x54>
  28:	str	x4, [sp, #88]
  2c:	str	x5, [sp, #96]
  30:	ldr	w24, [x19, #184]
  34:	cbz	x24, 104 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x104>
  38:	stp	x21, x22, [sp, #32]
  3c:	stp	x25, x26, [sp, #64]
  40:	ldr	x26, [sp, #88]
  44:	ldr	x22, [sp, #96]
  48:	ldr	x20, [x19, #176]
  4c:	mov	x21, #0x0                   	// #0
  50:	b	84 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x84>
  54:	str	x2, [sp, #88]
  58:	str	x3, [sp, #96]
  5c:	b	30 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x30>
  60:	mov	x2, x22
  64:	mov	x1, x26
  68:	ldr	x0, [x20]
  6c:	bl	0 <memcmp>
  70:	cbz	w0, 98 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x98>
  74:	add	x21, x21, #0x1
  78:	cmp	x24, x21
  7c:	b.eq	fc <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xfc>  // b.none
  80:	add	x20, x20, #0x30
  84:	mov	x25, x20
  88:	ldr	x0, [x20, #8]
  8c:	cmp	x0, x22
  90:	b.ne	74 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x74>  // b.any
  94:	cbnz	x22, 60 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x60>
  98:	ldrb	w0, [x25, #44]
  9c:	cbz	w0, dc <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xdc>
  a0:	ldr	w0, [x25, #40]
  a4:	str	w0, [sp, #108]
  a8:	ldp	x21, x22, [sp, #32]
  ac:	ldp	x25, x26, [sp, #64]
  b0:	ldr	w0, [sp, #108]
  b4:	str	w0, [x19, #136]
  b8:	strh	w23, [x19, #12]
  bc:	ldr	x0, [x19, #592]
  c0:	cbz	x0, 17c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x17c>
  c4:	add	x0, x19, #0x240
  c8:	ldr	x2, [x0, #24]
  cc:	add	x1, sp, #0x6c
  d0:	blr	x2
  d4:	mov	w0, #0x0                   	// #0
  d8:	b	16c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x16c>
  dc:	adrp	x3, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  e0:	add	x3, x3, #0x0
  e4:	mov	w2, #0x23a                 	// #570
  e8:	adrp	x1, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  ec:	add	x1, x1, #0x0
  f0:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f4:	add	x0, x0, #0x0
  f8:	bl	0 <__assert_fail>
  fc:	ldp	x21, x22, [sp, #32]
 100:	ldp	x25, x26, [sp, #64]
 104:	mov	w1, #0x3                   	// #3
 108:	strb	w1, [sp, #128]
 10c:	mov	w0, #0x5                   	// #5
 110:	strb	w0, [sp, #129]
 114:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 118:	add	x0, x0, #0x0
 11c:	str	x0, [sp, #112]
 120:	add	x0, sp, #0x58
 124:	str	x0, [sp, #120]
 128:	add	x0, sp, #0x70
 12c:	str	x0, [sp, #136]
 130:	adrp	x0, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 134:	add	x0, x0, #0x0
 138:	str	x0, [sp, #144]
 13c:	mov	w0, #0x2                   	// #2
 140:	strb	w0, [sp, #152]
 144:	strb	w1, [sp, #153]
 148:	bl	0 <_ZN4llvm4errsEv>
 14c:	mov	x4, x0
 150:	mov	x2, #0x0                   	// #0
 154:	mov	x3, #0x0                   	// #0
 158:	add	x1, sp, #0x88
 15c:	mov	x0, x19
 160:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 164:	ands	w0, w0, #0xff
 168:	b.eq	b0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xb0>  // b.none
 16c:	ldp	x19, x20, [sp, #16]
 170:	ldp	x23, x24, [sp, #48]
 174:	ldp	x29, x30, [sp], #160
 178:	ret
 17c:	stp	x21, x22, [sp, #32]
 180:	stp	x25, x26, [sp, #64]
 184:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x23, x24, [sp, #48]
  10:	mov	x19, x0
  14:	mov	w23, w1
  18:	str	wzr, [sp, #108]
  1c:	ldr	x0, [x0, #168]
  20:	ldr	x0, [x0, #24]
  24:	cbz	x0, 54 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x54>
  28:	str	x4, [sp, #88]
  2c:	str	x5, [sp, #96]
  30:	ldr	w24, [x19, #184]
  34:	cbz	x24, 104 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x104>
  38:	stp	x21, x22, [sp, #32]
  3c:	stp	x25, x26, [sp, #64]
  40:	ldr	x26, [sp, #88]
  44:	ldr	x22, [sp, #96]
  48:	ldr	x20, [x19, #176]
  4c:	mov	x21, #0x0                   	// #0
  50:	b	84 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x84>
  54:	str	x2, [sp, #88]
  58:	str	x3, [sp, #96]
  5c:	b	30 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x30>
  60:	mov	x2, x22
  64:	mov	x1, x26
  68:	ldr	x0, [x20]
  6c:	bl	0 <memcmp>
  70:	cbz	w0, 98 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x98>
  74:	add	x21, x21, #0x1
  78:	cmp	x24, x21
  7c:	b.eq	fc <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xfc>  // b.none
  80:	add	x20, x20, #0x30
  84:	mov	x25, x20
  88:	ldr	x0, [x20, #8]
  8c:	cmp	x0, x22
  90:	b.ne	74 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x74>  // b.any
  94:	cbnz	x22, 60 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x60>
  98:	ldrb	w0, [x25, #44]
  9c:	cbz	w0, dc <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xdc>
  a0:	ldr	w0, [x25, #40]
  a4:	str	w0, [sp, #108]
  a8:	ldp	x21, x22, [sp, #32]
  ac:	ldp	x25, x26, [sp, #64]
  b0:	ldr	w0, [sp, #108]
  b4:	str	w0, [x19, #136]
  b8:	strh	w23, [x19, #12]
  bc:	ldr	x0, [x19, #592]
  c0:	cbz	x0, 17c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x17c>
  c4:	add	x0, x19, #0x240
  c8:	ldr	x2, [x0, #24]
  cc:	add	x1, sp, #0x6c
  d0:	blr	x2
  d4:	mov	w0, #0x0                   	// #0
  d8:	b	16c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x16c>
  dc:	adrp	x3, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  e0:	add	x3, x3, #0x0
  e4:	mov	w2, #0x23a                 	// #570
  e8:	adrp	x1, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  ec:	add	x1, x1, #0x0
  f0:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  f4:	add	x0, x0, #0x0
  f8:	bl	0 <__assert_fail>
  fc:	ldp	x21, x22, [sp, #32]
 100:	ldp	x25, x26, [sp, #64]
 104:	mov	w1, #0x3                   	// #3
 108:	strb	w1, [sp, #128]
 10c:	mov	w0, #0x5                   	// #5
 110:	strb	w0, [sp, #129]
 114:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 118:	add	x0, x0, #0x0
 11c:	str	x0, [sp, #112]
 120:	add	x0, sp, #0x58
 124:	str	x0, [sp, #120]
 128:	add	x0, sp, #0x70
 12c:	str	x0, [sp, #136]
 130:	adrp	x0, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
 134:	add	x0, x0, #0x0
 138:	str	x0, [sp, #144]
 13c:	mov	w0, #0x2                   	// #2
 140:	strb	w0, [sp, #152]
 144:	strb	w1, [sp, #153]
 148:	bl	0 <_ZN4llvm4errsEv>
 14c:	mov	x4, x0
 150:	mov	x2, #0x0                   	// #0
 154:	mov	x3, #0x0                   	// #0
 158:	add	x1, sp, #0x88
 15c:	mov	x0, x19
 160:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 164:	ands	w0, w0, #0xff
 168:	b.eq	b0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0xb0>  // b.none
 16c:	ldp	x19, x20, [sp, #16]
 170:	ldp	x23, x24, [sp, #48]
 174:	ldp	x29, x30, [sp], #160
 178:	ret
 17c:	stp	x21, x22, [sp, #32]
 180:	stp	x25, x26, [sp, #64]
 184:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZN4llvm11safe_mallocEm:

0000000000000000 <_ZN4llvm11safe_mallocEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	bl	0 <malloc>
  14:	mov	x19, x0
  18:	cbz	x0, 2c <_ZN4llvm11safe_mallocEm+0x2c>
  1c:	mov	x0, x19
  20:	ldp	x19, x20, [sp, #16]
  24:	ldp	x29, x30, [sp], #32
  28:	ret
  2c:	cbnz	x20, 40 <_ZN4llvm11safe_mallocEm+0x40>
  30:	mov	x0, #0x1                   	// #1
  34:	bl	0 <_ZN4llvm11safe_mallocEm>
  38:	mov	x19, x0
  3c:	b	1c <_ZN4llvm11safe_mallocEm+0x1c>
  40:	mov	w1, #0x1                   	// #1
  44:	adrp	x0, 0 <_ZN4llvm11safe_mallocEm>
  48:	add	x0, x0, #0x0
  4c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  50:	b	1c <_ZN4llvm11safe_mallocEm+0x1c>

Disassembly of section .text._ZN4llvm5TwineC2EPKc:

0000000000000000 <_ZN4llvm5TwineC1EPKc>:
   0:	str	xzr, [x0]
   4:	str	xzr, [x0, #8]
   8:	mov	w2, #0x1                   	// #1
   c:	strb	w2, [x0, #16]
  10:	strb	w2, [x0, #17]
  14:	ldrb	w2, [x1]
  18:	cbz	w2, 28 <_ZN4llvm5TwineC1EPKc+0x28>
  1c:	str	x1, [x0]
  20:	mov	w1, #0x3                   	// #3
  24:	strb	w1, [x0, #16]
  28:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	cbz	x1, 78 <_ZN4llvm11raw_ostreamlsEPKc+0x78>
  14:	str	x21, [sp, #32]
  18:	mov	x20, x1
  1c:	mov	x0, x1
  20:	bl	0 <strlen>
  24:	mov	x21, x0
  28:	ldr	x0, [x19, #24]
  2c:	ldr	x1, [x19, #16]
  30:	sub	x1, x1, x0
  34:	cmp	x21, x1
  38:	b.hi	60 <_ZN4llvm11raw_ostreamlsEPKc+0x60>  // b.pmore
  3c:	cbz	x21, 88 <_ZN4llvm11raw_ostreamlsEPKc+0x88>
  40:	mov	x2, x21
  44:	mov	x1, x20
  48:	bl	0 <memcpy>
  4c:	ldr	x0, [x19, #24]
  50:	add	x21, x0, x21
  54:	str	x21, [x19, #24]
  58:	ldr	x21, [sp, #32]
  5c:	b	78 <_ZN4llvm11raw_ostreamlsEPKc+0x78>
  60:	mov	x2, x21
  64:	mov	x1, x20
  68:	mov	x0, x19
  6c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  70:	mov	x19, x0
  74:	ldr	x21, [sp, #32]
  78:	mov	x0, x19
  7c:	ldp	x19, x20, [sp, #16]
  80:	ldp	x29, x30, [sp], #48
  84:	ret
  88:	ldr	x21, [sp, #32]
  8c:	b	78 <_ZN4llvm11raw_ostreamlsEPKc+0x78>

Disassembly of section .text._ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE:

0000000000000000 <_ZN4llvm2cl6OptionC1ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE>:
   0:	adrp	x3, 0 <_ZTVN4llvm2cl6OptionE>
   4:	ldr	x3, [x3]
   8:	add	x3, x3, #0x10
   c:	str	x3, [x0]
  10:	strh	wzr, [x0, #8]
  14:	ldrb	w3, [x0, #10]
  18:	bfxil	w3, w1, #0, #3
  1c:	and	w3, w3, #0xffffffe7
  20:	bfi	w3, w2, #5, #2
  24:	strb	w3, [x0, #10]
  28:	ldrh	w1, [x0, #10]
  2c:	and	w1, w1, #0xfffffe7f
  30:	strh	w1, [x0, #10]
  34:	ubfx	x1, x1, #8, #32
  38:	and	w1, w1, #0x80
  3c:	strb	w1, [x0, #11]
  40:	strh	wzr, [x0, #12]
  44:	strh	wzr, [x0, #14]
  48:	str	xzr, [x0, #16]
  4c:	str	xzr, [x0, #24]
  50:	str	xzr, [x0, #32]
  54:	str	xzr, [x0, #40]
  58:	str	xzr, [x0, #48]
  5c:	str	xzr, [x0, #56]
  60:	add	x1, x0, #0x50
  64:	str	x1, [x0, #64]
  68:	mov	w2, #0x1                   	// #1
  6c:	str	w2, [x0, #76]
  70:	add	x3, x0, #0x80
  74:	str	xzr, [x0, #88]
  78:	str	x3, [x0, #96]
  7c:	str	x3, [x0, #104]
  80:	str	w2, [x0, #112]
  84:	str	wzr, [x0, #116]
  88:	str	wzr, [x0, #120]
  8c:	adrp	x1, 0 <_ZN4llvm2cl15GeneralCategoryE>
  90:	ldr	x1, [x1]
  94:	str	x1, [x0, #80]
  98:	str	w2, [x0, #72]
  9c:	ret

Disassembly of section .text._ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_:

0000000000000000 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_>:
   0:	stp	x29, x30, [sp, #-272]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	ldp	x6, x7, [x0]
  14:	stp	x6, x7, [sp, #32]
  18:	ldp	x6, x7, [x0, #16]
  1c:	stp	x6, x7, [sp, #48]
  20:	ldr	x0, [x0, #32]
  24:	str	x0, [sp, #64]
  28:	ldp	x6, x7, [x1]
  2c:	stp	x6, x7, [sp, #72]
  30:	ldp	x6, x7, [x1, #16]
  34:	stp	x6, x7, [sp, #88]
  38:	ldr	x0, [x1, #32]
  3c:	str	x0, [sp, #104]
  40:	ldp	x0, x1, [x2]
  44:	stp	x0, x1, [sp, #112]
  48:	ldp	x0, x1, [x2, #16]
  4c:	stp	x0, x1, [sp, #128]
  50:	ldr	x0, [x2, #32]
  54:	str	x0, [sp, #144]
  58:	ldp	x0, x1, [x3]
  5c:	stp	x0, x1, [sp, #152]
  60:	ldp	x0, x1, [x3, #16]
  64:	stp	x0, x1, [sp, #168]
  68:	ldr	x0, [x3, #32]
  6c:	str	x0, [sp, #184]
  70:	ldp	x0, x1, [x4]
  74:	stp	x0, x1, [sp, #192]
  78:	ldp	x0, x1, [x4, #16]
  7c:	stp	x0, x1, [sp, #208]
  80:	ldr	x0, [x4, #32]
  84:	str	x0, [sp, #224]
  88:	ldp	x0, x1, [x5]
  8c:	stp	x0, x1, [sp, #232]
  90:	ldp	x0, x1, [x5, #16]
  94:	stp	x0, x1, [sp, #248]
  98:	ldr	x0, [x5, #32]
  9c:	str	x0, [sp, #264]
  a0:	add	x1, x8, #0x10
  a4:	str	x1, [x8]
  a8:	str	wzr, [x8, #8]
  ac:	mov	w0, #0x4                   	// #4
  b0:	str	w0, [x8, #12]
  b4:	mov	x3, #0x28                  	// #40
  b8:	mov	x2, #0x6                   	// #6
  bc:	mov	x0, x8
  c0:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  c4:	ldr	w0, [x19, #8]
  c8:	add	x0, x0, x0, lsl #2
  cc:	ldr	x3, [x19]
  d0:	mov	x2, #0xf0                  	// #240
  d4:	add	x1, sp, #0x20
  d8:	add	x0, x3, x0, lsl #3
  dc:	bl	0 <memcpy>
  e0:	ldr	w0, [x19, #8]
  e4:	mov	w1, w0
  e8:	add	x1, x1, #0x6
  ec:	ldr	w2, [x19, #12]
  f0:	cmp	x1, x2
  f4:	b.hi	110 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_+0x110>  // b.pmore
  f8:	add	w0, w0, #0x6
  fc:	str	w0, [x19, #8]
 100:	mov	x0, x19
 104:	ldr	x19, [sp, #16]
 108:	ldp	x29, x30, [sp], #272
 10c:	ret
 110:	adrp	x3, 0 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_>
 114:	add	x3, x3, #0x0
 118:	mov	w2, #0x43                  	// #67
 11c:	adrp	x1, 0 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_>
 120:	add	x1, x1, #0x0
 124:	adrp	x0, 0 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_S2_S2_EEENS0_11ValuesClassEDpT_>
 128:	add	x0, x0, #0x0
 12c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_EEENS0_11ValuesClassEDpT_:

0000000000000000 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_EEENS0_11ValuesClassEDpT_>:
   0:	sub	sp, sp, #0x50
   4:	ldp	x4, x5, [x0]
   8:	ldp	x2, x3, [x0, #16]
   c:	ldr	x0, [x0, #32]
  10:	str	x0, [sp, #32]
  14:	ldp	x6, x7, [x1]
  18:	stp	x6, x7, [sp, #40]
  1c:	ldp	x6, x7, [x1, #16]
  20:	stp	x6, x7, [sp, #56]
  24:	ldr	x0, [x1, #32]
  28:	str	x0, [sp, #72]
  2c:	add	x0, x8, #0x10
  30:	str	x0, [x8]
  34:	mov	w1, #0x4                   	// #4
  38:	str	w1, [x8, #12]
  3c:	stp	x4, x5, [x8, #16]
  40:	stp	x2, x3, [x8, #32]
  44:	ldp	x2, x3, [sp, #32]
  48:	stp	x2, x3, [x8, #48]
  4c:	ldp	x2, x3, [sp, #48]
  50:	stp	x2, x3, [x8, #64]
  54:	ldp	x2, x3, [sp, #64]
  58:	stp	x2, x3, [x8, #80]
  5c:	mov	w0, #0x2                   	// #2
  60:	str	w0, [x8, #8]
  64:	mov	x0, x8
  68:	add	sp, sp, #0x50
  6c:	ret

Disassembly of section .text._ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_EEENS0_11ValuesClassEDpT_:

0000000000000000 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_EEENS0_11ValuesClassEDpT_>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	ldp	x4, x5, [x0]
  14:	stp	x4, x5, [sp, #40]
  18:	ldp	x4, x5, [x0, #16]
  1c:	stp	x4, x5, [sp, #56]
  20:	ldr	x0, [x0, #32]
  24:	str	x0, [sp, #72]
  28:	ldp	x4, x5, [x1]
  2c:	stp	x4, x5, [sp, #80]
  30:	ldp	x4, x5, [x1, #16]
  34:	stp	x4, x5, [sp, #96]
  38:	ldr	x0, [x1, #32]
  3c:	str	x0, [sp, #112]
  40:	ldp	x0, x1, [x2]
  44:	stp	x0, x1, [sp, #120]
  48:	ldp	x0, x1, [x2, #16]
  4c:	stp	x0, x1, [sp, #136]
  50:	ldr	x0, [x2, #32]
  54:	str	x0, [sp, #152]
  58:	add	x0, x8, #0x10
  5c:	str	x0, [x8]
  60:	mov	w1, #0x4                   	// #4
  64:	str	w1, [x8, #12]
  68:	mov	x2, #0x78                  	// #120
  6c:	add	x1, sp, #0x28
  70:	bl	0 <memcpy>
  74:	mov	w0, #0x3                   	// #3
  78:	str	w0, [x19, #8]
  7c:	mov	x0, x19
  80:	ldr	x19, [sp, #16]
  84:	ldp	x29, x30, [sp], #160
  88:	ret

Disassembly of section .text._ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_EEENS0_11ValuesClassEDpT_:

0000000000000000 <_ZN4llvm2cl6valuesIJNS0_15OptionEnumValueES2_S2_S2_EEENS0_11ValuesClassEDpT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x8
  10:	ldp	x4, x5, [x0]
  14:	stp	x4, x5, [sp, #32]
  18:	ldp	x4, x5, [x0, #16]
  1c:	stp	x4, x5, [sp, #48]
  20:	ldr	x0, [x0, #32]
  24:	str	x0, [sp, #64]
  28:	ldp	x4, x5, [x1]
  2c:	stp	x4, x5, [sp, #72]
  30:	ldp	x4, x5, [x1, #16]
  34:	stp	x4, x5, [sp, #88]
  38:	ldr	x0, [x1, #32]
  3c:	str	x0, [sp, #104]
  40:	ldp	x0, x1, [x2]
  44:	stp	x0, x1, [sp, #112]
  48:	ldp	x0, x1, [x2, #16]
  4c:	stp	x0, x1, [sp, #128]
  50:	ldr	x0, [x2, #32]
  54:	str	x0, [sp, #144]
  58:	ldp	x0, x1, [x3]
  5c:	stp	x0, x1, [sp, #152]
  60:	ldp	x0, x1, [x3, #16]
  64:	stp	x0, x1, [sp, #168]
  68:	ldr	x0, [x3, #32]
  6c:	str	x0, [sp, #184]
  70:	add	x0, x8, #0x10
  74:	str	x0, [x8]
  78:	mov	w20, #0x4                   	// #4
  7c:	str	w20, [x8, #12]
  80:	mov	x2, #0xa0                  	// #160
  84:	add	x1, sp, #0x20
  88:	bl	0 <memcpy>
  8c:	str	w20, [x19, #8]
  90:	mov	x0, x19
  94:	ldp	x19, x20, [sp, #16]
  98:	ldp	x29, x30, [sp], #192
  9c:	ret

Disassembly of section .text._ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E:

0000000000000000 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x21, x0
  14:	mov	x19, x1
  18:	cbnz	x1, 3c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E+0x3c>
  1c:	ldp	x19, x20, [sp, #16]
  20:	ldr	x21, [sp, #32]
  24:	ldp	x29, x30, [sp], #48
  28:	ret
  2c:	bl	0 <_ZdlPv>
  30:	mov	x0, x20
  34:	bl	0 <_ZdlPv>
  38:	cbz	x19, 1c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E+0x1c>
  3c:	ldr	x1, [x19, #24]
  40:	mov	x0, x21
  44:	bl	0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E>
  48:	mov	x20, x19
  4c:	ldr	x19, [x19, #16]
  50:	ldr	x0, [x20, #64]
  54:	add	x1, x20, #0x50
  58:	cmp	x0, x1
  5c:	b.eq	64 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E+0x64>  // b.none
  60:	bl	0 <_ZdlPv>
  64:	ldr	x0, [x20, #32]
  68:	add	x1, x20, #0x30
  6c:	cmp	x0, x1
  70:	b.ne	2c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E+0x2c>  // b.any
  74:	b	30 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E+0x30>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x20, x0
  14:	str	x1, [sp, #72]
  18:	mov	x19, x1
  1c:	mov	x0, #0xffffffff            	// #4294967295
  20:	cmp	x1, x0
  24:	b.hi	c0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xc0>  // b.pmore
  28:	ldr	w2, [x20, #12]
  2c:	add	x2, x2, #0x2
  30:	orr	x2, x2, x2, lsr #1
  34:	orr	x2, x2, x2, lsr #2
  38:	orr	x2, x2, x2, lsr #4
  3c:	orr	x2, x2, x2, lsr #8
  40:	orr	x0, x2, x2, lsr #16
  44:	orr	x2, x0, x2, lsr #32
  48:	add	x2, x2, #0x1
  4c:	str	x2, [sp, #80]
  50:	cmp	x19, x2
  54:	add	x0, sp, #0x50
  58:	add	x1, sp, #0x48
  5c:	csel	x0, x0, x1, ls  // ls = plast
  60:	mov	x1, #0xffffffff            	// #4294967295
  64:	str	x1, [sp, #88]
  68:	ldr	x2, [x0]
  6c:	cmp	x2, x1
  70:	add	x1, sp, #0x58
  74:	csel	x0, x1, x0, hi  // hi = pmore
  78:	ldr	x22, [x0]
  7c:	str	x22, [sp, #80]
  80:	lsl	x19, x22, #5
  84:	mov	x0, x19
  88:	bl	0 <malloc>
  8c:	mov	x21, x0
  90:	cbz	x0, d4 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xd4>
  94:	ldr	x0, [x20]
  98:	ldr	w5, [x20, #8]
  9c:	add	x5, x0, x5, lsl #5
  a0:	cmp	x5, x0
  a4:	b.eq	194 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x194>  // b.none
  a8:	str	x23, [sp, #48]
  ac:	add	x3, x0, #0x10
  b0:	sub	x5, x5, x0
  b4:	add	x5, x21, x5
  b8:	mov	x1, x21
  bc:	b	128 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x128>
  c0:	mov	w1, #0x1                   	// #1
  c4:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
  c8:	add	x0, x0, #0x0
  cc:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  d0:	b	28 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x28>
  d4:	cbnz	x19, e8 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xe8>
  d8:	mov	x0, #0x1                   	// #1
  dc:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
  e0:	mov	x21, x0
  e4:	b	94 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x94>
  e8:	mov	w1, #0x1                   	// #1
  ec:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
  f0:	add	x0, x0, #0x0
  f4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  f8:	b	94 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x94>
  fc:	ldp	x6, x7, [x4]
 100:	stp	x6, x7, [x1, #16]
 104:	ldur	x0, [x2, #-8]
 108:	str	x0, [x1, #8]
 10c:	stur	x2, [x2, #-16]
 110:	stur	xzr, [x2, #-8]
 114:	strb	wzr, [x2]
 118:	add	x1, x1, #0x20
 11c:	add	x3, x3, #0x20
 120:	cmp	x1, x5
 124:	b.eq	150 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x150>  // b.none
 128:	add	x0, x1, #0x10
 12c:	str	x0, [x1]
 130:	mov	x2, x3
 134:	ldur	x4, [x3, #-16]
 138:	cmp	x3, x4
 13c:	b.eq	fc <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xfc>  // b.none
 140:	str	x4, [x1]
 144:	ldr	x0, [x3]
 148:	str	x0, [x1, #16]
 14c:	b	104 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x104>
 150:	ldr	x23, [x20]
 154:	ldr	w19, [x20, #8]
 158:	add	x19, x23, x19, lsl #5
 15c:	cmp	x19, x23
 160:	b.ne	174 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x174>  // b.any
 164:	ldr	x23, [sp, #48]
 168:	b	194 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x194>
 16c:	cmp	x19, x23
 170:	b.eq	190 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x190>  // b.none
 174:	sub	x19, x19, #0x20
 178:	mov	x1, x19
 17c:	ldr	x0, [x1], #16
 180:	cmp	x0, x1
 184:	b.eq	16c <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x16c>  // b.none
 188:	bl	0 <_ZdlPv>
 18c:	b	16c <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x16c>
 190:	ldr	x23, [sp, #48]
 194:	mov	x1, x20
 198:	ldr	x0, [x1], #16
 19c:	cmp	x0, x1
 1a0:	b.eq	1a8 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x1a8>  // b.none
 1a4:	bl	0 <free>
 1a8:	str	x21, [x20]
 1ac:	str	w22, [x20, #12]
 1b0:	ldp	x19, x20, [sp, #16]
 1b4:	ldp	x21, x22, [sp, #32]
 1b8:	ldp	x29, x30, [sp], #96
 1bc:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_:

0000000000000000 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	cmp	x0, x1
  14:	b.eq	64 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x64>  // b.none
  18:	stp	x21, x22, [sp, #32]
  1c:	str	x23, [sp, #48]
  20:	mov	x20, x1
  24:	ldr	w22, [x1, #8]
  28:	mov	w23, w22
  2c:	ldr	w21, [x0, #8]
  30:	cmp	x21, w22, uxtw
  34:	b.cc	94 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x94>  // b.lo, b.ul, b.last
  38:	cbz	x23, 58 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x58>
  3c:	lsl	x2, x23, #3
  40:	ldr	x1, [x1]
  44:	ldr	x0, [x0]
  48:	bl	0 <memmove>
  4c:	ldr	w0, [x19, #12]
  50:	cmp	x23, x0
  54:	b.hi	74 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x74>  // b.pmore
  58:	str	w22, [x19, #8]
  5c:	ldp	x21, x22, [sp, #32]
  60:	ldr	x23, [sp, #48]
  64:	mov	x0, x19
  68:	ldp	x19, x20, [sp, #16]
  6c:	ldp	x29, x30, [sp], #64
  70:	ret
  74:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
  78:	add	x3, x3, #0x0
  7c:	mov	w2, #0x43                  	// #67
  80:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
  84:	add	x1, x1, #0x0
  88:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
  8c:	add	x0, x0, #0x0
  90:	bl	0 <__assert_fail>
  94:	ldr	w0, [x0, #12]
  98:	cmp	x23, x0
  9c:	b.hi	100 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x100>  // b.pmore
  a0:	cbz	x21, b4 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xb4>
  a4:	lsl	x2, x21, #3
  a8:	ldr	x1, [x1]
  ac:	ldr	x0, [x19]
  b0:	bl	0 <memmove>
  b4:	ldr	x0, [x20]
  b8:	lsl	x21, x21, #3
  bc:	add	x1, x0, x21
  c0:	ldr	w2, [x20, #8]
  c4:	lsl	x2, x2, #3
  c8:	add	x0, x0, x2
  cc:	cmp	x1, x0
  d0:	b.eq	e4 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xe4>  // b.none
  d4:	ldr	x0, [x19]
  d8:	sub	x2, x2, x21
  dc:	add	x0, x0, x21
  e0:	bl	0 <memcpy>
  e4:	ldr	w0, [x19, #12]
  e8:	cmp	x23, x0
  ec:	b.hi	120 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x120>  // b.pmore
  f0:	str	w22, [x19, #8]
  f4:	ldp	x21, x22, [sp, #32]
  f8:	ldr	x23, [sp, #48]
  fc:	b	64 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x64>
 100:	str	wzr, [x19, #8]
 104:	mov	x3, #0x8                   	// #8
 108:	mov	x2, x23
 10c:	add	x1, x19, #0x10
 110:	mov	x0, x19
 114:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
 118:	mov	x21, #0x0                   	// #0
 11c:	b	b4 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xb4>
 120:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
 124:	add	x3, x3, #0x0
 128:	mov	w2, #0x43                  	// #67
 12c:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
 130:	add	x1, x1, #0x0
 134:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
 138:	add	x0, x0, #0x0
 13c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA13_cJNS0_4descEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA13_cJNS0_4descEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x21, x1
  18:	mov	x20, x2
  1c:	mov	x0, x1
  20:	bl	0 <strlen>
  24:	mov	x1, x21
  28:	mov	x2, x0
  2c:	mov	x0, x19
  30:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  34:	ldr	x1, [x20]
  38:	ldr	x0, [x20, #8]
  3c:	str	x1, [x19, #32]
  40:	str	x0, [x19, #40]
  44:	ldp	x19, x20, [sp, #16]
  48:	ldr	x21, [sp, #32]
  4c:	ldp	x29, x30, [sp], #48
  50:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIiLb0ENS0_6parserIiEEEEA14_cJNS0_4descENS0_11initializerIiEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIiLb0ENS0_6parserIiEEEEA14_cJNS0_4descENS0_11initializerIiEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x21, x1
  18:	mov	x20, x2
  1c:	mov	x22, x3
  20:	mov	x0, x1
  24:	bl	0 <strlen>
  28:	mov	x1, x21
  2c:	mov	x2, x0
  30:	mov	x0, x19
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	x1, [x20]
  3c:	ldr	x0, [x20, #8]
  40:	str	x1, [x19, #32]
  44:	str	x0, [x19, #40]
  48:	ldr	x0, [x22]
  4c:	ldr	w1, [x0]
  50:	str	w1, [x19, #136]
  54:	mov	w1, #0x1                   	// #1
  58:	strb	w1, [x19, #156]
  5c:	ldr	w0, [x0]
  60:	str	w0, [x19, #152]
  64:	ldp	x19, x20, [sp, #16]
  68:	ldp	x21, x22, [sp, #32]
  6c:	ldp	x29, x30, [sp], #48
  70:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA14_cJNS0_4descEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA14_cJNS0_4descEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x21, x1
  18:	mov	x20, x2
  1c:	mov	x0, x1
  20:	bl	0 <strlen>
  24:	mov	x1, x21
  28:	mov	x2, x0
  2c:	mov	x0, x19
  30:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  34:	ldr	x1, [x20]
  38:	ldr	x0, [x20, #8]
  3c:	str	x1, [x19, #32]
  40:	str	x0, [x19, #40]
  44:	ldp	x19, x20, [sp, #16]
  48:	ldr	x21, [sp, #32]
  4c:	ldp	x29, x30, [sp], #48
  50:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA15_cJNS0_4descEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA15_cJNS0_4descEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x21, x1
  18:	mov	x20, x2
  1c:	mov	x0, x1
  20:	bl	0 <strlen>
  24:	mov	x1, x21
  28:	mov	x2, x0
  2c:	mov	x0, x19
  30:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  34:	ldr	x1, [x20]
  38:	ldr	x0, [x20, #8]
  3c:	str	x1, [x19, #32]
  40:	str	x0, [x19, #40]
  44:	ldp	x19, x20, [sp, #16]
  48:	ldr	x21, [sp, #32]
  4c:	ldp	x29, x30, [sp], #48
  50:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA8_cJNS0_4descEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA8_cJNS0_4descEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x21, x1
  18:	mov	x20, x2
  1c:	mov	x0, x1
  20:	bl	0 <strlen>
  24:	mov	x1, x21
  28:	mov	x2, x0
  2c:	mov	x0, x19
  30:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  34:	ldr	x1, [x20]
  38:	ldr	x0, [x20, #8]
  3c:	str	x1, [x19, #32]
  40:	str	x0, [x19, #40]
  44:	ldp	x19, x20, [sp, #16]
  48:	ldr	x21, [sp, #32]
  4c:	ldp	x29, x30, [sp], #48
  50:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEEA6_cJNS0_4descEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEEA6_cJNS0_4descEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x21, x1
  18:	mov	x20, x2
  1c:	mov	x0, x1
  20:	bl	0 <strlen>
  24:	mov	x1, x21
  28:	mov	x2, x0
  2c:	mov	x0, x19
  30:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  34:	ldr	x1, [x20]
  38:	ldr	x0, [x20, #8]
  3c:	str	x1, [x19, #32]
  40:	str	x0, [x19, #40]
  44:	ldp	x19, x20, [sp, #16]
  48:	ldr	x21, [sp, #32]
  4c:	ldp	x29, x30, [sp], #48
  50:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS8_EEEEA6_cJNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS8_EEEEA6_cJNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	str	x23, [sp, #48]
  14:	mov	x19, x0
  18:	mov	x20, x1
  1c:	mov	x23, x2
  20:	mov	x22, x3
  24:	mov	x21, x4
  28:	mov	x0, x1
  2c:	bl	0 <strlen>
  30:	mov	x1, x20
  34:	mov	x2, x0
  38:	mov	x0, x19
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldr	w1, [x23]
  44:	cmp	w1, #0x8
  48:	b.eq	94 <_ZN4llvm2cl5applyINS0_4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS8_EEEEA6_cJNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEvPT_RKT0_DpRKT1_+0x94>  // b.none
  4c:	ldrb	w0, [x19, #11]
  50:	ubfx	x2, x0, #1, #5
  54:	orr	w1, w1, w2
  58:	bfi	w0, w1, #1, #5
  5c:	strb	w0, [x19, #11]
  60:	ldr	x1, [x22]
  64:	ldr	x0, [x22, #8]
  68:	str	x1, [x19, #32]
  6c:	str	x0, [x19, #40]
  70:	ldr	x1, [x21]
  74:	ldr	x0, [x21, #8]
  78:	str	x1, [x19, #48]
  7c:	str	x0, [x19, #56]
  80:	ldp	x19, x20, [sp, #16]
  84:	ldp	x21, x22, [sp, #32]
  88:	ldr	x23, [sp, #48]
  8c:	ldp	x29, x30, [sp], #64
  90:	ret
  94:	ldr	x0, [x19, #24]
  98:	cmp	x0, #0x1
  9c:	b.eq	4c <_ZN4llvm2cl5applyINS0_4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS8_EEEEA6_cJNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEvPT_RKT0_DpRKT1_+0x4c>  // b.none
  a0:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS8_EEEEA6_cJNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEvPT_RKT0_DpRKT1_>
  a4:	add	x3, x3, #0x0
  a8:	mov	w2, #0x50d                 	// #1293
  ac:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS8_EEEEA6_cJNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEvPT_RKT0_DpRKT1_>
  b0:	add	x1, x1, #0x0
  b4:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS8_EEEEA6_cJNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEvPT_RKT0_DpRKT1_>
  b8:	add	x0, x0, #0x0
  bc:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIjLb0ENS0_6parserIjEEEEA16_cJNS0_4descENS0_11initializerIiEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIjLb0ENS0_6parserIjEEEEA16_cJNS0_4descENS0_11initializerIiEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x21, x1
  18:	mov	x20, x2
  1c:	mov	x22, x3
  20:	mov	x0, x1
  24:	bl	0 <strlen>
  28:	mov	x1, x21
  2c:	mov	x2, x0
  30:	mov	x0, x19
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	x1, [x20]
  3c:	ldr	x0, [x20, #8]
  40:	str	x1, [x19, #32]
  44:	str	x0, [x19, #40]
  48:	ldr	x0, [x22]
  4c:	ldr	w0, [x0]
  50:	str	w0, [x19, #136]
  54:	mov	w1, #0x1                   	// #1
  58:	strb	w1, [x19, #156]
  5c:	str	w0, [x19, #152]
  60:	ldp	x19, x20, [sp, #16]
  64:	ldp	x21, x22, [sp, #32]
  68:	ldp	x29, x30, [sp], #48
  6c:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEENS0_4descEJNS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEENS0_4descEJNS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	ldr	x3, [x1]
   4:	ldr	x1, [x1, #8]
   8:	str	x3, [x0, #32]
   c:	str	x1, [x0, #40]
  10:	ldr	x1, [x2]
  14:	ldrb	w2, [x1]
  18:	strb	w2, [x0, #136]
  1c:	mov	w2, #0x1                   	// #1
  20:	strb	w2, [x0, #153]
  24:	ldrb	w1, [x1]
  28:	strb	w1, [x0, #152]
  2c:	ret

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	mov	x21, x2
  1c:	mov	x22, x3
  20:	strh	wzr, [x0, #8]
  24:	ldrb	w0, [x0, #10]
  28:	and	w0, w0, #0xffffff80
  2c:	strb	w0, [x19, #10]
  30:	ldrh	w0, [x19, #10]
  34:	and	w0, w0, #0xfffffe7f
  38:	strh	w0, [x19, #10]
  3c:	ubfx	x0, x0, #8, #32
  40:	and	w0, w0, #0x80
  44:	strb	w0, [x19, #11]
  48:	strh	wzr, [x19, #12]
  4c:	strh	wzr, [x19, #14]
  50:	str	xzr, [x19, #16]
  54:	str	xzr, [x19, #24]
  58:	str	xzr, [x19, #32]
  5c:	str	xzr, [x19, #40]
  60:	str	xzr, [x19, #48]
  64:	str	xzr, [x19, #56]
  68:	add	x0, x19, #0x50
  6c:	str	x0, [x19, #64]
  70:	mov	w1, #0x1                   	// #1
  74:	str	w1, [x19, #76]
  78:	add	x2, x19, #0x80
  7c:	str	xzr, [x19, #88]
  80:	str	x2, [x19, #96]
  84:	str	x2, [x19, #104]
  88:	str	w1, [x19, #112]
  8c:	str	wzr, [x19, #116]
  90:	str	wzr, [x19, #120]
  94:	adrp	x0, 0 <_ZN4llvm2cl15GeneralCategoryE>
  98:	ldr	x0, [x0]
  9c:	str	x0, [x19, #80]
  a0:	str	w1, [x19, #72]
  a4:	strb	wzr, [x19, #136]
  a8:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  ac:	ldr	x0, [x0]
  b0:	add	x0, x0, #0x10
  b4:	str	x0, [x19, #144]
  b8:	strb	w1, [x19, #153]
  bc:	strb	wzr, [x19, #152]
  c0:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  c4:	ldr	x0, [x0]
  c8:	add	x0, x0, #0x10
  cc:	str	x0, [x19]
  d0:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
  d4:	ldr	x0, [x0]
  d8:	add	x0, x0, #0x10
  dc:	str	x0, [x19, #160]
  e0:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  e4:	ldr	x0, [x0]
  e8:	str	x0, [x19, #192]
  ec:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  f0:	ldr	x0, [x0]
  f4:	str	x0, [x19, #184]
  f8:	mov	x0, x20
  fc:	bl	0 <strlen>
 100:	mov	x1, x20
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 110:	mov	x2, x22
 114:	mov	x1, x21
 118:	mov	x0, x19
 11c:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
 120:	mov	x0, x19
 124:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 128:	ldp	x19, x20, [sp, #16]
 12c:	ldp	x21, x22, [sp, #32]
 130:	ldp	x29, x30, [sp], #48
 134:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA31_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA31_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	mov	x21, x2
  1c:	mov	x22, x3
  20:	mov	x0, x1
  24:	bl	0 <strlen>
  28:	mov	x1, x20
  2c:	mov	x2, x0
  30:	mov	x0, x19
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	mov	x2, x22
  3c:	mov	x1, x21
  40:	mov	x0, x19
  44:	bl	0 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA31_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>
  48:	ldp	x19, x20, [sp, #16]
  4c:	ldp	x21, x22, [sp, #32]
  50:	ldp	x29, x30, [sp], #48
  54:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA27_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA27_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	mov	x21, x2
  1c:	mov	x22, x3
  20:	mov	x0, x1
  24:	bl	0 <strlen>
  28:	mov	x1, x20
  2c:	mov	x2, x0
  30:	mov	x0, x19
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	mov	x2, x22
  3c:	mov	x1, x21
  40:	mov	x0, x19
  44:	bl	0 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA27_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>
  48:	ldp	x19, x20, [sp, #16]
  4c:	ldp	x21, x22, [sp, #32]
  50:	ldp	x29, x30, [sp], #48
  54:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA12_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA12_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	mov	x21, x2
  1c:	mov	x22, x3
  20:	mov	x0, x1
  24:	bl	0 <strlen>
  28:	mov	x1, x20
  2c:	mov	x2, x0
  30:	mov	x0, x19
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	mov	x2, x22
  3c:	mov	x1, x21
  40:	mov	x0, x19
  44:	bl	0 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA12_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>
  48:	ldp	x19, x20, [sp, #16]
  4c:	ldp	x21, x22, [sp, #32]
  50:	ldp	x29, x30, [sp], #48
  54:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA10_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA10_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	mov	x21, x2
  1c:	mov	x22, x3
  20:	mov	x0, x1
  24:	bl	0 <strlen>
  28:	mov	x1, x20
  2c:	mov	x2, x0
  30:	mov	x0, x19
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	mov	x2, x22
  3c:	mov	x1, x21
  40:	mov	x0, x19
  44:	bl	0 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA10_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>
  48:	ldp	x19, x20, [sp, #16]
  4c:	ldp	x21, x22, [sp, #32]
  50:	ldp	x29, x30, [sp], #48
  54:	ret

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	mov	x21, x2
  1c:	mov	x22, x3
  20:	strh	wzr, [x0, #8]
  24:	ldrb	w0, [x0, #10]
  28:	and	w0, w0, #0xffffff80
  2c:	strb	w0, [x19, #10]
  30:	ldrh	w0, [x19, #10]
  34:	and	w0, w0, #0xfffffe7f
  38:	strh	w0, [x19, #10]
  3c:	ubfx	x0, x0, #8, #32
  40:	and	w0, w0, #0x80
  44:	strb	w0, [x19, #11]
  48:	strh	wzr, [x19, #12]
  4c:	strh	wzr, [x19, #14]
  50:	str	xzr, [x19, #16]
  54:	str	xzr, [x19, #24]
  58:	str	xzr, [x19, #32]
  5c:	str	xzr, [x19, #40]
  60:	str	xzr, [x19, #48]
  64:	str	xzr, [x19, #56]
  68:	add	x0, x19, #0x50
  6c:	str	x0, [x19, #64]
  70:	mov	w1, #0x1                   	// #1
  74:	str	w1, [x19, #76]
  78:	add	x2, x19, #0x80
  7c:	str	xzr, [x19, #88]
  80:	str	x2, [x19, #96]
  84:	str	x2, [x19, #104]
  88:	str	w1, [x19, #112]
  8c:	str	wzr, [x19, #116]
  90:	str	wzr, [x19, #120]
  94:	adrp	x0, 0 <_ZN4llvm2cl15GeneralCategoryE>
  98:	ldr	x0, [x0]
  9c:	str	x0, [x19, #80]
  a0:	str	w1, [x19, #72]
  a4:	strb	wzr, [x19, #136]
  a8:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  ac:	ldr	x0, [x0]
  b0:	add	x0, x0, #0x10
  b4:	str	x0, [x19, #144]
  b8:	strb	w1, [x19, #153]
  bc:	strb	wzr, [x19, #152]
  c0:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  c4:	ldr	x0, [x0]
  c8:	add	x0, x0, #0x10
  cc:	str	x0, [x19]
  d0:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
  d4:	ldr	x0, [x0]
  d8:	add	x0, x0, #0x10
  dc:	str	x0, [x19, #160]
  e0:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  e4:	ldr	x0, [x0]
  e8:	str	x0, [x19, #192]
  ec:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  f0:	ldr	x0, [x0]
  f4:	str	x0, [x19, #184]
  f8:	mov	x0, x20
  fc:	bl	0 <strlen>
 100:	mov	x1, x20
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 110:	mov	x2, x22
 114:	mov	x1, x21
 118:	mov	x0, x19
 11c:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
 120:	mov	x0, x19
 124:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 128:	ldp	x19, x20, [sp, #16]
 12c:	ldp	x21, x22, [sp, #32]
 130:	ldp	x29, x30, [sp], #48
 134:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA14_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA14_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	mov	x21, x2
  1c:	mov	x22, x3
  20:	mov	x0, x1
  24:	bl	0 <strlen>
  28:	mov	x1, x20
  2c:	mov	x2, x0
  30:	mov	x0, x19
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	mov	x2, x22
  3c:	mov	x1, x21
  40:	mov	x0, x19
  44:	bl	0 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA14_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>
  48:	ldp	x19, x20, [sp, #16]
  4c:	ldp	x21, x22, [sp, #32]
  50:	ldp	x29, x30, [sp], #48
  54:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA18_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA18_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	mov	x21, x2
  1c:	mov	x22, x3
  20:	mov	x0, x1
  24:	bl	0 <strlen>
  28:	mov	x1, x20
  2c:	mov	x2, x0
  30:	mov	x0, x19
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	mov	x2, x22
  3c:	mov	x1, x21
  40:	mov	x0, x19
  44:	bl	0 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA18_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>
  48:	ldp	x19, x20, [sp, #16]
  4c:	ldp	x21, x22, [sp, #32]
  50:	ldp	x29, x30, [sp], #48
  54:	ret

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	mov	x21, x2
  1c:	mov	x22, x3
  20:	strh	wzr, [x0, #8]
  24:	ldrb	w0, [x0, #10]
  28:	and	w0, w0, #0xffffff80
  2c:	strb	w0, [x19, #10]
  30:	ldrh	w0, [x19, #10]
  34:	and	w0, w0, #0xfffffe7f
  38:	strh	w0, [x19, #10]
  3c:	ubfx	x0, x0, #8, #32
  40:	and	w0, w0, #0x80
  44:	strb	w0, [x19, #11]
  48:	strh	wzr, [x19, #12]
  4c:	strh	wzr, [x19, #14]
  50:	str	xzr, [x19, #16]
  54:	str	xzr, [x19, #24]
  58:	str	xzr, [x19, #32]
  5c:	str	xzr, [x19, #40]
  60:	str	xzr, [x19, #48]
  64:	str	xzr, [x19, #56]
  68:	add	x0, x19, #0x50
  6c:	str	x0, [x19, #64]
  70:	mov	w1, #0x1                   	// #1
  74:	str	w1, [x19, #76]
  78:	add	x2, x19, #0x80
  7c:	str	xzr, [x19, #88]
  80:	str	x2, [x19, #96]
  84:	str	x2, [x19, #104]
  88:	str	w1, [x19, #112]
  8c:	str	wzr, [x19, #116]
  90:	str	wzr, [x19, #120]
  94:	adrp	x0, 0 <_ZN4llvm2cl15GeneralCategoryE>
  98:	ldr	x0, [x0]
  9c:	str	x0, [x19, #80]
  a0:	str	w1, [x19, #72]
  a4:	strb	wzr, [x19, #136]
  a8:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  ac:	ldr	x0, [x0]
  b0:	add	x0, x0, #0x10
  b4:	str	x0, [x19, #144]
  b8:	strb	w1, [x19, #153]
  bc:	strb	wzr, [x19, #152]
  c0:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  c4:	ldr	x0, [x0]
  c8:	add	x0, x0, #0x10
  cc:	str	x0, [x19]
  d0:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
  d4:	ldr	x0, [x0]
  d8:	add	x0, x0, #0x10
  dc:	str	x0, [x19, #160]
  e0:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  e4:	ldr	x0, [x0]
  e8:	str	x0, [x19, #192]
  ec:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  f0:	ldr	x0, [x0]
  f4:	str	x0, [x19, #184]
  f8:	mov	x0, x20
  fc:	bl	0 <strlen>
 100:	mov	x1, x20
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 110:	mov	x2, x22
 114:	mov	x1, x21
 118:	mov	x0, x19
 11c:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
 120:	mov	x0, x19
 124:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 128:	ldp	x19, x20, [sp, #16]
 12c:	ldp	x21, x22, [sp, #32]
 130:	ldp	x29, x30, [sp], #48
 134:	ret

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	mov	x21, x2
  1c:	mov	x22, x3
  20:	strh	wzr, [x0, #8]
  24:	ldrb	w0, [x0, #10]
  28:	and	w0, w0, #0xffffff80
  2c:	strb	w0, [x19, #10]
  30:	ldrh	w0, [x19, #10]
  34:	and	w0, w0, #0xfffffe7f
  38:	strh	w0, [x19, #10]
  3c:	ubfx	x0, x0, #8, #32
  40:	and	w0, w0, #0x80
  44:	strb	w0, [x19, #11]
  48:	strh	wzr, [x19, #12]
  4c:	strh	wzr, [x19, #14]
  50:	str	xzr, [x19, #16]
  54:	str	xzr, [x19, #24]
  58:	str	xzr, [x19, #32]
  5c:	str	xzr, [x19, #40]
  60:	str	xzr, [x19, #48]
  64:	str	xzr, [x19, #56]
  68:	add	x0, x19, #0x50
  6c:	str	x0, [x19, #64]
  70:	mov	w1, #0x1                   	// #1
  74:	str	w1, [x19, #76]
  78:	add	x2, x19, #0x80
  7c:	str	xzr, [x19, #88]
  80:	str	x2, [x19, #96]
  84:	str	x2, [x19, #104]
  88:	str	w1, [x19, #112]
  8c:	str	wzr, [x19, #116]
  90:	str	wzr, [x19, #120]
  94:	adrp	x0, 0 <_ZN4llvm2cl15GeneralCategoryE>
  98:	ldr	x0, [x0]
  9c:	str	x0, [x19, #80]
  a0:	str	w1, [x19, #72]
  a4:	strb	wzr, [x19, #136]
  a8:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  ac:	ldr	x0, [x0]
  b0:	add	x0, x0, #0x10
  b4:	str	x0, [x19, #144]
  b8:	strb	w1, [x19, #153]
  bc:	strb	wzr, [x19, #152]
  c0:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  c4:	ldr	x0, [x0]
  c8:	add	x0, x0, #0x10
  cc:	str	x0, [x19]
  d0:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
  d4:	ldr	x0, [x0]
  d8:	add	x0, x0, #0x10
  dc:	str	x0, [x19, #160]
  e0:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  e4:	ldr	x0, [x0]
  e8:	str	x0, [x19, #192]
  ec:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  f0:	ldr	x0, [x0]
  f4:	str	x0, [x19, #184]
  f8:	mov	x0, x20
  fc:	bl	0 <strlen>
 100:	mov	x1, x20
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 110:	mov	x2, x22
 114:	mov	x1, x21
 118:	mov	x0, x19
 11c:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
 120:	mov	x0, x19
 124:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 128:	ldp	x19, x20, [sp, #16]
 12c:	ldp	x21, x22, [sp, #32]
 130:	ldp	x29, x30, [sp], #48
 134:	ret

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	mov	x21, x2
  1c:	mov	x22, x3
  20:	strh	wzr, [x0, #8]
  24:	ldrb	w0, [x0, #10]
  28:	and	w0, w0, #0xffffff80
  2c:	strb	w0, [x19, #10]
  30:	ldrh	w0, [x19, #10]
  34:	and	w0, w0, #0xfffffe7f
  38:	strh	w0, [x19, #10]
  3c:	ubfx	x0, x0, #8, #32
  40:	and	w0, w0, #0x80
  44:	strb	w0, [x19, #11]
  48:	strh	wzr, [x19, #12]
  4c:	strh	wzr, [x19, #14]
  50:	str	xzr, [x19, #16]
  54:	str	xzr, [x19, #24]
  58:	str	xzr, [x19, #32]
  5c:	str	xzr, [x19, #40]
  60:	str	xzr, [x19, #48]
  64:	str	xzr, [x19, #56]
  68:	add	x0, x19, #0x50
  6c:	str	x0, [x19, #64]
  70:	mov	w1, #0x1                   	// #1
  74:	str	w1, [x19, #76]
  78:	add	x2, x19, #0x80
  7c:	str	xzr, [x19, #88]
  80:	str	x2, [x19, #96]
  84:	str	x2, [x19, #104]
  88:	str	w1, [x19, #112]
  8c:	str	wzr, [x19, #116]
  90:	str	wzr, [x19, #120]
  94:	adrp	x0, 0 <_ZN4llvm2cl15GeneralCategoryE>
  98:	ldr	x0, [x0]
  9c:	str	x0, [x19, #80]
  a0:	str	w1, [x19, #72]
  a4:	strb	wzr, [x19, #136]
  a8:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  ac:	ldr	x0, [x0]
  b0:	add	x0, x0, #0x10
  b4:	str	x0, [x19, #144]
  b8:	strb	w1, [x19, #153]
  bc:	strb	wzr, [x19, #152]
  c0:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  c4:	ldr	x0, [x0]
  c8:	add	x0, x0, #0x10
  cc:	str	x0, [x19]
  d0:	adrp	x0, 0 <_ZTVN4llvm2cl6parserIbEE>
  d4:	ldr	x0, [x0]
  d8:	add	x0, x0, #0x10
  dc:	str	x0, [x19, #160]
  e0:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  e4:	ldr	x0, [x0]
  e8:	str	x0, [x19, #192]
  ec:	adrp	x0, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  f0:	ldr	x0, [x0]
  f4:	str	x0, [x19, #184]
  f8:	mov	x0, x20
  fc:	bl	0 <strlen>
 100:	mov	x1, x20
 104:	mov	x2, x0
 108:	mov	x0, x19
 10c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
 110:	mov	x2, x22
 114:	mov	x1, x21
 118:	mov	x0, x19
 11c:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC1IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
 120:	mov	x0, x19
 124:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
 128:	ldp	x19, x20, [sp, #16]
 12c:	ldp	x21, x22, [sp, #32]
 130:	ldp	x29, x30, [sp], #48
 134:	ret

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	cmp	x1, #0x0
  14:	ccmp	x1, x2, #0x4, eq  // eq = none
  18:	b.ne	68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x68>  // b.any
  1c:	mov	x20, x0
  20:	mov	x21, x1
  24:	sub	x19, x2, x1
  28:	str	x19, [sp, #56]
  2c:	cmp	x19, #0xf
  30:	b.hi	74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x74>  // b.pmore
  34:	ldr	x0, [x0]
  38:	cmp	x19, #0x1
  3c:	b.ne	9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x9c>  // b.any
  40:	ldrb	w1, [x1]
  44:	strb	w1, [x0]
  48:	ldr	x0, [sp, #56]
  4c:	str	x0, [x20, #8]
  50:	ldr	x1, [x20]
  54:	strb	wzr, [x1, x0]
  58:	ldp	x19, x20, [sp, #16]
  5c:	ldr	x21, [sp, #32]
  60:	ldp	x29, x30, [sp], #64
  64:	ret
  68:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
  6c:	add	x0, x0, #0x0
  70:	bl	0 <_ZSt19__throw_logic_errorPKc>
  74:	mov	x2, #0x0                   	// #0
  78:	add	x1, sp, #0x38
  7c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  80:	str	x0, [x20]
  84:	ldr	x1, [sp, #56]
  88:	str	x1, [x20, #16]
  8c:	mov	x2, x19
  90:	mov	x1, x21
  94:	bl	0 <memcpy>
  98:	b	48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x48>
  9c:	cbz	x19, 48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x48>
  a0:	b	8c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x8c>

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	cmp	x1, #0x0
  14:	ccmp	x1, x2, #0x4, eq  // eq = none
  18:	b.ne	68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x68>  // b.any
  1c:	mov	x20, x0
  20:	mov	x21, x1
  24:	sub	x19, x2, x1
  28:	str	x19, [sp, #56]
  2c:	cmp	x19, #0xf
  30:	b.hi	74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x74>  // b.pmore
  34:	ldr	x0, [x0]
  38:	cmp	x19, #0x1
  3c:	b.ne	9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x9c>  // b.any
  40:	ldrb	w1, [x1]
  44:	strb	w1, [x0]
  48:	ldr	x0, [sp, #56]
  4c:	str	x0, [x20, #8]
  50:	ldr	x1, [x20]
  54:	strb	wzr, [x1, x0]
  58:	ldp	x19, x20, [sp, #16]
  5c:	ldr	x21, [sp, #32]
  60:	ldp	x29, x30, [sp], #64
  64:	ret
  68:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>
  6c:	add	x0, x0, #0x0
  70:	bl	0 <_ZSt19__throw_logic_errorPKc>
  74:	mov	x2, #0x0                   	// #0
  78:	add	x1, sp, #0x38
  7c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  80:	str	x0, [x20]
  84:	ldr	x1, [sp, #56]
  88:	str	x1, [x20, #16]
  8c:	mov	x2, x19
  90:	mov	x1, x21
  94:	bl	0 <memcpy>
  98:	b	48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x48>
  9c:	cbz	x19, 48 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x48>
  a0:	b	8c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x8c>

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x21, x22, [sp, #32]
   c:	mov	x21, x0
  10:	cmp	x1, x0
  14:	b.eq	f0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xf0>  // b.none
  18:	stp	x19, x20, [sp, #16]
  1c:	stp	x23, x24, [sp, #48]
  20:	str	x25, [sp, #64]
  24:	mov	x25, x1
  28:	ldr	x22, [x1, #8]
  2c:	ldr	x19, [x1]
  30:	sub	x23, x22, x19
  34:	asr	x24, x23, #5
  38:	ldr	x20, [x0]
  3c:	ldr	x0, [x0, #16]
  40:	sub	x0, x0, x20
  44:	cmp	x24, x0, asr #5
  48:	b.hi	100 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x100>  // b.pmore
  4c:	ldr	x0, [x21, #8]
  50:	sub	x0, x0, x20
  54:	asr	x22, x0, #5
  58:	cmp	x24, x0, asr #5
  5c:	b.ls	1b4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x1b4>  // b.plast
  60:	cmp	x0, #0x0
  64:	b.le	88 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x88>
  68:	mov	x1, x19
  6c:	mov	x0, x20
  70:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  74:	add	x19, x19, #0x20
  78:	add	x20, x20, #0x20
  7c:	sub	x22, x22, #0x1
  80:	cmp	x22, #0x0
  84:	b.gt	68 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x68>
  88:	ldr	x20, [x21, #8]
  8c:	ldr	x19, [x21]
  90:	sub	x0, x20, x19
  94:	ldr	x19, [x25]
  98:	add	x19, x19, x0
  9c:	ldr	x22, [x25, #8]
  a0:	cmp	x19, x22
  a4:	b.eq	d8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xd8>  // b.none
  a8:	add	x0, x20, #0x10
  ac:	str	x0, [x20]
  b0:	ldr	x1, [x19]
  b4:	ldr	x2, [x19, #8]
  b8:	mov	w3, #0x0                   	// #0
  bc:	add	x2, x1, x2
  c0:	mov	x0, x20
  c4:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_>
  c8:	add	x19, x19, #0x20
  cc:	add	x20, x20, #0x20
  d0:	cmp	x22, x19
  d4:	b.ne	a8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xa8>  // b.any
  d8:	ldr	x0, [x21]
  dc:	add	x23, x0, x23
  e0:	str	x23, [x21, #8]
  e4:	ldp	x19, x20, [sp, #16]
  e8:	ldp	x23, x24, [sp, #48]
  ec:	ldr	x25, [sp, #64]
  f0:	mov	x0, x21
  f4:	ldp	x21, x22, [sp, #32]
  f8:	ldp	x29, x30, [sp], #80
  fc:	ret
 100:	cbz	x24, 188 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x188>
 104:	mov	x0, #0x3ffffffffffffff     	// #288230376151711743
 108:	cmp	x24, x0
 10c:	b.hi	184 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x184>  // b.pmore
 110:	mov	x0, x23
 114:	bl	0 <_Znwm>
 118:	mov	x24, x0
 11c:	cmp	x19, x22
 120:	b.eq	158 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x158>  // b.none
 124:	mov	x20, x24
 128:	add	x0, x20, #0x10
 12c:	str	x0, [x20]
 130:	ldr	x1, [x19]
 134:	ldr	x2, [x19, #8]
 138:	mov	w3, #0x0                   	// #0
 13c:	add	x2, x1, x2
 140:	mov	x0, x20
 144:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_>
 148:	add	x20, x20, #0x20
 14c:	add	x19, x19, #0x20
 150:	cmp	x22, x19
 154:	b.ne	128 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x128>  // b.any
 158:	ldr	x19, [x21]
 15c:	ldr	x20, [x21, #8]
 160:	cmp	x19, x20
 164:	b.ne	19c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x19c>  // b.any
 168:	ldr	x0, [x21]
 16c:	cbz	x0, 174 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x174>
 170:	bl	0 <_ZdlPv>
 174:	str	x24, [x21]
 178:	add	x24, x24, x23
 17c:	str	x24, [x21, #16]
 180:	b	d8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xd8>
 184:	bl	0 <_ZSt17__throw_bad_allocv>
 188:	mov	x24, #0x0                   	// #0
 18c:	b	11c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x11c>
 190:	add	x19, x19, #0x20
 194:	cmp	x20, x19
 198:	b.eq	168 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x168>  // b.none
 19c:	mov	x1, x19
 1a0:	ldr	x0, [x1], #16
 1a4:	cmp	x0, x1
 1a8:	b.eq	190 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x190>  // b.none
 1ac:	bl	0 <_ZdlPv>
 1b0:	b	190 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x190>
 1b4:	cmp	x23, #0x0
 1b8:	b.le	1f0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x1f0>
 1bc:	mov	x22, x20
 1c0:	mov	x1, x19
 1c4:	mov	x0, x22
 1c8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 1cc:	add	x19, x19, #0x20
 1d0:	add	x22, x22, #0x20
 1d4:	sub	x24, x24, #0x1
 1d8:	cmp	x24, #0x0
 1dc:	b.gt	1c0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x1c0>
 1e0:	cmp	x23, #0x0
 1e4:	mov	x0, #0x20                  	// #32
 1e8:	csel	x0, x23, x0, gt
 1ec:	add	x20, x20, x0
 1f0:	ldr	x19, [x21, #8]
 1f4:	cmp	x19, x20
 1f8:	b.ne	20c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x20c>  // b.any
 1fc:	b	d8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xd8>
 200:	add	x20, x20, #0x20
 204:	cmp	x19, x20
 208:	b.eq	d8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xd8>  // b.none
 20c:	mov	x1, x20
 210:	ldr	x0, [x1], #16
 214:	cmp	x0, x1
 218:	b.eq	200 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x200>  // b.none
 21c:	bl	0 <_ZdlPv>
 220:	b	200 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x200>

Disassembly of section .text._ZN4llvm2cl5applyINS0_5aliasENS0_8aliasoptEEEvPT_RKT0_:

0000000000000000 <_ZN4llvm2cl5applyINS0_5aliasENS0_8aliasoptEEEvPT_RKT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x20, [x1]
  14:	ldr	x0, [x0, #136]
  18:	cbz	x0, 58 <_ZN4llvm2cl5applyINS0_5aliasENS0_8aliasoptEEEvPT_RKT0_+0x58>
  1c:	str	xzr, [sp, #48]
  20:	mov	w0, #0x1                   	// #1
  24:	strb	w0, [sp, #57]
  28:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_5aliasENS0_8aliasoptEEEvPT_RKT0_>
  2c:	add	x0, x0, #0x0
  30:	str	x0, [sp, #40]
  34:	mov	w0, #0x3                   	// #3
  38:	strb	w0, [sp, #56]
  3c:	bl	0 <_ZN4llvm4errsEv>
  40:	mov	x4, x0
  44:	mov	x2, #0x0                   	// #0
  48:	mov	x3, #0x0                   	// #0
  4c:	add	x1, sp, #0x28
  50:	mov	x0, x19
  54:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  58:	str	x20, [x19, #136]
  5c:	ldp	x19, x20, [sp, #16]
  60:	ldp	x29, x30, [sp], #64
  64:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_5aliasEA2_cJNS0_4descENS0_8aliasoptEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_5aliasEA2_cJNS0_4descENS0_8aliasoptEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x21, x1
  18:	mov	x20, x2
  1c:	mov	x22, x3
  20:	mov	x0, x1
  24:	bl	0 <strlen>
  28:	mov	x1, x21
  2c:	mov	x2, x0
  30:	mov	x0, x19
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	x1, [x20]
  3c:	ldr	x0, [x20, #8]
  40:	str	x1, [x19, #32]
  44:	str	x0, [x19, #40]
  48:	mov	x1, x22
  4c:	mov	x0, x19
  50:	bl	0 <_ZN4llvm2cl5applyINS0_5aliasEA2_cJNS0_4descENS0_8aliasoptEEEEvPT_RKT0_DpRKT1_>
  54:	ldp	x19, x20, [sp, #16]
  58:	ldp	x21, x22, [sp, #32]
  5c:	ldp	x29, x30, [sp], #48
  60:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	ldr	x20, [x1]
  14:	ldr	w21, [x1, #8]
  18:	add	x21, x21, x21, lsl #2
  1c:	add	x21, x20, x21, lsl #3
  20:	cmp	x20, x21
  24:	b.eq	138 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x138>  // b.none
  28:	stp	x23, x24, [sp, #48]
  2c:	stp	x25, x26, [sp, #64]
  30:	stp	x27, x28, [sp, #80]
  34:	mov	x19, x0
  38:	add	x0, sp, #0xc8
  3c:	str	x0, [sp, #120]
  40:	add	x0, sp, #0x98
  44:	str	x0, [sp, #128]
  48:	adrp	x26, 0 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
  4c:	ldr	x0, [x26]
  50:	add	x0, x0, #0x10
  54:	str	x0, [sp, #112]
  58:	ldr	x22, [x20]
  5c:	ldr	x0, [x20, #8]
  60:	str	x22, [sp, #160]
  64:	str	x0, [sp, #168]
  68:	ldp	x0, x1, [x20, #16]
  6c:	stp	x0, x1, [sp, #176]
  70:	ldr	x0, [x20, #32]
  74:	str	x0, [sp, #192]
  78:	ldr	w27, [x20, #16]
  7c:	ldr	x25, [sp, #168]
  80:	ldr	x28, [sp, #184]
  84:	str	x0, [sp, #104]
  88:	mov	x1, x22
  8c:	mov	x2, x25
  90:	add	x0, x19, #0xa0
  94:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  98:	ldr	w1, [x19, #184]
  9c:	cmp	w0, w1
  a0:	b.ne	148 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x148>  // b.any
  a4:	ldr	w0, [x19, #188]
  a8:	cmp	w1, w0
  ac:	b.cs	168 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x168>  // b.hs, b.nlast
  b0:	ldr	w0, [x19, #184]
  b4:	add	x0, x0, x0, lsl #1
  b8:	lsl	x0, x0, #4
  bc:	ldr	x2, [x19, #176]
  c0:	add	x1, x2, x0
  c4:	str	x22, [x2, x0]
  c8:	str	x25, [x1, #8]
  cc:	str	x28, [x1, #16]
  d0:	ldr	x0, [sp, #104]
  d4:	str	x0, [x1, #24]
  d8:	str	w27, [x1, #40]
  dc:	mov	w2, #0x1                   	// #1
  e0:	strb	w2, [x1, #44]
  e4:	ldr	x0, [x26]
  e8:	add	x0, x0, #0x10
  ec:	str	x0, [x1, #32]
  f0:	ldr	w0, [x19, #184]
  f4:	mov	w1, w0
  f8:	add	x1, x1, #0x1
  fc:	ldr	w2, [x19, #188]
 100:	cmp	x1, x2
 104:	b.hi	278 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x278>  // b.pmore
 108:	add	w0, w0, #0x1
 10c:	str	w0, [x19, #184]
 110:	mov	x1, x22
 114:	mov	x2, x25
 118:	ldr	x0, [x19, #168]
 11c:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 120:	add	x20, x20, #0x28
 124:	cmp	x21, x20
 128:	b.ne	58 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x58>  // b.any
 12c:	ldp	x23, x24, [sp, #48]
 130:	ldp	x25, x26, [sp, #64]
 134:	ldp	x27, x28, [sp, #80]
 138:	ldp	x19, x20, [sp, #16]
 13c:	ldp	x21, x22, [sp, #32]
 140:	ldp	x29, x30, [sp], #208
 144:	ret
 148:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x355                 	// #853
 154:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 158:	add	x1, x1, #0x0
 15c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 160:	add	x0, x0, #0x0
 164:	bl	0 <__assert_fail>
 168:	mov	w0, w0
 16c:	add	x0, x0, #0x2
 170:	orr	x0, x0, x0, lsr #1
 174:	orr	x0, x0, x0, lsr #2
 178:	orr	x0, x0, x0, lsr #4
 17c:	orr	x0, x0, x0, lsr #8
 180:	orr	x1, x0, x0, lsr #16
 184:	orr	x0, x1, x0, lsr #32
 188:	add	x0, x0, #0x1
 18c:	str	x0, [sp, #152]
 190:	mov	x1, #0xffffffff            	// #4294967295
 194:	str	x1, [sp, #200]
 198:	cmp	x0, x1
 19c:	ldr	x0, [sp, #128]
 1a0:	ldr	x1, [sp, #120]
 1a4:	csel	x0, x0, x1, ls  // ls = plast
 1a8:	ldr	x24, [x0]
 1ac:	str	x24, [sp, #152]
 1b0:	add	x0, x24, x24, lsl #1
 1b4:	lsl	x0, x0, #4
 1b8:	str	x0, [sp, #136]
 1bc:	bl	0 <malloc>
 1c0:	mov	x23, x0
 1c4:	cbz	x0, 24c <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x24c>
 1c8:	ldr	x3, [x19, #176]
 1cc:	ldr	w0, [x19, #184]
 1d0:	add	x0, x0, x0, lsl #1
 1d4:	add	x0, x3, x0, lsl #4
 1d8:	cmp	x3, x0
 1dc:	b.eq	22c <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x22c>  // b.none
 1e0:	mov	x2, x3
 1e4:	mov	x1, x23
 1e8:	ldp	x4, x5, [x2]
 1ec:	stp	x4, x5, [x1]
 1f0:	ldp	x4, x5, [x2, #16]
 1f4:	stp	x4, x5, [x1, #16]
 1f8:	ldr	w4, [x2, #40]
 1fc:	str	w4, [x1, #40]
 200:	ldrb	w4, [x2, #44]
 204:	strb	w4, [x1, #44]
 208:	ldr	x4, [sp, #112]
 20c:	str	x4, [x1, #32]
 210:	add	x1, x1, #0x30
 214:	add	x2, x2, #0x30
 218:	cmp	x0, x2
 21c:	b.ne	1e8 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1e8>  // b.any
 220:	sub	x0, x0, #0x30
 224:	cmp	x3, x0
 228:	b.ne	220 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x220>  // b.any
 22c:	ldr	x0, [x19, #176]
 230:	add	x1, x19, #0xc0
 234:	cmp	x0, x1
 238:	b.eq	240 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x240>  // b.none
 23c:	bl	0 <free>
 240:	str	x23, [x19, #176]
 244:	str	w24, [x19, #188]
 248:	b	b0 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0xb0>
 24c:	ldr	x0, [sp, #136]
 250:	cbnz	x0, 264 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x264>
 254:	mov	x0, #0x1                   	// #1
 258:	bl	0 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 25c:	mov	x23, x0
 260:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 264:	mov	w1, #0x1                   	// #1
 268:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 26c:	add	x0, x0, #0x0
 270:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 274:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 278:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 27c:	add	x3, x3, #0x0
 280:	mov	w2, #0x43                  	// #67
 284:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 288:	add	x1, x1, #0x0
 28c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 290:	add	x0, x0, #0x0
 294:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEEA17_cJNS0_4descENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEEA17_cJNS0_4descENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x0
  14:	mov	x21, x1
  18:	mov	x20, x2
  1c:	mov	x22, x3
  20:	mov	x0, x1
  24:	bl	0 <strlen>
  28:	mov	x1, x21
  2c:	mov	x2, x0
  30:	mov	x0, x19
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	x1, [x20]
  3c:	ldr	x0, [x20, #8]
  40:	str	x1, [x19, #32]
  44:	str	x0, [x19, #40]
  48:	mov	x1, x22
  4c:	mov	x0, x19
  50:	bl	0 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEEA17_cJNS0_4descENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>
  54:	ldp	x19, x20, [sp, #16]
  58:	ldp	x21, x22, [sp, #32]
  5c:	ldp	x29, x30, [sp], #48
  60:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	ldr	x20, [x1]
  14:	ldr	w21, [x1, #8]
  18:	add	x21, x21, x21, lsl #2
  1c:	add	x21, x20, x21, lsl #3
  20:	cmp	x20, x21
  24:	b.eq	138 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x138>  // b.none
  28:	stp	x23, x24, [sp, #48]
  2c:	stp	x25, x26, [sp, #64]
  30:	stp	x27, x28, [sp, #80]
  34:	mov	x19, x0
  38:	add	x0, sp, #0xc8
  3c:	str	x0, [sp, #120]
  40:	add	x0, sp, #0x98
  44:	str	x0, [sp, #128]
  48:	adrp	x26, 0 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
  4c:	ldr	x0, [x26]
  50:	add	x0, x0, #0x10
  54:	str	x0, [sp, #112]
  58:	ldr	x22, [x20]
  5c:	ldr	x0, [x20, #8]
  60:	str	x22, [sp, #160]
  64:	str	x0, [sp, #168]
  68:	ldp	x0, x1, [x20, #16]
  6c:	stp	x0, x1, [sp, #176]
  70:	ldr	x0, [x20, #32]
  74:	str	x0, [sp, #192]
  78:	ldr	w27, [x20, #16]
  7c:	ldr	x25, [sp, #168]
  80:	ldr	x28, [sp, #184]
  84:	str	x0, [sp, #104]
  88:	mov	x1, x22
  8c:	mov	x2, x25
  90:	add	x0, x19, #0xa0
  94:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  98:	ldr	w1, [x19, #184]
  9c:	cmp	w0, w1
  a0:	b.ne	148 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x148>  // b.any
  a4:	ldr	w0, [x19, #188]
  a8:	cmp	w1, w0
  ac:	b.cs	168 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x168>  // b.hs, b.nlast
  b0:	ldr	w0, [x19, #184]
  b4:	add	x0, x0, x0, lsl #1
  b8:	lsl	x0, x0, #4
  bc:	ldr	x2, [x19, #176]
  c0:	add	x1, x2, x0
  c4:	str	x22, [x2, x0]
  c8:	str	x25, [x1, #8]
  cc:	str	x28, [x1, #16]
  d0:	ldr	x0, [sp, #104]
  d4:	str	x0, [x1, #24]
  d8:	str	w27, [x1, #40]
  dc:	mov	w2, #0x1                   	// #1
  e0:	strb	w2, [x1, #44]
  e4:	ldr	x0, [x26]
  e8:	add	x0, x0, #0x10
  ec:	str	x0, [x1, #32]
  f0:	ldr	w0, [x19, #184]
  f4:	mov	w1, w0
  f8:	add	x1, x1, #0x1
  fc:	ldr	w2, [x19, #188]
 100:	cmp	x1, x2
 104:	b.hi	278 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x278>  // b.pmore
 108:	add	w0, w0, #0x1
 10c:	str	w0, [x19, #184]
 110:	mov	x1, x22
 114:	mov	x2, x25
 118:	ldr	x0, [x19, #168]
 11c:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 120:	add	x20, x20, #0x28
 124:	cmp	x21, x20
 128:	b.ne	58 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x58>  // b.any
 12c:	ldp	x23, x24, [sp, #48]
 130:	ldp	x25, x26, [sp, #64]
 134:	ldp	x27, x28, [sp, #80]
 138:	ldp	x19, x20, [sp, #16]
 13c:	ldp	x21, x22, [sp, #32]
 140:	ldp	x29, x30, [sp], #208
 144:	ret
 148:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x355                 	// #853
 154:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 158:	add	x1, x1, #0x0
 15c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 160:	add	x0, x0, #0x0
 164:	bl	0 <__assert_fail>
 168:	mov	w0, w0
 16c:	add	x0, x0, #0x2
 170:	orr	x0, x0, x0, lsr #1
 174:	orr	x0, x0, x0, lsr #2
 178:	orr	x0, x0, x0, lsr #4
 17c:	orr	x0, x0, x0, lsr #8
 180:	orr	x1, x0, x0, lsr #16
 184:	orr	x0, x1, x0, lsr #32
 188:	add	x0, x0, #0x1
 18c:	str	x0, [sp, #152]
 190:	mov	x1, #0xffffffff            	// #4294967295
 194:	str	x1, [sp, #200]
 198:	cmp	x0, x1
 19c:	ldr	x0, [sp, #128]
 1a0:	ldr	x1, [sp, #120]
 1a4:	csel	x0, x0, x1, ls  // ls = plast
 1a8:	ldr	x24, [x0]
 1ac:	str	x24, [sp, #152]
 1b0:	add	x0, x24, x24, lsl #1
 1b4:	lsl	x0, x0, #4
 1b8:	str	x0, [sp, #136]
 1bc:	bl	0 <malloc>
 1c0:	mov	x23, x0
 1c4:	cbz	x0, 24c <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x24c>
 1c8:	ldr	x3, [x19, #176]
 1cc:	ldr	w0, [x19, #184]
 1d0:	add	x0, x0, x0, lsl #1
 1d4:	add	x0, x3, x0, lsl #4
 1d8:	cmp	x3, x0
 1dc:	b.eq	22c <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x22c>  // b.none
 1e0:	mov	x2, x3
 1e4:	mov	x1, x23
 1e8:	ldp	x4, x5, [x2]
 1ec:	stp	x4, x5, [x1]
 1f0:	ldp	x4, x5, [x2, #16]
 1f4:	stp	x4, x5, [x1, #16]
 1f8:	ldr	w4, [x2, #40]
 1fc:	str	w4, [x1, #40]
 200:	ldrb	w4, [x2, #44]
 204:	strb	w4, [x1, #44]
 208:	ldr	x4, [sp, #112]
 20c:	str	x4, [x1, #32]
 210:	add	x1, x1, #0x30
 214:	add	x2, x2, #0x30
 218:	cmp	x0, x2
 21c:	b.ne	1e8 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1e8>  // b.any
 220:	sub	x0, x0, #0x30
 224:	cmp	x3, x0
 228:	b.ne	220 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x220>  // b.any
 22c:	ldr	x0, [x19, #176]
 230:	add	x1, x19, #0xc0
 234:	cmp	x0, x1
 238:	b.eq	240 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x240>  // b.none
 23c:	bl	0 <free>
 240:	str	x23, [x19, #176]
 244:	str	w24, [x19, #188]
 248:	b	b0 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0xb0>
 24c:	ldr	x0, [sp, #136]
 250:	cbnz	x0, 264 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x264>
 254:	mov	x0, #0x1                   	// #1
 258:	bl	0 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 25c:	mov	x23, x0
 260:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 264:	mov	w1, #0x1                   	// #1
 268:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 26c:	add	x0, x0, #0x0
 270:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 274:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 278:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 27c:	add	x3, x3, #0x0
 280:	mov	w2, #0x43                  	// #67
 284:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 288:	add	x1, x1, #0x0
 28c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 290:	add	x0, x0, #0x0
 294:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x20, x0
  14:	ldr	x21, [x1]
  18:	add	x0, sp, #0x40
  1c:	str	x0, [sp, #48]
  20:	mov	x2, #0xffffffffffffffff    	// #-1
  24:	cbz	x21, 34 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_+0x34>
  28:	mov	x0, x21
  2c:	bl	0 <strlen>
  30:	add	x2, x21, x0
  34:	add	x19, sp, #0x30
  38:	mov	w3, #0x0                   	// #0
  3c:	mov	x1, x21
  40:	mov	x0, x19
  44:	bl	0 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_>
  48:	mov	x1, x19
  4c:	add	x0, x20, #0x88
  50:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  54:	mov	w0, #0x1                   	// #1
  58:	strb	w0, [x20, #208]
  5c:	mov	x1, x19
  60:	add	x0, x20, #0xb0
  64:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  68:	ldr	x0, [sp, #48]
  6c:	add	x19, x19, #0x10
  70:	cmp	x0, x19
  74:	b.eq	7c <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEENS0_11initializerIA1_cEEEEvPT_RKT0_+0x7c>  // b.none
  78:	bl	0 <_ZdlPv>
  7c:	ldp	x19, x20, [sp, #16]
  80:	ldr	x21, [sp, #32]
  84:	ldp	x29, x30, [sp], #80
  88:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEEA11_cJNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEEA11_cJNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	str	x23, [sp, #48]
  14:	mov	x19, x0
  18:	mov	x21, x1
  1c:	mov	x23, x2
  20:	mov	x20, x3
  24:	mov	x22, x4
  28:	mov	x0, x1
  2c:	bl	0 <strlen>
  30:	mov	x1, x21
  34:	mov	x2, x0
  38:	mov	x0, x19
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldrb	w0, [x19, #10]
  44:	ldr	w1, [x23]
  48:	bfi	w0, w1, #5, #2
  4c:	strb	w0, [x19, #10]
  50:	ldr	x1, [x20]
  54:	ldr	x0, [x20, #8]
  58:	str	x1, [x19, #32]
  5c:	str	x0, [x19, #40]
  60:	mov	x1, x22
  64:	mov	x0, x19
  68:	bl	0 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEEA11_cJNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEvPT_RKT0_DpRKT1_>
  6c:	ldp	x19, x20, [sp, #16]
  70:	ldp	x21, x22, [sp, #32]
  74:	ldr	x23, [sp, #48]
  78:	ldp	x29, x30, [sp], #64
  7c:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEEA10_cJNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEEA10_cJNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	str	x23, [sp, #48]
  14:	mov	x19, x0
  18:	mov	x21, x1
  1c:	mov	x23, x2
  20:	mov	x20, x3
  24:	mov	x22, x4
  28:	mov	x0, x1
  2c:	bl	0 <strlen>
  30:	mov	x1, x21
  34:	mov	x2, x0
  38:	mov	x0, x19
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldrb	w0, [x19, #10]
  44:	ldr	w1, [x23]
  48:	bfi	w0, w1, #5, #2
  4c:	strb	w0, [x19, #10]
  50:	ldr	x1, [x20]
  54:	ldr	x0, [x20, #8]
  58:	str	x1, [x19, #32]
  5c:	str	x0, [x19, #40]
  60:	mov	x1, x22
  64:	mov	x0, x19
  68:	bl	0 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEEA10_cJNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEvPT_RKT0_DpRKT1_>
  6c:	ldp	x19, x20, [sp, #16]
  70:	ldp	x21, x22, [sp, #32]
  74:	ldr	x23, [sp, #48]
  78:	ldp	x29, x30, [sp], #64
  7c:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	ldr	x20, [x1]
  14:	ldr	w21, [x1, #8]
  18:	add	x21, x21, x21, lsl #2
  1c:	add	x21, x20, x21, lsl #3
  20:	cmp	x20, x21
  24:	b.eq	138 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x138>  // b.none
  28:	stp	x23, x24, [sp, #48]
  2c:	stp	x25, x26, [sp, #64]
  30:	stp	x27, x28, [sp, #80]
  34:	mov	x19, x0
  38:	add	x0, sp, #0xc8
  3c:	str	x0, [sp, #120]
  40:	add	x0, sp, #0x98
  44:	str	x0, [sp, #128]
  48:	adrp	x26, 0 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
  4c:	ldr	x0, [x26]
  50:	add	x0, x0, #0x10
  54:	str	x0, [sp, #112]
  58:	ldr	x22, [x20]
  5c:	ldr	x0, [x20, #8]
  60:	str	x22, [sp, #160]
  64:	str	x0, [sp, #168]
  68:	ldp	x0, x1, [x20, #16]
  6c:	stp	x0, x1, [sp, #176]
  70:	ldr	x0, [x20, #32]
  74:	str	x0, [sp, #192]
  78:	ldr	w27, [x20, #16]
  7c:	ldr	x25, [sp, #168]
  80:	ldr	x28, [sp, #184]
  84:	str	x0, [sp, #104]
  88:	mov	x1, x22
  8c:	mov	x2, x25
  90:	add	x0, x19, #0xa0
  94:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  98:	ldr	w1, [x19, #184]
  9c:	cmp	w0, w1
  a0:	b.ne	148 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x148>  // b.any
  a4:	ldr	w0, [x19, #188]
  a8:	cmp	w1, w0
  ac:	b.cs	168 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x168>  // b.hs, b.nlast
  b0:	ldr	w0, [x19, #184]
  b4:	add	x0, x0, x0, lsl #1
  b8:	lsl	x0, x0, #4
  bc:	ldr	x2, [x19, #176]
  c0:	add	x1, x2, x0
  c4:	str	x22, [x2, x0]
  c8:	str	x25, [x1, #8]
  cc:	str	x28, [x1, #16]
  d0:	ldr	x0, [sp, #104]
  d4:	str	x0, [x1, #24]
  d8:	str	w27, [x1, #40]
  dc:	mov	w2, #0x1                   	// #1
  e0:	strb	w2, [x1, #44]
  e4:	ldr	x0, [x26]
  e8:	add	x0, x0, #0x10
  ec:	str	x0, [x1, #32]
  f0:	ldr	w0, [x19, #184]
  f4:	mov	w1, w0
  f8:	add	x1, x1, #0x1
  fc:	ldr	w2, [x19, #188]
 100:	cmp	x1, x2
 104:	b.hi	278 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x278>  // b.pmore
 108:	add	w0, w0, #0x1
 10c:	str	w0, [x19, #184]
 110:	mov	x1, x22
 114:	mov	x2, x25
 118:	ldr	x0, [x19, #168]
 11c:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 120:	add	x20, x20, #0x28
 124:	cmp	x21, x20
 128:	b.ne	58 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x58>  // b.any
 12c:	ldp	x23, x24, [sp, #48]
 130:	ldp	x25, x26, [sp, #64]
 134:	ldp	x27, x28, [sp, #80]
 138:	ldp	x19, x20, [sp, #16]
 13c:	ldp	x21, x22, [sp, #32]
 140:	ldp	x29, x30, [sp], #208
 144:	ret
 148:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x355                 	// #853
 154:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 158:	add	x1, x1, #0x0
 15c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 160:	add	x0, x0, #0x0
 164:	bl	0 <__assert_fail>
 168:	mov	w0, w0
 16c:	add	x0, x0, #0x2
 170:	orr	x0, x0, x0, lsr #1
 174:	orr	x0, x0, x0, lsr #2
 178:	orr	x0, x0, x0, lsr #4
 17c:	orr	x0, x0, x0, lsr #8
 180:	orr	x1, x0, x0, lsr #16
 184:	orr	x0, x1, x0, lsr #32
 188:	add	x0, x0, #0x1
 18c:	str	x0, [sp, #152]
 190:	mov	x1, #0xffffffff            	// #4294967295
 194:	str	x1, [sp, #200]
 198:	cmp	x0, x1
 19c:	ldr	x0, [sp, #128]
 1a0:	ldr	x1, [sp, #120]
 1a4:	csel	x0, x0, x1, ls  // ls = plast
 1a8:	ldr	x24, [x0]
 1ac:	str	x24, [sp, #152]
 1b0:	add	x0, x24, x24, lsl #1
 1b4:	lsl	x0, x0, #4
 1b8:	str	x0, [sp, #136]
 1bc:	bl	0 <malloc>
 1c0:	mov	x23, x0
 1c4:	cbz	x0, 24c <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x24c>
 1c8:	ldr	x3, [x19, #176]
 1cc:	ldr	w0, [x19, #184]
 1d0:	add	x0, x0, x0, lsl #1
 1d4:	add	x0, x3, x0, lsl #4
 1d8:	cmp	x3, x0
 1dc:	b.eq	22c <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x22c>  // b.none
 1e0:	mov	x2, x3
 1e4:	mov	x1, x23
 1e8:	ldp	x4, x5, [x2]
 1ec:	stp	x4, x5, [x1]
 1f0:	ldp	x4, x5, [x2, #16]
 1f4:	stp	x4, x5, [x1, #16]
 1f8:	ldr	w4, [x2, #40]
 1fc:	str	w4, [x1, #40]
 200:	ldrb	w4, [x2, #44]
 204:	strb	w4, [x1, #44]
 208:	ldr	x4, [sp, #112]
 20c:	str	x4, [x1, #32]
 210:	add	x1, x1, #0x30
 214:	add	x2, x2, #0x30
 218:	cmp	x0, x2
 21c:	b.ne	1e8 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1e8>  // b.any
 220:	sub	x0, x0, #0x30
 224:	cmp	x3, x0
 228:	b.ne	220 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x220>  // b.any
 22c:	ldr	x0, [x19, #176]
 230:	add	x1, x19, #0xc0
 234:	cmp	x0, x1
 238:	b.eq	240 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x240>  // b.none
 23c:	bl	0 <free>
 240:	str	x23, [x19, #176]
 244:	str	w24, [x19, #188]
 248:	b	b0 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0xb0>
 24c:	ldr	x0, [sp, #136]
 250:	cbnz	x0, 264 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x264>
 254:	mov	x0, #0x1                   	// #1
 258:	bl	0 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 25c:	mov	x23, x0
 260:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 264:	mov	w1, #0x1                   	// #1
 268:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 26c:	add	x0, x0, #0x0
 270:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 274:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 278:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 27c:	add	x3, x3, #0x0
 280:	mov	w2, #0x43                  	// #67
 284:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 288:	add	x1, x1, #0x0
 28c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 290:	add	x0, x0, #0x0
 294:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEEA13_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEEA13_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	str	x23, [sp, #48]
  14:	mov	x19, x0
  18:	mov	x21, x1
  1c:	mov	x20, x2
  20:	mov	x23, x3
  24:	mov	x22, x4
  28:	mov	x0, x1
  2c:	bl	0 <strlen>
  30:	mov	x1, x21
  34:	mov	x2, x0
  38:	mov	x0, x19
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldr	x1, [x20]
  44:	ldr	x0, [x20, #8]
  48:	str	x1, [x19, #32]
  4c:	str	x0, [x19, #40]
  50:	ldr	x1, [x23]
  54:	ldr	w0, [x1]
  58:	str	w0, [x19, #136]
  5c:	mov	w2, #0x1                   	// #1
  60:	strb	w2, [x19, #156]
  64:	ldr	w1, [x1]
  68:	str	w1, [x19, #152]
  6c:	mov	x1, x22
  70:	mov	x0, x19
  74:	bl	0 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEEA13_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>
  78:	ldp	x19, x20, [sp, #16]
  7c:	ldp	x21, x22, [sp, #32]
  80:	ldr	x23, [sp, #48]
  84:	ldp	x29, x30, [sp], #64
  88:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	ldr	x20, [x1]
  14:	ldr	w21, [x1, #8]
  18:	add	x21, x21, x21, lsl #2
  1c:	add	x21, x20, x21, lsl #3
  20:	cmp	x20, x21
  24:	b.eq	138 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x138>  // b.none
  28:	stp	x23, x24, [sp, #48]
  2c:	stp	x25, x26, [sp, #64]
  30:	stp	x27, x28, [sp, #80]
  34:	mov	x19, x0
  38:	add	x0, sp, #0xc8
  3c:	str	x0, [sp, #120]
  40:	add	x0, sp, #0x98
  44:	str	x0, [sp, #128]
  48:	adrp	x26, 0 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
  4c:	ldr	x0, [x26]
  50:	add	x0, x0, #0x10
  54:	str	x0, [sp, #112]
  58:	ldr	x22, [x20]
  5c:	ldr	x0, [x20, #8]
  60:	str	x22, [sp, #160]
  64:	str	x0, [sp, #168]
  68:	ldp	x0, x1, [x20, #16]
  6c:	stp	x0, x1, [sp, #176]
  70:	ldr	x0, [x20, #32]
  74:	str	x0, [sp, #192]
  78:	ldr	w27, [x20, #16]
  7c:	ldr	x25, [sp, #168]
  80:	ldr	x28, [sp, #184]
  84:	str	x0, [sp, #104]
  88:	mov	x1, x22
  8c:	mov	x2, x25
  90:	add	x0, x19, #0xa0
  94:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  98:	ldr	w1, [x19, #184]
  9c:	cmp	w0, w1
  a0:	b.ne	148 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x148>  // b.any
  a4:	ldr	w0, [x19, #188]
  a8:	cmp	w1, w0
  ac:	b.cs	168 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x168>  // b.hs, b.nlast
  b0:	ldr	w0, [x19, #184]
  b4:	add	x0, x0, x0, lsl #1
  b8:	lsl	x0, x0, #4
  bc:	ldr	x2, [x19, #176]
  c0:	add	x1, x2, x0
  c4:	str	x22, [x2, x0]
  c8:	str	x25, [x1, #8]
  cc:	str	x28, [x1, #16]
  d0:	ldr	x0, [sp, #104]
  d4:	str	x0, [x1, #24]
  d8:	str	w27, [x1, #40]
  dc:	mov	w2, #0x1                   	// #1
  e0:	strb	w2, [x1, #44]
  e4:	ldr	x0, [x26]
  e8:	add	x0, x0, #0x10
  ec:	str	x0, [x1, #32]
  f0:	ldr	w0, [x19, #184]
  f4:	mov	w1, w0
  f8:	add	x1, x1, #0x1
  fc:	ldr	w2, [x19, #188]
 100:	cmp	x1, x2
 104:	b.hi	278 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x278>  // b.pmore
 108:	add	w0, w0, #0x1
 10c:	str	w0, [x19, #184]
 110:	mov	x1, x22
 114:	mov	x2, x25
 118:	ldr	x0, [x19, #168]
 11c:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 120:	add	x20, x20, #0x28
 124:	cmp	x21, x20
 128:	b.ne	58 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x58>  // b.any
 12c:	ldp	x23, x24, [sp, #48]
 130:	ldp	x25, x26, [sp, #64]
 134:	ldp	x27, x28, [sp, #80]
 138:	ldp	x19, x20, [sp, #16]
 13c:	ldp	x21, x22, [sp, #32]
 140:	ldp	x29, x30, [sp], #208
 144:	ret
 148:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x355                 	// #853
 154:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 158:	add	x1, x1, #0x0
 15c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 160:	add	x0, x0, #0x0
 164:	bl	0 <__assert_fail>
 168:	mov	w0, w0
 16c:	add	x0, x0, #0x2
 170:	orr	x0, x0, x0, lsr #1
 174:	orr	x0, x0, x0, lsr #2
 178:	orr	x0, x0, x0, lsr #4
 17c:	orr	x0, x0, x0, lsr #8
 180:	orr	x1, x0, x0, lsr #16
 184:	orr	x0, x1, x0, lsr #32
 188:	add	x0, x0, #0x1
 18c:	str	x0, [sp, #152]
 190:	mov	x1, #0xffffffff            	// #4294967295
 194:	str	x1, [sp, #200]
 198:	cmp	x0, x1
 19c:	ldr	x0, [sp, #128]
 1a0:	ldr	x1, [sp, #120]
 1a4:	csel	x0, x0, x1, ls  // ls = plast
 1a8:	ldr	x24, [x0]
 1ac:	str	x24, [sp, #152]
 1b0:	add	x0, x24, x24, lsl #1
 1b4:	lsl	x0, x0, #4
 1b8:	str	x0, [sp, #136]
 1bc:	bl	0 <malloc>
 1c0:	mov	x23, x0
 1c4:	cbz	x0, 24c <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x24c>
 1c8:	ldr	x3, [x19, #176]
 1cc:	ldr	w0, [x19, #184]
 1d0:	add	x0, x0, x0, lsl #1
 1d4:	add	x0, x3, x0, lsl #4
 1d8:	cmp	x3, x0
 1dc:	b.eq	22c <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x22c>  // b.none
 1e0:	mov	x2, x3
 1e4:	mov	x1, x23
 1e8:	ldp	x4, x5, [x2]
 1ec:	stp	x4, x5, [x1]
 1f0:	ldp	x4, x5, [x2, #16]
 1f4:	stp	x4, x5, [x1, #16]
 1f8:	ldr	w4, [x2, #40]
 1fc:	str	w4, [x1, #40]
 200:	ldrb	w4, [x2, #44]
 204:	strb	w4, [x1, #44]
 208:	ldr	x4, [sp, #112]
 20c:	str	x4, [x1, #32]
 210:	add	x1, x1, #0x30
 214:	add	x2, x2, #0x30
 218:	cmp	x0, x2
 21c:	b.ne	1e8 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1e8>  // b.any
 220:	sub	x0, x0, #0x30
 224:	cmp	x3, x0
 228:	b.ne	220 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x220>  // b.any
 22c:	ldr	x0, [x19, #176]
 230:	add	x1, x19, #0xc0
 234:	cmp	x0, x1
 238:	b.eq	240 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x240>  // b.none
 23c:	bl	0 <free>
 240:	str	x23, [x19, #176]
 244:	str	w24, [x19, #188]
 248:	b	b0 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0xb0>
 24c:	ldr	x0, [sp, #136]
 250:	cbnz	x0, 264 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x264>
 254:	mov	x0, #0x1                   	// #1
 258:	bl	0 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 25c:	mov	x23, x0
 260:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 264:	mov	w1, #0x1                   	// #1
 268:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 26c:	add	x0, x0, #0x0
 270:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 274:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 278:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 27c:	add	x3, x3, #0x0
 280:	mov	w2, #0x43                  	// #67
 284:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 288:	add	x1, x1, #0x0
 28c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 290:	add	x0, x0, #0x0
 294:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEEA16_cJNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEEA16_cJNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	str	x23, [sp, #48]
  14:	mov	x19, x0
  18:	mov	x21, x1
  1c:	mov	x20, x2
  20:	mov	x23, x3
  24:	mov	x22, x4
  28:	mov	x0, x1
  2c:	bl	0 <strlen>
  30:	mov	x1, x21
  34:	mov	x2, x0
  38:	mov	x0, x19
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldr	x1, [x20]
  44:	ldr	x0, [x20, #8]
  48:	str	x1, [x19, #32]
  4c:	str	x0, [x19, #40]
  50:	ldr	x1, [x23]
  54:	ldr	w0, [x1]
  58:	str	w0, [x19, #136]
  5c:	mov	w2, #0x1                   	// #1
  60:	strb	w2, [x19, #156]
  64:	ldr	w1, [x1]
  68:	str	w1, [x19, #152]
  6c:	mov	x1, x22
  70:	mov	x0, x19
  74:	bl	0 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEEA16_cJNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>
  78:	ldp	x19, x20, [sp, #16]
  7c:	ldp	x21, x22, [sp, #32]
  80:	ldr	x23, [sp, #48]
  84:	ldp	x29, x30, [sp], #64
  88:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	ldr	x20, [x1]
  14:	ldr	w21, [x1, #8]
  18:	add	x21, x21, x21, lsl #2
  1c:	add	x21, x20, x21, lsl #3
  20:	cmp	x20, x21
  24:	b.eq	138 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x138>  // b.none
  28:	stp	x23, x24, [sp, #48]
  2c:	stp	x25, x26, [sp, #64]
  30:	stp	x27, x28, [sp, #80]
  34:	mov	x19, x0
  38:	add	x0, sp, #0xc8
  3c:	str	x0, [sp, #120]
  40:	add	x0, sp, #0x98
  44:	str	x0, [sp, #128]
  48:	adrp	x26, 0 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
  4c:	ldr	x0, [x26]
  50:	add	x0, x0, #0x10
  54:	str	x0, [sp, #112]
  58:	ldr	x22, [x20]
  5c:	ldr	x0, [x20, #8]
  60:	str	x22, [sp, #160]
  64:	str	x0, [sp, #168]
  68:	ldp	x0, x1, [x20, #16]
  6c:	stp	x0, x1, [sp, #176]
  70:	ldr	x0, [x20, #32]
  74:	str	x0, [sp, #192]
  78:	ldr	w27, [x20, #16]
  7c:	ldr	x25, [sp, #168]
  80:	ldr	x28, [sp, #184]
  84:	str	x0, [sp, #104]
  88:	mov	x1, x22
  8c:	mov	x2, x25
  90:	add	x0, x19, #0xa0
  94:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  98:	ldr	w1, [x19, #184]
  9c:	cmp	w0, w1
  a0:	b.ne	148 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x148>  // b.any
  a4:	ldr	w0, [x19, #188]
  a8:	cmp	w1, w0
  ac:	b.cs	168 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x168>  // b.hs, b.nlast
  b0:	ldr	w0, [x19, #184]
  b4:	add	x0, x0, x0, lsl #1
  b8:	lsl	x0, x0, #4
  bc:	ldr	x2, [x19, #176]
  c0:	add	x1, x2, x0
  c4:	str	x22, [x2, x0]
  c8:	str	x25, [x1, #8]
  cc:	str	x28, [x1, #16]
  d0:	ldr	x0, [sp, #104]
  d4:	str	x0, [x1, #24]
  d8:	str	w27, [x1, #40]
  dc:	mov	w2, #0x1                   	// #1
  e0:	strb	w2, [x1, #44]
  e4:	ldr	x0, [x26]
  e8:	add	x0, x0, #0x10
  ec:	str	x0, [x1, #32]
  f0:	ldr	w0, [x19, #184]
  f4:	mov	w1, w0
  f8:	add	x1, x1, #0x1
  fc:	ldr	w2, [x19, #188]
 100:	cmp	x1, x2
 104:	b.hi	278 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x278>  // b.pmore
 108:	add	w0, w0, #0x1
 10c:	str	w0, [x19, #184]
 110:	mov	x1, x22
 114:	mov	x2, x25
 118:	ldr	x0, [x19, #168]
 11c:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 120:	add	x20, x20, #0x28
 124:	cmp	x21, x20
 128:	b.ne	58 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x58>  // b.any
 12c:	ldp	x23, x24, [sp, #48]
 130:	ldp	x25, x26, [sp, #64]
 134:	ldp	x27, x28, [sp, #80]
 138:	ldp	x19, x20, [sp, #16]
 13c:	ldp	x21, x22, [sp, #32]
 140:	ldp	x29, x30, [sp], #208
 144:	ret
 148:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x355                 	// #853
 154:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 158:	add	x1, x1, #0x0
 15c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 160:	add	x0, x0, #0x0
 164:	bl	0 <__assert_fail>
 168:	mov	w0, w0
 16c:	add	x0, x0, #0x2
 170:	orr	x0, x0, x0, lsr #1
 174:	orr	x0, x0, x0, lsr #2
 178:	orr	x0, x0, x0, lsr #4
 17c:	orr	x0, x0, x0, lsr #8
 180:	orr	x1, x0, x0, lsr #16
 184:	orr	x0, x1, x0, lsr #32
 188:	add	x0, x0, #0x1
 18c:	str	x0, [sp, #152]
 190:	mov	x1, #0xffffffff            	// #4294967295
 194:	str	x1, [sp, #200]
 198:	cmp	x0, x1
 19c:	ldr	x0, [sp, #128]
 1a0:	ldr	x1, [sp, #120]
 1a4:	csel	x0, x0, x1, ls  // ls = plast
 1a8:	ldr	x24, [x0]
 1ac:	str	x24, [sp, #152]
 1b0:	add	x0, x24, x24, lsl #1
 1b4:	lsl	x0, x0, #4
 1b8:	str	x0, [sp, #136]
 1bc:	bl	0 <malloc>
 1c0:	mov	x23, x0
 1c4:	cbz	x0, 24c <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x24c>
 1c8:	ldr	x3, [x19, #176]
 1cc:	ldr	w0, [x19, #184]
 1d0:	add	x0, x0, x0, lsl #1
 1d4:	add	x0, x3, x0, lsl #4
 1d8:	cmp	x3, x0
 1dc:	b.eq	22c <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x22c>  // b.none
 1e0:	mov	x2, x3
 1e4:	mov	x1, x23
 1e8:	ldp	x4, x5, [x2]
 1ec:	stp	x4, x5, [x1]
 1f0:	ldp	x4, x5, [x2, #16]
 1f4:	stp	x4, x5, [x1, #16]
 1f8:	ldr	w4, [x2, #40]
 1fc:	str	w4, [x1, #40]
 200:	ldrb	w4, [x2, #44]
 204:	strb	w4, [x1, #44]
 208:	ldr	x4, [sp, #112]
 20c:	str	x4, [x1, #32]
 210:	add	x1, x1, #0x30
 214:	add	x2, x2, #0x30
 218:	cmp	x0, x2
 21c:	b.ne	1e8 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1e8>  // b.any
 220:	sub	x0, x0, #0x30
 224:	cmp	x3, x0
 228:	b.ne	220 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x220>  // b.any
 22c:	ldr	x0, [x19, #176]
 230:	add	x1, x19, #0xc0
 234:	cmp	x0, x1
 238:	b.eq	240 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x240>  // b.none
 23c:	bl	0 <free>
 240:	str	x23, [x19, #176]
 244:	str	w24, [x19, #188]
 248:	b	b0 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0xb0>
 24c:	ldr	x0, [sp, #136]
 250:	cbnz	x0, 264 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x264>
 254:	mov	x0, #0x1                   	// #1
 258:	bl	0 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 25c:	mov	x23, x0
 260:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 264:	mov	w1, #0x1                   	// #1
 268:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 26c:	add	x0, x0, #0x0
 270:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 274:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 278:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 27c:	add	x3, x3, #0x0
 280:	mov	w2, #0x43                  	// #67
 284:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 288:	add	x1, x1, #0x0
 28c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 290:	add	x0, x0, #0x0
 294:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEEA9_cJNS0_11initializerIS3_EENS0_4descENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEEA9_cJNS0_11initializerIS3_EENS0_4descENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	str	x23, [sp, #48]
  14:	mov	x19, x0
  18:	mov	x21, x1
  1c:	mov	x23, x2
  20:	mov	x20, x3
  24:	mov	x22, x4
  28:	mov	x0, x1
  2c:	bl	0 <strlen>
  30:	mov	x1, x21
  34:	mov	x2, x0
  38:	mov	x0, x19
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldr	x1, [x23]
  44:	ldr	w0, [x1]
  48:	str	w0, [x19, #136]
  4c:	mov	w2, #0x1                   	// #1
  50:	strb	w2, [x19, #156]
  54:	ldr	w1, [x1]
  58:	str	w1, [x19, #152]
  5c:	ldr	x1, [x20]
  60:	ldr	x0, [x20, #8]
  64:	str	x1, [x19, #32]
  68:	str	x0, [x19, #40]
  6c:	mov	x1, x22
  70:	mov	x0, x19
  74:	bl	0 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEEA9_cJNS0_11initializerIS3_EENS0_4descENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>
  78:	ldp	x19, x20, [sp, #16]
  7c:	ldp	x21, x22, [sp, #32]
  80:	ldr	x23, [sp, #48]
  84:	ldp	x29, x30, [sp], #64
  88:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	ldr	x20, [x1]
  14:	ldr	w21, [x1, #8]
  18:	add	x21, x21, x21, lsl #2
  1c:	add	x21, x20, x21, lsl #3
  20:	cmp	x20, x21
  24:	b.eq	138 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x138>  // b.none
  28:	stp	x23, x24, [sp, #48]
  2c:	stp	x25, x26, [sp, #64]
  30:	stp	x27, x28, [sp, #80]
  34:	mov	x19, x0
  38:	add	x0, sp, #0xc8
  3c:	str	x0, [sp, #120]
  40:	add	x0, sp, #0x98
  44:	str	x0, [sp, #128]
  48:	adrp	x26, 0 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
  4c:	ldr	x0, [x26]
  50:	add	x0, x0, #0x10
  54:	str	x0, [sp, #112]
  58:	ldr	x22, [x20]
  5c:	ldr	x0, [x20, #8]
  60:	str	x22, [sp, #160]
  64:	str	x0, [sp, #168]
  68:	ldp	x0, x1, [x20, #16]
  6c:	stp	x0, x1, [sp, #176]
  70:	ldr	x0, [x20, #32]
  74:	str	x0, [sp, #192]
  78:	ldr	w27, [x20, #16]
  7c:	ldr	x25, [sp, #168]
  80:	ldr	x28, [sp, #184]
  84:	str	x0, [sp, #104]
  88:	mov	x1, x22
  8c:	mov	x2, x25
  90:	add	x0, x19, #0xa0
  94:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  98:	ldr	w1, [x19, #184]
  9c:	cmp	w0, w1
  a0:	b.ne	148 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x148>  // b.any
  a4:	ldr	w0, [x19, #188]
  a8:	cmp	w1, w0
  ac:	b.cs	168 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x168>  // b.hs, b.nlast
  b0:	ldr	w0, [x19, #184]
  b4:	add	x0, x0, x0, lsl #1
  b8:	lsl	x0, x0, #4
  bc:	ldr	x2, [x19, #176]
  c0:	add	x1, x2, x0
  c4:	str	x22, [x2, x0]
  c8:	str	x25, [x1, #8]
  cc:	str	x28, [x1, #16]
  d0:	ldr	x0, [sp, #104]
  d4:	str	x0, [x1, #24]
  d8:	str	w27, [x1, #40]
  dc:	mov	w2, #0x1                   	// #1
  e0:	strb	w2, [x1, #44]
  e4:	ldr	x0, [x26]
  e8:	add	x0, x0, #0x10
  ec:	str	x0, [x1, #32]
  f0:	ldr	w0, [x19, #184]
  f4:	mov	w1, w0
  f8:	add	x1, x1, #0x1
  fc:	ldr	w2, [x19, #188]
 100:	cmp	x1, x2
 104:	b.hi	278 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x278>  // b.pmore
 108:	add	w0, w0, #0x1
 10c:	str	w0, [x19, #184]
 110:	mov	x1, x22
 114:	mov	x2, x25
 118:	ldr	x0, [x19, #168]
 11c:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 120:	add	x20, x20, #0x28
 124:	cmp	x21, x20
 128:	b.ne	58 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x58>  // b.any
 12c:	ldp	x23, x24, [sp, #48]
 130:	ldp	x25, x26, [sp, #64]
 134:	ldp	x27, x28, [sp, #80]
 138:	ldp	x19, x20, [sp, #16]
 13c:	ldp	x21, x22, [sp, #32]
 140:	ldp	x29, x30, [sp], #208
 144:	ret
 148:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x355                 	// #853
 154:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 158:	add	x1, x1, #0x0
 15c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 160:	add	x0, x0, #0x0
 164:	bl	0 <__assert_fail>
 168:	mov	w0, w0
 16c:	add	x0, x0, #0x2
 170:	orr	x0, x0, x0, lsr #1
 174:	orr	x0, x0, x0, lsr #2
 178:	orr	x0, x0, x0, lsr #4
 17c:	orr	x0, x0, x0, lsr #8
 180:	orr	x1, x0, x0, lsr #16
 184:	orr	x0, x1, x0, lsr #32
 188:	add	x0, x0, #0x1
 18c:	str	x0, [sp, #152]
 190:	mov	x1, #0xffffffff            	// #4294967295
 194:	str	x1, [sp, #200]
 198:	cmp	x0, x1
 19c:	ldr	x0, [sp, #128]
 1a0:	ldr	x1, [sp, #120]
 1a4:	csel	x0, x0, x1, ls  // ls = plast
 1a8:	ldr	x24, [x0]
 1ac:	str	x24, [sp, #152]
 1b0:	add	x0, x24, x24, lsl #1
 1b4:	lsl	x0, x0, #4
 1b8:	str	x0, [sp, #136]
 1bc:	bl	0 <malloc>
 1c0:	mov	x23, x0
 1c4:	cbz	x0, 24c <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x24c>
 1c8:	ldr	x3, [x19, #176]
 1cc:	ldr	w0, [x19, #184]
 1d0:	add	x0, x0, x0, lsl #1
 1d4:	add	x0, x3, x0, lsl #4
 1d8:	cmp	x3, x0
 1dc:	b.eq	22c <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x22c>  // b.none
 1e0:	mov	x2, x3
 1e4:	mov	x1, x23
 1e8:	ldp	x4, x5, [x2]
 1ec:	stp	x4, x5, [x1]
 1f0:	ldp	x4, x5, [x2, #16]
 1f4:	stp	x4, x5, [x1, #16]
 1f8:	ldr	w4, [x2, #40]
 1fc:	str	w4, [x1, #40]
 200:	ldrb	w4, [x2, #44]
 204:	strb	w4, [x1, #44]
 208:	ldr	x4, [sp, #112]
 20c:	str	x4, [x1, #32]
 210:	add	x1, x1, #0x30
 214:	add	x2, x2, #0x30
 218:	cmp	x0, x2
 21c:	b.ne	1e8 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1e8>  // b.any
 220:	sub	x0, x0, #0x30
 224:	cmp	x3, x0
 228:	b.ne	220 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x220>  // b.any
 22c:	ldr	x0, [x19, #176]
 230:	add	x1, x19, #0xc0
 234:	cmp	x0, x1
 238:	b.eq	240 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x240>  // b.none
 23c:	bl	0 <free>
 240:	str	x23, [x19, #176]
 244:	str	w24, [x19, #188]
 248:	b	b0 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0xb0>
 24c:	ldr	x0, [sp, #136]
 250:	cbnz	x0, 264 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x264>
 254:	mov	x0, #0x1                   	// #1
 258:	bl	0 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 25c:	mov	x23, x0
 260:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 264:	mov	w1, #0x1                   	// #1
 268:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 26c:	add	x0, x0, #0x0
 270:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 274:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 278:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 27c:	add	x3, x3, #0x0
 280:	mov	w2, #0x43                  	// #67
 284:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 288:	add	x1, x1, #0x0
 28c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 290:	add	x0, x0, #0x0
 294:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEEA14_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEEA14_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	str	x23, [sp, #48]
  14:	mov	x19, x0
  18:	mov	x21, x1
  1c:	mov	x20, x2
  20:	mov	x23, x3
  24:	mov	x22, x4
  28:	mov	x0, x1
  2c:	bl	0 <strlen>
  30:	mov	x1, x21
  34:	mov	x2, x0
  38:	mov	x0, x19
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldr	x1, [x20]
  44:	ldr	x0, [x20, #8]
  48:	str	x1, [x19, #32]
  4c:	str	x0, [x19, #40]
  50:	ldr	x1, [x23]
  54:	ldr	w0, [x1]
  58:	str	w0, [x19, #136]
  5c:	mov	w2, #0x1                   	// #1
  60:	strb	w2, [x19, #156]
  64:	ldr	w1, [x1]
  68:	str	w1, [x19, #152]
  6c:	mov	x1, x22
  70:	mov	x0, x19
  74:	bl	0 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEEA14_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>
  78:	ldp	x19, x20, [sp, #16]
  7c:	ldp	x21, x22, [sp, #32]
  80:	ldr	x23, [sp, #48]
  84:	ldp	x29, x30, [sp], #64
  88:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	ldr	x20, [x1]
  14:	ldr	w21, [x1, #8]
  18:	add	x21, x21, x21, lsl #2
  1c:	add	x21, x20, x21, lsl #3
  20:	cmp	x20, x21
  24:	b.eq	138 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x138>  // b.none
  28:	stp	x23, x24, [sp, #48]
  2c:	stp	x25, x26, [sp, #64]
  30:	stp	x27, x28, [sp, #80]
  34:	mov	x19, x0
  38:	add	x0, sp, #0xc8
  3c:	str	x0, [sp, #120]
  40:	add	x0, sp, #0x98
  44:	str	x0, [sp, #128]
  48:	adrp	x26, 0 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
  4c:	ldr	x0, [x26]
  50:	add	x0, x0, #0x10
  54:	str	x0, [sp, #112]
  58:	ldr	x22, [x20]
  5c:	ldr	x0, [x20, #8]
  60:	str	x22, [sp, #160]
  64:	str	x0, [sp, #168]
  68:	ldp	x0, x1, [x20, #16]
  6c:	stp	x0, x1, [sp, #176]
  70:	ldr	x0, [x20, #32]
  74:	str	x0, [sp, #192]
  78:	ldr	w27, [x20, #16]
  7c:	ldr	x25, [sp, #168]
  80:	ldr	x28, [sp, #184]
  84:	str	x0, [sp, #104]
  88:	mov	x1, x22
  8c:	mov	x2, x25
  90:	add	x0, x19, #0xa0
  94:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  98:	ldr	w1, [x19, #184]
  9c:	cmp	w0, w1
  a0:	b.ne	148 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x148>  // b.any
  a4:	ldr	w0, [x19, #188]
  a8:	cmp	w1, w0
  ac:	b.cs	168 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x168>  // b.hs, b.nlast
  b0:	ldr	w0, [x19, #184]
  b4:	add	x0, x0, x0, lsl #1
  b8:	lsl	x0, x0, #4
  bc:	ldr	x2, [x19, #176]
  c0:	add	x1, x2, x0
  c4:	str	x22, [x2, x0]
  c8:	str	x25, [x1, #8]
  cc:	str	x28, [x1, #16]
  d0:	ldr	x0, [sp, #104]
  d4:	str	x0, [x1, #24]
  d8:	str	w27, [x1, #40]
  dc:	mov	w2, #0x1                   	// #1
  e0:	strb	w2, [x1, #44]
  e4:	ldr	x0, [x26]
  e8:	add	x0, x0, #0x10
  ec:	str	x0, [x1, #32]
  f0:	ldr	w0, [x19, #184]
  f4:	mov	w1, w0
  f8:	add	x1, x1, #0x1
  fc:	ldr	w2, [x19, #188]
 100:	cmp	x1, x2
 104:	b.hi	278 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x278>  // b.pmore
 108:	add	w0, w0, #0x1
 10c:	str	w0, [x19, #184]
 110:	mov	x1, x22
 114:	mov	x2, x25
 118:	ldr	x0, [x19, #168]
 11c:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 120:	add	x20, x20, #0x28
 124:	cmp	x21, x20
 128:	b.ne	58 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x58>  // b.any
 12c:	ldp	x23, x24, [sp, #48]
 130:	ldp	x25, x26, [sp, #64]
 134:	ldp	x27, x28, [sp, #80]
 138:	ldp	x19, x20, [sp, #16]
 13c:	ldp	x21, x22, [sp, #32]
 140:	ldp	x29, x30, [sp], #208
 144:	ret
 148:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x355                 	// #853
 154:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 158:	add	x1, x1, #0x0
 15c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 160:	add	x0, x0, #0x0
 164:	bl	0 <__assert_fail>
 168:	mov	w0, w0
 16c:	add	x0, x0, #0x2
 170:	orr	x0, x0, x0, lsr #1
 174:	orr	x0, x0, x0, lsr #2
 178:	orr	x0, x0, x0, lsr #4
 17c:	orr	x0, x0, x0, lsr #8
 180:	orr	x1, x0, x0, lsr #16
 184:	orr	x0, x1, x0, lsr #32
 188:	add	x0, x0, #0x1
 18c:	str	x0, [sp, #152]
 190:	mov	x1, #0xffffffff            	// #4294967295
 194:	str	x1, [sp, #200]
 198:	cmp	x0, x1
 19c:	ldr	x0, [sp, #128]
 1a0:	ldr	x1, [sp, #120]
 1a4:	csel	x0, x0, x1, ls  // ls = plast
 1a8:	ldr	x24, [x0]
 1ac:	str	x24, [sp, #152]
 1b0:	add	x0, x24, x24, lsl #1
 1b4:	lsl	x0, x0, #4
 1b8:	str	x0, [sp, #136]
 1bc:	bl	0 <malloc>
 1c0:	mov	x23, x0
 1c4:	cbz	x0, 24c <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x24c>
 1c8:	ldr	x3, [x19, #176]
 1cc:	ldr	w0, [x19, #184]
 1d0:	add	x0, x0, x0, lsl #1
 1d4:	add	x0, x3, x0, lsl #4
 1d8:	cmp	x3, x0
 1dc:	b.eq	22c <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x22c>  // b.none
 1e0:	mov	x2, x3
 1e4:	mov	x1, x23
 1e8:	ldp	x4, x5, [x2]
 1ec:	stp	x4, x5, [x1]
 1f0:	ldp	x4, x5, [x2, #16]
 1f4:	stp	x4, x5, [x1, #16]
 1f8:	ldr	w4, [x2, #40]
 1fc:	str	w4, [x1, #40]
 200:	ldrb	w4, [x2, #44]
 204:	strb	w4, [x1, #44]
 208:	ldr	x4, [sp, #112]
 20c:	str	x4, [x1, #32]
 210:	add	x1, x1, #0x30
 214:	add	x2, x2, #0x30
 218:	cmp	x0, x2
 21c:	b.ne	1e8 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1e8>  // b.any
 220:	sub	x0, x0, #0x30
 224:	cmp	x3, x0
 228:	b.ne	220 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x220>  // b.any
 22c:	ldr	x0, [x19, #176]
 230:	add	x1, x19, #0xc0
 234:	cmp	x0, x1
 238:	b.eq	240 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x240>  // b.none
 23c:	bl	0 <free>
 240:	str	x23, [x19, #176]
 244:	str	w24, [x19, #188]
 248:	b	b0 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0xb0>
 24c:	ldr	x0, [sp, #136]
 250:	cbnz	x0, 264 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x264>
 254:	mov	x0, #0x1                   	// #1
 258:	bl	0 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 25c:	mov	x23, x0
 260:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 264:	mov	w1, #0x1                   	// #1
 268:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 26c:	add	x0, x0, #0x0
 270:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 274:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 278:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 27c:	add	x3, x3, #0x0
 280:	mov	w2, #0x43                  	// #67
 284:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 288:	add	x1, x1, #0x0
 28c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 290:	add	x0, x0, #0x0
 294:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEEA17_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEEA17_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	str	x23, [sp, #48]
  14:	mov	x19, x0
  18:	mov	x21, x1
  1c:	mov	x20, x2
  20:	mov	x23, x3
  24:	mov	x22, x4
  28:	mov	x0, x1
  2c:	bl	0 <strlen>
  30:	mov	x1, x21
  34:	mov	x2, x0
  38:	mov	x0, x19
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldr	x1, [x20]
  44:	ldr	x0, [x20, #8]
  48:	str	x1, [x19, #32]
  4c:	str	x0, [x19, #40]
  50:	ldr	x1, [x23]
  54:	ldr	w0, [x1]
  58:	str	w0, [x19, #136]
  5c:	mov	w2, #0x1                   	// #1
  60:	strb	w2, [x19, #156]
  64:	ldr	w1, [x1]
  68:	str	w1, [x19, #152]
  6c:	mov	x1, x22
  70:	mov	x0, x19
  74:	bl	0 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEEA17_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>
  78:	ldp	x19, x20, [sp, #16]
  7c:	ldp	x21, x22, [sp, #32]
  80:	ldr	x23, [sp, #48]
  84:	ldp	x29, x30, [sp], #64
  88:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	ldr	x20, [x1]
  14:	ldr	w21, [x1, #8]
  18:	add	x21, x21, x21, lsl #2
  1c:	add	x21, x20, x21, lsl #3
  20:	cmp	x20, x21
  24:	b.eq	138 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x138>  // b.none
  28:	stp	x23, x24, [sp, #48]
  2c:	stp	x25, x26, [sp, #64]
  30:	stp	x27, x28, [sp, #80]
  34:	mov	x19, x0
  38:	add	x0, sp, #0xc8
  3c:	str	x0, [sp, #120]
  40:	add	x0, sp, #0x98
  44:	str	x0, [sp, #128]
  48:	adrp	x26, 0 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
  4c:	ldr	x0, [x26]
  50:	add	x0, x0, #0x10
  54:	str	x0, [sp, #112]
  58:	ldr	x22, [x20]
  5c:	ldr	x0, [x20, #8]
  60:	str	x22, [sp, #160]
  64:	str	x0, [sp, #168]
  68:	ldp	x0, x1, [x20, #16]
  6c:	stp	x0, x1, [sp, #176]
  70:	ldr	x0, [x20, #32]
  74:	str	x0, [sp, #192]
  78:	ldr	w27, [x20, #16]
  7c:	ldr	x25, [sp, #168]
  80:	ldr	x28, [sp, #184]
  84:	str	x0, [sp, #104]
  88:	mov	x1, x22
  8c:	mov	x2, x25
  90:	add	x0, x19, #0xa0
  94:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  98:	ldr	w1, [x19, #184]
  9c:	cmp	w0, w1
  a0:	b.ne	148 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x148>  // b.any
  a4:	ldr	w0, [x19, #188]
  a8:	cmp	w1, w0
  ac:	b.cs	168 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x168>  // b.hs, b.nlast
  b0:	ldr	w0, [x19, #184]
  b4:	add	x0, x0, x0, lsl #1
  b8:	lsl	x0, x0, #4
  bc:	ldr	x2, [x19, #176]
  c0:	add	x1, x2, x0
  c4:	str	x22, [x2, x0]
  c8:	str	x25, [x1, #8]
  cc:	str	x28, [x1, #16]
  d0:	ldr	x0, [sp, #104]
  d4:	str	x0, [x1, #24]
  d8:	str	w27, [x1, #40]
  dc:	mov	w2, #0x1                   	// #1
  e0:	strb	w2, [x1, #44]
  e4:	ldr	x0, [x26]
  e8:	add	x0, x0, #0x10
  ec:	str	x0, [x1, #32]
  f0:	ldr	w0, [x19, #184]
  f4:	mov	w1, w0
  f8:	add	x1, x1, #0x1
  fc:	ldr	w2, [x19, #188]
 100:	cmp	x1, x2
 104:	b.hi	278 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x278>  // b.pmore
 108:	add	w0, w0, #0x1
 10c:	str	w0, [x19, #184]
 110:	mov	x1, x22
 114:	mov	x2, x25
 118:	ldr	x0, [x19, #168]
 11c:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 120:	add	x20, x20, #0x28
 124:	cmp	x21, x20
 128:	b.ne	58 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x58>  // b.any
 12c:	ldp	x23, x24, [sp, #48]
 130:	ldp	x25, x26, [sp, #64]
 134:	ldp	x27, x28, [sp, #80]
 138:	ldp	x19, x20, [sp, #16]
 13c:	ldp	x21, x22, [sp, #32]
 140:	ldp	x29, x30, [sp], #208
 144:	ret
 148:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x355                 	// #853
 154:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 158:	add	x1, x1, #0x0
 15c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 160:	add	x0, x0, #0x0
 164:	bl	0 <__assert_fail>
 168:	mov	w0, w0
 16c:	add	x0, x0, #0x2
 170:	orr	x0, x0, x0, lsr #1
 174:	orr	x0, x0, x0, lsr #2
 178:	orr	x0, x0, x0, lsr #4
 17c:	orr	x0, x0, x0, lsr #8
 180:	orr	x1, x0, x0, lsr #16
 184:	orr	x0, x1, x0, lsr #32
 188:	add	x0, x0, #0x1
 18c:	str	x0, [sp, #152]
 190:	mov	x1, #0xffffffff            	// #4294967295
 194:	str	x1, [sp, #200]
 198:	cmp	x0, x1
 19c:	ldr	x0, [sp, #128]
 1a0:	ldr	x1, [sp, #120]
 1a4:	csel	x0, x0, x1, ls  // ls = plast
 1a8:	ldr	x24, [x0]
 1ac:	str	x24, [sp, #152]
 1b0:	add	x0, x24, x24, lsl #1
 1b4:	lsl	x0, x0, #4
 1b8:	str	x0, [sp, #136]
 1bc:	bl	0 <malloc>
 1c0:	mov	x23, x0
 1c4:	cbz	x0, 24c <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x24c>
 1c8:	ldr	x3, [x19, #176]
 1cc:	ldr	w0, [x19, #184]
 1d0:	add	x0, x0, x0, lsl #1
 1d4:	add	x0, x3, x0, lsl #4
 1d8:	cmp	x3, x0
 1dc:	b.eq	22c <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x22c>  // b.none
 1e0:	mov	x2, x3
 1e4:	mov	x1, x23
 1e8:	ldp	x4, x5, [x2]
 1ec:	stp	x4, x5, [x1]
 1f0:	ldp	x4, x5, [x2, #16]
 1f4:	stp	x4, x5, [x1, #16]
 1f8:	ldr	w4, [x2, #40]
 1fc:	str	w4, [x1, #40]
 200:	ldrb	w4, [x2, #44]
 204:	strb	w4, [x1, #44]
 208:	ldr	x4, [sp, #112]
 20c:	str	x4, [x1, #32]
 210:	add	x1, x1, #0x30
 214:	add	x2, x2, #0x30
 218:	cmp	x0, x2
 21c:	b.ne	1e8 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1e8>  // b.any
 220:	sub	x0, x0, #0x30
 224:	cmp	x3, x0
 228:	b.ne	220 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x220>  // b.any
 22c:	ldr	x0, [x19, #176]
 230:	add	x1, x19, #0xc0
 234:	cmp	x0, x1
 238:	b.eq	240 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x240>  // b.none
 23c:	bl	0 <free>
 240:	str	x23, [x19, #176]
 244:	str	w24, [x19, #188]
 248:	b	b0 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0xb0>
 24c:	ldr	x0, [sp, #136]
 250:	cbnz	x0, 264 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x264>
 254:	mov	x0, #0x1                   	// #1
 258:	bl	0 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 25c:	mov	x23, x0
 260:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 264:	mov	w1, #0x1                   	// #1
 268:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 26c:	add	x0, x0, #0x0
 270:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 274:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 278:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 27c:	add	x3, x3, #0x0
 280:	mov	w2, #0x43                  	// #67
 284:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 288:	add	x1, x1, #0x0
 28c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 290:	add	x0, x0, #0x0
 294:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEEA10_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEEA10_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	str	x23, [sp, #48]
  14:	mov	x19, x0
  18:	mov	x21, x1
  1c:	mov	x20, x2
  20:	mov	x23, x3
  24:	mov	x22, x4
  28:	mov	x0, x1
  2c:	bl	0 <strlen>
  30:	mov	x1, x21
  34:	mov	x2, x0
  38:	mov	x0, x19
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldr	x1, [x20]
  44:	ldr	x0, [x20, #8]
  48:	str	x1, [x19, #32]
  4c:	str	x0, [x19, #40]
  50:	ldr	x1, [x23]
  54:	ldr	w0, [x1]
  58:	str	w0, [x19, #136]
  5c:	mov	w2, #0x1                   	// #1
  60:	strb	w2, [x19, #156]
  64:	ldr	w1, [x1]
  68:	str	w1, [x19, #152]
  6c:	mov	x1, x22
  70:	mov	x0, x19
  74:	bl	0 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEEA10_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>
  78:	ldp	x19, x20, [sp, #16]
  7c:	ldp	x21, x22, [sp, #32]
  80:	ldr	x23, [sp, #48]
  84:	ldp	x29, x30, [sp], #64
  88:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	ldr	x20, [x1]
  14:	ldr	w21, [x1, #8]
  18:	add	x21, x21, x21, lsl #2
  1c:	add	x21, x20, x21, lsl #3
  20:	cmp	x20, x21
  24:	b.eq	138 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x138>  // b.none
  28:	stp	x23, x24, [sp, #48]
  2c:	stp	x25, x26, [sp, #64]
  30:	stp	x27, x28, [sp, #80]
  34:	mov	x19, x0
  38:	add	x0, sp, #0xc8
  3c:	str	x0, [sp, #120]
  40:	add	x0, sp, #0x98
  44:	str	x0, [sp, #128]
  48:	adrp	x26, 0 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
  4c:	ldr	x0, [x26]
  50:	add	x0, x0, #0x10
  54:	str	x0, [sp, #112]
  58:	ldr	x22, [x20]
  5c:	ldr	x0, [x20, #8]
  60:	str	x22, [sp, #160]
  64:	str	x0, [sp, #168]
  68:	ldp	x0, x1, [x20, #16]
  6c:	stp	x0, x1, [sp, #176]
  70:	ldr	x0, [x20, #32]
  74:	str	x0, [sp, #192]
  78:	ldr	w27, [x20, #16]
  7c:	ldr	x25, [sp, #168]
  80:	ldr	x28, [sp, #184]
  84:	str	x0, [sp, #104]
  88:	mov	x1, x22
  8c:	mov	x2, x25
  90:	add	x0, x19, #0xa0
  94:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  98:	ldr	w1, [x19, #184]
  9c:	cmp	w0, w1
  a0:	b.ne	148 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x148>  // b.any
  a4:	ldr	w0, [x19, #188]
  a8:	cmp	w1, w0
  ac:	b.cs	168 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x168>  // b.hs, b.nlast
  b0:	ldr	w0, [x19, #184]
  b4:	add	x0, x0, x0, lsl #1
  b8:	lsl	x0, x0, #4
  bc:	ldr	x2, [x19, #176]
  c0:	add	x1, x2, x0
  c4:	str	x22, [x2, x0]
  c8:	str	x25, [x1, #8]
  cc:	str	x28, [x1, #16]
  d0:	ldr	x0, [sp, #104]
  d4:	str	x0, [x1, #24]
  d8:	str	w27, [x1, #40]
  dc:	mov	w2, #0x1                   	// #1
  e0:	strb	w2, [x1, #44]
  e4:	ldr	x0, [x26]
  e8:	add	x0, x0, #0x10
  ec:	str	x0, [x1, #32]
  f0:	ldr	w0, [x19, #184]
  f4:	mov	w1, w0
  f8:	add	x1, x1, #0x1
  fc:	ldr	w2, [x19, #188]
 100:	cmp	x1, x2
 104:	b.hi	278 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x278>  // b.pmore
 108:	add	w0, w0, #0x1
 10c:	str	w0, [x19, #184]
 110:	mov	x1, x22
 114:	mov	x2, x25
 118:	ldr	x0, [x19, #168]
 11c:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 120:	add	x20, x20, #0x28
 124:	cmp	x21, x20
 128:	b.ne	58 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x58>  // b.any
 12c:	ldp	x23, x24, [sp, #48]
 130:	ldp	x25, x26, [sp, #64]
 134:	ldp	x27, x28, [sp, #80]
 138:	ldp	x19, x20, [sp, #16]
 13c:	ldp	x21, x22, [sp, #32]
 140:	ldp	x29, x30, [sp], #208
 144:	ret
 148:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x355                 	// #853
 154:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 158:	add	x1, x1, #0x0
 15c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 160:	add	x0, x0, #0x0
 164:	bl	0 <__assert_fail>
 168:	mov	w0, w0
 16c:	add	x0, x0, #0x2
 170:	orr	x0, x0, x0, lsr #1
 174:	orr	x0, x0, x0, lsr #2
 178:	orr	x0, x0, x0, lsr #4
 17c:	orr	x0, x0, x0, lsr #8
 180:	orr	x1, x0, x0, lsr #16
 184:	orr	x0, x1, x0, lsr #32
 188:	add	x0, x0, #0x1
 18c:	str	x0, [sp, #152]
 190:	mov	x1, #0xffffffff            	// #4294967295
 194:	str	x1, [sp, #200]
 198:	cmp	x0, x1
 19c:	ldr	x0, [sp, #128]
 1a0:	ldr	x1, [sp, #120]
 1a4:	csel	x0, x0, x1, ls  // ls = plast
 1a8:	ldr	x24, [x0]
 1ac:	str	x24, [sp, #152]
 1b0:	add	x0, x24, x24, lsl #1
 1b4:	lsl	x0, x0, #4
 1b8:	str	x0, [sp, #136]
 1bc:	bl	0 <malloc>
 1c0:	mov	x23, x0
 1c4:	cbz	x0, 24c <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x24c>
 1c8:	ldr	x3, [x19, #176]
 1cc:	ldr	w0, [x19, #184]
 1d0:	add	x0, x0, x0, lsl #1
 1d4:	add	x0, x3, x0, lsl #4
 1d8:	cmp	x3, x0
 1dc:	b.eq	22c <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x22c>  // b.none
 1e0:	mov	x2, x3
 1e4:	mov	x1, x23
 1e8:	ldp	x4, x5, [x2]
 1ec:	stp	x4, x5, [x1]
 1f0:	ldp	x4, x5, [x2, #16]
 1f4:	stp	x4, x5, [x1, #16]
 1f8:	ldr	w4, [x2, #40]
 1fc:	str	w4, [x1, #40]
 200:	ldrb	w4, [x2, #44]
 204:	strb	w4, [x1, #44]
 208:	ldr	x4, [sp, #112]
 20c:	str	x4, [x1, #32]
 210:	add	x1, x1, #0x30
 214:	add	x2, x2, #0x30
 218:	cmp	x0, x2
 21c:	b.ne	1e8 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1e8>  // b.any
 220:	sub	x0, x0, #0x30
 224:	cmp	x3, x0
 228:	b.ne	220 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x220>  // b.any
 22c:	ldr	x0, [x19, #176]
 230:	add	x1, x19, #0xc0
 234:	cmp	x0, x1
 238:	b.eq	240 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x240>  // b.none
 23c:	bl	0 <free>
 240:	str	x23, [x19, #176]
 244:	str	w24, [x19, #188]
 248:	b	b0 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0xb0>
 24c:	ldr	x0, [sp, #136]
 250:	cbnz	x0, 264 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x264>
 254:	mov	x0, #0x1                   	// #1
 258:	bl	0 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 25c:	mov	x23, x0
 260:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 264:	mov	w1, #0x1                   	// #1
 268:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 26c:	add	x0, x0, #0x0
 270:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 274:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 278:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 27c:	add	x3, x3, #0x0
 280:	mov	w2, #0x43                  	// #67
 284:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 288:	add	x1, x1, #0x0
 28c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 290:	add	x0, x0, #0x0
 294:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEEA12_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEEA12_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	str	x23, [sp, #48]
  14:	mov	x19, x0
  18:	mov	x21, x1
  1c:	mov	x20, x2
  20:	mov	x23, x3
  24:	mov	x22, x4
  28:	mov	x0, x1
  2c:	bl	0 <strlen>
  30:	mov	x1, x21
  34:	mov	x2, x0
  38:	mov	x0, x19
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldr	x1, [x20]
  44:	ldr	x0, [x20, #8]
  48:	str	x1, [x19, #32]
  4c:	str	x0, [x19, #40]
  50:	ldr	x1, [x23]
  54:	ldr	w0, [x1]
  58:	str	w0, [x19, #136]
  5c:	mov	w2, #0x1                   	// #1
  60:	strb	w2, [x19, #156]
  64:	ldr	w1, [x1]
  68:	str	w1, [x19, #152]
  6c:	mov	x1, x22
  70:	mov	x0, x19
  74:	bl	0 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEEA12_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>
  78:	ldp	x19, x20, [sp, #16]
  7c:	ldp	x21, x22, [sp, #32]
  80:	ldr	x23, [sp, #48]
  84:	ldp	x29, x30, [sp], #64
  88:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	ldr	x20, [x1]
  14:	ldr	w21, [x1, #8]
  18:	add	x21, x21, x21, lsl #2
  1c:	add	x21, x20, x21, lsl #3
  20:	cmp	x20, x21
  24:	b.eq	138 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x138>  // b.none
  28:	stp	x23, x24, [sp, #48]
  2c:	stp	x25, x26, [sp, #64]
  30:	stp	x27, x28, [sp, #80]
  34:	mov	x19, x0
  38:	add	x0, sp, #0xc8
  3c:	str	x0, [sp, #120]
  40:	add	x0, sp, #0x98
  44:	str	x0, [sp, #128]
  48:	adrp	x26, 0 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
  4c:	ldr	x0, [x26]
  50:	add	x0, x0, #0x10
  54:	str	x0, [sp, #112]
  58:	ldr	x22, [x20]
  5c:	ldr	x0, [x20, #8]
  60:	str	x22, [sp, #160]
  64:	str	x0, [sp, #168]
  68:	ldp	x0, x1, [x20, #16]
  6c:	stp	x0, x1, [sp, #176]
  70:	ldr	x0, [x20, #32]
  74:	str	x0, [sp, #192]
  78:	ldr	w27, [x20, #16]
  7c:	ldr	x25, [sp, #168]
  80:	ldr	x28, [sp, #184]
  84:	str	x0, [sp, #104]
  88:	mov	x1, x22
  8c:	mov	x2, x25
  90:	add	x0, x19, #0xa0
  94:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  98:	ldr	w1, [x19, #184]
  9c:	cmp	w0, w1
  a0:	b.ne	148 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x148>  // b.any
  a4:	ldr	w0, [x19, #188]
  a8:	cmp	w1, w0
  ac:	b.cs	168 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x168>  // b.hs, b.nlast
  b0:	ldr	w0, [x19, #184]
  b4:	add	x0, x0, x0, lsl #1
  b8:	lsl	x0, x0, #4
  bc:	ldr	x2, [x19, #176]
  c0:	add	x1, x2, x0
  c4:	str	x22, [x2, x0]
  c8:	str	x25, [x1, #8]
  cc:	str	x28, [x1, #16]
  d0:	ldr	x0, [sp, #104]
  d4:	str	x0, [x1, #24]
  d8:	str	w27, [x1, #40]
  dc:	mov	w2, #0x1                   	// #1
  e0:	strb	w2, [x1, #44]
  e4:	ldr	x0, [x26]
  e8:	add	x0, x0, #0x10
  ec:	str	x0, [x1, #32]
  f0:	ldr	w0, [x19, #184]
  f4:	mov	w1, w0
  f8:	add	x1, x1, #0x1
  fc:	ldr	w2, [x19, #188]
 100:	cmp	x1, x2
 104:	b.hi	278 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x278>  // b.pmore
 108:	add	w0, w0, #0x1
 10c:	str	w0, [x19, #184]
 110:	mov	x1, x22
 114:	mov	x2, x25
 118:	ldr	x0, [x19, #168]
 11c:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 120:	add	x20, x20, #0x28
 124:	cmp	x21, x20
 128:	b.ne	58 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x58>  // b.any
 12c:	ldp	x23, x24, [sp, #48]
 130:	ldp	x25, x26, [sp, #64]
 134:	ldp	x27, x28, [sp, #80]
 138:	ldp	x19, x20, [sp, #16]
 13c:	ldp	x21, x22, [sp, #32]
 140:	ldp	x29, x30, [sp], #208
 144:	ret
 148:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x355                 	// #853
 154:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 158:	add	x1, x1, #0x0
 15c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 160:	add	x0, x0, #0x0
 164:	bl	0 <__assert_fail>
 168:	mov	w0, w0
 16c:	add	x0, x0, #0x2
 170:	orr	x0, x0, x0, lsr #1
 174:	orr	x0, x0, x0, lsr #2
 178:	orr	x0, x0, x0, lsr #4
 17c:	orr	x0, x0, x0, lsr #8
 180:	orr	x1, x0, x0, lsr #16
 184:	orr	x0, x1, x0, lsr #32
 188:	add	x0, x0, #0x1
 18c:	str	x0, [sp, #152]
 190:	mov	x1, #0xffffffff            	// #4294967295
 194:	str	x1, [sp, #200]
 198:	cmp	x0, x1
 19c:	ldr	x0, [sp, #128]
 1a0:	ldr	x1, [sp, #120]
 1a4:	csel	x0, x0, x1, ls  // ls = plast
 1a8:	ldr	x24, [x0]
 1ac:	str	x24, [sp, #152]
 1b0:	add	x0, x24, x24, lsl #1
 1b4:	lsl	x0, x0, #4
 1b8:	str	x0, [sp, #136]
 1bc:	bl	0 <malloc>
 1c0:	mov	x23, x0
 1c4:	cbz	x0, 24c <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x24c>
 1c8:	ldr	x3, [x19, #176]
 1cc:	ldr	w0, [x19, #184]
 1d0:	add	x0, x0, x0, lsl #1
 1d4:	add	x0, x3, x0, lsl #4
 1d8:	cmp	x3, x0
 1dc:	b.eq	22c <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x22c>  // b.none
 1e0:	mov	x2, x3
 1e4:	mov	x1, x23
 1e8:	ldp	x4, x5, [x2]
 1ec:	stp	x4, x5, [x1]
 1f0:	ldp	x4, x5, [x2, #16]
 1f4:	stp	x4, x5, [x1, #16]
 1f8:	ldr	w4, [x2, #40]
 1fc:	str	w4, [x1, #40]
 200:	ldrb	w4, [x2, #44]
 204:	strb	w4, [x1, #44]
 208:	ldr	x4, [sp, #112]
 20c:	str	x4, [x1, #32]
 210:	add	x1, x1, #0x30
 214:	add	x2, x2, #0x30
 218:	cmp	x0, x2
 21c:	b.ne	1e8 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1e8>  // b.any
 220:	sub	x0, x0, #0x30
 224:	cmp	x3, x0
 228:	b.ne	220 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x220>  // b.any
 22c:	ldr	x0, [x19, #176]
 230:	add	x1, x19, #0xc0
 234:	cmp	x0, x1
 238:	b.eq	240 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x240>  // b.none
 23c:	bl	0 <free>
 240:	str	x23, [x19, #176]
 244:	str	w24, [x19, #188]
 248:	b	b0 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0xb0>
 24c:	ldr	x0, [sp, #136]
 250:	cbnz	x0, 264 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x264>
 254:	mov	x0, #0x1                   	// #1
 258:	bl	0 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 25c:	mov	x23, x0
 260:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 264:	mov	w1, #0x1                   	// #1
 268:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 26c:	add	x0, x0, #0x0
 270:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 274:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 278:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 27c:	add	x3, x3, #0x0
 280:	mov	w2, #0x43                  	// #67
 284:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 288:	add	x1, x1, #0x0
 28c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 290:	add	x0, x0, #0x0
 294:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>:
   0:	stp	x29, x30, [sp, #-208]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	ldr	x20, [x1]
  14:	ldr	w21, [x1, #8]
  18:	add	x21, x21, x21, lsl #2
  1c:	add	x21, x20, x21, lsl #3
  20:	cmp	x20, x21
  24:	b.eq	138 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x138>  // b.none
  28:	stp	x23, x24, [sp, #48]
  2c:	stp	x25, x26, [sp, #64]
  30:	stp	x27, x28, [sp, #80]
  34:	mov	x19, x0
  38:	add	x0, sp, #0xc8
  3c:	str	x0, [sp, #120]
  40:	add	x0, sp, #0x98
  44:	str	x0, [sp, #128]
  48:	adrp	x26, 0 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
  4c:	ldr	x0, [x26]
  50:	add	x0, x0, #0x10
  54:	str	x0, [sp, #112]
  58:	ldr	x22, [x20]
  5c:	ldr	x0, [x20, #8]
  60:	str	x22, [sp, #160]
  64:	str	x0, [sp, #168]
  68:	ldp	x0, x1, [x20, #16]
  6c:	stp	x0, x1, [sp, #176]
  70:	ldr	x0, [x20, #32]
  74:	str	x0, [sp, #192]
  78:	ldr	w27, [x20, #16]
  7c:	ldr	x25, [sp, #168]
  80:	ldr	x28, [sp, #184]
  84:	str	x0, [sp, #104]
  88:	mov	x1, x22
  8c:	mov	x2, x25
  90:	add	x0, x19, #0xa0
  94:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  98:	ldr	w1, [x19, #184]
  9c:	cmp	w0, w1
  a0:	b.ne	148 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x148>  // b.any
  a4:	ldr	w0, [x19, #188]
  a8:	cmp	w1, w0
  ac:	b.cs	168 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x168>  // b.hs, b.nlast
  b0:	ldr	w0, [x19, #184]
  b4:	add	x0, x0, x0, lsl #1
  b8:	lsl	x0, x0, #4
  bc:	ldr	x2, [x19, #176]
  c0:	add	x1, x2, x0
  c4:	str	x22, [x2, x0]
  c8:	str	x25, [x1, #8]
  cc:	str	x28, [x1, #16]
  d0:	ldr	x0, [sp, #104]
  d4:	str	x0, [x1, #24]
  d8:	str	w27, [x1, #40]
  dc:	mov	w2, #0x1                   	// #1
  e0:	strb	w2, [x1, #44]
  e4:	ldr	x0, [x26]
  e8:	add	x0, x0, #0x10
  ec:	str	x0, [x1, #32]
  f0:	ldr	w0, [x19, #184]
  f4:	mov	w1, w0
  f8:	add	x1, x1, #0x1
  fc:	ldr	w2, [x19, #188]
 100:	cmp	x1, x2
 104:	b.hi	278 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x278>  // b.pmore
 108:	add	w0, w0, #0x1
 10c:	str	w0, [x19, #184]
 110:	mov	x1, x22
 114:	mov	x2, x25
 118:	ldr	x0, [x19, #168]
 11c:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
 120:	add	x20, x20, #0x28
 124:	cmp	x21, x20
 128:	b.ne	58 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x58>  // b.any
 12c:	ldp	x23, x24, [sp, #48]
 130:	ldp	x25, x26, [sp, #64]
 134:	ldp	x27, x28, [sp, #80]
 138:	ldp	x19, x20, [sp, #16]
 13c:	ldp	x21, x22, [sp, #32]
 140:	ldp	x29, x30, [sp], #208
 144:	ret
 148:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 14c:	add	x3, x3, #0x0
 150:	mov	w2, #0x355                 	// #853
 154:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 158:	add	x1, x1, #0x0
 15c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 160:	add	x0, x0, #0x0
 164:	bl	0 <__assert_fail>
 168:	mov	w0, w0
 16c:	add	x0, x0, #0x2
 170:	orr	x0, x0, x0, lsr #1
 174:	orr	x0, x0, x0, lsr #2
 178:	orr	x0, x0, x0, lsr #4
 17c:	orr	x0, x0, x0, lsr #8
 180:	orr	x1, x0, x0, lsr #16
 184:	orr	x0, x1, x0, lsr #32
 188:	add	x0, x0, #0x1
 18c:	str	x0, [sp, #152]
 190:	mov	x1, #0xffffffff            	// #4294967295
 194:	str	x1, [sp, #200]
 198:	cmp	x0, x1
 19c:	ldr	x0, [sp, #128]
 1a0:	ldr	x1, [sp, #120]
 1a4:	csel	x0, x0, x1, ls  // ls = plast
 1a8:	ldr	x24, [x0]
 1ac:	str	x24, [sp, #152]
 1b0:	add	x0, x24, x24, lsl #1
 1b4:	lsl	x0, x0, #4
 1b8:	str	x0, [sp, #136]
 1bc:	bl	0 <malloc>
 1c0:	mov	x23, x0
 1c4:	cbz	x0, 24c <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x24c>
 1c8:	ldr	x3, [x19, #176]
 1cc:	ldr	w0, [x19, #184]
 1d0:	add	x0, x0, x0, lsl #1
 1d4:	add	x0, x3, x0, lsl #4
 1d8:	cmp	x3, x0
 1dc:	b.eq	22c <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x22c>  // b.none
 1e0:	mov	x2, x3
 1e4:	mov	x1, x23
 1e8:	ldp	x4, x5, [x2]
 1ec:	stp	x4, x5, [x1]
 1f0:	ldp	x4, x5, [x2, #16]
 1f4:	stp	x4, x5, [x1, #16]
 1f8:	ldr	w4, [x2, #40]
 1fc:	str	w4, [x1, #40]
 200:	ldrb	w4, [x2, #44]
 204:	strb	w4, [x1, #44]
 208:	ldr	x4, [sp, #112]
 20c:	str	x4, [x1, #32]
 210:	add	x1, x1, #0x30
 214:	add	x2, x2, #0x30
 218:	cmp	x0, x2
 21c:	b.ne	1e8 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1e8>  // b.any
 220:	sub	x0, x0, #0x30
 224:	cmp	x3, x0
 228:	b.ne	220 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x220>  // b.any
 22c:	ldr	x0, [x19, #176]
 230:	add	x1, x19, #0xc0
 234:	cmp	x0, x1
 238:	b.eq	240 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x240>  // b.none
 23c:	bl	0 <free>
 240:	str	x23, [x19, #176]
 244:	str	w24, [x19, #188]
 248:	b	b0 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0xb0>
 24c:	ldr	x0, [sp, #136]
 250:	cbnz	x0, 264 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x264>
 254:	mov	x0, #0x1                   	// #1
 258:	bl	0 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 25c:	mov	x23, x0
 260:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 264:	mov	w1, #0x1                   	// #1
 268:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 26c:	add	x0, x0, #0x0
 270:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
 274:	b	1c8 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_+0x1c8>
 278:	adrp	x3, 0 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 27c:	add	x3, x3, #0x0
 280:	mov	w2, #0x43                  	// #67
 284:	adrp	x1, 0 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 288:	add	x1, x1, #0x0
 28c:	adrp	x0, 0 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEENS0_11ValuesClassEEEvPT_RKT0_>
 290:	add	x0, x0, #0x0
 294:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED0Ev:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x1, x0
  14:	adrp	x0, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  18:	ldr	x0, [x0]
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x1], #168
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #104]
  3c:	ldr	x1, [x19, #96]
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldr	x0, [x19, #64]
  50:	add	x1, x19, #0x50
  54:	cmp	x0, x1
  58:	b.eq	60 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED0Ev+0x60>  // b.none
  5c:	bl	0 <free>
  60:	mov	x1, #0xc8                  	// #200
  64:	mov	x0, x19
  68:	bl	0 <_ZdlPvm>
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	ret

Disassembly of section .text._ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED0Ev:

0000000000000000 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x1, x0
  14:	adrp	x0, 0 <_ZTVN4llvm2cl3optIiLb0ENS0_6parserIiEEEE>
  18:	ldr	x0, [x0]
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x1], #168
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #104]
  3c:	ldr	x1, [x19, #96]
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldr	x0, [x19, #64]
  50:	add	x1, x19, #0x50
  54:	cmp	x0, x1
  58:	b.eq	60 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED0Ev+0x60>  // b.none
  5c:	bl	0 <free>
  60:	mov	x1, #0xc8                  	// #200
  64:	mov	x0, x19
  68:	bl	0 <_ZdlPvm>
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	ret

Disassembly of section .text._ZN4llvm2cl5aliasD0Ev:

0000000000000000 <_ZN4llvm2cl5aliasD0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #104]
  14:	ldr	x1, [x19, #96]
  18:	cmp	x0, x1
  1c:	b.eq	24 <_ZN4llvm2cl5aliasD0Ev+0x24>  // b.none
  20:	bl	0 <free>
  24:	ldr	x0, [x19, #64]
  28:	add	x1, x19, #0x50
  2c:	cmp	x0, x1
  30:	b.eq	38 <_ZN4llvm2cl5aliasD0Ev+0x38>  // b.none
  34:	bl	0 <free>
  38:	mov	x1, #0x90                  	// #144
  3c:	mov	x0, x19
  40:	bl	0 <_ZdlPvm>
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x1, x0
  14:	adrp	x0, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
  18:	ldr	x0, [x0]
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x1], #224
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	adrp	x0, 0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev>
  3c:	ldr	x0, [x0]
  40:	add	x0, x0, #0x10
  44:	str	x0, [x19, #168]
  48:	ldr	x0, [x19, #176]
  4c:	add	x1, x19, #0xc0
  50:	cmp	x0, x1
  54:	b.eq	5c <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <_ZdlPv>
  5c:	ldr	x0, [x19, #136]
  60:	add	x1, x19, #0x98
  64:	cmp	x0, x1
  68:	b.eq	70 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev+0x70>  // b.none
  6c:	bl	0 <_ZdlPv>
  70:	ldr	x0, [x19, #104]
  74:	ldr	x1, [x19, #96]
  78:	cmp	x0, x1
  7c:	b.eq	84 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev+0x84>  // b.none
  80:	bl	0 <free>
  84:	ldr	x0, [x19, #64]
  88:	add	x1, x19, #0x50
  8c:	cmp	x0, x1
  90:	b.eq	98 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED0Ev+0x98>  // b.none
  94:	bl	0 <free>
  98:	mov	x1, #0x100                 	// #256
  9c:	mov	x0, x19
  a0:	bl	0 <_ZdlPvm>
  a4:	ldr	x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED0Ev:

0000000000000000 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	mov	x1, x0
  14:	adrp	x0, 0 <_ZTVN4llvm2cl3optIjLb0ENS0_6parserIjEEEE>
  18:	ldr	x0, [x0]
  1c:	add	x0, x0, #0x10
  20:	str	x0, [x1], #168
  24:	ldr	x3, [x1, #16]
  28:	cbz	x3, 38 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED0Ev+0x38>
  2c:	mov	x0, x1
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x3
  38:	ldr	x0, [x19, #104]
  3c:	ldr	x1, [x19, #96]
  40:	cmp	x0, x1
  44:	b.eq	4c <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED0Ev+0x4c>  // b.none
  48:	bl	0 <free>
  4c:	ldr	x0, [x19, #64]
  50:	add	x1, x19, #0x50
  54:	cmp	x0, x1
  58:	b.eq	60 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED0Ev+0x60>  // b.none
  5c:	bl	0 <free>
  60:	mov	x1, #0xc8                  	// #200
  64:	mov	x0, x19
  68:	bl	0 <_ZdlPvm>
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	ret

Disassembly of section .text._ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_:

0000000000000000 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	stp	x25, x26, [sp, #64]
  18:	mov	x25, x1
  1c:	mov	x26, x2
  20:	ldr	x23, [x0, #8]
  24:	ldr	x24, [x0]
  28:	sub	x1, x23, x24
  2c:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  30:	cmp	x2, x1, asr #2
  34:	b.eq	e0 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0xe0>  // b.none
  38:	mov	x20, x0
  3c:	asr	x0, x1, #2
  40:	cmp	x0, #0x0
  44:	csinc	x3, x0, xzr, ne  // ne = any
  48:	adds	x3, x3, x0
  4c:	b.cs	118 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x118>  // b.hs, b.nlast
  50:	mov	x22, #0x1fffffffffffffff    	// #2305843009213693951
  54:	cmp	x3, x22
  58:	csel	x22, x3, x22, ls  // ls = plast
  5c:	sub	x19, x25, x24
  60:	mov	x21, #0x0                   	// #0
  64:	cbz	x3, 74 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x74>
  68:	lsl	x0, x22, #2
  6c:	bl	0 <_Znwm>
  70:	mov	x21, x0
  74:	ldr	w0, [x26]
  78:	str	w0, [x21, x19]
  7c:	cmp	x19, #0x0
  80:	b.gt	ec <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0xec>
  84:	add	x19, x19, #0x4
  88:	add	x19, x21, x19
  8c:	sub	x23, x23, x25
  90:	cmp	x23, #0x0
  94:	b.le	a8 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0xa8>
  98:	mov	x2, x23
  9c:	mov	x1, x25
  a0:	mov	x0, x19
  a4:	bl	0 <memcpy>
  a8:	add	x19, x19, x23
  ac:	cbz	x24, b8 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0xb8>
  b0:	mov	x0, x24
  b4:	bl	0 <_ZdlPv>
  b8:	str	x21, [x20]
  bc:	str	x19, [x20, #8]
  c0:	add	x21, x21, x22, lsl #2
  c4:	str	x21, [x20, #16]
  c8:	ldp	x19, x20, [sp, #16]
  cc:	ldp	x21, x22, [sp, #32]
  d0:	ldp	x23, x24, [sp, #48]
  d4:	ldp	x25, x26, [sp, #64]
  d8:	ldp	x29, x30, [sp], #80
  dc:	ret
  e0:	adrp	x0, 0 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_>
  e4:	add	x0, x0, #0x0
  e8:	bl	0 <_ZSt20__throw_length_errorPKc>
  ec:	mov	x2, x19
  f0:	mov	x1, x24
  f4:	mov	x0, x21
  f8:	bl	0 <memmove>
  fc:	add	x19, x19, #0x4
 100:	add	x19, x21, x19
 104:	sub	x23, x23, x25
 108:	cmp	x23, #0x0
 10c:	b.gt	98 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x98>
 110:	add	x19, x19, x23
 114:	b	b0 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0xb0>
 118:	sub	x19, x25, x24
 11c:	mov	x22, #0x1fffffffffffffff    	// #2305843009213693951
 120:	b	68 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x68>

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	stp	x25, x26, [sp, #64]
  18:	str	x27, [sp, #80]
  1c:	mov	x22, x0
  20:	mov	x26, x2
  24:	ldr	x19, [x0, #8]
  28:	ldr	x23, [x0]
  2c:	sub	x0, x19, x23
  30:	mov	x2, #0x3ffffffffffffff     	// #288230376151711743
  34:	cmp	x2, x0, asr #5
  38:	b.eq	b0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xb0>  // b.none
  3c:	mov	x20, x1
  40:	mov	x25, x1
  44:	asr	x1, x0, #5
  48:	cmp	x1, #0x0
  4c:	csinc	x0, x1, xzr, ne  // ne = any
  50:	adds	x0, x0, x1
  54:	b.cs	1b4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1b4>  // b.hs, b.nlast
  58:	mov	x24, #0x3ffffffffffffff     	// #288230376151711743
  5c:	cmp	x0, x24
  60:	csel	x24, x0, x24, ls  // ls = plast
  64:	sub	x27, x20, x23
  68:	mov	x21, #0x0                   	// #0
  6c:	cbz	x0, 7c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x7c>
  70:	lsl	x0, x24, #5
  74:	bl	0 <_Znwm>
  78:	mov	x21, x0
  7c:	add	x0, x21, x27
  80:	add	x1, x0, #0x10
  84:	str	x1, [x21, x27]
  88:	ldr	x1, [x26]
  8c:	ldr	x2, [x26, #8]
  90:	mov	w3, #0x0                   	// #0
  94:	add	x2, x1, x2
  98:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  9c:	cmp	x20, x23
  a0:	b.eq	124 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x124>  // b.none
  a4:	mov	x2, x21
  a8:	mov	x3, x23
  ac:	b	dc <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xdc>
  b0:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  b4:	add	x0, x0, #0x0
  b8:	bl	0 <_ZSt20__throw_length_errorPKc>
  bc:	ldp	x0, x1, [x3, #16]
  c0:	stp	x0, x1, [x2, #16]
  c4:	ldr	x0, [x3, #8]
  c8:	str	x0, [x2, #8]
  cc:	add	x3, x3, #0x20
  d0:	add	x2, x2, #0x20
  d4:	cmp	x25, x3
  d8:	b.eq	104 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x104>  // b.none
  dc:	add	x0, x2, #0x10
  e0:	str	x0, [x2]
  e4:	mov	x0, x3
  e8:	ldr	x1, [x0], #16
  ec:	cmp	x1, x0
  f0:	b.eq	bc <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xbc>  // b.none
  f4:	str	x1, [x2]
  f8:	ldr	x0, [x3, #16]
  fc:	str	x0, [x2, #16]
 100:	b	c4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xc4>
 104:	sub	x25, x20, x23
 108:	add	x25, x21, x25
 10c:	add	x25, x25, #0x20
 110:	cmp	x20, x19
 114:	b.eq	17c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x17c>  // b.none
 118:	mov	x3, x20
 11c:	mov	x2, x25
 120:	b	14c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x14c>
 124:	mov	x25, x21
 128:	b	10c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x10c>
 12c:	ldp	x0, x1, [x3, #16]
 130:	stp	x0, x1, [x2, #16]
 134:	ldr	x0, [x3, #8]
 138:	str	x0, [x2, #8]
 13c:	add	x3, x3, #0x20
 140:	add	x2, x2, #0x20
 144:	cmp	x3, x19
 148:	b.eq	174 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x174>  // b.none
 14c:	add	x0, x2, #0x10
 150:	str	x0, [x2]
 154:	mov	x0, x3
 158:	ldr	x1, [x0], #16
 15c:	cmp	x1, x0
 160:	b.eq	12c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x12c>  // b.none
 164:	str	x1, [x2]
 168:	ldr	x0, [x3, #16]
 16c:	str	x0, [x2, #16]
 170:	b	134 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x134>
 174:	sub	x19, x19, x20
 178:	add	x25, x25, x19
 17c:	cbz	x23, 188 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x188>
 180:	mov	x0, x23
 184:	bl	0 <_ZdlPv>
 188:	str	x21, [x22]
 18c:	str	x25, [x22, #8]
 190:	add	x21, x21, x24, lsl #5
 194:	str	x21, [x22, #16]
 198:	ldp	x19, x20, [sp, #16]
 19c:	ldp	x21, x22, [sp, #32]
 1a0:	ldp	x23, x24, [sp, #48]
 1a4:	ldp	x25, x26, [sp, #64]
 1a8:	ldr	x27, [sp, #80]
 1ac:	ldp	x29, x30, [sp], #96
 1b0:	ret
 1b4:	sub	x27, x20, x23
 1b8:	mov	x24, #0x3ffffffffffffff     	// #288230376151711743
 1bc:	b	70 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x70>

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	str	w1, [sp, #44]
  14:	add	x0, sp, #0x60
  18:	str	x0, [sp, #80]
  1c:	str	xzr, [sp, #88]
  20:	strb	wzr, [sp, #96]
  24:	cbz	x4, 144 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x144>
  28:	mov	x1, x4
  2c:	add	x0, sp, #0x30
  30:	add	x20, x0, #0x10
  34:	str	x20, [sp, #48]
  38:	mov	w3, #0x0                   	// #0
  3c:	add	x2, x4, x5
  40:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
  44:	ldr	x0, [sp, #80]
  48:	ldr	x1, [sp, #48]
  4c:	cmp	x1, x20
  50:	b.eq	168 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x168>  // b.none
  54:	add	x2, sp, #0x60
  58:	cmp	x0, x2
  5c:	b.eq	1b8 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x1b8>  // b.none
  60:	ldr	x2, [sp, #96]
  64:	str	x1, [sp, #80]
  68:	ldr	x1, [sp, #56]
  6c:	str	x1, [sp, #88]
  70:	ldr	x1, [sp, #64]
  74:	str	x1, [sp, #96]
  78:	cbz	x0, 1cc <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x1cc>
  7c:	str	x0, [sp, #48]
  80:	str	x2, [sp, #64]
  84:	str	xzr, [sp, #56]
  88:	ldr	x0, [sp, #48]
  8c:	strb	wzr, [x0]
  90:	ldr	x0, [sp, #48]
  94:	add	x1, sp, #0x40
  98:	cmp	x0, x1
  9c:	b.eq	a4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xa4>  // b.none
  a0:	bl	0 <_ZdlPv>
  a4:	ldr	x0, [x19, #144]
  a8:	ldr	x1, [x19, #152]
  ac:	cmp	x0, x1
  b0:	b.eq	190 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x190>  // b.none
  b4:	add	x1, x0, #0x10
  b8:	str	x1, [x0]
  bc:	ldr	x1, [sp, #80]
  c0:	mov	w3, #0x0                   	// #0
  c4:	ldr	x2, [sp, #88]
  c8:	add	x2, x1, x2
  cc:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
  d0:	ldr	x0, [x19, #144]
  d4:	add	x0, x0, #0x20
  d8:	str	x0, [x19, #144]
  dc:	ldr	w2, [sp, #44]
  e0:	strh	w2, [x19, #12]
  e4:	ldr	x1, [x19, #168]
  e8:	ldr	x0, [x19, #176]
  ec:	cmp	x1, x0
  f0:	b.eq	1a4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x1a4>  // b.none
  f4:	str	w2, [x1]
  f8:	ldr	x0, [x19, #168]
  fc:	add	x0, x0, #0x4
 100:	str	x0, [x19, #168]
 104:	ldr	x0, [x19, #208]
 108:	cbz	x0, 1b4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x1b4>
 10c:	add	x20, sp, #0x50
 110:	add	x0, x19, #0xc0
 114:	ldr	x2, [x0, #24]
 118:	mov	x1, x20
 11c:	blr	x2
 120:	ldr	x0, [sp, #80]
 124:	add	x20, x20, #0x10
 128:	cmp	x0, x20
 12c:	b.eq	134 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x134>  // b.none
 130:	bl	0 <_ZdlPv>
 134:	mov	w0, #0x0                   	// #0
 138:	ldp	x19, x20, [sp, #16]
 13c:	ldp	x29, x30, [sp], #112
 140:	ret
 144:	add	x0, sp, #0x40
 148:	str	x0, [sp, #48]
 14c:	str	xzr, [sp, #56]
 150:	strb	wzr, [sp, #64]
 154:	ldr	x0, [sp, #56]
 158:	str	x0, [sp, #88]
 15c:	ldr	x1, [sp, #80]
 160:	strb	wzr, [x1, x0]
 164:	b	84 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x84>
 168:	ldr	x2, [sp, #56]
 16c:	cbz	x2, 154 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x154>
 170:	cmp	x2, #0x1
 174:	b.eq	184 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x184>  // b.none
 178:	add	x1, sp, #0x40
 17c:	bl	0 <memcpy>
 180:	b	154 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x154>
 184:	ldrb	w1, [sp, #64]
 188:	strb	w1, [x0]
 18c:	b	154 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x154>
 190:	add	x2, sp, #0x50
 194:	mov	x1, x0
 198:	add	x0, x19, #0x88
 19c:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
 1a0:	b	dc <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xdc>
 1a4:	add	x2, sp, #0x2c
 1a8:	add	x0, x19, #0xa0
 1ac:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
 1b0:	b	104 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x104>
 1b4:	bl	0 <_ZSt25__throw_bad_function_callv>
 1b8:	str	x1, [sp, #80]
 1bc:	ldr	x0, [sp, #56]
 1c0:	str	x0, [sp, #88]
 1c4:	ldr	x0, [sp, #64]
 1c8:	str	x0, [sp, #96]
 1cc:	add	x0, sp, #0x40
 1d0:	str	x0, [sp, #48]
 1d4:	b	84 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x84>
