--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Subtractor_4_Bit.twx Subtractor_4_Bit.ncd -o
Subtractor_4_Bit.twr Subtractor_4_Bit.pcf

Design file:              Subtractor_4_Bit.ncd
Physical constraint file: Subtractor_4_Bit.pcf
Device,package,speed:     xc3s250e,ft256,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
A<0>           |Bout           |    8.548|
A<0>           |D<0>           |    5.585|
A<0>           |D<1>           |    6.991|
A<0>           |D<2>           |    8.086|
A<0>           |D<3>           |    8.776|
A<1>           |Bout           |    7.490|
A<1>           |D<1>           |    5.788|
A<1>           |D<2>           |    7.028|
A<1>           |D<3>           |    7.718|
A<2>           |Bout           |    6.537|
A<2>           |D<2>           |    6.082|
A<2>           |D<3>           |    6.765|
A<3>           |Bout           |    5.610|
A<3>           |D<3>           |    5.777|
B<0>           |Bout           |    8.590|
B<0>           |D<0>           |    5.521|
B<0>           |D<1>           |    7.033|
B<0>           |D<2>           |    8.128|
B<0>           |D<3>           |    8.818|
B<1>           |Bout           |    7.792|
B<1>           |D<1>           |    6.116|
B<1>           |D<2>           |    7.330|
B<1>           |D<3>           |    8.020|
B<2>           |Bout           |    6.470|
B<2>           |D<2>           |    5.862|
B<2>           |D<3>           |    6.698|
B<3>           |Bout           |    5.936|
B<3>           |D<3>           |    6.268|
Bin            |Bout           |    8.070|
Bin            |D<0>           |    5.342|
Bin            |D<1>           |    6.513|
Bin            |D<2>           |    7.608|
Bin            |D<3>           |    8.298|
---------------+---------------+---------+


Analysis completed Fri Feb 01 09:36:36 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 135 MB



