module N_right_arit #(parameter n = 3)(a, ENABLE, y);
	
	input logic ENABLE;
	input logic [n-1:0] a;
	output logic [n-1:0] y;
	logic [n-1:0] DESP;
	
	assign DESP = $signed(a) >>>1;
	
	
endmodule