{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750027412023 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750027412024 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 15 16:43:31 2025 " "Processing started: Sun Jun 15 16:43:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750027412024 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1750027412024 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proyectofinal -c computer_top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off proyectofinal -c computer_top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1750027412024 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1750027414197 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1750027414197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750027427858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750027427858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 computer_top " "Found entity 1: computer_top" {  } { { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750027427865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750027427865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750027427873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750027427873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750027427881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750027427881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "condlogic.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750027427889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750027427889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750027427896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750027427896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750027427904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750027427904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750027427912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750027427912 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(12) " "Verilog HDL warning at extend.sv(12): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/extend.sv" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1750027427917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750027427920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750027427920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750027427927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750027427927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750027427934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750027427934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750027427942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750027427942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750027427951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750027427951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750027427959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750027427959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750027427967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750027427967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "shift.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/shift.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750027427975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750027427975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750027427983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750027427983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750027427992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750027427992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_map.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_map.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_map " "Found entity 1: mem_map" {  } { { "mem_map.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/mem_map.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750027428000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750027428000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_top_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_top_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 computer_top_tb " "Found entity 1: computer_top_tb" {  } { { "computer_top_tb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750027428009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750027428009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condcheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file condcheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condcheck " "Found entity 1: condcheck" {  } { { "condcheck.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/condcheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750027428018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750027428018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_subtractor_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_subtractor_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_subtractor_nb " "Found entity 1: full_subtractor_nb" {  } { { "full_subtractor_nb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/full_subtractor_nb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750027428026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750027428026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_nb " "Found entity 1: full_adder_nb" {  } { { "full_adder_nb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/full_adder_nb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750027428035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750027428035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_subtractor_1b.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_subtractor_1b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_subtractor_1b " "Found entity 1: full_subtractor_1b" {  } { { "full_subtractor_1b.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/full_subtractor_1b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750027428043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750027428043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1b.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_1b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1b " "Found entity 1: full_adder_1b" {  } { { "full_adder_1b.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/full_adder_1b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750027428052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750027428052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_nb " "Found entity 1: multiplier_nb" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750027428061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750027428061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_tb " "Found entity 1: rom_tb" {  } { { "rom_tb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/rom_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750027428071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750027428071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_tb " "Found entity 1: ram_tb" {  } { { "ram_tb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750027428079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750027428079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm_tb " "Found entity 1: arm_tb" {  } { { "arm_tb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/arm_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750027428088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750027428088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_tb " "Found entity 1: controller_tb" {  } { { "controller_tb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/controller_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750027428097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750027428097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_tb " "Found entity 1: decoder_tb" {  } { { "decoder_tb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/decoder_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750027428106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750027428106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_flopenr " "Found entity 1: tb_flopenr" {  } { { "tb_flopenr.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/tb_flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750027428115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750027428115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_condcheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_condcheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_condcheck " "Found entity 1: tb_condcheck" {  } { { "tb_condcheck.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/tb_condcheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750027428125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750027428125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_condlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_condlogic " "Found entity 1: tb_condlogic" {  } { { "tb_condlogic.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/tb_condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750027428134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750027428134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_regfile " "Found entity 1: tb_regfile" {  } { { "tb_regfile.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/tb_regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750027428143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750027428143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_alu " "Found entity 1: tb_alu" {  } { { "tb_alu.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/tb_alu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750027428152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750027428152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_datapath " "Found entity 1: tb_datapath" {  } { { "tb_datapath.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/tb_datapath.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750027428161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750027428161 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "computer_top " "Elaborating entity \"computer_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1750027428348 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "DataAdr 0 computer_top.sv(3) " "Net \"DataAdr\" at computer_top.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1750027428351 "|computer_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WriteData computer_top.sv(3) " "Output port \"WriteData\" at computer_top.sv(3) has no driver" {  } { { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1750027428351 "|computer_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PC\[31..8\] computer_top.sv(6) " "Output port \"PC\[31..8\]\" at computer_top.sv(6) has no driver" {  } { { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1750027428351 "|computer_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MemWrite computer_top.sv(4) " "Output port \"MemWrite\" at computer_top.sv(4) has no driver" {  } { { "computer_top.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1750027428351 "|computer_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm arm:arm_inst " "Elaborating entity \"arm\" for hierarchy \"arm:arm_inst\"" {  } { { "computer_top.sv" "arm_inst" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/computer_top.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027428364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller arm:arm_inst\|controller:controlUnit " "Elaborating entity \"controller\" for hierarchy \"arm:arm_inst\|controller:controlUnit\"" {  } { { "arm.sv" "controlUnit" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/arm.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027428391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder arm:arm_inst\|controller:controlUnit\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"arm:arm_inst\|controller:controlUnit\|decoder:dec\"" {  } { { "controller.sv" "dec" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/controller.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027428401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic arm:arm_inst\|controller:controlUnit\|condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"arm:arm_inst\|controller:controlUnit\|condlogic:cl\"" {  } { { "controller.sv" "cl" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/controller.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027428412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr arm:arm_inst\|controller:controlUnit\|condlogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"arm:arm_inst\|controller:controlUnit\|condlogic:cl\|flopenr:flagreg1\"" {  } { { "condlogic.sv" "flagreg1" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/condlogic.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027428424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck arm:arm_inst\|controller:controlUnit\|condlogic:cl\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"arm:arm_inst\|controller:controlUnit\|condlogic:cl\|condcheck:cc\"" {  } { { "condlogic.sv" "cc" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/condlogic.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027428431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath arm:arm_inst\|datapath:dpUnit " "Elaborating entity \"datapath\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\"" {  } { { "arm.sv" "dpUnit" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/arm.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027428435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder arm:arm_inst\|datapath:dpUnit\|adder:branch_adder " "Elaborating entity \"adder\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\|adder:branch_adder\"" {  } { { "datapath.sv" "branch_adder" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027428462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:arm_inst\|datapath:dpUnit\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\|mux2:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027428466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr arm:arm_inst\|datapath:dpUnit\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\|flopr:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027428470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:arm_inst\|datapath:dpUnit\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\|mux2:ra1mux\"" {  } { { "datapath.sv" "ra1mux" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027428476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile arm:arm_inst\|datapath:dpUnit\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\|regfile:rf\"" {  } { { "datapath.sv" "rf" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027428481 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.sv(15) " "Verilog HDL Always Construct warning at regfile.sv(15): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "regfile.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/regfile.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1750027428486 "|computer_top|arm:arm_inst|datapath:dpUnit|regfile:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend arm:arm_inst\|datapath:dpUnit\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\|extend:ext\"" {  } { { "datapath.sv" "ext" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027428559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu arm:arm_inst\|datapath:dpUnit\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\|alu:alu\"" {  } { { "datapath.sv" "alu" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/datapath.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027428570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb arm:arm_inst\|datapath:dpUnit\|alu:alu\|full_adder_nb:adder_inst " "Elaborating entity \"full_adder_nb\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\|alu:alu\|full_adder_nb:adder_inst\"" {  } { { "alu.sv" "adder_inst" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/alu.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027428591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_1b arm:arm_inst\|datapath:dpUnit\|alu:alu\|full_adder_nb:adder_inst\|full_adder_1b:gen_adder\[0\].adder " "Elaborating entity \"full_adder_1b\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\|alu:alu\|full_adder_nb:adder_inst\|full_adder_1b:gen_adder\[0\].adder\"" {  } { { "full_adder_nb.sv" "gen_adder\[0\].adder" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/full_adder_nb.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027428597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_subtractor_nb arm:arm_inst\|datapath:dpUnit\|alu:alu\|full_subtractor_nb:subtractor_inst " "Elaborating entity \"full_subtractor_nb\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\|alu:alu\|full_subtractor_nb:subtractor_inst\"" {  } { { "alu.sv" "subtractor_inst" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/alu.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027428694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_subtractor_1b arm:arm_inst\|datapath:dpUnit\|alu:alu\|full_subtractor_nb:subtractor_inst\|full_subtractor_1b:gen_subtractor\[0\].subtractor " "Elaborating entity \"full_subtractor_1b\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\|alu:alu\|full_subtractor_nb:subtractor_inst\|full_subtractor_1b:gen_subtractor\[0\].subtractor\"" {  } { { "full_subtractor_nb.sv" "gen_subtractor\[0\].subtractor" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/full_subtractor_nb.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027428699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_nb arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst " "Elaborating entity \"multiplier_nb\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\"" {  } { { "alu.sv" "multiplier_inst" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/alu.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027428798 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "31 30 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 31 to match size of target (30)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750027428807 "|computer_top|arm:arm|datapath:dpUnit|alu:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 29 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 30 to match size of target (29)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750027428808 "|computer_top|arm:arm|datapath:dpUnit|alu:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "29 28 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 29 to match size of target (28)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750027428808 "|computer_top|arm:arm|datapath:dpUnit|alu:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 27 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 28 to match size of target (27)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750027428808 "|computer_top|arm:arm|datapath:dpUnit|alu:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 26 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 27 to match size of target (26)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750027428808 "|computer_top|arm:arm|datapath:dpUnit|alu:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 25 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 26 to match size of target (25)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750027428808 "|computer_top|arm:arm|datapath:dpUnit|alu:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 24 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 25 to match size of target (24)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750027428808 "|computer_top|arm:arm|datapath:dpUnit|alu:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 24 to match size of target (23)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750027428808 "|computer_top|arm:arm|datapath:dpUnit|alu:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 22 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 23 to match size of target (22)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750027428808 "|computer_top|arm:arm|datapath:dpUnit|alu:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 21 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 22 to match size of target (21)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750027428808 "|computer_top|arm:arm|datapath:dpUnit|alu:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 20 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 21 to match size of target (20)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750027428808 "|computer_top|arm:arm|datapath:dpUnit|alu:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 20 to match size of target (19)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750027428808 "|computer_top|arm:arm|datapath:dpUnit|alu:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 18 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 19 to match size of target (18)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750027428808 "|computer_top|arm:arm|datapath:dpUnit|alu:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 18 to match size of target (17)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750027428808 "|computer_top|arm:arm|datapath:dpUnit|alu:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 17 to match size of target (16)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750027428808 "|computer_top|arm:arm|datapath:dpUnit|alu:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 16 to match size of target (15)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750027428808 "|computer_top|arm:arm|datapath:dpUnit|alu:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 14 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 15 to match size of target (14)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750027428808 "|computer_top|arm:arm|datapath:dpUnit|alu:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 13 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 14 to match size of target (13)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750027428808 "|computer_top|arm:arm|datapath:dpUnit|alu:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 13 to match size of target (12)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750027428808 "|computer_top|arm:arm|datapath:dpUnit|alu:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 12 to match size of target (11)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750027428808 "|computer_top|arm:arm|datapath:dpUnit|alu:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 11 to match size of target (10)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750027428808 "|computer_top|arm:arm|datapath:dpUnit|alu:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 10 to match size of target (9)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750027428808 "|computer_top|arm:arm|datapath:dpUnit|alu:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 9 to match size of target (8)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750027428808 "|computer_top|arm:arm|datapath:dpUnit|alu:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 8 to match size of target (7)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750027428808 "|computer_top|arm:arm|datapath:dpUnit|alu:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 7 to match size of target (6)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750027428809 "|computer_top|arm:arm|datapath:dpUnit|alu:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 6 to match size of target (5)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750027428809 "|computer_top|arm:arm|datapath:dpUnit|alu:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 5 to match size of target (4)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750027428809 "|computer_top|arm:arm|datapath:dpUnit|alu:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 4 to match size of target (3)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750027428809 "|computer_top|arm:arm|datapath:dpUnit|alu:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 3 to match size of target (2)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750027428809 "|computer_top|arm:arm|datapath:dpUnit|alu:alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 2 to match size of target (1)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750027428809 "|computer_top|arm:arm|datapath:dpUnit|alu:alu|multiplier_nb:multiplier_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[1\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[1\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[1\].adder" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027428812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[2\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[2\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[2\].adder" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027428918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[3\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[3\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[3\].adder" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027429024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[4\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[4\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[4\].adder" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027429136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[5\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[5\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[5\].adder" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027429249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[6\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[6\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[6\].adder" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027429372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[7\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[7\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[7\].adder" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027429494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[8\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[8\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[8\].adder" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027429610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[9\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[9\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[9\].adder" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027429724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[10\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[10\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[10\].adder" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027429838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[11\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[11\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[11\].adder" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027429954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[12\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[12\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[12\].adder" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027430077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[13\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[13\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[13\].adder" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027430198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[14\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[14\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[14\].adder" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027430324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[15\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[15\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[15\].adder" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027430452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[16\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[16\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[16\].adder" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027430584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[17\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[17\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[17\].adder" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027430710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[18\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[18\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[18\].adder" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027430840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[19\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[19\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[19\].adder" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027430983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[20\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[20\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[20\].adder" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027431125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[21\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[21\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[21\].adder" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027431263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[22\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[22\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[22\].adder" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027431406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[23\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[23\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[23\].adder" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027431549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[24\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[24\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[24\].adder" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027431701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[25\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[25\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[25\].adder" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027431859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[26\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[26\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[26\].adder" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027432020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[27\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[27\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[27\].adder" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027432185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[28\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[28\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[28\].adder" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027432349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[29\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[29\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[29\].adder" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027432520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[30\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[30\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[30\].adder" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027432692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[31\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"arm:arm_inst\|datapath:dpUnit\|alu:alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[31\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[31\].adder" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027432865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom arm:arm_inst\|rom:rom_inst " "Elaborating entity \"rom\" for hierarchy \"arm:arm_inst\|rom:rom_inst\"" {  } { { "arm.sv" "rom_inst" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/arm.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arm:arm_inst\|rom:rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"arm:arm_inst\|rom:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arm:arm_inst\|rom:rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"arm:arm_inst\|rom:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1750027433158 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arm:arm_inst\|rom:rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"arm:arm_inst\|rom:rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom_data.mif " "Parameter \"init_file\" = \"rom_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433158 ""}  } { { "rom.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1750027433158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4mf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4mf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4mf1 " "Found entity 1: altsyncram_4mf1" {  } { { "db/altsyncram_4mf1.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_4mf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750027433239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750027433239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4mf1 arm:arm_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_4mf1:auto_generated " "Elaborating entity \"altsyncram_4mf1\" for hierarchy \"arm:arm_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_4mf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram arm:arm_inst\|ram:ram_inst " "Elaborating entity \"ram\" for hierarchy \"arm:arm_inst\|ram:ram_inst\"" {  } { { "arm.sv" "ram_inst" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/arm.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arm:arm_inst\|ram:ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"arm:arm_inst\|ram:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arm:arm_inst\|ram:ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"arm:arm_inst\|ram:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1750027433314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arm:arm_inst\|ram:ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"arm:arm_inst\|ram:ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram_data.mif " "Parameter \"init_file\" = \"ram_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 20001 " "Parameter \"numwords_a\" = \"20001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 20001 " "Parameter \"numwords_b\" = \"20001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433314 ""}  } { { "ram.v" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/ram.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1750027433314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_blo2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_blo2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_blo2 " "Found entity 1: altsyncram_blo2" {  } { { "db/altsyncram_blo2.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_blo2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750027433399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750027433399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_blo2 arm:arm_inst\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_blo2:auto_generated " "Elaborating entity \"altsyncram_blo2\" for hierarchy \"arm:arm_inst\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_blo2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750027433470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750027433470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la arm:arm_inst\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_blo2:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"arm:arm_inst\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_blo2:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_blo2.tdf" "decode2" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_blo2.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750027433547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750027433547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a arm:arm_inst\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_blo2:auto_generated\|decode_01a:rden_decode_a " "Elaborating entity \"decode_01a\" for hierarchy \"arm:arm_inst\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_blo2:auto_generated\|decode_01a:rden_decode_a\"" {  } { { "db/altsyncram_blo2.tdf" "rden_decode_a" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_blo2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_nfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nfb " "Found entity 1: mux_nfb" {  } { { "db/mux_nfb.tdf" "" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/mux_nfb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750027433621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750027433621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nfb arm:arm_inst\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_blo2:auto_generated\|mux_nfb:mux4 " "Elaborating entity \"mux_nfb\" for hierarchy \"arm:arm_inst\|ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_blo2:auto_generated\|mux_nfb:mux4\"" {  } { { "db/altsyncram_blo2.tdf" "mux4" { Text "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/db/altsyncram_blo2.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750027433626 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1750027434682 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/output_files/computer_top.map.smsg " "Generated suppressed messages file C:/Users/Ayudapls/Documents/GitHub/proyecto-final-tallerDD/output_files/computer_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1750027434782 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750027434806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 15 16:43:54 2025 " "Processing ended: Sun Jun 15 16:43:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750027434806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750027434806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750027434806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1750027434806 ""}
