Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date             : Thu Jan 12 21:18:28 2023
| Host             : DESKTOP-O3QOG7I running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xck26-sfvc784-2LV-c
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 202.974 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 200.929                           |
| Device Static (W)        | 2.045                             |
| Effective TJA (C/W)      | 2.3                               |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| CLB Logic                |   104.823 |    24275 |       --- |             --- |
|   LUT as Logic           |   103.348 |    16822 |    117120 |           14.36 |
|   Register               |     0.882 |     3749 |    234240 |            1.60 |
|   LUT as Distributed RAM |     0.590 |      320 |     57600 |            0.56 |
|   CARRY8                 |     0.003 |        2 |     14640 |            0.01 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |       15 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |     2438 |    117120 |            2.08 |
| Signals                  |    95.057 |    18957 |       --- |             --- |
| I/O                      |     1.050 |        4 |       186 |            2.15 |
| Static Power             |     2.045 |          |           |                 |
| Total                    |   202.974 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.720 |   279.705 |     277.610 |      2.095 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.184 |       0.065 |      0.120 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.031 |       0.000 |      0.031 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.187 |       0.000 |      0.187 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.152 |       0.120 |      0.032 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.433 |       0.432 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
* The Vccint supply current exceeds the maximum limit of the selected package.  See the packaging and pinout user guide for limit values.


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 5.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| top                           |   200.929 |
|   clk12_IBUF_inst             |     0.005 |
|   clk600_IBUF_inst            |     0.005 |
|   data2_reg_0_63_0_6          |     0.010 |
|   data2_reg_0_63_7_7          |     0.009 |
|   data2_reg_1024_1087_0_6     |     0.012 |
|   data2_reg_1024_1087_7_7     |     0.009 |
|   data2_reg_1088_1151_0_6     |     0.012 |
|   data2_reg_1088_1151_7_7     |     0.009 |
|   data2_reg_1152_1215_0_6     |     0.010 |
|   data2_reg_1152_1215_7_7     |     0.009 |
|   data2_reg_1216_1279_0_6     |     0.010 |
|   data2_reg_1216_1279_7_7     |     0.009 |
|   data2_reg_1280_1343_0_6     |     0.011 |
|   data2_reg_1280_1343_7_7     |     0.009 |
|   data2_reg_128_191_0_6       |     0.011 |
|   data2_reg_128_191_7_7       |     0.009 |
|   data2_reg_1344_1407_0_6     |     0.010 |
|   data2_reg_1344_1407_7_7     |     0.009 |
|   data2_reg_1408_1471_0_6     |     0.012 |
|   data2_reg_1408_1471_7_7     |     0.009 |
|   data2_reg_1472_1535_0_6     |     0.010 |
|   data2_reg_1472_1535_7_7     |     0.009 |
|   data2_reg_1536_1599_0_6     |     0.010 |
|   data2_reg_1536_1599_7_7     |     0.009 |
|   data2_reg_1600_1663_0_6     |     0.010 |
|   data2_reg_1600_1663_7_7     |     0.009 |
|   data2_reg_1664_1727_0_6     |     0.010 |
|   data2_reg_1664_1727_7_7     |     0.009 |
|   data2_reg_1728_1791_0_6     |     0.011 |
|   data2_reg_1728_1791_7_7     |     0.009 |
|   data2_reg_1792_1855_0_6     |     0.011 |
|   data2_reg_1792_1855_7_7     |     0.009 |
|   data2_reg_1856_1919_0_6     |     0.011 |
|   data2_reg_1856_1919_7_7     |     0.009 |
|   data2_reg_1920_1983_0_6     |     0.010 |
|   data2_reg_1920_1983_7_7     |     0.009 |
|   data2_reg_192_255_0_6       |     0.010 |
|   data2_reg_192_255_7_7       |     0.009 |
|   data2_reg_1984_2047_0_6     |     0.012 |
|   data2_reg_1984_2047_7_7     |     0.009 |
|   data2_reg_256_319_0_6       |     0.010 |
|   data2_reg_256_319_7_7       |     0.009 |
|   data2_reg_320_383_0_6       |     0.010 |
|   data2_reg_320_383_7_7       |     0.009 |
|   data2_reg_384_447_0_6       |     0.010 |
|   data2_reg_384_447_7_7       |     0.009 |
|   data2_reg_448_511_0_6       |     0.011 |
|   data2_reg_448_511_7_7       |     0.009 |
|   data2_reg_512_575_0_6       |     0.011 |
|   data2_reg_512_575_7_7       |     0.009 |
|   data2_reg_576_639_0_6       |     0.010 |
|   data2_reg_576_639_7_7       |     0.009 |
|   data2_reg_640_703_0_6       |     0.010 |
|   data2_reg_640_703_7_7       |     0.009 |
|   data2_reg_64_127_0_6        |     0.011 |
|   data2_reg_64_127_7_7        |     0.009 |
|   data2_reg_704_767_0_6       |     0.010 |
|   data2_reg_704_767_7_7       |     0.009 |
|   data2_reg_768_831_0_6       |     0.010 |
|   data2_reg_768_831_7_7       |     0.009 |
|   data2_reg_832_895_0_6       |     0.010 |
|   data2_reg_832_895_7_7       |     0.009 |
|   data2_reg_896_959_0_6       |     0.010 |
|   data2_reg_896_959_7_7       |     0.009 |
|   data2_reg_960_1023_0_6      |     0.010 |
|   data2_reg_960_1023_7_7      |     0.009 |
|   gen_code_label[0].aes_tinyi |    37.282 |
|     InvSubBytes               |    10.816 |
|     SubWord                   |     2.055 |
|     iSubWord                  |     3.450 |
|   gen_code_label[1].aes_tinyi |    40.365 |
|     InvSubBytes               |    13.090 |
|     SubWord                   |     2.195 |
|     iSubWord                  |     3.294 |
|   gen_code_label[2].aes_tinyi |    40.170 |
|     InvSubBytes               |    14.053 |
|     SubWord                   |     2.033 |
|     iSubWord                  |     2.930 |
|   gen_code_label[3].aes_tinyi |    41.190 |
|     InvSubBytes               |    14.710 |
|     SubWord                   |     2.125 |
|     iSubWord                  |     3.130 |
|   gen_code_label[4].aes_tinyi |    38.716 |
|     InvSubBytes               |    12.460 |
|     SubWord                   |     2.230 |
|     iSubWord                  |     3.191 |
|   lt0                         |     0.004 |
|   rx_IBUF_inst                |     0.006 |
|   uartRX                      |     0.072 |
|   uartTX                      |     0.101 |
+-------------------------------+-----------+


