Design Entry;HDL Check||(null)||Checking HDL syntax of 'Command_Decoder.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'Command_Decoder.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'Communication_Switch.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'Communication_Switch.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:Top
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Warning(s) , 15 Info(s)||Top_layout_log.log;liberoaction://open_report/file/Top_layout_log.log||(null);(null)
HelpInfo,C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\bin\assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Controler.vhd'.||Top.srr(46);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/46||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_FIFO.vhd'.||Top.srr(47);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/47||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Controller.vhd'.||Top.srr(48);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/48||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd'.||Top.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/49||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd'.||Top.srr(50);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/50||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd'.||Top.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/51||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Controler.vhd'.||Top.srr(52);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/52||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd'.||Top.srr(53);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/53||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd'.||Top.srr(54);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/54||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd'.||Top.srr(55);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/55||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd'.||Top.srr(56);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/56||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd'.||Top.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/57||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd'.||Top.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/58||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd'.||Top.srr(59);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/59||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd'.||Top.srr(60);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/60||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table.vhd'.||Top.srr(61);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/61||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd'.||Top.srr(62);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/62||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd'.||Top.srr(63);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/63||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd'.||Top.srr(64);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/64||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd'.||Top.srr(65);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/65||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd'.||Top.srr(66);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/66||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\DataRamManage.vhd'.||Top.srr(67);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/67||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd'.||Top.srr(68);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/68||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd'.||Top.srr(69);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/69||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd'.||Top.srr(70);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/70||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd'.||Top.srr(71);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/71||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table_trigger.vhd'.||Top.srr(72);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/72||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd'.||Top.srr(73);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/73||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EventFifoFreeLogic.vhd'.||Top.srr(74);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/74||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SampleCompose.vhd'.||Top.srr(75);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/75||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SampleTxDeCompose.vhd'.||Top.srr(76);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/76||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator_for_Lanes.vhd'.||Top.srr(77);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/77||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LaneStatus.vhd'.||Top.srr(78);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/78||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AlignmentLane_Fifo.vhd'.||Top.srr(79);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/79||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd'.||Top.srr(80);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/80||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd'.||Top.srr(81);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/81||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxMainLinkController.vhd'.||Top.srr(82);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/82||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxMainLinkController.vhd'.||Top.srr(83);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/83||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd'.||Top.srr(84);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/84||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Top.vhd'.||Top.srr(85);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/85||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Switch.vhd'.||Top.srr(86);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/86||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd'.||Top.srr(87);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/87||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd'.||Top.srr(88);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/88||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd'.||Top.srr(89);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/89||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\CtrlBus_HandShake.vhd'.||Top.srr(90);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/90||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd'.||Top.srr(91);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/91||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LanesConnection.vhd'.||Top.srr(92);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/92||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Top.srr(94);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/94||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/130||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/132||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/134||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/136||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/138||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/140||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/142||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/144||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/146||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/148||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/150||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/152||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/154||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/156||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/158||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/160||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/162||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/164||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/166||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/168||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/170||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/172||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/174||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/176||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/178||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/180||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/182||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/184||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/186||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/188||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/190||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/192||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/194||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/196||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/198||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/200||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/202||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/204||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/206||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/208||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/210||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/212||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/214||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/216||polarfire_syn_comps.v(4065);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4065
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/218||polarfire_syn_comps.v(4096);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4096
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/220||polarfire_syn_comps.v(4142);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4142
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/222||polarfire_syn_comps.v(4252);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4252
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/224||polarfire_syn_comps.v(4436);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4436
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/226||polarfire_syn_comps.v(4477);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4477
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/228||polarfire_syn_comps.v(4503);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4503
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/230||polarfire_syn_comps.v(4520);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4520
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/232||polarfire_syn_comps.v(4597);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4597
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/234||polarfire_syn_comps.v(5361);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5361
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/236||polarfire_syn_comps.v(6171);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6171
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/238||polarfire_syn_comps.v(6280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/240||polarfire_syn_comps.v(6318);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6318
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/242||polarfire_syn_comps.v(6391);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6391
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/244||polarfire_syn_comps.v(7280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/246||polarfire_syn_comps.v(8337);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8337
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/248||polarfire_syn_comps.v(9296);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9296
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/250||polarfire_syn_comps.v(10032);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10032
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/252||polarfire_syn_comps.v(10747);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10747
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/254||polarfire_syn_comps.v(10781);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10781
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/256||polarfire_syn_comps.v(10817);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10817
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/258||polarfire_syn_comps.v(10864);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10864
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/260||polarfire_syn_comps.v(10898);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10898
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/262||polarfire_syn_comps.v(11764);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11764
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/264||polarfire_syn_comps.v(12807);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12807
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/266||polarfire_syn_comps.v(12819);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12819
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/268||polarfire_syn_comps.v(12830);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12830
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/270||polarfire_syn_comps.v(12843);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12843
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/505||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/507||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/509||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/511||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/513||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/515||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/517||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/519||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/521||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/523||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/525||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/527||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/529||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/531||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/533||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/535||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/537||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/539||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/541||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/543||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/545||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/547||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/549||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/551||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/553||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/555||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/557||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/559||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/561||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/563||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/565||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/567||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/569||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/571||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/573||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/575||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/577||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/579||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/581||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/583||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/585||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/587||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/589||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/591||polarfire_syn_comps.v(4065);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4065
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/593||polarfire_syn_comps.v(4096);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4096
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/595||polarfire_syn_comps.v(4142);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4142
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/597||polarfire_syn_comps.v(4252);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4252
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/599||polarfire_syn_comps.v(4436);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4436
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/601||polarfire_syn_comps.v(4477);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4477
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/603||polarfire_syn_comps.v(4503);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4503
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/605||polarfire_syn_comps.v(4520);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4520
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/607||polarfire_syn_comps.v(4597);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4597
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/609||polarfire_syn_comps.v(5361);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5361
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/611||polarfire_syn_comps.v(6171);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6171
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/613||polarfire_syn_comps.v(6280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/615||polarfire_syn_comps.v(6318);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6318
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/617||polarfire_syn_comps.v(6391);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6391
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/619||polarfire_syn_comps.v(7280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/621||polarfire_syn_comps.v(8337);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8337
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/623||polarfire_syn_comps.v(9296);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9296
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/625||polarfire_syn_comps.v(10032);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10032
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/627||polarfire_syn_comps.v(10747);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10747
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/629||polarfire_syn_comps.v(10781);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10781
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/631||polarfire_syn_comps.v(10817);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10817
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/633||polarfire_syn_comps.v(10864);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10864
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/635||polarfire_syn_comps.v(10898);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10898
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/637||polarfire_syn_comps.v(11764);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11764
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/639||polarfire_syn_comps.v(12807);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12807
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/641||polarfire_syn_comps.v(12819);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12819
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/643||polarfire_syn_comps.v(12830);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12830
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/645||polarfire_syn_comps.v(12843);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12843
Implementation;Synthesis||CG168||@W:Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/873||PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v(41);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v'/linenumber/41
Implementation;Synthesis||CG168||@W:Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/889||PF_CCC_C3_PF_CCC_C3_0_PF_CCC.v(39);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_CCC_C3\PF_CCC_C3_0\PF_CCC_C3_PF_CCC_C3_0_PF_CCC.v'/linenumber/39
Implementation;Synthesis||CG168||@W:Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/896||PF_CCC_C7_PF_CCC_C7_0_PF_CCC.v(39);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_CCC_C7\PF_CCC_C7_0\PF_CCC_C7_PF_CCC_C7_0_PF_CCC.v'/linenumber/39
Implementation;Synthesis||CG168||@W:Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/903||PF_CCC_C8_PF_CCC_C8_0_PF_CCC.v(39);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_CCC_C8\PF_CCC_C8_0\PF_CCC_C8_PF_CCC_C8_0_PF_CCC.v'/linenumber/39
Implementation;Synthesis||CG168||@W:Type of parameter FABRIC_POR_N_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/925||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter PCIE_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/926||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter SRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/927||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter UIC_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/928||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter USRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/929||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG794||@N: Using module Clock_Controller from library work||Top.srr(949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/949||Clock_Reset.v(159);liberoaction://cross_probe/hdl/file/'<project>\component\work\Clock_Reset\Clock_Reset.v'/linenumber/159
Implementation;Synthesis||CG794||@N: Using module Clock_Switch from library work||Top.srr(950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/950||Clock_Reset.v(178);liberoaction://cross_probe/hdl/file/'<project>\component\work\Clock_Reset\Clock_Reset.v'/linenumber/178
Implementation;Synthesis||CG794||@N: Using module Synchronizer from library work||Top.srr(951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/951||Clock_Reset.v(316);liberoaction://cross_probe/hdl/file/'<project>\component\work\Clock_Reset\Clock_Reset.v'/linenumber/316
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/993||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CG360||@W:Removing wire almostfulli_assert, as there is no assignment to it.||Top.srr(1028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1028||corefifo_sync_scntr.v(170);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/170
Implementation;Synthesis||CG360||@W:Removing wire almostfulli_deassert, as there is no assignment to it.||Top.srr(1029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1029||corefifo_sync_scntr.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/171
Implementation;Synthesis||CG360||@W:Removing wire fulli_assert, as there is no assignment to it.||Top.srr(1030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1030||corefifo_sync_scntr.v(172);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/172
Implementation;Synthesis||CG360||@W:Removing wire fulli_deassert, as there is no assignment to it.||Top.srr(1031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1031||corefifo_sync_scntr.v(173);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/173
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(1032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1032||corefifo_sync_scntr.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/181
Implementation;Synthesis||CG184||@W:Removing wire re_top_p, as it has the load but no drivers.||Top.srr(1033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1033||corefifo_sync_scntr.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/182
Implementation;Synthesis||CL169||@W:Pruning unused register empty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(1035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1035||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(1036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1036||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(1037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1037||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(1038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1038||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(1039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1039||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register empty_top_fwft_r. Make sure that there are no unused intermediate registers.||Top.srr(1040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1040||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register sc_r_fwft[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1041||corefifo_sync_scntr.v(392);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/392
Implementation;Synthesis||CL169||@W:Pruning unused register sc_w[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1042||corefifo_sync_scntr.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/379
Implementation;Synthesis||CL169||@W:Pruning unused register we_f_i. Make sure that there are no unused intermediate registers.||Top.srr(1043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1043||corefifo_sync_scntr.v(339);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/339
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.wack_r assign 0, register removed by optimization.||Top.srr(1044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1044||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.overflow_r assign 0, register removed by optimization.||Top.srr(1045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1045||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(1046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1046||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to dvld_r assign 0, register removed by optimization.||Top.srr(1047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1047||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[10:0] assign 0, register removed by optimization.||Top.srr(1048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1048||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[10:0] assign 0, register removed by optimization.||Top.srr(1049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1049||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1070||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1071||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1072||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1073||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire EMPTY2, as it has the load but no drivers.||Top.srr(1075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1075||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CG360||@W:Removing wire AEMPTY2, as there is no assignment to it.||Top.srr(1076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1076||COREFIFO.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/216
Implementation;Synthesis||CG360||@W:Removing wire fifo_rd_en, as there is no assignment to it.||Top.srr(1077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1077||COREFIFO.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/217
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(1078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1078||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire fwft_MEMRADDR, as there is no assignment to it.||Top.srr(1079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1079||COREFIFO.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/222
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(1080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1080||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire fwft_Q, as there is no assignment to it.||Top.srr(1081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1081||COREFIFO.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/228
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(1082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1082||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1083||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire fwft_dvld, as there is no assignment to it.||Top.srr(1084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1084||COREFIFO.v(249);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/249
Implementation;Synthesis||CG360||@W:Removing wire fwft_reg_valid, as there is no assignment to it.||Top.srr(1085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1085||COREFIFO.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/250
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(1086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1086||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1087||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1088||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1089||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1090||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(1091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1091||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(1092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1092||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1094||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1095||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||Top.srr(1096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1096||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||Top.srr(1097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1097||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||Top.srr(1098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1098||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||Top.srr(1099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1099||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||Top.srr(1100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1100||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||Top.srr(1101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1101||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1102||COREFIFO.v(1098);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1098
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1103||COREFIFO.v(1088);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1088
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1104||COREFIFO.v(1078);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1078
Implementation;Synthesis||CL169||@W:Pruning unused register fwft_Q_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1105||COREFIFO.v(1068);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1068
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1106||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1107||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1108||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||Top.srr(1109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1109||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||Top.srr(1110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1110||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(1154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1154||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CG360||@W:Removing wire almostfulli_assert, as there is no assignment to it.||Top.srr(1189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1189||corefifo_sync_scntr.v(170);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/170
Implementation;Synthesis||CG360||@W:Removing wire almostfulli_deassert, as there is no assignment to it.||Top.srr(1190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1190||corefifo_sync_scntr.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/171
Implementation;Synthesis||CG360||@W:Removing wire fulli_assert, as there is no assignment to it.||Top.srr(1191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1191||corefifo_sync_scntr.v(172);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/172
Implementation;Synthesis||CG360||@W:Removing wire fulli_deassert, as there is no assignment to it.||Top.srr(1192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1192||corefifo_sync_scntr.v(173);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/173
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(1193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1193||corefifo_sync_scntr.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/181
Implementation;Synthesis||CG184||@W:Removing wire re_top_p, as it has the load but no drivers.||Top.srr(1194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1194||corefifo_sync_scntr.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/182
Implementation;Synthesis||CL169||@W:Pruning unused register empty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(1196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1196||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(1197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1197||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(1198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1198||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(1199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1199||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(1200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1200||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register empty_top_fwft_r. Make sure that there are no unused intermediate registers.||Top.srr(1201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1201||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register sc_r_fwft[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1202||corefifo_sync_scntr.v(392);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/392
Implementation;Synthesis||CL169||@W:Pruning unused register sc_w[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1203||corefifo_sync_scntr.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/379
Implementation;Synthesis||CL169||@W:Pruning unused register we_f_i. Make sure that there are no unused intermediate registers.||Top.srr(1204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1204||corefifo_sync_scntr.v(339);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/339
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.wack_r assign 0, register removed by optimization.||Top.srr(1205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1205||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.overflow_r assign 0, register removed by optimization.||Top.srr(1206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1206||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(1207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1207||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to dvld_r assign 0, register removed by optimization.||Top.srr(1208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1208||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[10:0] assign 0, register removed by optimization.||Top.srr(1209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1209||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[10:0] assign 0, register removed by optimization.||Top.srr(1210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1210||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1228||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1229||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1230||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1231||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire EMPTY2, as it has the load but no drivers.||Top.srr(1233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1233||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CG360||@W:Removing wire AEMPTY2, as there is no assignment to it.||Top.srr(1234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1234||COREFIFO.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/216
Implementation;Synthesis||CG360||@W:Removing wire fifo_rd_en, as there is no assignment to it.||Top.srr(1235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1235||COREFIFO.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/217
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(1236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1236||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire fwft_MEMRADDR, as there is no assignment to it.||Top.srr(1237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1237||COREFIFO.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/222
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(1238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1238||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire fwft_Q, as there is no assignment to it.||Top.srr(1239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1239||COREFIFO.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/228
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(1240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1240||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1241||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire fwft_dvld, as there is no assignment to it.||Top.srr(1242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1242||COREFIFO.v(249);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/249
Implementation;Synthesis||CG360||@W:Removing wire fwft_reg_valid, as there is no assignment to it.||Top.srr(1243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1243||COREFIFO.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/250
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(1244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1244||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1245||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1246||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1247||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1248||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(1249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1249||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(1250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1250||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1252||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1253||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||Top.srr(1254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1254||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||Top.srr(1255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1255||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||Top.srr(1256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1256||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||Top.srr(1257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1257||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||Top.srr(1258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1258||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||Top.srr(1259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1259||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1260||COREFIFO.v(1098);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1098
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1261||COREFIFO.v(1088);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1088
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1262||COREFIFO.v(1078);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1078
Implementation;Synthesis||CL169||@W:Pruning unused register fwft_Q_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1263||COREFIFO.v(1068);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1068
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1264||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1265||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1266||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||Top.srr(1267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1267||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||Top.srr(1268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1268||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1364||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1365||corefifo_async.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/214
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(1366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1366||corefifo_async.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/215
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1367||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_grayToBinConv because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(1369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1369||corefifo_async.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/490
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(1370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1370||corefifo_async.v(475);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/475
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(1371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1371||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.dvld_r. Make sure that there are no unused intermediate registers.||Top.srr(1372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1372||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.rptr_gray[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1373||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(1374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1374||corefifo_async.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/633
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(1375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1375||corefifo_async.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/633
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(1376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1376||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register empty_reg. Make sure that there are no unused intermediate registers.||Top.srr(1377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1377||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(1378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1378||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d2. Make sure that there are no unused intermediate registers.||Top.srr(1379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1379||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register rptr_bin_sync2[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1380||corefifo_async.v(528);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/528
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(1381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1381||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(1382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1382||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1383||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1384||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1385||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1386||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1387||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1388||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1389||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1390||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1391||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1392||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1393||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1394||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1395||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1396||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1397||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1398||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1399||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1400||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1401||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1402||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1403||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1404||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.rdcnt_r[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1405||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.wrcnt_r[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1406||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1425||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1426||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(1427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1427||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1428||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1429||corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(1431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1431||corefifo_fwft.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/366
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_pulse_d. Make sure that there are no unused intermediate registers.||Top.srr(1432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1432||corefifo_fwft.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/252
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d. Make sure that there are no unused intermediate registers.||Top.srr(1433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1433||corefifo_fwft.v(241);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/241
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_r. Make sure that there are no unused intermediate registers.||Top.srr(1434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1434||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL169||@W:Pruning unused register update_dout_r. Make sure that there are no unused intermediate registers.||Top.srr(1435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1435||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1453||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1454||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1455||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1456||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(1458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1458||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(1459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1459||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1460||COREFIFO.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/244
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(1461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1461||COREFIFO.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/245
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(1462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1462||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1463||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(1464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1464||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1465||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1466||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1467||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1468||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(1469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1469||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(1470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1470||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1472||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1473||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||Top.srr(1474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1474||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||Top.srr(1475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1475||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||Top.srr(1476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1476||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||Top.srr(1477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1477||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d1. Make sure that there are no unused intermediate registers.||Top.srr(1478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1478||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||Top.srr(1479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1479||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||Top.srr(1480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1480||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1481||COREFIFO.v(1098);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1098
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1482||COREFIFO.v(1088);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1088
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1483||COREFIFO.v(1078);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1078
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1484||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1485||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1486||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||Top.srr(1487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1487||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||Top.srr(1488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1488||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(1532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1532||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(1567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1567||corefifo_sync_scntr.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/181
Implementation;Synthesis||CL169||@W:Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(1569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1569||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r. Make sure that there are no unused intermediate registers.||Top.srr(1570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1570||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(1571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1571||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(1572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1572||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(1573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1573||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register sc_w[8:0]. Make sure that there are no unused intermediate registers.||Top.srr(1574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1574||corefifo_sync_scntr.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/379
Implementation;Synthesis||CL169||@W:Pruning unused register we_f_i. Make sure that there are no unused intermediate registers.||Top.srr(1575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1575||corefifo_sync_scntr.v(339);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/339
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.||Top.srr(1576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1576||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.||Top.srr(1577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1577||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(1578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1578||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[8:0] assign 0, register removed by optimization.||Top.srr(1579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1579||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[8:0] assign 0, register removed by optimization.||Top.srr(1580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1580||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1599||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1600||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(1601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1601||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1602||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1603||corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(1605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1605||corefifo_fwft.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/366
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_pulse_d. Make sure that there are no unused intermediate registers.||Top.srr(1606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1606||corefifo_fwft.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/252
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d. Make sure that there are no unused intermediate registers.||Top.srr(1607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1607||corefifo_fwft.v(241);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/241
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_r. Make sure that there are no unused intermediate registers.||Top.srr(1608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1608||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL169||@W:Pruning unused register update_dout_r. Make sure that there are no unused intermediate registers.||Top.srr(1609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1609||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1627||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1628||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1629||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1630||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(1632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1632||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(1633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1633||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(1634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1634||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1635||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(1636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1636||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1637||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1638||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1639||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1640||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(1641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1641||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(1642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1642||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1644||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1645||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||Top.srr(1671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1671||Tx_async.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/268
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||Top.srr(1672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1672||Tx_async.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/268
Implementation;Synthesis||CL190||@W:Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1675||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis||CL177||@W:Sharing sequential element clear_framing_error_en and merging clear_parity_en. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(1689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1689||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||CG133||@W:Object data_ready is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1701||CoreUART.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v'/linenumber/136
Implementation;Synthesis||CG794||@N: Using module Communication_TX_Arbiter2 from library work||Top.srr(1714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1714||UART_Protocol.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/133
Implementation;Synthesis||CG794||@N: Using module mko from library work||Top.srr(1715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1715||UART_Protocol.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/234
Implementation;Synthesis||CG794||@N: Using module UART_RX_Protocol from library work||Top.srr(1716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1716||UART_Protocol.v(253);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/253
Implementation;Synthesis||CG794||@N: Using module UART_TX_Protocol from library work||Top.srr(1717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1717||UART_Protocol.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/269
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1811||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1812||corefifo_async.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/214
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(1813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1813||corefifo_async.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/215
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1814||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_grayToBinConv because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(1816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1816||corefifo_async.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/490
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(1817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1817||corefifo_async.v(475);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/475
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.||Top.srr(1818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1818||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(1819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1819||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(1820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1820||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1821||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1822||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1823||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1824||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1825||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1826||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1827||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1828||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1829||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1830||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1831||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1832||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1833||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1834||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1835||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1836||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1837||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1838||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1839||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1840||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1841||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1842||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1861||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1862||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(1863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1863||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1864||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1865||corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1884||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1885||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1886||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1887||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(1889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1889||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(1890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1890||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1891||COREFIFO.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/244
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(1892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1892||COREFIFO.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/245
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(1893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1893||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1894||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(1895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1895||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1896||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1897||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1898||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1899||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(1900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1900||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(1901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1901||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1997||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG184||@W:Removing wire almostemptyi_fwft, as it has the load but no drivers.||Top.srr(1998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1998||corefifo_async.v(208);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/208
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1999||corefifo_async.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/214
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(2000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2000||corefifo_async.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/215
Implementation;Synthesis||CG184||@W:Removing wire re_top_p, as it has the load but no drivers.||Top.srr(2001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2001||corefifo_async.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/217
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2002||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(2004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2004||corefifo_async.v(562);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/562
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(2005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2005||corefifo_async.v(547);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/547
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.||Top.srr(2006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2006||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(2007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2007||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(2008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2008||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.dvld_r assign 0, register removed by optimization.||Top.srr(2009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2009||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2010||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2011||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2012||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2013||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2014||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2015||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2016||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2017||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2018||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2019||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2020||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2021||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2022||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2023||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2041||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2042||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2043||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2044||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire EMPTY2, as there is no assignment to it.||Top.srr(2046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2046||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CG360||@W:Removing wire AEMPTY2, as there is no assignment to it.||Top.srr(2047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2047||COREFIFO.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/216
Implementation;Synthesis||CG360||@W:Removing wire fifo_rd_en, as there is no assignment to it.||Top.srr(2048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2048||COREFIFO.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/217
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(2049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2049||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire fwft_MEMRADDR, as there is no assignment to it.||Top.srr(2050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2050||COREFIFO.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/222
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(2051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2051||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire fwft_Q, as there is no assignment to it.||Top.srr(2052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2052||COREFIFO.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/228
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(2053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2053||COREFIFO.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/244
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(2054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2054||COREFIFO.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/245
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(2055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2055||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(2056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2056||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire fwft_dvld, as there is no assignment to it.||Top.srr(2057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2057||COREFIFO.v(249);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/249
Implementation;Synthesis||CG360||@W:Removing wire fwft_reg_valid, as there is no assignment to it.||Top.srr(2058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2058||COREFIFO.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/250
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(2059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2059||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2060||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2061||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(2062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2062||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(2063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2063||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(2064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2064||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(2065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2065||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(2110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2110||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(2145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2145||corefifo_sync_scntr.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/181
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.||Top.srr(2147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2147||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.||Top.srr(2148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2148||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(2149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2149||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[10:0] assign 0, register removed by optimization.||Top.srr(2150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2150||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[10:0] assign 0, register removed by optimization.||Top.srr(2151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2151||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2170||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(2171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2171||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(2172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2172||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(2173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2173||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2194||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2195||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2196||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2197||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(2199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2199||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(2200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2200||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2201||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2202||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG794||@N: Using module ft601_fifo_interface from library work||Top.srr(2209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2209||USB_3_Protocol.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\work\USB_3_Protocol\USB_3_Protocol.v'/linenumber/244
Implementation;Synthesis||CG794||@N: Using module ftdi_to_fifo_interface from library work||Top.srr(2210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2210||USB_3_Protocol.v(266);liberoaction://cross_probe/hdl/file/'<project>\component\work\USB_3_Protocol\USB_3_Protocol.v'/linenumber/266
Implementation;Synthesis||CG794||@N: Using module Communication_ANW_MUX from library work||Top.srr(2214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2214||Communication.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\Communication\Communication.v'/linenumber/233
Implementation;Synthesis||CG794||@N: Using module Communication_CMD_MUX from library work||Top.srr(2215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2215||Communication.v(254);liberoaction://cross_probe/hdl/file/'<project>\component\work\Communication\Communication.v'/linenumber/254
Implementation;Synthesis||CG794||@N: Using module Communication_Controler from library work||Top.srr(2216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2216||Communication.v(275);liberoaction://cross_probe/hdl/file/'<project>\component\work\Communication\Communication.v'/linenumber/275
Implementation;Synthesis||CG794||@N: Using module Communication_Switch from library work||Top.srr(2217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2217||Communication.v(291);liberoaction://cross_probe/hdl/file/'<project>\component\work\Communication\Communication.v'/linenumber/291
Implementation;Synthesis||CG794||@N: Using module SPI_interface from library work||Top.srr(2221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2221||SPI_LMX.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\SPI_LMX\SPI_LMX.v'/linenumber/96
Implementation;Synthesis||CG794||@N: Using module spi_master from library work||Top.srr(2222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2222||SPI_LMX.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\work\SPI_LMX\SPI_LMX.v'/linenumber/117
Implementation;Synthesis||CG794||@N: Using module ADI_SPI from library work||Top.srr(2226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2226||Controler.v(521);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/521
Implementation;Synthesis||CG794||@N: Using module Answer_Encoder from library work||Top.srr(2227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2227||Controler.v(557);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/557
Implementation;Synthesis||CG794||@N: Using module Command_Decoder from library work||Top.srr(2228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2228||Controler.v(585);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/585
Implementation;Synthesis||CG794||@N: Using module gpio_controler from library work||Top.srr(2229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2229||Controler.v(662);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/662
Implementation;Synthesis||CG794||@N: Using module REGISTERS from library work||Top.srr(2230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2230||Controler.v(679);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/679
Implementation;Synthesis||CG794||@N: Using module Reset_Controler from library work||Top.srr(2231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2231||Controler.v(694);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/694
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2325||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG184||@W:Removing wire almostemptyi_fwft, as it has the load but no drivers.||Top.srr(2326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2326||corefifo_async.v(208);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/208
Implementation;Synthesis||CG184||@W:Removing wire re_top_p, as it has the load but no drivers.||Top.srr(2327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2327||corefifo_async.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/217
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2328||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(2330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2330||corefifo_async.v(562);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/562
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(2331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2331||corefifo_async.v(547);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/547
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.||Top.srr(2332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2332||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(2333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2333||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(2334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2334||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.dvld_r assign 0, register removed by optimization.||Top.srr(2335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2335||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2336||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2337||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2338||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2339||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2340||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2341||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2342||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2343||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2344||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2345||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2346||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2347||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2348||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2349||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2350||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2351||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2352||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2353||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2354||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2355||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2356||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2357||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2375||COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2376||COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2377||COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2378||COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(2380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2380||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(2381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2381||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2382||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2383||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(2443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2443||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.||Top.srr(2479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2479||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.||Top.srr(2480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2480||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(2481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2481||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[14:0] assign 0, register removed by optimization.||Top.srr(2482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2482||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[14:0] assign 0, register removed by optimization.||Top.srr(2483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2483||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2502||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2522||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2523||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2524||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2525||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(2527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2527||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(2528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2528||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2529||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2530||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG794||@N: Using module Trigger_Unit from library work||Top.srr(2535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2535||Input_Data_Part.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\work\Input_Data_Part\Input_Data_Part.v'/linenumber/171
Implementation;Synthesis||CG794||@N: Using module Sample_RAM_Block_Decoder from library work||Top.srr(2544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2544||Sample_RAM_Block.v(207);liberoaction://cross_probe/hdl/file/'<project>\component\work\Sample_RAM_Block\Sample_RAM_Block.v'/linenumber/207
Implementation;Synthesis||CG794||@N: Using module Sample_RAM_Block_MUX from library work||Top.srr(2545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2545||Sample_RAM_Block.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\Sample_RAM_Block\Sample_RAM_Block.v'/linenumber/215
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(2586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2586||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.||Top.srr(2621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2621||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.||Top.srr(2622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2622||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(2623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2623||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[14:0] assign 0, register removed by optimization.||Top.srr(2624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2624||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2642||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2659||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2660||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2661||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2662||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(2664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2664||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(2665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2665||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2666||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2667||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG794||@N: Using module EventFifoFreeLogic from library work||Top.srr(2672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2672||Trigger_Top_Part.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\work\Trigger_Top_Part\Trigger_Top_Part.v'/linenumber/132
Implementation;Synthesis||CG794||@N: Using module Trigger_Control from library work||Top.srr(2673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2673||Trigger_Top_Part.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\work\Trigger_Top_Part\Trigger_Top_Part.v'/linenumber/143
Implementation;Synthesis||CG794||@N: Using module Trigger_Main from library work||Top.srr(2674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2674||Trigger_Top_Part.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\work\Trigger_Top_Part\Trigger_Top_Part.v'/linenumber/167
Implementation;Synthesis||CG794||@N: Using module Communication_Builder from library work||Top.srr(2677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2677||Data_Block.v(226);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/226
Implementation;Synthesis||CG794||@N: Using module CtrlBus_HandShake from library work||Top.srr(2678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2678||Data_Block.v(275);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/275
Implementation;Synthesis||CG794||@N: Using module DataRamManage from library work||Top.srr(2679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2679||Data_Block.v(298);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/298
Implementation;Synthesis||CG794||@N: Using module FIFOs_Reader from library work||Top.srr(2680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2680||Data_Block.v(336);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/336
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||Top.srr(2712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2712||PF_IO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/215
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||Top.srr(2713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2713||PF_IO.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/216
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||Top.srr(2714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2714||PF_IO.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/217
Implementation;Synthesis||CG781||@W:Input RX_DQS_90 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||Top.srr(2715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2715||PF_IO.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/222
Implementation;Synthesis||CL318||@W:*Output PADOP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2717||PF_IO.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/94
Implementation;Synthesis||CL318||@W:*Output PADON has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2718||PF_IO.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/95
Implementation;Synthesis||CL318||@W:*Output PADO has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2719||PF_IO.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/96
Implementation;Synthesis||CG794||@N: Using module SampleCompose from library work||Top.srr(2725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2725||Transceiver_Main.v(308);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/308
Implementation;Synthesis||CG794||@N: Using module SampleTxDeCompose from library work||Top.srr(2726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2726||Transceiver_Main.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/396
Implementation;Synthesis||CG794||@N: Using module Test_Generator_for_Lanes from library work||Top.srr(2727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2727||Transceiver_Main.v(488);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/488
Implementation;Synthesis||CG794||@N: Using module Transceiver_Controller from library work||Top.srr(2728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2728||Transceiver_Main.v(507);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/507
Implementation;Synthesis||CG794||@N: Using module Transceiver_LanesConnection from library work||Top.srr(2729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2729||Transceiver_Main.v(523);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/523
Implementation;Synthesis||CG794||@N: Using module AnalyzInCirc_Top from library work||Top.srr(2732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2732||Top.v(533);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/533
Implementation;Synthesis||CL159||@N: Input BTN_2 is unused.||Top.srr(2736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2736||Top.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input BTN_3 is unused.||Top.srr(2737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2737||Top.v(120);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/120
Implementation;Synthesis||CL159||@N: Input BTN_4 is unused.||Top.srr(2738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2738||Top.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/121
Implementation;Synthesis||CL159||@N: Input PADIP is unused.||Top.srr(2749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2749||PF_IO.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input PADIN is unused.||Top.srr(2750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2750||PF_IO.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/91
Implementation;Synthesis||CL158||@W:Inout PADP is unused||Top.srr(2751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2751||PF_IO.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/98
Implementation;Synthesis||CL158||@W:Inout PADN is unused||Top.srr(2752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2752||PF_IO.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input PADI is unused.||Top.srr(2753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2753||PF_IO.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input DF is unused.||Top.srr(2754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2754||PF_IO.v(102);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/102
Implementation;Synthesis||CL159||@N: Input DR is unused.||Top.srr(2755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2755||PF_IO.v(102);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/102
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2770||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(2771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2771||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(2772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2772||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(2777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2777||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input rd_clk is unused.||Top.srr(2778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2778||corefifo_fwft.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/82
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(2779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2779||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(2780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2780||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(2781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2781||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(2782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2782||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(2787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2787||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(2788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2788||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2789||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2804||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(2805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2805||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(2806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2806||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(2811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2811||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input rd_clk is unused.||Top.srr(2812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2812||corefifo_fwft.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/82
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(2813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2813||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(2814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2814||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(2815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2815||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(2816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2816||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(2821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2821||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(2822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2822||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2823||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2838||COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(2839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2839||COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL159||@N: Input re_top is unused.||Top.srr(2844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2844||corefifo_async.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/121
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2851||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2852||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2865||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(2866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2866||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(2867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2867||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(2872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2872||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input rd_clk is unused.||Top.srr(2873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2873||corefifo_fwft.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/82
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(2874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2874||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(2875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2875||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(2876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2876||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(2877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2877||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(2882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2882||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(2883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2883||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2884||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2889||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(2890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2890||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL177||@W:Sharing sequential element genblk10.full_r and merging genblk10.wrcnt_r. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(2895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2895||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL159||@N: Input re_top is unused.||Top.srr(2896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2896||corefifo_async.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/121
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2903||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2904||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2909||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(2910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2910||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(2915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2915||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input clk is unused.||Top.srr(2916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2916||corefifo_fwft.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/83
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(2917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2917||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(2918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2918||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(2919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2919||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(2920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2920||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2929||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2930||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rx_state.||Top.srr(2943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2943||Rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register xmit_state.||Top.srr(2952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2952||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input tx_dout_reg is unused.||Top.srr(2961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2961||Tx_async.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input fifo_empty is unused.||Top.srr(2962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2962||Tx_async.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input fifo_full is unused.||Top.srr(2963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2963||Tx_async.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/46
Implementation;Synthesis||CL159||@N: Input BAUD_VAL_FRACTION is unused.||Top.srr(2966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2966||Clock_gen.v(51);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v'/linenumber/51
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2971||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(2972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2972||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(2973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2973||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(2978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2978||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input rd_clk is unused.||Top.srr(2979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2979||corefifo_fwft.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/82
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(2980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2980||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(2981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2981||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(2982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2982||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(2983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2983||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(2988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2988||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(2989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2989||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2990);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2990||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2995||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(2996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2996||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(3001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3001||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input clk is unused.||Top.srr(3002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3002||corefifo_fwft.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/83
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(3003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3003||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(3004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3004||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(3005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3005||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(3006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3006||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(3015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3015||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(3016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3016||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(3021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3021||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(3022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3022||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(3023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3023||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input re_top is unused.||Top.srr(3028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3028||corefifo_sync_scntr.v(102);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/102
Implementation;Synthesis||CL159||@N: Input empty_top_fwft is unused.||Top.srr(3029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3029||corefifo_sync_scntr.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/103
Implementation;Synthesis||CL156||@W:*Input EMPTY2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||Top.srr(3032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3032||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(3033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3033||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(3034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3034||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(3035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3035||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(3040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3040||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(3041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3041||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL156||@W:*Input EMPTY2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||Top.srr(3052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3052||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CL135||@N: Found sequential shift dff with address depth of 16 words and data bit width of 1.||Top.srr(3105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3105||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Controler.vhd'.||Top.srr(3123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3123||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_FIFO.vhd'.||Top.srr(3124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3124||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Controller.vhd'.||Top.srr(3125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3125||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd'.||Top.srr(3126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3126||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd'.||Top.srr(3127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3127||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd'.||Top.srr(3128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3128||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Controler.vhd'.||Top.srr(3129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3129||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd'.||Top.srr(3130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3130||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd'.||Top.srr(3131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3131||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd'.||Top.srr(3132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3132||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd'.||Top.srr(3133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3133||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd'.||Top.srr(3134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3134||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd'.||Top.srr(3135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3135||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd'.||Top.srr(3136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3136||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd'.||Top.srr(3137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3137||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table.vhd'.||Top.srr(3138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3138||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd'.||Top.srr(3139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3139||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd'.||Top.srr(3140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3140||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd'.||Top.srr(3141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3141||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd'.||Top.srr(3142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3142||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd'.||Top.srr(3143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3143||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\DataRamManage.vhd'.||Top.srr(3144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3144||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd'.||Top.srr(3145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3145||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd'.||Top.srr(3146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3146||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd'.||Top.srr(3147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3147||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd'.||Top.srr(3148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3148||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table_trigger.vhd'.||Top.srr(3149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3149||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd'.||Top.srr(3150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3150||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EventFifoFreeLogic.vhd'.||Top.srr(3151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3151||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SampleCompose.vhd'.||Top.srr(3152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3152||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SampleTxDeCompose.vhd'.||Top.srr(3153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3153||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator_for_Lanes.vhd'.||Top.srr(3154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3154||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LaneStatus.vhd'.||Top.srr(3155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3155||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AlignmentLane_Fifo.vhd'.||Top.srr(3156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3156||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd'.||Top.srr(3157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3157||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd'.||Top.srr(3158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3158||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxMainLinkController.vhd'.||Top.srr(3159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3159||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxMainLinkController.vhd'.||Top.srr(3160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3160||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd'.||Top.srr(3161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3161||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Top.vhd'.||Top.srr(3162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3162||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Switch.vhd'.||Top.srr(3163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3163||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd'.||Top.srr(3164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3164||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd'.||Top.srr(3165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3165||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd'.||Top.srr(3166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3166||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\CtrlBus_HandShake.vhd'.||Top.srr(3167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3167||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd'.||Top.srr(3168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3168||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LanesConnection.vhd'.||Top.srr(3169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3169||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Top.srr(3171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3171||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.analyzincirc_top.rtl.||Top.srr(3172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3172||AnalyzInCirc_Top.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Top.vhd'/linenumber/6
Implementation;Synthesis||CD638||@W:Signal fifo_writedata is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3173||AnalyzInCirc_Top.vhd(56);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Top.vhd'/linenumber/56
Implementation;Synthesis||CD630||@N: Synthesizing work.analyzincirc_fifo.rtl.||Top.srr(3174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3174||AnalyzInCirc_FIFO.vhd(5);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/5
Implementation;Synthesis||CL214||@N: Found multi-write port RAM fifo_data_data, number of write ports=8, depth=1024, width=12||Top.srr(3177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3177||AnalyzInCirc_FIFO.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/50
Implementation;Synthesis||CD630||@N: Synthesizing work.analyzincirc_controler.rtl.||Top.srr(3179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3179||AnalyzInCirc_Controler.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3180||AnalyzInCirc_Controler.vhd(63);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/63
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3181||AnalyzInCirc_Controler.vhd(218);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/218
Implementation;Synthesis||CD638||@W:Signal reg_state is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3182||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 0 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3185||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 1 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3186||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 2 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3187||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 3 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3188||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 4 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3189||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 5 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3190||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 6 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3191||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 7 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3192||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 8 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3193||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 9 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3194||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 10 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3195||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 11 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3196||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 12 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3197||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 13 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3198||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 14 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3199||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 15 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3200||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CD630||@N: Synthesizing work.transceiver_lanesconnection.rtl.||Top.srr(3207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3207||Transceiver_LanesConnection.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LanesConnection.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.rxmainlinkcontroller.rtl.||Top.srr(3210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3210||RxMainLinkController.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxMainLinkController.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration wait_for_sync is mapped to "100000".||Top.srr(3211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3211||RxMainLinkController.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxMainLinkController.vhd'/linenumber/44
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Top.srr(3212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3212||RxMainLinkController.vhd(105);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxMainLinkController.vhd'/linenumber/105
Implementation;Synthesis||CG290||@W:Referenced variable or_lane_fault is not in sensitivity list.||Top.srr(3213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3213||RxMainLinkController.vhd(113);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxMainLinkController.vhd'/linenumber/113
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3214||RxMainLinkController.vhd(192);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxMainLinkController.vhd'/linenumber/192
Implementation;Synthesis||CD630||@N: Synthesizing work.txmainlinkcontroller.rtl.||Top.srr(3218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3218||TxMainLinkController.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxMainLinkController.vhd'/linenumber/6
Implementation;Synthesis||CD233||@N: Using sequential encoding for type fsm_state.||Top.srr(3219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3219||TxMainLinkController.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxMainLinkController.vhd'/linenumber/36
Implementation;Synthesis||CD434||@W:Signal fsm_timer in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Top.srr(3220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3220||TxMainLinkController.vhd(93);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxMainLinkController.vhd'/linenumber/93
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3221||TxMainLinkController.vhd(141);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxMainLinkController.vhd'/linenumber/141
Implementation;Synthesis||CL169||@W:Pruning unused register fsm_timer_4(9 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3224||TxMainLinkController.vhd(79);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxMainLinkController.vhd'/linenumber/79
Implementation;Synthesis||CL240||@W:Signal Data_Valid is floating; a simulation mismatch is possible.||Top.srr(3228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3228||Transceiver_LanesConnection.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LanesConnection.vhd'/linenumber/36
Implementation;Synthesis||CD630||@N: Synthesizing work.transceiver_controller.rtl.||Top.srr(3231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3231||Transceiver_Controller.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3232||Transceiver_Controller.vhd(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/75
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3233||Transceiver_Controller.vhd(237);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/237
Implementation;Synthesis||CD638||@W:Signal integer_write_data is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3234||Transceiver_Controller.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/81
Implementation;Synthesis||CL271||@W:Pruning unused bits 15 to 2 of StatusArray_FIFO_Last_0_1(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3237||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL271||@W:Pruning unused bits 15 to 2 of StatusArray_FIFO_Last_1_1(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3238||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL271||@W:Pruning unused bits 15 to 2 of StatusArray_XCVR_Last_0_1(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3239||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL271||@W:Pruning unused bits 15 to 2 of StatusArray_XCVR_Last_1_1(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3240||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3241||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3242||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3243||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3244||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3245||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3246||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3247||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3248||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3249||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3250||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3251||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3252||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3253||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3254||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3255||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3256||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3257||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3258||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3259||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3260||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3261||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3262||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3263||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3264||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3265||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3266||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3267||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3268||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3269||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3270||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3271||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3272||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3273||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3274||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3275||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3276||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3277||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3278||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3279||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3280||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3281||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3282||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3283||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3284||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3285||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3286||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3287||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3288||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3289||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3290||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3291||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3292||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3293||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3294||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3295||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3296||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3297||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3298||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3299||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3300||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3301||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3302||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3303||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3304||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3305||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3306||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3307||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3308||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3309||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3310||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3311||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3312||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3313||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3314||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3315||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3316||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3317||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3318||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3319||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3320||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3321||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3322||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3323||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3324||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3325||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3326||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3327||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3328||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3329||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3330||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3331||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3332||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3333||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3334||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3335||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3336||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3337||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3338||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_0(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3339||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_0(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3340||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CD630||@N: Synthesizing work.test_generator_for_lanes.rtl.||Top.srr(3344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3344||Test_Generator_for_Lanes.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.sampletxdecompose.rtl.||Top.srr(3348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3348||SampleTxDeCompose.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\SampleTxDeCompose.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.samplecompose.rtl.||Top.srr(3352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3352||SampleCompose.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\SampleCompose.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.fifos_reader.rtl.||Top.srr(3356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3356||FIFOs_Reader.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "1000000".||Top.srr(3357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3357||FIFOs_Reader.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/69
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3358||FIFOs_Reader.vhd(426);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/426
Implementation;Synthesis||CD434||@W:Signal event_number_counter in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Top.srr(3359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3359||FIFOs_Reader.vhd(223);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/223
Implementation;Synthesis||CL240||@W:Signal Diag_Valid is floating; a simulation mismatch is possible.||Top.srr(3362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3362||FIFOs_Reader.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/50
Implementation;Synthesis||CL169||@W:Pruning unused register Event_Number_Counter_4(19 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3363||FIFOs_Reader.vhd(584);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/584
Implementation;Synthesis||CD630||@N: Synthesizing work.datarammanage.arch.||Top.srr(3365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3365||DataRamManage.vhd(5);liberoaction://cross_probe/hdl/file/'<project>\hdl\DataRamManage.vhd'/linenumber/5
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||Top.srr(3366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3366||DataRamManage.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\DataRamManage.vhd'/linenumber/58
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||Top.srr(3367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3367||DataRamManage.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\DataRamManage.vhd'/linenumber/85
Implementation;Synthesis||CL240||@W:Signal EnableOfRead is floating; a simulation mismatch is possible.||Top.srr(3370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3370||DataRamManage.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\hdl\DataRamManage.vhd'/linenumber/17
Implementation;Synthesis||CL169||@W:Pruning unused register CountOfSampleWord_xRead_3(127 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3371||DataRamManage.vhd(139);liberoaction://cross_probe/hdl/file/'<project>\hdl\DataRamManage.vhd'/linenumber/139
Implementation;Synthesis||CL169||@W:Pruning unused register CountOfSampleWord_xWrite_3(127 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3372||DataRamManage.vhd(139);liberoaction://cross_probe/hdl/file/'<project>\hdl\DataRamManage.vhd'/linenumber/139
Implementation;Synthesis||CD630||@N: Synthesizing work.ctrlbus_handshake.rtl.||Top.srr(3376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3376||CtrlBus_HandShake.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\CtrlBus_HandShake.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3377||CtrlBus_HandShake.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\CtrlBus_HandShake.vhd'/linenumber/47
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3378||CtrlBus_HandShake.vhd(300);liberoaction://cross_probe/hdl/file/'<project>\hdl\CtrlBus_HandShake.vhd'/linenumber/300
Implementation;Synthesis||CD630||@N: Synthesizing work.synchronizer.arch.||Top.srr(3379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3379||Synchronizer.vhd(4);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/4
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_builder.rtl.||Top.srr(3386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3386||Communication_Builder.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/8
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000000000".||Top.srr(3387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3387||Communication_Builder.vhd(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/60
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||Top.srr(3388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3388||Communication_Builder.vhd(907);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/907
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||Top.srr(3389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3389||Communication_Builder.vhd(908);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/908
Implementation;Synthesis||CL240||@W:Signal Diag_3 is floating; a simulation mismatch is possible.||Top.srr(3392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3392||Communication_Builder.vhd(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/39
Implementation;Synthesis||CL240||@W:Signal Diag_2 is floating; a simulation mismatch is possible.||Top.srr(3393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3393||Communication_Builder.vhd(38);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/38
Implementation;Synthesis||CL240||@W:Signal Diag_1 is floating; a simulation mismatch is possible.||Top.srr(3394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3394||Communication_Builder.vhd(37);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/37
Implementation;Synthesis||CL240||@W:Signal Diag_0 is floating; a simulation mismatch is possible.||Top.srr(3395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3395||Communication_Builder.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/36
Implementation;Synthesis||CL169||@W:Pruning unused register Read_sID_Sample_3_3(3 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3396||Communication_Builder.vhd(808);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/808
Implementation;Synthesis||CL169||@W:Pruning unused register Read_sID_Sample_2_3(3 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3397||Communication_Builder.vhd(808);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/808
Implementation;Synthesis||CL169||@W:Pruning unused register Read_sID_Sample_1_3(3 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3398||Communication_Builder.vhd(808);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/808
Implementation;Synthesis||CL169||@W:Pruning unused register Read_sID_Sample_0_4(3 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3399||Communication_Builder.vhd(808);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/808
Implementation;Synthesis||CL271||@W:Pruning unused bits 19 to 18 of Event_Start_ADDR_Buffer_4(19 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3400||Communication_Builder.vhd(783);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/783
Implementation;Synthesis||CD630||@N: Synthesizing work.trigger_main.rtl.||Top.srr(3402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3402||Trigger_Main.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/6
Implementation;Synthesis||CD233||@N: Using sequential encoding for type fsm_state.||Top.srr(3403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3403||Trigger_Main.vhd(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/53
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3404||Trigger_Main.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/244
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3405||Trigger_Main.vhd(312);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/312
Implementation;Synthesis||CD638||@W:Signal sampletactcounter_reset is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3406||Trigger_Main.vhd(68);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/68
Implementation;Synthesis||CL279||@W:Pruning register bits 6 to 0 of Last_TRG_Detect_Vector(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3409||Trigger_Main.vhd(142);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/142
Implementation;Synthesis||CD630||@N: Synthesizing work.trigger_control.rtl.||Top.srr(3411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3411||Trigger_Control.vhd(9);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/9
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3412||Trigger_Control.vhd(54);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/54
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3413||Trigger_Control.vhd(234);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/234
Implementation;Synthesis||CD630||@N: Synthesizing work.eventfifofreelogic.arch.||Top.srr(3422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3422||EventFifoFreeLogic.vhd(5);liberoaction://cross_probe/hdl/file/'<project>\hdl\EventFifoFreeLogic.vhd'/linenumber/5
Implementation;Synthesis||CD630||@N: Synthesizing work.sample_ram_block_mux.rtl.||Top.srr(3426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3426||Sample_RAM_Block_MUX.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_MUX.vhd'/linenumber/6
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3427||Sample_RAM_Block_MUX.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_MUX.vhd'/linenumber/91
Implementation;Synthesis||CD630||@N: Synthesizing work.sample_ram_block_decoder.rtl.||Top.srr(3431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3431||Sample_RAM_Block_Decoder.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_Decoder.vhd'/linenumber/6
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3432||Sample_RAM_Block_Decoder.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_Decoder.vhd'/linenumber/74
Implementation;Synthesis||CD630||@N: Synthesizing work.trigger_unit.rtl.||Top.srr(3439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3439||Trigger_Unit.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/6
Implementation;Synthesis||CD638||@W:Signal output_sid_part is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3440||Trigger_Unit.vhd(46);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/46
Implementation;Synthesis||CD630||@N: Synthesizing work.reset_controler.rtl.||Top.srr(3444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3444||Reset_Controler.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3445||Reset_Controler.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/69
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3446||Reset_Controler.vhd(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/209
Implementation;Synthesis||CD638||@W:Signal internal_write_signal is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3447||Reset_Controler.vhd(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/75
Implementation;Synthesis||CL240||@W:Signal Diag_Valid is floating; a simulation mismatch is possible.||Top.srr(3450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3450||Reset_Controler.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.registers.rtl.||Top.srr(3452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3452||REGISTERS.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3453||REGISTERS.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/30
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3454||REGISTERS.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/133
Implementation;Synthesis||CL240||@W:Signal Diag_Valid is floating; a simulation mismatch is possible.||Top.srr(3457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3457||REGISTERS.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/19
Implementation;Synthesis||CL134||@N: Found RAM memory, depth=256, width=8||Top.srr(3458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3458||REGISTERS.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/28
Implementation;Synthesis||CD630||@N: Synthesizing work.gpio_controler.rtl.||Top.srr(3460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3460||gpio_controler.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3461||gpio_controler.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/55
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3462||gpio_controler.vhd(190);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/190
Implementation;Synthesis||CL240||@W:Signal Diag_Valid is floating; a simulation mismatch is possible.||Top.srr(3465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3465||gpio_controler.vhd(22);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/22
Implementation;Synthesis||CD630||@N: Synthesizing work.command_decoder.rtl.||Top.srr(3469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3469||Command_Decoder.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/8
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "1000000000".||Top.srr(3470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3470||Command_Decoder.vhd(125);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/125
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3471||Command_Decoder.vhd(423);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/423
Implementation;Synthesis||CL169||@W:Pruning unused register cmd_status_dummy_4(2 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3474||Command_Decoder.vhd(443);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/443
Implementation;Synthesis||CL190||@W:Optimizing register bit cmd_ID(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3475||Command_Decoder.vhd(443);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/443
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of cmd_ID(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3476||Command_Decoder.vhd(443);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/443
Implementation;Synthesis||CD630||@N: Synthesizing work.answer_encoder.rtl.||Top.srr(3478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3478||Answer_Encoder.vhd(9);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/9
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000".||Top.srr(3479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3479||Answer_Encoder.vhd(70);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/70
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3480||Answer_Encoder.vhd(198);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/198
Implementation;Synthesis||CD434||@W:Signal cd_cmd_data in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Top.srr(3481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3481||Answer_Encoder.vhd(272);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/272
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Top.srr(3482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3482||Answer_Encoder.vhd(272);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/272
Implementation;Synthesis||CG290||@W:Referenced variable anici_rx_data is not in sensitivity list.||Top.srr(3483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3483||Answer_Encoder.vhd(365);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/365
Implementation;Synthesis||CG290||@W:Referenced variable trnv_rx_data is not in sensitivity list.||Top.srr(3484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3484||Answer_Encoder.vhd(358);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/358
Implementation;Synthesis||CG290||@W:Referenced variable comm_rx_data is not in sensitivity list.||Top.srr(3485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3485||Answer_Encoder.vhd(351);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/351
Implementation;Synthesis||CG290||@W:Referenced variable gpio_rx_data is not in sensitivity list.||Top.srr(3486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3486||Answer_Encoder.vhd(344);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/344
Implementation;Synthesis||CG290||@W:Referenced variable lmx2spi_rx_data is not in sensitivity list.||Top.srr(3487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3487||Answer_Encoder.vhd(330);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/330
Implementation;Synthesis||CG290||@W:Referenced variable lmx1spi_rx_data is not in sensitivity list.||Top.srr(3488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3488||Answer_Encoder.vhd(323);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/323
Implementation;Synthesis||CG290||@W:Referenced variable hmcspi_rx_data is not in sensitivity list.||Top.srr(3489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3489||Answer_Encoder.vhd(316);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/316
Implementation;Synthesis||CL169||@W:Pruning unused register cmd_all_data_4(39 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3492||Answer_Encoder.vhd(235);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/235
Implementation;Synthesis||CL190||@W:Optimizing register bit cmd_ID(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3493||Answer_Encoder.vhd(235);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/235
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of cmd_ID(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3494||Answer_Encoder.vhd(235);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/235
Implementation;Synthesis||CD630||@N: Synthesizing work.adi_spi.rtl.||Top.srr(3496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3496||ADI_SPI.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000".||Top.srr(3497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3497||ADI_SPI.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/36
Implementation;Synthesis||CD630||@N: Synthesizing work.spi_master.behavioural.||Top.srr(3507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3507||spi_master.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/6
Implementation;Synthesis||CD233||@N: Using sequential encoding for type fsm.||Top.srr(3508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3508||spi_master.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/28
Implementation;Synthesis||CD630||@N: Synthesizing work.spi_interface.rtl.||Top.srr(3520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3520||SPI_interface.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\SPI_interface.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_switch.rtl.||Top.srr(3524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3524||Communication_Switch.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3525||Communication_Switch.vhd(46);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/46
Implementation;Synthesis||CD638||@W:Signal state_reg is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3526||Communication_Switch.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/47
Implementation;Synthesis||CD638||@W:Signal next_state is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3527||Communication_Switch.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/47
Implementation;Synthesis||CD638||@W:Signal write_signal is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3528||Communication_Switch.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/49
Implementation;Synthesis||CD638||@W:Signal read_signal is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3529||Communication_Switch.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/50
Implementation;Synthesis||CD638||@W:Signal address is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3530||Communication_Switch.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/51
Implementation;Synthesis||CD638||@W:Signal data_valid is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3531||Communication_Switch.vhd(54);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/54
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_controler.rtl.||Top.srr(3535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3535||Communication_Controler.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Controler.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3536||Communication_Controler.vhd(42);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Controler.vhd'/linenumber/42
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3537||Communication_Controler.vhd(166);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Controler.vhd'/linenumber/166
Implementation;Synthesis||CD638||@W:Signal data_valid is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3538||Communication_Controler.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Controler.vhd'/linenumber/61
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_cmd_mux.rtl.||Top.srr(3543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3543||Communication_CMD_MUX.vhd(5);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_CMD_MUX.vhd'/linenumber/5
Implementation;Synthesis||CD233||@N: Using sequential encoding for type fsm_state.||Top.srr(3544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3544||Communication_CMD_MUX.vhd(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_CMD_MUX.vhd'/linenumber/39
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_anw_mux.rtl.||Top.srr(3549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3549||Communication_ANW_MUX.vhd(5);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_ANW_MUX.vhd'/linenumber/5
Implementation;Synthesis||CD233||@N: Using sequential encoding for type fsm_state.||Top.srr(3550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3550||Communication_ANW_MUX.vhd(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_ANW_MUX.vhd'/linenumber/39
Implementation;Synthesis||CD630||@N: Synthesizing work.ftdi_to_fifo_interface.rtl.||Top.srr(3554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3554||ftdi_to_fifo_interface.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\ftdi_to_fifo_interface.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.ft601_fifo_interface.rtl_ft601_fifo_interface.||Top.srr(3558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3558||ft601_fifo_interface.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/8
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000".||Top.srr(3559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3559||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3560||ft601_fifo_interface.vhd(288);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/288
Implementation;Synthesis||CD630||@N: Synthesizing work.uart_tx_protocol.rtl.||Top.srr(3564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3564||UART_TX_Protocol.vhd(7);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/7
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000000000".||Top.srr(3565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3565||UART_TX_Protocol.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/29
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3566||UART_TX_Protocol.vhd(269);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/269
Implementation;Synthesis||CD630||@N: Synthesizing work.uart_rx_protocol.rtl.||Top.srr(3570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3570||UART_RX_Protocol.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000000000".||Top.srr(3571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3571||UART_RX_Protocol.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/36
Implementation;Synthesis||CD233||@N: Using sequential encoding for type detect_fsm_state.||Top.srr(3572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3572||UART_RX_Protocol.vhd(41);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/41
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3573||UART_RX_Protocol.vhd(323);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/323
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3574||UART_RX_Protocol.vhd(481);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/481
Implementation;Synthesis||CD630||@N: Synthesizing work.mko.rtl.||Top.srr(3579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3579||mko.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_tx_arbiter2.rtl.||Top.srr(3583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3583||Communication_TX_Arbiter2.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter2.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "1000000".||Top.srr(3584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3584||Communication_TX_Arbiter2.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter2.vhd'/linenumber/34
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3585||Communication_TX_Arbiter2.vhd(166);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter2.vhd'/linenumber/166
Implementation;Synthesis||CD630||@N: Synthesizing work.synchronizer.arch.||Top.srr(3589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3589||Synchronizer.vhd(4);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/4
Implementation;Synthesis||CD630||@N: Synthesizing work.clock_switch.rtl.||Top.srr(3593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3593||Clock_Switch.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Switch.vhd'/linenumber/6
Implementation;Synthesis||CD233||@N: Using sequential encoding for type fsm_state.||Top.srr(3594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3594||Clock_Switch.vhd(40);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Switch.vhd'/linenumber/40
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3595||Clock_Switch.vhd(232);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Switch.vhd'/linenumber/232
Implementation;Synthesis||CD630||@N: Synthesizing work.clock_controller.rtl.||Top.srr(3599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3599||Clock_Controller.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3600||Clock_Controller.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/55
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3601||Clock_Controller.vhd(183);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/183
Implementation;Synthesis||CD638||@W:Signal integer_write_data is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3602||Clock_Controller.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/61
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3607||Clock_Controller.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/201
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3608||Clock_Controller.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/201
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3609||Clock_Controller.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/201
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3610||Clock_Controller.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/201
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3611||Clock_Controller.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/201
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3612||Clock_Controller.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/201
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3613||Clock_Controller.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/201
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3614||Clock_Controller.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/201
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3615||Clock_Controller.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/201
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3616||Clock_Controller.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/201
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3617||Clock_Controller.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/201
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3618||Clock_Controller.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/201
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3619||Clock_Controller.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/201
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3620||Clock_Controller.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/201
Implementation;Synthesis||CL279||@W:Pruning register bits 15 to 2 of read_data_frame(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3621||Clock_Controller.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/201
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3624||Clock_Controller.vhd(99);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/99
Implementation;Synthesis||CL246||@W:Input port bits 15 to 2 of write_data_frame(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3633||Clock_Controller.vhd(21);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/21
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3636||Clock_Switch.vhd(102);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Switch.vhd'/linenumber/102
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3647||Communication_TX_Arbiter2.vhd(52);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter2.vhd'/linenumber/52
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3659||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 31 of counter(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3660||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3661||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 30 of counter(30 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3662||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3663||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 29 of counter(29 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3664||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3665||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 28 of counter(28 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3666||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3667||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 27 of counter(27 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3668||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3669||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 26 of counter(26 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3670||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register Detect_state_reg.||Top.srr(3673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3673||UART_RX_Protocol.vhd(422);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/422
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3680||UART_RX_Protocol.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/86
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3699||UART_TX_Protocol.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/58
Implementation;Synthesis||CL246||@W:Input port bits 39 to 32 of fifo_read_data(39 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3715||UART_TX_Protocol.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/18
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3718||ft601_fifo_interface.vhd(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/92
Implementation;Synthesis||CL246||@W:Input port bits 39 to 32 of fifo_af(39 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3731||ftdi_to_fifo_interface.vhd(13);liberoaction://cross_probe/hdl/file/'<project>\hdl\ftdi_to_fifo_interface.vhd'/linenumber/13
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3734||Communication_ANW_MUX.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_ANW_MUX.vhd'/linenumber/67
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3743||Communication_CMD_MUX.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_CMD_MUX.vhd'/linenumber/61
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3751||Communication_Controler.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Controler.vhd'/linenumber/83
Implementation;Synthesis||CL246||@W:Input port bits 23 to 16 of spi_rx(23 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3764||SPI_interface.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\SPI_interface.vhd'/linenumber/29
Implementation;Synthesis||CL189||@N: Register bit last_bit(5) is always 1.||Top.srr(3767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3767||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3768||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3769||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3770||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3771||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3772||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3773||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3774||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3775||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3776||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3777||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3778||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3779||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3780||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3781||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3782||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3783||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3784||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3785||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3786||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3787||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(23) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3788||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(24) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3789||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(25) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3790||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3791||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3792||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3793||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3794||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3795||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL279||@W:Pruning register bits 30 to 3 of fsm_timer(30 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3796||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL260||@W:Pruning register bit 5 of last_bit(5 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3797||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||Top.srr(3798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3798||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of last_bit(4 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3804||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3807||ADI_SPI.vhd(59);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/59
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3817||Answer_Encoder.vhd(113);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/113
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3827||Command_Decoder.vhd(245);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/245
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3842||gpio_controler.vhd(107);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/107
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register TMP_OR_Counter_Input.||Top.srr(3851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3851||gpio_controler.vhd(426);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/426
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3854||REGISTERS.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/50
Implementation;Synthesis||CL246||@W:Input port bits 15 to 8 of addr_frame(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3863||REGISTERS.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/15
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3866||Reset_Controler.vhd(126);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/126
Implementation;Synthesis||CL135||@N: Found sequential shift Output_Sample_Part with address depth of 3 words and data bit width of 12.||Top.srr(3877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3877||Trigger_Unit.vhd(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/75
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 16 of freewords(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3884||EventFifoFreeLogic.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\EventFifoFreeLogic.vhd'/linenumber/35
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3887||Trigger_Control.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/151
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3898||Trigger_Main.vhd(200);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/200
Implementation;Synthesis||CL260||@W:Pruning register bit 31 of Communication_Data_Frame(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3907||Communication_Builder.vhd(1010);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/1010
Implementation;Synthesis||CL246||@W:Input port bits 19 to 18 of event_ram_r_data_start_addr(19 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3908||Communication_Builder.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/15
Implementation;Synthesis||CL246||@W:Input port bits 63 to 60 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3909||Communication_Builder.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/24
Implementation;Synthesis||CL246||@W:Input port bits 47 to 44 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3910||Communication_Builder.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/24
Implementation;Synthesis||CL246||@W:Input port bits 31 to 28 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3911||Communication_Builder.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/24
Implementation;Synthesis||CL246||@W:Input port bits 15 to 12 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3912||Communication_Builder.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/24
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3917||CtrlBus_HandShake.vhd(182);liberoaction://cross_probe/hdl/file/'<project>\hdl\CtrlBus_HandShake.vhd'/linenumber/182
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3930||FIFOs_Reader.vhd(143);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/143
Implementation;Synthesis||CL246||@W:Input port bits 3 to 2 of event_fifo_r_data(17 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3940);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3940||FIFOs_Reader.vhd(13);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/13
Implementation;Synthesis||CL190||@W:Optimizing register bit Test_Counter.Test_Data_0(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3947||Test_Generator_for_Lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit Test_Counter.Test_Data_0(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3948||Test_Generator_for_Lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit Test_Counter.Test_Data_0(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3949||Test_Generator_for_Lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||CL279||@W:Pruning register bits 2 to 0 of Test_Data_0(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3950||Test_Generator_for_Lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3953||Transceiver_Controller.vhd(154);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/154
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of write_data_frame(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3962||Transceiver_Controller.vhd(21);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/21
Implementation;Synthesis||CL246||@W:Input port bits 63 to 56 of statuslanes_vector(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3963||Transceiver_Controller.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/26
Implementation;Synthesis||CL246||@W:Input port bits 31 to 24 of statuslanes_vector(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3964||Transceiver_Controller.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/26
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3967||TxMainLinkController.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxMainLinkController.vhd'/linenumber/66
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3975||RxMainLinkController.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxMainLinkController.vhd'/linenumber/78
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3990);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3990||AnalyzInCirc_Controler.vhd(135);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/135
Implementation;Synthesis||CL190||@W:Optimizing register bit WR_INDEX(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4001||AnalyzInCirc_FIFO.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit WR_INDEX(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4002||AnalyzInCirc_FIFO.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit WR_INDEX(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4003||AnalyzInCirc_FIFO.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/66
Implementation;Synthesis||CL279||@W:Pruning register bits 2 to 0 of WR_INDEX(9 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(4004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4004||AnalyzInCirc_FIFO.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/66
Implementation;Synthesis||CL246||@W:Input port bits 15 to 9 of transceiver_rx_k(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4007||AnalyzInCirc_Top.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Top.vhd'/linenumber/26
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4031||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4033||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4035||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4037||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4039||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4041||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4043||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4045||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4047||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4049||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4051||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4053||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4055||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4057||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4059||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4061||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4063||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4065||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4067||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4069||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4071||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4073||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4075||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4077||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4079||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4081||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4083||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4085||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4087||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4089||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4091||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4093||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4095||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4097||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4099||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4101||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4103||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4105||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4107||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4109||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4111||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4113||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4115||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4117||polarfire_syn_comps.v(4065);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4065
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4119||polarfire_syn_comps.v(4096);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4096
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4121||polarfire_syn_comps.v(4142);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4142
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4123||polarfire_syn_comps.v(4252);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4252
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4125||polarfire_syn_comps.v(4436);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4436
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4127||polarfire_syn_comps.v(4477);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4477
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4129||polarfire_syn_comps.v(4503);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4503
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4131||polarfire_syn_comps.v(4520);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4520
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4133||polarfire_syn_comps.v(4597);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4597
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4135||polarfire_syn_comps.v(5361);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5361
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4137||polarfire_syn_comps.v(6171);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6171
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4139||polarfire_syn_comps.v(6280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4141||polarfire_syn_comps.v(6318);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6318
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4143||polarfire_syn_comps.v(6391);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6391
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4145||polarfire_syn_comps.v(7280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4147||polarfire_syn_comps.v(8337);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8337
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4149||polarfire_syn_comps.v(9296);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9296
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4151||polarfire_syn_comps.v(10032);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10032
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4153||polarfire_syn_comps.v(10747);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10747
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4155||polarfire_syn_comps.v(10781);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10781
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4157||polarfire_syn_comps.v(10817);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10817
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4159||polarfire_syn_comps.v(10864);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10864
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4161||polarfire_syn_comps.v(10898);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10898
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4163||polarfire_syn_comps.v(11764);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11764
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4165||polarfire_syn_comps.v(12807);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12807
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4167||polarfire_syn_comps.v(12819);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12819
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4169||polarfire_syn_comps.v(12830);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12830
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4171||polarfire_syn_comps.v(12843);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12843
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4480||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(4481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4481||corefifo_async.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/214
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(4482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4482||corefifo_async.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/215
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4483||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_grayToBinConv because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(4485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4485||corefifo_async.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/490
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(4486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4486||corefifo_async.v(475);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/475
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(4487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4487||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.dvld_r. Make sure that there are no unused intermediate registers.||Top.srr(4488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4488||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.rptr_gray[6:0]. Make sure that there are no unused intermediate registers.||Top.srr(4489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4489||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(4490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4490||corefifo_async.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/633
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(4491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4491||corefifo_async.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/633
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(4492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4492||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register empty_reg. Make sure that there are no unused intermediate registers.||Top.srr(4493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4493||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(4494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4494||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d2. Make sure that there are no unused intermediate registers.||Top.srr(4495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4495||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register rptr_bin_sync2[6:0]. Make sure that there are no unused intermediate registers.||Top.srr(4496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4496||corefifo_async.v(528);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/528
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.||Top.srr(4497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4497||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(4498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4498||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(4499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4499||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4500||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4501||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4502||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4503||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4504||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4505||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4506||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4507||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4508||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4509||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4510||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4511||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4512||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4513||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.rdcnt_r[6:0]. Make sure that there are no unused intermediate registers.||Top.srr(4514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4514||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.wrcnt_r[6:0]. Make sure that there are no unused intermediate registers.||Top.srr(4515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4515||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4534||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(4535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4535||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(4536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4536||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(4537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4537||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(4538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4538||corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(4540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4540||corefifo_fwft.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/366
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_pulse_d. Make sure that there are no unused intermediate registers.||Top.srr(4541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4541||corefifo_fwft.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/252
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d. Make sure that there are no unused intermediate registers.||Top.srr(4542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4542||corefifo_fwft.v(241);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/241
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_r. Make sure that there are no unused intermediate registers.||Top.srr(4543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4543||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL169||@W:Pruning unused register update_dout_r. Make sure that there are no unused intermediate registers.||Top.srr(4544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4544||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4571||COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4572||COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4573||COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4574||COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(4576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4576||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(4577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4577||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(4578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4578||COREFIFO.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/244
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(4579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4579||COREFIFO.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/245
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(4580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4580||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(4581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4581||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(4582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4582||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4583||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4584||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(4585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4585||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(4586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4586||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(4587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4587||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(4588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4588||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[63:0]. Make sure that there are no unused intermediate registers.||Top.srr(4590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4590||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[63:0]. Make sure that there are no unused intermediate registers.||Top.srr(4591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4591||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||Top.srr(4592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4592||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||Top.srr(4593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4593||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||Top.srr(4594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4594||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||Top.srr(4595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4595||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d1. Make sure that there are no unused intermediate registers.||Top.srr(4596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4596||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||Top.srr(4597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4597||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||Top.srr(4598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4598||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2[63:0]. Make sure that there are no unused intermediate registers.||Top.srr(4599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4599||COREFIFO.v(1098);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1098
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1[63:0]. Make sure that there are no unused intermediate registers.||Top.srr(4600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4600||COREFIFO.v(1088);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1088
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre[63:0]. Make sure that there are no unused intermediate registers.||Top.srr(4601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4601||COREFIFO.v(1078);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1078
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||Top.srr(4602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4602||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||Top.srr(4603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4603||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||Top.srr(4604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4604||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||Top.srr(4605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4605||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||Top.srr(4606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4606||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4702||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(4703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4703||corefifo_async.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/214
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(4704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4704||corefifo_async.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/215
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4705||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_grayToBinConv because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(4707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4707||corefifo_async.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/490
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(4708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4708||corefifo_async.v(475);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/475
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(4709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4709||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.dvld_r. Make sure that there are no unused intermediate registers.||Top.srr(4710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4710||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.rptr_gray[6:0]. Make sure that there are no unused intermediate registers.||Top.srr(4711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4711||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(4712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4712||corefifo_async.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/633
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(4713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4713||corefifo_async.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/633
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(4714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4714||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register empty_reg. Make sure that there are no unused intermediate registers.||Top.srr(4715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4715||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(4716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4716||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d2. Make sure that there are no unused intermediate registers.||Top.srr(4717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4717||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register rptr_bin_sync2[6:0]. Make sure that there are no unused intermediate registers.||Top.srr(4718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4718||corefifo_async.v(528);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/528
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.||Top.srr(4719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4719||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(4720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4720||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(4721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4721||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4722||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4723||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4724||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4725||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4726||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4727||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4728||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4729||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4730||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4731||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4732||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4733||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4734||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4735||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.rdcnt_r[6:0]. Make sure that there are no unused intermediate registers.||Top.srr(4736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4736||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.wrcnt_r[6:0]. Make sure that there are no unused intermediate registers.||Top.srr(4737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4737||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4756||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(4757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4757||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(4758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4758||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(4759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4759||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(4760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4760||corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(4762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4762||corefifo_fwft.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/366
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_pulse_d. Make sure that there are no unused intermediate registers.||Top.srr(4763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4763||corefifo_fwft.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/252
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d. Make sure that there are no unused intermediate registers.||Top.srr(4764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4764||corefifo_fwft.v(241);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/241
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_r. Make sure that there are no unused intermediate registers.||Top.srr(4765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4765||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL169||@W:Pruning unused register update_dout_r. Make sure that there are no unused intermediate registers.||Top.srr(4766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4766||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4784||COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4785||COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4786||COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4787||COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(4789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4789||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(4790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4790||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(4791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4791||COREFIFO.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/244
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(4792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4792||COREFIFO.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/245
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(4793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4793||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(4794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4794||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(4795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4795||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4796||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4797||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(4798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4798||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(4799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4799||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(4800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4800||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(4801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4801||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[7:0]. Make sure that there are no unused intermediate registers.||Top.srr(4803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4803||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[7:0]. Make sure that there are no unused intermediate registers.||Top.srr(4804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4804||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||Top.srr(4805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4805||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||Top.srr(4806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4806||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||Top.srr(4807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4807||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||Top.srr(4808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4808||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d1. Make sure that there are no unused intermediate registers.||Top.srr(4809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4809||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||Top.srr(4810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4810||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||Top.srr(4811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4811||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2[7:0]. Make sure that there are no unused intermediate registers.||Top.srr(4812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4812||COREFIFO.v(1098);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1098
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1[7:0]. Make sure that there are no unused intermediate registers.||Top.srr(4813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4813||COREFIFO.v(1088);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1088
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre[7:0]. Make sure that there are no unused intermediate registers.||Top.srr(4814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4814||COREFIFO.v(1078);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1078
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||Top.srr(4815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4815||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||Top.srr(4816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4816||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||Top.srr(4817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4817||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||Top.srr(4818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4818||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||Top.srr(4819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4819||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CG168||@W:Type of parameter DATA_RATE on the instance LANE0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(4842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4842||PF_XCVR_ERM_C8_I_XCVR_PF_XCVR.v(311);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_XCVR_ERM_C8\I_XCVR\PF_XCVR_ERM_C8_I_XCVR_PF_XCVR.v'/linenumber/311
Implementation;Synthesis||CG168||@W:Type of parameter INTERFACE_LEVEL on the instance LANE0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(4843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4843||PF_XCVR_ERM_C8_I_XCVR_PF_XCVR.v(311);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_XCVR_ERM_C8\I_XCVR\PF_XCVR_ERM_C8_I_XCVR_PF_XCVR.v'/linenumber/311
Implementation;Synthesis||CL169||@W:Pruning unused register neverlocked. Make sure that there are no unused intermediate registers.||Top.srr(4892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4892||CORELCKMGT.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELCKMGT\2.0.100\rtl\vlog\core\CORELCKMGT.v'/linenumber/211
Implementation;Synthesis||CG813||@W:Rounding real from 4398.826979 to 4399 (simulation mismatch possible)||Top.srr(4897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4897||CORERFD.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFD.v'/linenumber/79
Implementation;Synthesis||CG813||@W:Rounding real from 4154.447703 to 4154 (simulation mismatch possible)||Top.srr(4898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4898||CORERFD.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFD.v'/linenumber/80
Implementation;Synthesis||CG794||@N: Using module AlignmentLane_Fifo from library work||Top.srr(4983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4983||Transciever_OneLane.v(254);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transciever_OneLane\Transciever_OneLane.v'/linenumber/254
Implementation;Synthesis||CG794||@N: Using module RxLaneControl from library work||Top.srr(4984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4984||Transciever_OneLane.v(420);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transciever_OneLane\Transciever_OneLane.v'/linenumber/420
Implementation;Synthesis||CG794||@N: Using module Synchronizer from library work||Top.srr(4985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4985||Transciever_OneLane.v(442);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transciever_OneLane\Transciever_OneLane.v'/linenumber/442
Implementation;Synthesis||CG794||@N: Using module Transceiver_LaneStatus from library work||Top.srr(4986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4986||Transciever_OneLane.v(522);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transciever_OneLane\Transciever_OneLane.v'/linenumber/522
Implementation;Synthesis||CG794||@N: Using module TxLaneControl from library work||Top.srr(4987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4987||Transciever_OneLane.v(545);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transciever_OneLane\Transciever_OneLane.v'/linenumber/545
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register fsm_st.||Top.srr(5019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5019||CORELCKMGT.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELCKMGT\2.0.100\rtl\vlog\core\CORELCKMGT.v'/linenumber/211
Implementation;Synthesis||CL246||@W:Input port bits 20 to 1 of LTPULSE[20:0] are unused. Assign logic for all port bits or change the input port size.||Top.srr(5028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5028||CORELCKMGT.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELCKMGT\2.0.100\rtl\vlog\core\CORELCKMGT.v'/linenumber/83
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rmfsm.||Top.srr(5031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5031||CORELANEMSTRmode2.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/132
Implementation;Synthesis||CL247||@W:Input port bit 1 of RQR[1:0] is unused||Top.srr(5039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5039||CORELANEMSTRmode2.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input LTPULSE is unused.||Top.srr(5041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5041||CORELANEMSTRmode2.v(41);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/41
Implementation;Synthesis||CL159||@N: Input CALIB_REQ is unused.||Top.srr(5042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5042||CORELANEMSTRmode2.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input USR_DATACLK_RECAL is unused.||Top.srr(5045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5045||CORELANEMSTR.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTR.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input USR_DFE_RECAL is unused.||Top.srr(5046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5046||CORELANEMSTR.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTR.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(5071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5071||COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(5072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5072||COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(5077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5077||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input clk is unused.||Top.srr(5078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5078||corefifo_fwft.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/83
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(5079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5079||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(5080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5080||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(5081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5081||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(5082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5082||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(5091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5091||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(5092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5092||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(5097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5097||COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(5098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5098||COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(5109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5109||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input clk is unused.||Top.srr(5110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5110||corefifo_fwft.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/83
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(5111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5111||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(5112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5112||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(5113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5113||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(5114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5114||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(5123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5123||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(5124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5124||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Controler.vhd'.||Top.srr(5142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5142||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_FIFO.vhd'.||Top.srr(5143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5143||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Controller.vhd'.||Top.srr(5144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5144||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd'.||Top.srr(5145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5145||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd'.||Top.srr(5146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5146||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd'.||Top.srr(5147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5147||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Controler.vhd'.||Top.srr(5148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5148||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd'.||Top.srr(5149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5149||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd'.||Top.srr(5150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5150||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd'.||Top.srr(5151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5151||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd'.||Top.srr(5152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5152||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd'.||Top.srr(5153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5153||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd'.||Top.srr(5154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5154||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd'.||Top.srr(5155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5155||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd'.||Top.srr(5156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5156||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table.vhd'.||Top.srr(5157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5157||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd'.||Top.srr(5158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5158||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd'.||Top.srr(5159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5159||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd'.||Top.srr(5160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5160||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd'.||Top.srr(5161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5161||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd'.||Top.srr(5162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5162||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\DataRamManage.vhd'.||Top.srr(5163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5163||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd'.||Top.srr(5164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5164||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd'.||Top.srr(5165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5165||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd'.||Top.srr(5166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5166||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd'.||Top.srr(5167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5167||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table_trigger.vhd'.||Top.srr(5168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5168||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd'.||Top.srr(5169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5169||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EventFifoFreeLogic.vhd'.||Top.srr(5170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5170||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SampleCompose.vhd'.||Top.srr(5171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5171||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SampleTxDeCompose.vhd'.||Top.srr(5172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5172||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator_for_Lanes.vhd'.||Top.srr(5173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5173||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LaneStatus.vhd'.||Top.srr(5174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5174||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AlignmentLane_Fifo.vhd'.||Top.srr(5175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5175||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd'.||Top.srr(5176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5176||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd'.||Top.srr(5177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5177||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxMainLinkController.vhd'.||Top.srr(5178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5178||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxMainLinkController.vhd'.||Top.srr(5179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5179||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd'.||Top.srr(5180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5180||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Top.vhd'.||Top.srr(5181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5181||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Switch.vhd'.||Top.srr(5182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5182||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd'.||Top.srr(5183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5183||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd'.||Top.srr(5184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5184||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd'.||Top.srr(5185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5185||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\CtrlBus_HandShake.vhd'.||Top.srr(5186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5186||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd'.||Top.srr(5187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5187||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LanesConnection.vhd'.||Top.srr(5188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5188||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Top.srr(5190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5190||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.txlanecontrol.rtl.||Top.srr(5194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5194||TxLaneControl.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration send_k is mapped to "10000".||Top.srr(5195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5195||TxLaneControl.vhd(64);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/64
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Top.srr(5196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5196||TxLaneControl.vhd(140);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/140
Implementation;Synthesis||CG290||@W:Referenced variable counter_ilassequence is not in sensitivity list.||Top.srr(5197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5197||TxLaneControl.vhd(160);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/160
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Top.srr(5198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5198||TxLaneControl.vhd(215);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/215
Implementation;Synthesis||CG290||@W:Referenced variable databytesinlastilasframe is not in sensitivity list.||Top.srr(5199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5199||TxLaneControl.vhd(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/262
Implementation;Synthesis||CD638||@W:Signal ilasgeneratorvectors is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(5200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5200||TxLaneControl.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/47
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_7_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5203||TxLaneControl.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/331
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_6_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5204||TxLaneControl.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/331
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_5_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5205||TxLaneControl.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/331
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_4_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5206||TxLaneControl.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/331
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_3_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5207||TxLaneControl.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/331
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_2_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5208||TxLaneControl.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/331
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_1_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5209||TxLaneControl.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/331
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_0_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5210||TxLaneControl.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/331
Implementation;Synthesis||CL169||@W:Pruning unused register fsm_timer_4(9 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5211||TxLaneControl.vhd(126);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/126
Implementation;Synthesis||CD630||@N: Synthesizing work.transceiver_lanestatus.rtl.||Top.srr(5213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5213||Transceiver_LaneStatus.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LaneStatus.vhd'/linenumber/6
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusVector(27) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(5216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5216||Transceiver_LaneStatus.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LaneStatus.vhd'/linenumber/58
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusVector(28) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(5217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5217||Transceiver_LaneStatus.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LaneStatus.vhd'/linenumber/58
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusVector(29) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(5218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5218||Transceiver_LaneStatus.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LaneStatus.vhd'/linenumber/58
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusVector(30) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(5219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5219||Transceiver_LaneStatus.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LaneStatus.vhd'/linenumber/58
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusVector(31) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(5220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5220||Transceiver_LaneStatus.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LaneStatus.vhd'/linenumber/58
Implementation;Synthesis||CD630||@N: Synthesizing work.rxlanecontrol.rtl.||Top.srr(5224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5224||RxLaneControl.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration wait_for_sync is mapped to "100000".||Top.srr(5225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5225||RxLaneControl.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/84
Implementation;Synthesis||CD434||@W:Signal orcomparatordata_k in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Top.srr(5226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5226||RxLaneControl.vhd(197);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/197
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Top.srr(5227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5227||RxLaneControl.vhd(197);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/197
Implementation;Synthesis||CG290||@W:Referenced variable orcomparatordata_r is not in sensitivity list.||Top.srr(5228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5228||RxLaneControl.vhd(219);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/219
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(5229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5229||RxLaneControl.vhd(304);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/304
Implementation;Synthesis||CL240||@W:Signal Status_FSM_State is floating; a simulation mismatch is possible.||Top.srr(5232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5232||RxLaneControl.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/34
Implementation;Synthesis||CL240||@W:Signal Status_CTRL_Fault is floating; a simulation mismatch is possible.||Top.srr(5233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5233||RxLaneControl.vhd(32);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/32
Implementation;Synthesis||CL169||@W:Pruning unused register ComparatorData_Last_R_2(0 to 7). Make sure that there are no unused intermediate registers.||Top.srr(5234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5234||RxLaneControl.vhd(322);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/322
Implementation;Synthesis||CL169||@W:Pruning unused register ComparatorData_Last_K_2(0 to 7). Make sure that there are no unused intermediate registers.||Top.srr(5235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5235||RxLaneControl.vhd(322);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/322
Implementation;Synthesis||CL271||@W:Pruning unused bits 0 to 2 of ComparatorData_Last_A_2(0 to 7). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(5236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5236||RxLaneControl.vhd(322);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/322
Implementation;Synthesis||CL271||@W:Pruning unused bits 4 to 7 of ComparatorData_Last_A_2(0 to 7). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(5237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5237||RxLaneControl.vhd(322);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/322
Implementation;Synthesis||CD630||@N: Synthesizing work.alignmentlane_fifo.rtl.||Top.srr(5243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5243||AlignmentLane_Fifo.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/6
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of write_index_control.WR_INDEX_6_5(8 downto 0). Either assign all bits or reduce the width of the signal.||Top.srr(5246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5246||AlignmentLane_Fifo.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/244
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of write_index_control.WR_INDEX_5_5(8 downto 0). Either assign all bits or reduce the width of the signal.||Top.srr(5247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5247||AlignmentLane_Fifo.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/244
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of write_index_control.WR_INDEX_4_5(8 downto 0). Either assign all bits or reduce the width of the signal.||Top.srr(5248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5248||AlignmentLane_Fifo.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/244
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of write_index_control.WR_INDEX_3_5(8 downto 0). Either assign all bits or reduce the width of the signal.||Top.srr(5249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5249||AlignmentLane_Fifo.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/244
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of write_index_control.WR_INDEX_2_5(8 downto 0). Either assign all bits or reduce the width of the signal.||Top.srr(5250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5250||AlignmentLane_Fifo.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/244
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of write_index_control.WR_INDEX_1_5(8 downto 0). Either assign all bits or reduce the width of the signal.||Top.srr(5251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5251||AlignmentLane_Fifo.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/244
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of write_index_control.WR_INDEX_0_7(8 downto 0). Either assign all bits or reduce the width of the signal.||Top.srr(5252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5252||AlignmentLane_Fifo.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/244
Implementation;Synthesis||CL117||@W:Latch generated from process for signal RD_Enable_Vector_Encoded(2 downto 0); possible missing assignment in an if or case statement.||Top.srr(5253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5253||AlignmentLane_Fifo.vhd(317);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/317
Implementation;Synthesis||CL190||@W:Optimizing register bit write_shift.WR_ADD_INDEX_1_7(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5256||AlignmentLane_Fifo.vhd(214);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/214
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of WR_ADD_INDEX_1_7(4 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(5257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5257||AlignmentLane_Fifo.vhd(214);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/214
Implementation;Synthesis||CL260||@W:Pruning register bit 8 of write_index_control.WR_INDEX_7(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(5258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5258||AlignmentLane_Fifo.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/244
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(5261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5261||RxLaneControl.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/170
Implementation;Synthesis||CL159||@N: Input Status_Fault_CLR is unused.||Top.srr(5270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5270||RxLaneControl.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/33
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(5275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5275||TxLaneControl.vhd(113);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/113
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||Top.srr(5406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5406||synthesis.fdc(14);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/14
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||Top.srr(5407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5407||synthesis.fdc(15);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/15
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||Top.srr(5408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5408||synthesis.fdc(16);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/16
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||Top.srr(5409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5409||synthesis.fdc(17);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/17
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||Top.srr(5410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5410||synthesis.fdc(18);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/18
Implementation;Synthesis||MF472||@N: Synthesis running in Automatic Compile Point mode||Top.srr(5411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5411||null;null
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||Top.srr(5427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5427||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.||Top.srr(5428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5428||pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/47
Implementation;Synthesis||BN114||@W:Removing instance gnd_inst (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.||Top.srr(5429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5429||pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/48
Implementation;Synthesis||BN114||@W:Removing instance gnd_inst (in view: work.PF_OSC_C0_PF_OSC_C0_0_PF_OSC(verilog)) because it does not drive other instances.||Top.srr(5430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5430||pf_osc_c0_pf_osc_c0_0_pf_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v'/linenumber/15
Implementation;Synthesis||BN393||@W:Resolving multiple drivers on net GND, connecting output pin:Q[1] inst:REG_SwitchSelect_Ref[1:0] of PrimLib.dffe(prim) to GND||Top.srr(5431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5431||clock_controller.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/201
Implementation;Synthesis||BN393||@W:Resolving multiple drivers on net GND, connecting output pin:Q[0] inst:REG_SwitchSelect_Ref[1:0] of PrimLib.dffe(prim) to GND||Top.srr(5432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5432||clock_controller.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/201
Implementation;Synthesis||BN393||@W:Resolving multiple drivers on net GND, connecting output pin:Q[1] inst:REG_SwitchSelect_Logic[1:0] of PrimLib.dffe(prim) to GND||Top.srr(5433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5433||clock_controller.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/201
Implementation;Synthesis||BN393||@W:Resolving multiple drivers on net GND, connecting output pin:Q[0] inst:REG_SwitchSelect_Logic[1:0] of PrimLib.dffe(prim) to GND||Top.srr(5434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5434||clock_controller.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/201
Implementation;Synthesis||BN362||@N: Removing sequential instance REG_SwitchSelect_Ref[1:0] (in view: work.Clock_Controller(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Top.srr(5435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5435||clock_controller.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/201
Implementation;Synthesis||BN362||@N: Removing sequential instance REG_SwitchSelect_Logic[1:0] (in view: work.Clock_Controller(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||Top.srr(5436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5436||clock_controller.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/201
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Communication_0.UART_Protocol_1.UART_RX_Protocol_0.counter[31:0] is being ignored due to limitations in architecture. ||Top.srr(5437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5437||uart_rx_protocol.vhd(503);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/503
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Controler_0.SPI_LMX_0_0.spi_master_0.rxBuffer[23:0] is being ignored due to limitations in architecture. ||Top.srr(5438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5438||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Controler_0.SPI_LMX_0_0.spi_master_0.txBuffer[23:0] is being ignored due to limitations in architecture. ||Top.srr(5439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5439||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Controler_0.Command_Decoder_0.counter[31:0] is being ignored due to limitations in architecture. ||Top.srr(5440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5440||command_decoder.vhd(655);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/655
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Controler_0.ADI_SPI_0.counter[8:0] is being ignored due to limitations in architecture. ||Top.srr(5441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5441||adi_spi.vhd(245);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/245
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.Trigger_Top_Part_0.Trigger_Control_0.finite_event_counter[31:0] is being ignored due to limitations in architecture. ||Top.srr(5442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5442||trigger_control.vhd(445);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/445
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.FIFOs_Reader_0.BlockF_Counter[7:0] is being ignored due to limitations in architecture. ||Top.srr(5443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5443||fifos_reader.vhd(609);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/609
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.FIFOs_Reader_0.Event_RAM_W_Address_Integer[9:0] is being ignored due to limitations in architecture. ||Top.srr(5444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5444||fifos_reader.vhd(537);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/537
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.TxLaneControl_0.Counter_IlasSequence[7:0] is being ignored due to limitations in architecture. ||Top.srr(5445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5445||txlanecontrol.vhd(377);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/377
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.RxLaneControl_0.Counter_IlasSequence[7:0] is being ignored due to limitations in architecture. ||Top.srr(5446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5446||rxlanecontrol.vhd(420);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/420
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.FIFO_COUNT[9:0] is being ignored due to limitations in architecture. ||Top.srr(5447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5447||alignmentlane_fifo.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/157
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[2:0] is being ignored due to limitations in architecture. ||Top.srr(5448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5448||alignmentlane_fifo.vhd(317);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/317
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_255[7:0] is being ignored due to limitations in architecture. ||Top.srr(5449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5449||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_254[7:0] is being ignored due to limitations in architecture. ||Top.srr(5450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5450||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_253[7:0] is being ignored due to limitations in architecture. ||Top.srr(5451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5451||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_252[7:0] is being ignored due to limitations in architecture. ||Top.srr(5452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5452||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_251[7:0] is being ignored due to limitations in architecture. ||Top.srr(5453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5453||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_250[7:0] is being ignored due to limitations in architecture. ||Top.srr(5454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5454||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_249[7:0] is being ignored due to limitations in architecture. ||Top.srr(5455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5455||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_248[7:0] is being ignored due to limitations in architecture. ||Top.srr(5456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5456||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_247[7:0] is being ignored due to limitations in architecture. ||Top.srr(5457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5457||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_246[7:0] is being ignored due to limitations in architecture. ||Top.srr(5458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5458||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_245[7:0] is being ignored due to limitations in architecture. ||Top.srr(5459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5459||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_244[7:0] is being ignored due to limitations in architecture. ||Top.srr(5460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5460||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_243[7:0] is being ignored due to limitations in architecture. ||Top.srr(5461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5461||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_242[7:0] is being ignored due to limitations in architecture. ||Top.srr(5462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5462||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_241[7:0] is being ignored due to limitations in architecture. ||Top.srr(5463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5463||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_240[7:0] is being ignored due to limitations in architecture. ||Top.srr(5464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5464||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_239[7:0] is being ignored due to limitations in architecture. ||Top.srr(5465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5465||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_238[7:0] is being ignored due to limitations in architecture. ||Top.srr(5466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5466||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_237[7:0] is being ignored due to limitations in architecture. ||Top.srr(5467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5467||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_236[7:0] is being ignored due to limitations in architecture. ||Top.srr(5468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5468||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_235[7:0] is being ignored due to limitations in architecture. ||Top.srr(5469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5469||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_234[7:0] is being ignored due to limitations in architecture. ||Top.srr(5470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5470||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_233[7:0] is being ignored due to limitations in architecture. ||Top.srr(5471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5471||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_232[7:0] is being ignored due to limitations in architecture. ||Top.srr(5472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5472||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_231[7:0] is being ignored due to limitations in architecture. ||Top.srr(5473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5473||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_230[7:0] is being ignored due to limitations in architecture. ||Top.srr(5474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5474||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_229[7:0] is being ignored due to limitations in architecture. ||Top.srr(5475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5475||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_228[7:0] is being ignored due to limitations in architecture. ||Top.srr(5476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5476||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_227[7:0] is being ignored due to limitations in architecture. ||Top.srr(5477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5477||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_226[7:0] is being ignored due to limitations in architecture. ||Top.srr(5478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5478||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_225[7:0] is being ignored due to limitations in architecture. ||Top.srr(5479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5479||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_224[7:0] is being ignored due to limitations in architecture. ||Top.srr(5480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5480||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_223[7:0] is being ignored due to limitations in architecture. ||Top.srr(5481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5481||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_222[7:0] is being ignored due to limitations in architecture. ||Top.srr(5482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5482||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_221[7:0] is being ignored due to limitations in architecture. ||Top.srr(5483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5483||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_220[7:0] is being ignored due to limitations in architecture. ||Top.srr(5484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5484||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_219[7:0] is being ignored due to limitations in architecture. ||Top.srr(5485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5485||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_218[7:0] is being ignored due to limitations in architecture. ||Top.srr(5486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5486||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_217[7:0] is being ignored due to limitations in architecture. ||Top.srr(5487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5487||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_216[7:0] is being ignored due to limitations in architecture. ||Top.srr(5488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5488||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_215[7:0] is being ignored due to limitations in architecture. ||Top.srr(5489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5489||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_214[7:0] is being ignored due to limitations in architecture. ||Top.srr(5490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5490||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_213[7:0] is being ignored due to limitations in architecture. ||Top.srr(5491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5491||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_212[7:0] is being ignored due to limitations in architecture. ||Top.srr(5492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5492||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_211[7:0] is being ignored due to limitations in architecture. ||Top.srr(5493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5493||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_210[7:0] is being ignored due to limitations in architecture. ||Top.srr(5494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5494||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_209[7:0] is being ignored due to limitations in architecture. ||Top.srr(5495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5495||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_208[7:0] is being ignored due to limitations in architecture. ||Top.srr(5496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5496||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_207[7:0] is being ignored due to limitations in architecture. ||Top.srr(5497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5497||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_206[7:0] is being ignored due to limitations in architecture. ||Top.srr(5498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5498||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_205[7:0] is being ignored due to limitations in architecture. ||Top.srr(5499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5499||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_204[7:0] is being ignored due to limitations in architecture. ||Top.srr(5500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5500||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_203[7:0] is being ignored due to limitations in architecture. ||Top.srr(5501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5501||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_202[7:0] is being ignored due to limitations in architecture. ||Top.srr(5502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5502||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_201[7:0] is being ignored due to limitations in architecture. ||Top.srr(5503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5503||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_200[7:0] is being ignored due to limitations in architecture. ||Top.srr(5504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5504||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_199[7:0] is being ignored due to limitations in architecture. ||Top.srr(5505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5505||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_198[7:0] is being ignored due to limitations in architecture. ||Top.srr(5506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5506||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_197[7:0] is being ignored due to limitations in architecture. ||Top.srr(5507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5507||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_196[7:0] is being ignored due to limitations in architecture. ||Top.srr(5508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5508||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_195[7:0] is being ignored due to limitations in architecture. ||Top.srr(5509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5509||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_194[7:0] is being ignored due to limitations in architecture. ||Top.srr(5510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5510||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_193[7:0] is being ignored due to limitations in architecture. ||Top.srr(5511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5511||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_192[7:0] is being ignored due to limitations in architecture. ||Top.srr(5512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5512||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_191[7:0] is being ignored due to limitations in architecture. ||Top.srr(5513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5513||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_190[7:0] is being ignored due to limitations in architecture. ||Top.srr(5514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5514||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_189[7:0] is being ignored due to limitations in architecture. ||Top.srr(5515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5515||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_188[7:0] is being ignored due to limitations in architecture. ||Top.srr(5516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5516||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_187[7:0] is being ignored due to limitations in architecture. ||Top.srr(5517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5517||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_186[7:0] is being ignored due to limitations in architecture. ||Top.srr(5518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5518||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_185[7:0] is being ignored due to limitations in architecture. ||Top.srr(5519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5519||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_184[7:0] is being ignored due to limitations in architecture. ||Top.srr(5520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5520||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_183[7:0] is being ignored due to limitations in architecture. ||Top.srr(5521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5521||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_182[7:0] is being ignored due to limitations in architecture. ||Top.srr(5522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5522||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_181[7:0] is being ignored due to limitations in architecture. ||Top.srr(5523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5523||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_180[7:0] is being ignored due to limitations in architecture. ||Top.srr(5524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5524||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_179[7:0] is being ignored due to limitations in architecture. ||Top.srr(5525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5525||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_178[7:0] is being ignored due to limitations in architecture. ||Top.srr(5526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5526||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_177[7:0] is being ignored due to limitations in architecture. ||Top.srr(5527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5527||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_176[7:0] is being ignored due to limitations in architecture. ||Top.srr(5528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5528||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_175[7:0] is being ignored due to limitations in architecture. ||Top.srr(5529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5529||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_174[7:0] is being ignored due to limitations in architecture. ||Top.srr(5530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5530||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_173[7:0] is being ignored due to limitations in architecture. ||Top.srr(5531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5531||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_172[7:0] is being ignored due to limitations in architecture. ||Top.srr(5532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5532||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_171[7:0] is being ignored due to limitations in architecture. ||Top.srr(5533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5533||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_170[7:0] is being ignored due to limitations in architecture. ||Top.srr(5534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5534||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_169[7:0] is being ignored due to limitations in architecture. ||Top.srr(5535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5535||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_168[7:0] is being ignored due to limitations in architecture. ||Top.srr(5536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5536||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||MO111||@N: Tristate driver PADOP (in view: work.PF_IO_Z27_layer0_0(verilog)) on net PADOP (in view: work.PF_IO_Z27_layer0_0(verilog)) has its enable tied to GND.||Top.srr(5549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5549||pf_io.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/94
Implementation;Synthesis||MO111||@N: Tristate driver PADON (in view: work.PF_IO_Z27_layer0_0(verilog)) on net PADON (in view: work.PF_IO_Z27_layer0_0(verilog)) has its enable tied to GND.||Top.srr(5550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5550||pf_io.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/95
Implementation;Synthesis||MO111||@N: Tristate driver PADO (in view: work.PF_IO_Z27_layer0_0(verilog)) on net PADO (in view: work.PF_IO_Z27_layer0_0(verilog)) has its enable tied to GND.||Top.srr(5551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5551||pf_io.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/96
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(5552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5552||corefifo_c11_corefifo_c11_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(5553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5553||corefifo_c11_corefifo_c11_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(5554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5554||corefifo_c11_corefifo_c11_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(5555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5555||corefifo_c11_corefifo_c11_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z18_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5556||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z18_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5557||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5558||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5559||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5560||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(5561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5561||corefifo_c8_corefifo_c8_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(5562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5562||corefifo_c8_corefifo_c8_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(5563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5563||corefifo_c8_corefifo_c8_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z13_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5564||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z13_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5565||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5566||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN115||@N: Removing instance ftdi_to_fifo_interface_0 (in view: work.USB_3_Protocol(verilog)) because it does not drive other instances.||Top.srr(5567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5567||usb_3_protocol.v(266);liberoaction://cross_probe/hdl/file/'<project>\component\work\USB_3_Protocol\USB_3_Protocol.v'/linenumber/266
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C16 (in view: work.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(5568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5568||corefifo_c8_corefifo_c8_0_lsram_top.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v'/linenumber/65
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C17 (in view: work.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(5569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5569||corefifo_c8_corefifo_c8_0_lsram_top.v(515);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v'/linenumber/515
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C18 (in view: work.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(5570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5570||corefifo_c8_corefifo_c8_0_lsram_top.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v'/linenumber/90
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C19 (in view: work.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(5571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5571||corefifo_c8_corefifo_c8_0_lsram_top.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v'/linenumber/40
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk7\.afull_r (in view: work.COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5572||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk7\.aempty_r (in view: work.COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5573||corefifo_sync_scntr.v(534);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/534
Implementation;Synthesis||BN115||@N: Removing instance mko_0 (in view: work.UART_Protocol_0(verilog)) because it does not drive other instances.||Top.srr(5574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5574||uart_protocol.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/234
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5575||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5576||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5577||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5578||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5579||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5580||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.afull_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5581||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.wack_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5582||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5583||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN362||@N: Removing sequential instance overflow (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5584||rx_async.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/206
Implementation;Synthesis||BN362||@N: Removing sequential instance parity_err (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5585||rx_async.v(447);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/447
Implementation;Synthesis||BN362||@N: Removing sequential instance clear_parity_en (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5586||rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_write (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||Top.srr(5587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5587||rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||BN362||@N: Removing sequential instance framing_error (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5588||rx_async.v(231);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/231
Implementation;Synthesis||BN362||@N: Removing sequential instance overflow_int (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5589||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance framing_error_int (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5590||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance rx_parity_calc (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5591||rx_async.v(421);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/421
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5592||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5593||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.wack_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5594||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5595||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN115||@N: Removing instance mko_0 (in view: work.UART_Protocol_1(verilog)) because it does not drive other instances.||Top.srr(5596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5596||uart_protocol.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/234
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5597||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5598||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5599||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5600||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5601||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5602||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.afull_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5603||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.wack_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5604||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5605||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN362||@N: Removing sequential instance overflow (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5606||rx_async.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/206
Implementation;Synthesis||BN362||@N: Removing sequential instance parity_err (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5607||rx_async.v(447);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/447
Implementation;Synthesis||BN362||@N: Removing sequential instance clear_parity_en (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5608||rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_write (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||Top.srr(5609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5609||rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||BN362||@N: Removing sequential instance framing_error (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5610||rx_async.v(231);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/231
Implementation;Synthesis||BN362||@N: Removing sequential instance overflow_int (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5611||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance framing_error_int (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5612||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance rx_parity_calc (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5613||rx_async.v(421);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/421
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5614||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5615||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.wack_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5616||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5617||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk7\.afull_r (in view: work.COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5618||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk7\.aempty_r (in view: work.COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5619||corefifo_sync_scntr.v(534);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/534
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5620||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5621||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5622||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5623||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5624||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5625||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5626||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5627||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5628||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5629||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5630||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_2(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5631||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5632||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5633||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5634||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5635||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5636||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5637||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5638||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_2(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5639||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5640||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5641||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5642||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_3(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5643||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5644||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5645||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5646||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_4(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5647||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5648||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5649||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5650||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5651||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z26_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5652||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z26_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5653||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z25_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5654||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance Communication_Data_Req (in view: work.Communication_Builder(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5655||communication_builder.vhd(1010);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/1010
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5656||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C2 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(5657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5657||corefifo_c5_corefifo_c5_0_lsram_top.v(212);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/212
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C3 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(5658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5658||corefifo_c5_corefifo_c5_0_lsram_top.v(387);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/387
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C44 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(5659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5659||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(382);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/382
Implementation;Synthesis||BN132||@W:Removing sequential instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rx_ok_st because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rqCode[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5662||corelanemstrmode2.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/132
Implementation;Synthesis||BN132||@W:Removing sequential instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rx_ok_st because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rqCode[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5663||corelanemstrmode2.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/132
Implementation;Synthesis||BN115||@N: Removing instance SampleTxDeCompose_0 (in view: work.Transceiver_Main(verilog)) because it does not drive other instances.||Top.srr(5664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5664||transceiver_main.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/396
Implementation;Synthesis||BN115||@N: Removing instance SampleTxDeCompose_0_0 (in view: work.Transceiver_Main(verilog)) because it does not drive other instances.||Top.srr(5665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5665||transceiver_main.v(405);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/405
Implementation;Synthesis||BN115||@N: Removing instance SampleTxDeCompose_0_1 (in view: work.Transceiver_Main(verilog)) because it does not drive other instances.||Top.srr(5666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5666||transceiver_main.v(414);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/414
Implementation;Synthesis||BN115||@N: Removing instance SampleTxDeCompose_0_2 (in view: work.Transceiver_Main(verilog)) because it does not drive other instances.||Top.srr(5667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5667||transceiver_main.v(423);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/423
Implementation;Synthesis||BN115||@N: Removing instance SampleTxDeCompose_0_3 (in view: work.Transceiver_Main(verilog)) because it does not drive other instances.||Top.srr(5668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5668||transceiver_main.v(432);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/432
Implementation;Synthesis||BN115||@N: Removing instance SampleTxDeCompose_0_4 (in view: work.Transceiver_Main(verilog)) because it does not drive other instances.||Top.srr(5669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5669||transceiver_main.v(441);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/441
Implementation;Synthesis||BN115||@N: Removing instance SampleTxDeCompose_0_5 (in view: work.Transceiver_Main(verilog)) because it does not drive other instances.||Top.srr(5670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5670||transceiver_main.v(450);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/450
Implementation;Synthesis||BN115||@N: Removing instance SampleTxDeCompose_1 (in view: work.Transceiver_Main(verilog)) because it does not drive other instances.||Top.srr(5671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5671||transceiver_main.v(459);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/459
Implementation;Synthesis||MO129||@W:Sequential instance Controler_0.SPI_LMX_0.spi_master_0.last_bit[0] is reduced to a combinational gate by constant propagation.||Top.srr(5672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5672||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||MO129||@W:Sequential instance Controler_0.SPI_LMX_0_0.spi_master_0.last_bit[0] is reduced to a combinational gate by constant propagation.||Top.srr(5673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5673||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||FP130||@N: Promoting Net Transceiver_Main_0.Synchronizer_0_2_0.Chain_arst[1] on CLKINT  I_2 ||Top.srr(5677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5677||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_arst on CLKINT  I_2 ||Top.srr(5678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5678||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Controler_0.Reset_Controler_0.INT_DataFifo_Reset_N_arst on CLKINT  I_2 ||Top.srr(5679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5679||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Clock_Reset_0.Clock_Switch_0.inst_Synchronizer_Reset_Out.Chain_arst[1] on CLKINT  I_2 ||Top.srr(5680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5680||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Clock_Reset_0.Synchronizer_0.Chain_arst[1] on CLKINT  I_2 ||Top.srr(5681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5681||null;null
Implementation;Synthesis||FP130||@N: Promoting Net FTDI_CLK on CLKINT  I_1 ||Top.srr(5682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5682||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Clock_Reset_0.PF_CLK_DIV_C2_0.PF_CLK_DIV_C2_0.CLK_OUT on CLKINT  I_1 ||Top.srr(5683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5683||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.RD_Enable_Vector_OR_temp[7] on CLKINT  I_2 ||Top.srr(5684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5684||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_OR_temp[7] on CLKINT  I_2 ||Top.srr(5685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5685||null;null
Implementation;Synthesis||FP130||@N: Promoting Net GPIO_0 on CLKINT  I_2 ||Top.srr(5686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5686||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Clock_Reset_0.PF_CLK_DIV_C3_0.PF_CLK_DIV_C3_0.CLK_OUT on CLKINT  I_1 ||Top.srr(5687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5687||null;null
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=952 on top level netlist Top ||Top.srr(5688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5688||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock which controls 3717 sequential elements including Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_15. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(5770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5770||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||MT530||@W:Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock which controls 1058 sequential elements including Clock_Reset_0.Synchronizer_0.Chain[1:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(5771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5771||synchronizer.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/28
Implementation;Synthesis||MT530||@W:Found inferred clock PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock which controls 10594 sequential elements including Clock_Reset_0.Clock_Switch_0.inst_Synchronizer_Reset_Out.Chain[1:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(5772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5772||synchronizer.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/28
Implementation;Synthesis||MT530||@W:Found inferred clock PF_CCC_C8_PF_CCC_C8_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock which controls 2 sequential elements including Clock_Reset_0.Clock_Switch_0_0.inst_Synchronizer_Reset_Out.Chain[1:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(5773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5773||synchronizer.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/28
Implementation;Synthesis||MT530||@W:Found inferred clock Top|N_7_inferred_clock which controls 2 sequential elements including Synchronizer_0.Chain[1:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(5774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5774||synchronizer.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/28
Implementation;Synthesis||MT530||@W:Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_1|N_3_inferred_clock which controls 3 sequential elements including Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[2]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(5775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5775||alignmentlane_fifo.vhd(317);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/317
Implementation;Synthesis||MT530||@W:Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_0|N_3_inferred_clock which controls 3 sequential elements including Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[2]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(5776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5776||alignmentlane_fifo.vhd(317);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/317
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||Top.srr(5778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5778||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state_reg[0:3] (in view: work.Trigger_Main(rtl)); safe FSM implementation is not required.||Top.srr(5865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5865||trigger_main.vhd(200);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/200
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)); safe FSM implementation is not required.||Top.srr(5994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5994||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_0(rtl)); safe FSM implementation is not required.||Top.srr(6032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6032||uart_rx_protocol.vhd(422);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/422
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)); safe FSM implementation is not required.||Top.srr(6056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6056||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_1(rtl)); safe FSM implementation is not required.||Top.srr(6094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6094||uart_rx_protocol.vhd(422);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/422
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state_reg[0:3] (in view: work.Communication_ANW_MUX(rtl)); safe FSM implementation is not required.||Top.srr(6123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6123||communication_anw_mux.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_ANW_MUX.vhd'/linenumber/67
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state_reg[0:3] (in view: work.Clock_Switch_1(rtl)); safe FSM implementation is not required.||Top.srr(6149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6149||clock_switch.vhd(102);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Switch.vhd'/linenumber/102
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state_reg[0:3] (in view: work.Clock_Switch_0(rtl)); safe FSM implementation is not required.||Top.srr(6156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6156||clock_switch.vhd(102);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Switch.vhd'/linenumber/102
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top_cck.rpt" .||Top.srr(6168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6168||null;null
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.Transciever_OneLane_inst_Transciever_OneLane_1(verilog) ||Top.srr(6219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6219||transciever_onelane.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transciever_OneLane\Transciever_OneLane.v'/linenumber/9
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.Transciever_OneLane_inst_Transciever_OneLane_0(verilog) ||Top.srr(6220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6220||transciever_onelane.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transciever_OneLane\Transciever_OneLane.v'/linenumber/9
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.Communication(verilog) ||Top.srr(6221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6221||communication.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Communication\Communication.v'/linenumber/9
Implementation;Synthesis||MF106||@N: Mapping Compile point view:work.Communication(verilog) because ||Top.srr(6232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6232||communication.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Communication\Communication.v'/linenumber/9
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6238||corefifo_c1_corefifo_c1_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6239||corefifo_c1_corefifo_c1_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6240||corefifo_c1_corefifo_c1_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6241||corefifo_c1_corefifo_c1_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6242||corefifo_c3_corefifo_c3_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6243||corefifo_c3_corefifo_c3_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6244||corefifo_c3_corefifo_c3_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6245||corefifo_c3_corefifo_c3_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6246||corefifo_c0_corefifo_c0_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6247||corefifo_c0_corefifo_c0_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||BN362||@N: Removing sequential instance Controler_0.Command_Decoder_0.state_reg[0] (in view: work.Top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(6267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6267||command_decoder.vhd(245);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/245
Implementation;Synthesis||BN362||@N: Removing sequential instance Controler_0.Command_Decoder_0.state_reg[1] (in view: work.Top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(6268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6268||command_decoder.vhd(245);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/245
Implementation;Synthesis||BN362||@N: Removing sequential instance Clock_Reset_0.Synchronizer_0.Chain[0] (in view: work.Top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(6276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6276||synchronizer.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/28
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication(verilog) instance COREFIFO_C3_0.COREFIFO_C3_0.genblk16\.fifo_corefifo_sync_scntr.memraddr_r[9:0] ||Top.srr(6277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6277||corefifo_sync_scntr.v(644);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/644
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication(verilog) instance COREFIFO_C3_0.COREFIFO_C3_0.genblk16\.fifo_corefifo_sync_scntr.memwaddr_r[9:0] ||Top.srr(6278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6278||corefifo_sync_scntr.v(628);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/628
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication(verilog) instance COREFIFO_C1_0.COREFIFO_C1_0.genblk16\.fifo_corefifo_sync_scntr.memraddr_r[9:0] ||Top.srr(6279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6279||corefifo_sync_scntr.v(644);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/644
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication(verilog) instance COREFIFO_C1_0.COREFIFO_C1_0.genblk16\.fifo_corefifo_sync_scntr.memwaddr_r[9:0] ||Top.srr(6280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6280||corefifo_sync_scntr.v(628);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/628
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0(verilog) instance genblk10\.wptr[10:0] ||Top.srr(6281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6281||corefifo_async.v(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/668
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0(verilog) instance genblk10\.rptr[10:0] ||Top.srr(6282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6282||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0(verilog) instance genblk10\.memwaddr_r[9:0] ||Top.srr(6283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6283||corefifo_async.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/823
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0(verilog) instance genblk10\.memraddr_r[9:0] ||Top.srr(6284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6284||corefifo_async.v(840);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/840
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1(verilog) instance genblk10\.rptr[10:0] ||Top.srr(6285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6285||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1(verilog) instance genblk10\.memwaddr_r[9:0] ||Top.srr(6286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6286||corefifo_async.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/823
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1(verilog) instance genblk10\.memraddr_r[9:0] ||Top.srr(6287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6287||corefifo_async.v(840);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/840
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_Communication(verilog) instance memraddr_r[7:0] ||Top.srr(6288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6288||corefifo_sync_scntr.v(644);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/644
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_Communication(verilog) instance memwaddr_r[7:0] ||Top.srr(6289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6289||corefifo_sync_scntr.v(628);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/628
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Communication(verilog) instance genblk1\.baud_cntr[12:0] ||Top.srr(6290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6290||clock_gen.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v'/linenumber/283
Implementation;Synthesis||MO160||@W:Register bit xmit_state[4] (in view view:work.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Communication(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top.srr(6299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6299||tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis||BN362||@N: Removing sequential instance tx_parity (in view: work.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Communication(verilog)) because it does not drive other instances.||Top.srr(6300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6300||tx_async.v(339);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/339
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Communication(verilog)); safe FSM implementation is not required.||Top.srr(6307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6307||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||MO231||@N: Found counter in view:work.UART_TX_Protocol_Communication(rtl) instance counter[4:0] ||Top.srr(6323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6323||uart_tx_protocol.vhd(293);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/293
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_0(rtl)); safe FSM implementation is not required.||Top.srr(6346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6346||uart_rx_protocol.vhd(422);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/422
Implementation;Synthesis||MO231||@N: Found counter in view:work.UART_RX_Protocol_0(rtl) instance counter[31:0] ||Top.srr(6347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6347||uart_rx_protocol.vhd(503);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/503
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2(verilog) instance genblk10\.wptr[10:0] ||Top.srr(6357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6357||corefifo_async.v(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/668
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2(verilog) instance genblk10\.rptr[10:0] ||Top.srr(6358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6358||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2(verilog) instance genblk10\.memwaddr_r[9:0] ||Top.srr(6359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6359||corefifo_async.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/823
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2(verilog) instance genblk10\.memraddr_r[9:0] ||Top.srr(6360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6360||corefifo_async.v(840);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/840
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0(verilog) instance genblk10\.rptr[10:0] ||Top.srr(6361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6361||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0(verilog) instance genblk10\.memwaddr_r[9:0] ||Top.srr(6362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6362||corefifo_async.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/823
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0(verilog) instance genblk10\.memraddr_r[9:0] ||Top.srr(6363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6363||corefifo_async.v(840);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/840
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_1(rtl)); safe FSM implementation is not required.||Top.srr(6386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6386||uart_rx_protocol.vhd(422);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/422
Implementation;Synthesis||MO231||@N: Found counter in view:work.UART_RX_Protocol_1(rtl) instance counter[31:0] ||Top.srr(6387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6387||uart_rx_protocol.vhd(503);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/503
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication_Controler(rtl) instance ActivityCounter_6[31:0] ||Top.srr(6396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6396||communication_controler.vhd(352);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Controler.vhd'/linenumber/352
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication_Controler(rtl) instance ActivityCounter_5[31:0] ||Top.srr(6397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6397||communication_controler.vhd(352);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Controler.vhd'/linenumber/352
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication_Controler(rtl) instance ActivityCounter_4[31:0] ||Top.srr(6398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6398||communication_controler.vhd(352);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Controler.vhd'/linenumber/352
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication_Controler(rtl) instance ActivityCounter_3[31:0] ||Top.srr(6399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6399||communication_controler.vhd(352);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Controler.vhd'/linenumber/352
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication_Controler(rtl) instance ActivityCounter_2[31:0] ||Top.srr(6400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6400||communication_controler.vhd(352);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Controler.vhd'/linenumber/352
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication_Controler(rtl) instance ActivityCounter_1[31:0] ||Top.srr(6401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6401||communication_controler.vhd(352);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Controler.vhd'/linenumber/352
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication_Controler(rtl) instance ActivityCounter_0[31:0] ||Top.srr(6402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6402||communication_controler.vhd(352);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Controler.vhd'/linenumber/352
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state_reg[0:3] (in view: work.Communication_ANW_MUX(rtl)); safe FSM implementation is not required.||Top.srr(6414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6414||communication_anw_mux.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_ANW_MUX.vhd'/linenumber/67
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0(verilog) instance memraddr_r[9:0] ||Top.srr(6415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6415||corefifo_sync_scntr.v(644);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/644
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0(verilog) instance memwaddr_r[9:0] ||Top.srr(6416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6416||corefifo_sync_scntr.v(628);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/628
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0(verilog) instance genblk10\.wptr[13:0] ||Top.srr(6436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6436||corefifo_async.v(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/668
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0(verilog) instance genblk10\.rptr[13:0] ||Top.srr(6437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6437||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0(verilog) instance genblk10\.memraddr_r[12:0] ||Top.srr(6438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6438||corefifo_async.v(840);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/840
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0(verilog) instance genblk10\.memwaddr_r[12:0] ||Top.srr(6439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6439||corefifo_async.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/823
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0(verilog) instance genblk10\.rptr[10:0] ||Top.srr(6440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6440||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0(verilog) instance genblk10\.memraddr_r[9:0] ||Top.srr(6441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6441||corefifo_async.v(840);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/840
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0(verilog) instance genblk10\.memwaddr_r[9:0] ||Top.srr(6442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6442||corefifo_async.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/823
Implementation;Synthesis||BN132||@W:Removing instance Communication_0.UART_Protocol_0.COREFIFO_C6_0.COREFIFO_C6_0.RE_d1 because it is equivalent to instance Communication_0.UART_Protocol_0.Communication_TX_Arbiter2_0.state_reg[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6446||corefifo.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||BN132||@W:Removing instance Communication_0.UART_Protocol_1.COREFIFO_C6_0.COREFIFO_C6_0.RE_d1 because it is equivalent to instance Communication_0.UART_Protocol_1.Communication_TX_Arbiter2_0.state_reg[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6447||corefifo.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||BN132||@W:Removing instance Communication_0.USB_3_Protocol_0.COREFIFO_C11_0.COREFIFO_C11_0.RE_d1 because it is equivalent to instance Communication_0.USB_3_Protocol_0.Communication_TX_Arbiter2_0.state_reg[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6448||corefifo.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||FX271||@N: Replicating instance USB_3_Protocol_0.ft601_fifo_interface_0.state_reg[5] (in view: work.Communication(verilog)) with 37 loads 1 time to improve timing.||Top.srr(6478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6478||ft601_fifo_interface.vhd(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/92
Implementation;Synthesis||FX271||@N: Replicating instance USB_3_Protocol_0.ft601_fifo_interface_0.state_reg[6] (in view: work.Communication(verilog)) with 37 loads 1 time to improve timing.||Top.srr(6479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6479||ft601_fifo_interface.vhd(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/92
Implementation;Synthesis||FX271||@N: Replicating instance USB_3_Protocol_0.ft601_fifo_interface_0.state_reg[7] (in view: work.Communication(verilog)) with 6 loads 1 time to improve timing.||Top.srr(6480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6480||ft601_fifo_interface.vhd(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/92
Implementation;Synthesis||MF106||@N: Mapping Compile point view:work.Transciever_OneLane_inst_Transciever_OneLane_1(verilog) because ||Top.srr(6504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6504||transciever_onelane.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transciever_OneLane\Transciever_OneLane.v'/linenumber/9
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) has its enable tied to GND.||Top.srr(6510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6510||corefifo_c12_corefifo_c12_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) has its enable tied to GND.||Top.srr(6511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6511||corefifo_c12_corefifo_c12_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) has its enable tied to GND.||Top.srr(6512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6512||corefifo_c12_corefifo_c12_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) has its enable tied to GND.||Top.srr(6513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6513||corefifo_c12_corefifo_c12_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.||Top.srr(6514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6514||corefifo_c12_corefifo_c12_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.||Top.srr(6515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6515||corefifo_c12_corefifo_c12_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.||Top.srr(6516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6516||corefifo_c12_corefifo_c12_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.||Top.srr(6517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6517||corefifo_c12_corefifo_c12_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) has its enable tied to GND.||Top.srr(6518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6518||corefifo_c13_corefifo_c13_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_0(verilog)) has its enable tied to GND.||Top.srr(6519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6519||corefifo_c13_corefifo_c13_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||BN362||@N: Removing sequential instance Transceiver_Main_0.Synchronizer_0_2_0.Chain[0] (in view: work.Top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(6540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6540||synchronizer.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/28
Implementation;Synthesis||BN362||@N: Removing sequential instance Transceiver_Main_0.Synchronizer_0_2.Chain[0] (in view: work.Top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(6541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6541||synchronizer.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/28
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_0(verilog) instance genblk10\.rptr[6:0] ||Top.srr(6542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6542||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_0(verilog) instance genblk10\.memraddr_r[5:0] ||Top.srr(6543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6543||corefifo_async.v(840);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/840
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_0(verilog) instance genblk10\.memwaddr_r[5:0] ||Top.srr(6544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6544||corefifo_async.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/823
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_1(verilog) instance genblk10\.wptr[6:0] ||Top.srr(6545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6545||corefifo_async.v(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/668
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_1(verilog) instance genblk10\.memraddr_r[5:0] ||Top.srr(6546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6546||corefifo_async.v(840);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/840
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_1(verilog) instance genblk10\.memwaddr_r[5:0] ||Top.srr(6547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6547||corefifo_async.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/823
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_0(verilog) instance genblk10\.rptr[6:0] ||Top.srr(6548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6548||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_0(verilog) instance genblk10\.memraddr_r[5:0] ||Top.srr(6549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6549||corefifo_async.v(840);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/840
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_0(verilog) instance genblk10\.memwaddr_r[5:0] ||Top.srr(6550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6550||corefifo_async.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/823
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_1(verilog) instance genblk10\.wptr[6:0] ||Top.srr(6551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6551||corefifo_async.v(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/668
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_1(verilog) instance genblk10\.memraddr_r[5:0] ||Top.srr(6552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6552||corefifo_async.v(840);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/840
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_1(verilog) instance genblk10\.memwaddr_r[5:0] ||Top.srr(6553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6553||corefifo_async.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/823
Implementation;Synthesis||MO231||@N: Found counter in view:work.CORELCKMGT_Z7_layer2_Transciever_OneLane_inst_Transciever_OneLane_1(verilog) instance intg_st[6:0] ||Top.srr(6569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6569||corelckmgt.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELCKMGT\2.0.100\rtl\vlog\core\CORELCKMGT.v'/linenumber/211
Implementation;Synthesis||MO231||@N: Found counter in view:work.work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_0(rtl) instance Counter_IlasSequence[7:0] ||Top.srr(6577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6577||txlanecontrol.vhd(377);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/377
Implementation;Synthesis||MO231||@N: Found counter in view:work.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transciever_OneLane_inst_Transciever_OneLane_1(rtl) instance fsm_timer[9:0] ||Top.srr(6586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6586||rxlanecontrol.vhd(183);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/183
Implementation;Synthesis||MO231||@N: Found counter in view:work.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transciever_OneLane_inst_Transciever_OneLane_1(rtl) instance Counter_IlasSequence[7:0] ||Top.srr(6587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6587||rxlanecontrol.vhd(420);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/420
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_6[0] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6588||alignmentlane_fifo.vhd(347);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/347
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_2[0] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6589||alignmentlane_fifo.vhd(347);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/347
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_5[1] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6590||alignmentlane_fifo.vhd(347);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/347
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_7[1] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_3[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6591||alignmentlane_fifo.vhd(347);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/347
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_6[1] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_2[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6592||alignmentlane_fifo.vhd(347);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/347
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_3[0] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6593||alignmentlane_fifo.vhd(347);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/347
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_5[0] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6594||alignmentlane_fifo.vhd(347);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/347
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_7[0] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6595||alignmentlane_fifo.vhd(347);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/347
Implementation;Synthesis||BN132||@W:Removing sequential instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[1] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6599||alignmentlane_fifo.vhd(317);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/317
Implementation;Synthesis||BN132||@W:Removing sequential instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[2] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6600||alignmentlane_fifo.vhd(317);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/317
Implementation;Synthesis||BN362||@N: Removing sequential instance AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_1[7] (in view: work.Transciever_OneLane_inst_Transciever_OneLane_1(verilog)) because it does not drive other instances.||Top.srr(6608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6608||alignmentlane_fifo.vhd(347);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/347
Implementation;Synthesis||BN362||@N: Removing sequential instance AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_3[7] (in view: work.Transciever_OneLane_inst_Transciever_OneLane_1(verilog)) because it does not drive other instances.||Top.srr(6609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6609||alignmentlane_fifo.vhd(347);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/347
Implementation;Synthesis||BN362||@N: Removing sequential instance AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_5[7] (in view: work.Transciever_OneLane_inst_Transciever_OneLane_1(verilog)) because it does not drive other instances.||Top.srr(6610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6610||alignmentlane_fifo.vhd(347);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/347
Implementation;Synthesis||BN362||@N: Removing sequential instance AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_7[7] (in view: work.Transciever_OneLane_inst_Transciever_OneLane_1(verilog)) because it does not drive other instances.||Top.srr(6611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6611||alignmentlane_fifo.vhd(347);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/347
Implementation;Synthesis||MF106||@N: Mapping Compile point view:work.Transciever_OneLane_inst_Transciever_OneLane_0(verilog) because ||Top.srr(6651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6651||transciever_onelane.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transciever_OneLane\Transciever_OneLane.v'/linenumber/9
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_2(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_2(verilog)) has its enable tied to GND.||Top.srr(6657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6657||corefifo_c12_corefifo_c12_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_2(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_2(verilog)) has its enable tied to GND.||Top.srr(6658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6658||corefifo_c12_corefifo_c12_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_2(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_2(verilog)) has its enable tied to GND.||Top.srr(6659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6659||corefifo_c12_corefifo_c12_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_2(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_1_2(verilog)) has its enable tied to GND.||Top.srr(6660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6660||corefifo_c12_corefifo_c12_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_0(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_0(verilog)) has its enable tied to GND.||Top.srr(6661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6661||corefifo_c12_corefifo_c12_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_0(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_0(verilog)) has its enable tied to GND.||Top.srr(6662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6662||corefifo_c12_corefifo_c12_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_0(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_0(verilog)) has its enable tied to GND.||Top.srr(6663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6663||corefifo_c12_corefifo_c12_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_0(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C12_COREFIFO_C12_0_ram_wrapper_64s_64s_6_6_0s_1s_2s_0s_0s_0(verilog)) has its enable tied to GND.||Top.srr(6664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6664||corefifo_c12_corefifo_c12_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_2(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_2(verilog)) has its enable tied to GND.||Top.srr(6665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6665||corefifo_c13_corefifo_c13_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_2(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C13_COREFIFO_C13_0_ram_wrapper_8s_8s_6_6_0s_1s_2s_0s_0s_1_2(verilog)) has its enable tied to GND.||Top.srr(6666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6666||corefifo_c13_corefifo_c13_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||BN362||@N: Removing sequential instance Transceiver_Main_0.Synchronizer_0_2_0.Chain[0] (in view: work.Top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(6687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6687||synchronizer.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/28
Implementation;Synthesis||BN362||@N: Removing sequential instance Transceiver_Main_0.Synchronizer_0_2.Chain[0] (in view: work.Top(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(6688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6688||synchronizer.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/28
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_2(verilog) instance genblk10\.rptr[6:0] ||Top.srr(6689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6689||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_2(verilog) instance genblk10\.memraddr_r[5:0] ||Top.srr(6690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6690||corefifo_async.v(840);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/840
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_1_2(verilog) instance genblk10\.memwaddr_r[5:0] ||Top.srr(6691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6691||corefifo_async.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/823
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_0(verilog) instance genblk10\.wptr[6:0] ||Top.srr(6692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6692||corefifo_async.v(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/668
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_0(verilog) instance genblk10\.memraddr_r[5:0] ||Top.srr(6693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6693||corefifo_async.v(840);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/840
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C12_COREFIFO_C12_0_corefifo_async_Z2_layer2_0(verilog) instance genblk10\.memwaddr_r[5:0] ||Top.srr(6694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6694||corefifo_async.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/823
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_2(verilog) instance genblk10\.rptr[6:0] ||Top.srr(6695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6695||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_2(verilog) instance genblk10\.memraddr_r[5:0] ||Top.srr(6696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6696||corefifo_async.v(840);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/840
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_1_2(verilog) instance genblk10\.memwaddr_r[5:0] ||Top.srr(6697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6697||corefifo_async.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/823
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_0(verilog) instance genblk10\.wptr[6:0] ||Top.srr(6698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6698||corefifo_async.v(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/668
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_0(verilog) instance genblk10\.memraddr_r[5:0] ||Top.srr(6699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6699||corefifo_async.v(840);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/840
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C13_COREFIFO_C13_0_corefifo_async_Z5_layer2_0(verilog) instance genblk10\.memwaddr_r[5:0] ||Top.srr(6700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6700||corefifo_async.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/823
Implementation;Synthesis||MO231||@N: Found counter in view:work.CORELCKMGT_Z7_layer2_Transciever_OneLane_inst_Transciever_OneLane_0(verilog) instance intg_st[6:0] ||Top.srr(6716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6716||corelckmgt.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELCKMGT\2.0.100\rtl\vlog\core\CORELCKMGT.v'/linenumber/211
Implementation;Synthesis||MO231||@N: Found counter in view:work.work_txlanecontrol_rtl_8_3_0_g_NumberOfDataOutputBytesg_NumberOfIlasSequencesg_Delay_1(rtl) instance Counter_IlasSequence[7:0] ||Top.srr(6724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6724||txlanecontrol.vhd(377);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/377
Implementation;Synthesis||MO231||@N: Found counter in view:work.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transciever_OneLane_inst_Transciever_OneLane_0(rtl) instance fsm_timer[9:0] ||Top.srr(6733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6733||rxlanecontrol.vhd(183);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/183
Implementation;Synthesis||MO231||@N: Found counter in view:work.work_rxlanecontrol_rtl_8_3_3_g_NumberOfDataOutputBytesg_NumberOfIlasSequences_Transciever_OneLane_inst_Transciever_OneLane_0(rtl) instance Counter_IlasSequence[7:0] ||Top.srr(6734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6734||rxlanecontrol.vhd(420);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/420
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_6[0] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6735||alignmentlane_fifo.vhd(347);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/347
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_2[0] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6736||alignmentlane_fifo.vhd(347);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/347
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_5[1] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6737||alignmentlane_fifo.vhd(347);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/347
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_7[1] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_3[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6738||alignmentlane_fifo.vhd(347);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/347
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_6[1] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_2[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6739||alignmentlane_fifo.vhd(347);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/347
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_3[0] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6740||alignmentlane_fifo.vhd(347);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/347
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_5[0] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6741||alignmentlane_fifo.vhd(347);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/347
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_7[0] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.read_index_control.RD_INDEX_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6742||alignmentlane_fifo.vhd(347);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/347
Implementation;Synthesis||BN132||@W:Removing sequential instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[1] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6746||alignmentlane_fifo.vhd(317);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/317
Implementation;Synthesis||BN132||@W:Removing sequential instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[2] because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6747||alignmentlane_fifo.vhd(317);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/317
Implementation;Synthesis||BN362||@N: Removing sequential instance AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_1[7] (in view: work.Transciever_OneLane_inst_Transciever_OneLane_0(verilog)) because it does not drive other instances.||Top.srr(6755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6755||alignmentlane_fifo.vhd(347);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/347
Implementation;Synthesis||BN362||@N: Removing sequential instance AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_3[7] (in view: work.Transciever_OneLane_inst_Transciever_OneLane_0(verilog)) because it does not drive other instances.||Top.srr(6756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6756||alignmentlane_fifo.vhd(347);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/347
Implementation;Synthesis||BN362||@N: Removing sequential instance AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_5[7] (in view: work.Transciever_OneLane_inst_Transciever_OneLane_0(verilog)) because it does not drive other instances.||Top.srr(6757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6757||alignmentlane_fifo.vhd(347);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/347
Implementation;Synthesis||BN362||@N: Removing sequential instance AlignmentLane_Fifo_0.read_index_control\.RD_INDEX_7[7] (in view: work.Transciever_OneLane_inst_Transciever_OneLane_0(verilog)) because it does not drive other instances.||Top.srr(6758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6758||alignmentlane_fifo.vhd(347);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/347
Implementation;Synthesis||MF106||@N: Mapping Top level view:work.Top(verilog) because ||Top.srr(6798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6798||top.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/9
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6804||corefifo_c4_corefifo_c4_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6805||corefifo_c4_corefifo_c4_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6806||corefifo_c4_corefifo_c4_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6807||corefifo_c4_corefifo_c4_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6808||corefifo_c5_corefifo_c5_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6809||corefifo_c5_corefifo_c5_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6810||corefifo_c5_corefifo_c5_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6811||corefifo_c5_corefifo_c5_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6812||corefifo_c10_corefifo_c10_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6813||corefifo_c10_corefifo_c10_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||BN132||@W:Removing sequential instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_2.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_1.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6814||corefifo.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||BN132||@W:Removing sequential instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_1.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_0.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6815||corefifo.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||BN132||@W:Removing sequential instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_0.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6816||corefifo.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||BN132||@W:Removing sequential instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_2.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_1.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6817||corefifo.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||BN132||@W:Removing sequential instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_1.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_0.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6818||corefifo.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||BN132||@W:Removing sequential instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_0.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6819||corefifo.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||FA239||@W:ROM decode_vector_15[11:0] (in view: work.Command_Decoder(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||Top.srr(6824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6824||command_decoder.vhd(488);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/488
Implementation;Synthesis||MO106||@N: Found ROM decode_vector_15[11:0] (in view: work.Command_Decoder(rtl)) with 25 words by 12 bits.||Top.srr(6825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6825||command_decoder.vhd(488);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/488
Implementation;Synthesis||FA239||@W:ROM Sample_RAM_Block_Decoder_0.Output_vector_1[15:0] (in view: work.Sample_RAM_Block(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||Top.srr(6826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6826||sample_ram_block_decoder.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_Decoder.vhd'/linenumber/36
Implementation;Synthesis||FA239||@W:ROM Sample_RAM_Block_Decoder_0.Output_vector_1[15:0] (in view: work.Sample_RAM_Block(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||Top.srr(6827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6827||sample_ram_block_decoder.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_Decoder.vhd'/linenumber/36
Implementation;Synthesis||MO106||@N: Found ROM Sample_RAM_Block_Decoder_0.Output_vector_1[15:0] (in view: work.Sample_RAM_Block(verilog)) with 4 words by 16 bits.||Top.srr(6828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6828||sample_ram_block_decoder.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_Decoder.vhd'/linenumber/36
Implementation;Synthesis||MO231||@N: Found counter in view:work.Reset_Controler(rtl) instance Counter_INT_PULSE[15:0] ||Top.srr(6840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6840||reset_controler.vhd(392);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/392
Implementation;Synthesis||MO231||@N: Found counter in view:work.Reset_Controler(rtl) instance Counter_EXT_PULSE[15:0] ||Top.srr(6841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6841||reset_controler.vhd(356);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/356
Implementation;Synthesis||FX107||@W:RAM memory[7:0] (in view: work.REGISTERS(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Top.srr(6851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6851||registers.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/28
Implementation;Synthesis||MO231||@N: Found counter in view:work.gpio_controler(rtl) instance Counter_PULSE[31:0] ||Top.srr(6860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6860||gpio_controler.vhd(455);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/455
Implementation;Synthesis||MO231||@N: Found counter in view:work.gpio_controler(rtl) instance REG_INPUTs_RISING_COUNTER[15:0] ||Top.srr(6861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6861||gpio_controler.vhd(387);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/387
Implementation;Synthesis||MO231||@N: Found counter in view:work.gpio_controler(rtl) instance REG_INPUTs_FALLING_COUNTER[15:0] ||Top.srr(6862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6862||gpio_controler.vhd(387);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/387
Implementation;Synthesis||MO231||@N: Found counter in view:work.Command_Decoder(rtl) instance counter[31:0] ||Top.srr(6875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6875||command_decoder.vhd(655);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/655
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_status_comm[1] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6876||command_decoder.vhd(443);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/443
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_status_comm[2] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6877||command_decoder.vhd(443);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/443
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_status_comm[3] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[35]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6878||command_decoder.vhd(443);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/443
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[17] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6879||command_decoder.vhd(443);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/443
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[18] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6880||command_decoder.vhd(443);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/443
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[19] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6881||command_decoder.vhd(443);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/443
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[20] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6882||command_decoder.vhd(443);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/443
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_ID[1] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6883||command_decoder.vhd(443);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/443
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_ID[2] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6884||command_decoder.vhd(443);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/443
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_ID[3] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6885||command_decoder.vhd(443);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/443
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_ID[4] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6886||command_decoder.vhd(443);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/443
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_ID[5] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6887||command_decoder.vhd(443);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/443
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_ID[6] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6888||command_decoder.vhd(443);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/443
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_status_comm[0] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6889||command_decoder.vhd(443);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/443
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[2] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6890||command_decoder.vhd(443);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/443
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[3] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6891||command_decoder.vhd(443);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/443
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[4] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6892||command_decoder.vhd(443);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/443
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[5] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6893||command_decoder.vhd(443);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/443
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[6] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6894||command_decoder.vhd(443);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/443
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[7] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6895||command_decoder.vhd(443);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/443
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[8] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6896||command_decoder.vhd(443);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/443
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[9] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6897||command_decoder.vhd(443);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/443
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[10] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6898||command_decoder.vhd(443);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/443
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[11] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6899||command_decoder.vhd(443);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/443
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[12] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6900||command_decoder.vhd(443);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/443
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[13] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6901||command_decoder.vhd(443);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/443
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[14] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6902||command_decoder.vhd(443);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/443
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[15] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6903||command_decoder.vhd(443);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/443
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[16] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6904||command_decoder.vhd(443);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/443
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[31] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_CDb. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6905||command_decoder.vhd(443);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/443
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[39] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_status_err. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6906||command_decoder.vhd(443);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/443
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[0] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6907||command_decoder.vhd(443);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/443
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[1] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6908||command_decoder.vhd(443);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/443
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[21] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6909||command_decoder.vhd(443);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/443
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[22] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6910||command_decoder.vhd(443);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/443
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[23] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6911||command_decoder.vhd(443);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/443
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[24] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_ID[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6912||command_decoder.vhd(443);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/443
Implementation;Synthesis||MO231||@N: Found counter in view:work.work_spi_master_behavioural_24_5_1_data_lengthdivider_Top(behavioural) instance clk_toggles[5:0] ||Top.srr(6925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6925||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||MO231||@N: Found counter in view:work.ADI_SPI_Top(rtl) instance data_counter[31:0] ||Top.srr(6933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6933||adi_spi.vhd(59);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/59
Implementation;Synthesis||MO231||@N: Found counter in view:work.ADI_SPI_Top(rtl) instance addr_counter[31:0] ||Top.srr(6934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6934||adi_spi.vhd(59);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/59
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top(verilog) instance memraddr_r[13:0] ||Top.srr(6935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6935||corefifo_sync_scntr.v(644);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/644
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top(verilog) instance memwaddr_r[13:0] ||Top.srr(6936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6936||corefifo_sync_scntr.v(628);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/628
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z25_layer0(verilog) instance memraddr_r[13:0] ||Top.srr(6937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6937||corefifo_sync_scntr.v(644);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/644
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z25_layer0(verilog) instance memwaddr_r[13:0] ||Top.srr(6938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6938||corefifo_sync_scntr.v(628);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/628
Implementation;Synthesis||MO231||@N: Found counter in view:work.Trigger_Control(rtl) instance Counter_Processed_Events[31:0] ||Top.srr(6947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6947||trigger_control.vhd(401);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/401
Implementation;Synthesis||MO231||@N: Found counter in view:work.Trigger_Control(rtl) instance Counter_Incoming_Events[31:0] ||Top.srr(6948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6948||trigger_control.vhd(401);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/401
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state_reg[0:3] (in view: work.Trigger_Main(rtl)); safe FSM implementation is not required.||Top.srr(6955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6955||trigger_main.vhd(200);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/200
Implementation;Synthesis||MO231||@N: Found counter in view:work.Trigger_Main(rtl) instance SampleTactCounter[31:0] ||Top.srr(6956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6956||trigger_main.vhd(337);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/337
Implementation;Synthesis||MO231||@N: Found counter in view:work.FIFOs_Reader(rtl) instance BlockF_Counter[7:0] ||Top.srr(6966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6966||fifos_reader.vhd(609);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/609
Implementation;Synthesis||MO231||@N: Found counter in view:work.FIFOs_Reader(rtl) instance Event_Size_Counter[19:0] ||Top.srr(6967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6967||fifos_reader.vhd(563);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/563
Implementation;Synthesis||MO231||@N: Found counter in view:work.FIFOs_Reader(rtl) instance Sample_RAM_W_Address_Unsigned[17:0] ||Top.srr(6968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6968||fifos_reader.vhd(514);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/514
Implementation;Synthesis||MO231||@N: Found counter in view:work.FIFOs_Reader(rtl) instance Event_RAM_W_Address_Integer[9:0] ||Top.srr(6969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6969||fifos_reader.vhd(537);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/537
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.DataRamManage(arch) instance CountOfSampleWord[127:0]  ||Top.srr(6970);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6970||datarammanage.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\DataRamManage.vhd'/linenumber/78
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.DataRamManage(arch) instance CountOfEventWord[31:0]  ||Top.srr(6971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6971||datarammanage.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\DataRamManage.vhd'/linenumber/50
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication_Builder(rtl) instance fsm_timer[7:0] ||Top.srr(6972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6972||communication_builder.vhd(230);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/230
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication_Builder(rtl) instance Frame_Counter[5:0] ||Top.srr(6973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6973||communication_builder.vhd(945);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/945
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication_Builder(rtl) instance Sample_RAM_R_Order_Unsigned[19:0] ||Top.srr(6974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6974||communication_builder.vhd(874);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/874
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication_Builder(rtl) instance Sample_RAM_R_Address_Unsigned[17:0] ||Top.srr(6975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6975||communication_builder.vhd(874);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/874
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication_Builder(rtl) instance Packet_Counter[19:0] ||Top.srr(6976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6976||communication_builder.vhd(986);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/986
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication_Builder(rtl) instance Event_RAM_R_Address_Integer[9:0] ||Top.srr(6977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6977||communication_builder.vhd(848);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/848
Implementation;Synthesis||MF179||@N: Found 14 by 14 bit equality operator ('==') un1_state_reg_4 (in view: work.Communication_Builder(rtl))||Top.srr(6978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6978||communication_builder.vhd(234);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/234
Implementation;Synthesis||MO231||@N: Found counter in view:work.work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_0(rtl) instance fsm_timer[9:0] ||Top.srr(6987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6987||ctrlbus_handshake.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\CtrlBus_HandShake.vhd'/linenumber/195
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0(verilog) instance genblk10\.rptr[10:0] ||Top.srr(6988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6988||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0(verilog) instance genblk10\.memraddr_r[9:0] ||Top.srr(6989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6989||corefifo_async.v(840);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/840
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0(verilog) instance genblk10\.memwaddr_r[9:0] ||Top.srr(6990);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6990||corefifo_async.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/823
Implementation;Synthesis||MO231||@N: Found counter in view:work.RxMainLinkController_2(rtl) instance fsm_timer[9:0] ||Top.srr(7004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7004||rxmainlinkcontroller.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxMainLinkController.vhd'/linenumber/91
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_4[1] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7021||test_generator_for_lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_5[2] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_5[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7022||test_generator_for_lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_6[2] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_6[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7023||test_generator_for_lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_7[1] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_7[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7024||test_generator_for_lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_7[2] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_7[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7025||test_generator_for_lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_1[2] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7026||test_generator_for_lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_3[1] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_3[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7027||test_generator_for_lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_2[2] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7028||test_generator_for_lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[14] because it is equivalent to instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7037||transceiver_controller.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/255
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[12] because it is equivalent to instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7038||transceiver_controller.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/255
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[9] because it is equivalent to instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7039||transceiver_controller.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/255
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[15] because it is equivalent to instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7040||transceiver_controller.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/255
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[13] because it is equivalent to instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7041||transceiver_controller.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/255
Implementation;Synthesis||MO231||@N: Found counter in view:work.work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_1(rtl) instance fsm_timer[9:0] ||Top.srr(7050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7050||ctrlbus_handshake.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\CtrlBus_HandShake.vhd'/linenumber/195
Implementation;Synthesis||MO231||@N: Found counter in view:work.AnalyzInCirc_FIFO_12_8_1024_Top(rtl) instance WR_INDEX[9:3] ||Top.srr(7059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7059||analyzincirc_fifo.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/66
Implementation;Synthesis||MO231||@N: Found counter in view:work.AnalyzInCirc_FIFO_12_8_1024_Top(rtl) instance RD_INDEX[9:0] ||Top.srr(7060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7060||analyzincirc_fifo.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/66
Implementation;Synthesis||MF135||@N: RAM fifo_data_data[11:0] (in view: work.AnalyzInCirc_FIFO_12_8_1024_Top(rtl)) is 1024 words by 12 bits.||Top.srr(7061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7061||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1023_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7062||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1023_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7063||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1023_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7064||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1022_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7065||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1022_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7066||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1022_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7067||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1021_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7068||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1021_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7069||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1021_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7070||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1020_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7071||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1020_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7072||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1020_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7073||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1019_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7074||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1019_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7075||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1019_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7076||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1018_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7077||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1018_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7078||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1018_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7079||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1017_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7080||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1017_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7081||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1017_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7082||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1016_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7083||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1016_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7084||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1016_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7085||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1015_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7086||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1015_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7087||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1015_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7088||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1014_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7089||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1014_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7090||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1014_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7091||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1013_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7092||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1013_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7093||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1013_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7094||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1012_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7095||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1012_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7096||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1012_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7097||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1011_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7098||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1011_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7099||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1011_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7100||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1010_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7101||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1010_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7102||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1010_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7103||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1009_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7104||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1009_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7105||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1009_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7106||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1008_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7107||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1008_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7108||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1008_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7109||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1007_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7110||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1007_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7111||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1007_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7112||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1006_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7113||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1006_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7114||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1006_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7115||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1005_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7116||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1005_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7117||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1005_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7118||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1004_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7119||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1004_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7120||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1004_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7121||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1003_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7122||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1003_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7123||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1003_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7124||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1002_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7125||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1002_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7126||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1002_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7127||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1001_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7128||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1001_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7129||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1001_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7130||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1000_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7131||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1000_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7132||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1000_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7133||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram999_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7134||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram999_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7135||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram999_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7136||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram998_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7137||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram998_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7138||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram998_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7139||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram997_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7140||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram997_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7141||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram997_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7142||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram996_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7143||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram996_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7144||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram996_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7145||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram995_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7146||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram995_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7147||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram995_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7148||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram994_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7149||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram994_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7150||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram994_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7151||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram993_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7152||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram993_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7153||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram993_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7154||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram992_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7155||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram992_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7156||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram992_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7157||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram991_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7158||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram991_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7159||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram991_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7160||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram990_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(7161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7161||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state_reg[0:3] (in view: work.Clock_Switch_1(rtl)); safe FSM implementation is not required.||Top.srr(7215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7215||clock_switch.vhd(102);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Switch.vhd'/linenumber/102
Implementation;Synthesis||MO231||@N: Found counter in view:work.Clock_Switch_1(rtl) instance fsm_timer[9:0] ||Top.srr(7216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7216||clock_switch.vhd(115);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Switch.vhd'/linenumber/115
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state_reg[0:3] (in view: work.Clock_Switch_0(rtl)); safe FSM implementation is not required.||Top.srr(7223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7223||clock_switch.vhd(102);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Switch.vhd'/linenumber/102
Implementation;Synthesis||MO231||@N: Found counter in view:work.Clock_Switch_0(rtl) instance fsm_timer[9:0] ||Top.srr(7224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7224||clock_switch.vhd(115);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Switch.vhd'/linenumber/115
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.CtrlBus_HandShake_1.CTRL_read_data_frame[14] because it is equivalent to instance Transceiver_Main_0.CtrlBus_HandShake_1.CTRL_read_data_frame[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7244||ctrlbus_handshake.vhd(155);liberoaction://cross_probe/hdl/file/'<project>\hdl\CtrlBus_HandShake.vhd'/linenumber/155
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.CtrlBus_HandShake_1.CTRL_read_data_frame[12] because it is equivalent to instance Transceiver_Main_0.CtrlBus_HandShake_1.CTRL_read_data_frame[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7245||ctrlbus_handshake.vhd(155);liberoaction://cross_probe/hdl/file/'<project>\hdl\CtrlBus_HandShake.vhd'/linenumber/155
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.CtrlBus_HandShake_1.CTRL_read_data_frame[15] because it is equivalent to instance Transceiver_Main_0.CtrlBus_HandShake_1.CTRL_read_data_frame[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7246||ctrlbus_handshake.vhd(155);liberoaction://cross_probe/hdl/file/'<project>\hdl\CtrlBus_HandShake.vhd'/linenumber/155
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.CtrlBus_HandShake_1.CTRL_read_data_frame[9] because it is equivalent to instance Transceiver_Main_0.CtrlBus_HandShake_1.CTRL_read_data_frame[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7247||ctrlbus_handshake.vhd(155);liberoaction://cross_probe/hdl/file/'<project>\hdl\CtrlBus_HandShake.vhd'/linenumber/155
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.CtrlBus_HandShake_1.CTRL_read_data_frame[13] because it is equivalent to instance Transceiver_Main_0.CtrlBus_HandShake_1.CTRL_read_data_frame[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7248||ctrlbus_handshake.vhd(155);liberoaction://cross_probe/hdl/file/'<project>\hdl\CtrlBus_HandShake.vhd'/linenumber/155
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.CtrlBus_HandShake_1.inst_Synchronizer_PRH_Reset.Chain[0] because it is equivalent to instance Data_Block_0.CtrlBus_HandShake_0.inst_Synchronizer_PRH_Reset.Chain[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7256||synchronizer.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/28
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.CtrlBus_HandShake_1.inst_Synchronizer_PRH_Reset.Chain[1] because it is equivalent to instance Data_Block_0.CtrlBus_HandShake_0.inst_Synchronizer_PRH_Reset.Chain[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(7257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7257||synchronizer.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/28
Implementation;Synthesis||FA239||@W:ROM Controler_0.Command_Decoder_0.Has_Answer_2 (in view: work.Top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||Top.srr(7270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7270||command_decoder.vhd(488);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/488
Implementation;Synthesis||FA239||@W:ROM Controler_0.Command_Decoder_0.Has_Answer_2_0 (in view: work.Top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||Top.srr(7271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7271||command_decoder.vhd(488);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/488
Implementation;Synthesis||FA239||@W:ROM Controler_0.Command_Decoder_0.Has_Answer_2_0 (in view: work.Top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||Top.srr(7272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7272||command_decoder.vhd(488);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/488
Implementation;Synthesis||MO106||@N: Found ROM Controler_0.Command_Decoder_0.Has_Answer_2_0 (in view: work.Top(verilog)) with 25 words by 1 bit.||Top.srr(7273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7273||command_decoder.vhd(488);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/488
Implementation;Synthesis||FP130||@N: Promoting Net AnalyzInCirc_Top_0.FifoInst_GEN\.1\.inst_AnalyzInCirc_FIFO.WR_INDEX[3] on CLKINT  I_1248 ||Top.srr(7289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7289||null;null
Implementation;Synthesis||FP130||@N: Promoting Net AnalyzInCirc_Top_0.FifoInst_GEN\.1\.inst_AnalyzInCirc_FIFO.WR_INDEX[4] on CLKINT  I_1249 ||Top.srr(7290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7290||null;null
Implementation;Synthesis||FP130||@N: Promoting Net AnalyzInCirc_Top_0.FifoInst_GEN\.0\.inst_AnalyzInCirc_FIFO.WR_INDEX[3] on CLKINT  I_1250 ||Top.srr(7291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7291||null;null
Implementation;Synthesis||FP130||@N: Promoting Net AnalyzInCirc_Top_0.FifoInst_GEN\.0\.inst_AnalyzInCirc_FIFO.WR_INDEX[4] on CLKINT  I_1251 ||Top.srr(7292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7292||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(7402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7402||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(7403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7403||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(7404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7404||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(7405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7405||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(7406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7406||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(7407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7407||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(7408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7408||null;null
Implementation;Synthesis||MT615||@N: Found clock Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK with period 6.25ns ||Top.srr(7420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7420||null;null
Implementation;Synthesis||MT615||@N: Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R with period 8.00ns ||Top.srr(7421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7421||null;null
Implementation;Synthesis||MT615||@N: Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R with period 8.00ns ||Top.srr(7422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7422||null;null
Implementation;Synthesis||MT615||@N: Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R with period 8.00ns ||Top.srr(7423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7423||null;null
Implementation;Synthesis||MT615||@N: Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R with period 8.00ns ||Top.srr(7424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7424||null;null
Implementation;Synthesis||MT615||@N: Found clock FTDI_CLK with period 8.00ns ||Top.srr(7425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7425||null;null
Implementation;Synthesis||MT615||@N: Found clock Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV with period 25.00ns ||Top.srr(7426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7426||null;null
Implementation;Synthesis||MT615||@N: Found clock Clock_Reset_0/PF_CLK_DIV_C3_0/PF_CLK_DIV_C3_0/I_CD/Y_DIV with period 25.00ns ||Top.srr(7427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7427||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0_clkint_0.||Top.srr(7428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7428||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0_clkint_4.||Top.srr(7429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7429||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C7_0.PF_CCC_C7_0.pll_inst_0_clkint_0.||Top.srr(7430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7430||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_CCC_C8_PF_CCC_C8_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C8_0.PF_CCC_C8_0.pll_inst_0_clkint_0.||Top.srr(7431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7431||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock Top|N_7_inferred_clock with period 10.00ns. Please declare a user-defined clock on net N_7.||Top.srr(7432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7432||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_1|N_3_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.N_3.||Top.srr(7433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7433||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_0|N_3_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.N_3.||Top.srr(7434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7434||null;null
Implementation;Synthesis||MT116||@W:Paths from clock (Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R:r) to clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) are overconstrained because the required time of 1.00 ns is too small.  ||Top.srr(7483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7483||null;null
Implementation;Synthesis||MT116||@W:Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R:r) are overconstrained because the required time of 1.00 ns is too small.  ||Top.srr(7484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7484||null;null
Implementation;Synthesis||MT116||@W:Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R:r) are overconstrained because the required time of 1.00 ns is too small.  ||Top.srr(7485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7485||null;null
Implementation;Synthesis||MT116||@W:Paths from clock (Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R:r) to clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) are overconstrained because the required time of 1.00 ns is too small.  ||Top.srr(7486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7486||null;null
Implementation;Synthesis||MT116||@W:Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R:r) are overconstrained because the required time of 1.00 ns is too small.  ||Top.srr(7487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7487||null;null
Implementation;Synthesis||MT116||@W:Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R:r) are overconstrained because the required time of 1.00 ns is too small.  ||Top.srr(7488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7488||null;null
