This is a project done second semester Junior year. 
It consists of a series of Verilog files simulating a basic computer architecture. 
