#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Feb 21 15:32:20 2020
# Process ID: 9227
# Current directory: /media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.runs/synth_1
# Command line: vivado -log base_zynq_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_zynq_wrapper.tcl
# Log file: /media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.runs/synth_1/base_zynq_wrapper.vds
# Journal file: /media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source base_zynq_wrapper.tcl -notrace
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1169.969 ; gain = 9.016 ; free physical = 213 ; free virtual = 22856
Command: synth_design -top base_zynq_wrapper -part xc7z020clg400-1 -gated_clock_conversion on -resource_sharing off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9269 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:40 . Memory (MB): peak = 1327.793 ; gain = 131.863 ; free physical = 153 ; free virtual = 22701
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'base_zynq_wrapper' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/hdl/base_zynq_wrapper.vhd:40]
INFO: [Synth 8-3491] module 'base_zynq' declared at '/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/synth/base_zynq.v:13' bound to instance 'base_zynq_i' of component 'base_zynq' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/hdl/base_zynq_wrapper.vhd:66]
INFO: [Synth 8-638] synthesizing module 'base_zynq' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/synth/base_zynq.v:13]
INFO: [Synth 8-638] synthesizing module 'base_zynq_apb_bridge_wrapper_0_0' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_apb_bridge_wrapper_0_0/synth/base_zynq_apb_bridge_wrapper_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'apb_bridge_wrapper' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/apb_bridge_wrapper.v:3]
INFO: [Synth 8-638] synthesizing module 'axi_apb_bridge_0' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/ip/axi_apb_bridge_0/synth/axi_apb_bridge_0.vhd:90]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_INSTANCE bound to: axi_apb_bridge_inst - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_APB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_M_APB_PROTOCOL bound to: apb3 - type: string 
	Parameter C_BASEADDR bound to: 32'b01000000000000000000000000000000 
	Parameter C_HIGHADDR bound to: 32'b01000000000000111111111111111111 
	Parameter C_S_AXI_RNG2_BASEADDR bound to: 32'b00010000000000000000000000000000 
	Parameter C_S_AXI_RNG2_HIGHADDR bound to: 32'b00011111111111111111111111111111 
	Parameter C_S_AXI_RNG3_BASEADDR bound to: 32'b00100000000000000000000000000000 
	Parameter C_S_AXI_RNG3_HIGHADDR bound to: 32'b00101111111111111111111111111111 
	Parameter C_S_AXI_RNG4_BASEADDR bound to: 32'b00110000000000000000000000000000 
	Parameter C_S_AXI_RNG4_HIGHADDR bound to: 32'b00111111111111111111111111111111 
	Parameter C_S_AXI_RNG5_BASEADDR bound to: 32'b01000000000000000000000000000000 
	Parameter C_S_AXI_RNG5_HIGHADDR bound to: 32'b01001111111111111111111111111111 
	Parameter C_S_AXI_RNG6_BASEADDR bound to: 32'b01010000000000000000000000000000 
	Parameter C_S_AXI_RNG6_HIGHADDR bound to: 32'b01011111111111111111111111111111 
	Parameter C_S_AXI_RNG7_BASEADDR bound to: 32'b01100000000000000000000000000000 
	Parameter C_S_AXI_RNG7_HIGHADDR bound to: 32'b01101111111111111111111111111111 
	Parameter C_S_AXI_RNG8_BASEADDR bound to: 32'b01110000000000000000000000000000 
	Parameter C_S_AXI_RNG8_HIGHADDR bound to: 32'b01111111111111111111111111111111 
	Parameter C_S_AXI_RNG9_BASEADDR bound to: 32'b10000000000000000000000000000000 
	Parameter C_S_AXI_RNG9_HIGHADDR bound to: 32'b10001111111111111111111111111111 
	Parameter C_S_AXI_RNG10_BASEADDR bound to: 32'b10010000000000000000000000000000 
	Parameter C_S_AXI_RNG10_HIGHADDR bound to: 32'b10011111111111111111111111111111 
	Parameter C_S_AXI_RNG11_BASEADDR bound to: 32'b10100000000000000000000000000000 
	Parameter C_S_AXI_RNG11_HIGHADDR bound to: 32'b10101111111111111111111111111111 
	Parameter C_S_AXI_RNG12_BASEADDR bound to: 32'b10110000000000000000000000000000 
	Parameter C_S_AXI_RNG12_HIGHADDR bound to: 32'b10111111111111111111111111111111 
	Parameter C_S_AXI_RNG13_BASEADDR bound to: 32'b11000000000000000000000000000000 
	Parameter C_S_AXI_RNG13_HIGHADDR bound to: 32'b11001111111111111111111111111111 
	Parameter C_S_AXI_RNG14_BASEADDR bound to: 32'b11010000000000000000000000000000 
	Parameter C_S_AXI_RNG14_HIGHADDR bound to: 32'b11011111111111111111111111111111 
	Parameter C_S_AXI_RNG15_BASEADDR bound to: 32'b11100000000000000000000000000000 
	Parameter C_S_AXI_RNG15_HIGHADDR bound to: 32'b11101111111111111111111111111111 
	Parameter C_S_AXI_RNG16_BASEADDR bound to: 32'b11110000000000000000000000000000 
	Parameter C_S_AXI_RNG16_HIGHADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_apb_bridge' declared at '/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/ip/axi_apb_bridge_0/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:7174' bound to instance 'U0' of component 'axi_apb_bridge' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/ip/axi_apb_bridge_0/synth/axi_apb_bridge_0.vhd:226]
INFO: [Synth 8-638] synthesizing module 'axi_apb_bridge' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/ip/axi_apb_bridge_0/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:7283]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_INSTANCE bound to: axi_apb_bridge_inst - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_APB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_M_APB_PROTOCOL bound to: apb3 - type: string 
	Parameter C_BASEADDR bound to: 1073741824 - type: integer 
	Parameter C_HIGHADDR bound to: 1074003967 - type: integer 
	Parameter C_S_AXI_RNG2_BASEADDR bound to: 268435456 - type: integer 
	Parameter C_S_AXI_RNG2_HIGHADDR bound to: 536870911 - type: integer 
	Parameter C_S_AXI_RNG3_BASEADDR bound to: 536870912 - type: integer 
	Parameter C_S_AXI_RNG3_HIGHADDR bound to: 805306367 - type: integer 
	Parameter C_S_AXI_RNG4_BASEADDR bound to: 805306368 - type: integer 
	Parameter C_S_AXI_RNG4_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_S_AXI_RNG5_BASEADDR bound to: 1073741824 - type: integer 
	Parameter C_S_AXI_RNG5_HIGHADDR bound to: 1342177279 - type: integer 
	Parameter C_S_AXI_RNG6_BASEADDR bound to: 1342177280 - type: integer 
	Parameter C_S_AXI_RNG6_HIGHADDR bound to: 1610612735 - type: integer 
	Parameter C_S_AXI_RNG7_BASEADDR bound to: 1610612736 - type: integer 
	Parameter C_S_AXI_RNG7_HIGHADDR bound to: 1879048191 - type: integer 
	Parameter C_S_AXI_RNG8_BASEADDR bound to: 1879048192 - type: integer 
	Parameter C_S_AXI_RNG8_HIGHADDR bound to: 2147483647 - type: integer 
	Parameter C_S_AXI_RNG9_BASEADDR bound to: -2147483648 - type: integer 
	Parameter C_S_AXI_RNG9_HIGHADDR bound to: -1879048193 - type: integer 
	Parameter C_S_AXI_RNG10_BASEADDR bound to: -1879048192 - type: integer 
	Parameter C_S_AXI_RNG10_HIGHADDR bound to: -1610612737 - type: integer 
	Parameter C_S_AXI_RNG11_BASEADDR bound to: -1610612736 - type: integer 
	Parameter C_S_AXI_RNG11_HIGHADDR bound to: -1342177281 - type: integer 
	Parameter C_S_AXI_RNG12_BASEADDR bound to: -1342177280 - type: integer 
	Parameter C_S_AXI_RNG12_HIGHADDR bound to: -1073741825 - type: integer 
	Parameter C_S_AXI_RNG13_BASEADDR bound to: -1073741824 - type: integer 
	Parameter C_S_AXI_RNG13_HIGHADDR bound to: -805306369 - type: integer 
	Parameter C_S_AXI_RNG14_BASEADDR bound to: -805306368 - type: integer 
	Parameter C_S_AXI_RNG14_HIGHADDR bound to: -536870913 - type: integer 
	Parameter C_S_AXI_RNG15_BASEADDR bound to: -536870912 - type: integer 
	Parameter C_S_AXI_RNG15_HIGHADDR bound to: -268435457 - type: integer 
	Parameter C_S_AXI_RNG16_BASEADDR bound to: -268435456 - type: integer 
	Parameter C_S_AXI_RNG16_HIGHADDR bound to: -1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'psel_decoder' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/ip/axi_apb_bridge_0/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:564]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_APB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_S_AXI_RNG1_BASEADDR bound to: 1073741824 - type: integer 
	Parameter C_S_AXI_RNG1_HIGHADDR bound to: 1074003967 - type: integer 
	Parameter C_S_AXI_RNG2_BASEADDR bound to: 268435456 - type: integer 
	Parameter C_S_AXI_RNG2_HIGHADDR bound to: 536870911 - type: integer 
	Parameter C_S_AXI_RNG3_BASEADDR bound to: 536870912 - type: integer 
	Parameter C_S_AXI_RNG3_HIGHADDR bound to: 805306367 - type: integer 
	Parameter C_S_AXI_RNG4_BASEADDR bound to: 805306368 - type: integer 
	Parameter C_S_AXI_RNG4_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_S_AXI_RNG5_BASEADDR bound to: 1073741824 - type: integer 
	Parameter C_S_AXI_RNG5_HIGHADDR bound to: 1342177279 - type: integer 
	Parameter C_S_AXI_RNG6_BASEADDR bound to: 1342177280 - type: integer 
	Parameter C_S_AXI_RNG6_HIGHADDR bound to: 1610612735 - type: integer 
	Parameter C_S_AXI_RNG7_BASEADDR bound to: 1610612736 - type: integer 
	Parameter C_S_AXI_RNG7_HIGHADDR bound to: 1879048191 - type: integer 
	Parameter C_S_AXI_RNG8_BASEADDR bound to: 1879048192 - type: integer 
	Parameter C_S_AXI_RNG8_HIGHADDR bound to: 2147483647 - type: integer 
	Parameter C_S_AXI_RNG9_BASEADDR bound to: -2147483648 - type: integer 
	Parameter C_S_AXI_RNG9_HIGHADDR bound to: -1879048193 - type: integer 
	Parameter C_S_AXI_RNG10_BASEADDR bound to: -1879048192 - type: integer 
	Parameter C_S_AXI_RNG10_HIGHADDR bound to: -1610612737 - type: integer 
	Parameter C_S_AXI_RNG11_BASEADDR bound to: -1610612736 - type: integer 
	Parameter C_S_AXI_RNG11_HIGHADDR bound to: -1342177281 - type: integer 
	Parameter C_S_AXI_RNG12_BASEADDR bound to: -1342177280 - type: integer 
	Parameter C_S_AXI_RNG12_HIGHADDR bound to: -1073741825 - type: integer 
	Parameter C_S_AXI_RNG13_BASEADDR bound to: -1073741824 - type: integer 
	Parameter C_S_AXI_RNG13_HIGHADDR bound to: -805306369 - type: integer 
	Parameter C_S_AXI_RNG14_BASEADDR bound to: -805306368 - type: integer 
	Parameter C_S_AXI_RNG14_HIGHADDR bound to: -536870913 - type: integer 
	Parameter C_S_AXI_RNG15_BASEADDR bound to: -536870912 - type: integer 
	Parameter C_S_AXI_RNG15_HIGHADDR bound to: -268435457 - type: integer 
	Parameter C_S_AXI_RNG16_BASEADDR bound to: -268435456 - type: integer 
	Parameter C_S_AXI_RNG16_HIGHADDR bound to: -1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'psel_decoder' (1#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/ip/axi_apb_bridge_0/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:564]
INFO: [Synth 8-638] synthesizing module 'multiplexor' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/ip/axi_apb_bridge_0/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:4147]
	Parameter C_M_APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_APB_NUM_SLAVES bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplexor' (2#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/ip/axi_apb_bridge_0/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:4147]
INFO: [Synth 8-638] synthesizing module 'axilite_sif' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/ip/axi_apb_bridge_0/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:6097]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_M_APB_PROTOCOL bound to: apb3 - type: string 
INFO: [Synth 8-226] default block is never used [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/ip/axi_apb_bridge_0/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:6345]
INFO: [Synth 8-256] done synthesizing module 'axilite_sif' (3#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/ip/axi_apb_bridge_0/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:6097]
INFO: [Synth 8-638] synthesizing module 'apb_mif' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/ip/axi_apb_bridge_0/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:6673]
	Parameter C_M_APB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_APB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_APB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_M_APB_PROTOCOL bound to: apb3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'apb_mif' (4#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/ip/axi_apb_bridge_0/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:6673]
INFO: [Synth 8-256] done synthesizing module 'axi_apb_bridge' (5#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/ip/axi_apb_bridge_0/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd:7283]
INFO: [Synth 8-256] done synthesizing module 'axi_apb_bridge_0' (6#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/ip/axi_apb_bridge_0/synth/axi_apb_bridge_0.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'apb_bridge_wrapper' (7#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/apb_bridge_wrapper.v:3]
INFO: [Synth 8-256] done synthesizing module 'base_zynq_apb_bridge_wrapper_0_0' (8#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_apb_bridge_wrapper_0_0/synth/base_zynq_apb_bridge_wrapper_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'base_zynq_axi_smc_0' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/synth/base_zynq_axi_smc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_4622' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/synth/bd_4622.v:10]
INFO: [Synth 8-638] synthesizing module 'clk_map_imp_MOF1PB' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/synth/bd_4622.v:788]
INFO: [Synth 8-638] synthesizing module 'bd_4622_one_0' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/ip/ip_0/synth/bd_4622_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant' (9#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'bd_4622_one_0' (10#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/ip/ip_0/synth/bd_4622_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_4622_psr_aclk_0' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/ip/ip_1/synth/bd_4622_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/ip/ip_1/synth/bd_4622_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/home/fra/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689' bound to instance 'POR_SRL_I' of component 'SRL16' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/home/fra/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (11#1) [/home/fra/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (12#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (13#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (14#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (15#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (16#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_4622_psr_aclk_0' (17#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/ip/ip_1/synth/bd_4622_psr_aclk_0.vhd:74]
WARNING: [Synth 8-350] instance 'psr_aclk' of module 'bd_4622_psr_aclk_0' requires 10 connections, but only 6 given [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/synth/bd_4622.v:823]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_MOF1PB does not have driver. [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/synth/bd_4622.v:804]
INFO: [Synth 8-256] done synthesizing module 'clk_map_imp_MOF1PB' (18#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/synth/bd_4622.v:788]
INFO: [Synth 8-638] synthesizing module 'm00_exit_pipeline_imp_1AWWLMS' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/synth/bd_4622.v:832]
INFO: [Synth 8-638] synthesizing module 'bd_4622_m00e_0' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/ip/ip_12/synth/bd_4622_m00e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4622_m00e_0' (32#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/ip/ip_12/synth/bd_4622_m00e_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'm00_exit_pipeline_imp_1AWWLMS' (33#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/synth/bd_4622.v:832]
INFO: [Synth 8-638] synthesizing module 'bd_4622_m00s2a_0' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/ip/ip_11/synth/bd_4622_m00s2a_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4622_m00s2a_0' (35#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/ip/ip_11/synth/bd_4622_m00s2a_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_4622_s00a2s_0' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/ip/ip_5/synth/bd_4622_s00a2s_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4622_s00a2s_0' (37#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/ip/ip_5/synth/bd_4622_s00a2s_0.sv:58]
INFO: [Synth 8-638] synthesizing module 's00_entry_pipeline_imp_BPWVPJ' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/synth/bd_4622.v:1203]
INFO: [Synth 8-638] synthesizing module 'bd_4622_s00mmu_0' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/ip/ip_2/synth/bd_4622_s00mmu_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4622_s00mmu_0' (41#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/ip/ip_2/synth/bd_4622_s00mmu_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_4622_s00sic_0' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/ip/ip_4/synth/bd_4622_s00sic_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4622_s00sic_0' (44#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/ip/ip_4/synth/bd_4622_s00sic_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_4622_s00tr_0' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/ip/ip_3/synth/bd_4622_s00tr_0.sv:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4622_s00tr_0' (47#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/ip/ip_3/synth/bd_4622_s00tr_0.sv:58]
WARNING: [Synth 8-350] instance 's00_transaction_regulator' of module 'bd_4622_s00tr_0' requires 86 connections, but only 82 given [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/synth/bd_4622.v:1760]
INFO: [Synth 8-256] done synthesizing module 's00_entry_pipeline_imp_BPWVPJ' (48#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/synth/bd_4622.v:1203]
INFO: [Synth 8-638] synthesizing module 's00_nodes_imp_HMGD5P' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/synth/bd_4622.v:1845]
INFO: [Synth 8-638] synthesizing module 'bd_4622_sarn_0' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/ip/ip_6/synth/bd_4622_sarn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram' [/home/fra/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [/home/fra/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4992 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 156 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 156 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 156 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 156 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 156 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 156 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 156 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 156 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 156 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (53#1) [/home/fra/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram' (54#1) [/home/fra/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'bd_4622_sarn_0' (63#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/ip/ip_6/synth/bd_4622_sarn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_4622_sawn_0' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/ip/ip_8/synth/bd_4622_sawn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'bd_4622_sawn_0' (64#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/ip/ip_8/synth/bd_4622_sawn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_4622_sbn_0' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/ip/ip_10/synth/bd_4622_sbn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram__parameterized0' [/home/fra/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized0' [/home/fra/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 736 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 23 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 23 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 23 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 23 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 23 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 23 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 23 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 23 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 23 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized0' (64#1) [/home/fra/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram__parameterized0' (64#1) [/home/fra/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'bd_4622_sbn_0' (65#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/ip/ip_10/synth/bd_4622_sbn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_4622_srn_0' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/ip/ip_7/synth/bd_4622_srn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram__parameterized1' [/home/fra/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized1' [/home/fra/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2208 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 69 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 69 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 69 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 69 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 69 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 69 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 69 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 69 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 69 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 69 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 69 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 69 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 69 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized1' (65#1) [/home/fra/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram__parameterized1' (65#1) [/home/fra/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'bd_4622_srn_0' (66#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/ip/ip_7/synth/bd_4622_srn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'bd_4622_swn_0' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/ip/ip_9/synth/bd_4622_swn_0.sv:58]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram__parameterized2' [/home/fra/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized2' [/home/fra/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2240 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 70 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 70 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 70 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 70 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 70 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 70 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 70 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 70 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 70 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 70 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 70 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 70 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 70 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized2' (66#1) [/home/fra/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram__parameterized2' (66#1) [/home/fra/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'bd_4622_swn_0' (67#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/ip/ip_9/synth/bd_4622_swn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 's00_nodes_imp_HMGD5P' (68#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/synth/bd_4622.v:1845]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'bd_4622' (69#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/synth/bd_4622.v:10]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'base_zynq_axi_smc_0' (70#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/synth/base_zynq_axi_smc_0.v:57]
WARNING: [Synth 8-350] instance 'axi_smc' of module 'base_zynq_axi_smc_0' requires 73 connections, but only 71 given [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/synth/base_zynq.v:228]
INFO: [Synth 8-638] synthesizing module 'base_zynq_nv_nvdla_wrapper_0_1' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_nv_nvdla_wrapper_0_1/synth/base_zynq_nv_nvdla_wrapper_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'nv_nvdla_wrapper' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/nv_nvdla_wrapper.v:8]
INFO: [Synth 8-638] synthesizing module 'NV_nvdla' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/top/NV_nvdla.v:57]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_partition_o' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/top/NV_NVDLA_partition_o.v:47]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_core_reset' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/car/NV_NVDLA_core_reset.v:9]
INFO: [Synth 8-638] synthesizing module 'sync_reset' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/sync_reset.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_BLKBOX_SRC0' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/NV_BLKBOX_SRC0.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_BLKBOX_SRC0' (71#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/NV_BLKBOX_SRC0.v:9]
INFO: [Synth 8-638] synthesizing module 'OR2D1' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/OR2D1.v:9]
INFO: [Synth 8-256] done synthesizing module 'OR2D1' (72#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/OR2D1.v:9]
INFO: [Synth 8-638] synthesizing module 'MUX2D4' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/MUX2D4.v:9]
INFO: [Synth 8-256] done synthesizing module 'MUX2D4' (73#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/MUX2D4.v:9]
INFO: [Synth 8-638] synthesizing module 'p_SSYNC2DO_C_PP' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/p_SSYNC2DO_C_PP.v:9]
INFO: [Synth 8-256] done synthesizing module 'p_SSYNC2DO_C_PP' (74#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/p_SSYNC2DO_C_PP.v:9]
INFO: [Synth 8-256] done synthesizing module 'sync_reset' (75#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/sync_reset.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_core_reset' (76#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/car/NV_NVDLA_core_reset.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_reset' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/car/NV_NVDLA_reset.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_reset' (77#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/car/NV_NVDLA_reset.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_sync3d' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/car/NV_NVDLA_sync3d.v:9]
INFO: [Synth 8-638] synthesizing module 'MUX2HDD2' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/MUX2HDD2.v:9]
INFO: [Synth 8-256] done synthesizing module 'MUX2HDD2' (78#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/MUX2HDD2.v:9]
INFO: [Synth 8-638] synthesizing module 'sync3d' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/sync3d.v:9]
INFO: [Synth 8-638] synthesizing module 'p_SSYNC3DO' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/p_SSYNC3DO.v:9]
INFO: [Synth 8-256] done synthesizing module 'p_SSYNC3DO' (79#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/p_SSYNC3DO.v:9]
INFO: [Synth 8-256] done synthesizing module 'sync3d' (80#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/sync3d.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_sync3d' (81#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/car/NV_NVDLA_sync3d.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_sync3d_s' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/car/NV_NVDLA_sync3d_s.v:9]
INFO: [Synth 8-638] synthesizing module 'sync3d_s_ppp' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/sync3d_s_ppp.v:9]
INFO: [Synth 8-638] synthesizing module 'p_SSYNC3DO_S_PPP' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/p_SSYNC3DO_S_PPP.v:9]
INFO: [Synth 8-256] done synthesizing module 'p_SSYNC3DO_S_PPP' (82#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/p_SSYNC3DO_S_PPP.v:9]
INFO: [Synth 8-256] done synthesizing module 'sync3d_s_ppp' (83#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/sync3d_s_ppp.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_sync3d_s' (84#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/car/NV_NVDLA_sync3d_s.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_cfgrom' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cfgrom/NV_NVDLA_cfgrom.v:10]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CFGROM_rom' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cfgrom/NV_NVDLA_CFGROM_rom.v:116]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CFGROM_rom' (85#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cfgrom/NV_NVDLA_CFGROM_rom.v:116]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_cfgrom' (86#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cfgrom/NV_NVDLA_cfgrom.v:10]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_csb_master' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_csb_master.v:10]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:11]
INFO: [Synth 8-638] synthesizing module 'oneHotClk_async_write_clock' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/oneHotClk_async_write_clock.v:10]
INFO: [Synth 8-256] done synthesizing module 'oneHotClk_async_write_clock' (87#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/oneHotClk_async_write_clock.v:10]
INFO: [Synth 8-638] synthesizing module 'NV_CLK_gate_power' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/NV_CLK_gate_power.v:9]
INFO: [Synth 8-638] synthesizing module 'CKLNQD12' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/CKLNQD12.v:9]
INFO: [Synth 8-256] done synthesizing module 'CKLNQD12' (88#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/CKLNQD12.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_CLK_gate_power' (89#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/NV_CLK_gate_power.v:9]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:52]
INFO: [Synth 8-638] synthesizing module 'NV_BLKBOX_SINK' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/NV_BLKBOX_SINK.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_BLKBOX_SINK' (90#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/NV_BLKBOX_SINK.v:9]
INFO: [Synth 8-638] synthesizing module 'oneHotClk_async_read_clock' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/oneHotClk_async_read_clock.v:10]
INFO: [Synth 8-256] done synthesizing module 'oneHotClk_async_read_clock' (91#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/oneHotClk_async_read_clock.v:10]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo_flopram_rwa_4x50' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:811]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:832]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:833]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:834]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:835]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:836]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:837]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:838]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:839]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:840]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:841]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:842]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:843]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:844]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:845]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:846]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:847]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:848]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:849]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:850]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:851]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:852]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:853]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:854]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:855]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:856]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:857]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:858]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:859]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:860]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:861]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:862]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:863]
INFO: [Synth 8-226] default block is never used [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:911]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo_flopram_rwa_4x50' (92#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:811]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr_strict' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:991]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr_strict' (93#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:991]
INFO: [Synth 8-638] synthesizing module 'p_STRICTSYNC3DOTM_C_PPP' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/p_STRICTSYNC3DOTM_C_PPP.v:9]
INFO: [Synth 8-638] synthesizing module 'p_SSYNC3DO_C_PPP' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/p_SSYNC3DO_C_PPP.v:9]
INFO: [Synth 8-256] done synthesizing module 'p_SSYNC3DO_C_PPP' (94#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/p_SSYNC3DO_C_PPP.v:9]
INFO: [Synth 8-256] done synthesizing module 'p_STRICTSYNC3DOTM_C_PPP' (95#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/p_STRICTSYNC3DOTM_C_PPP.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:1013]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr' (96#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:1013]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CSB_MASTER_falcon2csb_fifo' (97#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v:11]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:11]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:46]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:55]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo_flopram_rwa_2x34' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:553]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:574]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:575]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:576]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:577]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:578]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:579]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:580]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:581]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:582]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:583]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:584]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:585]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:586]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:587]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:588]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:589]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:590]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:591]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:592]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:593]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:594]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:595]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:596]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:597]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:598]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:599]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:600]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:601]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:602]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:603]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:604]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:605]
INFO: [Synth 8-226] default block is never used [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:645]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo_flopram_rwa_2x34' (98#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:553]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr_strict' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:721]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr_strict' (99#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:721]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:742]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr' (100#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:742]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CSB_MASTER_csb2falcon_fifo' (101#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v:11]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_csb_master' (102#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csb_master/NV_NVDLA_csb_master.v:10]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_mcif' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_mcif.v:16]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_MCIF_csb' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_csb.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_MCIF_CSB_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_CSB_reg.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_MCIF_CSB_reg' (103#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_CSB_reg.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_MCIF_csb' (104#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_csb.v:9]
WARNING: [Synth 8-350] instance 'u_csb' of module 'NV_NVDLA_MCIF_csb' requires 30 connections, but only 20 given [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_mcif.v:202]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_MCIF_read' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_read.v:16]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_MCIF_READ_ig' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:17]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_MCIF_READ_IG_bpt' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_bpt.v:17]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_bpt.v:375]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1' (105#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_bpt.v:375]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_bpt.v:475]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2' (106#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_bpt.v:475]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_MCIF_READ_IG_bpt' (107#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_bpt.v:17]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_MCIF_READ_IG_arb' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_arb.v:17]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_MCIF_READ_IG_ARB_pipe' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_arb.v:422]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_MCIF_READ_IG_ARB_pipe' (108#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_arb.v:422]
INFO: [Synth 8-638] synthesizing module 'read_ig_arb' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_XXIF_libs.v:33]
INFO: [Synth 8-256] done synthesizing module 'read_ig_arb' (109#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_XXIF_libs.v:33]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_MCIF_READ_IG_ARB_pipe_out' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_arb.v:519]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_MCIF_READ_IG_ARB_pipe_out' (110#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_arb.v:519]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_MCIF_READ_IG_arb' (111#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_arb.v:17]
WARNING: [Synth 8-350] instance 'u_arb' of module 'NV_NVDLA_MCIF_READ_IG_arb' requires 33 connections, but only 21 given [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_MCIF_READ_IG_cvt' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_cvt.v:10]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_MCIF_READ_IG_CVT_pipe_p1' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_cvt.v:214]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_MCIF_READ_IG_CVT_pipe_p1' (112#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_cvt.v:214]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_MCIF_READ_IG_cvt' (113#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_cvt.v:10]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_MCIF_READ_ig' (114#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:17]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_MCIF_READ_eg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:18]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_MCIF_READ_EG_pipe_pr' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:426]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_MCIF_READ_EG_pipe_pr' (115#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:426]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_MCIF_READ_EG_lat_fifo' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:584]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x512' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1152]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1168]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1169]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1170]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1171]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1172]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1173]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1174]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1175]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1176]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1177]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1178]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1179]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1180]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1181]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1182]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1183]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1184]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1185]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1186]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1187]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1188]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1190]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1191]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1192]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1193]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1194]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1196]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1197]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1198]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1199]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-226] default block is never used [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1240]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x512' (116#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:1152]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_MCIF_READ_EG_lat_fifo' (117#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:584]
WARNING: [Synth 8-689] width (32) of port connection 'rq_wr_pd' does not match port width (512) of module 'NV_NVDLA_MCIF_READ_EG_lat_fifo' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:284]
WARNING: [Synth 8-689] width (32) of port connection 'rq_rd_pd' does not match port width (512) of module 'NV_NVDLA_MCIF_READ_EG_lat_fifo' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:287]
WARNING: [Synth 8-689] width (32) of port connection 'rq_wr_pd' does not match port width (512) of module 'NV_NVDLA_MCIF_READ_EG_lat_fifo' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:299]
WARNING: [Synth 8-689] width (32) of port connection 'rq_rd_pd' does not match port width (512) of module 'NV_NVDLA_MCIF_READ_EG_lat_fifo' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:302]
WARNING: [Synth 8-689] width (32) of port connection 'rq_wr_pd' does not match port width (512) of module 'NV_NVDLA_MCIF_READ_EG_lat_fifo' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:314]
WARNING: [Synth 8-689] width (32) of port connection 'rq_rd_pd' does not match port width (512) of module 'NV_NVDLA_MCIF_READ_EG_lat_fifo' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:317]
WARNING: [Synth 8-689] width (32) of port connection 'rq_wr_pd' does not match port width (512) of module 'NV_NVDLA_MCIF_READ_EG_lat_fifo' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:329]
WARNING: [Synth 8-689] width (32) of port connection 'rq_rd_pd' does not match port width (512) of module 'NV_NVDLA_MCIF_READ_EG_lat_fifo' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:332]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_MCIF_READ_EG_OUT_pipe' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:523]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_MCIF_READ_EG_OUT_pipe' (118#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:523]
WARNING: [Synth 8-3848] Net rq4_wr_pvld in module/entity NV_NVDLA_MCIF_READ_eg does not have driver. [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:146]
WARNING: [Synth 8-3848] Net rq4_wr_prdy in module/entity NV_NVDLA_MCIF_READ_eg does not have driver. [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:145]
WARNING: [Synth 8-3848] Net rq5_wr_pvld in module/entity NV_NVDLA_MCIF_READ_eg does not have driver. [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:153]
WARNING: [Synth 8-3848] Net rq5_wr_prdy in module/entity NV_NVDLA_MCIF_READ_eg does not have driver. [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:152]
WARNING: [Synth 8-3848] Net rq6_wr_pvld in module/entity NV_NVDLA_MCIF_READ_eg does not have driver. [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:160]
WARNING: [Synth 8-3848] Net rq6_wr_prdy in module/entity NV_NVDLA_MCIF_READ_eg does not have driver. [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:159]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_MCIF_READ_eg' (119#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:18]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_MCIF_read' (120#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_read.v:16]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_MCIF_write' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_write.v:16]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_MCIF_WRITE_ig' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_ig.v:17]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_bpt' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:17]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p1' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:323]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p1' (121#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:323]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p2' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:423]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p2' (122#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:423]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p3' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:523]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p3' (123#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:523]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_BPT_dfifo' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:582]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_BPT_dfifo' (124#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:582]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_bpt' (125#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:17]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_arb' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v:17]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_ARB_pipe' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v:460]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_ARB_pipe' (126#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v:460]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v:521]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo_flopram_rwsa_4x65' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v:851]
INFO: [Synth 8-226] default block is never used [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v:1003]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo_flopram_rwsa_4x65' (127#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v:851]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo' (128#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v:521]
INFO: [Synth 8-638] synthesizing module 'write_ig_arb' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_XXIF_libs.v:3800]
INFO: [Synth 8-256] done synthesizing module 'write_ig_arb' (129#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_XXIF_libs.v:3800]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_arb' (130#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v:17]
WARNING: [Synth 8-350] instance 'u_arb' of module 'NV_NVDLA_MCIF_WRITE_IG_arb' requires 30 connections, but only 28 given [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_ig.v:177]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_cvt' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:17]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p1' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:439]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p1' (131#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:439]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p2' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:501]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p2' (132#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:501]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p3' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:563]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p3' (133#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:563]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p4' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:663]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p4' (134#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:663]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_MCIF_WRITE_IG_cvt' (135#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:17]
WARNING: [Synth 8-689] width (65) of port connection 'spt2cvt_dat_pd' does not match port width (33) of module 'NV_NVDLA_MCIF_WRITE_IG_cvt' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_ig.v:258]
WARNING: [Synth 8-3848] Net bpt2arb_cmd1_pd in module/entity NV_NVDLA_MCIF_WRITE_ig does not have driver. [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_ig.v:149]
WARNING: [Synth 8-3848] Net bpt2arb_cmd1_valid in module/entity NV_NVDLA_MCIF_WRITE_ig does not have driver. [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_ig.v:147]
WARNING: [Synth 8-3848] Net bpt2arb_dat1_pd in module/entity NV_NVDLA_MCIF_WRITE_ig does not have driver. [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_ig.v:152]
WARNING: [Synth 8-3848] Net bpt2arb_dat1_valid in module/entity NV_NVDLA_MCIF_WRITE_ig does not have driver. [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_ig.v:150]
WARNING: [Synth 8-3848] Net bpt2arb_cmd2_pd in module/entity NV_NVDLA_MCIF_WRITE_ig does not have driver. [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_ig.v:156]
WARNING: [Synth 8-3848] Net bpt2arb_cmd2_valid in module/entity NV_NVDLA_MCIF_WRITE_ig does not have driver. [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_ig.v:154]
WARNING: [Synth 8-3848] Net bpt2arb_dat2_pd in module/entity NV_NVDLA_MCIF_WRITE_ig does not have driver. [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_ig.v:159]
WARNING: [Synth 8-3848] Net bpt2arb_dat2_valid in module/entity NV_NVDLA_MCIF_WRITE_ig does not have driver. [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_ig.v:157]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_MCIF_WRITE_ig' (136#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_ig.v:17]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_MCIF_WRITE_cq' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_cq.v:11]
INFO: [Synth 8-638] synthesizing module 'nv_ram_rws_256x3' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/rams/fpga/model/nv_ram_rws_256x3.v:1]
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'nv_ram_rws_256x3' (137#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/rams/fpga/model/nv_ram_rws_256x3.v:1]
INFO: [Synth 8-638] synthesizing module 'nv_ram_rwst_256x8' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/rams/fpga/model/nv_ram_rwst_256x8.v:1]
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'nv_ram_rwst_256x8' (138#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/rams/fpga/model/nv_ram_rwst_256x8.v:1]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_MCIF_WRITE_cq' (139#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_cq.v:11]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_MCIF_WRITE_eg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_eg.v:18]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_MCIF_WRITE_EG_pipe' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_eg.v:250]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_MCIF_WRITE_EG_pipe' (140#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_eg.v:250]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_MCIF_WRITE_eg' (141#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_eg.v:18]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_MCIF_write' (142#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_write.v:16]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_mcif' (143#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_mcif.v:16]
WARNING: [Synth 8-689] width (4) of port connection 'mcif2noc_axi_w_wstrb' does not match port width (8) of module 'NV_NVDLA_mcif' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/top/NV_NVDLA_partition_o.v:580]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_glb' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/glb/NV_NVDLA_glb.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_GLB_csb' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/glb/NV_NVDLA_GLB_csb.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_GLB_CSB_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/glb/NV_NVDLA_GLB_CSB_reg.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_GLB_CSB_reg' (144#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/glb/NV_NVDLA_GLB_CSB_reg.v:9]
WARNING: [Synth 8-350] instance 'u_reg' of module 'NV_NVDLA_GLB_CSB_reg' requires 56 connections, but only 48 given [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/glb/NV_NVDLA_GLB_csb.v:184]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_GLB_csb' (145#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/glb/NV_NVDLA_GLB_csb.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_GLB_ic' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/glb/NV_NVDLA_GLB_ic.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_sync3d_c' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/car/NV_NVDLA_sync3d_c.v:9]
INFO: [Synth 8-638] synthesizing module 'sync3d_c_ppp' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/sync3d_c_ppp.v:9]
INFO: [Synth 8-256] done synthesizing module 'sync3d_c_ppp' (146#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/sync3d_c_ppp.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_sync3d_c' (147#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/car/NV_NVDLA_sync3d_c.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_GLB_ic' (148#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/glb/NV_NVDLA_GLB_ic.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_glb' (149#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/glb/NV_NVDLA_glb.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_partition_o' (150#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/top/NV_NVDLA_partition_o.v:47]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_partition_c' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/top/NV_NVDLA_partition_c.v:68]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_cdma' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_cdma.v:28]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CDMA_regfile' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_regfile.v:10]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CDMA_single_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_single_reg.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CDMA_single_reg' (151#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_single_reg.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CDMA_dual_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dual_reg.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CDMA_dual_reg' (152#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dual_reg.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CDMA_regfile' (153#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_regfile.v:10]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CDMA_wt' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:28]
	Parameter WT_STATE_IDLE bound to: 2'b00 
	Parameter WT_STATE_PEND bound to: 2'b01 
	Parameter WT_STATE_BUSY bound to: 2'b10 
	Parameter WT_STATE_DONE bound to: 2'b11 
	Parameter SRC_ID_WT bound to: 2'b00 
	Parameter SRC_ID_WMB bound to: 2'b01 
	Parameter SRC_ID_WGS bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_DMAIF_rdreq' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_DMAIF_rdreq.v:10]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_DMAIF_rdreq' (154#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_DMAIF_rdreq.v:10]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_DMAIF_rdrsp' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_DMAIF_rdrsp.v:10]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_DMAIF_rdrsp' (155#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_DMAIF_rdrsp.v:10]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CDMA_WT_8ATMM_fifo_65x8' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/fifos/NV_NVDLA_CDMA_WT_8ATMM_fifo.v:1268]
INFO: [Synth 8-638] synthesizing module 'nv_ram_rwsp_8x65' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/rams/fpga/model/nv_ram_rwsp_8x65.v:1]
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'nv_ram_rwsp_8x65' (156#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/rams/fpga/model/nv_ram_rwsp_8x65.v:1]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CDMA_WT_8ATMM_fifo_65x8' (157#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/fifos/NV_NVDLA_CDMA_WT_8ATMM_fifo.v:1268]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CDMA_WT_fifo' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_WT_fifo.v:11]
INFO: [Synth 8-638] synthesizing module 'nv_ram_rwsp_128x6' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/rams/fpga/model/nv_ram_rwsp_128x6.v:1]
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'nv_ram_rwsp_128x6' (158#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/rams/fpga/model/nv_ram_rwsp_128x6.v:1]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CDMA_WT_fifo' (159#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_WT_fifo.v:11]
WARNING: [Synth 8-6014] Unused sequential element layer_st_d1_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:749]
WARNING: [Synth 8-6014] Unused sequential element nan_pass_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:836]
WARNING: [Synth 8-6014] Unused sequential element dbg_src_rd_ptr_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:1304]
WARNING: [Synth 8-6014] Unused sequential element dbg_src_wr_ptr_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:1306]
WARNING: [Synth 8-6014] Unused sequential element dbg_dma_req_src_b0_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:1307]
WARNING: [Synth 8-6014] Unused sequential element dbg_dma_req_src_b1_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:1307]
WARNING: [Synth 8-6014] Unused sequential element wt_local_data_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:1489]
WARNING: [Synth 8-6014] Unused sequential element wt_local_data_vld_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:1412]
WARNING: [Synth 8-6014] Unused sequential element wt_rd_latency_inc_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:2245]
WARNING: [Synth 8-6014] Unused sequential element wt_rd_latency_dec_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:2252]
WARNING: [Synth 8-6014] Unused sequential element wt_rd_latency_clr_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:2259]
WARNING: [Synth 8-6014] Unused sequential element wt_rd_latency_cen_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:2266]
WARNING: [Synth 8-6014] Unused sequential element ltc_1_cnt_cur_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:2292]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CDMA_wt' (160#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:28]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CDMA_slcg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_slcg.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CDMA_slcg' (161#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_slcg.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CDMA_dc' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:28]
	Parameter DC_STATE_IDLE bound to: 2'b00 
	Parameter DC_STATE_PEND bound to: 2'b01 
	Parameter DC_STATE_BUSY bound to: 2'b10 
	Parameter DC_STATE_DONE bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CDMA_DC_fifo' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_DC_fifo.v:11]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CDMA_DC_fifo' (162#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_DC_fifo.v:11]
WARNING: [Synth 8-6014] Unused sequential element mon_req_height_cnt_d1_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1023]
WARNING: [Synth 8-6014] Unused sequential element mon_req_ch_cnt_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1303]
WARNING: [Synth 8-6014] Unused sequential element mon_ch0_p0_wr_addr_cnt_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1685]
WARNING: [Synth 8-6014] Unused sequential element ch0_p1_wr_addr_cnt_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1686]
WARNING: [Synth 8-6014] Unused sequential element mon_ch0_p1_wr_addr_cnt_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1686]
WARNING: [Synth 8-6014] Unused sequential element mon_ch1_p0_wr_addr_cnt_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1697]
WARNING: [Synth 8-6014] Unused sequential element ch1_p1_wr_addr_cnt_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1698]
WARNING: [Synth 8-6014] Unused sequential element mon_ch1_p1_wr_addr_cnt_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1698]
WARNING: [Synth 8-6014] Unused sequential element mon_ch2_p0_wr_addr_cnt_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1709]
WARNING: [Synth 8-6014] Unused sequential element ch2_p1_wr_addr_cnt_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1710]
WARNING: [Synth 8-6014] Unused sequential element mon_ch2_p1_wr_addr_cnt_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1710]
WARNING: [Synth 8-6014] Unused sequential element mon_ch3_p0_wr_addr_cnt_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1721]
WARNING: [Synth 8-6014] Unused sequential element ch3_p1_wr_addr_cnt_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1722]
WARNING: [Synth 8-6014] Unused sequential element mon_ch3_p1_wr_addr_cnt_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1722]
WARNING: [Synth 8-6014] Unused sequential element mon_ch0_cnt_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1794]
WARNING: [Synth 8-6014] Unused sequential element ch1_cnt_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1803]
WARNING: [Synth 8-6014] Unused sequential element mon_ch1_cnt_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1803]
WARNING: [Synth 8-6014] Unused sequential element ch2_cnt_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1812]
WARNING: [Synth 8-6014] Unused sequential element mon_ch2_cnt_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1812]
WARNING: [Synth 8-6014] Unused sequential element ch3_cnt_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1821]
WARNING: [Synth 8-6014] Unused sequential element mon_ch3_cnt_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1821]
WARNING: [Synth 8-6014] Unused sequential element mon_rsp_ch_cnt_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1887]
WARNING: [Synth 8-6014] Unused sequential element mon_rsp_w_cnt_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1939]
WARNING: [Synth 8-6014] Unused sequential element mon_ch0_p0_rd_addr_cnt_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:2227]
WARNING: [Synth 8-6014] Unused sequential element ch0_p1_rd_addr_cnt_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:2228]
WARNING: [Synth 8-6014] Unused sequential element mon_ch0_p1_rd_addr_cnt_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:2228]
WARNING: [Synth 8-6014] Unused sequential element ch1_p0_rd_addr_cnt_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:2239]
WARNING: [Synth 8-6014] Unused sequential element mon_ch1_p0_rd_addr_cnt_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:2239]
WARNING: [Synth 8-6014] Unused sequential element ch1_p1_rd_addr_cnt_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:2240]
WARNING: [Synth 8-6014] Unused sequential element mon_ch1_p1_rd_addr_cnt_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:2240]
WARNING: [Synth 8-6014] Unused sequential element ch2_p0_rd_addr_cnt_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:2251]
WARNING: [Synth 8-6014] Unused sequential element mon_ch2_p0_rd_addr_cnt_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:2251]
WARNING: [Synth 8-6014] Unused sequential element ch3_p0_rd_addr_cnt_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:2260]
WARNING: [Synth 8-6014] Unused sequential element mon_ch3_p0_rd_addr_cnt_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:2260]
WARNING: [Synth 8-6014] Unused sequential element mon_idx_grain_offset_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:2650]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CDMA_dc' (163#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:28]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CDMA_img' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_img.v:28]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CDMA_IMG_ctrl' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_ctrl.v:28]
	Parameter IMG_STATE_IDLE bound to: 2'b00 
	Parameter IMG_STATE_PEND bound to: 2'b01 
	Parameter IMG_STATE_BUSY bound to: 2'b10 
	Parameter IMG_STATE_DONE bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_ctrl.v:540]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CDMA_IMG_ctrl' (164#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_ctrl.v:28]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CDMA_IMG_sg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_sg.v:28]
	Parameter SRC_DUMMY bound to: 2'b00 
	Parameter SRC_P0 bound to: 2'b01 
	Parameter SRC_P1 bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CDMA_IMG_fifo' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_fifo.v:11]
INFO: [Synth 8-638] synthesizing module 'nv_ram_rwsp_128x11' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/rams/fpga/model/nv_ram_rwsp_128x11.v:1]
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'nv_ram_rwsp_128x11' (165#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/rams/fpga/model/nv_ram_rwsp_128x11.v:1]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CDMA_IMG_fifo' (166#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_fifo.v:11]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CDMA_IMG_sg2pack_fifo' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_sg2pack_fifo.v:11]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CDMA_IMG_sg2pack_fifo_flopram_rwsa_128x11' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_sg2pack_fifo.v:369]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CDMA_IMG_sg2pack_fifo_flopram_rwsa_128x11' (167#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_sg2pack_fifo.v:369]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CDMA_IMG_sg2pack_fifo' (168#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_sg2pack_fifo.v:11]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CDMA_IMG_sg' (169#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_sg.v:28]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CDMA_IMG_pack' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_pack.v:28]
WARNING: [Synth 8-6014] Unused sequential element rd_p0_planar0_ori_idx_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_pack.v:1158]
WARNING: [Synth 8-6014] Unused sequential element rd_p0_planar1_ori_idx_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_pack.v:1172]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CDMA_IMG_pack' (170#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_pack.v:28]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CDMA_img' (171#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_img.v:28]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CDMA_dma_mux' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dma_mux.v:28]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CDMA_dma_mux' (172#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dma_mux.v:28]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CDMA_cvt' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:28]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CDMA_CVT_cell' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_CVT_cell.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CDMA_CVT_CELL_pipe_p1' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_CVT_cell.v:152]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CDMA_CVT_CELL_pipe_p1' (173#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_CVT_cell.v:152]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CDMA_CVT_CELL_pipe_p2' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_CVT_cell.v:357]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CDMA_CVT_CELL_pipe_p2' (174#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_CVT_cell.v:357]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_HLS_shiftrightsu' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/NV_NVDLA_HLS_shiftrightsu.v:9]
	Parameter IN_WIDTH bound to: 34 - type: integer 
	Parameter OUT_WIDTH bound to: 17 - type: integer 
	Parameter SHIFT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_HLS_shiftrightsu' (175#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/NV_NVDLA_HLS_shiftrightsu.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_HLS_saturate' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/NV_NVDLA_HLS_saturate.v:9]
	Parameter IN_WIDTH bound to: 17 - type: integer 
	Parameter OUT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_HLS_saturate' (176#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/NV_NVDLA_HLS_saturate.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_HLS_saturate__parameterized0' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/NV_NVDLA_HLS_saturate.v:9]
	Parameter IN_WIDTH bound to: 17 - type: integer 
	Parameter OUT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_HLS_saturate__parameterized0' (176#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/NV_NVDLA_HLS_saturate.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CDMA_CVT_CELL_pipe_p3' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_CVT_cell.v:562]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CDMA_CVT_CELL_pipe_p3' (177#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_CVT_cell.v:562]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CDMA_CVT_cell' (178#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_CVT_cell.v:9]
WARNING: [Synth 8-6014] Unused sequential element cfg_in_int8_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:636]
WARNING: [Synth 8-6014] Unused sequential element cfg_out_int8_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:650]
WARNING: [Synth 8-6014] Unused sequential element is_input_int8_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:678]
WARNING: [Synth 8-6014] Unused sequential element is_input_fp16_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:692]
WARNING: [Synth 8-6014] Unused sequential element is_data_expand_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:706]
WARNING: [Synth 8-6014] Unused sequential element is_data_normal_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:720]
WARNING: [Synth 8-6014] Unused sequential element cvt_out_reg_en_d1_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:1031]
WARNING: [Synth 8-6014] Unused sequential element cvt_out_reg_en_d2_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:1561]
WARNING: [Synth 8-6014] Unused sequential element cvt_out_reg_en_d3_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:1639]
WARNING: [Synth 8-6014] Unused sequential element cvt_out_reg_en_d4_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:1717]
WARNING: [Synth 8-6014] Unused sequential element cvt_out_reg_en_d5_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:1795]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CDMA_cvt' (179#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:28]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CDMA_shared_buffer' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_shared_buffer.v:28]
INFO: [Synth 8-638] synthesizing module 'nv_ram_rws_16x64' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/rams/fpga/model/nv_ram_rws_16x64.v:1]
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'nv_ram_rws_16x64' (180#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/rams/fpga/model/nv_ram_rws_16x64.v:1]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CDMA_shared_buffer' (181#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_shared_buffer.v:28]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CDMA_status' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_status.v:28]
WARNING: [Synth 8-6014] Unused sequential element layer_end_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_status.v:229]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CDMA_status' (182#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_status.v:28]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_cdma' (183#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_cdma.v:28]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_cbuf' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:22]
INFO: [Synth 8-638] synthesizing module 'nv_ram_rws_256x64' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/rams/fpga/model/nv_ram_rws_256x64.v:1]
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'nv_ram_rws_256x64' (184#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/rams/fpga/model/nv_ram_rws_256x64.v:1]
INFO: [Synth 8-4471] merging register 'bank0_ram1_wr_data_d2_reg[63:0]' into 'bank0_ram0_wr_data_d2_reg[63:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:1853]
INFO: [Synth 8-4471] merging register 'bank1_ram1_wr_data_d2_reg[63:0]' into 'bank1_ram0_wr_data_d2_reg[63:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:1893]
INFO: [Synth 8-4471] merging register 'bank2_ram1_wr_data_d2_reg[63:0]' into 'bank2_ram0_wr_data_d2_reg[63:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:1933]
INFO: [Synth 8-4471] merging register 'bank3_ram1_wr_data_d2_reg[63:0]' into 'bank3_ram0_wr_data_d2_reg[63:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:1973]
INFO: [Synth 8-4471] merging register 'bank4_ram1_wr_data_d2_reg[63:0]' into 'bank4_ram0_wr_data_d2_reg[63:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2013]
INFO: [Synth 8-4471] merging register 'bank5_ram1_wr_data_d2_reg[63:0]' into 'bank5_ram0_wr_data_d2_reg[63:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2053]
INFO: [Synth 8-4471] merging register 'bank6_ram1_wr_data_d2_reg[63:0]' into 'bank6_ram0_wr_data_d2_reg[63:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2093]
INFO: [Synth 8-4471] merging register 'bank7_ram1_wr_data_d2_reg[63:0]' into 'bank7_ram0_wr_data_d2_reg[63:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2133]
INFO: [Synth 8-4471] merging register 'bank8_ram1_wr_data_d2_reg[63:0]' into 'bank8_ram0_wr_data_d2_reg[63:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2173]
INFO: [Synth 8-4471] merging register 'bank9_ram1_wr_data_d2_reg[63:0]' into 'bank9_ram0_wr_data_d2_reg[63:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2213]
INFO: [Synth 8-4471] merging register 'bank10_ram1_wr_data_d2_reg[63:0]' into 'bank10_ram0_wr_data_d2_reg[63:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2253]
INFO: [Synth 8-4471] merging register 'bank11_ram1_wr_data_d2_reg[63:0]' into 'bank11_ram0_wr_data_d2_reg[63:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2293]
INFO: [Synth 8-4471] merging register 'bank12_ram1_wr_data_d2_reg[63:0]' into 'bank12_ram0_wr_data_d2_reg[63:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2333]
INFO: [Synth 8-4471] merging register 'bank13_ram1_wr_data_d2_reg[63:0]' into 'bank13_ram0_wr_data_d2_reg[63:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2373]
INFO: [Synth 8-4471] merging register 'bank14_ram1_wr_data_d2_reg[63:0]' into 'bank14_ram0_wr_data_d2_reg[63:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2413]
INFO: [Synth 8-4471] merging register 'bank15_ram1_wr_data_d2_reg[63:0]' into 'bank15_ram0_wr_data_d2_reg[63:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2453]
INFO: [Synth 8-4471] merging register 'bank16_ram1_wr_data_d2_reg[63:0]' into 'bank16_ram0_wr_data_d2_reg[63:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2493]
INFO: [Synth 8-4471] merging register 'bank17_ram1_wr_data_d2_reg[63:0]' into 'bank17_ram0_wr_data_d2_reg[63:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2533]
INFO: [Synth 8-4471] merging register 'bank18_ram1_wr_data_d2_reg[63:0]' into 'bank18_ram0_wr_data_d2_reg[63:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2573]
INFO: [Synth 8-4471] merging register 'bank19_ram1_wr_data_d2_reg[63:0]' into 'bank19_ram0_wr_data_d2_reg[63:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2613]
INFO: [Synth 8-4471] merging register 'bank20_ram1_wr_data_d2_reg[63:0]' into 'bank20_ram0_wr_data_d2_reg[63:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2653]
INFO: [Synth 8-4471] merging register 'bank21_ram1_wr_data_d2_reg[63:0]' into 'bank21_ram0_wr_data_d2_reg[63:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2693]
INFO: [Synth 8-4471] merging register 'bank22_ram1_wr_data_d2_reg[63:0]' into 'bank22_ram0_wr_data_d2_reg[63:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2733]
INFO: [Synth 8-4471] merging register 'bank23_ram1_wr_data_d2_reg[63:0]' into 'bank23_ram0_wr_data_d2_reg[63:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2773]
INFO: [Synth 8-4471] merging register 'bank24_ram1_wr_data_d2_reg[63:0]' into 'bank24_ram0_wr_data_d2_reg[63:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2813]
INFO: [Synth 8-4471] merging register 'bank25_ram1_wr_data_d2_reg[63:0]' into 'bank25_ram0_wr_data_d2_reg[63:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2853]
INFO: [Synth 8-4471] merging register 'bank26_ram1_wr_data_d2_reg[63:0]' into 'bank26_ram0_wr_data_d2_reg[63:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2893]
INFO: [Synth 8-4471] merging register 'bank27_ram1_wr_data_d2_reg[63:0]' into 'bank27_ram0_wr_data_d2_reg[63:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2933]
INFO: [Synth 8-4471] merging register 'bank28_ram1_wr_data_d2_reg[63:0]' into 'bank28_ram0_wr_data_d2_reg[63:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2973]
INFO: [Synth 8-4471] merging register 'bank29_ram1_wr_data_d2_reg[63:0]' into 'bank29_ram0_wr_data_d2_reg[63:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:3013]
INFO: [Synth 8-4471] merging register 'bank30_ram1_wr_data_d2_reg[63:0]' into 'bank30_ram0_wr_data_d2_reg[63:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:3053]
INFO: [Synth 8-4471] merging register 'bank31_ram1_wr_data_d2_reg[63:0]' into 'bank31_ram0_wr_data_d2_reg[63:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:3093]
WARNING: [Synth 8-6014] Unused sequential element bank0_ram1_wr_data_d2_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:1853]
WARNING: [Synth 8-6014] Unused sequential element bank1_ram1_wr_data_d2_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:1893]
WARNING: [Synth 8-6014] Unused sequential element bank2_ram1_wr_data_d2_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:1933]
WARNING: [Synth 8-6014] Unused sequential element bank3_ram1_wr_data_d2_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:1973]
WARNING: [Synth 8-6014] Unused sequential element bank4_ram1_wr_data_d2_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2013]
WARNING: [Synth 8-6014] Unused sequential element bank5_ram1_wr_data_d2_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2053]
WARNING: [Synth 8-6014] Unused sequential element bank6_ram1_wr_data_d2_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2093]
WARNING: [Synth 8-6014] Unused sequential element bank7_ram1_wr_data_d2_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2133]
WARNING: [Synth 8-6014] Unused sequential element bank8_ram1_wr_data_d2_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2173]
WARNING: [Synth 8-6014] Unused sequential element bank9_ram1_wr_data_d2_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2213]
WARNING: [Synth 8-6014] Unused sequential element bank10_ram1_wr_data_d2_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2253]
WARNING: [Synth 8-6014] Unused sequential element bank11_ram1_wr_data_d2_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2293]
WARNING: [Synth 8-6014] Unused sequential element bank12_ram1_wr_data_d2_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2333]
WARNING: [Synth 8-6014] Unused sequential element bank13_ram1_wr_data_d2_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2373]
WARNING: [Synth 8-6014] Unused sequential element bank14_ram1_wr_data_d2_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2413]
WARNING: [Synth 8-6014] Unused sequential element bank15_ram1_wr_data_d2_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2453]
WARNING: [Synth 8-6014] Unused sequential element bank16_ram1_wr_data_d2_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2493]
WARNING: [Synth 8-6014] Unused sequential element bank17_ram1_wr_data_d2_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2533]
WARNING: [Synth 8-6014] Unused sequential element bank18_ram1_wr_data_d2_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2573]
WARNING: [Synth 8-6014] Unused sequential element bank19_ram1_wr_data_d2_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2613]
WARNING: [Synth 8-6014] Unused sequential element bank20_ram1_wr_data_d2_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2653]
WARNING: [Synth 8-6014] Unused sequential element bank21_ram1_wr_data_d2_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2693]
WARNING: [Synth 8-6014] Unused sequential element bank22_ram1_wr_data_d2_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2733]
WARNING: [Synth 8-6014] Unused sequential element bank23_ram1_wr_data_d2_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2773]
WARNING: [Synth 8-6014] Unused sequential element bank24_ram1_wr_data_d2_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2813]
WARNING: [Synth 8-6014] Unused sequential element bank25_ram1_wr_data_d2_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2853]
WARNING: [Synth 8-6014] Unused sequential element bank26_ram1_wr_data_d2_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2893]
WARNING: [Synth 8-6014] Unused sequential element bank27_ram1_wr_data_d2_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2933]
WARNING: [Synth 8-6014] Unused sequential element bank28_ram1_wr_data_d2_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2973]
WARNING: [Synth 8-6014] Unused sequential element bank29_ram1_wr_data_d2_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:3013]
WARNING: [Synth 8-6014] Unused sequential element bank30_ram1_wr_data_d2_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:3053]
WARNING: [Synth 8-6014] Unused sequential element bank31_ram1_wr_data_d2_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:3093]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_cbuf' (185#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:22]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_csc' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_csc.v:43]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CSC_regfile' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_regfile.v:10]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CSC_single_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_single_reg.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CSC_single_reg' (186#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_single_reg.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CSC_dual_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_dual_reg.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CSC_dual_reg' (187#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_dual_reg.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CSC_regfile' (188#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_regfile.v:10]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CSC_sg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_sg.v:31]
	Parameter SG_STATE_IDLE bound to: 2'b00 
	Parameter SG_STATE_PEND bound to: 2'b01 
	Parameter SG_STATE_BUSY bound to: 2'b10 
	Parameter SG_STATE_DONE bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CSC_SG_dat_fifo' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_SG_dat_fifo.v:11]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CSC_SG_dat_fifo_flopram_rwsa_4x33' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_SG_dat_fifo.v:357]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CSC_SG_dat_fifo_flopram_rwsa_4x33' (189#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_SG_dat_fifo.v:357]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CSC_SG_dat_fifo' (190#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_SG_dat_fifo.v:11]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CSC_SG_wt_fifo' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_SG_wt_fifo.v:11]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CSC_SG_wt_fifo_flopram_rwsa_4x20' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_SG_wt_fifo.v:357]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CSC_SG_wt_fifo_flopram_rwsa_4x20' (191#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_SG_wt_fifo.v:357]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CSC_SG_wt_fifo' (192#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_SG_wt_fifo.v:11]
WARNING: [Synth 8-6014] Unused sequential element data_batch_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_sg.v:716]
WARNING: [Synth 8-6014] Unused sequential element dbg_pre_prec_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_sg.v:1655]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CSC_sg' (193#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_sg.v:31]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CSC_wl' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_wl.v:31]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CSC_WL_dec' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_WL_dec.v:31]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CSC_WL_dec' (194#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_WL_dec.v:31]
WARNING: [Synth 8-6014] Unused sequential element wt_entry_avl_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_wl.v:700]
WARNING: [Synth 8-6014] Unused sequential element wmb_entry_avl_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_wl.v:704]
WARNING: [Synth 8-6014] Unused sequential element wt_entry_end_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_wl.v:714]
WARNING: [Synth 8-6014] Unused sequential element wmb_entry_st_reg was removed.  [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_wl.v:719]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CSC_wl' (195#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_wl.v:31]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CSC_dl' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:43]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CSC_dl' (196#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:43]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CSC_slcg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_slcg.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CSC_slcg' (197#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_slcg.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_csc' (198#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_csc.v:43]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_partition_c' (199#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/top/NV_NVDLA_partition_c.v:68]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_partition_m' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/top/NV_NVDLA_partition_m.v:18]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_cmac' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cmac/NV_NVDLA_cmac.v:18]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CMAC_core' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cmac/NV_NVDLA_CMAC_core.v:18]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CMAC_CORE_cfg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_cfg.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CMAC_CORE_cfg' (200#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_cfg.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CMAC_CORE_rt_in' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_rt_in.v:18]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CMAC_CORE_rt_in' (201#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_rt_in.v:18]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CMAC_CORE_active' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_active.v:18]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CMAC_CORE_active' (202#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_active.v:18]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CMAC_CORE_mac' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_mac.v:18]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CMAC_CORE_mac' (203#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_mac.v:18]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CMAC_CORE_rt_out' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_rt_out.v:18]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CMAC_CORE_rt_out' (204#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_rt_out.v:18]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CMAC_CORE_slcg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_slcg.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CMAC_CORE_slcg' (205#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_slcg.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CMAC_core' (206#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cmac/NV_NVDLA_CMAC_core.v:18]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CMAC_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cmac/NV_NVDLA_CMAC_reg.v:58]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CMAC_REG_single' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cmac/NV_NVDLA_CMAC_REG_single.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CMAC_REG_single' (207#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cmac/NV_NVDLA_CMAC_REG_single.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CMAC_REG_dual' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cmac/NV_NVDLA_CMAC_REG_dual.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CMAC_REG_dual' (208#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cmac/NV_NVDLA_CMAC_REG_dual.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CMAC_reg' (209#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cmac/NV_NVDLA_CMAC_reg.v:58]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_cmac' (210#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cmac/NV_NVDLA_cmac.v:18]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_partition_m' (211#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/top/NV_NVDLA_partition_m.v:18]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_partition_a' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/top/NV_NVDLA_partition_a.v:43]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_cacc' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cacc/NV_NVDLA_cacc.v:17]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CACC_regfile' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cacc/NV_NVDLA_CACC_regfile.v:10]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CACC_single_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cacc/NV_NVDLA_CACC_single_reg.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CACC_single_reg' (212#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cacc/NV_NVDLA_CACC_single_reg.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CACC_dual_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cacc/NV_NVDLA_CACC_dual_reg.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CACC_dual_reg' (213#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cacc/NV_NVDLA_CACC_dual_reg.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CACC_regfile' (214#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cacc/NV_NVDLA_CACC_regfile.v:10]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CACC_assembly_ctrl' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cacc/NV_NVDLA_CACC_assembly_ctrl.v:17]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CACC_assembly_ctrl' (215#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cacc/NV_NVDLA_CACC_assembly_ctrl.v:17]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CACC_assembly_buffer' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cacc/NV_NVDLA_CACC_assembly_buffer.v:17]
INFO: [Synth 8-638] synthesizing module 'nv_ram_rws_16x272' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/rams/fpga/model/nv_ram_rws_16x272.v:1]
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'nv_ram_rws_16x272' (216#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/rams/fpga/model/nv_ram_rws_16x272.v:1]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CACC_assembly_buffer' (217#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cacc/NV_NVDLA_CACC_assembly_buffer.v:17]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CACC_calculator' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cacc/NV_NVDLA_CACC_calculator.v:17]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CACC_CALC_int8' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cacc/NV_NVDLA_CACC_CALC_int8.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CACC_CALC_int8' (218#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cacc/NV_NVDLA_CACC_CALC_int8.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CACC_calculator' (219#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cacc/NV_NVDLA_CACC_calculator.v:17]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CACC_delivery_ctrl' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cacc/NV_NVDLA_CACC_delivery_ctrl.v:17]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CACC_delivery_ctrl' (220#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cacc/NV_NVDLA_CACC_delivery_ctrl.v:17]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CACC_delivery_buffer' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cacc/NV_NVDLA_CACC_delivery_buffer.v:17]
INFO: [Synth 8-638] synthesizing module 'nv_ram_rws_16x256' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/rams/fpga/model/nv_ram_rws_16x256.v:1]
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'nv_ram_rws_16x256' (221#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/rams/fpga/model/nv_ram_rws_16x256.v:1]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CACC_delivery_buffer' (222#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cacc/NV_NVDLA_CACC_delivery_buffer.v:17]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_CACC_slcg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cacc/NV_NVDLA_CACC_slcg.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_CACC_slcg' (223#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cacc/NV_NVDLA_CACC_slcg.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_cacc' (224#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cacc/NV_NVDLA_cacc.v:17]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_partition_a' (225#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/top/NV_NVDLA_partition_a.v:43]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_partition_p' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/top/NV_NVDLA_partition_p.v:35]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_sdp' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_sdp.v:17]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_rdma' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_rdma.v:17]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_mrdma' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_mrdma.v:17]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_MRDMA_gate' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_gate.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_MRDMA_gate' (226#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_gate.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_MRDMA_ig' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_ig.v:18]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_MRDMA_ig' (227#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_ig.v:18]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_MRDMA_cq_16x14' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/fifos/NV_NVDLA_SDP_MRDMA_cq_lib.v:806]
INFO: [Synth 8-638] synthesizing module 'nv_ram_rwsp_16x14' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/rams/fpga/model/nv_ram_rwsp_16x14.v:1]
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'nv_ram_rwsp_16x14' (228#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/rams/fpga/model/nv_ram_rwsp_16x14.v:1]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_MRDMA_cq_16x14' (229#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/fifos/NV_NVDLA_SDP_MRDMA_cq_lib.v:806]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_MRDMA_eg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_eg.v:18]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_MRDMA_EG_cmd' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_EG_cmd.v:10]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_MRDMA_EG_CMD_sfifo' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_EG_cmd.v:367]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_MRDMA_EG_CMD_sfifo_flopram_rwsa_4x13' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_EG_cmd.v:671]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_MRDMA_EG_CMD_sfifo_flopram_rwsa_4x13' (230#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_EG_cmd.v:671]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_MRDMA_EG_CMD_sfifo' (231#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_EG_cmd.v:367]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_MRDMA_EG_CMD_dfifo' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_EG_cmd.v:842]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_MRDMA_EG_CMD_dfifo_flopram_rwsa_4x15' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_EG_cmd.v:1146]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_MRDMA_EG_CMD_dfifo_flopram_rwsa_4x15' (232#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_EG_cmd.v:1146]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_MRDMA_EG_CMD_dfifo' (233#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_EG_cmd.v:842]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_MRDMA_EG_cmd' (234#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_EG_cmd.v:10]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_MRDMA_EG_din' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_EG_din.v:18]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_MRDMA_EG_lat_fifo_8x65' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/fifos/NV_NVDLA_SDP_MRDMA_EG_lat_fifo_lib.v:1275]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_MRDMA_EG_lat_fifo_8x65' (235#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/fifos/NV_NVDLA_SDP_MRDMA_EG_lat_fifo_lib.v:1275]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_RDMA_unpack' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_unpack.v:17]
	Parameter RATIO bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_RDMA_unpack' (236#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_unpack.v:17]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_MRDMA_EG_pfifo' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_EG_din.v:216]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_MRDMA_EG_pfifo' (237#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_EG_din.v:216]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_MRDMA_EG_din' (238#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_EG_din.v:18]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_MRDMA_EG_dout' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_EG_dout.v:18]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_MRDMA_EG_DOUT_pipe_p1' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_EG_dout.v:579]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_MRDMA_EG_DOUT_pipe_p1' (239#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_EG_dout.v:579]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_MRDMA_EG_dout' (240#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_EG_dout.v:18]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_MRDMA_eg' (241#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_eg.v:18]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_RDMA_dmaif' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_dmaif.v:17]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_RDMA_dmaif' (242#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_dmaif.v:17]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_mrdma' (243#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_mrdma.v:17]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_brdma' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_brdma.v:17]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_BRDMA_gate' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_BRDMA_gate.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_BRDMA_gate' (244#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_BRDMA_gate.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_RDMA_ig' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_ig.v:18]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_RDMA_ig' (245#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_ig.v:18]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_BRDMA_cq_16x16' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/fifos/NV_NVDLA_SDP_BRDMA_cq_lib.v:792]
INFO: [Synth 8-638] synthesizing module 'nv_ram_rwsp_16x16' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/rams/fpga/model/nv_ram_rwsp_16x16.v:1]
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'nv_ram_rwsp_16x16' (246#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/rams/fpga/model/nv_ram_rwsp_16x16.v:1]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_BRDMA_cq_16x16' (247#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/fifos/NV_NVDLA_SDP_BRDMA_cq_lib.v:792]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_RDMA_eg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_eg.v:18]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_RDMA_EG_ro' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_EG_ro.v:18]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_RDMA_EG_RO_dfifo' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_EG_ro.v:498]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_RDMA_EG_RO_dfifo' (248#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_EG_ro.v:498]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_RDMA_EG_RO_cfifo' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_EG_ro.v:597]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_EG_ro.v:949]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2' (249#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_EG_ro.v:949]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_RDMA_EG_RO_cfifo' (250#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_EG_ro.v:597]
INFO: [Synth 8-226] default block is never used [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_EG_ro.v:316]
INFO: [Synth 8-226] default block is never used [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_EG_ro.v:331]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_EG_ro.v:401]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1' (251#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_EG_ro.v:401]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_RDMA_EG_ro' (252#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_EG_ro.v:18]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_RDMA_eg' (253#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_eg.v:18]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_BRDMA_lat_fifo_16x65' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/fifos/NV_NVDLA_SDP_BRDMA_lat_fifo_lib.v:1274]
INFO: [Synth 8-638] synthesizing module 'nv_ram_rwsp_16x65' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/rams/fpga/model/nv_ram_rwsp_16x65.v:1]
	Parameter FORCE_CONTENTION_ASSERTION_RESET_ACTIVE bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'nv_ram_rwsp_16x65' (254#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/rams/fpga/model/nv_ram_rwsp_16x65.v:1]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_BRDMA_lat_fifo_16x65' (255#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/fifos/NV_NVDLA_SDP_BRDMA_lat_fifo_lib.v:1274]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_brdma' (256#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_brdma.v:17]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_RDMA_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_reg.v:18]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_RDMA_REG_single' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_single.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_RDMA_REG_single' (257#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_single.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_RDMA_REG_dual' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.v:17]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_RDMA_REG_dual' (258#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.v:17]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_RDMA_reg' (259#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_reg.v:18]
WARNING: [Synth 8-350] instance 'u_reg' of module 'NV_NVDLA_SDP_RDMA_reg' requires 62 connections, but only 42 given [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_rdma.v:260]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_rdma' (260#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_rdma.v:17]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_wdma' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_wdma.v:17]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_WDMA_gate' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_gate.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_WDMA_gate' (261#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_gate.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_WDMA_cmd' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_cmd.v:18]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_WDMA_CMD_sfifo' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_cmd.v:565]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_WDMA_CMD_sfifo_flopram_rwsa_4x15' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_cmd.v:869]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_WDMA_CMD_sfifo_flopram_rwsa_4x15' (262#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_cmd.v:869]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_WDMA_CMD_sfifo' (263#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_cmd.v:565]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_WDMA_CMD_dfifo' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_cmd.v:1040]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_WDMA_CMD_dfifo_flopram_rwsa_4x44' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_cmd.v:1344]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_WDMA_CMD_dfifo_flopram_rwsa_4x44' (264#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_cmd.v:1344]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_WDMA_CMD_dfifo' (265#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_cmd.v:1040]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_WDMA_cmd' (266#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_cmd.v:18]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_WDMA_dat' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_dat.v:17]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_WDMA_DAT_in' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_DAT_in.v:18]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_WDMA_DAT_IN_dfifo' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_DAT_in.v:421]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_WDMA_DAT_IN_dfifo' (267#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_DAT_in.v:421]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_WDMA_DAT_in' (268#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_DAT_in.v:18]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_WDMA_DAT_out' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_DAT_out.v:18]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_WDMA_DAT_out' (269#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_DAT_out.v:18]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_WDMA_dat' (270#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_dat.v:17]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_DMAIF_wr' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_DMAIF_wr.v:10]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_DMAIF_wr' (271#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_DMAIF_wr.v:10]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_WDMA_intr' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_intr.v:10]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_intr.v:294]
INFO: [Synth 8-226] default block is never used [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_intr.v:412]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo' (272#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_intr.v:294]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_WDMA_intr' (273#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_intr.v:10]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_wdma' (274#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_wdma.v:17]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_core' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_core.v:17]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_CORE_gate' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_gate.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_CORE_gate' (275#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_gate.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_RDMA_pack' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_pack.v:9]
	Parameter IW bound to: 256 - type: integer 
	Parameter CW bound to: 2 - type: integer 
	Parameter OW bound to: 32 - type: integer 
	Parameter RATIO bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_RDMA_pack' (276#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_pack.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_RDMA_pack__parameterized0' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_pack.v:9]
	Parameter IW bound to: 128 - type: integer 
	Parameter CW bound to: 1 - type: integer 
	Parameter OW bound to: 16 - type: integer 
	Parameter RATIO bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_RDMA_pack__parameterized0' (276#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_pack.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_cmux' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_cmux.v:18]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_CMUX_pipe_p1' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_cmux.v:129]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_CMUX_pipe_p1' (277#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_cmux.v:129]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_CMUX_pipe_p2' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_cmux.v:229]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_CMUX_pipe_p2' (278#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_cmux.v:229]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_cmux' (279#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_cmux.v:18]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_CORE_pack' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_pack.v:9]
	Parameter IW bound to: 32 - type: integer 
	Parameter OW bound to: 32 - type: integer 
	Parameter RATIO bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_CORE_pack' (280#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_pack.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_HLS_x1_int' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_x1_int.v:17]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_HLS_X_int_alu' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_alu.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_HLS_sync2data' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_sync2data.v:9]
	Parameter DATA1_WIDTH bound to: 16 - type: integer 
	Parameter DATA2_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_HLS_sync2data' (281#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_sync2data.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_HLS_shiftleftsu' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/NV_NVDLA_HLS_shiftleftsu.v:9]
	Parameter IN_WIDTH bound to: 16 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
	Parameter SHIFT_WIDTH bound to: 6 - type: integer 
	Parameter SHIFT_MAX bound to: 63 - type: integer 
	Parameter HIGH_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_HLS_shiftleftsu' (282#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/NV_NVDLA_HLS_shiftleftsu.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p1' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_alu.v:130]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p1' (283#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_alu.v:130]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p2' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_alu.v:341]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p2' (284#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_alu.v:341]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_HLS_X_int_alu' (285#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_alu.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_HLS_X_int_mul' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_mul.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_HLS_sync2data__parameterized0' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_sync2data.v:9]
	Parameter DATA1_WIDTH bound to: 16 - type: integer 
	Parameter DATA2_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_HLS_sync2data__parameterized0' (285#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_sync2data.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_HLS_prelu' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_prelu.v:9]
	Parameter IN_WIDTH bound to: 33 - type: integer 
	Parameter OP_WIDTH bound to: 16 - type: integer 
	Parameter OUT_WIDTH bound to: 49 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_HLS_prelu' (286#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_prelu.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_mul.v:100]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1' (287#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_mul.v:100]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_HLS_X_int_mul' (288#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_mul.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_HLS_X_int_trt' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_trt.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_HLS_shiftrightsu__parameterized0' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/NV_NVDLA_HLS_shiftrightsu.v:9]
	Parameter IN_WIDTH bound to: 49 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
	Parameter SHIFT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_HLS_shiftrightsu__parameterized0' (288#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/NV_NVDLA_HLS_shiftrightsu.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_HLS_X_INT_TRT_pipe_p1' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_trt.v:74]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_HLS_X_INT_TRT_pipe_p1' (289#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_trt.v:74]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_HLS_X_int_trt' (290#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_trt.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_HLS_X_int_relu' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_relu.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_HLS_relu' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_relu.v:9]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_HLS_relu' (291#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_relu.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_HLS_X_INT_RELU_pipe_p1' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_relu.v:59]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_HLS_X_INT_RELU_pipe_p1' (292#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_relu.v:59]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_HLS_X_int_relu' (293#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_relu.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_HLS_x1_int' (294#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_x1_int.v:17]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_CORE_unpack' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_unpack.v:9]
	Parameter IW bound to: 32 - type: integer 
	Parameter OW bound to: 32 - type: integer 
	Parameter RATIO bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_CORE_unpack' (295#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_unpack.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_HLS_c' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_c.v:17]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_HLS_C_int' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_C_int.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_HLS_C_INT_pipe_p1' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_C_int.v:167]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_HLS_C_INT_pipe_p1' (296#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_C_int.v:167]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_HLS_C_INT_pipe_p2' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_C_int.v:372]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_HLS_C_INT_pipe_p2' (297#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_C_int.v:372]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_HLS_shiftrightsatsu' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/NV_NVDLA_HLS_shiftrightsatsu.v:9]
	Parameter IN_WIDTH bound to: 49 - type: integer 
	Parameter OUT_WIDTH bound to: 17 - type: integer 
	Parameter SHIFT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_HLS_shiftrightsatsu' (298#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/vlibs/NV_NVDLA_HLS_shiftrightsatsu.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_HLS_C_INT_pipe_p3' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_C_int.v:577]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_HLS_C_INT_pipe_p3' (299#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_C_int.v:577]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_HLS_C_INT_pipe_p4' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_C_int.v:788]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_HLS_C_INT_pipe_p4' (300#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_C_int.v:788]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_HLS_C_int' (301#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_C_int.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_HLS_c' (302#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_c.v:17]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_CORE_unpack__parameterized0' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_unpack.v:9]
	Parameter IW bound to: 8 - type: integer 
	Parameter OW bound to: 64 - type: integer 
	Parameter RATIO bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_CORE_unpack__parameterized0' (302#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_unpack.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_CORE_pipe_p11' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_core.v:651]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_CORE_pipe_p11' (303#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_core.v:651]
WARNING: [Synth 8-3848] Net flop_bn_data_out_pvld in module/entity NV_NVDLA_SDP_core does not have driver. [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_core.v:202]
WARNING: [Synth 8-3848] Net flop_bn_data_out_pd in module/entity NV_NVDLA_SDP_core does not have driver. [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_core.v:204]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_core' (304#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_core.v:17]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_reg.v:18]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_REG_single' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_REG_single.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_REG_single' (305#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_REG_single.v:9]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_SDP_REG_dual' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_REG_dual.v:17]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_REG_dual' (306#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_REG_dual.v:17]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_SDP_reg' (307#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_reg.v:18]
WARNING: [Synth 8-350] instance 'u_reg' of module 'NV_NVDLA_SDP_reg' requires 117 connections, but only 55 given [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_sdp.v:302]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_sdp' (308#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_sdp.v:17]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_partition_p' (309#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/top/NV_NVDLA_partition_p.v:35]
INFO: [Synth 8-256] done synthesizing module 'NV_nvdla' (310#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/top/NV_nvdla.v:57]
WARNING: [Synth 8-689] width (1) of port connection 'nvdla_pwrbus_ram_c_pd' does not match port width (32) of module 'NV_nvdla' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/nv_nvdla_wrapper.v:145]
WARNING: [Synth 8-689] width (1) of port connection 'nvdla_pwrbus_ram_ma_pd' does not match port width (32) of module 'NV_nvdla' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/nv_nvdla_wrapper.v:146]
WARNING: [Synth 8-689] width (1) of port connection 'nvdla_pwrbus_ram_mb_pd' does not match port width (32) of module 'NV_nvdla' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/nv_nvdla_wrapper.v:147]
WARNING: [Synth 8-689] width (1) of port connection 'nvdla_pwrbus_ram_p_pd' does not match port width (32) of module 'NV_nvdla' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/nv_nvdla_wrapper.v:148]
WARNING: [Synth 8-689] width (1) of port connection 'nvdla_pwrbus_ram_o_pd' does not match port width (32) of module 'NV_nvdla' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/nv_nvdla_wrapper.v:149]
WARNING: [Synth 8-689] width (1) of port connection 'nvdla_pwrbus_ram_a_pd' does not match port width (32) of module 'NV_nvdla' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/nv_nvdla_wrapper.v:150]
INFO: [Synth 8-638] synthesizing module 'NV_NVDLA_apb2csb' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/apb2csb/NV_NVDLA_apb2csb.v:9]
INFO: [Synth 8-256] done synthesizing module 'NV_NVDLA_apb2csb' (311#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/apb2csb/NV_NVDLA_apb2csb.v:9]
WARNING: [Synth 8-3848] Net csb2nvdla_ready in module/entity nv_nvdla_wrapper does not have driver. [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/nv_nvdla_wrapper.v:87]
INFO: [Synth 8-256] done synthesizing module 'nv_nvdla_wrapper' (312#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/nv_nvdla_wrapper.v:8]
INFO: [Synth 8-256] done synthesizing module 'base_zynq_nv_nvdla_wrapper_0_1' (313#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_nv_nvdla_wrapper_0_1/synth/base_zynq_nv_nvdla_wrapper_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'base_zynq_processing_system7_0_0' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_processing_system7_0_0/synth/base_zynq_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/home/fra/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (314#1) [/home/fra/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/home/fra/Vivado/2017.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (315#1) [/home/fra/Vivado/2017.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/home/fra/Vivado/2017.4/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'PS7' (316#1) [/home/fra/Vivado/2017.4/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (317#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_processing_system7_0_0/synth/base_zynq_processing_system7_0_0.v:451]
INFO: [Synth 8-256] done synthesizing module 'base_zynq_processing_system7_0_0' (318#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_processing_system7_0_0/synth/base_zynq_processing_system7_0_0.v:60]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'base_zynq_processing_system7_0_0' requires 108 connections, but only 101 given [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/synth/base_zynq.v:335]
INFO: [Synth 8-638] synthesizing module 'base_zynq_ps7_0_axi_periph_0' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/synth/base_zynq.v:508]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1JB4A1T' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/synth/base_zynq.v:808]
INFO: [Synth 8-638] synthesizing module 'base_zynq_auto_pc_0' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_auto_pc_0/synth/base_zynq_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_axi_protocol_converter' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_aw_channel' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_cmd_translator' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_incr_cmd' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_incr_cmd' (319#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_wrap_cmd' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_wrap_cmd' (320#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_cmd_translator' (321#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm' (322#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_aw_channel' (323#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_b_channel' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo' (324#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0' (324#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_b_channel' (325#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_ar_channel' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm' (326#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_ar_channel' (327#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_r_channel' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1' (327#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2' (327#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s_r_channel' (328#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' (329#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized0' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized0' (329#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized1' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized1' (329#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized2' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized2' (329#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (330#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (331#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice' (332#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4395]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized0' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized3' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized3' (332#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized4' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized4' (332#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized5' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized5' (332#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized6' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized6' (332#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (332#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (332#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized0' (332#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4650]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_b2s' (333#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_axi_protocol_converter' (334#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'base_zynq_auto_pc_0' (335#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_auto_pc_0/synth/base_zynq_auto_pc_0.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'base_zynq_auto_pc_0' requires 59 connections, but only 56 given [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/synth/base_zynq.v:1039]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1JB4A1T' (336#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/synth/base_zynq.v:808]
INFO: [Synth 8-256] done synthesizing module 'base_zynq_ps7_0_axi_periph_0' (337#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/synth/base_zynq.v:508]
INFO: [Synth 8-638] synthesizing module 'base_zynq_rst_ps7_0_50M_0' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_rst_ps7_0_50M_0/synth/base_zynq_rst_ps7_0_50M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_rst_ps7_0_50M_0/synth/base_zynq_rst_ps7_0_50M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/home/fra/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689' bound to instance 'POR_SRL_I' of component 'SRL16' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (337#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (337#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'base_zynq_rst_ps7_0_50M_0' (338#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_rst_ps7_0_50M_0/synth/base_zynq_rst_ps7_0_50M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_ps7_0_50M' of module 'base_zynq_rst_ps7_0_50M_0' requires 10 connections, but only 7 given [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/synth/base_zynq.v:498]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'base_zynq' (339#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/synth/base_zynq.v:13]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'base_zynq_wrapper' (340#1) [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/hdl/base_zynq_wrapper.vhd:40]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arburst[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arburst[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlock[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axic_register_slice__parameterized6 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axic_register_slice__parameterized6 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axic_register_slice__parameterized3 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axic_register_slice__parameterized3 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axic_register_slice__parameterized5 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axic_register_slice__parameterized5 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axic_register_slice__parameterized4 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axic_register_slice__parameterized4 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axi_register_slice__parameterized0 has unconnected port aclk2x
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axic_register_slice__parameterized0 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axic_register_slice__parameterized0 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_15_axi_register_slice has unconnected port aclk2x
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm has unconnected port s_arlen[7]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm has unconnected port s_arlen[6]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm has unconnected port s_arlen[5]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm has unconnected port s_arlen[4]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm has unconnected port s_arlen[3]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm has unconnected port s_arlen[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:16 ; elapsed = 00:01:59 . Memory (MB): peak = 1801.590 ; gain = 605.660 ; free physical = 241 ; free virtual = 22407
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u_arb:reg2dp_rd_weight4[7] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:reg2dp_rd_weight4[6] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:reg2dp_rd_weight4[5] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:reg2dp_rd_weight4[4] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:reg2dp_rd_weight4[3] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:reg2dp_rd_weight4[2] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:reg2dp_rd_weight4[1] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:reg2dp_rd_weight4[0] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:reg2dp_rd_weight5[7] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:reg2dp_rd_weight5[6] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:reg2dp_rd_weight5[5] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:reg2dp_rd_weight5[4] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:reg2dp_rd_weight5[3] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:reg2dp_rd_weight5[2] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:reg2dp_rd_weight5[1] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:reg2dp_rd_weight5[0] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:reg2dp_rd_weight6[7] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:reg2dp_rd_weight6[6] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:reg2dp_rd_weight6[5] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:reg2dp_rd_weight6[4] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:reg2dp_rd_weight6[3] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:reg2dp_rd_weight6[2] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:reg2dp_rd_weight6[1] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:reg2dp_rd_weight6[0] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_valid to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_pd[42] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_pd[41] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_pd[40] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_pd[39] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_pd[38] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_pd[37] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_pd[36] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_pd[35] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_pd[34] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_pd[33] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_pd[32] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_pd[31] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_pd[30] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_pd[29] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_pd[28] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_pd[27] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_pd[26] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_pd[25] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_pd[24] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_pd[23] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_pd[22] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_pd[21] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_pd[20] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_pd[19] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_pd[18] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_pd[17] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_pd[16] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_pd[15] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_pd[14] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_pd[13] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_pd[12] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_pd[11] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_pd[10] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_pd[9] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_pd[8] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_pd[7] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_pd[6] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_pd[5] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_pd[4] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_pd[3] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_pd[2] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_pd[1] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req4_pd[0] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req5_valid to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req5_pd[42] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req5_pd[41] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req5_pd[40] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req5_pd[39] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req5_pd[38] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req5_pd[37] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req5_pd[36] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req5_pd[35] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req5_pd[34] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req5_pd[33] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req5_pd[32] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req5_pd[31] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req5_pd[30] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req5_pd[29] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req5_pd[28] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req5_pd[27] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req5_pd[26] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req5_pd[25] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req5_pd[24] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req5_pd[23] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req5_pd[22] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req5_pd[21] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req5_pd[20] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req5_pd[19] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req5_pd[18] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req5_pd[17] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req5_pd[16] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req5_pd[15] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req5_pd[14] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req5_pd[13] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
WARNING: [Synth 8-3295] tying undriven pin u_arb:bpt2arb_req5_pd[12] to constant 0 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v:214]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:21 ; elapsed = 00:02:05 . Memory (MB): peak = 1801.590 ; gain = 605.660 ; free physical = 237 ; free virtual = 22486
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_processing_system7_0_0/base_zynq_processing_system7_0_0.xdc] for cell 'base_zynq_i/processing_system7_0/inst'
Finished Parsing XDC File [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_processing_system7_0_0/base_zynq_processing_system7_0_0.xdc] for cell 'base_zynq_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_processing_system7_0_0/base_zynq_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_zynq_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_zynq_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_rst_ps7_0_50M_0/base_zynq_rst_ps7_0_50M_0_board.xdc] for cell 'base_zynq_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_rst_ps7_0_50M_0/base_zynq_rst_ps7_0_50M_0_board.xdc] for cell 'base_zynq_i/rst_ps7_0_50M/U0'
Parsing XDC File [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_rst_ps7_0_50M_0/base_zynq_rst_ps7_0_50M_0.xdc] for cell 'base_zynq_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_rst_ps7_0_50M_0/base_zynq_rst_ps7_0_50M_0.xdc] for cell 'base_zynq_i/rst_ps7_0_50M/U0'
Parsing XDC File [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/ip/ip_1/bd_4622_psr_aclk_0_board.xdc] for cell 'base_zynq_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/ip/ip_1/bd_4622_psr_aclk_0_board.xdc] for cell 'base_zynq_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/ip/ip_1/bd_4622_psr_aclk_0.xdc] for cell 'base_zynq_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ip/base_zynq_axi_smc_0/bd_0/ip/ip_1/bd_4622_psr_aclk_0.xdc] for cell 'base_zynq_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_zynq_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_zynq_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/home/fra/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_zynq_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/fra/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/fra/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_zynq_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/fra/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_zynq_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/fra/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/fra/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_zynq_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/fra/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_zynq_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/fra/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/fra/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_zynq_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/fra/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_zynq_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/fra/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/fra/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_zynq_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/fra/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_zynq_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/home/fra/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/home/fra/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'base_zynq_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fra/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_zynq_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_zynq_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  FDR => FDRE: 24 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2496.887 ; gain = 0.000 ; free physical = 161 ; free virtual = 21666
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:31 ; elapsed = 00:03:44 . Memory (MB): peak = 2496.887 ; gain = 1300.957 ; free physical = 598 ; free virtual = 22232
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:31 ; elapsed = 00:03:44 . Memory (MB): peak = 2496.887 ; gain = 1300.957 ; free physical = 598 ; free virtual = 22231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for base_zynq_i/processing_system7_0/inst. (constraint file  /media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.runs/synth_1/dont_touch.xdc, line 79).
Applied set_property DONT_TOUCH = true for base_zynq_i/rst_ps7_0_50M/U0. (constraint file  /media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.runs/synth_1/dont_touch.xdc, line 82).
Applied set_property DONT_TOUCH = true for base_zynq_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_zynq_i/apb_bridge_wrapper_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_zynq_i/apb_bridge_wrapper_0/inst/axi_apb_bridge. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_zynq_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_zynq_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_zynq_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_zynq_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_zynq_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_zynq_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_zynq_i/nv_nvdla_wrapper_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_zynq_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_zynq_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_zynq_i/rst_ps7_0_50M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:31 ; elapsed = 00:03:45 . Memory (MB): peak = 2496.887 ; gain = 1300.957 ; free physical = 590 ; free virtual = 22226
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'axi_wr_rd_cs_reg' in module 'axilite_sif'
INFO: [Synth 8-5544] ROM "axi_wr_rd_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_wr_rd_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "gen_endpoint.r_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_resume" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_rd_data" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'req_pd_reg' and it is trimmed from '63' to '56' bits. [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_csb.v:118]
INFO: [Synth 8-4471] merging register 'dma2bpt_req_ready_reg' into 'skid_flop_dma2bpt_req_ready_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_bpt.v:414]
INFO: [Synth 8-4471] merging register 'in_rdy_p_reg' into 'skid_flop_in_rdy_p_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_bpt.v:514]
INFO: [Synth 8-4471] merging register 'bpt2arb_req_ready_reg' into 'skid_flop_bpt2arb_req_ready_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_arb.v:461]
INFO: [Synth 8-5544] ROM "gnt_pre" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gnt_pre" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gnt_pre" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gnt_pre" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gnt_pre" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gnt_pre" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gnt_pre" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gnt_pre" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'arb_out_rdy_reg' into 'skid_flop_arb_out_rdy_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_arb.v:558]
INFO: [Synth 8-4471] merging register 'axi_cmd_rdy_reg' into 'skid_flop_axi_cmd_rdy_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_cvt.v:253]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_cvt.v:102]
INFO: [Synth 8-4471] merging register 'noc2mcif_axi_r_rready_reg' into 'skid_flop_noc2mcif_axi_r_rready_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:465]
INFO: [Synth 8-4471] merging register 'rq_rd_pvld_int_reg' into 'rq_rd_pvld_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v:746]
INFO: [Synth 8-4471] merging register 'dma2bpt_req_ready_reg' into 'skid_flop_dma2bpt_req_ready_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:362]
INFO: [Synth 8-4471] merging register 'ipipe_rdy_p_reg' into 'skid_flop_ipipe_rdy_p_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:462]
INFO: [Synth 8-4471] merging register 'dfifo_wr_prdy_reg' into 'skid_flop_dfifo_wr_prdy_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v:621]
INFO: [Synth 8-4471] merging register 'dfifo_rd_pvld_int_reg' into 'dfifo_rd_pvld_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v:656]
INFO: [Synth 8-5544] ROM "gnt_pre" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gnt_pre" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gnt_pre" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'axi_cmd_rdy_reg' into 'skid_flop_axi_cmd_rdy_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:602]
INFO: [Synth 8-4471] merging register 'axi_dat_rdy_reg' into 'skid_flop_axi_dat_rdy_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:702]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v:274]
INFO: [Synth 8-4471] merging register 'rd_take_dly_cg_reg' into 'rd_take_dly_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_cq.v:2043]
INFO: [Synth 8-4471] merging register 'noc2mcif_axi_b_bready_reg' into 'skid_flop_noc2mcif_axi_b_bready_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_eg.v:288]
WARNING: [Synth 8-3936] Found unconnected internal register 'req_pd_reg' and it is trimmed from '63' to '56' bits. [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/glb/NV_NVDLA_GLB_csb.v:132]
INFO: [Synth 8-4471] merging register 'mc_dma_rd_req_rdy_f_reg' into 'skid_flop_mc_dma_rd_req_rdy_f_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_DMAIF_rdreq.v:63]
INFO: [Synth 8-4471] merging register 'mcif_rd_rsp_ready_reg' into 'skid_flop_mcif_rd_rsp_ready_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_DMAIF_rdrsp.v:81]
INFO: [Synth 8-4471] merging register 'dma_rd_rsp_rdy_f_reg' into 'skid_flop_dma_rd_rsp_rdy_f_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/nocif/NV_NVDLA_DMAIF_rdrsp.v:184]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v:1087]
INFO: [Synth 8-5544] ROM "wt2status_state_w1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'dc2sbuf_p0_rd_en_reg' into 'cbuf_wr_en_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:2463]
INFO: [Synth 8-4471] merging register 'dc_rd_stall_cen_reg' into 'dc_rd_latency_cen_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:3211]
INFO: [Synth 8-5544] ROM "dc2status_state_w1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:927]
INFO: [Synth 8-5544] ROM "dc2status_state_w1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'pixel_data_expand_reg' into 'pixel_packed_10b_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_ctrl.v:849]
INFO: [Synth 8-4471] merging register 'pixel_data_shrink_reg' into 'pixel_packed_10b_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_ctrl.v:863]
INFO: [Synth 8-5544] ROM "img2status_state_w1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pixel_planar_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel_order_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel_planar0_sft_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pixel_planar1_sft_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "pixel_planar0_mask_nxt" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "pixel_planar1_mask_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'pre_sub_h_end_d1_reg[3:0]' into 'pre_sub_h_st_d1_reg[3:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_sg.v:652]
INFO: [Synth 8-4471] merging register 'pre_entry_end_d1_reg[14:0]' into 'pre_entry_st_d1_reg[14:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_sg.v:694]
INFO: [Synth 8-4471] merging register 'req_grant_end_d1_reg' into 'req_line_end_d1_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_sg.v:1181]
INFO: [Synth 8-4471] merging register 'img_rd_stall_cen_reg' into 'img_rd_latency_cen_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_sg.v:2182]
INFO: [Synth 8-4471] merging register 'rd_p0_vld_d1_reg' into 'rd_vld_d1_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_pack.v:1095]
INFO: [Synth 8-4471] merging register 'rd_loop_end_d1_reg' into 'rd_sub_h_end_d1_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_pack.v:1519]
INFO: [Synth 8-4471] merging register 'rd_loop_end_d2_reg' into 'rd_sub_h_end_d2_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_pack.v:1689]
INFO: [Synth 8-4471] merging register 'rd_loop_end_d3_reg' into 'rd_sub_h_end_d3_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_pack.v:1824]
INFO: [Synth 8-4471] merging register 'pk_rsp_loop_end_d1_reg' into 'pk_rsp_sub_h_end_d1_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_pack.v:1964]
INFO: [Synth 8-4471] merging register 'skid_flop_req_mc_in_prdy_reg' into 'req_mc_in_prdy_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dma_mux.v:123]
INFO: [Synth 8-4471] merging register 'rsp_mc_in_prdy_reg' into 'skid_flop_rsp_mc_in_prdy_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dma_mux.v:245]
INFO: [Synth 8-4471] merging register 'chn_sync_prdy_reg' into 'p1_skid_ready_flop_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_CVT_cell.v:199]
INFO: [Synth 8-4471] merging register 'sub_out_prdy_reg' into 'p2_skid_ready_flop_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_CVT_cell.v:404]
INFO: [Synth 8-4471] merging register 'tru_out_prdy_reg' into 'p3_skid_ready_flop_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_CVT_cell.v:609]
INFO: [Synth 8-4471] merging register 'cvt_wr_en_d1_reg' into 'cvt_out_vld_d1_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:906]
INFO: [Synth 8-4471] merging register 'op_en_d0_reg' into 'cvt_out_vld_d2_reg' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:1258]
INFO: [Synth 8-4471] merging register 'bank0_ram1_wr_addr_d2_reg[7:0]' into 'bank0_ram0_wr_addr_d2_reg[7:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:1846]
INFO: [Synth 8-4471] merging register 'bank1_ram1_wr_addr_d2_reg[7:0]' into 'bank1_ram0_wr_addr_d2_reg[7:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:1886]
INFO: [Synth 8-4471] merging register 'bank2_ram1_wr_addr_d2_reg[7:0]' into 'bank2_ram0_wr_addr_d2_reg[7:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:1926]
INFO: [Synth 8-4471] merging register 'bank3_ram1_wr_addr_d2_reg[7:0]' into 'bank3_ram0_wr_addr_d2_reg[7:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:1966]
INFO: [Synth 8-4471] merging register 'bank4_ram1_wr_addr_d2_reg[7:0]' into 'bank4_ram0_wr_addr_d2_reg[7:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2006]
INFO: [Synth 8-4471] merging register 'bank5_ram1_wr_addr_d2_reg[7:0]' into 'bank5_ram0_wr_addr_d2_reg[7:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2046]
INFO: [Synth 8-4471] merging register 'bank6_ram1_wr_addr_d2_reg[7:0]' into 'bank6_ram0_wr_addr_d2_reg[7:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2086]
INFO: [Synth 8-4471] merging register 'bank7_ram1_wr_addr_d2_reg[7:0]' into 'bank7_ram0_wr_addr_d2_reg[7:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2126]
INFO: [Synth 8-4471] merging register 'bank8_ram1_wr_addr_d2_reg[7:0]' into 'bank8_ram0_wr_addr_d2_reg[7:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2166]
INFO: [Synth 8-4471] merging register 'bank9_ram1_wr_addr_d2_reg[7:0]' into 'bank9_ram0_wr_addr_d2_reg[7:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2206]
INFO: [Synth 8-4471] merging register 'bank10_ram1_wr_addr_d2_reg[7:0]' into 'bank10_ram0_wr_addr_d2_reg[7:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2246]
INFO: [Synth 8-4471] merging register 'bank11_ram1_wr_addr_d2_reg[7:0]' into 'bank11_ram0_wr_addr_d2_reg[7:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2286]
INFO: [Synth 8-4471] merging register 'bank12_ram1_wr_addr_d2_reg[7:0]' into 'bank12_ram0_wr_addr_d2_reg[7:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2326]
INFO: [Synth 8-4471] merging register 'bank13_ram1_wr_addr_d2_reg[7:0]' into 'bank13_ram0_wr_addr_d2_reg[7:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2366]
INFO: [Synth 8-4471] merging register 'bank14_ram1_wr_addr_d2_reg[7:0]' into 'bank14_ram0_wr_addr_d2_reg[7:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2406]
INFO: [Synth 8-4471] merging register 'bank15_ram1_wr_addr_d2_reg[7:0]' into 'bank15_ram0_wr_addr_d2_reg[7:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2446]
INFO: [Synth 8-4471] merging register 'bank16_ram1_wr_addr_d2_reg[7:0]' into 'bank16_ram0_wr_addr_d2_reg[7:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2486]
INFO: [Synth 8-4471] merging register 'bank17_ram1_wr_addr_d2_reg[7:0]' into 'bank17_ram0_wr_addr_d2_reg[7:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2526]
INFO: [Synth 8-4471] merging register 'bank18_ram1_wr_addr_d2_reg[7:0]' into 'bank18_ram0_wr_addr_d2_reg[7:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2566]
INFO: [Synth 8-4471] merging register 'bank19_ram1_wr_addr_d2_reg[7:0]' into 'bank19_ram0_wr_addr_d2_reg[7:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2606]
INFO: [Synth 8-4471] merging register 'bank20_ram1_wr_addr_d2_reg[7:0]' into 'bank20_ram0_wr_addr_d2_reg[7:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2646]
INFO: [Synth 8-4471] merging register 'bank21_ram1_wr_addr_d2_reg[7:0]' into 'bank21_ram0_wr_addr_d2_reg[7:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2686]
INFO: [Synth 8-4471] merging register 'bank22_ram1_wr_addr_d2_reg[7:0]' into 'bank22_ram0_wr_addr_d2_reg[7:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2726]
INFO: [Synth 8-4471] merging register 'bank23_ram1_wr_addr_d2_reg[7:0]' into 'bank23_ram0_wr_addr_d2_reg[7:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2766]
INFO: [Synth 8-4471] merging register 'bank24_ram1_wr_addr_d2_reg[7:0]' into 'bank24_ram0_wr_addr_d2_reg[7:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2806]
INFO: [Synth 8-4471] merging register 'bank25_ram1_wr_addr_d2_reg[7:0]' into 'bank25_ram0_wr_addr_d2_reg[7:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2846]
INFO: [Synth 8-4471] merging register 'bank26_ram1_wr_addr_d2_reg[7:0]' into 'bank26_ram0_wr_addr_d2_reg[7:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2886]
INFO: [Synth 8-4471] merging register 'bank27_ram1_wr_addr_d2_reg[7:0]' into 'bank27_ram0_wr_addr_d2_reg[7:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2926]
INFO: [Synth 8-4471] merging register 'bank28_ram1_wr_addr_d2_reg[7:0]' into 'bank28_ram0_wr_addr_d2_reg[7:0]' [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v:2966]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "lower_limit_w" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cur_r1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_WL_dec.v:333]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_wl.v:1698]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_wl.v:1697]
INFO: [Synth 8-5544] ROM "sub_h_mask_3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'dat_rsp_l1_sft_d3_reg' and it is trimmed from '64' to '16' bits. [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:4364]
WARNING: [Synth 8-3936] Found unconnected internal register 'dat_rsp_l1_sft_d2_reg' and it is trimmed from '64' to '16' bits. [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:4412]
WARNING: [Synth 8-3936] Found unconnected internal register 'dat_rsp_l0_sft_d3_reg' and it is trimmed from '64' to '16' bits. [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:4364]
WARNING: [Synth 8-3936] Found unconnected internal register 'dat_rsp_l0_sft_d2_reg' and it is trimmed from '64' to '16' bits. [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:4392]
WARNING: [Synth 8-3936] Found unconnected internal register 'dat_rsp_l0_sft_d1_reg' and it is trimmed from '64' to '32' bits. [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:4365]
WARNING: [Synth 8-3936] Found unconnected internal register 'dat_rsp_l2_sft_d3_reg' and it is trimmed from '64' to '16' bits. [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:4364]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:2915]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:3000]
INFO: [Synth 8-5544] ROM "dat_rsp_cur_h_mask_p3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dat_rsp_cur_h_mask_p3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rsp_sft_cnt_l0_sub" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rsp_sft_cnt_l1_sub" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rsp_sft_cnt_l2_sub" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rsp_sft_cnt_l3_sub" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dat_rsp_cur_h_mask_p2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cacc/NV_NVDLA_CACC_calculator.v:852]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_unpack.v:62]
INFO: [Synth 8-5544] ROM "pack_seq0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pack_seq1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pack_seq2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pack_seq3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pack_seq0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pack_seq1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pack_seq2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pack_seq3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_EG_din.v:125]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_eg.v:151]
INFO: [Synth 8-5544] ROM "pack_seg0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pack_seg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pack_seg2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pack_seg3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pack_seg4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pack_seg5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pack_seg6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pack_seg7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_core.v:640]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_core.v:630]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_core.v:631]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_core.v:636]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_core.v:637]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_core.v:640]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                axi_idle |                              000 |                              000
               read_wait |                              001 |                              110
                    read |                              010 |                              101
                 rd_resp |                              011 |                              111
              write_wait |                              100 |                              011
            write_w_wait |                              101 |                              010
                   write |                              110 |                              001
                 wr_resp |                              111 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_wr_rd_cs_reg' using encoding 'sequential' in module 'axilite_sif'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:37 ; elapsed = 00:05:02 . Memory (MB): peak = 2496.887 ; gain = 1300.957 ; free physical = 184 ; free virtual = 20852
---------------------------------------------------------------------------------
WARNING: [Synth 8-5866] 'dont_touch' attribute is found on instance 'base_zynq_i' of module 'base_zynq'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'dont_touch' attribute is found on instance 'base_zynq_i/apb_bridge_wrapper_0' of module 'base_zynq_apb_bridge_wrapper_0_0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'dont_touch' attribute is found on instance 'base_zynq_i/apb_bridge_wrapper_0/inst/axi_apb_bridge' of module 'axi_apb_bridge_0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'dont_touch' attribute is found on instance 'base_zynq_i/axi_smc' of module 'base_zynq_axi_smc_0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst' of module 'sc_exit_v1_0_6_top'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'base_zynq_i/axi_smc/inst/m00_sc2axi/inst' of module 'sc_sc2axi_v1_0_5_top'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'base_zynq_i/axi_smc/inst/s00_axi2sc/inst' of module 'sc_axi2sc_v1_0_5_top'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst' of module 'sc_mmu_v1_0_5_top'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst' of module 'sc_si_converter_v1_0_5_top'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'base_zynq_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst' of module 'sc_transaction_regulator_v1_0_6_top'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'base_zynq_i/axi_smc/inst/s00_nodes/s00_ar_node/inst' of module 'sc_node_v1_0_7_top'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'dont_touch' attribute is found on instance 'base_zynq_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory' of module 'xpm_memory_sdpram'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'xpm_memory_sdpram:/xpm_memory_base_inst' of module 'xpm_memory_base'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'base_zynq_i/axi_smc/inst/s00_nodes/s00_aw_node/inst' of module 'sc_node_v1_0_7_top__parameterized0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'dont_touch' attribute is found on instance 'base_zynq_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory' of module 'xpm_memory_sdpram'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'xpm_memory_sdpram:/xpm_memory_base_inst' of module 'xpm_memory_base'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'base_zynq_i/axi_smc/inst/s00_nodes/s00_b_node/inst' of module 'sc_node_v1_0_7_top__parameterized1'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'dont_touch' attribute is found on instance 'base_zynq_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory' of module 'xpm_memory_sdpram__parameterized0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'base_zynq_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst' of module 'xpm_memory_base__parameterized0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'base_zynq_i/axi_smc/inst/s00_nodes/s00_r_node/inst' of module 'sc_node_v1_0_7_top__parameterized2'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'dont_touch' attribute is found on instance 'base_zynq_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory' of module 'xpm_memory_sdpram__parameterized1'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'base_zynq_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst' of module 'xpm_memory_base__parameterized1'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'base_zynq_i/axi_smc/inst/s00_nodes/s00_w_node/inst' of module 'sc_node_v1_0_7_top__parameterized3'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'dont_touch' attribute is found on instance 'base_zynq_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory' of module 'xpm_memory_sdpram__parameterized2'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'base_zynq_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst' of module 'xpm_memory_base__parameterized2'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'dont_touch' attribute is found on instance 'base_zynq_i/nv_nvdla_wrapper_0' of module 'base_zynq_nv_nvdla_wrapper_0_1'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'dont_touch' attribute is found on instance 'base_zynq_i/processing_system7_0' of module 'base_zynq_processing_system7_0_0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'dont_touch' attribute is found on instance 'base_zynq_i/processing_system7_0/inst' of module 'processing_system7_v5_5_processing_system7'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'dont_touch' attribute is found on instance 'base_zynq_i/ps7_0_axi_periph' of module 'base_zynq_ps7_0_axi_periph_0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'dont_touch' attribute is found on instance 'base_zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc' of module 'base_zynq_auto_pc_0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'dont_touch' attribute is found on instance 'base_zynq_i/rst_ps7_0_50M' of module 'base_zynq_rst_ps7_0_50M_0'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'dont_touch' attribute is found on instance 'base_zynq_i/rst_ps7_0_50M/U0' of module 'proc_sys_reset__parameterized1'. So gated clock conversion will not be possible for this module.
INFO: [Synth 8-223] decloning instance 'NV_NVDLA_sync3d:/UJ_dft_xclamp_ctrl_hold_sync_i' (NV_BLKBOX_SRC0) to 'NV_NVDLA_sync3d:/UJ_dft_xclamp_scan_hold_sync_i'
INFO: [Synth 8-223] decloning instance 'NV_NVDLA_sync3d_s:/UJ_dft_xclamp_ctrl_hold_sync_i' (NV_BLKBOX_SRC0) to 'NV_NVDLA_sync3d_s:/UJ_dft_xclamp_scan_hold_sync_i'
INFO: [Synth 8-223] decloning instance 'base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_ic/u_sync_core_intr/UJ_dft_xclamp_ctrl_hold_sync_i' (NV_BLKBOX_SRC0) to 'base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_glb/u_ic/u_sync_core_intr/UJ_dft_xclamp_scan_hold_sync_i'
INFO: [Synth 8-223] decloning instance 'base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_csc_dla_clk_ovr_on_sync' (NV_NVDLA_sync3d) to 'base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_cdma_dla_clk_ovr_on_sync'
INFO: [Synth 8-223] decloning instance 'base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_global_csc_clk_ovr_on_sync' (NV_NVDLA_sync3d_s) to 'base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_global_cdma_clk_ovr_on_sync'
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM M_reg. We will not be able to pipeline it. This may degrade performance. 

Report RTL Partitions: 
+------+-------------------------------------------------+------------+----------+
|      |RTL Partition                                    |Replication |Instances |
+------+-------------------------------------------------+------------+----------+
|1     |sc_util_v1_0_2_axi_reg_stall                     |          13|      6601|
|2     |sc_exit_v1_0_6_top__GC0                          |           1|      4098|
|3     |sc_mmu_v1_0_5_top__GCB0                          |           1|     23707|
|4     |sc_mmu_v1_0_5_top__GCB1                          |           1|     16324|
|5     |sc_transaction_regulator_v1_0_6_singleorder__GC0 |           1|       211|
|6     |sc_transaction_regulator_v1_0_6_top__GC0         |           1|         2|
|7     |bd_4622_s00sic_0                                 |           1|       217|
|8     |bd_4622__GC0                                     |           1|      2172|
|9     |NV_NVDLA_MCIF_read                               |           1|     33243|
|10    |NV_NVDLA_mcif__GB1                               |           1|     12312|
|11    |NV_NVDLA_partition_o__GC0                        |           1|      4303|
|12    |NV_NVDLA_cdma__GB0                               |           1|     17667|
|13    |NV_NVDLA_CDMA_img                                |           1|     17589|
|14    |NV_NVDLA_CDMA_cvt                                |           1|     10760|
|15    |NV_NVDLA_CDMA_dma_mux                            |           1|       640|
|16    |NV_NVDLA_cdma__GB4                               |           1|     25686|
|17    |NV_NVDLA_cbuf                                    |           1|     50726|
|18    |NV_NVDLA_partition_c__GCB1                       |           1|     28099|
|19    |NV_NVDLA_sdp__GB0                                |           1|     36504|
|20    |NV_NVDLA_sdp__GB1                                |           1|     15641|
|21    |NV_NVDLA_partition_p__GC0                        |           1|        18|
|22    |NV_nvdla__GC0                                    |           1|     24980|
|23    |NV_NVDLA_apb2csb                                 |           1|        19|
|24    |base_zynq__GC0                                   |           1|      3396|
+------+-------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 2     
	   2 Input     61 Bit       Adders := 6     
	   2 Input     58 Bit       Adders := 1     
	   2 Input     35 Bit       Adders := 8     
	   2 Input     33 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 23    
	   4 Input     32 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 10    
	   2 Input     22 Bit       Adders := 4     
	   2 Input     19 Bit       Adders := 1     
	   8 Input     19 Bit       Adders := 8     
	   3 Input     18 Bit       Adders := 9     
	   2 Input     18 Bit       Adders := 5     
	   3 Input     17 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 11    
	   4 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 9     
	   3 Input     16 Bit       Adders := 2     
	   4 Input     16 Bit       Adders := 2     
	   3 Input     15 Bit       Adders := 6     
	   2 Input     15 Bit       Adders := 10    
	   4 Input     15 Bit       Adders := 6     
	   2 Input     14 Bit       Adders := 31    
	   3 Input     14 Bit       Adders := 12    
	   4 Input     14 Bit       Adders := 4     
	   2 Input     13 Bit       Adders := 7     
	   2 Input     12 Bit       Adders := 10    
	   3 Input     11 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 11    
	   4 Input     11 Bit       Adders := 2     
	   4 Input     10 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 22    
	   3 Input      9 Bit       Adders := 9     
	   4 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 44    
	   4 Input      8 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 24    
	   3 Input      7 Bit       Adders := 3     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 57    
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 46    
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 60    
	   4 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 99    
	   4 Input      3 Bit       Adders := 3     
	   3 Input      3 Bit       Adders := 4     
	   5 Input      3 Bit       Adders := 2     
	   6 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 46    
	   3 Input      2 Bit       Adders := 3     
	   5 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 121   
	   3 Input      1 Bit         XORs := 4     
+---Registers : 
	             2178 Bit    Registers := 28    
	             1024 Bit    Registers := 2     
	              512 Bit    Registers := 16    
	              272 Bit    Registers := 2     
	              258 Bit    Registers := 2     
	              256 Bit    Registers := 3     
	              129 Bit    Registers := 4     
	              128 Bit    Registers := 4     
	               66 Bit    Registers := 10    
	               65 Bit    Registers := 41    
	               64 Bit    Registers := 237   
	               63 Bit    Registers := 8     
	               61 Bit    Registers := 7     
	               56 Bit    Registers := 2     
	               50 Bit    Registers := 19    
	               49 Bit    Registers := 2     
	               48 Bit    Registers := 2     
	               47 Bit    Registers := 31    
	               46 Bit    Registers := 1     
	               45 Bit    Registers := 4     
	               44 Bit    Registers := 4     
	               43 Bit    Registers := 16    
	               41 Bit    Registers := 2     
	               38 Bit    Registers := 4     
	               36 Bit    Registers := 8     
	               35 Bit    Registers := 8     
	               34 Bit    Registers := 51    
	               33 Bit    Registers := 11    
	               32 Bit    Registers := 193   
	               31 Bit    Registers := 16    
	               29 Bit    Registers := 14    
	               28 Bit    Registers := 4     
	               27 Bit    Registers := 4     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	               22 Bit    Registers := 3     
	               21 Bit    Registers := 2     
	               20 Bit    Registers := 5     
	               19 Bit    Registers := 41    
	               18 Bit    Registers := 33    
	               17 Bit    Registers := 24    
	               16 Bit    Registers := 81    
	               15 Bit    Registers := 54    
	               14 Bit    Registers := 86    
	               13 Bit    Registers := 65    
	               12 Bit    Registers := 21    
	               11 Bit    Registers := 144   
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 51    
	                8 Bit    Registers := 634   
	                7 Bit    Registers := 47    
	                6 Bit    Registers := 69    
	                5 Bit    Registers := 103   
	                4 Bit    Registers := 116   
	                3 Bit    Registers := 129   
	                2 Bit    Registers := 158   
	                1 Bit    Registers := 2237  
+---Multipliers : 
	                16x33  Multipliers := 2     
+---RAMs : 
	              16K Bit         RAMs := 64    
	               4K Bit         RAMs := 2     
	               2K Bit         RAMs := 1     
	               1K Bit         RAMs := 2     
	             1024 Bit         RAMs := 16    
	              768 Bit         RAMs := 3     
	              520 Bit         RAMs := 2     
	              256 Bit         RAMs := 1     
	              224 Bit         RAMs := 1     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 14    
	   4 Input    512 Bit        Muxes := 4     
	   2 Input    258 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 4     
	   2 Input    255 Bit        Muxes := 1     
	   2 Input    129 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 9     
	   3 Input    128 Bit        Muxes := 2     
	   2 Input     66 Bit        Muxes := 7     
	   4 Input     65 Bit        Muxes := 3     
	   2 Input     65 Bit        Muxes := 12    
	   2 Input     64 Bit        Muxes := 58    
	   3 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 5     
	   2 Input     61 Bit        Muxes := 7     
	   4 Input     50 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 4     
	   2 Input     47 Bit        Muxes := 17    
	   2 Input     43 Bit        Muxes := 8     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 35    
	   2 Input     33 Bit        Muxes := 17    
	   8 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 169   
	   5 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 11    
	  25 Input     32 Bit        Muxes := 2     
	  50 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 9     
	 105 Input     28 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 3     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 16    
	   2 Input     17 Bit        Muxes := 17    
	   3 Input     17 Bit        Muxes := 9     
	   3 Input     16 Bit        Muxes := 11    
	   2 Input     16 Bit        Muxes := 86    
	   2 Input     15 Bit        Muxes := 41    
	   2 Input     14 Bit        Muxes := 58    
	   5 Input     14 Bit        Muxes := 1     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 41    
	   8 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 12    
	   2 Input     11 Bit        Muxes := 24    
	  11 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 52    
	   8 Input     10 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 24    
	   2 Input      8 Bit        Muxes := 184   
	   9 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 12    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 30    
	   8 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 35    
	   7 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 83    
	   6 Input      5 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 68    
	   5 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 138   
	   5 Input      3 Bit        Muxes := 8     
	   9 Input      3 Bit        Muxes := 8     
	   4 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 2     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 214   
	   3 Input      2 Bit        Muxes := 18    
	   4 Input      2 Bit        Muxes := 15    
	   8 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 82    
	   4 Input      1 Bit        Muxes := 48    
	  10 Input      1 Bit        Muxes := 29    
	   7 Input      1 Bit        Muxes := 43    
	  12 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1268  
	   3 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sc_util_v1_0_2_axi_reg_stall 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 3     
Module sc_exit_v1_0_6_b_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module sc_util_v1_0_2_axic_reg_srl_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_6_a_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module sc_exit_v1_0_6_w_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_6_a_axi3_conv__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module sc_exit_v1_0_6_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 3     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_exit_v1_0_6_exit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_exit_v1_0_6_top 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_mmu_v1_0_5_addr_decoder__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module sc_mmu_v1_0_5_addr_decoder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module sc_mmu_v1_0_5_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 1     
Module sc_mmu_v1_0_5_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 5     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 18    
	   4 Input      1 Bit        Muxes := 4     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_si_converter_v1_0_5_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_si_converter_v1_0_5_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_axic_reg_srl_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_transaction_regulator_v1_0_6_singleorder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sc_transaction_regulator_v1_0_6_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module sc_util_v1_0_2_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_mi_handler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_mi_handler__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_mi_handler__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_ingress__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_7_mi_handler__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_pipeline__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_2_counter__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_2_xpm_memory_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_2_counter__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_7_ingress__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_7_mi_handler__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_7_top__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1__1 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2__1 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_bpt__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1__2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2__2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_bpt__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1__3 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2__3 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_bpt__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_bpt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_ARB_pipe__1 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_ARB_pipe__2 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_ARB_pipe__3 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_ARB_pipe__4 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_ARB_pipe__5 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_ARB_pipe__6 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_ARB_pipe 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module read_ig_arb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 11    
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	  11 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 46    
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 82    
	   9 Input      8 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 82    
Module NV_NVDLA_MCIF_READ_IG_ARB_pipe_out 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_CVT_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               38 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     38 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_IG_cvt 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_EG_pipe_pr 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x512__1 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 4     
+---Muxes : 
	   4 Input    512 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x512__2 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 4     
+---Muxes : 
	   4 Input    512 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x512__3 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 4     
+---Muxes : 
	   4 Input    512 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x512 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 4     
+---Muxes : 
	   4 Input    512 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_READ_EG_lat_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_MCIF_READ_EG_OUT_pipe__1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_READ_EG_OUT_pipe__2 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_READ_EG_OUT_pipe__3 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_READ_EG_OUT_pipe 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_CSB_reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 22    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_csb 
Detailed RTL Component Info : 
+---Registers : 
	               56 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p2 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p3 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_WRITE_IG_BPT_dfifo 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_bpt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_ARB_pipe__1 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo_flopram_rwsa_4x65__1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 4     
+---Muxes : 
	   4 Input     65 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_MCIF_WRITE_IG_ARB_pipe__2 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo_flopram_rwsa_4x65__2 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 4     
+---Muxes : 
	   4 Input     65 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_MCIF_WRITE_IG_ARB_pipe 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo_flopram_rwsa_4x65 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 4     
+---Muxes : 
	   4 Input     65 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module write_ig_arb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 17    
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 11    
	   5 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   7 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_arb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p2 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p3 
Detailed RTL Component Info : 
+---Registers : 
	               38 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     38 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p4 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_IG_cvt 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module nv_ram_rws_256x3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module nv_ram_rwst_256x8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module NV_NVDLA_MCIF_WRITE_cq 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 13    
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                9 Bit    Registers := 11    
	                8 Bit    Registers := 11    
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 16    
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input    255 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 41    
	   2 Input      2 Bit        Muxes := 37    
	   2 Input      1 Bit        Muxes := 360   
Module NV_NVDLA_MCIF_WRITE_EG_pipe 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_MCIF_WRITE_eg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MUX2D4__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC2DO_C_PP__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module MUX2D4__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX2D4__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC2DO_C_PP__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module MUX2D4__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX2D4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC2DO_C_PP__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module MUX2D4__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_core_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MUX2D4__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC2DO_C_PP__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module MUX2D4__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX2HDD2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module MUX2HDD2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO_S_PPP__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module NV_NVDLA_CFGROM_rom 
Detailed RTL Component Info : 
+---Muxes : 
	 105 Input     28 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
Module NV_NVDLA_cfgrom 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_CSB_MASTER_falcon2csb_fifo_flopram_rwa_4x50 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 5     
+---Muxes : 
	   4 Input     50 Bit        Muxes := 1     
Module NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr_strict__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
Module p_SSYNC3DO_C_PPP__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module p_STRICTSYNC3DOTM_C_PPP__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module p_SSYNC3DO_C_PPP__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module p_STRICTSYNC3DOTM_C_PPP__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module p_SSYNC3DO_C_PPP__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module p_STRICTSYNC3DOTM_C_PPP__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                3 Bit    Registers := 1     
Module NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr_strict 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
Module p_SSYNC3DO_C_PPP__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module p_STRICTSYNC3DOTM_C_PPP__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module p_SSYNC3DO_C_PPP__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module p_STRICTSYNC3DOTM_C_PPP__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module p_SSYNC3DO_C_PPP 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module p_STRICTSYNC3DOTM_C_PPP 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                3 Bit    Registers := 1     
Module NV_NVDLA_CSB_MASTER_falcon2csb_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               50 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_CSB_MASTER_csb2falcon_fifo_flopram_rwa_2x34 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 3     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
Module NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr_strict__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module p_SSYNC3DO_C_PPP__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module p_STRICTSYNC3DOTM_C_PPP__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module p_SSYNC3DO_C_PPP__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module p_STRICTSYNC3DOTM_C_PPP__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                2 Bit    Registers := 1     
Module NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr_strict 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module p_SSYNC3DO_C_PPP__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module p_STRICTSYNC3DOTM_C_PPP__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module p_SSYNC3DO_C_PPP__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module p_STRICTSYNC3DOTM_C_PPP__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                2 Bit    Registers := 1     
Module NV_NVDLA_CSB_MASTER_csb2falcon_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               34 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_csb_master 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 11    
	               34 Bit    Registers := 10    
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 20    
Module NV_NVDLA_GLB_CSB_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_GLB_csb 
Detailed RTL Component Info : 
+---Registers : 
	               56 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module MUX2HDD2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO_C_PPP__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module NV_NVDLA_GLB_ic 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module NV_NVDLA_CDMA_IMG_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 4     
	   3 Input     14 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   4 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 14    
	   8 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_DMAIF_rdreq__2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_DMAIF_rdrsp__2 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module nv_ram_rwsp_128x11 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module NV_NVDLA_CDMA_IMG_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
	   2 Input      7 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_CDMA_IMG_sg2pack_fifo_flopram_rwsa_128x11 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 128   
Module NV_NVDLA_CDMA_IMG_sg2pack_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_CDMA_IMG_sg 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     29 Bit       Adders := 2     
	   3 Input     15 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 2     
	   4 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 7     
	               32 Bit    Registers := 2     
	               29 Bit    Registers := 2     
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 34    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
Module NV_NVDLA_CDMA_IMG_pack 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 4     
	               15 Bit    Registers := 5     
	               14 Bit    Registers := 4     
	                8 Bit    Registers := 14    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 33    
	   2 Input     15 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 27    
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module NV_NVDLA_CDMA_dma_mux 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 2     
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p1__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p2__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_shiftrightsu__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__1 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p3__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_cell__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p1__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p2__2 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_shiftrightsu__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__2 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p3__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_cell__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p1__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p2__3 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_shiftrightsu__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__3 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p3__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_cell__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p1__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p2__4 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_shiftrightsu__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__4 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p3__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_cell__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p1__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p2__5 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_shiftrightsu__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__5 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p3__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_cell__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p1__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p2__6 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_shiftrightsu__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__6 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__parameterized0__6 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p3__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_cell__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p1__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p2__7 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_shiftrightsu__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__7 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__parameterized0__7 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p3__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_cell__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p2 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_shiftrightsu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__8 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__parameterized0__8 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_CVT_CELL_pipe_p3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_CVT_cell 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_cvt 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               17 Bit    Registers := 14    
	               16 Bit    Registers := 11    
	                8 Bit    Registers := 7     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CDMA_single_reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_dual_reg__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
	               28 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 7     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_dual_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
	               28 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 7     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CDMA_regfile 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               63 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 16    
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 32    
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 23    
Module NV_NVDLA_DMAIF_rdreq__1 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_DMAIF_rdrsp__1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module nv_ram_rwsp_8x65__1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---RAMs : 
	              520 Bit         RAMs := 1     
Module NV_NVDLA_CDMA_WT_8ATMM_fifo_65x8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module nv_ram_rwsp_128x6__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module NV_NVDLA_CDMA_WT_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
	   2 Input      7 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_CDMA_wt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     58 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 3     
	   2 Input     17 Bit       Adders := 1     
	   4 Input     17 Bit       Adders := 2     
	   3 Input     15 Bit       Adders := 1     
	   4 Input     14 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               61 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	               26 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 4     
	               15 Bit    Registers := 5     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     61 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 24    
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module NV_NVDLA_DMAIF_rdreq__3 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_DMAIF_rdrsp__3 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module nv_ram_rwsp_128x6 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module NV_NVDLA_CDMA_DC_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
	   2 Input      7 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_CDMA_dc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     61 Bit       Adders := 6     
	   2 Input     32 Bit       Adders := 4     
	   2 Input     18 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   4 Input     16 Bit       Adders := 1     
	   4 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 4     
	   3 Input     14 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   3 Input     11 Bit       Adders := 3     
	   4 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 7     
	   2 Input      5 Bit       Adders := 3     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               61 Bit    Registers := 5     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 11    
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 7     
	               14 Bit    Registers := 16    
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input     61 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 6     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 9     
	   5 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 6     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 33    
	   5 Input      1 Bit        Muxes := 1     
Module nv_ram_rws_16x64__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64__15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module nv_ram_rws_16x64 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module NV_NVDLA_CDMA_shared_buffer 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 34    
Module NV_NVDLA_CDMA_status 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   4 Input     15 Bit       Adders := 2     
	   3 Input     15 Bit       Adders := 1     
	   4 Input     14 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 12    
	               14 Bit    Registers := 10    
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module nv_ram_rws_256x64__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__28 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__30 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__32 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__34 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__36 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__37 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__38 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__39 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__40 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__41 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__42 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__43 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__44 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__45 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__46 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__47 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__48 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__49 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__50 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__51 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__52 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__53 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__54 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__55 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__56 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__57 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__58 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__59 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__60 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__61 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__62 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64__63 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module nv_ram_rws_256x64 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module NV_NVDLA_cbuf 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 162   
	               14 Bit    Registers := 2     
	                8 Bit    Registers := 96    
	                7 Bit    Registers := 5     
	                1 Bit    Registers := 648   
Module MUX2HDD2__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module MUX2HDD2__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO_S_PPP__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module MUX2D4__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC2DO_C_PP__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module MUX2D4__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_CSC_single_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CSC_dual_reg__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 9     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	  25 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CSC_dual_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 9     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	  25 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CSC_regfile 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module NV_NVDLA_CSC_SG_dat_fifo_flopram_rwsa_4x33 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 5     
Module NV_NVDLA_CSC_SG_dat_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_CSC_SG_wt_fifo_flopram_rwsa_4x20 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 5     
Module NV_NVDLA_CSC_SG_wt_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_CSC_sg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 4     
	   4 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 6     
	   3 Input     14 Bit       Adders := 1     
	   4 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
	   4 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               31 Bit    Registers := 1     
	               22 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 8     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 7     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     22 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 10    
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 19    
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
Module NV_NVDLA_CSC_WL_dec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   4 Input      3 Bit       Adders := 1     
	   5 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 21    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
Module NV_NVDLA_CSC_wl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
	   3 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 2     
	   4 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   5 Input      3 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               36 Bit    Registers := 6     
	               31 Bit    Registers := 6     
	               18 Bit    Registers := 1     
	               15 Bit    Registers := 5     
	               14 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 32    
	                7 Bit    Registers := 5     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 45    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 12    
	   2 Input     15 Bit        Muxes := 12    
	   2 Input     14 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module NV_NVDLA_CSC_dl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
	   2 Input     15 Bit       Adders := 2     
	   3 Input     15 Bit       Adders := 1     
	   4 Input     15 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 8     
	   4 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 4     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 8     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 9     
	               29 Bit    Registers := 6     
	               27 Bit    Registers := 4     
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	               15 Bit    Registers := 6     
	               14 Bit    Registers := 26    
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 10    
	                8 Bit    Registers := 37    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 73    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 11    
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 23    
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
Module NV_NVDLA_SDP_MRDMA_gate 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_MRDMA_ig 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               29 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module nv_ram_rwsp_16x14 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---RAMs : 
	              224 Bit         RAMs := 1     
Module NV_NVDLA_SDP_MRDMA_cq_16x14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_MRDMA_EG_CMD_sfifo_flopram_rwsa_4x13 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 4     
Module NV_NVDLA_SDP_MRDMA_EG_CMD_sfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_MRDMA_EG_CMD_dfifo_flopram_rwsa_4x15 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 4     
Module NV_NVDLA_SDP_MRDMA_EG_CMD_dfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_MRDMA_EG_cmd 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module nv_ram_rwsp_8x65 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---RAMs : 
	              520 Bit         RAMs := 1     
Module NV_NVDLA_SDP_MRDMA_EG_lat_fifo_8x65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_RDMA_unpack 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_MRDMA_EG_pfifo__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_MRDMA_EG_pfifo__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_MRDMA_EG_pfifo__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_MRDMA_EG_pfifo 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_MRDMA_EG_din 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module NV_NVDLA_SDP_MRDMA_EG_DOUT_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	              258 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    258 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_MRDMA_EG_dout 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 4     
Module NV_NVDLA_DMAIF_rdreq 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_DMAIF_rdrsp 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_RDMA_dmaif 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_mrdma 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_BRDMA_gate 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_RDMA_ig 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               29 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 6     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module nv_ram_rwsp_16x16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module NV_NVDLA_SDP_BRDMA_cq_16x16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_RDMA_unpack__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
Module NV_NVDLA_SDP_RDMA_EG_RO_cfifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1__1 
Detailed RTL Component Info : 
+---Registers : 
	              129 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    129 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_ro__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   3 Input    128 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_dfifo 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
Module NV_NVDLA_SDP_RDMA_EG_RO_cfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	              129 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    129 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_EG_ro 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   3 Input    128 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_eg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   5 Input      2 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module nv_ram_rwsp_16x65 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module NV_NVDLA_SDP_BRDMA_lat_fifo_16x65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_DMAIF_rdreq__4 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_DMAIF_rdrsp__4 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_RDMA_dmaif__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module NV_NVDLA_SDP_brdma 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_REG_single 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_REG_dual__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 19    
	               13 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_REG_dual 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 19    
	               13 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_RDMA_reg 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               63 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 12    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 31    
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 23    
Module NV_NVDLA_SDP_rdma 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_RDMA_pack 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_RDMA_pack__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_RDMA_pack__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_CMUX_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_CMUX_pipe_p2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_cmux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_CORE_pack 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_sync2data 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module NV_NVDLA_HLS_shiftleftsu 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p2 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_HLS_X_int_alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_SDP_HLS_sync2data__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module NV_NVDLA_SDP_HLS_prelu 
Detailed RTL Component Info : 
+---Multipliers : 
	                16x33  Multipliers := 1     
+---Muxes : 
	   2 Input     49 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     50 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_HLS_X_int_mul 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_HLS_shiftrightsu__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_X_INT_TRT_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_HLS_X_int_trt 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_relu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_X_INT_RELU_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_HLS_X_int_relu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_CORE_unpack 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_C_INT_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_HLS_C_INT_pipe_p2 
Detailed RTL Component Info : 
+---Registers : 
	               49 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     49 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_shiftrightsatsu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_C_INT_pipe_p3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_saturate 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_HLS_saturate__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module NV_NVDLA_SDP_HLS_C_INT_pipe_p4 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_HLS_C_int 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Multipliers : 
	                16x33  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_SDP_HLS_c 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_SDP_CORE_unpack__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module NV_NVDLA_SDP_CORE_pipe_p11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_core 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module NV_NVDLA_SDP_WDMA_CMD_sfifo_flopram_rwsa_4x15 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 4     
Module NV_NVDLA_SDP_WDMA_CMD_sfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_WDMA_CMD_dfifo_flopram_rwsa_4x44 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 4     
Module NV_NVDLA_SDP_WDMA_CMD_dfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_WDMA_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_WDMA_DAT_IN_dfifo__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_WDMA_DAT_IN_dfifo__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_WDMA_DAT_IN_dfifo__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_WDMA_DAT_IN_dfifo 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_WDMA_DAT_in 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_SDP_WDMA_DAT_out 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_DMAIF_wr 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_SDP_WDMA_intr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module NV_NVDLA_SDP_wdma 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NV_NVDLA_SDP_REG_single 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_REG_dual__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 10    
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 32    
+---Muxes : 
	  50 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_REG_dual 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 10    
	               16 Bit    Registers := 7     
	               13 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 32    
+---Muxes : 
	  50 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_SDP_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               63 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 20    
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 30    
	   2 Input     16 Bit        Muxes := 7     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 42    
Module MUX2D4__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC2DO_C_PP__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module MUX2D4__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX2HDD2__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module MUX2HDD2__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO_S_PPP__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module MUX2D4__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC2DO_C_PP__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module MUX2D4__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX2HDD2__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module MUX2HDD2__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO_S_PPP__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module NV_NVDLA_CMAC_CORE_cfg__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module NV_NVDLA_CMAC_CORE_rt_in__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 36    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CMAC_CORE_active__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 104   
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module NV_NVDLA_CMAC_CORE_mac__7 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module NV_NVDLA_CMAC_CORE_mac__6 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module NV_NVDLA_CMAC_CORE_mac__5 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module NV_NVDLA_CMAC_CORE_mac__4 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module NV_NVDLA_CMAC_CORE_rt_out__1 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 8     
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_CMAC_core__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module NV_NVDLA_CMAC_REG_single__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CMAC_REG_dual__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CMAC_REG_dual__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CMAC_reg__1 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module MUX2D4__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC2DO_C_PP 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module MUX2D4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX2HDD2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module MUX2HDD2__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO_S_PPP 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module NV_NVDLA_CMAC_CORE_cfg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module NV_NVDLA_CMAC_CORE_rt_in 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 36    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CMAC_CORE_active 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 104   
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module NV_NVDLA_CMAC_CORE_mac__1 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module NV_NVDLA_CMAC_CORE_mac__2 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module NV_NVDLA_CMAC_CORE_mac__3 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module NV_NVDLA_CMAC_CORE_mac 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module NV_NVDLA_CMAC_CORE_rt_out 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 8     
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module NV_NVDLA_CMAC_core 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module NV_NVDLA_CMAC_REG_single 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CMAC_REG_dual__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CMAC_REG_dual 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CMAC_reg 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module MUX2D4__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC2DO_C_PP__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module MUX2D4__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX2HDD2__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module MUX2HDD2__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module p_SSYNC3DO_S_PPP__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module NV_NVDLA_CACC_single_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CACC_dual_reg__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               13 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CACC_dual_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               13 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NV_NVDLA_CACC_regfile 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               63 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module NV_NVDLA_CACC_assembly_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module nv_ram_rws_16x272 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module NV_NVDLA_CACC_assembly_buffer 
Detailed RTL Component Info : 
+---Registers : 
	              272 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NV_NVDLA_CACC_CALC_int8__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
Module NV_NVDLA_CACC_CALC_int8__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
Module NV_NVDLA_CACC_CALC_int8__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
Module NV_NVDLA_CACC_CALC_int8__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
Module NV_NVDLA_CACC_CALC_int8__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
Module NV_NVDLA_CACC_CALC_int8__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
Module NV_NVDLA_CACC_CALC_int8__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
Module NV_NVDLA_CACC_CALC_int8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
Module NV_NVDLA_CACC_calculator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   6 Input      3 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	              272 Bit    Registers := 1     
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module NV_NVDLA_CACC_delivery_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module nv_ram_rws_16x256 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module NV_NVDLA_CACC_delivery_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NV_NVDLA_apb2csb 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module multiplexor 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axilite_sif 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 8     
Module apb_mif 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 5     
Module axi_protocol_converter_v2_1_15_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_15_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_15_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_15_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_15_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_15_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "u_NV_NVDLA_CFGROM_rom/reg_rd_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.srcs/sources_1/bd/base_zynq/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3886] merging instance 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[7]' (FDRE) to 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/num_transactions_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[4]' (FDRE) to 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/num_transactions_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[5]' (FDRE) to 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/num_transactions_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[6]' (FDRE) to 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/num_transactions_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[7]' (FDRE) to 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[4]' (FDRE) to 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[5]' (FDRE) to 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[6]' (FDRE) to 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[1] )
INFO: [Synth 8-3886] merging instance 'base_zynq_i/axi_smc/insti_0/clk_map/psr_aclk/U0/SEQ/core_dec_reg[1]' (FD) to 'base_zynq_i/axi_smc/insti_0/clk_map/psr_aclk/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/insti_0/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/insti_0/\clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/axi_smc/insti_0/\clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg )
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.gen_no_downsizer.inst_fifo_req_suppress/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_node_v1_0_7_top.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3]) is unused and will be removed from module sc_node_v1_0_7_top.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2]) is unused and will be removed from module sc_node_v1_0_7_top.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1]) is unused and will be removed from module sc_node_v1_0_7_top.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.gen_no_downsizer.inst_fifo_req_suppress/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized0.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.gen_no_downsizer.inst_fifo_req_suppress/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized1.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.gen_no_downsizer.inst_fifo_req_suppress/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized2.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized2.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized2.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized2.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized2.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/gen_normal_area.gen_no_downsizer.inst_fifo_req_suppress/gen_pipe[1].pipe_reg[1][0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized3.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized3.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized3.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized3.
WARNING: [Synth 8-3332] Sequential element (inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0]) is unused and will be removed from module sc_node_v1_0_7_top__parameterized3.
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[32]' (FDCE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[6]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[6]' (FDCE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[31]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[8]' (FDCE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[31]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[10]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[11]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[32]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[11]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[11]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[14]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[11]' (FDCE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[31]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[12]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[13]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[12]' (FDCE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[27]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[13]' (FDCE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[27]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[14]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[15]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[14]' (FDCE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[27]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[15]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[22]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[15]' (FDCE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[27]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[22]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[23]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[22]' (FDCE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[27]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[23]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[24]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[23]' (FDCE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[27]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[24]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[25]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[24]' (FDCE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[31]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[25]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[26]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[25]' (FDCE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[31]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[26]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[27]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[26]' (FDCE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[27]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[27]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[28]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[28]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[29]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[28]' (FDCE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[31]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[29]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[30]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[29]' (FDCE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[31]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[30]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[31]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[30]' (FDCE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/\u_NV_NVDLA_glb/u_csb/glb2csb_resp_pd_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/\u_NV_NVDLA_cfgrom/cfgrom2csb_resp_pd_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/\u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/rd_clk_rd_dft_mgate/p_clkgate/qd_reg )
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[6]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[8]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[32]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[8]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[8]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[11]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/glb_resp_pd_reg[10]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/glb_resp_pd_reg[11]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/glb_resp_pd_reg[32]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/glb_resp_pd_reg[11]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/glb_resp_pd_reg[11]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/glb_resp_pd_reg[14]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[11]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[24]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/glb_resp_pd_reg[12]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/glb_resp_pd_reg[13]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[12]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[13]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[13]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[14]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/glb_resp_pd_reg[14]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/glb_resp_pd_reg[15]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[14]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[15]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/glb_resp_pd_reg[15]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/glb_resp_pd_reg[22]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[15]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[22]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/glb_resp_pd_reg[22]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/glb_resp_pd_reg[23]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[22]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[23]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/glb_resp_pd_reg[23]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/glb_resp_pd_reg[24]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[23]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[26]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/glb_resp_pd_reg[24]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/glb_resp_pd_reg[25]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[24]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[25]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/glb_resp_pd_reg[25]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/glb_resp_pd_reg[26]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[25]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[28]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/glb_resp_pd_reg[26]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/glb_resp_pd_reg[27]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[26]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[27]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/glb_resp_pd_reg[27]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/glb_resp_pd_reg[28]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/glb_resp_pd_reg[28]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/glb_resp_pd_reg[29]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[28]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[29]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/glb_resp_pd_reg[29]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/glb_resp_pd_reg[30]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[29]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[30]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/glb_resp_pd_reg[30]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/glb_resp_pd_reg[31]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[30]' (FDE) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/\u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/wr_clk_wr_dft_mgate/p_clkgate/qd_reg )
INFO: [Synth 8-3886] merging instance 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_clk_rd_dft_mgate/p_clkgate/qd_reg' (FD_1) to 'base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_dft_mgate/p_clkgate/qd_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/\u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_dft_mgate/p_clkgate/qd_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/\u_NV_NVDLA_csb_master/glb_resp_pd_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_zynq_i/nv_nvdla_wrapper_0/u_partition_oi_1/\u_NV_NVDLA_csb_master/cfgrom_resp_pd_reg[31] )
INFO: [Synth 8-3886] merging instance 'base_zynq_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[0]' (FDR) to 'base_zynq_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]' (FDR) to 'base_zynq_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]' (FDR) to 'base_zynq_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[1]' (FDR) to 'base_zynq_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]' (FDR) to 'base_zynq_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]' (FDR) to 'base_zynq_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[65]) is unused and will be removed from module base_zynq_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[64]) is unused and will be removed from module base_zynq_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[63]) is unused and will be removed from module base_zynq_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[62]) is unused and will be removed from module base_zynq_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[49]) is unused and will be removed from module base_zynq_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[48]) is unused and will be removed from module base_zynq_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[43]) is unused and will be removed from module base_zynq_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[42]) is unused and will be removed from module base_zynq_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[41]) is unused and will be removed from module base_zynq_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[40]) is unused and will be removed from module base_zynq_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[37]) is unused and will be removed from module base_zynq_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[49]) is unused and will be removed from module base_zynq_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[48]) is unused and will be removed from module base_zynq_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[43]) is unused and will be removed from module base_zynq_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[42]) is unused and will be removed from module base_zynq_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[41]) is unused and will be removed from module base_zynq_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[40]) is unused and will be removed from module base_zynq_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[37]) is unused and will be removed from module base_zynq_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[65]) is unused and will be removed from module base_zynq_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[64]) is unused and will be removed from module base_zynq_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[63]) is unused and will be removed from module base_zynq_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[62]) is unused and will be removed from module base_zynq_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[49]) is unused and will be removed from module base_zynq_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[48]) is unused and will be removed from module base_zynq_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[43]) is unused and will be removed from module base_zynq_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[42]) is unused and will be removed from module base_zynq_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[41]) is unused and will be removed from module base_zynq_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[40]) is unused and will be removed from module base_zynq_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[37]) is unused and will be removed from module base_zynq_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[49]) is unused and will be removed from module base_zynq_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[48]) is unused and will be removed from module base_zynq_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[43]) is unused and will be removed from module base_zynq_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[42]) is unused and will be removed from module base_zynq_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[41]) is unused and will be removed from module base_zynq_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[40]) is unused and will be removed from module base_zynq_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[37]) is unused and will be removed from module base_zynq_auto_pc_0.
INFO: [Synth 8-3886] merging instance 'base_zynq_i/i_0/rst_ps7_0_50M/U0/SEQ/pr_dec_reg[1]' (FD) to 'base_zynq_i/i_0/rst_ps7_0_50M/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/i_0/rst_ps7_0_50M/U0/SEQ/bsr_dec_reg[1]' (FD) to 'base_zynq_i/i_0/rst_ps7_0_50M/U0/SEQ/core_dec_reg[1]'
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized1.
INFO: [Synth 8-3886] merging instance 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[6]' (FDRE) to 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[6]' (FDRE) to 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/access_is_incr_q_reg'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/areset_d_reg[0]' (FD) to 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/areset_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/areset_d_reg[1]' (FD) to 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/areset_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[2]' (FDRE) to 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[3]' (FDRE) to 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[4]' (FDRE) to 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[5]' (FDRE) to 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[6]' (FDRE) to 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[7]' (FDRE) to 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[8]' (FDRE) to 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[9]' (FDRE) to 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[10]' (FDRE) to 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[11]' (FDRE) to 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[12]' (FDRE) to 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[13]' (FDRE) to 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[14]' (FDRE) to 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[15]' (FDRE) to 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[16]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[16]' (FDRE) to 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[17]'
INFO: [Synth 8-3886] merging instance 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[17]' (FDRE) to 'base_zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/i_0/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[18]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_2_axi_reg_stall:/\skid_buffer_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall:/\skid_buffer_reg[1025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall:/\skid_buffer_reg[1026] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_2_axi_reg_stall:/\skid_buffer_reg[1027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall:/\skid_buffer_reg[1028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall:/\skid_buffer_reg[1133] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_2_axi_reg_stall:/\m_vector_i_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall:/\m_vector_i_reg[1025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall:/\m_vector_i_reg[1026] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_2_axi_reg_stall:/\m_vector_i_reg[1027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall:/\m_vector_i_reg[1028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall:/\m_vector_i_reg[1133] )
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[2177]) is unused and will be removed from module sc_util_v1_0_2_axi_reg_stall.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[2176]) is unused and will be removed from module sc_util_v1_0_2_axi_reg_stall.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[2175]) is unused and will be removed from module sc_util_v1_0_2_axi_reg_stall.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[2174]) is unused and will be removed from module sc_util_v1_0_2_axi_reg_stall.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[2173]) is unused and will be removed from module sc_util_v1_0_2_axi_reg_stall.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[2172]) is unused and will be removed from module sc_util_v1_0_2_axi_reg_stall.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[2171]) is unused and will be removed from module sc_util_v1_0_2_axi_reg_stall.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[2170]) is unused and will be removed from module sc_util_v1_0_2_axi_reg_stall.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[2169]) is unused and will be removed from module sc_util_v1_0_2_axi_reg_stall.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[2168]) is unused and will be removed from module sc_util_v1_0_2_axi_reg_stall.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[2167]) is unused and will be removed from module sc_util_v1_0_2_axi_reg_stall.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[2166]) is unused and will be removed from module sc_util_v1_0_2_axi_reg_stall.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[2165]) is unused and will be removed from module sc_util_v1_0_2_axi_reg_stall.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[2164]) is unused and will be removed from module sc_util_v1_0_2_axi_reg_stall.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[2163]) is unused and will be removed from module sc_util_v1_0_2_axi_reg_stall.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[2162]) is unused and will be removed from module sc_util_v1_0_2_axi_reg_stall.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[2161]) is unused and will be removed from module sc_util_v1_0_2_axi_reg_stall.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[2160]) is unused and will be removed from module sc_util_v1_0_2_axi_reg_stall.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[2159]) is unused and will be removed from module sc_util_v1_0_2_axi_reg_stall.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[2158]) is unused and will be removed from module sc_util_v1_0_2_axi_reg_stall.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[2157]) is unused and will be removed from module sc_util_v1_0_2_axi_reg_stall.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[2156]) is unused and will be removed from module sc_util_v1_0_2_axi_reg_stall.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[2155]) is unused and will be removed from module sc_util_v1_0_2_axi_reg_stall.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[2154]) is unused and will be removed from module sc_util_v1_0_2_axi_reg_stall.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[2153]) is unused and will be removed from module sc_util_v1_0_2_axi_reg_stall.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[2152]) is unused and will be removed from module sc_util_v1_0_2_axi_reg_stall.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[2151]) is unused and will be removed from module sc_util_v1_0_2_axi_reg_stall.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[2150]) is unused and will be removed from module sc_util_v1_0_2_axi_reg_stall.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[2149]) is unused and will be removed from module sc_util_v1_0_2_axi_reg_stall.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[2148]) is unused and will be removed from module sc_util_v1_0_2_axi_reg_stall.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[2147]) is unused and will be removed from module sc_util_v1_0_2_axi_reg_stall.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[2146]) is unused and will be removed from module sc_util_v1_0_2_axi_reg_stall.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[2145]) is unused and will be removed from module sc_util_v1_0_2_axi_reg_stall.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[2144]) is unused and will be removed from module sc_util_v1_0_2_axi_reg_stall.
INFO: [Synth 8-3332] Sequential element (skid_buffer_reg[2143]) is unused and will be removed from module sc_util_v1_0_2_axi_reg_stall.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_2_axi_reg_stall__4:/\skid_buffer_reg[29] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB0 has port P[8] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB0 has port P[5] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB0 has port P[4] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB0 has port P[3] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB0 has port P[2] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB0 has port P[1] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB0 has port P[0] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1110] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1109] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1108] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1107] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1106] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1105] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1104] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1103] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1102] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1101] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1100] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1099] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1098] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1097] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1096] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1095] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1094] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1093] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1092] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1091] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1090] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1089] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1088] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1087] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1086] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1085] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1084] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1083] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1082] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1081] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1080] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1079] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1078] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1077] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1076] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1075] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1074] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1073] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1072] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1071] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1070] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1069] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1068] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1067] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1066] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1065] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1064] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1063] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1062] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1061] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1060] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1059] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1058] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1057] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1056] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1055] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1054] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1053] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1052] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1051] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1050] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1049] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1048] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1047] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1046] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1045] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1044] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1043] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1042] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1041] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1040] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1039] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1038] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1037] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1036] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1035] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1034] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1033] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1032] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1031] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1030] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1029] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1028] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1027] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1026] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1025] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1024] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1023] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1022] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1021] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1020] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1019] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_5_top__GCB1 has port m_rvector[1018] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM adr_ram/M_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM adr_ram/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "u_ctrl/pixel_order_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM ram/M_reg to conserve power
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_dout0, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout0.
DSP Report: operator mul_dout0 is absorbed into DSP mul_dout0.
DSP Report: Generating DSP mul_dout0, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout0.
DSP Report: operator mul_dout0 is absorbed into DSP mul_dout0.
DSP Report: Generating DSP mul_dout0, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout0.
DSP Report: operator mul_dout0 is absorbed into DSP mul_dout0.
DSP Report: Generating DSP mul_dout0, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout0.
DSP Report: operator mul_dout0 is absorbed into DSP mul_dout0.
DSP Report: Generating DSP mul_dout0, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout0.
DSP Report: operator mul_dout0 is absorbed into DSP mul_dout0.
DSP Report: Generating DSP mul_dout0, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout0.
DSP Report: operator mul_dout0 is absorbed into DSP mul_dout0.
DSP Report: Generating DSP mul_dout0, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout0.
DSP Report: operator mul_dout0 is absorbed into DSP mul_dout0.
DSP Report: Generating DSP mul_dout0, operation Mode is: A2*B.
DSP Report: register pipe_p1/p1_pipe_data_reg is absorbed into DSP mul_dout0.
DSP Report: operator mul_dout0 is absorbed into DSP mul_dout0.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP entry_per_batch0, operation Mode is: A*B.
DSP Report: operator entry_per_batch0 is absorbed into DSP entry_per_batch0.
DSP Report: Generating DSP entry_required0, operation Mode is: A*B.
DSP Report: operator entry_required0 is absorbed into DSP entry_required0.
DSP Report: Generating DSP req_cur_atomic0, operation Mode is: A*B.
DSP Report: operator req_cur_atomic0 is absorbed into DSP req_cur_atomic0.
DSP Report: Generating DSP grain_addr_w, operation Mode is: A*B.
DSP Report: operator grain_addr_w is absorbed into DSP grain_addr_w.
DSP Report: operator grain_addr_w is absorbed into DSP grain_addr_w.
DSP Report: Generating DSP grain_addr_w, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator grain_addr_w is absorbed into DSP grain_addr_w.
DSP Report: operator grain_addr_w is absorbed into DSP grain_addr_w.
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_00/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_01/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_02/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_03/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_04/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_05/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_06/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_07/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_08/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_09/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_10/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_11/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_12/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_13/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_14/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_shared_buffer_15/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank0_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank0_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank1_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank1_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank2_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank2_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank3_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank3_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank4_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank4_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank5_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank5_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank6_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank6_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank7_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank7_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank8_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank8_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank9_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank9_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank10_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank10_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank11_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank11_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank12_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank12_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank13_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank13_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank14_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank14_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank15_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank15_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank16_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank16_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank17_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank17_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank18_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank18_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank19_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank19_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank20_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank20_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank21_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank21_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank22_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank22_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank23_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank23_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank24_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank24_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank25_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank25_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank26_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank26_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank27_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank27_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank28_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank28_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank29_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank29_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank30_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank30_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank31_ram0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_cbuf_ram_bank31_ram1/M_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5544] ROM "sub_h_mask_3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:2915]
INFO: [Synth 8-5544] ROM "dat_rsp_cur_h_mask_p3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
DSP Report: Generating DSP slice_entries_w0, operation Mode is: A*B.
DSP Report: operator slice_entries_w0 is absorbed into DSP slice_entries_w0.
DSP Report: Generating DSP h_bias_1_stride_w0, operation Mode is: A*B.
DSP Report: operator h_bias_1_stride_w0 is absorbed into DSP h_bias_1_stride_w0.
DSP Report: Generating DSP h_bias_1_w0, operation Mode is: A*B.
DSP Report: operator h_bias_1_w0 is absorbed into DSP h_bias_1_w0.
DSP Report: Generating DSP h_bias_2_w0, operation Mode is: A*B.
DSP Report: operator h_bias_2_w0 is absorbed into DSP h_bias_2_w0.
DSP Report: Generating DSP h_bias_0_stride_w0, operation Mode is: A*B.
DSP Report: operator h_bias_0_stride_w0 is absorbed into DSP h_bias_0_stride_w0.
DSP Report: Generating DSP h_bias_0_w0, operation Mode is: A*B.
DSP Report: operator h_bias_0_w0 is absorbed into DSP h_bias_0_w0.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_C_int.v:103]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_prelu.v:42]
DSP Report: Generating DSP x_mul_prelu/data_out0, operation Mode is: A*B.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
DSP Report: Generating DSP x_mul_prelu/data_out0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
DSP Report: operator x_mul_prelu/data_out0 is absorbed into DSP x_mul_prelu/data_out0.
DSP Report: Generating DSP c_int_0/mul_dout0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP c_int_0/mul_dout0.
DSP Report: operator c_int_0/mul_dout0 is absorbed into DSP c_int_0/mul_dout0.
DSP Report: operator c_int_0/mul_dout0 is absorbed into DSP c_int_0/mul_dout0.
DSP Report: Generating DSP c_int_0/mul_dout0, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP c_int_0/mul_dout0.
DSP Report: operator c_int_0/mul_dout0 is absorbed into DSP c_int_0/mul_dout0.
DSP Report: operator c_int_0/mul_dout0 is absorbed into DSP c_int_0/mul_dout0.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'u_cq/ram/dout_r_reg' and it is trimmed from '16' to '15' bits. [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/rams/fpga/model/nv_ram_rwsp_16x16.v:40]
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:07:07 ; elapsed = 00:09:31 . Memory (MB): peak = 2624.871 ; gain = 1428.941 ; free physical = 191 ; free virtual = 19482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name         | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|nv_ram_rwst_256x8:  | M_reg      | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|nv_ram_rwsp_128x11: | M_reg      | 128 x 11(READ_FIRST)   | W |   | 128 x 11(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|nv_ram_rws_16x64:   | M_reg      | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_16x64:   | M_reg      | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_16x64:   | M_reg      | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_16x64:   | M_reg      | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_16x64:   | M_reg      | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_16x64:   | M_reg      | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_16x64:   | M_reg      | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_16x64:   | M_reg      | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_16x64:   | M_reg      | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_16x64:   | M_reg      | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_16x64:   | M_reg      | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_16x64:   | M_reg      | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_16x64:   | M_reg      | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_16x64:   | M_reg      | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_16x64:   | M_reg      | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_16x64:   | M_reg      | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rwsp_16x65:  | M_reg      | 16 x 65(READ_FIRST)    | W |   | 16 x 65(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_16x272:  | M_reg      | 16 x 272(READ_FIRST)   | W |   | 16 x 272(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|nv_ram_rws_16x256:  | M_reg      | 16 x 256(READ_FIRST)   | W |   | 16 x 256(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+--------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                                                                                       | RTL Object                                     | Inference      | Size (Depth x Width) | Primitives    | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+----------------+----------------------+---------------+
|base_zynq_i/axi_smc/insti_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg               | User Attribute | 32 x 156             | RAM32M x 26   | 
|base_zynq_i/axi_smc/insti_0/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg               | User Attribute | 32 x 156             | RAM32M x 26   | 
|base_zynq_i/axi_smc/insti_0/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg               | User Attribute | 32 x 23              | RAM32M x 4    | 
|base_zynq_i/axi_smc/insti_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg               | User Attribute | 32 x 69              | RAM32M x 12   | 
|base_zynq_i/axi_smc/insti_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg               | User Attribute | 32 x 70              | RAM32M x 12   | 
|\u_write/u_cq                                                                                                                                                                                     | ram/M_reg                                      | Implied        | 256 x 3              | RAM64M x 4    | 
|NV_NVDLA_cdma__GB0                                                                                                                                                                                | u_wt/u_8atmm_fifo/ram/M_reg                    | Implied        | 8 x 65               | RAM32M x 11   | 
|NV_NVDLA_cdma__GB0                                                                                                                                                                                | u_wt/u_fifo/ram/M_reg                          | Implied        | 128 x 6              | RAM64M x 4    | 
|u_dc/u_fifo                                                                                                                                                                                       | ram/M_reg                                      | Implied        | 128 x 6              | RAM64M x 4    | 
|NV_NVDLA_sdp__GB0                                                                                                                                                                                 | u_rdma/u_mrdma/u_cq/ram/M_reg                  | Implied        | 16 x 14              | RAM32M x 3    | 
|NV_NVDLA_sdp__GB0                                                                                                                                                                                 | u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg | Implied        | 8 x 65               | RAM32M x 11   | 
|\u_rdma/u_brdma                                                                                                                                                                                   | u_cq/ram/M_reg                                 | Implied        | 16 x 15              | RAM32M x 3    | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+---------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_CVT_cell     | A2*B            | 18     | 16     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_dc           | A*B             | 18     | 6      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_dc           | A*B             | 18     | 14     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_dc           | A*B             | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_dc           | A*B             | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CDMA_dc           | (PCIN>>17)+A*B  | 14     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CSC_dl            | A*B             | 15     | 14     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CSC_dl            | A*B             | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CSC_dl            | A*B             | 14     | 5      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CSC_dl            | A*B             | 14     | 5      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CSC_dl            | A*B             | 14     | 6      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_CSC_dl            | A*B             | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_X_int_mul | A*B             | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_X_int_mul | (PCIN>>17)+A*B  | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_c         | A2*B            | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NV_NVDLA_SDP_HLS_c         | (PCIN>>17)+A2*B | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |sc_util_v1_0_2_axi_reg_stall                        |           2|       181|
|2     |sc_exit_v1_0_6_top__GC0                             |           1|      1043|
|3     |sc_mmu_v1_0_5_top__GCB0                             |           1|       509|
|4     |sc_mmu_v1_0_5_top__GCB1                             |           1|         8|
|5     |sc_transaction_regulator_v1_0_6_singleorder__GC0    |           1|       169|
|6     |sc_transaction_regulator_v1_0_6_top__GC0            |           1|         2|
|7     |bd_4622_s00sic_0                                    |           1|       189|
|8     |bd_4622__GC0                                        |           1|      1004|
|9     |NV_NVDLA_MCIF_read                                  |           1|      7116|
|10    |NV_NVDLA_mcif__GB1                                  |           1|      7401|
|11    |NV_NVDLA_partition_o__GC0                           |           1|      3205|
|12    |NV_NVDLA_cdma__GB0                                  |           1|     10871|
|13    |NV_NVDLA_CDMA_img                                   |           1|     12159|
|14    |NV_NVDLA_CDMA_cvt                                   |           1|      7089|
|15    |NV_NVDLA_CDMA_dma_mux                               |           1|       859|
|16    |NV_NVDLA_cdma__GB4                                  |           1|     13679|
|17    |NV_NVDLA_cbuf                                       |           1|     48698|
|18    |NV_NVDLA_partition_c__GCB1                          |           1|     20387|
|19    |NV_NVDLA_sdp__GB0                                   |           1|     26751|
|20    |NV_NVDLA_sdp__GB1                                   |           1|     11265|
|21    |NV_NVDLA_partition_p__GC0                           |           1|         9|
|22    |NV_nvdla__GC0                                       |           1|     42936|
|23    |NV_NVDLA_apb2csb                                    |           1|         9|
|24    |base_zynq__GC0                                      |           1|      2578|
|25    |sc_util_v1_0_2_axi_reg_stall__1                     |           1|       151|
|26    |sc_util_v1_0_2_axi_reg_stall__2                     |           1|       145|
|27    |sc_util_v1_0_2_axi_reg_stall__3                     |           1|        46|
|28    |sc_util_v1_0_2_axi_reg_stall__4                     |           2|      3760|
|29    |sc_util_v1_0_2_axi_reg_stall__5                     |           2|      3490|
|30    |sc_util_v1_0_2_axi_reg_stall__6                     |           1|      3502|
|31    |sc_util_v1_0_2_axi_reg_stall__7                     |           2|      3505|
|32    |sc_util_v1_0_2_axi_reg_stall__8                     |           2|       418|
|33    |sc_transaction_regulator_v1_0_6_singleorder__GC0__1 |           1|       188|
+------+----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:23 ; elapsed = 00:09:54 . Memory (MB): peak = 2934.223 ; gain = 1738.293 ; free physical = 165 ; free virtual = 19178
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:08:50 ; elapsed = 00:11:24 . Memory (MB): peak = 3143.605 ; gain = 1947.676 ; free physical = 159 ; free virtual = 18988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name         | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|nv_ram_rwst_256x8:  | M_reg      | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|nv_ram_rwsp_128x11: | M_reg      | 128 x 11(READ_FIRST)   | W |   | 128 x 11(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|nv_ram_rws_16x64:   | M_reg      | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_16x64:   | M_reg      | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_16x64:   | M_reg      | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_16x64:   | M_reg      | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_16x64:   | M_reg      | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_16x64:   | M_reg      | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_16x64:   | M_reg      | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_16x64:   | M_reg      | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_16x64:   | M_reg      | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_16x64:   | M_reg      | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_16x64:   | M_reg      | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_16x64:   | M_reg      | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_16x64:   | M_reg      | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_16x64:   | M_reg      | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_16x64:   | M_reg      | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_16x64:   | M_reg      | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_256x64:  | M_reg      | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rwsp_16x65:  | M_reg      | 16 x 65(READ_FIRST)    | W |   | 16 x 65(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|nv_ram_rws_16x272:  | M_reg      | 16 x 272(READ_FIRST)   | W |   | 16 x 272(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|nv_ram_rws_16x256:  | M_reg      | 16 x 256(READ_FIRST)   | W |   | 16 x 256(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+--------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                                                                                       | RTL Object                                     | Inference      | Size (Depth x Width) | Primitives    | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+----------------+----------------------+---------------+
|base_zynq_i/axi_smc/insti_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg               | User Attribute | 32 x 156             | RAM32M x 26   | 
|base_zynq_i/axi_smc/insti_0/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg               | User Attribute | 32 x 156             | RAM32M x 26   | 
|base_zynq_i/axi_smc/insti_0/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg               | User Attribute | 32 x 23              | RAM32M x 4    | 
|base_zynq_i/axi_smc/insti_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg               | User Attribute | 32 x 69              | RAM32M x 12   | 
|base_zynq_i/axi_smc/insti_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg               | User Attribute | 32 x 70              | RAM32M x 12   | 
|\u_write/u_cq                                                                                                                                                                                     | ram/M_reg                                      | Implied        | 256 x 3              | RAM64M x 4    | 
|NV_NVDLA_cdma__GB0                                                                                                                                                                                | u_wt/u_8atmm_fifo/ram/M_reg                    | Implied        | 8 x 65               | RAM32M x 11   | 
|NV_NVDLA_cdma__GB0                                                                                                                                                                                | u_wt/u_fifo/ram/M_reg                          | Implied        | 128 x 6              | RAM64M x 4    | 
|u_dc/u_fifo                                                                                                                                                                                       | ram/M_reg                                      | Implied        | 128 x 6              | RAM64M x 4    | 
|NV_NVDLA_sdp__GB0                                                                                                                                                                                 | u_rdma/u_mrdma/u_cq/ram/M_reg                  | Implied        | 16 x 14              | RAM32M x 3    | 
|NV_NVDLA_sdp__GB0                                                                                                                                                                                 | u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/ram/M_reg | Implied        | 8 x 65               | RAM32M x 11   | 
|\u_rdma/u_brdma                                                                                                                                                                                   | u_cq/ram/M_reg                                 | Implied        | 16 x 15              | RAM32M x 3    | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |sc_util_v1_0_2_axi_reg_stall                        |           2|       181|
|2     |sc_exit_v1_0_6_top__GC0                             |           1|      1043|
|3     |sc_mmu_v1_0_5_top__GCB0                             |           1|       469|
|4     |sc_transaction_regulator_v1_0_6_singleorder__GC0    |           1|       168|
|5     |sc_transaction_regulator_v1_0_6_top__GC0            |           1|         2|
|6     |bd_4622_s00sic_0                                    |           1|       189|
|7     |bd_4622__GC0                                        |           1|      1004|
|8     |NV_NVDLA_MCIF_read                                  |           1|      6795|
|9     |NV_NVDLA_mcif__GB1                                  |           1|      7384|
|10    |NV_NVDLA_partition_o__GC0                           |           1|      2871|
|11    |NV_NVDLA_cdma__GB0                                  |           1|      9887|
|12    |NV_NVDLA_CDMA_img                                   |           1|     11486|
|13    |NV_NVDLA_CDMA_cvt                                   |           1|      7050|
|14    |NV_NVDLA_CDMA_dma_mux                               |           1|       533|
|15    |NV_NVDLA_cdma__GB4                                  |           1|     11000|
|16    |NV_NVDLA_cbuf                                       |           1|     47962|
|17    |NV_NVDLA_partition_c__GCB1                          |           1|     19808|
|18    |NV_NVDLA_sdp__GB0                                   |           1|     25267|
|19    |NV_NVDLA_sdp__GB1                                   |           1|     11034|
|20    |NV_NVDLA_partition_p__GC0                           |           1|         9|
|21    |NV_nvdla__GC0                                       |           1|     42918|
|22    |NV_NVDLA_apb2csb                                    |           1|         9|
|23    |base_zynq__GC0                                      |           1|      2578|
|24    |sc_util_v1_0_2_axi_reg_stall__1                     |           1|       151|
|25    |sc_util_v1_0_2_axi_reg_stall__2                     |           1|       145|
|26    |sc_util_v1_0_2_axi_reg_stall__3                     |           1|        46|
|27    |sc_util_v1_0_2_axi_reg_stall__4                     |           2|       220|
|28    |sc_util_v1_0_2_axi_reg_stall__5                     |           2|       214|
|29    |sc_util_v1_0_2_axi_reg_stall__6                     |           1|       151|
|30    |sc_util_v1_0_2_axi_reg_stall__7                     |           1|       169|
|31    |sc_util_v1_0_2_axi_reg_stall__8                     |           2|       199|
|32    |sc_transaction_regulator_v1_0_6_singleorder__GC0__1 |           1|       184|
|33    |sc_util_v1_0_2_axi_reg_stall__9                     |           1|        70|
+------+----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/adr_ram/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1076]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1067]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:996]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:969]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:960]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1085]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1032]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:930]
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/u_NV_NVDLA_cdmai_3/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_00/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/u_NV_NVDLA_cdmai_3/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_01/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/u_NV_NVDLA_cdmai_3/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_02/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/u_NV_NVDLA_cdmai_3/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_03/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/u_NV_NVDLA_cdmai_3/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_04/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/u_NV_NVDLA_cdmai_3/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_05/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/u_NV_NVDLA_cdmai_3/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_06/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/u_NV_NVDLA_cdmai_3/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_07/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/u_NV_NVDLA_cdmai_3/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_08/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/u_NV_NVDLA_cdmai_3/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_09/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/u_NV_NVDLA_cdmai_3/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_10/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/u_NV_NVDLA_cdmai_3/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_11/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/u_NV_NVDLA_cdmai_3/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_12/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/u_NV_NVDLA_cdmai_3/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_13/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/u_NV_NVDLA_cdmai_3/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_14/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/u_NV_NVDLA_cdmai_3/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_15/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank1_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank1_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank2_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank2_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank3_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank3_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank4_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank4_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank5_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank5_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank6_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank6_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank7_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank7_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank8_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank8_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank9_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank9_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank10_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank10_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank11_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank11_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank12_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank12_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank13_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank13_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank14_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank14_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank15_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank15_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank16_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank16_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank17_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank17_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank18_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank18_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank19_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank19_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank20_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank20_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank21_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank21_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank22_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank22_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank23_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank23_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank24_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank24_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank25_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank25_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank26_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank26_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank27_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank27_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank28_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank28_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank29_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank29_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank30_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank30_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank31_ram0/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank31_ram1/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:1599]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:2853]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:2867]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:1585]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:2839]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:982]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:982]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:856]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:1613]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:982]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:982]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:2514]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_core.v:289]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_core.v:289]
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/u_NV_NVDLA_sdpi_5/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/ram/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/nv_corei_8/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/nv_corei_8/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/nv_corei_8/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/nv_corei_8/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_delivery_buffer/u_accu_dbuf/M_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:10:00 ; elapsed = 00:12:28 . Memory (MB): peak = 3155.531 ; gain = 1959.602 ; free physical = 162 ; free virtual = 18438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |NV_NVDLA_CDMA_img          |           1|      5954|
|2     |NV_NVDLA_cdma__GB4         |           1|      4212|
|3     |NV_NVDLA_cbuf              |           1|     24974|
|4     |NV_NVDLA_partition_c__GCB1 |           1|      9644|
|5     |NV_NVDLA_sdp__GB0          |           1|     13674|
|6     |NV_NVDLA_sdp__GB1          |           1|      5297|
|7     |NV_nvdla__GC0              |           1|     16833|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v:580]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:969]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:960]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1085]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:1032]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v:930]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:982]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:982]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:856]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:1613]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:982]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:982]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v:2514]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_core.v:289]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla_configurations/nv_small_512_32_8_int8/vmod/nvdla/sdp/NV_NVDLA_SDP_core.v:289]
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/adr_ram/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_00/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_01/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_02/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_03/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_04/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_05/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_06/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_07/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_08/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_09/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance base_zynq_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_10/M_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-6064] Net \inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/dbuf_wr_en  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/abuf_wr_en  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 23 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 24 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 25 to 13 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Gated Clock Conversion
---------------------------------------------------------------------------------
Gated Clock Conversion mode: on
Starting Gated Clock analysis for module 'sc_exit_v1_0_6_top'
[INFO] Found 0 combinational gated clocks in this module ('sc_exit_v1_0_6_top')
End Gated Clock analysis for module 'sc_exit_v1_0_6_top'
-----------------------------------------------
Starting Gated Clock analysis for module 'sc_mmu_v1_0_5_top'
[INFO] Found 0 combinational gated clocks in this module ('sc_mmu_v1_0_5_top')
End Gated Clock analysis for module 'sc_mmu_v1_0_5_top'
-----------------------------------------------
Starting Gated Clock analysis for module 'sc_si_converter_v1_0_5_top'
[INFO] Found 0 combinational gated clocks in this module ('sc_si_converter_v1_0_5_top')
End Gated Clock analysis for module 'sc_si_converter_v1_0_5_top'
-----------------------------------------------
Starting Gated Clock analysis for module 'sc_transaction_regulator_v1_0_6_top'
[INFO] Found 0 combinational gated clocks in this module ('sc_transaction_regulator_v1_0_6_top')
End Gated Clock analysis for module 'sc_transaction_regulator_v1_0_6_top'
-----------------------------------------------
Starting Gated Clock analysis for module 'xpm_memory_base'
[INFO] Found 0 combinational gated clocks in this module ('xpm_memory_base')
End Gated Clock analysis for module 'xpm_memory_base'
-----------------------------------------------
Starting Gated Clock analysis for module 'xpm_memory_sdpram'
[INFO] Found 0 combinational gated clocks in this module ('xpm_memory_sdpram')
End Gated Clock analysis for module 'xpm_memory_sdpram'
-----------------------------------------------
Starting Gated Clock analysis for module 'sc_node_v1_0_7_top'
[INFO] Found 0 combinational gated clocks in this module ('sc_node_v1_0_7_top')
End Gated Clock analysis for module 'sc_node_v1_0_7_top'
-----------------------------------------------
Starting Gated Clock analysis for module 'xpm_memory_base__2'
[INFO] Found 0 combinational gated clocks in this module ('xpm_memory_base__2')
End Gated Clock analysis for module 'xpm_memory_base__2'
-----------------------------------------------
Starting Gated Clock analysis for module 'xpm_memory_sdpram__2'
[INFO] Found 0 combinational gated clocks in this module ('xpm_memory_sdpram__2')
End Gated Clock analysis for module 'xpm_memory_sdpram__2'
-----------------------------------------------
Starting Gated Clock analysis for module 'sc_node_v1_0_7_top__parameterized0'
[INFO] Found 0 combinational gated clocks in this module ('sc_node_v1_0_7_top__parameterized0')
End Gated Clock analysis for module 'sc_node_v1_0_7_top__parameterized0'
-----------------------------------------------
Starting Gated Clock analysis for module 'xpm_memory_base__parameterized0'
[INFO] Found 0 combinational gated clocks in this module ('xpm_memory_base__parameterized0')
End Gated Clock analysis for module 'xpm_memory_base__parameterized0'
-----------------------------------------------
Starting Gated Clock analysis for module 'xpm_memory_sdpram__parameterized0'
[INFO] Found 0 combinational gated clocks in this module ('xpm_memory_sdpram__parameterized0')
End Gated Clock analysis for module 'xpm_memory_sdpram__parameterized0'
-----------------------------------------------
Starting Gated Clock analysis for module 'sc_node_v1_0_7_top__parameterized1'
[INFO] Found 0 combinational gated clocks in this module ('sc_node_v1_0_7_top__parameterized1')
End Gated Clock analysis for module 'sc_node_v1_0_7_top__parameterized1'
-----------------------------------------------
Starting Gated Clock analysis for module 'xpm_memory_base__parameterized1'
[INFO] Found 0 combinational gated clocks in this module ('xpm_memory_base__parameterized1')
End Gated Clock analysis for module 'xpm_memory_base__parameterized1'
-----------------------------------------------
Starting Gated Clock analysis for module 'xpm_memory_sdpram__parameterized1'
[INFO] Found 0 combinational gated clocks in this module ('xpm_memory_sdpram__parameterized1')
End Gated Clock analysis for module 'xpm_memory_sdpram__parameterized1'
-----------------------------------------------
Starting Gated Clock analysis for module 'sc_node_v1_0_7_top__parameterized2'
[INFO] Found 0 combinational gated clocks in this module ('sc_node_v1_0_7_top__parameterized2')
End Gated Clock analysis for module 'sc_node_v1_0_7_top__parameterized2'
-----------------------------------------------
Starting Gated Clock analysis for module 'xpm_memory_base__parameterized2'
[INFO] Found 0 combinational gated clocks in this module ('xpm_memory_base__parameterized2')
End Gated Clock analysis for module 'xpm_memory_base__parameterized2'
-----------------------------------------------
Starting Gated Clock analysis for module 'xpm_memory_sdpram__parameterized2'
[INFO] Found 0 combinational gated clocks in this module ('xpm_memory_sdpram__parameterized2')
End Gated Clock analysis for module 'xpm_memory_sdpram__parameterized2'
-----------------------------------------------
Starting Gated Clock analysis for module 'sc_node_v1_0_7_top__parameterized3'
[INFO] Found 0 combinational gated clocks in this module ('sc_node_v1_0_7_top__parameterized3')
End Gated Clock analysis for module 'sc_node_v1_0_7_top__parameterized3'
-----------------------------------------------
Starting Gated Clock analysis for module 'base_zynq_axi_smc_0'
[INFO] Found 0 combinational gated clocks in this module ('base_zynq_axi_smc_0')
End Gated Clock analysis for module 'base_zynq_axi_smc_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'base_zynq_nv_nvdla_wrapper_0_1'
[INFO] Found 48 combinational gated clocks in this module ('base_zynq_nv_nvdla_wrapper_0_1')
End Gated Clock analysis for module 'base_zynq_nv_nvdla_wrapper_0_1'
-----------------------------------------------
Starting Gated Clock analysis for module 'axi_apb_bridge_0'
[INFO] Found 0 combinational gated clocks in this module ('axi_apb_bridge_0')
End Gated Clock analysis for module 'axi_apb_bridge_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'base_zynq_apb_bridge_wrapper_0_0'
[INFO] Found 0 combinational gated clocks in this module ('base_zynq_apb_bridge_wrapper_0_0')
End Gated Clock analysis for module 'base_zynq_apb_bridge_wrapper_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'processing_system7_v5_5_processing_system7'
[INFO] Found 0 combinational gated clocks in this module ('processing_system7_v5_5_processing_system7')
End Gated Clock analysis for module 'processing_system7_v5_5_processing_system7'
-----------------------------------------------
Starting Gated Clock analysis for module 'base_zynq_processing_system7_0_0'
[INFO] Found 0 combinational gated clocks in this module ('base_zynq_processing_system7_0_0')
End Gated Clock analysis for module 'base_zynq_processing_system7_0_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'base_zynq_auto_pc_0'
[INFO] Found 0 combinational gated clocks in this module ('base_zynq_auto_pc_0')
End Gated Clock analysis for module 'base_zynq_auto_pc_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'base_zynq_ps7_0_axi_periph_0'
[INFO] Found 0 combinational gated clocks in this module ('base_zynq_ps7_0_axi_periph_0')
End Gated Clock analysis for module 'base_zynq_ps7_0_axi_periph_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'proc_sys_reset__parameterized1'
[INFO] Found 0 combinational gated clocks in this module ('proc_sys_reset__parameterized1')
End Gated Clock analysis for module 'proc_sys_reset__parameterized1'
-----------------------------------------------
Starting Gated Clock analysis for module 'base_zynq_rst_ps7_0_50M_0'
[INFO] Found 0 combinational gated clocks in this module ('base_zynq_rst_ps7_0_50M_0')
End Gated Clock analysis for module 'base_zynq_rst_ps7_0_50M_0'
-----------------------------------------------
Starting Gated Clock analysis for module 'base_zynq'
[INFO] Found 0 combinational gated clocks in this module ('base_zynq')
End Gated Clock analysis for module 'base_zynq'
-----------------------------------------------
Starting Gated Clock analysis for module 'base_zynq_wrapper'
[INFO] Found 0 combinational gated clocks in this module ('base_zynq_wrapper')
End Gated Clock analysis for module 'base_zynq_wrapper'
-----------------------------------------------

Report Gated Clocks: 
+-+---------------------+-----------+------------+---------+--------+--------+------+
| |Gated Clock net name |Clock Name |Gating Type |#FF/SRLs |#RAMs_A |#RAMs_B |#DSPs |
+-+---------------------+-----------+------------+---------+--------+--------+------+
+-+---------------------+-----------+------------+---------+--------+--------+------+
---------------------------------------------------------------------------------
End Gated Clock Conversion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:10:35 ; elapsed = 00:13:06 . Memory (MB): peak = 3155.531 ; gain = 1959.602 ; free physical = 181 ; free virtual = 18865
---------------------------------------------------------------------------------
[INFO] Design has 0 available BUFGs while the limit set for use of BUFG for clock gating is 4.

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:10:35 ; elapsed = 00:13:06 . Memory (MB): peak = 3155.531 ; gain = 1959.602 ; free physical = 178 ; free virtual = 18862
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:10:53 ; elapsed = 00:13:25 . Memory (MB): peak = 3155.531 ; gain = 1959.602 ; free physical = 181 ; free virtual = 18847
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:10:54 ; elapsed = 00:13:26 . Memory (MB): peak = 3155.531 ; gain = 1959.602 ; free physical = 181 ; free virtual = 18847
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:10:58 ; elapsed = 00:13:32 . Memory (MB): peak = 3155.531 ; gain = 1959.602 ; free physical = 168 ; free virtual = 18844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:10:58 ; elapsed = 00:13:32 . Memory (MB): peak = 3155.531 ; gain = 1959.602 ; free physical = 159 ; free virtual = 18846
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------------------+------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                    | RTL Name                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------------------+------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|base_zynq_nv_nvdla_wrapper_0_1 | inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/sc2buf_dat_rd_shift_d5_reg[6]     | 5      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|base_zynq_nv_nvdla_wrapper_0_1 | inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/sc2buf_dat_rd_valid_w_d4_reg      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|base_zynq_nv_nvdla_wrapper_0_1 | inst/nv_core/u_partition_c/u_NV_NVDLA_cbuf/sc2buf_wt_rd_valid_w_d4_reg       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|base_zynq_nv_nvdla_wrapper_0_1 | inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_valid_in_d3_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------------------------+------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | shift_reg_reg  | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[3]  | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__4     | memory_reg[31] | 32     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |    13|
|3     |CARRY4     |  2381|
|4     |DSP48E1    |     2|
|5     |DSP48E1_1  |     5|
|6     |DSP48E1_2  |     8|
|7     |DSP48E1_3  |     8|
|8     |LUT1       |   712|
|9     |LUT2       |  5564|
|10    |LUT3       |  7761|
|11    |LUT4       | 16999|
|12    |LUT5       |  7628|
|13    |LUT6       | 15654|
|14    |MUXF7      |   715|
|15    |MUXF8      |    95|
|16    |PS7        |     1|
|17    |RAM32M     |   100|
|18    |RAM64M     |    12|
|19    |RAMB18E1   |     2|
|20    |RAMB36E1   |    85|
|21    |RAMB36E1_1 |     4|
|22    |SRL16      |     2|
|23    |SRL16E     |    26|
|24    |SRLC32E    |   103|
|25    |FDCE       | 15283|
|26    |FDPE       |   623|
|27    |FDR        |    12|
|28    |FDRE       | 29469|
|29    |FDSE       |  1033|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------+
|      |Instance                                                                                            |Module                                                         |Cells  |
+------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------+
|1     |top                                                                                                 |                                                               | 104430|
|2     |  base_zynq_i                                                                                       |base_zynq                                                      | 104430|
|3     |    axi_smc                                                                                         |base_zynq_axi_smc_0                                            |   3502|
|4     |      inst                                                                                          |bd_4622                                                        |   3502|
|5     |        clk_map                                                                                     |clk_map_imp_MOF1PB                                             |     41|
|6     |          psr_aclk                                                                                  |bd_4622_psr_aclk_0                                             |     41|
|7     |            U0                                                                                      |proc_sys_reset                                                 |     41|
|8     |              EXT_LPF                                                                               |lpf                                                            |      9|
|9     |                \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync_404                                                   |      5|
|10    |              SEQ                                                                                   |sequence_psr_402                                               |     31|
|11    |                SEQ_COUNTER                                                                         |upcnt_n_403                                                    |     13|
|12    |        m00_exit_pipeline                                                                           |m00_exit_pipeline_imp_1AWWLMS                                  |   1200|
|13    |          m00_exit                                                                                  |bd_4622_m00e_0                                                 |   1200|
|14    |            inst                                                                                    |sc_exit_v1_0_6_top                                             |   1200|
|15    |              ar_reg                                                                                |sc_util_v1_0_2_axi_reg_stall_370                               |    147|
|16    |              aw_reg                                                                                |sc_util_v1_0_2_axi_reg_stall_371                               |    147|
|17    |              b_reg                                                                                 |sc_util_v1_0_2_axi_reg_stall_372                               |     18|
|18    |              exit_inst                                                                             |sc_exit_v1_0_6_exit                                            |    110|
|19    |                \gen_r_cmd_fifo.r_cmd_fifo                                                          |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized1               |     77|
|20    |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_387                                     |      2|
|21    |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_388                                     |      2|
|22    |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_389                                     |      2|
|23    |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_390                                     |      2|
|24    |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_391                                     |      2|
|25    |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_392                                     |      3|
|26    |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_393                                     |      2|
|27    |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_394                                     |      2|
|28    |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_395                                     |      2|
|29    |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_396                                     |      2|
|30    |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_397                                     |      2|
|31    |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_398                                     |      2|
|32    |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_399                                     |      2|
|33    |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_400                                     |      2|
|34    |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_401                                     |      2|
|35    |                \gen_w_cmd_fifo.w_cmd_fifo                                                          |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized2               |     32|
|36    |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_386                                     |      3|
|37    |              r_reg                                                                                 |sc_util_v1_0_2_axi_reg_stall_373                               |    117|
|38    |              splitter_inst                                                                         |sc_exit_v1_0_6_splitter                                        |    538|
|39    |                \gen_axi3.axi3_conv_inst                                                            |sc_exit_v1_0_6_axi3_conv                                       |    529|
|40    |                  \USE_READ.USE_SPLIT_R.read_addr_inst                                              |sc_exit_v1_0_6_a_axi3_conv__parameterized0                     |    222|
|41    |                    \USE_R_CHANNEL.cmd_queue                                                        |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized0               |     54|
|42    |                      \gen_srls[0].srl_nx1                                                          |sc_util_v1_0_2_srl_rtl_385                                     |      6|
|43    |                  \USE_WRITE.USE_SPLIT_W.write_resp_inst                                            |sc_exit_v1_0_6_b_downsizer                                     |     17|
|44    |                  \USE_WRITE.write_addr_inst                                                        |sc_exit_v1_0_6_a_axi3_conv                                     |    263|
|45    |                    \USE_BURSTS.cmd_queue                                                           |sc_util_v1_0_2_axic_reg_srl_fifo                               |     45|
|46    |                      \gen_srls[0].srl_nx1                                                          |sc_util_v1_0_2_srl_rtl_381                                     |      2|
|47    |                      \gen_srls[1].srl_nx1                                                          |sc_util_v1_0_2_srl_rtl_382                                     |      2|
|48    |                      \gen_srls[2].srl_nx1                                                          |sc_util_v1_0_2_srl_rtl_383                                     |      2|
|49    |                      \gen_srls[3].srl_nx1                                                          |sc_util_v1_0_2_srl_rtl_384                                     |      3|
|50    |                    \USE_B_CHANNEL.cmd_b_queue                                                      |sc_util_v1_0_2_axic_reg_srl_fifo_375                           |     55|
|51    |                      \gen_srls[0].srl_nx1                                                          |sc_util_v1_0_2_srl_rtl_376                                     |      2|
|52    |                      \gen_srls[1].srl_nx1                                                          |sc_util_v1_0_2_srl_rtl_377                                     |      2|
|53    |                      \gen_srls[2].srl_nx1                                                          |sc_util_v1_0_2_srl_rtl_378                                     |      2|
|54    |                      \gen_srls[3].srl_nx1                                                          |sc_util_v1_0_2_srl_rtl_379                                     |      2|
|55    |                      \gen_srls[4].srl_nx1                                                          |sc_util_v1_0_2_srl_rtl_380                                     |      7|
|56    |                  \USE_WRITE.write_data_inst                                                        |sc_exit_v1_0_6_w_axi3_conv                                     |     27|
|57    |              w_reg                                                                                 |sc_util_v1_0_2_axi_reg_stall_374                               |    120|
|58    |        s00_entry_pipeline                                                                          |s00_entry_pipeline_imp_BPWVPJ                                  |   1779|
|59    |          s00_mmu                                                                                   |bd_4622_s00mmu_0                                               |   1239|
|60    |            inst                                                                                    |sc_mmu_v1_0_5_top                                              |   1239|
|61    |              ar_reg_stall                                                                          |sc_util_v1_0_2_axi_reg_stall_363                               |    187|
|62    |              ar_sreg                                                                               |sc_util_v1_0_2_axi_reg_stall_364                               |    192|
|63    |              aw_reg_stall                                                                          |sc_util_v1_0_2_axi_reg_stall_365                               |    186|
|64    |              aw_sreg                                                                               |sc_util_v1_0_2_axi_reg_stall_366                               |    206|
|65    |              b_sreg                                                                                |sc_util_v1_0_2_axi_reg_stall_367                               |     42|
|66    |              \gen_endpoint.decerr_slave_inst                                                       |sc_mmu_v1_0_5_decerr_slave                                     |     87|
|67    |              r_sreg                                                                                |sc_util_v1_0_2_axi_reg_stall_368                               |    171|
|68    |              w_sreg                                                                                |sc_util_v1_0_2_axi_reg_stall_369                               |    126|
|69    |          s00_si_converter                                                                          |bd_4622_s00sic_0                                               |    104|
|70    |            inst                                                                                    |sc_si_converter_v1_0_5_top                                     |    104|
|71    |              splitter_inst                                                                         |sc_si_converter_v1_0_5_splitter                                |     96|
|72    |                \gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo  |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized3               |     95|
|73    |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_349                                     |      1|
|74    |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_350                                     |      2|
|75    |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_351                                     |      2|
|76    |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_352                                     |      2|
|77    |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_2_srl_rtl_353                                     |      3|
|78    |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_354                                     |      1|
|79    |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_355                                     |      3|
|80    |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_356                                     |      3|
|81    |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_357                                     |      3|
|82    |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_358                                     |      3|
|83    |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_359                                     |      4|
|84    |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_360                                     |      2|
|85    |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_361                                     |      2|
|86    |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_362                                     |      2|
|87    |          s00_transaction_regulator                                                                 |bd_4622_s00tr_0                                                |    436|
|88    |            inst                                                                                    |sc_transaction_regulator_v1_0_6_top                            |    436|
|89    |              \gen_endpoint.gen_r_singleorder.r_singleorder                                         |sc_transaction_regulator_v1_0_6_singleorder                    |    218|
|90    |                \gen_cmd_reg.cmd_reg                                                                |sc_util_v1_0_2_axi_reg_stall_339                               |    162|
|91    |                \gen_id_fifo.singleorder_fifo                                                       |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized4_340           |     56|
|92    |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_341                                     |      2|
|93    |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_342                                     |      2|
|94    |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_343                                     |      2|
|95    |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_344                                     |      2|
|96    |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_345                                     |      2|
|97    |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_346                                     |      2|
|98    |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_347                                     |      2|
|99    |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_348                                     |      3|
|100   |              \gen_endpoint.gen_w_singleorder.w_singleorder                                         |sc_transaction_regulator_v1_0_6_singleorder_331                |    216|
|101   |                \gen_cmd_reg.cmd_reg                                                                |sc_util_v1_0_2_axi_reg_stall                                   |    163|
|102   |                \gen_id_fifo.singleorder_fifo                                                       |sc_util_v1_0_2_axic_reg_srl_fifo__parameterized4               |     53|
|103   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl                                         |      2|
|104   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_332                                     |      2|
|105   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_333                                     |      2|
|106   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_334                                     |      2|
|107   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_335                                     |      2|
|108   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_336                                     |      2|
|109   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_337                                     |      2|
|110   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_2_srl_rtl_338                                     |      3|
|111   |        s00_nodes                                                                                   |s00_nodes_imp_HMGD5P                                           |    482|
|112   |          s00_ar_node                                                                               |bd_4622_sarn_0                                                 |    106|
|113   |            inst                                                                                    |sc_node_v1_0_7_top                                             |    106|
|114   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler                                      |    101|
|115   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__xdcDup__1                                 |    100|
|116   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__xdcDup__1                      |    100|
|117   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram                                              |     27|
|118   |                      xpm_memory_base_inst                                                          |xpm_memory_base                                                |     27|
|119   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter_328                                     |     15|
|120   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter_329                                     |     14|
|121   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized0_330                     |     33|
|122   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler                                      |      3|
|123   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline_327                                    |      3|
|124   |          s00_aw_node                                                                               |bd_4622_sawn_0                                                 |    106|
|125   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized0                             |    106|
|126   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized0                      |    101|
|127   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo                                            |    100|
|128   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo                                 |    100|
|129   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__2                                           |     27|
|130   |                      xpm_memory_base_inst                                                          |xpm_memory_base__2                                             |     27|
|131   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter_324                                     |     15|
|132   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter_325                                     |     14|
|133   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized0_326                     |     33|
|134   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized0                      |      3|
|135   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline_323                                    |      3|
|136   |          s00_b_node                                                                                |bd_4622_sbn_0                                                  |     84|
|137   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized1                             |     84|
|138   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized1                      |     79|
|139   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized0                            |     78|
|140   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized0                 |     78|
|141   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0                              |      5|
|142   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized0                                |      5|
|143   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter_320                                     |     15|
|144   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter_321                                     |     14|
|145   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized0_322                     |     33|
|146   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized1                      |      3|
|147   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline_319                                    |      3|
|148   |          s00_r_node                                                                                |bd_4622_srn_0                                                  |     93|
|149   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized2                             |     93|
|150   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized2                      |     88|
|151   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized1                            |     87|
|152   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized1                 |     87|
|153   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized1                              |     13|
|154   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized1                                |     13|
|155   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter_316                                     |     15|
|156   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter_317                                     |     14|
|157   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized0_318                     |     33|
|158   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized2                      |      3|
|159   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline_315                                    |      3|
|160   |          s00_w_node                                                                                |bd_4622_swn_0                                                  |     93|
|161   |            inst                                                                                    |sc_node_v1_0_7_top__parameterized3                             |     93|
|162   |              inst_mi_handler                                                                       |sc_node_v1_0_7_mi_handler__parameterized3                      |     88|
|163   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_7_fifo__parameterized2                            |     87|
|164   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_2_xpm_memory_fifo__parameterized2                 |     87|
|165   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized2                              |     13|
|166   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized2                                |     13|
|167   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_2_counter                                         |     15|
|168   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_2_counter_314                                     |     14|
|169   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_2_counter__parameterized0                         |     33|
|170   |              inst_si_handler                                                                       |sc_node_v1_0_7_si_handler__parameterized3                      |      3|
|171   |                inst_arb_stall_late                                                                 |sc_util_v1_0_2_pipeline                                        |      3|
|172   |    nv_nvdla_wrapper_0                                                                              |base_zynq_nv_nvdla_wrapper_0_1                                 |  99150|
|173   |      inst                                                                                          |nv_nvdla_wrapper                                               |  99034|
|174   |        apb2csb_interface                                                                           |NV_NVDLA_apb2csb                                               |      4|
|175   |        nv_core                                                                                     |NV_nvdla                                                       |  99030|
|176   |          u_partition_a                                                                             |NV_NVDLA_partition_a                                           |   5376|
|177   |            u_NV_NVDLA_cacc                                                                         |NV_NVDLA_cacc                                                  |   5376|
|178   |              u_assembly_buffer                                                                     |NV_NVDLA_CACC_assembly_buffer                                  |    101|
|179   |                u_accu_abuf_0                                                                       |nv_ram_rws_16x272                                              |    100|
|180   |              u_assembly_ctrl                                                                       |NV_NVDLA_CACC_assembly_ctrl                                    |    488|
|181   |              u_calculator                                                                          |NV_NVDLA_CACC_calculator                                       |   3414|
|182   |                u_cell_int8_0                                                                       |NV_NVDLA_CACC_CALC_int8                                        |    344|
|183   |                u_cell_int8_1                                                                       |NV_NVDLA_CACC_CALC_int8_307                                    |    344|
|184   |                u_cell_int8_2                                                                       |NV_NVDLA_CACC_CALC_int8_308                                    |    344|
|185   |                u_cell_int8_3                                                                       |NV_NVDLA_CACC_CALC_int8_309                                    |    344|
|186   |                u_cell_int8_4                                                                       |NV_NVDLA_CACC_CALC_int8_310                                    |    344|
|187   |                u_cell_int8_5                                                                       |NV_NVDLA_CACC_CALC_int8_311                                    |    344|
|188   |                u_cell_int8_6                                                                       |NV_NVDLA_CACC_CALC_int8_312                                    |    344|
|189   |                u_cell_int8_7                                                                       |NV_NVDLA_CACC_CALC_int8_313                                    |    344|
|190   |              u_delivery_buffer                                                                     |NV_NVDLA_CACC_delivery_buffer                                  |    133|
|191   |                u_accu_dbuf                                                                         |nv_ram_rws_16x256                                              |      6|
|192   |              u_delivery_ctrl                                                                       |NV_NVDLA_CACC_delivery_ctrl                                    |    353|
|193   |              u_regfile                                                                             |NV_NVDLA_CACC_regfile                                          |    877|
|194   |                u_dual_reg_d0                                                                       |NV_NVDLA_CACC_dual_reg                                         |    290|
|195   |                u_dual_reg_d1                                                                       |NV_NVDLA_CACC_dual_reg_306                                     |    282|
|196   |                u_single_reg                                                                        |NV_NVDLA_CACC_single_reg                                       |    139|
|197   |              u_slcg_cell_0                                                                         |NV_NVDLA_CACC_slcg                                             |      2|
|198   |                nvdla_core_clk_slcg_0                                                               |NV_CLK_gate_power_304                                          |      2|
|199   |                  p_clkgate                                                                         |CKLNQD12_305                                                   |      2|
|200   |              u_slcg_op_2                                                                           |NV_NVDLA_CACC_slcg_301                                         |      2|
|201   |                nvdla_core_clk_slcg_0                                                               |NV_CLK_gate_power_302                                          |      2|
|202   |                  p_clkgate                                                                         |CKLNQD12_303                                                   |      2|
|203   |          u_partition_c                                                                             |NV_NVDLA_partition_c                                           |  54170|
|204   |            u_NV_NVDLA_cbuf                                                                         |NV_NVDLA_cbuf                                                  |  25051|
|205   |              u_cbuf_ram_bank0_ram0                                                                 |nv_ram_rws_256x64                                              |      1|
|206   |              u_cbuf_ram_bank0_ram1                                                                 |nv_ram_rws_256x64_238                                          |      1|
|207   |              u_cbuf_ram_bank1_ram0                                                                 |nv_ram_rws_256x64_259                                          |      1|
|208   |              u_cbuf_ram_bank1_ram1                                                                 |nv_ram_rws_256x64_260                                          |      1|
|209   |              u_cbuf_ram_bank2_ram0                                                                 |nv_ram_rws_256x64_281                                          |      1|
|210   |              u_cbuf_ram_bank2_ram1                                                                 |nv_ram_rws_256x64_282                                          |      1|
|211   |              u_cbuf_ram_bank3_ram0                                                                 |nv_ram_rws_256x64_287                                          |      1|
|212   |              u_cbuf_ram_bank3_ram1                                                                 |nv_ram_rws_256x64_288                                          |      1|
|213   |              u_cbuf_ram_bank4_ram0                                                                 |nv_ram_rws_256x64_289                                          |      1|
|214   |              u_cbuf_ram_bank4_ram1                                                                 |nv_ram_rws_256x64_290                                          |      1|
|215   |              u_cbuf_ram_bank5_ram0                                                                 |nv_ram_rws_256x64_291                                          |      1|
|216   |              u_cbuf_ram_bank5_ram1                                                                 |nv_ram_rws_256x64_292                                          |      1|
|217   |              u_cbuf_ram_bank6_ram0                                                                 |nv_ram_rws_256x64_293                                          |      1|
|218   |              u_cbuf_ram_bank6_ram1                                                                 |nv_ram_rws_256x64_294                                          |      1|
|219   |              u_cbuf_ram_bank7_ram0                                                                 |nv_ram_rws_256x64_295                                          |      1|
|220   |              u_cbuf_ram_bank7_ram1                                                                 |nv_ram_rws_256x64_296                                          |      1|
|221   |              u_cbuf_ram_bank8_ram0                                                                 |nv_ram_rws_256x64_297                                          |      1|
|222   |              u_cbuf_ram_bank8_ram1                                                                 |nv_ram_rws_256x64_298                                          |      1|
|223   |              u_cbuf_ram_bank9_ram0                                                                 |nv_ram_rws_256x64_299                                          |      1|
|224   |              u_cbuf_ram_bank9_ram1                                                                 |nv_ram_rws_256x64_300                                          |      1|
|225   |              u_cbuf_ram_bank10_ram0                                                                |nv_ram_rws_256x64_239                                          |      1|
|226   |              u_cbuf_ram_bank10_ram1                                                                |nv_ram_rws_256x64_240                                          |      1|
|227   |              u_cbuf_ram_bank11_ram0                                                                |nv_ram_rws_256x64_241                                          |      1|
|228   |              u_cbuf_ram_bank11_ram1                                                                |nv_ram_rws_256x64_242                                          |      1|
|229   |              u_cbuf_ram_bank12_ram0                                                                |nv_ram_rws_256x64_243                                          |      1|
|230   |              u_cbuf_ram_bank12_ram1                                                                |nv_ram_rws_256x64_244                                          |      1|
|231   |              u_cbuf_ram_bank13_ram0                                                                |nv_ram_rws_256x64_245                                          |      1|
|232   |              u_cbuf_ram_bank13_ram1                                                                |nv_ram_rws_256x64_246                                          |      1|
|233   |              u_cbuf_ram_bank14_ram0                                                                |nv_ram_rws_256x64_247                                          |      1|
|234   |              u_cbuf_ram_bank14_ram1                                                                |nv_ram_rws_256x64_248                                          |      1|
|235   |              u_cbuf_ram_bank15_ram0                                                                |nv_ram_rws_256x64_249                                          |      1|
|236   |              u_cbuf_ram_bank15_ram1                                                                |nv_ram_rws_256x64_250                                          |      1|
|237   |              u_cbuf_ram_bank16_ram0                                                                |nv_ram_rws_256x64_251                                          |      1|
|238   |              u_cbuf_ram_bank16_ram1                                                                |nv_ram_rws_256x64_252                                          |      1|
|239   |              u_cbuf_ram_bank17_ram0                                                                |nv_ram_rws_256x64_253                                          |      1|
|240   |              u_cbuf_ram_bank17_ram1                                                                |nv_ram_rws_256x64_254                                          |      1|
|241   |              u_cbuf_ram_bank18_ram0                                                                |nv_ram_rws_256x64_255                                          |      1|
|242   |              u_cbuf_ram_bank18_ram1                                                                |nv_ram_rws_256x64_256                                          |      1|
|243   |              u_cbuf_ram_bank19_ram0                                                                |nv_ram_rws_256x64_257                                          |      1|
|244   |              u_cbuf_ram_bank19_ram1                                                                |nv_ram_rws_256x64_258                                          |      1|
|245   |              u_cbuf_ram_bank20_ram0                                                                |nv_ram_rws_256x64_261                                          |      1|
|246   |              u_cbuf_ram_bank20_ram1                                                                |nv_ram_rws_256x64_262                                          |      1|
|247   |              u_cbuf_ram_bank21_ram0                                                                |nv_ram_rws_256x64_263                                          |      1|
|248   |              u_cbuf_ram_bank21_ram1                                                                |nv_ram_rws_256x64_264                                          |      1|
|249   |              u_cbuf_ram_bank22_ram0                                                                |nv_ram_rws_256x64_265                                          |      1|
|250   |              u_cbuf_ram_bank22_ram1                                                                |nv_ram_rws_256x64_266                                          |      1|
|251   |              u_cbuf_ram_bank23_ram0                                                                |nv_ram_rws_256x64_267                                          |      1|
|252   |              u_cbuf_ram_bank23_ram1                                                                |nv_ram_rws_256x64_268                                          |      1|
|253   |              u_cbuf_ram_bank24_ram0                                                                |nv_ram_rws_256x64_269                                          |      1|
|254   |              u_cbuf_ram_bank24_ram1                                                                |nv_ram_rws_256x64_270                                          |      1|
|255   |              u_cbuf_ram_bank25_ram0                                                                |nv_ram_rws_256x64_271                                          |      1|
|256   |              u_cbuf_ram_bank25_ram1                                                                |nv_ram_rws_256x64_272                                          |      1|
|257   |              u_cbuf_ram_bank26_ram0                                                                |nv_ram_rws_256x64_273                                          |      1|
|258   |              u_cbuf_ram_bank26_ram1                                                                |nv_ram_rws_256x64_274                                          |      1|
|259   |              u_cbuf_ram_bank27_ram0                                                                |nv_ram_rws_256x64_275                                          |      1|
|260   |              u_cbuf_ram_bank27_ram1                                                                |nv_ram_rws_256x64_276                                          |      1|
|261   |              u_cbuf_ram_bank28_ram0                                                                |nv_ram_rws_256x64_277                                          |      1|
|262   |              u_cbuf_ram_bank28_ram1                                                                |nv_ram_rws_256x64_278                                          |      1|
|263   |              u_cbuf_ram_bank29_ram0                                                                |nv_ram_rws_256x64_279                                          |      1|
|264   |              u_cbuf_ram_bank29_ram1                                                                |nv_ram_rws_256x64_280                                          |      1|
|265   |              u_cbuf_ram_bank30_ram0                                                                |nv_ram_rws_256x64_283                                          |      1|
|266   |              u_cbuf_ram_bank30_ram1                                                                |nv_ram_rws_256x64_284                                          |      1|
|267   |              u_cbuf_ram_bank31_ram0                                                                |nv_ram_rws_256x64_285                                          |      1|
|268   |              u_cbuf_ram_bank31_ram1                                                                |nv_ram_rws_256x64_286                                          |      1|
|269   |            u_NV_NVDLA_cdma                                                                         |NV_NVDLA_cdma                                                  |  19746|
|270   |              u_cvt                                                                                 |NV_NVDLA_CDMA_cvt                                              |   3385|
|271   |                u_cell_0                                                                            |NV_NVDLA_CDMA_CVT_cell                                         |    297|
|272   |                  pipe_p3                                                                           |NV_NVDLA_CDMA_CVT_CELL_pipe_p3_237                             |    291|
|273   |                u_cell_1                                                                            |NV_NVDLA_CDMA_CVT_cell_224                                     |    296|
|274   |                  pipe_p3                                                                           |NV_NVDLA_CDMA_CVT_CELL_pipe_p3_236                             |    290|
|275   |                u_cell_2                                                                            |NV_NVDLA_CDMA_CVT_cell_225                                     |    296|
|276   |                  pipe_p3                                                                           |NV_NVDLA_CDMA_CVT_CELL_pipe_p3_235                             |    290|
|277   |                u_cell_3                                                                            |NV_NVDLA_CDMA_CVT_cell_226                                     |    296|
|278   |                  pipe_p3                                                                           |NV_NVDLA_CDMA_CVT_CELL_pipe_p3_234                             |    290|
|279   |                u_cell_4                                                                            |NV_NVDLA_CDMA_CVT_cell_227                                     |    296|
|280   |                  pipe_p3                                                                           |NV_NVDLA_CDMA_CVT_CELL_pipe_p3_233                             |    290|
|281   |                u_cell_5                                                                            |NV_NVDLA_CDMA_CVT_cell_228                                     |    296|
|282   |                  pipe_p3                                                                           |NV_NVDLA_CDMA_CVT_CELL_pipe_p3_232                             |    290|
|283   |                u_cell_6                                                                            |NV_NVDLA_CDMA_CVT_cell_229                                     |    296|
|284   |                  pipe_p3                                                                           |NV_NVDLA_CDMA_CVT_CELL_pipe_p3_231                             |    290|
|285   |                u_cell_7                                                                            |NV_NVDLA_CDMA_CVT_cell_230                                     |    298|
|286   |                  pipe_p1                                                                           |NV_NVDLA_CDMA_CVT_CELL_pipe_p1                                 |      1|
|287   |                  pipe_p2                                                                           |NV_NVDLA_CDMA_CVT_CELL_pipe_p2                                 |      1|
|288   |                  pipe_p3                                                                           |NV_NVDLA_CDMA_CVT_CELL_pipe_p3                                 |    290|
|289   |              u_dc                                                                                  |NV_NVDLA_CDMA_dc                                               |   1890|
|290   |                NV_NVDLA_PDP_RDMA_rdreq                                                             |NV_NVDLA_DMAIF_rdreq_219                                       |    177|
|291   |                NV_NVDLA_PDP_RDMA_rdrsp                                                             |NV_NVDLA_DMAIF_rdrsp_220                                       |     68|
|292   |                u_fifo                                                                              |NV_NVDLA_CDMA_DC_fifo                                          |    150|
|293   |                  clk_mgate                                                                         |NV_CLK_gate_power_221                                          |      5|
|294   |                    p_clkgate                                                                       |CKLNQD12_223                                                   |      5|
|295   |                  ram                                                                               |nv_ram_rwsp_128x6_222                                          |     61|
|296   |              u_dma_mux                                                                             |NV_NVDLA_CDMA_dma_mux                                          |    292|
|297   |              u_img                                                                                 |NV_NVDLA_CDMA_img                                              |   6948|
|298   |                u_ctrl                                                                              |NV_NVDLA_CDMA_IMG_ctrl                                         |    274|
|299   |                u_pack                                                                              |NV_NVDLA_CDMA_IMG_pack                                         |   1866|
|300   |                u_sg                                                                                |NV_NVDLA_CDMA_IMG_sg                                           |   4423|
|301   |                  NV_NVDLA_PDP_RDMA_rdreq                                                           |NV_NVDLA_DMAIF_rdreq_213                                       |    124|
|302   |                  NV_NVDLA_PDP_RDMA_rdrsp                                                           |NV_NVDLA_DMAIF_rdrsp_214                                       |    177|
|303   |                  u_NV_NVDLA_CDMA_IMG_fifo                                                          |NV_NVDLA_CDMA_IMG_fifo                                         |    156|
|304   |                    clk_mgate                                                                       |NV_CLK_gate_power_217                                          |      6|
|305   |                      p_clkgate                                                                     |CKLNQD12_218                                                   |      6|
|306   |                    ram                                                                             |nv_ram_rwsp_128x11                                             |     53|
|307   |                  u_NV_NVDLA_CDMA_IMG_sg2pack_fifo                                                  |NV_NVDLA_CDMA_IMG_sg2pack_fifo                                 |   1540|
|308   |                    clk_mgate                                                                       |NV_CLK_gate_power_215                                          |      8|
|309   |                      p_clkgate                                                                     |CKLNQD12_216                                                   |      8|
|310   |                    ram                                                                             |NV_NVDLA_CDMA_IMG_sg2pack_fifo_flopram_rwsa_128x11             |   1427|
|311   |              u_regfile                                                                             |NV_NVDLA_CDMA_regfile                                          |   4608|
|312   |                u_dual_reg_d0                                                                       |NV_NVDLA_CDMA_dual_reg                                         |   1443|
|313   |                u_dual_reg_d1                                                                       |NV_NVDLA_CDMA_dual_reg_212                                     |   2452|
|314   |                u_single_reg                                                                        |NV_NVDLA_CDMA_single_reg                                       |    167|
|315   |              u_shared_buffer                                                                       |NV_NVDLA_CDMA_shared_buffer                                    |    545|
|316   |                u_shared_buffer_00                                                                  |nv_ram_rws_16x64                                               |      1|
|317   |                u_shared_buffer_01                                                                  |nv_ram_rws_16x64_197                                           |      1|
|318   |                u_shared_buffer_02                                                                  |nv_ram_rws_16x64_198                                           |      1|
|319   |                u_shared_buffer_03                                                                  |nv_ram_rws_16x64_199                                           |      1|
|320   |                u_shared_buffer_04                                                                  |nv_ram_rws_16x64_200                                           |      1|
|321   |                u_shared_buffer_05                                                                  |nv_ram_rws_16x64_201                                           |      1|
|322   |                u_shared_buffer_06                                                                  |nv_ram_rws_16x64_202                                           |      1|
|323   |                u_shared_buffer_07                                                                  |nv_ram_rws_16x64_203                                           |      1|
|324   |                u_shared_buffer_08                                                                  |nv_ram_rws_16x64_204                                           |      1|
|325   |                u_shared_buffer_09                                                                  |nv_ram_rws_16x64_205                                           |      1|
|326   |                u_shared_buffer_10                                                                  |nv_ram_rws_16x64_206                                           |      1|
|327   |                u_shared_buffer_11                                                                  |nv_ram_rws_16x64_207                                           |      1|
|328   |                u_shared_buffer_12                                                                  |nv_ram_rws_16x64_208                                           |      1|
|329   |                u_shared_buffer_13                                                                  |nv_ram_rws_16x64_209                                           |      1|
|330   |                u_shared_buffer_14                                                                  |nv_ram_rws_16x64_210                                           |      1|
|331   |                u_shared_buffer_15                                                                  |nv_ram_rws_16x64_211                                           |      1|
|332   |              u_slcg_dc                                                                             |NV_NVDLA_CDMA_slcg                                             |      3|
|333   |                nvdla_core_clk_slcg_0                                                               |NV_CLK_gate_power_195                                          |      3|
|334   |                  p_clkgate                                                                         |CKLNQD12_196                                                   |      3|
|335   |              u_slcg_hls                                                                            |NV_NVDLA_CDMA_slcg_179                                         |      2|
|336   |                nvdla_core_clk_slcg_0                                                               |NV_CLK_gate_power_193                                          |      2|
|337   |                  p_clkgate                                                                         |CKLNQD12_194                                                   |      2|
|338   |              u_slcg_img                                                                            |NV_NVDLA_CDMA_slcg_180                                         |      4|
|339   |                nvdla_core_clk_slcg_0                                                               |NV_CLK_gate_power_191                                          |      4|
|340   |                  p_clkgate                                                                         |CKLNQD12_192                                                   |      4|
|341   |              u_slcg_mux                                                                            |NV_NVDLA_CDMA_slcg_181                                         |      4|
|342   |                nvdla_core_clk_slcg_0                                                               |NV_CLK_gate_power_189                                          |      4|
|343   |                  p_clkgate                                                                         |CKLNQD12_190                                                   |      4|
|344   |              u_status                                                                              |NV_NVDLA_CDMA_status                                           |    204|
|345   |              u_wt                                                                                  |NV_NVDLA_CDMA_wt                                               |   1861|
|346   |                NV_NVDLA_PDP_RDMA_rdreq                                                             |NV_NVDLA_DMAIF_rdreq_182                                       |    102|
|347   |                NV_NVDLA_PDP_RDMA_rdrsp                                                             |NV_NVDLA_DMAIF_rdrsp_183                                       |    214|
|348   |                u_8atmm_fifo                                                                        |NV_NVDLA_CDMA_WT_8ATMM_fifo_65x8                               |    156|
|349   |                  nvdla_core_clk_mgate                                                              |NV_CLK_gate_power_186                                          |      6|
|350   |                    p_clkgate                                                                       |CKLNQD12_188                                                   |      6|
|351   |                  ram                                                                               |nv_ram_rwsp_8x65_187                                           |    114|
|352   |                u_fifo                                                                              |NV_NVDLA_CDMA_WT_fifo                                          |    214|
|353   |                  clk_mgate                                                                         |NV_CLK_gate_power_184                                          |      5|
|354   |                    p_clkgate                                                                       |CKLNQD12_185                                                   |      5|
|355   |                  ram                                                                               |nv_ram_rwsp_128x6                                              |    113|
|356   |            u_NV_NVDLA_csc                                                                          |NV_NVDLA_csc                                                   |   9365|
|357   |              u_dl                                                                                  |NV_NVDLA_CSC_dl                                                |   4235|
|358   |              u_regfile                                                                             |NV_NVDLA_CSC_regfile                                           |   1715|
|359   |                u_dual_reg_d0                                                                       |NV_NVDLA_CSC_dual_reg                                          |    641|
|360   |                u_dual_reg_d1                                                                       |NV_NVDLA_CSC_dual_reg_178                                      |    890|
|361   |                u_single_reg                                                                        |NV_NVDLA_CSC_single_reg                                        |     84|
|362   |              u_sg                                                                                  |NV_NVDLA_CSC_sg                                                |   1305|
|363   |                u_dat_fifo                                                                          |NV_NVDLA_CSC_SG_dat_fifo                                       |    362|
|364   |                  clk_mgate                                                                         |NV_CLK_gate_power_176                                          |      1|
|365   |                    p_clkgate                                                                       |CKLNQD12_177                                                   |      1|
|366   |                  ram                                                                               |NV_NVDLA_CSC_SG_dat_fifo_flopram_rwsa_4x33                     |    270|
|367   |                u_wt_fifo                                                                           |NV_NVDLA_CSC_SG_wt_fifo                                        |    190|
|368   |                  clk_mgate                                                                         |NV_CLK_gate_power_174                                          |      1|
|369   |                    p_clkgate                                                                       |CKLNQD12_175                                                   |      1|
|370   |                  ram                                                                               |NV_NVDLA_CSC_SG_wt_fifo_flopram_rwsa_4x20                      |    168|
|371   |              u_slcg_op_2                                                                           |NV_NVDLA_CSC_slcg                                              |      4|
|372   |                nvdla_core_clk_slcg_0                                                               |NV_CLK_gate_power_172                                          |      4|
|373   |                  p_clkgate                                                                         |CKLNQD12_173                                                   |      4|
|374   |              u_wl                                                                                  |NV_NVDLA_CSC_wl                                                |   2099|
|375   |                u_dec                                                                               |NV_NVDLA_CSC_WL_dec                                            |    467|
|376   |            u_global_csc_clk_ovr_on_sync                                                            |NV_NVDLA_sync3d_s_166                                          |      4|
|377   |              sync_0                                                                                |sync3d_s_ppp_170                                               |      4|
|378   |                NV_GENERIC_CELL                                                                     |p_SSYNC3DO_S_PPP_171                                           |      4|
|379   |            u_partition_c_reset                                                                     |NV_NVDLA_reset_167                                             |      4|
|380   |              sync_reset_synced_rstn                                                                |sync_reset_168                                                 |      4|
|381   |                NV_GENERIC_CELL                                                                     |p_SSYNC2DO_C_PP_169                                            |      4|
|382   |          u_partition_ma                                                                            |NV_NVDLA_partition_m                                           |   5888|
|383   |            u_NV_NVDLA_cmac                                                                         |NV_NVDLA_cmac_147                                              |   5885|
|384   |              u_core                                                                                |NV_NVDLA_CMAC_core_151                                         |   5822|
|385   |                u_active                                                                            |NV_NVDLA_CMAC_CORE_active_156                                  |   4197|
|386   |                u_mac_0                                                                             |NV_NVDLA_CMAC_CORE_mac_157                                     |    268|
|387   |                u_mac_1                                                                             |NV_NVDLA_CMAC_CORE_mac_158                                     |    268|
|388   |                u_mac_2                                                                             |NV_NVDLA_CMAC_CORE_mac_159                                     |    268|
|389   |                u_mac_3                                                                             |NV_NVDLA_CMAC_CORE_mac_160                                     |    268|
|390   |                u_rt_in                                                                             |NV_NVDLA_CMAC_CORE_rt_in_161                                   |    335|
|391   |                u_rt_out                                                                            |NV_NVDLA_CMAC_CORE_rt_out_162                                  |    206|
|392   |                u_slcg_op_6                                                                         |NV_NVDLA_CMAC_CORE_slcg_163                                    |      1|
|393   |                  nvdla_core_clk_slcg_0                                                             |NV_CLK_gate_power_164                                          |      1|
|394   |                    p_clkgate                                                                       |CKLNQD12_165                                                   |      1|
|395   |              u_reg                                                                                 |NV_NVDLA_CMAC_reg_152                                          |     62|
|396   |                u_dual_reg_d0                                                                       |NV_NVDLA_CMAC_REG_dual_153                                     |      5|
|397   |                u_dual_reg_d1                                                                       |NV_NVDLA_CMAC_REG_dual_154                                     |      7|
|398   |                u_single_reg                                                                        |NV_NVDLA_CMAC_REG_single_155                                   |     14|
|399   |            u_global_clk_ovr_on_sync                                                                |NV_NVDLA_sync3d_s_148                                          |      3|
|400   |              sync_0                                                                                |sync3d_s_ppp_149                                               |      3|
|401   |                NV_GENERIC_CELL                                                                     |p_SSYNC3DO_S_PPP_150                                           |      3|
|402   |          u_partition_mb                                                                            |NV_NVDLA_partition_m_5                                         |   5864|
|403   |            u_NV_NVDLA_cmac                                                                         |NV_NVDLA_cmac                                                  |   5864|
|404   |              u_core                                                                                |NV_NVDLA_CMAC_core                                             |   5801|
|405   |                u_active                                                                            |NV_NVDLA_CMAC_CORE_active                                      |   4197|
|406   |                u_mac_0                                                                             |NV_NVDLA_CMAC_CORE_mac                                         |    268|
|407   |                u_mac_1                                                                             |NV_NVDLA_CMAC_CORE_mac_142                                     |    268|
|408   |                u_mac_2                                                                             |NV_NVDLA_CMAC_CORE_mac_143                                     |    268|
|409   |                u_mac_3                                                                             |NV_NVDLA_CMAC_CORE_mac_144                                     |    268|
|410   |                u_rt_in                                                                             |NV_NVDLA_CMAC_CORE_rt_in                                       |    332|
|411   |                u_rt_out                                                                            |NV_NVDLA_CMAC_CORE_rt_out                                      |    191|
|412   |                u_slcg_op_6                                                                         |NV_NVDLA_CMAC_CORE_slcg                                        |      1|
|413   |                  nvdla_core_clk_slcg_0                                                             |NV_CLK_gate_power_145                                          |      1|
|414   |                    p_clkgate                                                                       |CKLNQD12_146                                                   |      1|
|415   |              u_reg                                                                                 |NV_NVDLA_CMAC_reg                                              |     62|
|416   |                u_dual_reg_d0                                                                       |NV_NVDLA_CMAC_REG_dual                                         |      5|
|417   |                u_dual_reg_d1                                                                       |NV_NVDLA_CMAC_REG_dual_141                                     |      7|
|418   |                u_single_reg                                                                        |NV_NVDLA_CMAC_REG_single                                       |     14|
|419   |          u_partition_o                                                                             |NV_NVDLA_partition_o                                           |   8790|
|420   |            u_NV_NVDLA_cfgrom                                                                       |NV_NVDLA_cfgrom                                                |     87|
|421   |            u_NV_NVDLA_csb_master                                                                   |NV_NVDLA_csb_master                                            |   1450|
|422   |              u_fifo_csb2nvdla                                                                      |NV_NVDLA_CSB_MASTER_falcon2csb_fifo                            |    445|
|423   |                NV_AFIFO_rd_popping_sync0                                                           |p_STRICTSYNC3DOTM_C_PPP_117                                    |      4|
|424   |                  sync3d                                                                            |p_SSYNC3DO_C_PPP_140                                           |      3|
|425   |                NV_AFIFO_rd_popping_sync1                                                           |p_STRICTSYNC3DOTM_C_PPP_118                                    |      4|
|426   |                  sync3d                                                                            |p_SSYNC3DO_C_PPP_139                                           |      3|
|427   |                NV_AFIFO_rd_popping_sync2                                                           |p_STRICTSYNC3DOTM_C_PPP_119                                    |      5|
|428   |                  sync3d                                                                            |p_SSYNC3DO_C_PPP_138                                           |      3|
|429   |                NV_AFIFO_wr_pushing_sync0                                                           |p_STRICTSYNC3DOTM_C_PPP_120                                    |      4|
|430   |                  sync3d                                                                            |p_SSYNC3DO_C_PPP_137                                           |      3|
|431   |                NV_AFIFO_wr_pushing_sync1                                                           |p_STRICTSYNC3DOTM_C_PPP_121                                    |      4|
|432   |                  sync3d                                                                            |p_SSYNC3DO_C_PPP_136                                           |      3|
|433   |                NV_AFIFO_wr_pushing_sync2                                                           |p_STRICTSYNC3DOTM_C_PPP_122                                    |      5|
|434   |                  sync3d                                                                            |p_SSYNC3DO_C_PPP_135                                           |      3|
|435   |                ram                                                                                 |NV_NVDLA_CSB_MASTER_falcon2csb_fifo_flopram_rwa_4x50           |    298|
|436   |                rd_clk_rd_mgate                                                                     |NV_CLK_gate_power_123                                          |      2|
|437   |                  p_clkgate                                                                         |CKLNQD12_134                                                   |      2|
|438   |                rd_clk_rd_mgated_snd_gate                                                           |NV_CLK_gate_power_124                                          |      2|
|439   |                  p_clkgate                                                                         |CKLNQD12_133                                                   |      2|
|440   |                rd_popping_gray                                                                     |NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr_strict           |      2|
|441   |                rd_pushing_gray                                                                     |NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr                  |     11|
|442   |                wr_clk_rcv_gate                                                                     |NV_CLK_gate_power_125                                          |      3|
|443   |                  p_clkgate                                                                         |CKLNQD12_132                                                   |      3|
|444   |                wr_clk_wr_mgate                                                                     |NV_CLK_gate_power_126                                          |      2|
|445   |                  p_clkgate                                                                         |CKLNQD12_131                                                   |      2|
|446   |                wr_clk_wr_mgated_snd_gate                                                           |NV_CLK_gate_power_127                                          |      3|
|447   |                  p_clkgate                                                                         |CKLNQD12_130                                                   |      3|
|448   |                wr_popping_gray                                                                     |NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr_128              |     12|
|449   |                wr_pushing_gray                                                                     |NV_NVDLA_CSB_MASTER_falcon2csb_fifo_gray_cntr_strict_129       |      2|
|450   |              u_fifo_nvdla2csb                                                                      |NV_NVDLA_CSB_MASTER_csb2falcon_fifo                            |    334|
|451   |                NV_AFIFO_rd_popping_sync0                                                           |p_STRICTSYNC3DOTM_C_PPP                                        |      4|
|452   |                  sync3d                                                                            |p_SSYNC3DO_C_PPP_116                                           |      3|
|453   |                NV_AFIFO_rd_popping_sync1                                                           |p_STRICTSYNC3DOTM_C_PPP_99                                     |      5|
|454   |                  sync3d                                                                            |p_SSYNC3DO_C_PPP_115                                           |      3|
|455   |                NV_AFIFO_wr_pushing_sync0                                                           |p_STRICTSYNC3DOTM_C_PPP_100                                    |      4|
|456   |                  sync3d                                                                            |p_SSYNC3DO_C_PPP_114                                           |      3|
|457   |                NV_AFIFO_wr_pushing_sync1                                                           |p_STRICTSYNC3DOTM_C_PPP_101                                    |      5|
|458   |                  sync3d                                                                            |p_SSYNC3DO_C_PPP_113                                           |      3|
|459   |                ram                                                                                 |NV_NVDLA_CSB_MASTER_csb2falcon_fifo_flopram_rwa_2x34           |    237|
|460   |                rd_clk_rd_mgate                                                                     |NV_CLK_gate_power_102                                          |      2|
|461   |                  p_clkgate                                                                         |CKLNQD12_112                                                   |      2|
|462   |                rd_clk_rd_mgated_snd_gate                                                           |NV_CLK_gate_power_103                                          |      2|
|463   |                  p_clkgate                                                                         |CKLNQD12_111                                                   |      2|
|464   |                rd_pushing_gray                                                                     |NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr                  |      7|
|465   |                wr_clk_rcv_gate                                                                     |NV_CLK_gate_power_104                                          |      3|
|466   |                  p_clkgate                                                                         |CKLNQD12_110                                                   |      3|
|467   |                wr_clk_wr_mgate                                                                     |NV_CLK_gate_power_105                                          |      2|
|468   |                  p_clkgate                                                                         |CKLNQD12_109                                                   |      2|
|469   |                wr_clk_wr_mgated_snd_gate                                                           |NV_CLK_gate_power_106                                          |      3|
|470   |                  p_clkgate                                                                         |CKLNQD12_108                                                   |      3|
|471   |                wr_popping_gray                                                                     |NV_NVDLA_CSB_MASTER_csb2falcon_fifo_gray_cntr_107              |      9|
|472   |            u_NV_NVDLA_glb                                                                          |NV_NVDLA_glb                                                   |    121|
|473   |              u_csb                                                                                 |NV_NVDLA_GLB_csb                                               |    101|
|474   |                u_reg                                                                               |NV_NVDLA_GLB_CSB_reg                                           |     39|
|475   |              u_ic                                                                                  |NV_NVDLA_GLB_ic                                                |     20|
|476   |                u_sync_core_intr                                                                    |NV_NVDLA_sync3d_c                                              |      3|
|477   |                  sync_0                                                                            |sync3d_c_ppp                                                   |      3|
|478   |                    NV_GENERIC_CELL                                                                 |p_SSYNC3DO_C_PPP                                               |      3|
|479   |            u_NV_NVDLA_mcif                                                                         |NV_NVDLA_mcif                                                  |   7113|
|480   |              u_csb                                                                                 |NV_NVDLA_MCIF_csb                                              |    458|
|481   |                u_reg                                                                               |NV_NVDLA_MCIF_CSB_reg                                          |    378|
|482   |              u_read                                                                                |NV_NVDLA_MCIF_read                                             |   3585|
|483   |                u_eg                                                                                |NV_NVDLA_MCIF_READ_eg                                          |   1024|
|484   |                  lat_fifo0                                                                         |NV_NVDLA_MCIF_READ_EG_lat_fifo                                 |    190|
|485   |                    nvdla_core_clk_mgate                                                            |NV_CLK_gate_power_96                                           |      3|
|486   |                      p_clkgate                                                                     |CKLNQD12_98                                                    |      3|
|487   |                    ram                                                                             |NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x512_97           |    162|
|488   |                  lat_fifo1                                                                         |NV_NVDLA_MCIF_READ_EG_lat_fifo_82                              |    190|
|489   |                    nvdla_core_clk_mgate                                                            |NV_CLK_gate_power_93                                           |      3|
|490   |                      p_clkgate                                                                     |CKLNQD12_95                                                    |      3|
|491   |                    ram                                                                             |NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x512_94           |    162|
|492   |                  lat_fifo2                                                                         |NV_NVDLA_MCIF_READ_EG_lat_fifo_83                              |    190|
|493   |                    nvdla_core_clk_mgate                                                            |NV_CLK_gate_power_90                                           |      3|
|494   |                      p_clkgate                                                                     |CKLNQD12_92                                                    |      3|
|495   |                    ram                                                                             |NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x512_91           |    162|
|496   |                  lat_fifo3                                                                         |NV_NVDLA_MCIF_READ_EG_lat_fifo_84                              |    190|
|497   |                    nvdla_core_clk_mgate                                                            |NV_CLK_gate_power_88                                           |      3|
|498   |                      p_clkgate                                                                     |CKLNQD12_89                                                    |      3|
|499   |                    ram                                                                             |NV_NVDLA_MCIF_READ_EG_lat_fifo_flopram_rwsa_4x512              |    162|
|500   |                  pipe_p0                                                                           |NV_NVDLA_MCIF_READ_EG_OUT_pipe                                 |     36|
|501   |                  pipe_p1                                                                           |NV_NVDLA_MCIF_READ_EG_OUT_pipe_85                              |     36|
|502   |                  pipe_p2                                                                           |NV_NVDLA_MCIF_READ_EG_OUT_pipe_86                              |     36|
|503   |                  pipe_p3                                                                           |NV_NVDLA_MCIF_READ_EG_OUT_pipe_87                              |     36|
|504   |                  pipe_pr                                                                           |NV_NVDLA_MCIF_READ_EG_pipe_pr                                  |    120|
|505   |                u_ig                                                                                |NV_NVDLA_MCIF_READ_ig                                          |   2431|
|506   |                  u_arb                                                                             |NV_NVDLA_MCIF_READ_IG_arb                                      |    458|
|507   |                    pipe_out                                                                        |NV_NVDLA_MCIF_READ_IG_ARB_pipe_out                             |    109|
|508   |                    pipe_p0                                                                         |NV_NVDLA_MCIF_READ_IG_ARB_pipe                                 |     93|
|509   |                    pipe_p1                                                                         |NV_NVDLA_MCIF_READ_IG_ARB_pipe_79                              |     93|
|510   |                    pipe_p2                                                                         |NV_NVDLA_MCIF_READ_IG_ARB_pipe_80                              |     63|
|511   |                    pipe_p3                                                                         |NV_NVDLA_MCIF_READ_IG_ARB_pipe_81                              |     63|
|512   |                    u_read_ig_arb                                                                   |read_ig_arb                                                    |     37|
|513   |                  u_bpt0                                                                            |NV_NVDLA_MCIF_READ_IG_bpt                                      |    417|
|514   |                    pipe_p1                                                                         |NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1_77                           |    112|
|515   |                    pipe_p2                                                                         |NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2_78                           |    204|
|516   |                  u_bpt1                                                                            |NV_NVDLA_MCIF_READ_IG_bpt_70                                   |    398|
|517   |                    pipe_p1                                                                         |NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1_75                           |    108|
|518   |                    pipe_p2                                                                         |NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2_76                           |    193|
|519   |                  u_bpt2                                                                            |NV_NVDLA_MCIF_READ_IG_bpt_71                                   |    502|
|520   |                    pipe_p1                                                                         |NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1_73                           |    134|
|521   |                    pipe_p2                                                                         |NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2_74                           |    261|
|522   |                  u_bpt3                                                                            |NV_NVDLA_MCIF_READ_IG_bpt_72                                   |    515|
|523   |                    pipe_p1                                                                         |NV_NVDLA_MCIF_READ_IG_BPT_pipe_p1                              |    140|
|524   |                    pipe_p2                                                                         |NV_NVDLA_MCIF_READ_IG_BPT_pipe_p2                              |    264|
|525   |                  u_cvt                                                                             |NV_NVDLA_MCIF_READ_IG_cvt                                      |    141|
|526   |                    pipe_p1                                                                         |NV_NVDLA_MCIF_READ_IG_CVT_pipe_p1                              |    111|
|527   |              u_write                                                                               |NV_NVDLA_MCIF_write                                            |   3070|
|528   |                u_cq                                                                                |NV_NVDLA_MCIF_WRITE_cq                                         |   1770|
|529   |                  adr_ram                                                                           |nv_ram_rwst_256x8                                              |     81|
|530   |                  nvdla_core_clk_mgate                                                              |NV_CLK_gate_power_66                                           |      2|
|531   |                    p_clkgate                                                                       |CKLNQD12_69                                                    |      2|
|532   |                  nvdla_core_clk_rd_mgate_skid                                                      |NV_CLK_gate_power_67                                           |     29|
|533   |                    p_clkgate                                                                       |CKLNQD12_68                                                    |     29|
|534   |                  ram                                                                               |nv_ram_rws_256x3                                               |    315|
|535   |                u_eg                                                                                |NV_NVDLA_MCIF_WRITE_eg                                         |     31|
|536   |                  u_pipe                                                                            |NV_NVDLA_MCIF_WRITE_EG_pipe                                    |     30|
|537   |                u_ig                                                                                |NV_NVDLA_MCIF_WRITE_ig                                         |   1268|
|538   |                  u_arb                                                                             |NV_NVDLA_MCIF_WRITE_IG_arb                                     |    239|
|539   |                    pipe_0                                                                          |NV_NVDLA_MCIF_WRITE_IG_ARB_pipe                                |     35|
|540   |                    u_dfifo0                                                                        |NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo                               |    202|
|541   |                      nvdla_core_clk_mgate                                                          |NV_CLK_gate_power_64                                           |      4|
|542   |                        p_clkgate                                                                   |CKLNQD12_65                                                    |      4|
|543   |                      ram                                                                           |NV_NVDLA_MCIF_WRITE_IG_ARB_dfifo_flopram_rwsa_4x65             |    169|
|544   |                  u_bpt0                                                                            |NV_NVDLA_MCIF_WRITE_IG_bpt                                     |    652|
|545   |                    pipe_p1                                                                         |NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p1                             |    149|
|546   |                    pipe_p2                                                                         |NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p2                             |    155|
|547   |                    pipe_p3                                                                         |NV_NVDLA_MCIF_WRITE_IG_BPT_pipe_p3                             |    139|
|548   |                    u_dfifo                                                                         |NV_NVDLA_MCIF_WRITE_IG_BPT_dfifo                               |    109|
|549   |                  u_cvt                                                                             |NV_NVDLA_MCIF_WRITE_IG_cvt                                     |    377|
|550   |                    pipe_p1                                                                         |NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p1                             |     60|
|551   |                    pipe_p2                                                                         |NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p2                             |     59|
|552   |                    pipe_p3                                                                         |NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p3                             |    106|
|553   |                    pipe_p4                                                                         |NV_NVDLA_MCIF_WRITE_IG_CVT_pipe_p4                             |    114|
|554   |            u_sync_core_reset                                                                       |NV_NVDLA_core_reset                                            |     16|
|555   |              sync_reset_synced_core_rstn                                                           |sync_reset_58                                                  |      4|
|556   |                NV_GENERIC_CELL                                                                     |p_SSYNC2DO_C_PP_63                                             |      4|
|557   |              sync_reset_synced_dla_rstn                                                            |sync_reset_59                                                  |      3|
|558   |                NV_GENERIC_CELL                                                                     |p_SSYNC2DO_C_PP_62                                             |      3|
|559   |              sync_reset_synced_rstn                                                                |sync_reset_60                                                  |      7|
|560   |                NV_GENERIC_CELL                                                                     |p_SSYNC2DO_C_PP_61                                             |      7|
|561   |            u_sync_falcon_reset                                                                     |NV_NVDLA_reset                                                 |      3|
|562   |              sync_reset_synced_rstn                                                                |sync_reset                                                     |      3|
|563   |                NV_GENERIC_CELL                                                                     |p_SSYNC2DO_C_PP                                                |      3|
|564   |          u_partition_p                                                                             |NV_NVDLA_partition_p                                           |  18942|
|565   |            u_NV_NVDLA_sdp                                                                          |NV_NVDLA_sdp                                                   |  18938|
|566   |              u_core                                                                                |NV_NVDLA_SDP_core                                              |   3700|
|567   |                u_NV_NVDLA_SDP_cmux                                                                 |NV_NVDLA_SDP_cmux                                              |    271|
|568   |                  pipe_p1                                                                           |NV_NVDLA_SDP_CMUX_pipe_p1                                      |    125|
|569   |                  pipe_p2                                                                           |NV_NVDLA_SDP_CMUX_pipe_p2                                      |    143|
|570   |                u_bs                                                                                |NV_NVDLA_SDP_HLS_x1_int                                        |   1487|
|571   |                  u_sdp_x_alu_0                                                                     |NV_NVDLA_SDP_HLS_X_int_alu                                     |    528|
|572   |                    pipe_p1                                                                         |NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p1                             |    332|
|573   |                    pipe_p2                                                                         |NV_NVDLA_SDP_HLS_X_INT_ALU_pipe_p2                             |    174|
|574   |                    x_alu_shiftleft_su                                                              |NV_NVDLA_HLS_shiftleftsu                                       |      4|
|575   |                  u_sdp_x_mul_0                                                                     |NV_NVDLA_SDP_HLS_X_int_mul                                     |    747|
|576   |                    pipe_p1                                                                         |NV_NVDLA_SDP_HLS_X_INT_MUL_pipe_p1                             |    728|
|577   |                    x_mul_prelu                                                                     |NV_NVDLA_SDP_HLS_prelu                                         |     19|
|578   |                  u_sdp_x_relu_0                                                                    |NV_NVDLA_SDP_HLS_X_int_relu                                    |     74|
|579   |                    pipe_p1                                                                         |NV_NVDLA_SDP_HLS_X_INT_RELU_pipe_p1                            |     74|
|580   |                  u_sdp_x_trt_0                                                                     |NV_NVDLA_SDP_HLS_X_int_trt                                     |    138|
|581   |                    pipe_p1                                                                         |NV_NVDLA_SDP_HLS_X_INT_TRT_pipe_p1                             |    138|
|582   |                u_bs_alu_pack                                                                       |NV_NVDLA_SDP_RDMA_pack__parameterized0                         |    471|
|583   |                u_bs_dppack                                                                         |NV_NVDLA_SDP_CORE_pack                                         |     70|
|584   |                u_bs_dpunpack                                                                       |NV_NVDLA_SDP_CORE_unpack                                       |     66|
|585   |                u_bs_mul_pack                                                                       |NV_NVDLA_SDP_RDMA_pack__parameterized0_55                      |    210|
|586   |                u_c                                                                                 |NV_NVDLA_SDP_HLS_c                                             |    716|
|587   |                  c_int_0                                                                           |NV_NVDLA_SDP_HLS_C_int                                         |    716|
|588   |                    pipe_p1                                                                         |NV_NVDLA_SDP_HLS_C_INT_pipe_p1                                 |     75|
|589   |                    pipe_p2                                                                         |NV_NVDLA_SDP_HLS_C_INT_pipe_p2                                 |    533|
|590   |                    pipe_p3                                                                         |NV_NVDLA_SDP_HLS_C_INT_pipe_p3                                 |     60|
|591   |                    pipe_p4                                                                         |NV_NVDLA_SDP_HLS_C_INT_pipe_p4                                 |     37|
|592   |                u_dpin_pack                                                                         |NV_NVDLA_SDP_RDMA_pack                                         |    119|
|593   |                u_dpout_unpack                                                                      |NV_NVDLA_SDP_CORE_unpack__parameterized0                       |     91|
|594   |                u_gate                                                                              |NV_NVDLA_SDP_CORE_gate                                         |      3|
|595   |                  nvdla_core_clk_slcg_0                                                             |NV_CLK_gate_power_56                                           |      3|
|596   |                    p_clkgate                                                                       |CKLNQD12_57                                                    |      3|
|597   |              u_rdma                                                                                |NV_NVDLA_SDP_rdma                                              |   9944|
|598   |                u_brdma                                                                             |NV_NVDLA_SDP_brdma                                             |   4465|
|599   |                  u_NV_NVDLA_SDP_RDMA_dmaif                                                         |NV_NVDLA_SDP_RDMA_dmaif_30                                     |    356|
|600   |                    NV_NVDLA_SDP_RDMA_rdreq                                                         |NV_NVDLA_DMAIF_rdreq_53                                        |    140|
|601   |                    NV_NVDLA_SDP_RDMA_rdrsp                                                         |NV_NVDLA_DMAIF_rdrsp_54                                        |    215|
|602   |                  u_cq                                                                              |NV_NVDLA_SDP_BRDMA_cq_16x16                                    |     84|
|603   |                    nvdla_core_clk_mgate                                                            |NV_CLK_gate_power_51                                           |      6|
|604   |                      p_clkgate                                                                     |CKLNQD12_52                                                    |      6|
|605   |                    ram                                                                             |nv_ram_rwsp_16x16                                              |     34|
|606   |                  u_eg                                                                              |NV_NVDLA_SDP_RDMA_eg                                           |   3734|
|607   |                    u_alu                                                                           |NV_NVDLA_SDP_RDMA_EG_ro                                        |   1566|
|608   |                      pipe_p1                                                                       |NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1_42                             |    352|
|609   |                      u_roc                                                                         |NV_NVDLA_SDP_RDMA_EG_RO_cfifo_43                               |     65|
|610   |                        nvdla_core_clk_mgate                                                        |NV_CLK_gate_power_48                                           |      3|
|611   |                          p_clkgate                                                                 |CKLNQD12_50                                                    |      3|
|612   |                        ram                                                                         |NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2_49              |     31|
|613   |                      u_rod0                                                                        |NV_NVDLA_SDP_RDMA_EG_RO_dfifo_44                               |    167|
|614   |                      u_rod1                                                                        |NV_NVDLA_SDP_RDMA_EG_RO_dfifo_45                               |    196|
|615   |                      u_rod2                                                                        |NV_NVDLA_SDP_RDMA_EG_RO_dfifo_46                               |    497|
|616   |                      u_rod3                                                                        |NV_NVDLA_SDP_RDMA_EG_RO_dfifo_47                               |    201|
|617   |                    u_mul                                                                           |NV_NVDLA_SDP_RDMA_EG_ro_35                                     |   1566|
|618   |                      pipe_p1                                                                       |NV_NVDLA_SDP_RDMA_EG_RO_pipe_p1                                |    352|
|619   |                      u_roc                                                                         |NV_NVDLA_SDP_RDMA_EG_RO_cfifo                                  |     65|
|620   |                        nvdla_core_clk_mgate                                                        |NV_CLK_gate_power_40                                           |      3|
|621   |                          p_clkgate                                                                 |CKLNQD12_41                                                    |      3|
|622   |                        ram                                                                         |NV_NVDLA_SDP_RDMA_EG_RO_cfifo_flopram_rwsa_4x2                 |     31|
|623   |                      u_rod0                                                                        |NV_NVDLA_SDP_RDMA_EG_RO_dfifo                                  |    167|
|624   |                      u_rod1                                                                        |NV_NVDLA_SDP_RDMA_EG_RO_dfifo_37                               |    196|
|625   |                      u_rod2                                                                        |NV_NVDLA_SDP_RDMA_EG_RO_dfifo_38                               |    497|
|626   |                      u_rod3                                                                        |NV_NVDLA_SDP_RDMA_EG_RO_dfifo_39                               |    201|
|627   |                    u_rdma_unpack                                                                   |NV_NVDLA_SDP_RDMA_unpack_36                                    |    558|
|628   |                  u_gate                                                                            |NV_NVDLA_SDP_BRDMA_gate                                        |      8|
|629   |                    nvdla_core_clk_slcg_0                                                           |NV_CLK_gate_power_33                                           |      6|
|630   |                      p_clkgate                                                                     |CKLNQD12_34                                                    |      6|
|631   |                  u_ig                                                                              |NV_NVDLA_SDP_RDMA_ig                                           |    216|
|632   |                  u_lat_fifo                                                                        |NV_NVDLA_SDP_BRDMA_lat_fifo_16x65                              |     66|
|633   |                    nvdla_core_clk_mgate                                                            |NV_CLK_gate_power_31                                           |      5|
|634   |                      p_clkgate                                                                     |CKLNQD12_32                                                    |      5|
|635   |                    ram                                                                             |nv_ram_rwsp_16x65                                              |     15|
|636   |                u_mrdma                                                                             |NV_NVDLA_SDP_mrdma                                             |   2112|
|637   |                  u_NV_NVDLA_SDP_RDMA_dmaif                                                         |NV_NVDLA_SDP_RDMA_dmaif                                        |    346|
|638   |                    NV_NVDLA_SDP_RDMA_rdreq                                                         |NV_NVDLA_DMAIF_rdreq                                           |    131|
|639   |                    NV_NVDLA_SDP_RDMA_rdrsp                                                         |NV_NVDLA_DMAIF_rdrsp                                           |    214|
|640   |                  u_cq                                                                              |NV_NVDLA_SDP_MRDMA_cq_16x14                                    |     78|
|641   |                    nvdla_core_clk_mgate                                                            |NV_CLK_gate_power_28                                           |      6|
|642   |                      p_clkgate                                                                     |CKLNQD12_29                                                    |      6|
|643   |                    ram                                                                             |nv_ram_rwsp_16x14                                              |     29|
|644   |                  u_eg                                                                              |NV_NVDLA_SDP_MRDMA_eg                                          |   1438|
|645   |                    u_cmd                                                                           |NV_NVDLA_SDP_MRDMA_EG_cmd                                      |    275|
|646   |                      u_dfifo                                                                       |NV_NVDLA_SDP_MRDMA_EG_CMD_dfifo                                |    135|
|647   |                        nvdla_core_clk_mgate                                                        |NV_CLK_gate_power_26                                           |      1|
|648   |                          p_clkgate                                                                 |CKLNQD12_27                                                    |      1|
|649   |                        ram                                                                         |NV_NVDLA_SDP_MRDMA_EG_CMD_dfifo_flopram_rwsa_4x15              |    113|
|650   |                      u_sfifo                                                                       |NV_NVDLA_SDP_MRDMA_EG_CMD_sfifo                                |    125|
|651   |                        nvdla_core_clk_mgate                                                        |NV_CLK_gate_power_24                                           |      2|
|652   |                          p_clkgate                                                                 |CKLNQD12_25                                                    |      2|
|653   |                        ram                                                                         |NV_NVDLA_SDP_MRDMA_EG_CMD_sfifo_flopram_rwsa_4x13              |     99|
|654   |                    u_din                                                                           |NV_NVDLA_SDP_MRDMA_EG_din                                      |    950|
|655   |                      u_lat_fifo                                                                    |NV_NVDLA_SDP_MRDMA_EG_lat_fifo_8x65                            |    113|
|656   |                        nvdla_core_clk_mgate                                                        |NV_CLK_gate_power_22                                           |      5|
|657   |                          p_clkgate                                                                 |CKLNQD12_23                                                    |      5|
|658   |                        ram                                                                         |nv_ram_rwsp_8x65                                               |     69|
|659   |                      u_pfifo0                                                                      |NV_NVDLA_SDP_MRDMA_EG_pfifo                                    |    130|
|660   |                      u_pfifo1                                                                      |NV_NVDLA_SDP_MRDMA_EG_pfifo_19                                 |    130|
|661   |                      u_pfifo2                                                                      |NV_NVDLA_SDP_MRDMA_EG_pfifo_20                                 |    130|
|662   |                      u_pfifo3                                                                      |NV_NVDLA_SDP_MRDMA_EG_pfifo_21                                 |    224|
|663   |                      u_rdma_unpack                                                                 |NV_NVDLA_SDP_RDMA_unpack                                       |    195|
|664   |                    u_dout                                                                          |NV_NVDLA_SDP_MRDMA_EG_dout                                     |    213|
|665   |                      pipe_p1                                                                       |NV_NVDLA_SDP_MRDMA_EG_DOUT_pipe_p1                             |    176|
|666   |                  u_gate                                                                            |NV_NVDLA_SDP_MRDMA_gate                                        |      8|
|667   |                    nvdla_core_clk_slcg_0                                                           |NV_CLK_gate_power_17                                           |      6|
|668   |                      p_clkgate                                                                     |CKLNQD12_18                                                    |      6|
|669   |                  u_ig                                                                              |NV_NVDLA_SDP_MRDMA_ig                                          |    241|
|670   |                u_reg                                                                               |NV_NVDLA_SDP_RDMA_reg                                          |   3364|
|671   |                  u_dual_reg_d0                                                                     |NV_NVDLA_SDP_RDMA_REG_dual                                     |   1396|
|672   |                  u_dual_reg_d1                                                                     |NV_NVDLA_SDP_RDMA_REG_dual_16                                  |   1543|
|673   |                  u_single_reg                                                                      |NV_NVDLA_SDP_RDMA_REG_single                                   |    149|
|674   |              u_reg                                                                                 |NV_NVDLA_SDP_reg                                               |   3274|
|675   |                u_dual_reg_d0                                                                       |NV_NVDLA_SDP_REG_dual                                          |   1156|
|676   |                u_dual_reg_d1                                                                       |NV_NVDLA_SDP_REG_dual_15                                       |   1253|
|677   |                u_single_reg                                                                        |NV_NVDLA_SDP_REG_single                                        |    570|
|678   |              u_wdma                                                                                |NV_NVDLA_SDP_wdma                                              |   2020|
|679   |                u_cmd                                                                               |NV_NVDLA_SDP_WDMA_cmd                                          |    533|
|680   |                  u_dfifo                                                                           |NV_NVDLA_SDP_WDMA_CMD_dfifo                                    |    295|
|681   |                    nvdla_core_clk_mgate                                                            |NV_CLK_gate_power_13                                           |      5|
|682   |                      p_clkgate                                                                     |CKLNQD12_14                                                    |      5|
|683   |                    ram                                                                             |NV_NVDLA_SDP_WDMA_CMD_dfifo_flopram_rwsa_4x44                  |    262|
|684   |                  u_sfifo                                                                           |NV_NVDLA_SDP_WDMA_CMD_sfifo                                    |    110|
|685   |                    nvdla_core_clk_mgate                                                            |NV_CLK_gate_power_11                                           |      2|
|686   |                      p_clkgate                                                                     |CKLNQD12_12                                                    |      2|
|687   |                    ram                                                                             |NV_NVDLA_SDP_WDMA_CMD_sfifo_flopram_rwsa_4x15                  |     80|
|688   |                u_dat                                                                               |NV_NVDLA_SDP_WDMA_dat                                          |   1212|
|689   |                  u_in                                                                              |NV_NVDLA_SDP_WDMA_DAT_in                                       |    967|
|690   |                    u_dfifo0                                                                        |NV_NVDLA_SDP_WDMA_DAT_IN_dfifo                                 |    228|
|691   |                    u_dfifo1                                                                        |NV_NVDLA_SDP_WDMA_DAT_IN_dfifo_8                               |    228|
|692   |                    u_dfifo2                                                                        |NV_NVDLA_SDP_WDMA_DAT_IN_dfifo_9                               |    219|
|693   |                    u_dfifo3                                                                        |NV_NVDLA_SDP_WDMA_DAT_IN_dfifo_10                              |    242|
|694   |                  u_out                                                                             |NV_NVDLA_SDP_WDMA_DAT_out                                      |    241|
|695   |                u_dmaif_wr                                                                          |NV_NVDLA_DMAIF_wr                                              |    116|
|696   |                u_gate                                                                              |NV_NVDLA_SDP_WDMA_gate                                         |      4|
|697   |                  nvdla_core_clk_slcg_0                                                             |NV_CLK_gate_power_6                                            |      4|
|698   |                    p_clkgate                                                                       |CKLNQD12_7                                                     |      4|
|699   |                u_intr                                                                              |NV_NVDLA_SDP_WDMA_intr                                         |    154|
|700   |                  u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo                                           |NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo                          |     16|
|701   |                    nvdla_core_clk_mgate                                                            |NV_CLK_gate_power                                              |      3|
|702   |                      p_clkgate                                                                     |CKLNQD12                                                       |      3|
|703   |            u_global_clk_ovr_on_sync                                                                |NV_NVDLA_sync3d_s                                              |      4|
|704   |              sync_0                                                                                |sync3d_s_ppp                                                   |      4|
|705   |                NV_GENERIC_CELL                                                                     |p_SSYNC3DO_S_PPP                                               |      4|
|706   |    apb_bridge_wrapper_0                                                                            |base_zynq_apb_bridge_wrapper_0_0                               |    303|
|707   |      inst                                                                                          |apb_bridge_wrapper                                             |    303|
|708   |        axi_apb_bridge                                                                              |axi_apb_bridge_0                                               |    303|
|709   |          U0                                                                                        |axi_apb_bridge                                                 |    303|
|710   |            APB_MASTER_IF_MODULE                                                                    |apb_mif                                                        |    108|
|711   |            AXILITE_SLAVE_IF_MODULE                                                                 |axilite_sif                                                    |    194|
|712   |            MULTIPLEXOR_MODULE                                                                      |multiplexor                                                    |      1|
|713   |    processing_system7_0                                                                            |base_zynq_processing_system7_0_0                               |    244|
|714   |      inst                                                                                          |processing_system7_v5_5_processing_system7                     |    244|
|715   |    ps7_0_axi_periph                                                                                |base_zynq_ps7_0_axi_periph_0                                   |   1165|
|716   |      s00_couplers                                                                                  |s00_couplers_imp_1JB4A1T                                       |   1165|
|717   |        auto_pc                                                                                     |base_zynq_auto_pc_0                                            |   1165|
|718   |          inst                                                                                      |axi_protocol_converter_v2_1_15_axi_protocol_converter          |   1165|
|719   |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                   |axi_protocol_converter_v2_1_15_b2s                             |   1165|
|720   |              \RD.ar_channel_0                                                                      |axi_protocol_converter_v2_1_15_b2s_ar_channel                  |    192|
|721   |                ar_cmd_fsm_0                                                                        |axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm                  |     26|
|722   |                cmd_translator_0                                                                    |axi_protocol_converter_v2_1_15_b2s_cmd_translator_2            |    154|
|723   |                  incr_cmd_0                                                                        |axi_protocol_converter_v2_1_15_b2s_incr_cmd_3                  |     66|
|724   |                  wrap_cmd_0                                                                        |axi_protocol_converter_v2_1_15_b2s_wrap_cmd_4                  |     83|
|725   |              \RD.r_channel_0                                                                       |axi_protocol_converter_v2_1_15_b2s_r_channel                   |    122|
|726   |                rd_data_fifo_0                                                                      |axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1 |     69|
|727   |                transaction_fifo_0                                                                  |axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2 |     39|
|728   |              SI_REG                                                                                |axi_register_slice_v2_1_15_axi_register_slice                  |    593|
|729   |                \ar.ar_pipe                                                                         |axi_register_slice_v2_1_15_axic_register_slice                 |    199|
|730   |                \aw.aw_pipe                                                                         |axi_register_slice_v2_1_15_axic_register_slice_1               |    199|
|731   |                \b.b_pipe                                                                           |axi_register_slice_v2_1_15_axic_register_slice__parameterized1 |     48|
|732   |                \r.r_pipe                                                                           |axi_register_slice_v2_1_15_axic_register_slice__parameterized2 |    147|
|733   |              \WR.aw_channel_0                                                                      |axi_protocol_converter_v2_1_15_b2s_aw_channel                  |    192|
|734   |                aw_cmd_fsm_0                                                                        |axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm                  |     30|
|735   |                cmd_translator_0                                                                    |axi_protocol_converter_v2_1_15_b2s_cmd_translator              |    146|
|736   |                  incr_cmd_0                                                                        |axi_protocol_converter_v2_1_15_b2s_incr_cmd                    |     59|
|737   |                  wrap_cmd_0                                                                        |axi_protocol_converter_v2_1_15_b2s_wrap_cmd                    |     83|
|738   |              \WR.b_channel_0                                                                       |axi_protocol_converter_v2_1_15_b2s_b_channel                   |     64|
|739   |                bid_fifo_0                                                                          |axi_protocol_converter_v2_1_15_b2s_simple_fifo                 |     33|
|740   |                bresp_fifo_0                                                                        |axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0 |      7|
|741   |    rst_ps7_0_50M                                                                                   |base_zynq_rst_ps7_0_50M_0                                      |     66|
|742   |      U0                                                                                            |proc_sys_reset__parameterized1                                 |     66|
|743   |        EXT_LPF                                                                                     |lpf__parameterized0                                            |     23|
|744   |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                                |cdc_sync                                                       |      6|
|745   |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                                |cdc_sync_0                                                     |      6|
|746   |        SEQ                                                                                         |sequence_psr                                                   |     38|
|747   |          SEQ_COUNTER                                                                               |upcnt_n                                                        |     13|
+------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:10:58 ; elapsed = 00:13:32 . Memory (MB): peak = 3155.531 ; gain = 1959.602 ; free physical = 175 ; free virtual = 18845
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3808 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:10:03 ; elapsed = 00:14:08 . Memory (MB): peak = 3155.531 ; gain = 1264.305 ; free physical = 1854 ; free virtual = 21796
Synthesis Optimization Complete : Time (s): cpu = 00:10:59 ; elapsed = 00:15:32 . Memory (MB): peak = 3155.531 ; gain = 1959.602 ; free physical = 1744 ; free virtual = 21795
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3431 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 126 instances were transformed.
  FDR => FDRE: 12 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 100 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 12 instances
  SRL16 => SRL16E: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
1554 Infos, 524 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:11:23 ; elapsed = 00:20:00 . Memory (MB): peak = 3199.633 ; gain = 2029.664 ; free physical = 480 ; free virtual = 21963
INFO: [Common 17-1381] The checkpoint '/media/fra/DATA/uni/2019-2020/thesis/cogitantium/nvdla/nvsmall_512_32_16_8_int8/nvsmall_512_32_16_8_int8.runs/synth_1/base_zynq_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3223.645 ; gain = 24.012 ; free physical = 290 ; free virtual = 21961
INFO: [runtcl-4] Executing : report_utilization -file base_zynq_wrapper_utilization_synth.rpt -pb base_zynq_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:57 . Memory (MB): peak = 3223.645 ; gain = 0.000 ; free physical = 181 ; free virtual = 21941
report_utilization: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:57 . Memory (MB): peak = 3223.645 ; gain = 0.000 ; free physical = 181 ; free virtual = 21941
INFO: [Common 17-206] Exiting Vivado at Fri Feb 21 15:54:42 2020...
