#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Jun 29 05:34:37 2023
# Process ID: 92641
# Current directory: /home/porterlu/block_design/block_design.runs/design_1_interrupt_convert_0_0_synth_1
# Command line: vivado -log design_1_interrupt_convert_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_interrupt_convert_0_0.tcl
# Log file: /home/porterlu/block_design/block_design.runs/design_1_interrupt_convert_0_0_synth_1/design_1_interrupt_convert_0_0.vds
# Journal file: /home/porterlu/block_design/block_design.runs/design_1_interrupt_convert_0_0_synth_1/vivado.jou
# Running On: ubuntu, OS: Linux, CPU Frequency: 4491.561 MHz, CPU Physical cores: 16, Host memory: 16743 MB
#-----------------------------------------------------------
source design_1_interrupt_convert_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/extend-sda/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_interrupt_convert_0_0
Command: synth_design -top design_1_interrupt_convert_0_0 -part xcku040-ffva1156-2-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 92700
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3098.555 ; gain = 374.770 ; free physical = 4341 ; free virtual = 7268
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_interrupt_convert_0_0' [/home/porterlu/block_design/block_design.gen/sources_1/bd/design_1/ip/design_1_interrupt_convert_0_0/synth/design_1_interrupt_convert_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'interrupt_convert' [/home/porterlu/block_design/block_design.srcs/sources_1/new/interrupt_convert.v:23]
INFO: [Synth 8-6155] done synthesizing module 'interrupt_convert' (0#1) [/home/porterlu/block_design/block_design.srcs/sources_1/new/interrupt_convert.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_interrupt_convert_0_0' (0#1) [/home/porterlu/block_design/block_design.gen/sources_1/bd/design_1/ip/design_1_interrupt_convert_0_0/synth/design_1_interrupt_convert_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3166.492 ; gain = 442.707 ; free physical = 4187 ; free virtual = 7177
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3181.336 ; gain = 457.551 ; free physical = 4184 ; free virtual = 7175
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3181.336 ; gain = 457.551 ; free physical = 4184 ; free virtual = 7175
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3181.336 ; gain = 0.000 ; free physical = 4184 ; free virtual = 7175
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3257.242 ; gain = 0.000 ; free physical = 4173 ; free virtual = 7168
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3257.242 ; gain = 0.000 ; free physical = 4172 ; free virtual = 7167
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3257.242 ; gain = 533.457 ; free physical = 4230 ; free virtual = 7165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3257.242 ; gain = 533.457 ; free physical = 4230 ; free virtual = 7165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3257.242 ; gain = 533.457 ; free physical = 4230 ; free virtual = 7165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3257.242 ; gain = 533.457 ; free physical = 4229 ; free virtual = 7165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3330] design design_1_interrupt_convert_0_0 has an empty top module
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3257.242 ; gain = 533.457 ; free physical = 4229 ; free virtual = 7165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3275.703 ; gain = 551.918 ; free physical = 4131 ; free virtual = 7068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3275.703 ; gain = 551.918 ; free physical = 4130 ; free virtual = 7067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3285.719 ; gain = 561.934 ; free physical = 4121 ; free virtual = 7058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3299.594 ; gain = 575.809 ; free physical = 4086 ; free virtual = 7023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3299.594 ; gain = 575.809 ; free physical = 4086 ; free virtual = 7023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3299.594 ; gain = 575.809 ; free physical = 4086 ; free virtual = 7023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3299.594 ; gain = 575.809 ; free physical = 4086 ; free virtual = 7023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3299.594 ; gain = 575.809 ; free physical = 4086 ; free virtual = 7023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3299.594 ; gain = 575.809 ; free physical = 4086 ; free virtual = 7023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3299.594 ; gain = 575.809 ; free physical = 4086 ; free virtual = 7023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3299.594 ; gain = 499.902 ; free physical = 4086 ; free virtual = 7023
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3299.602 ; gain = 575.809 ; free physical = 4086 ; free virtual = 7023
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3299.602 ; gain = 0.000 ; free physical = 4086 ; free virtual = 7023
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3332.281 ; gain = 0.000 ; free physical = 4336 ; free virtual = 7272
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7560033f
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3332.281 ; gain = 1188.688 ; free physical = 4336 ; free virtual = 7272
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2501.708; main = 2501.708; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3332.285; main = 3332.285; forked = 0.000
INFO: [Common 17-1381] The checkpoint '/home/porterlu/block_design/block_design.runs/design_1_interrupt_convert_0_0_synth_1/design_1_interrupt_convert_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_interrupt_convert_0_0, cache-ID = a257d508e7e38c36
INFO: [Common 17-1381] The checkpoint '/home/porterlu/block_design/block_design.runs/design_1_interrupt_convert_0_0_synth_1/design_1_interrupt_convert_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_interrupt_convert_0_0_utilization_synth.rpt -pb design_1_interrupt_convert_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 29 05:34:54 2023...
