$date
	Tue Mar  9 05:11:33 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dreg_tb $end
$var wire 64 ! D_valP_o [63:0] $end
$var wire 64 " D_valC_o [63:0] $end
$var wire 3 # D_stat_o [2:0] $end
$var wire 4 $ D_rB_o [3:0] $end
$var wire 4 % D_rA_o [3:0] $end
$var wire 4 & D_ifun_o [3:0] $end
$var wire 4 ' D_icode_o [3:0] $end
$var reg 1 ( D_bubble_i $end
$var reg 1 ) D_stall_i $end
$var reg 1 * clk $end
$var reg 4 + f_icode_i [3:0] $end
$var reg 4 , f_ifun_i [3:0] $end
$var reg 4 - f_rA_i [3:0] $end
$var reg 4 . f_rB_i [3:0] $end
$var reg 3 / f_stat_i [2:0] $end
$var reg 64 0 f_valC_i [63:0] $end
$var reg 64 1 f_valP_i [63:0] $end
$var reg 1 2 rst $end
$scope module dreg0 $end
$var wire 1 ( D_bubble_i $end
$var wire 1 ) D_stall_i $end
$var wire 1 * clk $end
$var wire 4 3 f_icode_i [3:0] $end
$var wire 4 4 f_ifun_i [3:0] $end
$var wire 4 5 f_rA_i [3:0] $end
$var wire 4 6 f_rB_i [3:0] $end
$var wire 3 7 f_stat_i [2:0] $end
$var wire 64 8 f_valC_i [63:0] $end
$var wire 64 9 f_valP_i [63:0] $end
$var wire 1 2 rst $end
$var reg 4 : D_icode_o [3:0] $end
$var reg 4 ; D_ifun_o [3:0] $end
$var reg 4 < D_rA_o [3:0] $end
$var reg 4 = D_rB_o [3:0] $end
$var reg 3 > D_stat_o [2:0] $end
$var reg 64 ? D_valC_o [63:0] $end
$var reg 64 @ D_valP_o [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 @
b0 ?
b0 >
b1111 =
b1111 <
b0 ;
b0 :
b10 9
b1000 8
b0 7
b110 6
b101 5
b0 4
b110 3
02
b10 1
b1000 0
b0 /
b110 .
b101 -
b0 ,
b110 +
0*
0)
0(
b0 '
b0 &
b1111 %
b1111 $
b0 #
b0 "
b0 !
$end
#50000
b10 !
b10 @
b1000 "
b1000 ?
b110 $
b110 =
b101 %
b101 <
b110 '
b110 :
1*
#100000
1(
0*
#150000
b0 !
b0 @
b0 "
b0 ?
b1111 $
b1111 =
b1111 %
b1111 <
b1 '
b1 :
1*
#200000
b11 +
b11 3
0(
0*
#250000
b10 !
b10 @
b1000 "
b1000 ?
b110 $
b110 =
b101 %
b101 <
b11 '
b11 :
1*
#300000
