// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

// DATE "12/05/2018 12:31:12"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module NCO (
	dac_sclk,
	dac_din,
	dac_csn,
	clk,
	rst);
output 	dac_sclk;
output 	dac_din;
output 	dac_csn;
input 	clk;
input 	rst;

// Design Ports Information
// dac_sclk	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dac_din	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dac_csn	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("NCO_v.sdo");
// synopsys translate_on

wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \rst~input_o ;
wire \rst~inputclkctrl_outclk ;
wire \clk~input_o ;
wire \PLL1|altpll_component|auto_generated|wire_pll1_fbout ;
wire \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \tlv5618a_device1|tlv5618a_interface1|cnt[0]~10_combout ;
wire \~GND~combout ;
wire \PLL1|altpll_component|auto_generated|wire_pll1_locked ;
wire \PLL1|altpll_component|auto_generated|pll_lock_sync~feeder_combout ;
wire \PLL1|altpll_component|auto_generated|pll_lock_sync~q ;
wire \PLL1|altpll_component|auto_generated|locked~combout ;
wire \PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ;
wire \tlv5618a_device1|tlv5618a_interface1|busy~feeder_combout ;
wire \tlv5618a_device1|tlv5618a_interface1|busy~q ;
wire \tlv5618a_device1|flag~0_combout ;
wire \tlv5618a_device1|flag~q ;
wire \tlv5618a_device1|start~0_combout ;
wire \tlv5618a_device1|start~q ;
wire \tlv5618a_device1|tlv5618a_interface1|Equal0~0_combout ;
wire \tlv5618a_device1|tlv5618a_interface1|flag~0_combout ;
wire \tlv5618a_device1|tlv5618a_interface1|flag~q ;
wire \tlv5618a_device1|tlv5618a_interface1|Equal0~2_combout ;
wire \tlv5618a_device1|tlv5618a_interface1|cnt~26_combout ;
wire \tlv5618a_device1|tlv5618a_interface1|cnt[0]~11 ;
wire \tlv5618a_device1|tlv5618a_interface1|cnt[1]~12_combout ;
wire \tlv5618a_device1|tlv5618a_interface1|cnt[1]~13 ;
wire \tlv5618a_device1|tlv5618a_interface1|cnt[2]~14_combout ;
wire \tlv5618a_device1|tlv5618a_interface1|cnt[2]~15 ;
wire \tlv5618a_device1|tlv5618a_interface1|cnt[3]~16_combout ;
wire \tlv5618a_device1|tlv5618a_interface1|cnt[3]~17 ;
wire \tlv5618a_device1|tlv5618a_interface1|cnt[4]~18_combout ;
wire \tlv5618a_device1|tlv5618a_interface1|cnt[4]~19 ;
wire \tlv5618a_device1|tlv5618a_interface1|cnt[5]~20_combout ;
wire \tlv5618a_device1|tlv5618a_interface1|cnt[5]~21 ;
wire \tlv5618a_device1|tlv5618a_interface1|cnt[6]~22_combout ;
wire \tlv5618a_device1|tlv5618a_interface1|cnt[6]~23 ;
wire \tlv5618a_device1|tlv5618a_interface1|cnt[7]~24_combout ;
wire \tlv5618a_device1|tlv5618a_interface1|Equal0~1_combout ;
wire \tlv5618a_device1|tlv5618a_interface1|dac_sclk~0_combout ;
wire \tlv5618a_device1|tlv5618a_interface1|dac_sclk~q ;
wire \tlv5618a_device1|ab~0_combout ;
wire \tlv5618a_device1|ab~q ;
wire \nco_test1|nco_ii_0|ux004|phi_mod_int_reg[0][0]~3_combout ;
wire \nco_test1|nco_ii_0|ux004|phi_mod_int_reg[0][0]~q ;
wire \nco_test1|nco_ii_0|ux004|phi_mod_int_reg~2_combout ;
wire \nco_test1|nco_ii_0|ux004|phi_mod_int_reg[1][0]~q ;
wire \nco_test1|nco_ii_0|ux004|phi_mod_int_reg~1_combout ;
wire \nco_test1|nco_ii_0|ux004|phi_mod_int_reg[2][0]~q ;
wire \nco_test1|nco_ii_0|ux004|phi_mod_int_reg~0_combout ;
wire \nco_test1|nco_ii_0|ux004|phi_mod_int_reg[3][0]~q ;
wire \nco_test1|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[11]~feeder_combout ;
wire \nco_test1|nco_ii_0|ux000|phi_int_arr_reg~0_combout ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4]~28_combout ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4]~29 ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5]~30_combout ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5]~31 ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6]~32_combout ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6]~33 ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7]~34_combout ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7]~35 ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8]~36_combout ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8]~37 ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9]~38_combout ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9]~39 ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10]~40_combout ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10]~41 ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11]~42_combout ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11]~43 ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12]~44_combout ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12]~45 ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13]~46_combout ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13]~47 ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14]~48_combout ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14]~49 ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15]~50_combout ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15]~51 ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16]~52_combout ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16]~53 ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17]~54_combout ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17]~55 ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18]~56_combout ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18]~57 ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19]~58_combout ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19]~59 ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20]~60_combout ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20]~61 ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21]~62_combout ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21]~63 ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22]~64_combout ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22]~65 ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23]~66_combout ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23]~67 ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24]~68_combout ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24]~69 ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25]~70_combout ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25]~71 ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26]~72_combout ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26]~73 ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27]~74_combout ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27]~75 ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28]~76_combout ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28]~77 ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29]~78_combout ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29]~79 ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30]~80_combout ;
wire \nco_test1|nco_ii_0|ux001|lsfr_reg~3_combout ;
wire \nco_test1|nco_ii_0|ux001|lsfr_reg~2_combout ;
wire \nco_test1|nco_ii_0|ux001|lsfr_reg~1_combout ;
wire \nco_test1|nco_ii_0|ux001|lsfr_reg~16_combout ;
wire \nco_test1|nco_ii_0|ux001|lsfr_reg[0]~feeder_combout ;
wire \nco_test1|nco_ii_0|ux001|lsfr_reg~15_combout ;
wire \nco_test1|nco_ii_0|ux001|lsfr_reg~14_combout ;
wire \nco_test1|nco_ii_0|ux001|lsfr_reg~13_combout ;
wire \nco_test1|nco_ii_0|ux001|lsfr_reg~12_combout ;
wire \nco_test1|nco_ii_0|ux001|lsfr_reg~11_combout ;
wire \nco_test1|nco_ii_0|ux001|lsfr_reg~10_combout ;
wire \nco_test1|nco_ii_0|ux001|lsfr_reg~9_combout ;
wire \nco_test1|nco_ii_0|ux001|lsfr_reg~8_combout ;
wire \nco_test1|nco_ii_0|ux001|lsfr_reg~7_combout ;
wire \nco_test1|nco_ii_0|ux001|lsfr_reg~6_combout ;
wire \nco_test1|nco_ii_0|ux001|lsfr_reg~5_combout ;
wire \nco_test1|nco_ii_0|ux001|lsfr_reg~4_combout ;
wire \nco_test1|nco_ii_0|ux001|Add0~0_combout ;
wire \nco_test1|nco_ii_0|ux001|Add0~1_combout ;
wire \nco_test1|nco_ii_0|ux001|Add0~2_combout ;
wire \nco_test1|nco_ii_0|ux001|lsfr_reg~0_combout ;
wire \nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~17_cout ;
wire \nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~19_cout ;
wire \nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~21_cout ;
wire \nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~23_cout ;
wire \nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~25_cout ;
wire \nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~27 ;
wire \nco_test1|nco_ii_0|ux002|phi_dither_out_w[6]~29 ;
wire \nco_test1|nco_ii_0|ux002|phi_dither_out_w[7]~31 ;
wire \nco_test1|nco_ii_0|ux002|phi_dither_out_w[8]~33 ;
wire \nco_test1|nco_ii_0|ux002|phi_dither_out_w[9]~35 ;
wire \nco_test1|nco_ii_0|ux002|phi_dither_out_w[10]~37 ;
wire \nco_test1|nco_ii_0|ux002|phi_dither_out_w[11]~39 ;
wire \nco_test1|nco_ii_0|ux002|phi_dither_out_w[12]~41 ;
wire \nco_test1|nco_ii_0|ux002|phi_dither_out_w[13]~43 ;
wire \nco_test1|nco_ii_0|ux002|phi_dither_out_w[14]~45 ;
wire \nco_test1|nco_ii_0|ux002|phi_dither_out_w[15]~47 ;
wire \nco_test1|nco_ii_0|ux002|phi_dither_out_w[16]~49 ;
wire \nco_test1|nco_ii_0|ux002|phi_dither_out_w[17]~51 ;
wire \nco_test1|nco_ii_0|ux002|phi_dither_out_w[18]~53 ;
wire \nco_test1|nco_ii_0|ux002|phi_dither_out_w[19]~54_combout ;
wire \nco_test1|nco_ii_0|ux002|dxxpdo~15_combout ;
wire \nco_test1|nco_ii_0|ux002|phi_dither_out_w[18]~52_combout ;
wire \nco_test1|nco_ii_0|ux002|dxxpdo~1_combout ;
wire \nco_test1|nco_ii_0|ux002|phi_dither_out_w[17]~50_combout ;
wire \nco_test1|nco_ii_0|ux002|dxxpdo~2_combout ;
wire \nco_test1|nco_ii_0|ux002|phi_dither_out_w[16]~48_combout ;
wire \nco_test1|nco_ii_0|ux002|dxxpdo~3_combout ;
wire \nco_test1|nco_ii_0|ux002|phi_dither_out_w[15]~46_combout ;
wire \nco_test1|nco_ii_0|ux002|dxxpdo~4_combout ;
wire \nco_test1|nco_ii_0|ux002|phi_dither_out_w[14]~44_combout ;
wire \nco_test1|nco_ii_0|ux002|dxxpdo~5_combout ;
wire \nco_test1|nco_ii_0|ux002|phi_dither_out_w[13]~42_combout ;
wire \nco_test1|nco_ii_0|ux002|dxxpdo~6_combout ;
wire \nco_test1|nco_ii_0|ux002|phi_dither_out_w[12]~40_combout ;
wire \nco_test1|nco_ii_0|ux002|dxxpdo~7_combout ;
wire \nco_test1|nco_ii_0|ux002|phi_dither_out_w[11]~38_combout ;
wire \nco_test1|nco_ii_0|ux002|dxxpdo~8_combout ;
wire \nco_test1|nco_ii_0|ux002|phi_dither_out_w[10]~36_combout ;
wire \nco_test1|nco_ii_0|ux002|dxxpdo~9_combout ;
wire \nco_test1|nco_ii_0|ux002|phi_dither_out_w[9]~34_combout ;
wire \nco_test1|nco_ii_0|ux002|dxxpdo~10_combout ;
wire \nco_test1|nco_ii_0|ux002|phi_dither_out_w[8]~32_combout ;
wire \nco_test1|nco_ii_0|ux002|dxxpdo~11_combout ;
wire \nco_test1|nco_ii_0|ux002|phi_dither_out_w[7]~30_combout ;
wire \nco_test1|nco_ii_0|ux002|dxxpdo~12_combout ;
wire \nco_test1|nco_ii_0|ux002|phi_dither_out_w[6]~28_combout ;
wire \nco_test1|nco_ii_0|ux002|dxxpdo~13_combout ;
wire \nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~26_combout ;
wire \nco_test1|nco_ii_0|ux002|dxxpdo~0_combout ;
wire \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[0]~17 ;
wire \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[1]~19 ;
wire \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[2]~21 ;
wire \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[3]~23 ;
wire \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[4]~25 ;
wire \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[5]~27 ;
wire \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[6]~29 ;
wire \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[7]~31 ;
wire \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[8]~33 ;
wire \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[9]~35 ;
wire \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[10]~37 ;
wire \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[11]~39 ;
wire \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[12]~41 ;
wire \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[13]~43 ;
wire \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[14]~44_combout ;
wire \nco_test1|nco_ii_0|tdl|segment_arr~10_combout ;
wire \nco_test1|nco_ii_0|tdl|segment_arr[0][1]~q ;
wire \nco_test1|nco_ii_0|tdl|segment_arr~7_combout ;
wire \nco_test1|nco_ii_0|tdl|segment_arr[1][1]~q ;
wire \nco_test1|nco_ii_0|tdl|segment_arr~4_combout ;
wire \nco_test1|nco_ii_0|tdl|segment_arr[2][1]~q ;
wire \nco_test1|nco_ii_0|tdl|segment_arr~1_combout ;
wire \nco_test1|nco_ii_0|tdl|segment_arr[3][1]~q ;
wire \nco_test1|nco_ii_0|tdl|seg_rot~1_combout ;
wire \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[13]~42_combout ;
wire \nco_test1|nco_ii_0|tdl|segment_arr~11_combout ;
wire \nco_test1|nco_ii_0|tdl|segment_arr[0][0]~q ;
wire \nco_test1|nco_ii_0|tdl|segment_arr~8_combout ;
wire \nco_test1|nco_ii_0|tdl|segment_arr[1][0]~q ;
wire \nco_test1|nco_ii_0|tdl|segment_arr~5_combout ;
wire \nco_test1|nco_ii_0|tdl|segment_arr[2][0]~q ;
wire \nco_test1|nco_ii_0|tdl|segment_arr~2_combout ;
wire \nco_test1|nco_ii_0|tdl|segment_arr[3][0]~q ;
wire \nco_test1|nco_ii_0|tdl|seg_rot~2_combout ;
wire \nco_test1|nco_ii_0|rot|sin_o[10]~0_combout ;
wire \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[0]~16_combout ;
wire \nco_test1|nco_ii_0|ux007|rom_add~0_combout ;
wire \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[1]~18_combout ;
wire \nco_test1|nco_ii_0|ux007|rom_add~1_combout ;
wire \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[2]~20_combout ;
wire \nco_test1|nco_ii_0|ux007|rom_add~2_combout ;
wire \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[3]~22_combout ;
wire \nco_test1|nco_ii_0|ux007|rom_add~3_combout ;
wire \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[4]~24_combout ;
wire \nco_test1|nco_ii_0|ux007|rom_add~4_combout ;
wire \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[5]~26_combout ;
wire \nco_test1|nco_ii_0|ux007|rom_add~5_combout ;
wire \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[6]~28_combout ;
wire \nco_test1|nco_ii_0|ux007|rom_add~6_combout ;
wire \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[7]~30_combout ;
wire \nco_test1|nco_ii_0|ux007|rom_add~7_combout ;
wire \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[8]~32_combout ;
wire \nco_test1|nco_ii_0|ux007|rom_add~8_combout ;
wire \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[9]~34_combout ;
wire \nco_test1|nco_ii_0|ux007|rom_add~9_combout ;
wire \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[10]~36_combout ;
wire \nco_test1|nco_ii_0|ux007|rom_add~10_combout ;
wire \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[11]~38_combout ;
wire \nco_test1|nco_ii_0|ux007|rom_add~11_combout ;
wire \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[12]~40_combout ;
wire \nco_test1|nco_ii_0|ux007|rom_add~12_combout ;
wire \nco_test1|nco_ii_0|sid2c|cos_reg~1_combout ;
wire \nco_test1|nco_ii_0|sid2c|cos_rom_d~1_combout ;
wire \nco_test1|nco_ii_0|sid2c|cos_reg~2_combout ;
wire \nco_test1|nco_ii_0|sid2c|cos_reg~3_combout ;
wire \nco_test1|nco_ii_0|sid2c|cos_reg~4_combout ;
wire \nco_test1|nco_ii_0|sid2c|cos_reg~5_combout ;
wire \nco_test1|nco_ii_0|sid2c|cos_reg~6_combout ;
wire \nco_test1|nco_ii_0|sid2c|cos_reg~7_combout ;
wire \nco_test1|nco_ii_0|sid2c|cos_reg~8_combout ;
wire \nco_test1|nco_ii_0|sid2c|cos_reg~9_combout ;
wire \nco_test1|nco_ii_0|sid2c|cos_reg~10_combout ;
wire \nco_test1|nco_ii_0|sid2c|cos_rom_2c[0]~13 ;
wire \nco_test1|nco_ii_0|sid2c|cos_rom_2c[1]~15 ;
wire \nco_test1|nco_ii_0|sid2c|cos_rom_2c[2]~17 ;
wire \nco_test1|nco_ii_0|sid2c|cos_rom_2c[3]~19 ;
wire \nco_test1|nco_ii_0|sid2c|cos_rom_2c[4]~21 ;
wire \nco_test1|nco_ii_0|sid2c|cos_rom_2c[5]~23 ;
wire \nco_test1|nco_ii_0|sid2c|cos_rom_2c[6]~25 ;
wire \nco_test1|nco_ii_0|sid2c|cos_rom_2c[7]~27 ;
wire \nco_test1|nco_ii_0|sid2c|cos_rom_2c[8]~29 ;
wire \nco_test1|nco_ii_0|sid2c|cos_rom_2c[9]~30_combout ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30]~81 ;
wire \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31]~82_combout ;
wire \nco_test1|nco_ii_0|ux002|phi_dither_out_w[19]~55 ;
wire \nco_test1|nco_ii_0|ux002|phi_dither_out_w[20]~56_combout ;
wire \nco_test1|nco_ii_0|ux002|dxxpdo~14_combout ;
wire \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[14]~45 ;
wire \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[15]~46_combout ;
wire \nco_test1|nco_ii_0|tdl|segment_arr~9_combout ;
wire \nco_test1|nco_ii_0|tdl|segment_arr[0][2]~q ;
wire \nco_test1|nco_ii_0|tdl|segment_arr~6_combout ;
wire \nco_test1|nco_ii_0|tdl|segment_arr[1][2]~q ;
wire \nco_test1|nco_ii_0|tdl|segment_arr~3_combout ;
wire \nco_test1|nco_ii_0|tdl|segment_arr[2][2]~q ;
wire \nco_test1|nco_ii_0|tdl|segment_arr~0_combout ;
wire \nco_test1|nco_ii_0|tdl|segment_arr[3][2]~q ;
wire \nco_test1|nco_ii_0|tdl|seg_rot~0_combout ;
wire \nco_test1|nco_ii_0|sid2c|sin_reg~1_combout ;
wire \nco_test1|nco_ii_0|sid2c|sin_reg~2_combout ;
wire \nco_test1|nco_ii_0|sid2c|sin_reg~3_combout ;
wire \nco_test1|nco_ii_0|sid2c|sin_reg~4_combout ;
wire \nco_test1|nco_ii_0|sid2c|sin_reg~5_combout ;
wire \nco_test1|nco_ii_0|sid2c|sin_reg~6_combout ;
wire \nco_test1|nco_ii_0|sid2c|sin_reg~7_combout ;
wire \nco_test1|nco_ii_0|sid2c|sin_reg~8_combout ;
wire \nco_test1|nco_ii_0|sid2c|sin_reg~9_combout ;
wire \nco_test1|nco_ii_0|sid2c|sin_reg~10_combout ;
wire \nco_test1|nco_ii_0|sid2c|sin_rom_2c[0]~13 ;
wire \nco_test1|nco_ii_0|sid2c|sin_rom_2c[1]~15 ;
wire \nco_test1|nco_ii_0|sid2c|sin_rom_2c[2]~17 ;
wire \nco_test1|nco_ii_0|sid2c|sin_rom_2c[3]~19 ;
wire \nco_test1|nco_ii_0|sid2c|sin_rom_2c[4]~21 ;
wire \nco_test1|nco_ii_0|sid2c|sin_rom_2c[5]~23 ;
wire \nco_test1|nco_ii_0|sid2c|sin_rom_2c[6]~25 ;
wire \nco_test1|nco_ii_0|sid2c|sin_rom_2c[7]~27 ;
wire \nco_test1|nco_ii_0|sid2c|sin_rom_2c[8]~29 ;
wire \nco_test1|nco_ii_0|sid2c|sin_rom_2c[9]~30_combout ;
wire \nco_test1|nco_ii_0|sid2c|sin_rom_d~1_combout ;
wire \nco_test1|nco_ii_0|rot|sin_o~3_combout ;
wire \nco_test1|nco_ii_0|rot|sin_o~4_combout ;
wire \nco_test1|nco_ii_0|ux122|data_out~1_combout ;
wire \tlv5618a_device1|BUFFER~1_combout ;
wire \tlv5618a_device1|R1~1_combout ;
wire \tlv5618a_device1|tlv5618a_interface1|DATA[15]~0_combout ;
wire \nco_test1|nco_ii_0|sid2c|cos_rom_2c[8]~28_combout ;
wire \nco_test1|nco_ii_0|sid2c|sin_rom_2c[8]~28_combout ;
wire \nco_test1|nco_ii_0|sid2c|sin_rom_d~2_combout ;
wire \nco_test1|nco_ii_0|sid2c|cos_rom_d~2_combout ;
wire \nco_test1|nco_ii_0|rot|sin_o~5_combout ;
wire \nco_test1|nco_ii_0|rot|sin_o~6_combout ;
wire \nco_test1|nco_ii_0|ux122|data_out~2_combout ;
wire \tlv5618a_device1|BUFFER~2_combout ;
wire \tlv5618a_device1|tlv5618a_interface1|Mux0~0_combout ;
wire \nco_test1|nco_ii_0|sid2c|cos_reg~0_combout ;
wire \nco_test1|nco_ii_0|sid2c|cos_rom_2c[9]~31 ;
wire \nco_test1|nco_ii_0|sid2c|cos_rom_2c[10]~32_combout ;
wire \nco_test1|nco_ii_0|sid2c|cos_rom_d~0_combout ;
wire \nco_test1|nco_ii_0|sid2c|sin_reg~0_combout ;
wire \nco_test1|nco_ii_0|sid2c|sin_rom_d~0_combout ;
wire \nco_test1|nco_ii_0|rot|sin_o~1_combout ;
wire \nco_test1|nco_ii_0|sid2c|sin_rom_2c[9]~31 ;
wire \nco_test1|nco_ii_0|sid2c|sin_rom_2c[10]~32_combout ;
wire \nco_test1|nco_ii_0|rot|sin_o~2_combout ;
wire \nco_test1|nco_ii_0|ux122|data_out~0_combout ;
wire \tlv5618a_device1|BUFFER~0_combout ;
wire \tlv5618a_device1|tlv5618a_interface1|DATA[10]~feeder_combout ;
wire \nco_test1|nco_ii_0|sid2c|cos_rom_2c[10]~33 ;
wire \nco_test1|nco_ii_0|sid2c|cos_rom_2c[11]~34_combout ;
wire \nco_test1|nco_ii_0|sid2c|sin_rom_2c[10]~33 ;
wire \nco_test1|nco_ii_0|sid2c|sin_rom_2c[11]~34_combout ;
wire \nco_test1|nco_ii_0|rot|Mux0~0_combout ;
wire \nco_test1|nco_ii_0|ux122|data_out~3_combout ;
wire \tlv5618a_device1|BUFFER~3_combout ;
wire \tlv5618a_device1|tlv5618a_interface1|Mux0~1_combout ;
wire \nco_test1|nco_ii_0|sid2c|cos_rom_d~4_combout ;
wire \nco_test1|nco_ii_0|sid2c|sin_rom_d~4_combout ;
wire \nco_test1|nco_ii_0|rot|sin_o~9_combout ;
wire \nco_test1|nco_ii_0|sid2c|cos_rom_2c[6]~24_combout ;
wire \nco_test1|nco_ii_0|sid2c|sin_rom_2c[6]~24_combout ;
wire \nco_test1|nco_ii_0|rot|sin_o~10_combout ;
wire \nco_test1|nco_ii_0|ux122|data_out~5_combout ;
wire \tlv5618a_device1|BUFFER~5_combout ;
wire \tlv5618a_device1|tlv5618a_interface1|DATA[6]~feeder_combout ;
wire \nco_test1|nco_ii_0|sid2c|cos_rom_d~5_combout ;
wire \nco_test1|nco_ii_0|sid2c|sin_rom_d~5_combout ;
wire \nco_test1|nco_ii_0|rot|sin_o~11_combout ;
wire \nco_test1|nco_ii_0|sid2c|sin_rom_2c[4]~20_combout ;
wire \nco_test1|nco_ii_0|sid2c|cos_rom_2c[4]~20_combout ;
wire \nco_test1|nco_ii_0|rot|sin_o~12_combout ;
wire \nco_test1|nco_ii_0|ux122|data_out~6_combout ;
wire \tlv5618a_device1|BUFFER~6_combout ;
wire \tlv5618a_device1|tlv5618a_interface1|Mux0~2_combout ;
wire \nco_test1|nco_ii_0|sid2c|cos_rom_d~6_combout ;
wire \nco_test1|nco_ii_0|sid2c|sin_rom_2c[7]~26_combout ;
wire \nco_test1|nco_ii_0|sid2c|sin_rom_d~6_combout ;
wire \nco_test1|nco_ii_0|rot|sin_o~13_combout ;
wire \nco_test1|nco_ii_0|sid2c|cos_rom_2c[7]~26_combout ;
wire \nco_test1|nco_ii_0|rot|sin_o~14_combout ;
wire \nco_test1|nco_ii_0|ux122|data_out~7_combout ;
wire \tlv5618a_device1|BUFFER~7_combout ;
wire \nco_test1|nco_ii_0|sid2c|cos_rom_2c[5]~22_combout ;
wire \nco_test1|nco_ii_0|sid2c|sin_rom_2c[5]~22_combout ;
wire \nco_test1|nco_ii_0|sid2c|sin_rom_d~3_combout ;
wire \nco_test1|nco_ii_0|rot|sin_o~7_combout ;
wire \nco_test1|nco_ii_0|sid2c|cos_rom_d~3_combout ;
wire \nco_test1|nco_ii_0|rot|sin_o~8_combout ;
wire \nco_test1|nco_ii_0|ux122|data_out~4_combout ;
wire \tlv5618a_device1|BUFFER~4_combout ;
wire \tlv5618a_device1|tlv5618a_interface1|Mux0~3_combout ;
wire \nco_test1|nco_ii_0|sid2c|sin_rom_2c[2]~16_combout ;
wire \nco_test1|nco_ii_0|sid2c|cos_rom_2c[2]~16_combout ;
wire \nco_test1|nco_ii_0|sid2c|cos_rom_d~7_combout ;
wire \nco_test1|nco_ii_0|sid2c|sin_rom_d~7_combout ;
wire \nco_test1|nco_ii_0|rot|sin_o~15_combout ;
wire \nco_test1|nco_ii_0|rot|sin_o~16_combout ;
wire \nco_test1|nco_ii_0|ux122|data_out~8_combout ;
wire \tlv5618a_device1|BUFFER~8_combout ;
wire \tlv5618a_device1|tlv5618a_interface1|DATA[2]~feeder_combout ;
wire \nco_test1|nco_ii_0|sid2c|sin_rom_d~8_combout ;
wire \nco_test1|nco_ii_0|sid2c|sin_rom_2c[1]~14_combout ;
wire \nco_test1|nco_ii_0|rot|sin_o~17_combout ;
wire \nco_test1|nco_ii_0|sid2c|cos_rom_d~8_combout ;
wire \nco_test1|nco_ii_0|sid2c|cos_rom_2c[1]~14_combout ;
wire \nco_test1|nco_ii_0|rot|sin_o~18_combout ;
wire \nco_test1|nco_ii_0|ux122|data_out~9_combout ;
wire \tlv5618a_device1|BUFFER~9_combout ;
wire \nco_test1|nco_ii_0|sid2c|sin_rom_2c[0]~12_combout ;
wire \nco_test1|nco_ii_0|sid2c|cos_rom_2c[0]~12_combout ;
wire \nco_test1|nco_ii_0|sid2c|sin_rom_d~9_combout ;
wire \nco_test1|nco_ii_0|sid2c|cos_rom_d~9_combout ;
wire \nco_test1|nco_ii_0|rot|sin_o~19_combout ;
wire \nco_test1|nco_ii_0|rot|sin_o~20_combout ;
wire \nco_test1|nco_ii_0|ux122|data_out~10_combout ;
wire \tlv5618a_device1|BUFFER~10_combout ;
wire \tlv5618a_device1|tlv5618a_interface1|Mux0~4_combout ;
wire \nco_test1|nco_ii_0|sid2c|sin_rom_2c[3]~18_combout ;
wire \nco_test1|nco_ii_0|sid2c|sin_rom_d~10_combout ;
wire \nco_test1|nco_ii_0|rot|sin_o~21_combout ;
wire \nco_test1|nco_ii_0|sid2c|cos_rom_d~10_combout ;
wire \nco_test1|nco_ii_0|sid2c|cos_rom_2c[3]~18_combout ;
wire \nco_test1|nco_ii_0|rot|sin_o~22_combout ;
wire \nco_test1|nco_ii_0|ux122|data_out~11_combout ;
wire \tlv5618a_device1|BUFFER~11_combout ;
wire \tlv5618a_device1|tlv5618a_interface1|Mux0~5_combout ;
wire \tlv5618a_device1|tlv5618a_interface1|Mux0~6_combout ;
wire \tlv5618a_device1|tlv5618a_interface1|DATA[14]~feeder_combout ;
wire \tlv5618a_device1|R0~0_combout ;
wire \tlv5618a_device1|R0~q ;
wire \tlv5618a_device1|tlv5618a_interface1|DATA[12]~1_combout ;
wire \tlv5618a_device1|tlv5618a_interface1|Mux0~7_combout ;
wire \tlv5618a_device1|R1~0_combout ;
wire \tlv5618a_device1|R1~q ;
wire \tlv5618a_device1|tlv5618a_interface1|Mux0~8_combout ;
wire \tlv5618a_device1|tlv5618a_interface1|Mux0~9_combout ;
wire \tlv5618a_device1|tlv5618a_interface1|dac_din~feeder_combout ;
wire \tlv5618a_device1|tlv5618a_interface1|dac_din~2_combout ;
wire \tlv5618a_device1|tlv5618a_interface1|dac_din~q ;
wire \tlv5618a_device1|tlv5618a_interface1|dac_csn~0_combout ;
wire \tlv5618a_device1|tlv5618a_interface1|dac_csn~q ;
wire [7:0] \tlv5618a_device1|tlv5618a_interface1|cnt ;
wire [11:0] \nco_test1|nco_ii_0|sid2c|sin_rom_2c ;
wire [11:0] \nco_test1|nco_ii_0|sid2c|cos_rom_2c ;
wire [4:0] \PLL1|altpll_component|auto_generated|wire_pll1_clk ;
wire [31:0] \nco_test1|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe ;
wire [12:0] \nco_test1|nco_ii_0|ux007|rom_add ;
wire [10:0] \nco_test1|nco_ii_0|sid2c|cos_rom_d ;
wire [11:0] \nco_test1|nco_ii_0|rot|sin_o ;
wire [15:0] \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe ;
wire [10:0] \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a ;
wire [10:0] \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a ;
wire [20:0] \nco_test1|nco_ii_0|ux002|phi_dither_out_w ;
wire [3:0] \nco_test1|nco_ii_0|ux001|dxxrv ;
wire [31:0] \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe ;
wire [15:0] \nco_test1|nco_ii_0|ux001|lsfr_reg ;
wire [10:0] \nco_test1|nco_ii_0|sid2c|sin_reg ;
wire [15:0] \tlv5618a_device1|tlv5618a_interface1|DATA ;
wire [11:0] \tlv5618a_device1|BUFFER ;
wire [11:0] \nco_test1|nco_ii_0|ux122|data_out ;
wire [2:0] \nco_test1|nco_ii_0|tdl|seg_rot ;
wire [10:0] \nco_test1|nco_ii_0|sid2c|sin_rom_d ;
wire [10:0] \nco_test1|nco_ii_0|sid2c|cos_reg ;
wire [20:0] \nco_test1|nco_ii_0|ux002|dxxpdo ;
wire [31:0] \nco_test1|nco_ii_0|ux000|phi_int_arr_reg ;

wire [4:0] \PLL1|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \PLL1|altpll_component|auto_generated|wire_pll1_clk [0] = \PLL1|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \PLL1|altpll_component|auto_generated|wire_pll1_clk [1] = \PLL1|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \PLL1|altpll_component|auto_generated|wire_pll1_clk [2] = \PLL1|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \PLL1|altpll_component|auto_generated|wire_pll1_clk [3] = \PLL1|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \PLL1|altpll_component|auto_generated|wire_pll1_clk [4] = \PLL1|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [10] = \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [9] = \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [8] = \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [7] = \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [6] = \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [5] = \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [4] = \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [3] = \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [2] = \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [1] = \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [0] = \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [10] = \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [9] = \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [8] = \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [7] = \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [6] = \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [5] = \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [4] = \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [3] = \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [2] = \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [1] = \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [0] = \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

// Location: IOOBUF_X7_Y24_N2
cycloneive_io_obuf \dac_sclk~output (
	.i(!\tlv5618a_device1|tlv5618a_interface1|dac_sclk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dac_sclk),
	.obar());
// synopsys translate_off
defparam \dac_sclk~output .bus_hold = "false";
defparam \dac_sclk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N2
cycloneive_io_obuf \dac_din~output (
	.i(\tlv5618a_device1|tlv5618a_interface1|dac_din~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dac_din),
	.obar());
// synopsys translate_off
defparam \dac_din~output .bus_hold = "false";
defparam \dac_din~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \dac_csn~output (
	.i(!\tlv5618a_device1|tlv5618a_interface1|dac_csn~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dac_csn),
	.obar());
// synopsys translate_off
defparam \dac_csn~output .bus_hold = "false";
defparam \dac_csn~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N22
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst~inputclkctrl .clock_type = "global clock";
defparam \rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \PLL1|altpll_component|auto_generated|pll1 (
	.areset(!\rst~inputclkctrl_outclk ),
	.pfdena(vcc),
	.fbin(\PLL1|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\PLL1|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\PLL1|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \PLL1|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \PLL1|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \PLL1|altpll_component|auto_generated|pll1 .c0_high = 3;
defparam \PLL1|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \PLL1|altpll_component|auto_generated|pll1 .c0_low = 3;
defparam \PLL1|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \PLL1|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \PLL1|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \PLL1|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \PLL1|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \PLL1|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \PLL1|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \PLL1|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \PLL1|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \PLL1|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk0_multiply_by = 2;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \PLL1|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \PLL1|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \PLL1|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \PLL1|altpll_component|auto_generated|pll1 .m = 12;
defparam \PLL1|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \PLL1|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .n = 1;
defparam \PLL1|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \PLL1|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \PLL1|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \PLL1|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \PLL1|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \PLL1|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \PLL1|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \PLL1|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \PLL1|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \PLL1|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \PLL1|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \PLL1|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PLL1|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N14
cycloneive_lcell_comb \tlv5618a_device1|tlv5618a_interface1|cnt[0]~10 (
// Equation(s):
// \tlv5618a_device1|tlv5618a_interface1|cnt[0]~10_combout  = !\tlv5618a_device1|tlv5618a_interface1|cnt [0]
// \tlv5618a_device1|tlv5618a_interface1|cnt[0]~11  = CARRY(!\tlv5618a_device1|tlv5618a_interface1|cnt [0])

	.dataa(gnd),
	.datab(\tlv5618a_device1|tlv5618a_interface1|cnt [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\tlv5618a_device1|tlv5618a_interface1|cnt[0]~10_combout ),
	.cout(\tlv5618a_device1|tlv5618a_interface1|cnt[0]~11 ));
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|cnt[0]~10 .lut_mask = 16'h3333;
defparam \tlv5618a_device1|tlv5618a_interface1|cnt[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N16
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cycloneive_lcell_comb \PLL1|altpll_component|auto_generated|pll_lock_sync~feeder (
// Equation(s):
// \PLL1|altpll_component|auto_generated|pll_lock_sync~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\PLL1|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PLL1|altpll_component|auto_generated|pll_lock_sync~feeder .lut_mask = 16'hFFFF;
defparam \PLL1|altpll_component|auto_generated|pll_lock_sync~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N17
dffeas \PLL1|altpll_component|auto_generated|pll_lock_sync (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.d(\PLL1|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PLL1|altpll_component|auto_generated|pll_lock_sync .is_wysiwyg = "true";
defparam \PLL1|altpll_component|auto_generated|pll_lock_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N8
cycloneive_lcell_comb \PLL1|altpll_component|auto_generated|locked (
// Equation(s):
// \PLL1|altpll_component|auto_generated|locked~combout  = (!\PLL1|altpll_component|auto_generated|wire_pll1_locked ) # (!\PLL1|altpll_component|auto_generated|pll_lock_sync~q )

	.dataa(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\PLL1|altpll_component|auto_generated|locked~combout ),
	.cout());
// synopsys translate_off
defparam \PLL1|altpll_component|auto_generated|locked .lut_mask = 16'h55FF;
defparam \PLL1|altpll_component|auto_generated|locked .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \PLL1|altpll_component|auto_generated|locked~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PLL1|altpll_component|auto_generated|locked~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ));
// synopsys translate_off
defparam \PLL1|altpll_component|auto_generated|locked~clkctrl .clock_type = "global clock";
defparam \PLL1|altpll_component|auto_generated|locked~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneive_lcell_comb \tlv5618a_device1|tlv5618a_interface1|busy~feeder (
// Equation(s):
// \tlv5618a_device1|tlv5618a_interface1|busy~feeder_combout  = \tlv5618a_device1|start~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tlv5618a_device1|start~q ),
	.cin(gnd),
	.combout(\tlv5618a_device1|tlv5618a_interface1|busy~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|busy~feeder .lut_mask = 16'hFF00;
defparam \tlv5618a_device1|tlv5618a_interface1|busy~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N9
dffeas \tlv5618a_device1|tlv5618a_interface1|busy (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tlv5618a_device1|tlv5618a_interface1|busy~feeder_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\tlv5618a_device1|tlv5618a_interface1|flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|tlv5618a_interface1|busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|busy .is_wysiwyg = "true";
defparam \tlv5618a_device1|tlv5618a_interface1|busy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
cycloneive_lcell_comb \tlv5618a_device1|flag~0 (
// Equation(s):
// \tlv5618a_device1|flag~0_combout  = !\tlv5618a_device1|tlv5618a_interface1|busy~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tlv5618a_device1|tlv5618a_interface1|busy~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tlv5618a_device1|flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|flag~0 .lut_mask = 16'h0F0F;
defparam \tlv5618a_device1|flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N7
dffeas \tlv5618a_device1|flag (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tlv5618a_device1|flag~0_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|flag .is_wysiwyg = "true";
defparam \tlv5618a_device1|flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneive_lcell_comb \tlv5618a_device1|start~0 (
// Equation(s):
// \tlv5618a_device1|start~0_combout  = (\tlv5618a_device1|flag~q  & ((\tlv5618a_device1|start~q ) # (!\tlv5618a_device1|tlv5618a_interface1|busy~q ))) # (!\tlv5618a_device1|flag~q  & (\tlv5618a_device1|start~q  & 
// !\tlv5618a_device1|tlv5618a_interface1|busy~q ))

	.dataa(\tlv5618a_device1|flag~q ),
	.datab(gnd),
	.datac(\tlv5618a_device1|start~q ),
	.datad(\tlv5618a_device1|tlv5618a_interface1|busy~q ),
	.cin(gnd),
	.combout(\tlv5618a_device1|start~0_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|start~0 .lut_mask = 16'hA0FA;
defparam \tlv5618a_device1|start~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N25
dffeas \tlv5618a_device1|start (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tlv5618a_device1|start~0_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|start .is_wysiwyg = "true";
defparam \tlv5618a_device1|start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N2
cycloneive_lcell_comb \tlv5618a_device1|tlv5618a_interface1|Equal0~0 (
// Equation(s):
// \tlv5618a_device1|tlv5618a_interface1|Equal0~0_combout  = (!\tlv5618a_device1|tlv5618a_interface1|cnt [2] & (!\tlv5618a_device1|tlv5618a_interface1|cnt [3] & (!\tlv5618a_device1|tlv5618a_interface1|cnt [0] & !\tlv5618a_device1|tlv5618a_interface1|cnt 
// [1])))

	.dataa(\tlv5618a_device1|tlv5618a_interface1|cnt [2]),
	.datab(\tlv5618a_device1|tlv5618a_interface1|cnt [3]),
	.datac(\tlv5618a_device1|tlv5618a_interface1|cnt [0]),
	.datad(\tlv5618a_device1|tlv5618a_interface1|cnt [1]),
	.cin(gnd),
	.combout(\tlv5618a_device1|tlv5618a_interface1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|Equal0~0 .lut_mask = 16'h0001;
defparam \tlv5618a_device1|tlv5618a_interface1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
cycloneive_lcell_comb \tlv5618a_device1|tlv5618a_interface1|flag~0 (
// Equation(s):
// \tlv5618a_device1|tlv5618a_interface1|flag~0_combout  = (\tlv5618a_device1|tlv5618a_interface1|flag~q  & (((!\tlv5618a_device1|tlv5618a_interface1|Equal0~0_combout )) # (!\tlv5618a_device1|tlv5618a_interface1|Equal0~1_combout ))) # 
// (!\tlv5618a_device1|tlv5618a_interface1|flag~q  & (((\tlv5618a_device1|start~q ))))

	.dataa(\tlv5618a_device1|tlv5618a_interface1|Equal0~1_combout ),
	.datab(\tlv5618a_device1|start~q ),
	.datac(\tlv5618a_device1|tlv5618a_interface1|flag~q ),
	.datad(\tlv5618a_device1|tlv5618a_interface1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\tlv5618a_device1|tlv5618a_interface1|flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|flag~0 .lut_mask = 16'h5CFC;
defparam \tlv5618a_device1|tlv5618a_interface1|flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N5
dffeas \tlv5618a_device1|tlv5618a_interface1|flag (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tlv5618a_device1|tlv5618a_interface1|flag~0_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|tlv5618a_interface1|flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|flag .is_wysiwyg = "true";
defparam \tlv5618a_device1|tlv5618a_interface1|flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N10
cycloneive_lcell_comb \tlv5618a_device1|tlv5618a_interface1|Equal0~2 (
// Equation(s):
// \tlv5618a_device1|tlv5618a_interface1|Equal0~2_combout  = (\tlv5618a_device1|tlv5618a_interface1|Equal0~1_combout  & \tlv5618a_device1|tlv5618a_interface1|Equal0~0_combout )

	.dataa(\tlv5618a_device1|tlv5618a_interface1|Equal0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\tlv5618a_device1|tlv5618a_interface1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\tlv5618a_device1|tlv5618a_interface1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|Equal0~2 .lut_mask = 16'hAA00;
defparam \tlv5618a_device1|tlv5618a_interface1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N6
cycloneive_lcell_comb \tlv5618a_device1|tlv5618a_interface1|cnt~26 (
// Equation(s):
// \tlv5618a_device1|tlv5618a_interface1|cnt~26_combout  = (\tlv5618a_device1|tlv5618a_interface1|flag~q  & (((!\tlv5618a_device1|tlv5618a_interface1|dac_sclk~q  & !\tlv5618a_device1|tlv5618a_interface1|Equal0~2_combout )))) # 
// (!\tlv5618a_device1|tlv5618a_interface1|flag~q  & (\tlv5618a_device1|start~q ))

	.dataa(\tlv5618a_device1|tlv5618a_interface1|flag~q ),
	.datab(\tlv5618a_device1|start~q ),
	.datac(\tlv5618a_device1|tlv5618a_interface1|dac_sclk~q ),
	.datad(\tlv5618a_device1|tlv5618a_interface1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\tlv5618a_device1|tlv5618a_interface1|cnt~26_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|cnt~26 .lut_mask = 16'h444E;
defparam \tlv5618a_device1|tlv5618a_interface1|cnt~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N15
dffeas \tlv5618a_device1|tlv5618a_interface1|cnt[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tlv5618a_device1|tlv5618a_interface1|cnt[0]~10_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\tlv5618a_device1|tlv5618a_interface1|flag~q ),
	.ena(\tlv5618a_device1|tlv5618a_interface1|cnt~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|tlv5618a_interface1|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|cnt[0] .is_wysiwyg = "true";
defparam \tlv5618a_device1|tlv5618a_interface1|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N16
cycloneive_lcell_comb \tlv5618a_device1|tlv5618a_interface1|cnt[1]~12 (
// Equation(s):
// \tlv5618a_device1|tlv5618a_interface1|cnt[1]~12_combout  = (\tlv5618a_device1|tlv5618a_interface1|cnt [1] & (\tlv5618a_device1|tlv5618a_interface1|cnt[0]~11  $ (GND))) # (!\tlv5618a_device1|tlv5618a_interface1|cnt [1] & 
// (!\tlv5618a_device1|tlv5618a_interface1|cnt[0]~11  & VCC))
// \tlv5618a_device1|tlv5618a_interface1|cnt[1]~13  = CARRY((\tlv5618a_device1|tlv5618a_interface1|cnt [1] & !\tlv5618a_device1|tlv5618a_interface1|cnt[0]~11 ))

	.dataa(gnd),
	.datab(\tlv5618a_device1|tlv5618a_interface1|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tlv5618a_device1|tlv5618a_interface1|cnt[0]~11 ),
	.combout(\tlv5618a_device1|tlv5618a_interface1|cnt[1]~12_combout ),
	.cout(\tlv5618a_device1|tlv5618a_interface1|cnt[1]~13 ));
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|cnt[1]~12 .lut_mask = 16'hC30C;
defparam \tlv5618a_device1|tlv5618a_interface1|cnt[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y17_N17
dffeas \tlv5618a_device1|tlv5618a_interface1|cnt[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tlv5618a_device1|tlv5618a_interface1|cnt[1]~12_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\tlv5618a_device1|tlv5618a_interface1|flag~q ),
	.ena(\tlv5618a_device1|tlv5618a_interface1|cnt~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|tlv5618a_interface1|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|cnt[1] .is_wysiwyg = "true";
defparam \tlv5618a_device1|tlv5618a_interface1|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N18
cycloneive_lcell_comb \tlv5618a_device1|tlv5618a_interface1|cnt[2]~14 (
// Equation(s):
// \tlv5618a_device1|tlv5618a_interface1|cnt[2]~14_combout  = (\tlv5618a_device1|tlv5618a_interface1|cnt [2] & (!\tlv5618a_device1|tlv5618a_interface1|cnt[1]~13 )) # (!\tlv5618a_device1|tlv5618a_interface1|cnt [2] & 
// ((\tlv5618a_device1|tlv5618a_interface1|cnt[1]~13 ) # (GND)))
// \tlv5618a_device1|tlv5618a_interface1|cnt[2]~15  = CARRY((!\tlv5618a_device1|tlv5618a_interface1|cnt[1]~13 ) # (!\tlv5618a_device1|tlv5618a_interface1|cnt [2]))

	.dataa(gnd),
	.datab(\tlv5618a_device1|tlv5618a_interface1|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tlv5618a_device1|tlv5618a_interface1|cnt[1]~13 ),
	.combout(\tlv5618a_device1|tlv5618a_interface1|cnt[2]~14_combout ),
	.cout(\tlv5618a_device1|tlv5618a_interface1|cnt[2]~15 ));
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|cnt[2]~14 .lut_mask = 16'h3C3F;
defparam \tlv5618a_device1|tlv5618a_interface1|cnt[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y17_N19
dffeas \tlv5618a_device1|tlv5618a_interface1|cnt[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tlv5618a_device1|tlv5618a_interface1|cnt[2]~14_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\tlv5618a_device1|tlv5618a_interface1|flag~q ),
	.ena(\tlv5618a_device1|tlv5618a_interface1|cnt~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|tlv5618a_interface1|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|cnt[2] .is_wysiwyg = "true";
defparam \tlv5618a_device1|tlv5618a_interface1|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N20
cycloneive_lcell_comb \tlv5618a_device1|tlv5618a_interface1|cnt[3]~16 (
// Equation(s):
// \tlv5618a_device1|tlv5618a_interface1|cnt[3]~16_combout  = (\tlv5618a_device1|tlv5618a_interface1|cnt [3] & (\tlv5618a_device1|tlv5618a_interface1|cnt[2]~15  $ (GND))) # (!\tlv5618a_device1|tlv5618a_interface1|cnt [3] & 
// (!\tlv5618a_device1|tlv5618a_interface1|cnt[2]~15  & VCC))
// \tlv5618a_device1|tlv5618a_interface1|cnt[3]~17  = CARRY((\tlv5618a_device1|tlv5618a_interface1|cnt [3] & !\tlv5618a_device1|tlv5618a_interface1|cnt[2]~15 ))

	.dataa(gnd),
	.datab(\tlv5618a_device1|tlv5618a_interface1|cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tlv5618a_device1|tlv5618a_interface1|cnt[2]~15 ),
	.combout(\tlv5618a_device1|tlv5618a_interface1|cnt[3]~16_combout ),
	.cout(\tlv5618a_device1|tlv5618a_interface1|cnt[3]~17 ));
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|cnt[3]~16 .lut_mask = 16'hC30C;
defparam \tlv5618a_device1|tlv5618a_interface1|cnt[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y17_N21
dffeas \tlv5618a_device1|tlv5618a_interface1|cnt[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tlv5618a_device1|tlv5618a_interface1|cnt[3]~16_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\tlv5618a_device1|tlv5618a_interface1|flag~q ),
	.ena(\tlv5618a_device1|tlv5618a_interface1|cnt~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|tlv5618a_interface1|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|cnt[3] .is_wysiwyg = "true";
defparam \tlv5618a_device1|tlv5618a_interface1|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N22
cycloneive_lcell_comb \tlv5618a_device1|tlv5618a_interface1|cnt[4]~18 (
// Equation(s):
// \tlv5618a_device1|tlv5618a_interface1|cnt[4]~18_combout  = (\tlv5618a_device1|tlv5618a_interface1|cnt [4] & ((GND) # (!\tlv5618a_device1|tlv5618a_interface1|cnt[3]~17 ))) # (!\tlv5618a_device1|tlv5618a_interface1|cnt [4] & 
// (\tlv5618a_device1|tlv5618a_interface1|cnt[3]~17  $ (GND)))
// \tlv5618a_device1|tlv5618a_interface1|cnt[4]~19  = CARRY((\tlv5618a_device1|tlv5618a_interface1|cnt [4]) # (!\tlv5618a_device1|tlv5618a_interface1|cnt[3]~17 ))

	.dataa(\tlv5618a_device1|tlv5618a_interface1|cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tlv5618a_device1|tlv5618a_interface1|cnt[3]~17 ),
	.combout(\tlv5618a_device1|tlv5618a_interface1|cnt[4]~18_combout ),
	.cout(\tlv5618a_device1|tlv5618a_interface1|cnt[4]~19 ));
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|cnt[4]~18 .lut_mask = 16'h5AAF;
defparam \tlv5618a_device1|tlv5618a_interface1|cnt[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y17_N23
dffeas \tlv5618a_device1|tlv5618a_interface1|cnt[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tlv5618a_device1|tlv5618a_interface1|cnt[4]~18_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\tlv5618a_device1|tlv5618a_interface1|flag~q ),
	.ena(\tlv5618a_device1|tlv5618a_interface1|cnt~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|tlv5618a_interface1|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|cnt[4] .is_wysiwyg = "true";
defparam \tlv5618a_device1|tlv5618a_interface1|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N24
cycloneive_lcell_comb \tlv5618a_device1|tlv5618a_interface1|cnt[5]~20 (
// Equation(s):
// \tlv5618a_device1|tlv5618a_interface1|cnt[5]~20_combout  = (\tlv5618a_device1|tlv5618a_interface1|cnt [5] & (\tlv5618a_device1|tlv5618a_interface1|cnt[4]~19  & VCC)) # (!\tlv5618a_device1|tlv5618a_interface1|cnt [5] & 
// (!\tlv5618a_device1|tlv5618a_interface1|cnt[4]~19 ))
// \tlv5618a_device1|tlv5618a_interface1|cnt[5]~21  = CARRY((!\tlv5618a_device1|tlv5618a_interface1|cnt [5] & !\tlv5618a_device1|tlv5618a_interface1|cnt[4]~19 ))

	.dataa(gnd),
	.datab(\tlv5618a_device1|tlv5618a_interface1|cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tlv5618a_device1|tlv5618a_interface1|cnt[4]~19 ),
	.combout(\tlv5618a_device1|tlv5618a_interface1|cnt[5]~20_combout ),
	.cout(\tlv5618a_device1|tlv5618a_interface1|cnt[5]~21 ));
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|cnt[5]~20 .lut_mask = 16'hC303;
defparam \tlv5618a_device1|tlv5618a_interface1|cnt[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y17_N25
dffeas \tlv5618a_device1|tlv5618a_interface1|cnt[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tlv5618a_device1|tlv5618a_interface1|cnt[5]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\tlv5618a_device1|tlv5618a_interface1|flag~q ),
	.ena(\tlv5618a_device1|tlv5618a_interface1|cnt~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|tlv5618a_interface1|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|cnt[5] .is_wysiwyg = "true";
defparam \tlv5618a_device1|tlv5618a_interface1|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N26
cycloneive_lcell_comb \tlv5618a_device1|tlv5618a_interface1|cnt[6]~22 (
// Equation(s):
// \tlv5618a_device1|tlv5618a_interface1|cnt[6]~22_combout  = (\tlv5618a_device1|tlv5618a_interface1|cnt [6] & ((GND) # (!\tlv5618a_device1|tlv5618a_interface1|cnt[5]~21 ))) # (!\tlv5618a_device1|tlv5618a_interface1|cnt [6] & 
// (\tlv5618a_device1|tlv5618a_interface1|cnt[5]~21  $ (GND)))
// \tlv5618a_device1|tlv5618a_interface1|cnt[6]~23  = CARRY((\tlv5618a_device1|tlv5618a_interface1|cnt [6]) # (!\tlv5618a_device1|tlv5618a_interface1|cnt[5]~21 ))

	.dataa(\tlv5618a_device1|tlv5618a_interface1|cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tlv5618a_device1|tlv5618a_interface1|cnt[5]~21 ),
	.combout(\tlv5618a_device1|tlv5618a_interface1|cnt[6]~22_combout ),
	.cout(\tlv5618a_device1|tlv5618a_interface1|cnt[6]~23 ));
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|cnt[6]~22 .lut_mask = 16'h5AAF;
defparam \tlv5618a_device1|tlv5618a_interface1|cnt[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y17_N27
dffeas \tlv5618a_device1|tlv5618a_interface1|cnt[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tlv5618a_device1|tlv5618a_interface1|cnt[6]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\tlv5618a_device1|tlv5618a_interface1|flag~q ),
	.ena(\tlv5618a_device1|tlv5618a_interface1|cnt~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|tlv5618a_interface1|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|cnt[6] .is_wysiwyg = "true";
defparam \tlv5618a_device1|tlv5618a_interface1|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N28
cycloneive_lcell_comb \tlv5618a_device1|tlv5618a_interface1|cnt[7]~24 (
// Equation(s):
// \tlv5618a_device1|tlv5618a_interface1|cnt[7]~24_combout  = \tlv5618a_device1|tlv5618a_interface1|cnt [7] $ (!\tlv5618a_device1|tlv5618a_interface1|cnt[6]~23 )

	.dataa(gnd),
	.datab(\tlv5618a_device1|tlv5618a_interface1|cnt [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\tlv5618a_device1|tlv5618a_interface1|cnt[6]~23 ),
	.combout(\tlv5618a_device1|tlv5618a_interface1|cnt[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|cnt[7]~24 .lut_mask = 16'hC3C3;
defparam \tlv5618a_device1|tlv5618a_interface1|cnt[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y17_N29
dffeas \tlv5618a_device1|tlv5618a_interface1|cnt[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tlv5618a_device1|tlv5618a_interface1|cnt[7]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\tlv5618a_device1|tlv5618a_interface1|flag~q ),
	.ena(\tlv5618a_device1|tlv5618a_interface1|cnt~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|tlv5618a_interface1|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|cnt[7] .is_wysiwyg = "true";
defparam \tlv5618a_device1|tlv5618a_interface1|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N12
cycloneive_lcell_comb \tlv5618a_device1|tlv5618a_interface1|Equal0~1 (
// Equation(s):
// \tlv5618a_device1|tlv5618a_interface1|Equal0~1_combout  = (\tlv5618a_device1|tlv5618a_interface1|cnt [4] & (\tlv5618a_device1|tlv5618a_interface1|cnt [7] & (\tlv5618a_device1|tlv5618a_interface1|cnt [6] & \tlv5618a_device1|tlv5618a_interface1|cnt [5])))

	.dataa(\tlv5618a_device1|tlv5618a_interface1|cnt [4]),
	.datab(\tlv5618a_device1|tlv5618a_interface1|cnt [7]),
	.datac(\tlv5618a_device1|tlv5618a_interface1|cnt [6]),
	.datad(\tlv5618a_device1|tlv5618a_interface1|cnt [5]),
	.cin(gnd),
	.combout(\tlv5618a_device1|tlv5618a_interface1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|Equal0~1 .lut_mask = 16'h8000;
defparam \tlv5618a_device1|tlv5618a_interface1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cycloneive_lcell_comb \tlv5618a_device1|tlv5618a_interface1|dac_sclk~0 (
// Equation(s):
// \tlv5618a_device1|tlv5618a_interface1|dac_sclk~0_combout  = (\tlv5618a_device1|tlv5618a_interface1|flag~q  & (!\tlv5618a_device1|tlv5618a_interface1|dac_sclk~q  & ((!\tlv5618a_device1|tlv5618a_interface1|Equal0~0_combout ) # 
// (!\tlv5618a_device1|tlv5618a_interface1|Equal0~1_combout )))) # (!\tlv5618a_device1|tlv5618a_interface1|flag~q  & (((\tlv5618a_device1|tlv5618a_interface1|dac_sclk~q ))))

	.dataa(\tlv5618a_device1|tlv5618a_interface1|Equal0~1_combout ),
	.datab(\tlv5618a_device1|tlv5618a_interface1|flag~q ),
	.datac(\tlv5618a_device1|tlv5618a_interface1|dac_sclk~q ),
	.datad(\tlv5618a_device1|tlv5618a_interface1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\tlv5618a_device1|tlv5618a_interface1|dac_sclk~0_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|dac_sclk~0 .lut_mask = 16'h343C;
defparam \tlv5618a_device1|tlv5618a_interface1|dac_sclk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N1
dffeas \tlv5618a_device1|tlv5618a_interface1|dac_sclk (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tlv5618a_device1|tlv5618a_interface1|dac_sclk~0_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|tlv5618a_interface1|dac_sclk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|dac_sclk .is_wysiwyg = "true";
defparam \tlv5618a_device1|tlv5618a_interface1|dac_sclk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneive_lcell_comb \tlv5618a_device1|ab~0 (
// Equation(s):
// \tlv5618a_device1|ab~0_combout  = \tlv5618a_device1|ab~q  $ (((!\tlv5618a_device1|flag~q  & !\tlv5618a_device1|tlv5618a_interface1|busy~q )))

	.dataa(\tlv5618a_device1|flag~q ),
	.datab(gnd),
	.datac(\tlv5618a_device1|ab~q ),
	.datad(\tlv5618a_device1|tlv5618a_interface1|busy~q ),
	.cin(gnd),
	.combout(\tlv5618a_device1|ab~0_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|ab~0 .lut_mask = 16'hF0A5;
defparam \tlv5618a_device1|ab~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N21
dffeas \tlv5618a_device1|ab (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tlv5618a_device1|ab~0_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|ab~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|ab .is_wysiwyg = "true";
defparam \tlv5618a_device1|ab .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N10
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux004|phi_mod_int_reg[0][0]~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\PLL1|altpll_component|auto_generated|locked~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux004|phi_mod_int_reg[0][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux004|phi_mod_int_reg[0][0]~3 .lut_mask = 16'h0F0F;
defparam \nco_test1|nco_ii_0|ux004|phi_mod_int_reg[0][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N11
dffeas \nco_test1|nco_ii_0|ux004|phi_mod_int_reg[0][0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux004|phi_mod_int_reg[0][0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux004|phi_mod_int_reg[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux004|phi_mod_int_reg[0][0] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux004|phi_mod_int_reg[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N24
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux004|phi_mod_int_reg~2 (
	.dataa(gnd),
	.datab(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\nco_test1|nco_ii_0|ux004|phi_mod_int_reg[0][0]~q ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux004|phi_mod_int_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux004|phi_mod_int_reg~2 .lut_mask = 16'hC000;
defparam \nco_test1|nco_ii_0|ux004|phi_mod_int_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N25
dffeas \nco_test1|nco_ii_0|ux004|phi_mod_int_reg[1][0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux004|phi_mod_int_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux004|phi_mod_int_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux004|phi_mod_int_reg[1][0] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux004|phi_mod_int_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N30
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux004|phi_mod_int_reg~1 (
	.dataa(gnd),
	.datab(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\nco_test1|nco_ii_0|ux004|phi_mod_int_reg[1][0]~q ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux004|phi_mod_int_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux004|phi_mod_int_reg~1 .lut_mask = 16'hC000;
defparam \nco_test1|nco_ii_0|ux004|phi_mod_int_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N31
dffeas \nco_test1|nco_ii_0|ux004|phi_mod_int_reg[2][0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux004|phi_mod_int_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux004|phi_mod_int_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux004|phi_mod_int_reg[2][0] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux004|phi_mod_int_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N20
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux004|phi_mod_int_reg~0 (
	.dataa(\nco_test1|nco_ii_0|ux004|phi_mod_int_reg[2][0]~q ),
	.datab(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(gnd),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux004|phi_mod_int_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux004|phi_mod_int_reg~0 .lut_mask = 16'h8080;
defparam \nco_test1|nco_ii_0|ux004|phi_mod_int_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N21
dffeas \nco_test1|nco_ii_0|ux004|phi_mod_int_reg[3][0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux004|phi_mod_int_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux004|phi_mod_int_reg[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux004|phi_mod_int_reg[3][0] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux004|phi_mod_int_reg[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N2
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[11]~feeder .lut_mask = 16'hFFFF;
defparam \nco_test1|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N3
dffeas \nco_test1|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[11] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[11] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N0
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux000|phi_int_arr_reg~0 (
	.dataa(gnd),
	.datab(\nco_test1|nco_ii_0|ux003|acc|auto_generated|pipeline_dffe [11]),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux000|phi_int_arr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|phi_int_arr_reg~0 .lut_mask = 16'hC000;
defparam \nco_test1|nco_ii_0|ux000|phi_int_arr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N1
dffeas \nco_test1|nco_ii_0|ux000|phi_int_arr_reg[11] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux000|phi_int_arr_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|phi_int_arr_reg[11] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux000|phi_int_arr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N4
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4]~28 (
	.dataa(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [4]),
	.datab(\nco_test1|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4]~28_combout ),
	.cout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4]~29 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4]~28 .lut_mask = 16'h6688;
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N5
dffeas \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4]~28_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N6
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5]~30 (
	.dataa(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [5]),
	.datab(\nco_test1|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[4]~29 ),
	.combout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5]~30_combout ),
	.cout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5]~31 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5]~30 .lut_mask = 16'h9617;
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y11_N7
dffeas \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5]~30_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N8
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6]~32 (
	.dataa(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [6]),
	.datab(\nco_test1|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[5]~31 ),
	.combout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6]~32_combout ),
	.cout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6]~33 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6]~32 .lut_mask = 16'h698E;
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y11_N9
dffeas \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6]~32_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N10
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7]~34 (
	.dataa(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[6]~33 ),
	.combout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7]~34_combout ),
	.cout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7]~35 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7]~34 .lut_mask = 16'h5A5F;
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y11_N11
dffeas \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7]~34_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N12
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8]~36 (
	.dataa(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [8]),
	.datab(\nco_test1|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[7]~35 ),
	.combout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8]~36_combout ),
	.cout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8]~37 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8]~36 .lut_mask = 16'h698E;
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y11_N13
dffeas \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8]~36_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N14
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9]~38 (
	.dataa(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [9]),
	.datab(\nco_test1|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[8]~37 ),
	.combout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9]~38_combout ),
	.cout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9]~39 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9]~38 .lut_mask = 16'h9617;
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y11_N15
dffeas \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9]~38_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N16
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10]~40 (
	.dataa(gnd),
	.datab(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[9]~39 ),
	.combout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10]~40_combout ),
	.cout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10]~41 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10]~40 .lut_mask = 16'hC30C;
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y11_N17
dffeas \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10]~40_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N18
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11]~42 (
	.dataa(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [11]),
	.datab(\nco_test1|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[10]~41 ),
	.combout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11]~42_combout ),
	.cout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11]~43 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11]~42 .lut_mask = 16'h9617;
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y11_N19
dffeas \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11]~42_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N20
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12]~44 (
	.dataa(\nco_test1|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datab(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[11]~43 ),
	.combout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12]~44_combout ),
	.cout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12]~45 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12]~44 .lut_mask = 16'h698E;
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y11_N21
dffeas \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12]~44_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N22
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13]~46 (
	.dataa(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[12]~45 ),
	.combout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13]~46_combout ),
	.cout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13]~47 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13]~46 .lut_mask = 16'h5A5F;
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y11_N23
dffeas \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13]~46_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N24
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14]~48 (
	.dataa(gnd),
	.datab(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[13]~47 ),
	.combout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14]~48_combout ),
	.cout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14]~49 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14]~48 .lut_mask = 16'hC30C;
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y11_N25
dffeas \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14]~48_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N26
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15]~50 (
	.dataa(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[14]~49 ),
	.combout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15]~50_combout ),
	.cout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15]~51 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15]~50 .lut_mask = 16'h5A5F;
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y11_N27
dffeas \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15]~50_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N28
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16]~52 (
	.dataa(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [16]),
	.datab(\nco_test1|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[15]~51 ),
	.combout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16]~52_combout ),
	.cout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16]~53 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16]~52 .lut_mask = 16'h698E;
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y11_N29
dffeas \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16]~52_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N30
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17]~54 (
	.dataa(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[16]~53 ),
	.combout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17]~54_combout ),
	.cout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17]~55 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17]~54 .lut_mask = 16'h5A5F;
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y11_N31
dffeas \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17]~54_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N0
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18]~56 (
	.dataa(\nco_test1|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datab(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[17]~55 ),
	.combout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18]~56_combout ),
	.cout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18]~57 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18]~56 .lut_mask = 16'h698E;
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y10_N1
dffeas \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18]~56_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N2
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19]~58 (
	.dataa(\nco_test1|nco_ii_0|ux000|phi_int_arr_reg [11]),
	.datab(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[18]~57 ),
	.combout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19]~58_combout ),
	.cout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19]~59 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19]~58 .lut_mask = 16'h9617;
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y10_N3
dffeas \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19]~58_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N4
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20]~60 (
	.dataa(gnd),
	.datab(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[19]~59 ),
	.combout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20]~60_combout ),
	.cout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20]~61 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20]~60 .lut_mask = 16'hC30C;
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y10_N5
dffeas \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20]~60_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N6
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21]~62 (
	.dataa(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[20]~61 ),
	.combout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21]~62_combout ),
	.cout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21]~63 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21]~62 .lut_mask = 16'h5A5F;
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y10_N7
dffeas \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21]~62_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N8
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22]~64 (
	.dataa(gnd),
	.datab(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[21]~63 ),
	.combout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22]~64_combout ),
	.cout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22]~65 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22]~64 .lut_mask = 16'hC30C;
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y10_N9
dffeas \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22]~64_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N10
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23]~66 (
	.dataa(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[22]~65 ),
	.combout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23]~66_combout ),
	.cout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23]~67 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23]~66 .lut_mask = 16'h5A5F;
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y10_N11
dffeas \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23]~66_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N12
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24]~68 (
	.dataa(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[23]~67 ),
	.combout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24]~68_combout ),
	.cout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24]~69 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24]~68 .lut_mask = 16'hA50A;
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y10_N13
dffeas \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24]~68_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N14
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25]~70 (
	.dataa(gnd),
	.datab(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[24]~69 ),
	.combout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25]~70_combout ),
	.cout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25]~71 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25]~70 .lut_mask = 16'h3C3F;
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y10_N15
dffeas \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25]~70_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N16
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26]~72 (
	.dataa(gnd),
	.datab(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[25]~71 ),
	.combout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26]~72_combout ),
	.cout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26]~73 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26]~72 .lut_mask = 16'hC30C;
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y10_N17
dffeas \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26]~72_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N18
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27]~74 (
	.dataa(gnd),
	.datab(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[26]~73 ),
	.combout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27]~74_combout ),
	.cout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27]~75 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27]~74 .lut_mask = 16'h3C3F;
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y10_N19
dffeas \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27]~74_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N20
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28]~76 (
	.dataa(gnd),
	.datab(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[27]~75 ),
	.combout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28]~76_combout ),
	.cout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28]~77 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28]~76 .lut_mask = 16'hC30C;
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y10_N21
dffeas \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28]~76_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N22
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29]~78 (
	.dataa(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[28]~77 ),
	.combout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29]~78_combout ),
	.cout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29]~79 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29]~78 .lut_mask = 16'h5A5F;
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y10_N23
dffeas \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29]~78_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N24
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30]~80 (
	.dataa(gnd),
	.datab(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[29]~79 ),
	.combout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30]~80_combout ),
	.cout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30]~81 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30]~80 .lut_mask = 16'hC30C;
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y10_N25
dffeas \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30]~80_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N10
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux001|lsfr_reg~3 (
	.dataa(gnd),
	.datab(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\nco_test1|nco_ii_0|ux001|lsfr_reg [12]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux001|lsfr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg~3 .lut_mask = 16'hC000;
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N11
dffeas \nco_test1|nco_ii_0|ux001|lsfr_reg[13] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux001|lsfr_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux001|lsfr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg[13] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N8
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux001|lsfr_reg~2 (
	.dataa(gnd),
	.datab(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\nco_test1|nco_ii_0|ux001|lsfr_reg [13]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux001|lsfr_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg~2 .lut_mask = 16'hC000;
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N9
dffeas \nco_test1|nco_ii_0|ux001|lsfr_reg[14] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux001|lsfr_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux001|lsfr_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg[14] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N20
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux001|lsfr_reg~1 (
	.dataa(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(gnd),
	.datac(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\nco_test1|nco_ii_0|ux001|lsfr_reg [14]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux001|lsfr_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg~1 .lut_mask = 16'hFF5F;
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N21
dffeas \nco_test1|nco_ii_0|ux001|lsfr_reg[15] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux001|lsfr_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux001|lsfr_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg[15] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N22
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux001|lsfr_reg~16 (
	.dataa(\nco_test1|nco_ii_0|ux001|lsfr_reg [14]),
	.datab(\nco_test1|nco_ii_0|ux001|lsfr_reg [15]),
	.datac(\nco_test1|nco_ii_0|ux001|lsfr_reg [3]),
	.datad(\nco_test1|nco_ii_0|ux001|lsfr_reg [12]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux001|lsfr_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg~16 .lut_mask = 16'h6996;
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N16
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux001|lsfr_reg[0]~feeder (
	.dataa(\nco_test1|nco_ii_0|ux001|lsfr_reg~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux001|lsfr_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg[0]~feeder .lut_mask = 16'hAAAA;
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N17
dffeas \nco_test1|nco_ii_0|ux001|lsfr_reg[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux001|lsfr_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PLL1|altpll_component|auto_generated|locked~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux001|lsfr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg[0] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N4
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux001|lsfr_reg~15 (
	.dataa(gnd),
	.datab(\nco_test1|nco_ii_0|ux001|lsfr_reg [0]),
	.datac(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux001|lsfr_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg~15 .lut_mask = 16'hC000;
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N5
dffeas \nco_test1|nco_ii_0|ux001|lsfr_reg[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux001|lsfr_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux001|lsfr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg[1] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N26
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux001|lsfr_reg~14 (
	.dataa(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\nco_test1|nco_ii_0|ux001|lsfr_reg [1]),
	.datad(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux001|lsfr_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg~14 .lut_mask = 16'hF5FF;
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N27
dffeas \nco_test1|nco_ii_0|ux001|lsfr_reg[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux001|lsfr_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux001|lsfr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg[2] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N8
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux001|lsfr_reg~13 (
	.dataa(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\nco_test1|nco_ii_0|ux001|lsfr_reg [2]),
	.datad(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux001|lsfr_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg~13 .lut_mask = 16'hF5FF;
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N9
dffeas \nco_test1|nco_ii_0|ux001|lsfr_reg[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux001|lsfr_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux001|lsfr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg[3] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N14
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux001|lsfr_reg~12 (
	.dataa(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\nco_test1|nco_ii_0|ux001|lsfr_reg [3]),
	.datad(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux001|lsfr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg~12 .lut_mask = 16'hF5FF;
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N15
dffeas \nco_test1|nco_ii_0|ux001|lsfr_reg[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux001|lsfr_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux001|lsfr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg[4] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N12
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux001|lsfr_reg~11 (
	.dataa(gnd),
	.datab(\nco_test1|nco_ii_0|ux001|lsfr_reg [4]),
	.datac(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux001|lsfr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg~11 .lut_mask = 16'hC000;
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N13
dffeas \nco_test1|nco_ii_0|ux001|lsfr_reg[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux001|lsfr_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux001|lsfr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg[5] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N18
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux001|lsfr_reg~10 (
	.dataa(\nco_test1|nco_ii_0|ux001|lsfr_reg [5]),
	.datab(gnd),
	.datac(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux001|lsfr_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg~10 .lut_mask = 16'hAFFF;
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N19
dffeas \nco_test1|nco_ii_0|ux001|lsfr_reg[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux001|lsfr_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux001|lsfr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg[6] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N0
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux001|lsfr_reg~9 (
	.dataa(gnd),
	.datab(\nco_test1|nco_ii_0|ux001|lsfr_reg [6]),
	.datac(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux001|lsfr_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg~9 .lut_mask = 16'hCFFF;
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N1
dffeas \nco_test1|nco_ii_0|ux001|lsfr_reg[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux001|lsfr_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux001|lsfr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg[7] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N30
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux001|lsfr_reg~8 (
	.dataa(gnd),
	.datab(\nco_test1|nco_ii_0|ux001|lsfr_reg [7]),
	.datac(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux001|lsfr_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg~8 .lut_mask = 16'hC000;
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N31
dffeas \nco_test1|nco_ii_0|ux001|lsfr_reg[8] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux001|lsfr_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux001|lsfr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg[8] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N28
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux001|lsfr_reg~7 (
	.dataa(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\nco_test1|nco_ii_0|ux001|lsfr_reg [8]),
	.datad(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux001|lsfr_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg~7 .lut_mask = 16'hF5FF;
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N29
dffeas \nco_test1|nco_ii_0|ux001|lsfr_reg[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux001|lsfr_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux001|lsfr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg[9] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N2
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux001|lsfr_reg~6 (
	.dataa(gnd),
	.datab(\nco_test1|nco_ii_0|ux001|lsfr_reg [9]),
	.datac(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux001|lsfr_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg~6 .lut_mask = 16'hC000;
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N3
dffeas \nco_test1|nco_ii_0|ux001|lsfr_reg[10] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux001|lsfr_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux001|lsfr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg[10] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N24
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux001|lsfr_reg~5 (
	.dataa(gnd),
	.datab(\nco_test1|nco_ii_0|ux001|lsfr_reg [10]),
	.datac(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux001|lsfr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg~5 .lut_mask = 16'hCFFF;
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N25
dffeas \nco_test1|nco_ii_0|ux001|lsfr_reg[11] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux001|lsfr_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux001|lsfr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg[11] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N6
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux001|lsfr_reg~4 (
	.dataa(gnd),
	.datab(\nco_test1|nco_ii_0|ux001|lsfr_reg [11]),
	.datac(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux001|lsfr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg~4 .lut_mask = 16'hCFFF;
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N7
dffeas \nco_test1|nco_ii_0|ux001|lsfr_reg[12] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux001|lsfr_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux001|lsfr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg[12] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N0
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux001|Add0~0 (
	.dataa(\nco_test1|nco_ii_0|ux001|lsfr_reg [12]),
	.datab(\nco_test1|nco_ii_0|ux001|lsfr_reg [14]),
	.datac(\nco_test1|nco_ii_0|ux001|lsfr_reg [15]),
	.datad(\nco_test1|nco_ii_0|ux001|lsfr_reg [13]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux001|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux001|Add0~0 .lut_mask = 16'h70F0;
defparam \nco_test1|nco_ii_0|ux001|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N1
dffeas \nco_test1|nco_ii_0|ux001|dxxrv[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux001|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux001|dxxrv [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux001|dxxrv[3] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux001|dxxrv[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N2
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux001|Add0~1 (
	.dataa(\nco_test1|nco_ii_0|ux001|lsfr_reg [15]),
	.datab(\nco_test1|nco_ii_0|ux001|lsfr_reg [13]),
	.datac(\nco_test1|nco_ii_0|ux001|lsfr_reg [14]),
	.datad(\nco_test1|nco_ii_0|ux001|lsfr_reg [12]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux001|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux001|Add0~1 .lut_mask = 16'h78F0;
defparam \nco_test1|nco_ii_0|ux001|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N3
dffeas \nco_test1|nco_ii_0|ux001|dxxrv[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux001|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux001|dxxrv [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux001|dxxrv[2] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux001|dxxrv[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N4
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux001|Add0~2 (
	.dataa(\nco_test1|nco_ii_0|ux001|lsfr_reg [13]),
	.datab(gnd),
	.datac(\nco_test1|nco_ii_0|ux001|lsfr_reg [15]),
	.datad(\nco_test1|nco_ii_0|ux001|lsfr_reg [12]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux001|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux001|Add0~2 .lut_mask = 16'h5AAA;
defparam \nco_test1|nco_ii_0|ux001|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N5
dffeas \nco_test1|nco_ii_0|ux001|dxxrv[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux001|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux001|dxxrv [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux001|dxxrv[1] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux001|dxxrv[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N6
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux001|lsfr_reg~0 (
	.dataa(\nco_test1|nco_ii_0|ux001|lsfr_reg [12]),
	.datab(gnd),
	.datac(\nco_test1|nco_ii_0|ux001|lsfr_reg [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux001|lsfr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg~0 .lut_mask = 16'h5A5A;
defparam \nco_test1|nco_ii_0|ux001|lsfr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N7
dffeas \nco_test1|nco_ii_0|ux001|dxxrv[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux001|lsfr_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux001|dxxrv [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux001|dxxrv[0] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux001|dxxrv[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N12
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~17 (
	.dataa(\nco_test1|nco_ii_0|ux001|dxxrv [0]),
	.datab(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~17_cout ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~17 .lut_mask = 16'h0088;
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N14
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~19 (
	.dataa(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [12]),
	.datab(\nco_test1|nco_ii_0|ux001|dxxrv [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~17_cout ),
	.combout(),
	.cout(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~19_cout ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~19 .lut_mask = 16'h0017;
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N16
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~21 (
	.dataa(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [13]),
	.datab(\nco_test1|nco_ii_0|ux001|dxxrv [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~19_cout ),
	.combout(),
	.cout(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~21_cout ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~21 .lut_mask = 16'h008E;
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N18
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~23 (
	.dataa(\nco_test1|nco_ii_0|ux001|dxxrv [3]),
	.datab(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~21_cout ),
	.combout(),
	.cout(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~23_cout ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~23 .lut_mask = 16'h0017;
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N20
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~25 (
	.dataa(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [15]),
	.datab(\nco_test1|nco_ii_0|ux001|dxxrv [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~23_cout ),
	.combout(),
	.cout(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~25_cout ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~25 .lut_mask = 16'h008E;
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N22
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~26 (
	.dataa(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [16]),
	.datab(\nco_test1|nco_ii_0|ux001|dxxrv [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~25_cout ),
	.combout(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~26_combout ),
	.cout(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~27 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~26 .lut_mask = 16'h9617;
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N24
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux002|phi_dither_out_w[6]~28 (
	.dataa(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [17]),
	.datab(\nco_test1|nco_ii_0|ux001|dxxrv [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~27 ),
	.combout(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[6]~28_combout ),
	.cout(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[6]~29 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[6]~28 .lut_mask = 16'h698E;
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N26
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux002|phi_dither_out_w[7]~30 (
	.dataa(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [18]),
	.datab(\nco_test1|nco_ii_0|ux001|dxxrv [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[6]~29 ),
	.combout(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[7]~30_combout ),
	.cout(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[7]~31 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[7]~30 .lut_mask = 16'h9617;
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N28
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux002|phi_dither_out_w[8]~32 (
	.dataa(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [19]),
	.datab(\nco_test1|nco_ii_0|ux001|dxxrv [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[7]~31 ),
	.combout(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[8]~32_combout ),
	.cout(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[8]~33 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[8]~32 .lut_mask = 16'h698E;
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N30
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux002|phi_dither_out_w[9]~34 (
	.dataa(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [20]),
	.datab(\nco_test1|nco_ii_0|ux001|dxxrv [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[8]~33 ),
	.combout(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[9]~34_combout ),
	.cout(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[9]~35 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[9]~34 .lut_mask = 16'h9617;
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N0
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux002|phi_dither_out_w[10]~36 (
	.dataa(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [21]),
	.datab(\nco_test1|nco_ii_0|ux001|dxxrv [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[9]~35 ),
	.combout(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[10]~36_combout ),
	.cout(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[10]~37 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[10]~36 .lut_mask = 16'h698E;
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N2
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux002|phi_dither_out_w[11]~38 (
	.dataa(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [22]),
	.datab(\nco_test1|nco_ii_0|ux001|dxxrv [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[10]~37 ),
	.combout(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[11]~38_combout ),
	.cout(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[11]~39 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[11]~38 .lut_mask = 16'h9617;
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N4
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux002|phi_dither_out_w[12]~40 (
	.dataa(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [23]),
	.datab(\nco_test1|nco_ii_0|ux001|dxxrv [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[11]~39 ),
	.combout(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[12]~40_combout ),
	.cout(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[12]~41 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[12]~40 .lut_mask = 16'h698E;
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N6
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux002|phi_dither_out_w[13]~42 (
	.dataa(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [24]),
	.datab(\nco_test1|nco_ii_0|ux001|dxxrv [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[12]~41 ),
	.combout(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[13]~42_combout ),
	.cout(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[13]~43 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[13]~42 .lut_mask = 16'h9617;
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N8
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux002|phi_dither_out_w[14]~44 (
	.dataa(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [25]),
	.datab(\nco_test1|nco_ii_0|ux001|dxxrv [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[13]~43 ),
	.combout(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[14]~44_combout ),
	.cout(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[14]~45 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[14]~44 .lut_mask = 16'h698E;
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N10
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux002|phi_dither_out_w[15]~46 (
	.dataa(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [26]),
	.datab(\nco_test1|nco_ii_0|ux001|dxxrv [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[14]~45 ),
	.combout(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[15]~46_combout ),
	.cout(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[15]~47 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[15]~46 .lut_mask = 16'h9617;
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N12
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux002|phi_dither_out_w[16]~48 (
	.dataa(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [27]),
	.datab(\nco_test1|nco_ii_0|ux001|dxxrv [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[15]~47 ),
	.combout(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[16]~48_combout ),
	.cout(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[16]~49 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[16]~48 .lut_mask = 16'h698E;
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[16]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N14
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux002|phi_dither_out_w[17]~50 (
	.dataa(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [28]),
	.datab(\nco_test1|nco_ii_0|ux001|dxxrv [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[16]~49 ),
	.combout(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[17]~50_combout ),
	.cout(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[17]~51 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[17]~50 .lut_mask = 16'h9617;
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[17]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N16
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux002|phi_dither_out_w[18]~52 (
	.dataa(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [29]),
	.datab(\nco_test1|nco_ii_0|ux001|dxxrv [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[17]~51 ),
	.combout(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[18]~52_combout ),
	.cout(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[18]~53 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[18]~52 .lut_mask = 16'h698E;
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[18]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N18
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux002|phi_dither_out_w[19]~54 (
	.dataa(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [30]),
	.datab(\nco_test1|nco_ii_0|ux001|dxxrv [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[18]~53 ),
	.combout(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[19]~54_combout ),
	.cout(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[19]~55 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[19]~54 .lut_mask = 16'h9617;
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[19]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y10_N19
dffeas \nco_test1|nco_ii_0|ux002|phi_dither_out_w[19] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[19]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux002|phi_dither_out_w [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[19] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N0
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux002|dxxpdo~15 (
	.dataa(\nco_test1|nco_ii_0|ux002|phi_dither_out_w [19]),
	.datab(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(gnd),
	.datad(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux002|dxxpdo~15_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|dxxpdo~15 .lut_mask = 16'h8800;
defparam \nco_test1|nco_ii_0|ux002|dxxpdo~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N1
dffeas \nco_test1|nco_ii_0|ux002|dxxpdo[19] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux002|dxxpdo~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux002|dxxpdo [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|dxxpdo[19] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux002|dxxpdo[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N17
dffeas \nco_test1|nco_ii_0|ux002|phi_dither_out_w[18] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[18]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux002|phi_dither_out_w [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[18] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N20
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux002|dxxpdo~1 (
	.dataa(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(gnd),
	.datad(\nco_test1|nco_ii_0|ux002|phi_dither_out_w [18]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux002|dxxpdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|dxxpdo~1 .lut_mask = 16'h8800;
defparam \nco_test1|nco_ii_0|ux002|dxxpdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N21
dffeas \nco_test1|nco_ii_0|ux002|dxxpdo[18] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux002|dxxpdo~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux002|dxxpdo [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|dxxpdo[18] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux002|dxxpdo[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N15
dffeas \nco_test1|nco_ii_0|ux002|phi_dither_out_w[17] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[17]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux002|phi_dither_out_w [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[17] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N22
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux002|dxxpdo~2 (
	.dataa(gnd),
	.datab(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\nco_test1|nco_ii_0|ux002|phi_dither_out_w [17]),
	.datad(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux002|dxxpdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|dxxpdo~2 .lut_mask = 16'hC000;
defparam \nco_test1|nco_ii_0|ux002|dxxpdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N23
dffeas \nco_test1|nco_ii_0|ux002|dxxpdo[17] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux002|dxxpdo~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux002|dxxpdo [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|dxxpdo[17] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux002|dxxpdo[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N13
dffeas \nco_test1|nco_ii_0|ux002|phi_dither_out_w[16] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[16]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux002|phi_dither_out_w [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[16] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N24
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux002|dxxpdo~3 (
	.dataa(\nco_test1|nco_ii_0|ux002|phi_dither_out_w [16]),
	.datab(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(gnd),
	.datad(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux002|dxxpdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|dxxpdo~3 .lut_mask = 16'h8800;
defparam \nco_test1|nco_ii_0|ux002|dxxpdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N25
dffeas \nco_test1|nco_ii_0|ux002|dxxpdo[16] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux002|dxxpdo~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux002|dxxpdo [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|dxxpdo[16] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux002|dxxpdo[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N11
dffeas \nco_test1|nco_ii_0|ux002|phi_dither_out_w[15] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[15]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux002|phi_dither_out_w [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[15] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N22
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux002|dxxpdo~4 (
	.dataa(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(gnd),
	.datad(\nco_test1|nco_ii_0|ux002|phi_dither_out_w [15]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux002|dxxpdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|dxxpdo~4 .lut_mask = 16'h8800;
defparam \nco_test1|nco_ii_0|ux002|dxxpdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N23
dffeas \nco_test1|nco_ii_0|ux002|dxxpdo[15] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux002|dxxpdo~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux002|dxxpdo [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|dxxpdo[15] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux002|dxxpdo[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N9
dffeas \nco_test1|nco_ii_0|ux002|phi_dither_out_w[14] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux002|phi_dither_out_w [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[14] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N24
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux002|dxxpdo~5 (
	.dataa(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(gnd),
	.datad(\nco_test1|nco_ii_0|ux002|phi_dither_out_w [14]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux002|dxxpdo~5_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|dxxpdo~5 .lut_mask = 16'h8800;
defparam \nco_test1|nco_ii_0|ux002|dxxpdo~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N25
dffeas \nco_test1|nco_ii_0|ux002|dxxpdo[14] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux002|dxxpdo~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux002|dxxpdo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|dxxpdo[14] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux002|dxxpdo[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N7
dffeas \nco_test1|nco_ii_0|ux002|phi_dither_out_w[13] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux002|phi_dither_out_w [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[13] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N2
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux002|dxxpdo~6 (
	.dataa(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\nco_test1|nco_ii_0|ux002|phi_dither_out_w [13]),
	.datac(gnd),
	.datad(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux002|dxxpdo~6_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|dxxpdo~6 .lut_mask = 16'h8800;
defparam \nco_test1|nco_ii_0|ux002|dxxpdo~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N3
dffeas \nco_test1|nco_ii_0|ux002|dxxpdo[13] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux002|dxxpdo~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux002|dxxpdo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|dxxpdo[13] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux002|dxxpdo[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N5
dffeas \nco_test1|nco_ii_0|ux002|phi_dither_out_w[12] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux002|phi_dither_out_w [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[12] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N28
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux002|dxxpdo~7 (
	.dataa(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(gnd),
	.datad(\nco_test1|nco_ii_0|ux002|phi_dither_out_w [12]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux002|dxxpdo~7_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|dxxpdo~7 .lut_mask = 16'h8800;
defparam \nco_test1|nco_ii_0|ux002|dxxpdo~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N29
dffeas \nco_test1|nco_ii_0|ux002|dxxpdo[12] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux002|dxxpdo~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux002|dxxpdo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|dxxpdo[12] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux002|dxxpdo[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N3
dffeas \nco_test1|nco_ii_0|ux002|phi_dither_out_w[11] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux002|phi_dither_out_w [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[11] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N6
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux002|dxxpdo~8 (
	.dataa(\nco_test1|nco_ii_0|ux002|phi_dither_out_w [11]),
	.datab(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(gnd),
	.datad(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux002|dxxpdo~8_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|dxxpdo~8 .lut_mask = 16'h8800;
defparam \nco_test1|nco_ii_0|ux002|dxxpdo~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N7
dffeas \nco_test1|nco_ii_0|ux002|dxxpdo[11] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux002|dxxpdo~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux002|dxxpdo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|dxxpdo[11] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux002|dxxpdo[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N1
dffeas \nco_test1|nco_ii_0|ux002|phi_dither_out_w[10] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux002|phi_dither_out_w [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[10] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N26
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux002|dxxpdo~9 (
	.dataa(gnd),
	.datab(\nco_test1|nco_ii_0|ux002|phi_dither_out_w [10]),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux002|dxxpdo~9_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|dxxpdo~9 .lut_mask = 16'hC000;
defparam \nco_test1|nco_ii_0|ux002|dxxpdo~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N27
dffeas \nco_test1|nco_ii_0|ux002|dxxpdo[10] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux002|dxxpdo~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux002|dxxpdo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|dxxpdo[10] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux002|dxxpdo[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y11_N31
dffeas \nco_test1|nco_ii_0|ux002|phi_dither_out_w[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux002|phi_dither_out_w [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[9] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N16
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux002|dxxpdo~10 (
	.dataa(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(gnd),
	.datad(\nco_test1|nco_ii_0|ux002|phi_dither_out_w [9]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux002|dxxpdo~10_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|dxxpdo~10 .lut_mask = 16'h8800;
defparam \nco_test1|nco_ii_0|ux002|dxxpdo~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N17
dffeas \nco_test1|nco_ii_0|ux002|dxxpdo[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux002|dxxpdo~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux002|dxxpdo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|dxxpdo[9] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux002|dxxpdo[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y11_N29
dffeas \nco_test1|nco_ii_0|ux002|phi_dither_out_w[8] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux002|phi_dither_out_w [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[8] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N10
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux002|dxxpdo~11 (
	.dataa(gnd),
	.datab(\nco_test1|nco_ii_0|ux002|phi_dither_out_w [8]),
	.datac(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux002|dxxpdo~11_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|dxxpdo~11 .lut_mask = 16'hC000;
defparam \nco_test1|nco_ii_0|ux002|dxxpdo~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N11
dffeas \nco_test1|nco_ii_0|ux002|dxxpdo[8] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux002|dxxpdo~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux002|dxxpdo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|dxxpdo[8] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux002|dxxpdo[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y11_N27
dffeas \nco_test1|nco_ii_0|ux002|phi_dither_out_w[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux002|phi_dither_out_w [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[7] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N10
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux002|dxxpdo~12 (
	.dataa(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(gnd),
	.datad(\nco_test1|nco_ii_0|ux002|phi_dither_out_w [7]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux002|dxxpdo~12_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|dxxpdo~12 .lut_mask = 16'h8800;
defparam \nco_test1|nco_ii_0|ux002|dxxpdo~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N11
dffeas \nco_test1|nco_ii_0|ux002|dxxpdo[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux002|dxxpdo~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux002|dxxpdo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|dxxpdo[7] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux002|dxxpdo[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y11_N25
dffeas \nco_test1|nco_ii_0|ux002|phi_dither_out_w[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux002|phi_dither_out_w [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[6] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N12
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux002|dxxpdo~13 (
	.dataa(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(gnd),
	.datad(\nco_test1|nco_ii_0|ux002|phi_dither_out_w [6]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux002|dxxpdo~13_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|dxxpdo~13 .lut_mask = 16'h8800;
defparam \nco_test1|nco_ii_0|ux002|dxxpdo~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N13
dffeas \nco_test1|nco_ii_0|ux002|dxxpdo[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux002|dxxpdo~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux002|dxxpdo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|dxxpdo[6] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux002|dxxpdo[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y11_N23
dffeas \nco_test1|nco_ii_0|ux002|phi_dither_out_w[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux002|phi_dither_out_w [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[5] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N26
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux002|dxxpdo~0 (
	.dataa(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\nco_test1|nco_ii_0|ux002|phi_dither_out_w [5]),
	.datac(gnd),
	.datad(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux002|dxxpdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|dxxpdo~0 .lut_mask = 16'h8800;
defparam \nco_test1|nco_ii_0|ux002|dxxpdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N27
dffeas \nco_test1|nco_ii_0|ux002|dxxpdo[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux002|dxxpdo~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux002|dxxpdo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|dxxpdo[5] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux002|dxxpdo[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N0
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[0]~16 (
	.dataa(\nco_test1|nco_ii_0|ux002|dxxpdo [5]),
	.datab(\nco_test1|nco_ii_0|ux004|phi_mod_int_reg[3][0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[0]~16_combout ),
	.cout(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[0]~17 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[0]~16 .lut_mask = 16'h6688;
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N2
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[1]~18 (
	.dataa(\nco_test1|nco_ii_0|ux002|dxxpdo [6]),
	.datab(\nco_test1|nco_ii_0|ux004|phi_mod_int_reg[3][0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[0]~17 ),
	.combout(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[1]~18_combout ),
	.cout(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[1]~19 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[1]~18 .lut_mask = 16'h9617;
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N4
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[2]~20 (
	.dataa(\nco_test1|nco_ii_0|ux002|dxxpdo [7]),
	.datab(\nco_test1|nco_ii_0|ux004|phi_mod_int_reg[3][0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[1]~19 ),
	.combout(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[2]~20_combout ),
	.cout(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[2]~21 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[2]~20 .lut_mask = 16'h698E;
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N6
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[3]~22 (
	.dataa(\nco_test1|nco_ii_0|ux002|dxxpdo [8]),
	.datab(\nco_test1|nco_ii_0|ux004|phi_mod_int_reg[3][0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[2]~21 ),
	.combout(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[3]~22_combout ),
	.cout(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[3]~23 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[3]~22 .lut_mask = 16'h9617;
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N8
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[4]~24 (
	.dataa(\nco_test1|nco_ii_0|ux002|dxxpdo [9]),
	.datab(\nco_test1|nco_ii_0|ux004|phi_mod_int_reg[3][0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[3]~23 ),
	.combout(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[4]~24_combout ),
	.cout(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[4]~25 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[4]~24 .lut_mask = 16'h698E;
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N10
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[5]~26 (
	.dataa(\nco_test1|nco_ii_0|ux002|dxxpdo [10]),
	.datab(\nco_test1|nco_ii_0|ux004|phi_mod_int_reg[3][0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[4]~25 ),
	.combout(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[5]~26_combout ),
	.cout(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[5]~27 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[5]~26 .lut_mask = 16'h9617;
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N12
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[6]~28 (
	.dataa(\nco_test1|nco_ii_0|ux002|dxxpdo [11]),
	.datab(\nco_test1|nco_ii_0|ux004|phi_mod_int_reg[3][0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[5]~27 ),
	.combout(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[6]~28_combout ),
	.cout(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[6]~29 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[6]~28 .lut_mask = 16'h698E;
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N14
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[7]~30 (
	.dataa(\nco_test1|nco_ii_0|ux002|dxxpdo [12]),
	.datab(\nco_test1|nco_ii_0|ux004|phi_mod_int_reg[3][0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[6]~29 ),
	.combout(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[7]~30_combout ),
	.cout(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[7]~31 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[7]~30 .lut_mask = 16'h9617;
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N16
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[8]~32 (
	.dataa(\nco_test1|nco_ii_0|ux004|phi_mod_int_reg[3][0]~q ),
	.datab(\nco_test1|nco_ii_0|ux002|dxxpdo [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[7]~31 ),
	.combout(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[8]~32_combout ),
	.cout(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[8]~33 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[8]~32 .lut_mask = 16'h698E;
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N18
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[9]~34 (
	.dataa(\nco_test1|nco_ii_0|ux004|phi_mod_int_reg[3][0]~q ),
	.datab(\nco_test1|nco_ii_0|ux002|dxxpdo [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[8]~33 ),
	.combout(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[9]~34_combout ),
	.cout(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[9]~35 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[9]~34 .lut_mask = 16'h9617;
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N20
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[10]~36 (
	.dataa(\nco_test1|nco_ii_0|ux004|phi_mod_int_reg[3][0]~q ),
	.datab(\nco_test1|nco_ii_0|ux002|dxxpdo [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[9]~35 ),
	.combout(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[10]~36_combout ),
	.cout(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[10]~37 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[10]~36 .lut_mask = 16'h698E;
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N22
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[11]~38 (
	.dataa(\nco_test1|nco_ii_0|ux004|phi_mod_int_reg[3][0]~q ),
	.datab(\nco_test1|nco_ii_0|ux002|dxxpdo [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[10]~37 ),
	.combout(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[11]~38_combout ),
	.cout(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[11]~39 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[11]~38 .lut_mask = 16'h9617;
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N24
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[12]~40 (
	.dataa(\nco_test1|nco_ii_0|ux004|phi_mod_int_reg[3][0]~q ),
	.datab(\nco_test1|nco_ii_0|ux002|dxxpdo [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[11]~39 ),
	.combout(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[12]~40_combout ),
	.cout(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[12]~41 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[12]~40 .lut_mask = 16'h698E;
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N26
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[13]~42 (
	.dataa(\nco_test1|nco_ii_0|ux004|phi_mod_int_reg[3][0]~q ),
	.datab(\nco_test1|nco_ii_0|ux002|dxxpdo [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[12]~41 ),
	.combout(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[13]~42_combout ),
	.cout(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[13]~43 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[13]~42 .lut_mask = 16'h9617;
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N28
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[14]~44 (
	.dataa(\nco_test1|nco_ii_0|ux004|phi_mod_int_reg[3][0]~q ),
	.datab(\nco_test1|nco_ii_0|ux002|dxxpdo [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[13]~43 ),
	.combout(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[14]~44_combout ),
	.cout(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[14]~45 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[14]~44 .lut_mask = 16'h698E;
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y13_N29
dffeas \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[14] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[14]~44_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[14] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N12
cycloneive_lcell_comb \nco_test1|nco_ii_0|tdl|segment_arr~10 (
	.dataa(gnd),
	.datab(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [14]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|tdl|segment_arr~10_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|tdl|segment_arr~10 .lut_mask = 16'hC000;
defparam \nco_test1|nco_ii_0|tdl|segment_arr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N13
dffeas \nco_test1|nco_ii_0|tdl|segment_arr[0][1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|tdl|segment_arr~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|tdl|segment_arr[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|tdl|segment_arr[0][1] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|tdl|segment_arr[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N22
cycloneive_lcell_comb \nco_test1|nco_ii_0|tdl|segment_arr~7 (
	.dataa(gnd),
	.datab(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\nco_test1|nco_ii_0|tdl|segment_arr[0][1]~q ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|tdl|segment_arr~7_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|tdl|segment_arr~7 .lut_mask = 16'hC000;
defparam \nco_test1|nco_ii_0|tdl|segment_arr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N23
dffeas \nco_test1|nco_ii_0|tdl|segment_arr[1][1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|tdl|segment_arr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|tdl|segment_arr[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|tdl|segment_arr[1][1] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|tdl|segment_arr[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
cycloneive_lcell_comb \nco_test1|nco_ii_0|tdl|segment_arr~4 (
	.dataa(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\nco_test1|nco_ii_0|tdl|segment_arr[1][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|tdl|segment_arr~4_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|tdl|segment_arr~4 .lut_mask = 16'h8080;
defparam \nco_test1|nco_ii_0|tdl|segment_arr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N25
dffeas \nco_test1|nco_ii_0|tdl|segment_arr[2][1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|tdl|segment_arr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|tdl|segment_arr[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|tdl|segment_arr[2][1] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|tdl|segment_arr[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
cycloneive_lcell_comb \nco_test1|nco_ii_0|tdl|segment_arr~1 (
	.dataa(gnd),
	.datab(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\nco_test1|nco_ii_0|tdl|segment_arr[2][1]~q ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|tdl|segment_arr~1_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|tdl|segment_arr~1 .lut_mask = 16'hC000;
defparam \nco_test1|nco_ii_0|tdl|segment_arr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N11
dffeas \nco_test1|nco_ii_0|tdl|segment_arr[3][1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|tdl|segment_arr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|tdl|segment_arr[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|tdl|segment_arr[3][1] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|tdl|segment_arr[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N26
cycloneive_lcell_comb \nco_test1|nco_ii_0|tdl|seg_rot~1 (
	.dataa(gnd),
	.datab(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\nco_test1|nco_ii_0|tdl|segment_arr[3][1]~q ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|tdl|seg_rot~1_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|tdl|seg_rot~1 .lut_mask = 16'hC000;
defparam \nco_test1|nco_ii_0|tdl|seg_rot~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N27
dffeas \nco_test1|nco_ii_0|tdl|seg_rot[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|tdl|seg_rot~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|tdl|seg_rot [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|tdl|seg_rot[1] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|tdl|seg_rot[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N27
dffeas \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[13] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[13]~42_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[13] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
cycloneive_lcell_comb \nco_test1|nco_ii_0|tdl|segment_arr~11 (
	.dataa(gnd),
	.datab(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [13]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|tdl|segment_arr~11_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|tdl|segment_arr~11 .lut_mask = 16'hC000;
defparam \nco_test1|nco_ii_0|tdl|segment_arr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N31
dffeas \nco_test1|nco_ii_0|tdl|segment_arr[0][0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|tdl|segment_arr~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|tdl|segment_arr[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|tdl|segment_arr[0][0] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|tdl|segment_arr[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N8
cycloneive_lcell_comb \nco_test1|nco_ii_0|tdl|segment_arr~8 (
	.dataa(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\nco_test1|nco_ii_0|tdl|segment_arr[0][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|tdl|segment_arr~8_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|tdl|segment_arr~8 .lut_mask = 16'h8080;
defparam \nco_test1|nco_ii_0|tdl|segment_arr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N9
dffeas \nco_test1|nco_ii_0|tdl|segment_arr[1][0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|tdl|segment_arr~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|tdl|segment_arr[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|tdl|segment_arr[1][0] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|tdl|segment_arr[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N2
cycloneive_lcell_comb \nco_test1|nco_ii_0|tdl|segment_arr~5 (
	.dataa(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\nco_test1|nco_ii_0|tdl|segment_arr[1][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|tdl|segment_arr~5_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|tdl|segment_arr~5 .lut_mask = 16'h8080;
defparam \nco_test1|nco_ii_0|tdl|segment_arr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N3
dffeas \nco_test1|nco_ii_0|tdl|segment_arr[2][0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|tdl|segment_arr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|tdl|segment_arr[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|tdl|segment_arr[2][0] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|tdl|segment_arr[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N4
cycloneive_lcell_comb \nco_test1|nco_ii_0|tdl|segment_arr~2 (
	.dataa(gnd),
	.datab(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\nco_test1|nco_ii_0|tdl|segment_arr[2][0]~q ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|tdl|segment_arr~2_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|tdl|segment_arr~2 .lut_mask = 16'hC000;
defparam \nco_test1|nco_ii_0|tdl|segment_arr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N5
dffeas \nco_test1|nco_ii_0|tdl|segment_arr[3][0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|tdl|segment_arr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|tdl|segment_arr[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|tdl|segment_arr[3][0] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|tdl|segment_arr[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
cycloneive_lcell_comb \nco_test1|nco_ii_0|tdl|seg_rot~2 (
	.dataa(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\nco_test1|nco_ii_0|tdl|segment_arr[3][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|tdl|seg_rot~2_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|tdl|seg_rot~2 .lut_mask = 16'h8080;
defparam \nco_test1|nco_ii_0|tdl|seg_rot~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N21
dffeas \nco_test1|nco_ii_0|tdl|seg_rot[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|tdl|seg_rot~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|tdl|seg_rot [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|tdl|seg_rot[0] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|tdl|seg_rot[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N14
cycloneive_lcell_comb \nco_test1|nco_ii_0|rot|sin_o[10]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\nco_test1|nco_ii_0|tdl|seg_rot [1]),
	.datad(\nco_test1|nco_ii_0|tdl|seg_rot [0]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|rot|sin_o[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|rot|sin_o[10]~0 .lut_mask = 16'h0FF0;
defparam \nco_test1|nco_ii_0|rot|sin_o[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N1
dffeas \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[0]~16_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[0] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N24
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux007|rom_add~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [0]),
	.datad(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [13]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux007|rom_add~0_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux007|rom_add~0 .lut_mask = 16'h0FF0;
defparam \nco_test1|nco_ii_0|ux007|rom_add~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N25
dffeas \nco_test1|nco_ii_0|ux007|rom_add[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux007|rom_add~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux007|rom_add [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux007|rom_add[0] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux007|rom_add[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N3
dffeas \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[1]~18_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[1] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N0
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux007|rom_add~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [13]),
	.datad(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [1]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux007|rom_add~1_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux007|rom_add~1 .lut_mask = 16'h0FF0;
defparam \nco_test1|nco_ii_0|ux007|rom_add~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N1
dffeas \nco_test1|nco_ii_0|ux007|rom_add[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux007|rom_add~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux007|rom_add [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux007|rom_add[1] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux007|rom_add[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N5
dffeas \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[2]~20_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[2] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux007|rom_add~2 (
	.dataa(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [13]),
	.datab(gnd),
	.datac(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux007|rom_add~2_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux007|rom_add~2 .lut_mask = 16'h5A5A;
defparam \nco_test1|nco_ii_0|ux007|rom_add~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N19
dffeas \nco_test1|nco_ii_0|ux007|rom_add[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux007|rom_add~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux007|rom_add [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux007|rom_add[2] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux007|rom_add[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N7
dffeas \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[3]~22_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[3] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux007|rom_add~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [13]),
	.datad(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [3]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux007|rom_add~3_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux007|rom_add~3 .lut_mask = 16'h0FF0;
defparam \nco_test1|nco_ii_0|ux007|rom_add~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N25
dffeas \nco_test1|nco_ii_0|ux007|rom_add[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux007|rom_add~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux007|rom_add [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux007|rom_add[3] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux007|rom_add[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N9
dffeas \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[4]~24_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[4] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N28
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux007|rom_add~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [13]),
	.datad(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [4]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux007|rom_add~4_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux007|rom_add~4 .lut_mask = 16'h0FF0;
defparam \nco_test1|nco_ii_0|ux007|rom_add~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N29
dffeas \nco_test1|nco_ii_0|ux007|rom_add[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux007|rom_add~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux007|rom_add [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux007|rom_add[4] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux007|rom_add[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N11
dffeas \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[5]~26_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[5] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N2
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux007|rom_add~5 (
	.dataa(gnd),
	.datab(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [13]),
	.datac(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux007|rom_add~5_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux007|rom_add~5 .lut_mask = 16'h3C3C;
defparam \nco_test1|nco_ii_0|ux007|rom_add~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N3
dffeas \nco_test1|nco_ii_0|ux007|rom_add[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux007|rom_add~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux007|rom_add [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux007|rom_add[5] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux007|rom_add[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N13
dffeas \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[6]~28_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[6] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N22
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux007|rom_add~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [13]),
	.datad(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [6]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux007|rom_add~6_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux007|rom_add~6 .lut_mask = 16'h0FF0;
defparam \nco_test1|nco_ii_0|ux007|rom_add~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N23
dffeas \nco_test1|nco_ii_0|ux007|rom_add[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux007|rom_add~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux007|rom_add [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux007|rom_add[6] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux007|rom_add[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N15
dffeas \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[7]~30_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[7] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N12
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux007|rom_add~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [7]),
	.datad(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [13]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux007|rom_add~7_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux007|rom_add~7 .lut_mask = 16'h0FF0;
defparam \nco_test1|nco_ii_0|ux007|rom_add~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N13
dffeas \nco_test1|nco_ii_0|ux007|rom_add[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux007|rom_add~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux007|rom_add [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux007|rom_add[7] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux007|rom_add[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N17
dffeas \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[8] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[8]~32_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[8] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N30
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux007|rom_add~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [8]),
	.datad(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [13]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux007|rom_add~8_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux007|rom_add~8 .lut_mask = 16'h0FF0;
defparam \nco_test1|nco_ii_0|ux007|rom_add~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N31
dffeas \nco_test1|nco_ii_0|ux007|rom_add[8] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux007|rom_add~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux007|rom_add [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux007|rom_add[8] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux007|rom_add[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N19
dffeas \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[9]~34_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[9] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux007|rom_add~9 (
	.dataa(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [13]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux007|rom_add~9_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux007|rom_add~9 .lut_mask = 16'h55AA;
defparam \nco_test1|nco_ii_0|ux007|rom_add~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N17
dffeas \nco_test1|nco_ii_0|ux007|rom_add[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux007|rom_add~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux007|rom_add [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux007|rom_add[9] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux007|rom_add[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N21
dffeas \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[10] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[10]~36_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[10] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux007|rom_add~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [13]),
	.datad(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [10]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux007|rom_add~10_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux007|rom_add~10 .lut_mask = 16'h0FF0;
defparam \nco_test1|nco_ii_0|ux007|rom_add~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N17
dffeas \nco_test1|nco_ii_0|ux007|rom_add[10] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux007|rom_add~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux007|rom_add [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux007|rom_add[10] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux007|rom_add[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N23
dffeas \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[11] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[11]~38_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[11] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N18
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux007|rom_add~11 (
	.dataa(gnd),
	.datab(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [13]),
	.datac(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux007|rom_add~11_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux007|rom_add~11 .lut_mask = 16'h3C3C;
defparam \nco_test1|nco_ii_0|ux007|rom_add~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N19
dffeas \nco_test1|nco_ii_0|ux007|rom_add[11] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux007|rom_add~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux007|rom_add [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux007|rom_add[11] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux007|rom_add[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N25
dffeas \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[12] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[12]~40_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[12] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N26
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux007|rom_add~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [13]),
	.datad(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [12]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux007|rom_add~12_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux007|rom_add~12 .lut_mask = 16'h0FF0;
defparam \nco_test1|nco_ii_0|ux007|rom_add~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N27
dffeas \nco_test1|nco_ii_0|ux007|rom_add[12] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux007|rom_add~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux007|rom_add [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux007|rom_add[12] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux007|rom_add[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y9_N0
cycloneive_ram_block \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PLL1|altpll_component|auto_generated|locked~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\nco_test1|nco_ii_0|ux007|rom_add [12],\nco_test1|nco_ii_0|ux007|rom_add [11],\nco_test1|nco_ii_0|ux007|rom_add [10],\nco_test1|nco_ii_0|ux007|rom_add [9],\nco_test1|nco_ii_0|ux007|rom_add [8],\nco_test1|nco_ii_0|ux007|rom_add [7],\nco_test1|nco_ii_0|ux007|rom_add [6],
\nco_test1|nco_ii_0|ux007|rom_add [5],\nco_test1|nco_ii_0|ux007|rom_add [4],\nco_test1|nco_ii_0|ux007|rom_add [3],\nco_test1|nco_ii_0|ux007|rom_add [2],\nco_test1|nco_ii_0|ux007|rom_add [1],\nco_test1|nco_ii_0|ux007|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .clk0_input_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .clk0_output_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .init_file = "nco_test_nco_ii_0_cos.hex";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .logical_ram_name = "nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ALTSYNCRAM";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 11;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a9 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N2
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|cos_reg~1 (
	.dataa(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [9]),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(gnd),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|cos_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_reg~1 .lut_mask = 16'h8080;
defparam \nco_test1|nco_ii_0|sid2c|cos_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N3
dffeas \nco_test1|nco_ii_0|sid2c|cos_reg[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|cos_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|cos_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_reg[9] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|cos_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N0
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|cos_rom_d~1 (
	.dataa(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\nco_test1|nco_ii_0|sid2c|cos_reg [9]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|cos_rom_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d~1 .lut_mask = 16'hA000;
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N1
dffeas \nco_test1|nco_ii_0|sid2c|cos_rom_d[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|cos_rom_d~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|cos_rom_d [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d[9] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y11_N0
cycloneive_ram_block \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PLL1|altpll_component|auto_generated|locked~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\nco_test1|nco_ii_0|ux007|rom_add [12],\nco_test1|nco_ii_0|ux007|rom_add [11],\nco_test1|nco_ii_0|ux007|rom_add [10],\nco_test1|nco_ii_0|ux007|rom_add [9],\nco_test1|nco_ii_0|ux007|rom_add [8],\nco_test1|nco_ii_0|ux007|rom_add [7],\nco_test1|nco_ii_0|ux007|rom_add [6],
\nco_test1|nco_ii_0|ux007|rom_add [5],\nco_test1|nco_ii_0|ux007|rom_add [4],\nco_test1|nco_ii_0|ux007|rom_add [3],\nco_test1|nco_ii_0|ux007|rom_add [2],\nco_test1|nco_ii_0|ux007|rom_add [1],\nco_test1|nco_ii_0|ux007|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .clk0_output_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .init_file = "nco_test_nco_ii_0_cos.hex";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .logical_ram_name = "nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ALTSYNCRAM";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 11;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a8 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|cos_reg~2 (
	.dataa(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(gnd),
	.datac(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|cos_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_reg~2 .lut_mask = 16'hA000;
defparam \nco_test1|nco_ii_0|sid2c|cos_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N1
dffeas \nco_test1|nco_ii_0|sid2c|cos_reg[8] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|cos_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|cos_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_reg[8] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|cos_reg[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y20_N0
cycloneive_ram_block \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PLL1|altpll_component|auto_generated|locked~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\nco_test1|nco_ii_0|ux007|rom_add [12],\nco_test1|nco_ii_0|ux007|rom_add [11],\nco_test1|nco_ii_0|ux007|rom_add [10],\nco_test1|nco_ii_0|ux007|rom_add [9],\nco_test1|nco_ii_0|ux007|rom_add [8],\nco_test1|nco_ii_0|ux007|rom_add [7],\nco_test1|nco_ii_0|ux007|rom_add [6],
\nco_test1|nco_ii_0|ux007|rom_add [5],\nco_test1|nco_ii_0|ux007|rom_add [4],\nco_test1|nco_ii_0|ux007|rom_add [3],\nco_test1|nco_ii_0|ux007|rom_add [2],\nco_test1|nco_ii_0|ux007|rom_add [1],\nco_test1|nco_ii_0|ux007|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .clk0_input_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .clk0_output_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .init_file = "nco_test_nco_ii_0_cos.hex";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .logical_ram_name = "nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ALTSYNCRAM";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 11;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a7 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|cos_reg~3 (
	.dataa(\nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|cos_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_reg~3 .lut_mask = 16'hA000;
defparam \nco_test1|nco_ii_0|sid2c|cos_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N29
dffeas \nco_test1|nco_ii_0|sid2c|cos_reg[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|cos_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|cos_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_reg[7] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|cos_reg[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y10_N0
cycloneive_ram_block \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PLL1|altpll_component|auto_generated|locked~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\nco_test1|nco_ii_0|ux007|rom_add [12],\nco_test1|nco_ii_0|ux007|rom_add [11],\nco_test1|nco_ii_0|ux007|rom_add [10],\nco_test1|nco_ii_0|ux007|rom_add [9],\nco_test1|nco_ii_0|ux007|rom_add [8],\nco_test1|nco_ii_0|ux007|rom_add [7],\nco_test1|nco_ii_0|ux007|rom_add [6],
\nco_test1|nco_ii_0|ux007|rom_add [5],\nco_test1|nco_ii_0|ux007|rom_add [4],\nco_test1|nco_ii_0|ux007|rom_add [3],\nco_test1|nco_ii_0|ux007|rom_add [2],\nco_test1|nco_ii_0|ux007|rom_add [1],\nco_test1|nco_ii_0|ux007|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .clk0_input_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .clk0_output_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .init_file = "nco_test_nco_ii_0_cos.hex";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .logical_ram_name = "nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ALTSYNCRAM";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 11;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a6 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|cos_reg~4 (
	.dataa(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [6]),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(gnd),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|cos_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_reg~4 .lut_mask = 16'h8080;
defparam \nco_test1|nco_ii_0|sid2c|cos_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N13
dffeas \nco_test1|nco_ii_0|sid2c|cos_reg[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|cos_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|cos_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_reg[6] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|cos_reg[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y16_N0
cycloneive_ram_block \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PLL1|altpll_component|auto_generated|locked~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\nco_test1|nco_ii_0|ux007|rom_add [12],\nco_test1|nco_ii_0|ux007|rom_add [11],\nco_test1|nco_ii_0|ux007|rom_add [10],\nco_test1|nco_ii_0|ux007|rom_add [9],\nco_test1|nco_ii_0|ux007|rom_add [8],\nco_test1|nco_ii_0|ux007|rom_add [7],\nco_test1|nco_ii_0|ux007|rom_add [6],
\nco_test1|nco_ii_0|ux007|rom_add [5],\nco_test1|nco_ii_0|ux007|rom_add [4],\nco_test1|nco_ii_0|ux007|rom_add [3],\nco_test1|nco_ii_0|ux007|rom_add [2],\nco_test1|nco_ii_0|ux007|rom_add [1],\nco_test1|nco_ii_0|ux007|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .clk0_input_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .clk0_output_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .init_file = "nco_test_nco_ii_0_cos.hex";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .logical_ram_name = "nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ALTSYNCRAM";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 11;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFF;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a5 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N12
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|cos_reg~5 (
	.dataa(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|cos_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_reg~5 .lut_mask = 16'hA000;
defparam \nco_test1|nco_ii_0|sid2c|cos_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N13
dffeas \nco_test1|nco_ii_0|sid2c|cos_reg[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|cos_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|cos_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_reg[5] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|cos_reg[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y14_N0
cycloneive_ram_block \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PLL1|altpll_component|auto_generated|locked~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\nco_test1|nco_ii_0|ux007|rom_add [12],\nco_test1|nco_ii_0|ux007|rom_add [11],\nco_test1|nco_ii_0|ux007|rom_add [10],\nco_test1|nco_ii_0|ux007|rom_add [9],\nco_test1|nco_ii_0|ux007|rom_add [8],\nco_test1|nco_ii_0|ux007|rom_add [7],\nco_test1|nco_ii_0|ux007|rom_add [6],
\nco_test1|nco_ii_0|ux007|rom_add [5],\nco_test1|nco_ii_0|ux007|rom_add [4],\nco_test1|nco_ii_0|ux007|rom_add [3],\nco_test1|nco_ii_0|ux007|rom_add [2],\nco_test1|nco_ii_0|ux007|rom_add [1],\nco_test1|nco_ii_0|ux007|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .clk0_input_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .clk0_output_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .init_file = "nco_test_nco_ii_0_cos.hex";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .logical_ram_name = "nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ALTSYNCRAM";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 11;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .mem_init3 = 2048'h000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .mem_init2 = 2048'h0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .mem_init1 = 2048'h000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|cos_reg~6 (
	.dataa(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(gnd),
	.datac(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|cos_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_reg~6 .lut_mask = 16'hA000;
defparam \nco_test1|nco_ii_0|sid2c|cos_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N3
dffeas \nco_test1|nco_ii_0|sid2c|cos_reg[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|cos_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|cos_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_reg[4] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|cos_reg[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y12_N0
cycloneive_ram_block \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PLL1|altpll_component|auto_generated|locked~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\nco_test1|nco_ii_0|ux007|rom_add [12],\nco_test1|nco_ii_0|ux007|rom_add [11],\nco_test1|nco_ii_0|ux007|rom_add [10],\nco_test1|nco_ii_0|ux007|rom_add [9],\nco_test1|nco_ii_0|ux007|rom_add [8],\nco_test1|nco_ii_0|ux007|rom_add [7],\nco_test1|nco_ii_0|ux007|rom_add [6],
\nco_test1|nco_ii_0|ux007|rom_add [5],\nco_test1|nco_ii_0|ux007|rom_add [4],\nco_test1|nco_ii_0|ux007|rom_add [3],\nco_test1|nco_ii_0|ux007|rom_add [2],\nco_test1|nco_ii_0|ux007|rom_add [1],\nco_test1|nco_ii_0|ux007|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .clk0_input_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .clk0_output_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .init_file = "nco_test_nco_ii_0_cos.hex";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .logical_ram_name = "nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ALTSYNCRAM";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 11;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .mem_init3 = 2048'hFFFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFF000000000000000FFFFFFFFFFFFFFF000000000000000FFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFE0000000000000007FFFFFFFFFFFFFFE0000000000000003FFFFFFFFFFFFFFF80000000000000007FFFFFFFFFFFFFFF80000000000000007FFFFFFFFFFFFFFFC0000000000000000FFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFF000000000000000;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .mem_init2 = 2048'h0007FFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFF80000000000000000003FFFFFFFFFFFFFFFFFFE00000000000000000007FFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFF0000000000000000000007FFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .mem_init1 = 2048'h000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000001F;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a3 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N6
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|cos_reg~7 (
	.dataa(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(gnd),
	.datac(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|cos_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_reg~7 .lut_mask = 16'hA000;
defparam \nco_test1|nco_ii_0|sid2c|cos_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N7
dffeas \nco_test1|nco_ii_0|sid2c|cos_reg[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|cos_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|cos_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_reg[3] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|cos_reg[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cycloneive_ram_block \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PLL1|altpll_component|auto_generated|locked~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\nco_test1|nco_ii_0|ux007|rom_add [12],\nco_test1|nco_ii_0|ux007|rom_add [11],\nco_test1|nco_ii_0|ux007|rom_add [10],\nco_test1|nco_ii_0|ux007|rom_add [9],\nco_test1|nco_ii_0|ux007|rom_add [8],\nco_test1|nco_ii_0|ux007|rom_add [7],\nco_test1|nco_ii_0|ux007|rom_add [6],
\nco_test1|nco_ii_0|ux007|rom_add [5],\nco_test1|nco_ii_0|ux007|rom_add [4],\nco_test1|nco_ii_0|ux007|rom_add [3],\nco_test1|nco_ii_0|ux007|rom_add [2],\nco_test1|nco_ii_0|ux007|rom_add [1],\nco_test1|nco_ii_0|ux007|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .clk0_input_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .clk0_output_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .init_file = "nco_test_nco_ii_0_cos.hex";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .logical_ram_name = "nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ALTSYNCRAM";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 11;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000007FFFFFFC0000001FFFFFFF00000007FFFFFFC0000000FFFFFFF80000001FFFFFFF00000003FFFFFFF00000003FFFFFFF00000003FFFFFFF00000003FFFFFFF80000001FFFFFFFC0000000FFFFFFFE00000003FFFFFFF80000000FFFFFFFE00000003FFFFFFFC00000007FFFFFFF800000007FFFFFFF800000007FFFFFFF800000007FFFFFFF800000003FFFFFFFC00000001FFFFFFFF000000007FFFFFFFC00000001FFFFFFFF800000003FFFFFFFF000000003FFFFFFFF000000003FFFFFFFF000000003FFFFFFFF800000000FFFFFFFFE000000003FFFFFFFF800000000FFFFFFFFF000000000FFFFFFFFF000000000FFFFFFFFF000000000FFFFFF;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .mem_init2 = 2048'hFFF8000000003FFFFFFFFE000000000FFFFFFFFFC000000001FFFFFFFFF8000000001FFFFFFFFFC000000000FFFFFFFFFE0000000003FFFFFFFFF80000000007FFFFFFFFF80000000007FFFFFFFFF80000000007FFFFFFFFFC0000000001FFFFFFFFFF80000000003FFFFFFFFFF00000000001FFFFFFFFFF80000000000FFFFFFFFFFE00000000001FFFFFFFFFFE00000000001FFFFFFFFFFF000000000007FFFFFFFFFFC00000000000FFFFFFFFFFFC000000000007FFFFFFFFFFF000000000000FFFFFFFFFFFF000000000000FFFFFFFFFFFF8000000000001FFFFFFFFFFFF8000000000000FFFFFFFFFFFFE0000000000003FFFFFFFFFFFFE000000000000;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .mem_init1 = 2048'h0FFFFFFFFFFFFF80000000000000FFFFFFFFFFFFFE00000000000001FFFFFFFFFFFFFE000000000000007FFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFC000000000000001FFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFE000000000000000003FFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFFE00000000000000000007FFFFFFFFFFFFFFFFFFFE000000000000000000001FFFFFFFFFFFFFFFFFFFFF80000000000000000000001FFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFE0;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|cos_reg~8 (
	.dataa(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(gnd),
	.datac(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|cos_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_reg~8 .lut_mask = 16'hA000;
defparam \nco_test1|nco_ii_0|sid2c|cos_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N29
dffeas \nco_test1|nco_ii_0|sid2c|cos_reg[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|cos_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|cos_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_reg[2] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|cos_reg[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y17_N0
cycloneive_ram_block \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PLL1|altpll_component|auto_generated|locked~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\nco_test1|nco_ii_0|ux007|rom_add [12],\nco_test1|nco_ii_0|ux007|rom_add [11],\nco_test1|nco_ii_0|ux007|rom_add [10],\nco_test1|nco_ii_0|ux007|rom_add [9],\nco_test1|nco_ii_0|ux007|rom_add [8],\nco_test1|nco_ii_0|ux007|rom_add [7],\nco_test1|nco_ii_0|ux007|rom_add [6],
\nco_test1|nco_ii_0|ux007|rom_add [5],\nco_test1|nco_ii_0|ux007|rom_add [4],\nco_test1|nco_ii_0|ux007|rom_add [3],\nco_test1|nco_ii_0|ux007|rom_add [2],\nco_test1|nco_ii_0|ux007|rom_add [1],\nco_test1|nco_ii_0|ux007|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .clk0_input_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .clk0_output_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .init_file = "nco_test_nco_ii_0_cos.hex";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .logical_ram_name = "nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ALTSYNCRAM";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 11;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .mem_init3 = 2048'h0003FFF8001FFFC000FFFE0007FFF0003FFF8000FFFC0007FFF0003FFF8000FFFE0007FFF0001FFFC0007FFF0001FFFC0007FFF0001FFFC0007FFF0001FFFC0007FFF8000FFFE0003FFFC0007FFF0000FFFE0003FFFC0007FFF8000FFFF0000FFFE0001FFFC0003FFFC0003FFF80007FFF80007FFF80007FFF80007FFF80007FFF80007FFF80007FFF80003FFFC0003FFFC0001FFFE0001FFFF0000FFFF80007FFFC0001FFFE0000FFFF80007FFFC0001FFFF00007FFFC0001FFFF00007FFFC0001FFFF00007FFFC0000FFFF80003FFFF00007FFFE0000FFFFC0001FFFF80001FFFF00003FFFF00003FFFF00003FFFF00003FFFF00003FFFF00003FFFF00001F;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .mem_init2 = 2048'hFFF80000FFFFC0000FFFFE00003FFFF00001FFFFC00007FFFE00003FFFF80000FFFFE00001FFFFC00007FFFF00000FFFFE00001FFFFC00003FFFF800007FFFF800007FFFF800007FFFF800007FFFF800007FFFF800003FFFFC00001FFFFE00000FFFFF800007FFFFC00001FFFFF000007FFFFE00000FFFFF800001FFFFF000003FFFFE000007FFFFE000007FFFFE000007FFFFE000003FFFFF000003FFFFF800000FFFFFC000007FFFFF000001FFFFFC000003FFFFF8000007FFFFF000000FFFFFF000000FFFFFF000000FFFFFF0000007FFFFF8000003FFFFFE000000FFFFFF8000003FFFFFF0000007FFFFFE000000FFFFFFC0000007FFFFFE0000007FFFFF;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .mem_init1 = 2048'hF0000003FFFFFF8000000FFFFFFF0000001FFFFFFE0000001FFFFFFE0000001FFFFFFE0000000FFFFFFF80000003FFFFFFE0000000FFFFFFFC0000000FFFFFFFC0000000FFFFFFFE00000003FFFFFFF80000000FFFFFFFF00000000FFFFFFFF800000007FFFFFFFC00000001FFFFFFFF800000001FFFFFFFF800000000FFFFFFFFE000000003FFFFFFFFC000000003FFFFFFFFE000000000FFFFFFFFFC000000000FFFFFFFFFE0000000003FFFFFFFFF80000000003FFFFFFFFFE0000000000FFFFFFFFFFE00000000007FFFFFFFFFF800000000003FFFFFFFFFFE000000000007FFFFFFFFFFF000000000000FFFFFFFFFFFF8000000000000FFFFFFFFFFFFE0;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a1 .mem_init0 = 2048'h000000000000FFFFFFFFFFFFFC00000000000003FFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFC00000000000000003FFFFFFFFFFFFFFFFFE0000000000000000001FFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N6
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|cos_reg~9 (
	.dataa(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|cos_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_reg~9 .lut_mask = 16'hA000;
defparam \nco_test1|nco_ii_0|sid2c|cos_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N7
dffeas \nco_test1|nco_ii_0|sid2c|cos_reg[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|cos_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|cos_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_reg[1] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|cos_reg[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y9_N0
cycloneive_ram_block \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PLL1|altpll_component|auto_generated|locked~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\nco_test1|nco_ii_0|ux007|rom_add [12],\nco_test1|nco_ii_0|ux007|rom_add [11],\nco_test1|nco_ii_0|ux007|rom_add [10],\nco_test1|nco_ii_0|ux007|rom_add [9],\nco_test1|nco_ii_0|ux007|rom_add [8],\nco_test1|nco_ii_0|ux007|rom_add [7],\nco_test1|nco_ii_0|ux007|rom_add [6],
\nco_test1|nco_ii_0|ux007|rom_add [5],\nco_test1|nco_ii_0|ux007|rom_add [4],\nco_test1|nco_ii_0|ux007|rom_add [3],\nco_test1|nco_ii_0|ux007|rom_add [2],\nco_test1|nco_ii_0|ux007|rom_add [1],\nco_test1|nco_ii_0|ux007|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .init_file = "nco_test_nco_ii_0_cos.hex";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .logical_ram_name = "nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ALTSYNCRAM";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 11;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .mem_init3 = 2048'h01FC03F80FE03FC07F01FE03F807F01FC03F80FF01FC03F80FF01FC03F80FF01FE03F807F00FE01FC07F80FF01FE03FC07F80FF01FE03FC07F80FF01FE01FC03F807F80FF01FE01FC03FC07F807F00FF01FE01FC03FC03F807F807F00FF00FF01FE01FE01FC03FC03FC03FC07F807F807F807F807F807F807F807F807F807F807F807F807F807F807F807FC03FC03FC03FC01FE01FE01FE00FF00FF007F807F803FC03FE01FE00FF00FF807F803FC01FE01FF00FF807FC03FE01FF00FF807FC03FE01FF007F803FC01FF00FF803FC01FF007F803FE01FF007FC01FE00FF803FE00FF007FC01FF007FC01FF007FC01FF007FC01FF007FC01FF007FC01FF003FE0;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .mem_init2 = 2048'h0FF803FF007FC01FF003FE00FFC01FF003FE00FFC01FF803FE007FC00FF801FF003FE007FE00FFC01FF801FF003FF007FE007FE00FFC00FFC01FF801FF801FF801FF801FF801FF801FF801FF801FF801FF801FF800FFC00FFC00FFE007FE003FF003FF801FF800FFC007FE003FF001FF800FFE007FF001FF800FFE007FF001FFC007FE003FF800FFE003FF800FFE003FF800FFE003FFC007FF001FFC003FF800FFF001FFC003FF8007FF000FFE001FFC003FFC007FF8007FF800FFF000FFF000FFF000FFF000FFF000FFF000FFF0007FF8007FF8003FFC003FFE001FFF000FFF8003FFC001FFF000FFF8003FFE000FFF0007FFC001FFF8003FFE000FFF8003FF;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .mem_init1 = 2048'hF0007FFC000FFF8001FFF0003FFF0007FFE0007FFE0007FFE0007FFE0007FFE0007FFE0007FFF0003FFF8001FFFC000FFFE0007FFF0001FFFC0007FFF0001FFFC0007FFF0000FFFE0003FFFC0007FFF80007FFF0000FFFF0000FFFF0000FFFF80007FFF80003FFFC0001FFFE0000FFFF80003FFFE0000FFFF80003FFFF00007FFFE0000FFFFC0000FFFFC0000FFFFC00007FFFE00003FFFF00001FFFFC00007FFFF00001FFFFE00003FFFFC00003FFFF800003FFFFC00003FFFFE00001FFFFF000007FFFFE00000FFFFF800001FFFFF800001FFFFFC00000FFFFFE000003FFFFF800000FFFFFF000000FFFFFF0000007FFFFF8000003FFFFFF0000007FFFFFE0;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a0 .mem_init0 = 2048'h000007FFFFFF0000001FFFFFFC0000003FFFFFFC0000003FFFFFFE00000007FFFFFFE00000007FFFFFFF00000001FFFFFFFE00000000FFFFFFFFC00000000FFFFFFFFC000000003FFFFFFFFE000000000FFFFFFFFFE0000000003FFFFFFFFFE00000000007FFFFFFFFFF800000000003FFFFFFFFFFF8000000000001FFFFFFFFFFFFC00000000000007FFFFFFFFFFFFFC000000000000000FFFFFFFFFFFFFFFFE000000000000000000FFFFFFFFFFFFFFFFFFFF800000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|cos_reg~10 (
	.dataa(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(gnd),
	.datac(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|cos_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_reg~10 .lut_mask = 16'hA000;
defparam \nco_test1|nco_ii_0|sid2c|cos_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N31
dffeas \nco_test1|nco_ii_0|sid2c|cos_reg[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|cos_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|cos_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_reg[0] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|cos_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|cos_rom_2c[0]~12 (
	.dataa(\nco_test1|nco_ii_0|sid2c|cos_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[0]~12_combout ),
	.cout(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[0]~13 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[0]~12 .lut_mask = 16'hAA55;
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|cos_rom_2c[1]~14 (
	.dataa(\nco_test1|nco_ii_0|sid2c|cos_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[0]~13 ),
	.combout(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[1]~14_combout ),
	.cout(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[1]~15 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[1]~14 .lut_mask = 16'hA5AF;
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|cos_rom_2c[2]~16 (
	.dataa(gnd),
	.datab(\nco_test1|nco_ii_0|sid2c|cos_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[1]~15 ),
	.combout(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[2]~16_combout ),
	.cout(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[2]~17 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[2]~16 .lut_mask = 16'h3C03;
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|cos_rom_2c[3]~18 (
	.dataa(gnd),
	.datab(\nco_test1|nco_ii_0|sid2c|cos_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[2]~17 ),
	.combout(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[3]~18_combout ),
	.cout(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[3]~19 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[3]~18 .lut_mask = 16'hC3CF;
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|cos_rom_2c[4]~20 (
	.dataa(gnd),
	.datab(\nco_test1|nco_ii_0|sid2c|cos_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[3]~19 ),
	.combout(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[4]~20_combout ),
	.cout(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[4]~21 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[4]~20 .lut_mask = 16'h3C03;
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|cos_rom_2c[5]~22 (
	.dataa(gnd),
	.datab(\nco_test1|nco_ii_0|sid2c|cos_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[4]~21 ),
	.combout(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[5]~22_combout ),
	.cout(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[5]~23 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[5]~22 .lut_mask = 16'hC3CF;
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|cos_rom_2c[6]~24 (
	.dataa(\nco_test1|nco_ii_0|sid2c|cos_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[5]~23 ),
	.combout(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[6]~24_combout ),
	.cout(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[6]~25 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[6]~24 .lut_mask = 16'h5A05;
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|cos_rom_2c[7]~26 (
	.dataa(\nco_test1|nco_ii_0|sid2c|cos_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[6]~25 ),
	.combout(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[7]~26_combout ),
	.cout(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[7]~27 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[7]~26 .lut_mask = 16'hA5AF;
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|cos_rom_2c[8]~28 (
	.dataa(gnd),
	.datab(\nco_test1|nco_ii_0|sid2c|cos_reg [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[7]~27 ),
	.combout(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[8]~28_combout ),
	.cout(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[8]~29 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[8]~28 .lut_mask = 16'h3C03;
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|cos_rom_2c[9]~30 (
	.dataa(\nco_test1|nco_ii_0|sid2c|cos_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[8]~29 ),
	.combout(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[9]~30_combout ),
	.cout(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[9]~31 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[9]~30 .lut_mask = 16'hA5AF;
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N23
dffeas \nco_test1|nco_ii_0|sid2c|cos_rom_2c[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[9]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|cos_rom_2c [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[9] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N26
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31]~82 (
	.dataa(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[30]~81 ),
	.combout(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31]~82_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31]~82 .lut_mask = 16'h5A5A;
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y10_N27
dffeas \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31]~82_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N20
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux002|phi_dither_out_w[20]~56 (
	.dataa(\nco_test1|nco_ii_0|ux000|acc|auto_generated|pipeline_dffe [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\nco_test1|nco_ii_0|ux001|dxxrv [3]),
	.cin(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[19]~55 ),
	.combout(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[20]~56_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[20]~56 .lut_mask = 16'h5AA5;
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[20]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y10_N21
dffeas \nco_test1|nco_ii_0|ux002|phi_dither_out_w[20] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux002|phi_dither_out_w[20]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux002|phi_dither_out_w [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[20] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux002|phi_dither_out_w[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N14
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux002|dxxpdo~14 (
	.dataa(\nco_test1|nco_ii_0|ux002|phi_dither_out_w [20]),
	.datab(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(gnd),
	.datad(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux002|dxxpdo~14_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|dxxpdo~14 .lut_mask = 16'h8800;
defparam \nco_test1|nco_ii_0|ux002|dxxpdo~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N15
dffeas \nco_test1|nco_ii_0|ux002|dxxpdo[20] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux002|dxxpdo~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux002|dxxpdo [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux002|dxxpdo[20] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux002|dxxpdo[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N30
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[15]~46 (
	.dataa(\nco_test1|nco_ii_0|ux002|dxxpdo [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(\nco_test1|nco_ii_0|ux004|phi_mod_int_reg[3][0]~q ),
	.cin(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[14]~45 ),
	.combout(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[15]~46 .lut_mask = 16'hA55A;
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y13_N31
dffeas \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[15] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[15]~46_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[15] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N18
cycloneive_lcell_comb \nco_test1|nco_ii_0|tdl|segment_arr~9 (
	.dataa(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(gnd),
	.datac(\nco_test1|nco_ii_0|ux004|acc|auto_generated|pipeline_dffe [15]),
	.datad(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|tdl|segment_arr~9_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|tdl|segment_arr~9 .lut_mask = 16'hA000;
defparam \nco_test1|nco_ii_0|tdl|segment_arr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N19
dffeas \nco_test1|nco_ii_0|tdl|segment_arr[0][2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|tdl|segment_arr~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|tdl|segment_arr[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|tdl|segment_arr[0][2] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|tdl|segment_arr[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N28
cycloneive_lcell_comb \nco_test1|nco_ii_0|tdl|segment_arr~6 (
	.dataa(gnd),
	.datab(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\nco_test1|nco_ii_0|tdl|segment_arr[0][2]~q ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|tdl|segment_arr~6_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|tdl|segment_arr~6 .lut_mask = 16'hC000;
defparam \nco_test1|nco_ii_0|tdl|segment_arr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N29
dffeas \nco_test1|nco_ii_0|tdl|segment_arr[1][2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|tdl|segment_arr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|tdl|segment_arr[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|tdl|segment_arr[1][2] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|tdl|segment_arr[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N6
cycloneive_lcell_comb \nco_test1|nco_ii_0|tdl|segment_arr~3 (
	.dataa(gnd),
	.datab(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\nco_test1|nco_ii_0|tdl|segment_arr[1][2]~q ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|tdl|segment_arr~3_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|tdl|segment_arr~3 .lut_mask = 16'hC000;
defparam \nco_test1|nco_ii_0|tdl|segment_arr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N7
dffeas \nco_test1|nco_ii_0|tdl|segment_arr[2][2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|tdl|segment_arr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|tdl|segment_arr[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|tdl|segment_arr[2][2] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|tdl|segment_arr[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
cycloneive_lcell_comb \nco_test1|nco_ii_0|tdl|segment_arr~0 (
	.dataa(gnd),
	.datab(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\nco_test1|nco_ii_0|tdl|segment_arr[2][2]~q ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|tdl|segment_arr~0_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|tdl|segment_arr~0 .lut_mask = 16'hC000;
defparam \nco_test1|nco_ii_0|tdl|segment_arr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N17
dffeas \nco_test1|nco_ii_0|tdl|segment_arr[3][2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|tdl|segment_arr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|tdl|segment_arr[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|tdl|segment_arr[3][2] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|tdl|segment_arr[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
cycloneive_lcell_comb \nco_test1|nco_ii_0|tdl|seg_rot~0 (
	.dataa(gnd),
	.datab(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\nco_test1|nco_ii_0|tdl|segment_arr[3][2]~q ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|tdl|seg_rot~0_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|tdl|seg_rot~0 .lut_mask = 16'hC000;
defparam \nco_test1|nco_ii_0|tdl|seg_rot~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N1
dffeas \nco_test1|nco_ii_0|tdl|seg_rot[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|tdl|seg_rot~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|tdl|seg_rot [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|tdl|seg_rot[2] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|tdl|seg_rot[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y15_N0
cycloneive_ram_block \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PLL1|altpll_component|auto_generated|locked~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\nco_test1|nco_ii_0|ux007|rom_add [12],\nco_test1|nco_ii_0|ux007|rom_add [11],\nco_test1|nco_ii_0|ux007|rom_add [10],\nco_test1|nco_ii_0|ux007|rom_add [9],\nco_test1|nco_ii_0|ux007|rom_add [8],\nco_test1|nco_ii_0|ux007|rom_add [7],\nco_test1|nco_ii_0|ux007|rom_add [6],
\nco_test1|nco_ii_0|ux007|rom_add [5],\nco_test1|nco_ii_0|ux007|rom_add [4],\nco_test1|nco_ii_0|ux007|rom_add [3],\nco_test1|nco_ii_0|ux007|rom_add [2],\nco_test1|nco_ii_0|ux007|rom_add [1],\nco_test1|nco_ii_0|ux007|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .clk0_input_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .clk0_output_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .init_file = "nco_test_nco_ii_0_sin.hex";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .logical_ram_name = "nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ALTSYNCRAM";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 11;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|sin_reg~1 (
	.dataa(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(gnd),
	.datad(\nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|sin_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_reg~1 .lut_mask = 16'h8800;
defparam \nco_test1|nco_ii_0|sid2c|sin_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N3
dffeas \nco_test1|nco_ii_0|sid2c|sin_reg[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|sin_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|sin_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_reg[9] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|sin_reg[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y11_N0
cycloneive_ram_block \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PLL1|altpll_component|auto_generated|locked~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\nco_test1|nco_ii_0|ux007|rom_add [12],\nco_test1|nco_ii_0|ux007|rom_add [11],\nco_test1|nco_ii_0|ux007|rom_add [10],\nco_test1|nco_ii_0|ux007|rom_add [9],\nco_test1|nco_ii_0|ux007|rom_add [8],\nco_test1|nco_ii_0|ux007|rom_add [7],\nco_test1|nco_ii_0|ux007|rom_add [6],
\nco_test1|nco_ii_0|ux007|rom_add [5],\nco_test1|nco_ii_0|ux007|rom_add [4],\nco_test1|nco_ii_0|ux007|rom_add [3],\nco_test1|nco_ii_0|ux007|rom_add [2],\nco_test1|nco_ii_0|ux007|rom_add [1],\nco_test1|nco_ii_0|ux007|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .clk0_output_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .init_file = "nco_test_nco_ii_0_sin.hex";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .logical_ram_name = "nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ALTSYNCRAM";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 11;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a8 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|sin_reg~2 (
	.dataa(gnd),
	.datab(\nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [8]),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|sin_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_reg~2 .lut_mask = 16'hC000;
defparam \nco_test1|nco_ii_0|sid2c|sin_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N13
dffeas \nco_test1|nco_ii_0|sid2c|sin_reg[8] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|sin_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|sin_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_reg[8] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|sin_reg[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PLL1|altpll_component|auto_generated|locked~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\nco_test1|nco_ii_0|ux007|rom_add [12],\nco_test1|nco_ii_0|ux007|rom_add [11],\nco_test1|nco_ii_0|ux007|rom_add [10],\nco_test1|nco_ii_0|ux007|rom_add [9],\nco_test1|nco_ii_0|ux007|rom_add [8],\nco_test1|nco_ii_0|ux007|rom_add [7],\nco_test1|nco_ii_0|ux007|rom_add [6],
\nco_test1|nco_ii_0|ux007|rom_add [5],\nco_test1|nco_ii_0|ux007|rom_add [4],\nco_test1|nco_ii_0|ux007|rom_add [3],\nco_test1|nco_ii_0|ux007|rom_add [2],\nco_test1|nco_ii_0|ux007|rom_add [1],\nco_test1|nco_ii_0|ux007|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .clk0_input_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .clk0_output_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .init_file = "nco_test_nco_ii_0_sin.hex";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .logical_ram_name = "nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ALTSYNCRAM";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 11;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .mem_init1 = 2048'h0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a7 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|sin_reg~3 (
	.dataa(\nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|sin_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_reg~3 .lut_mask = 16'hA000;
defparam \nco_test1|nco_ii_0|sid2c|sin_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N7
dffeas \nco_test1|nco_ii_0|sid2c|sin_reg[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|sin_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|sin_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_reg[7] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|sin_reg[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y12_N0
cycloneive_ram_block \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PLL1|altpll_component|auto_generated|locked~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\nco_test1|nco_ii_0|ux007|rom_add [12],\nco_test1|nco_ii_0|ux007|rom_add [11],\nco_test1|nco_ii_0|ux007|rom_add [10],\nco_test1|nco_ii_0|ux007|rom_add [9],\nco_test1|nco_ii_0|ux007|rom_add [8],\nco_test1|nco_ii_0|ux007|rom_add [7],\nco_test1|nco_ii_0|ux007|rom_add [6],
\nco_test1|nco_ii_0|ux007|rom_add [5],\nco_test1|nco_ii_0|ux007|rom_add [4],\nco_test1|nco_ii_0|ux007|rom_add [3],\nco_test1|nco_ii_0|ux007|rom_add [2],\nco_test1|nco_ii_0|ux007|rom_add [1],\nco_test1|nco_ii_0|ux007|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .clk0_input_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .clk0_output_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .init_file = "nco_test_nco_ii_0_sin.hex";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .logical_ram_name = "nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ALTSYNCRAM";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 11;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .mem_init1 = 2048'h0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a6 .mem_init0 = 2048'h000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N22
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|sin_reg~4 (
	.dataa(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|sin_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_reg~4 .lut_mask = 16'hA000;
defparam \nco_test1|nco_ii_0|sid2c|sin_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N23
dffeas \nco_test1|nco_ii_0|sid2c|sin_reg[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|sin_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|sin_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_reg[6] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|sin_reg[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y20_N0
cycloneive_ram_block \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PLL1|altpll_component|auto_generated|locked~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\nco_test1|nco_ii_0|ux007|rom_add [12],\nco_test1|nco_ii_0|ux007|rom_add [11],\nco_test1|nco_ii_0|ux007|rom_add [10],\nco_test1|nco_ii_0|ux007|rom_add [9],\nco_test1|nco_ii_0|ux007|rom_add [8],\nco_test1|nco_ii_0|ux007|rom_add [7],\nco_test1|nco_ii_0|ux007|rom_add [6],
\nco_test1|nco_ii_0|ux007|rom_add [5],\nco_test1|nco_ii_0|ux007|rom_add [4],\nco_test1|nco_ii_0|ux007|rom_add [3],\nco_test1|nco_ii_0|ux007|rom_add [2],\nco_test1|nco_ii_0|ux007|rom_add [1],\nco_test1|nco_ii_0|ux007|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .clk0_input_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .clk0_output_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .init_file = "nco_test_nco_ii_0_sin.hex";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .logical_ram_name = "nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ALTSYNCRAM";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 11;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .mem_init3 = 2048'hFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .mem_init1 = 2048'h0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a5 .mem_init0 = 2048'h000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N8
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|sin_reg~5 (
	.dataa(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(gnd),
	.datac(\nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [5]),
	.datad(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|sin_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_reg~5 .lut_mask = 16'hA000;
defparam \nco_test1|nco_ii_0|sid2c|sin_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N9
dffeas \nco_test1|nco_ii_0|sid2c|sin_reg[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|sin_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|sin_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_reg[5] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|sin_reg[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cycloneive_ram_block \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PLL1|altpll_component|auto_generated|locked~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\nco_test1|nco_ii_0|ux007|rom_add [12],\nco_test1|nco_ii_0|ux007|rom_add [11],\nco_test1|nco_ii_0|ux007|rom_add [10],\nco_test1|nco_ii_0|ux007|rom_add [9],\nco_test1|nco_ii_0|ux007|rom_add [8],\nco_test1|nco_ii_0|ux007|rom_add [7],\nco_test1|nco_ii_0|ux007|rom_add [6],
\nco_test1|nco_ii_0|ux007|rom_add [5],\nco_test1|nco_ii_0|ux007|rom_add [4],\nco_test1|nco_ii_0|ux007|rom_add [3],\nco_test1|nco_ii_0|ux007|rom_add [2],\nco_test1|nco_ii_0|ux007|rom_add [1],\nco_test1|nco_ii_0|ux007|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .clk0_input_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .clk0_output_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .init_file = "nco_test_nco_ii_0_sin.hex";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .logical_ram_name = "nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ALTSYNCRAM";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 11;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .mem_init3 = 2048'h000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFC000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFF000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFC00000000000000000000001FFFFFFFFFFFFFFFFFFFFFFE00000000000000000000001FFFFFFFFFFFFFFFFFFFFFFC00000000000000000000007FFFFFFFFFFFFFFFFFFFFFE00000000000000000000007FFFFFFFFFFFFFFFFFFFFFE00000000000000000000007FFFFFFFFFFFFFFFFFFFFFC0000000000000000000003FFFFFFFFFFFFFFFFFFFFFE;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .mem_init1 = 2048'h0000000000000000000001FFFFFFFFFFFFFFFFFFFFFE0000000000000000000003FFFFFFFFFFFFFFFFFFFFF8000000000000000000000FFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFF0000000000000000000007FFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFFFFFFFFFFFFFFFF0000000000000000000007FFFFFFFFFFFFFFFFFFFF8000000000000000000007FFFFFFFFFFFFFFFFFFFF8000000000000000000007FFFFFFFFFFFFFFFFFFFF8000000000000000000007FFFFFFFFFFFFFFFFFFFF000000000000000000000FFFFFFFFFFFFFFFFFFFFE;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a4 .mem_init0 = 2048'h000000000000000000003FFFFFFFFFFFFFFFFFFFF800000000000000000000FFFFFFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFFFFFFFFFFFFF000000000000000000003FFFFFFFFFFFFFFFFFFFF000000000000000000003FFFFFFFFFFFFFFFFFFFF000000000000000000003FFFFFFFFFFFFFFFFFFFF000000000000000000003FFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFFFFFFFFFFFFFF800000000000000000001FFFFFFFFFFFFFFFFFFFF80000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N12
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|sin_reg~6 (
	.dataa(\nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [4]),
	.datab(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|sin_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_reg~6 .lut_mask = 16'h8080;
defparam \nco_test1|nco_ii_0|sid2c|sin_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N13
dffeas \nco_test1|nco_ii_0|sid2c|sin_reg[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|sin_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|sin_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_reg[4] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|sin_reg[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y13_N0
cycloneive_ram_block \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PLL1|altpll_component|auto_generated|locked~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\nco_test1|nco_ii_0|ux007|rom_add [12],\nco_test1|nco_ii_0|ux007|rom_add [11],\nco_test1|nco_ii_0|ux007|rom_add [10],\nco_test1|nco_ii_0|ux007|rom_add [9],\nco_test1|nco_ii_0|ux007|rom_add [8],\nco_test1|nco_ii_0|ux007|rom_add [7],\nco_test1|nco_ii_0|ux007|rom_add [6],
\nco_test1|nco_ii_0|ux007|rom_add [5],\nco_test1|nco_ii_0|ux007|rom_add [4],\nco_test1|nco_ii_0|ux007|rom_add [3],\nco_test1|nco_ii_0|ux007|rom_add [2],\nco_test1|nco_ii_0|ux007|rom_add [1],\nco_test1|nco_ii_0|ux007|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .clk0_input_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .clk0_output_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .init_file = "nco_test_nco_ii_0_sin.hex";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .logical_ram_name = "nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ALTSYNCRAM";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 11;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .mem_init3 = 2048'h000000000000007FFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFE00000000000000FFFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFE00000000000003FFFFFFFFFFFFF80000000000001FFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFFC0000000000000FFFFFFFFFFFFF80000000000003FFFFFFFFFFFFE0000000000000FFFFFFFFFFFFF00000000000007FFFFFFFFFFFF80000000000007FFFFFFFFFFFF8000000000000FFFFFFFFFFFFE0000000000001FFFFFFFFFFFF8000000000000FFFFFFFFFFFFE0000000000007FFFFFFFFFFFE0000000000007FFFFFFFFFFFE0000000000007FFFFFFFFFFFE000000000000FFFFFFFFFFFF8000000000;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .mem_init2 = 2048'h003FFFFFFFFFFFE000000000000FFFFFFFFFFFF8000000000007FFFFFFFFFFF8000000000003FFFFFFFFFFFC000000000007FFFFFFFFFFF8000000000007FFFFFFFFFFF000000000000FFFFFFFFFFFE000000000003FFFFFFFFFFF800000000000FFFFFFFFFFFE000000000007FFFFFFFFFFF000000000003FFFFFFFFFFF800000000001FFFFFFFFFFF800000000001FFFFFFFFFFF800000000001FFFFFFFFFFF000000000003FFFFFFFFFFE000000000007FFFFFFFFFFC00000000001FFFFFFFFFFF000000000007FFFFFFFFFFC00000000001FFFFFFFFFFF000000000007FFFFFFFFFF800000000003FFFFFFFFFFC00000000003FFFFFFFFFFE00000000001;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .mem_init1 = 2048'hFFFFFFFFFFE00000000001FFFFFFFFFFE00000000001FFFFFFFFFFC00000000003FFFFFFFFFFC00000000007FFFFFFFFFF80000000000FFFFFFFFFFF00000000001FFFFFFFFFFC00000000007FFFFFFFFFF00000000000FFFFFFFFFFE00000000007FFFFFFFFFF00000000001FFFFFFFFFFC00000000007FFFFFFFFFE00000000003FFFFFFFFFF00000000001FFFFFFFFFF80000000000FFFFFFFFFFC00000000007FFFFFFFFFE00000000007FFFFFFFFFE00000000007FFFFFFFFFE00000000007FFFFFFFFFE00000000007FFFFFFFFFE00000000007FFFFFFFFFE00000000007FFFFFFFFFC0000000000FFFFFFFFFFC0000000000FFFFFFFFFF80000000001;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a3 .mem_init0 = 2048'hFFFFFFFFFF00000000003FFFFFFFFFE00000000007FFFFFFFFFC0000000000FFFFFFFFFF80000000003FFFFFFFFFF00000000007FFFFFFFFFC0000000001FFFFFFFFFF80000000003FFFFFFFFFE0000000000FFFFFFFFFF80000000003FFFFFFFFFE0000000000FFFFFFFFFF80000000003FFFFFFFFFE0000000000FFFFFFFFFF80000000003FFFFFFFFFE0000000000FFFFFFFFFF80000000003FFFFFFFFFE0000000000FFFFFFFFFF80000000007FFFFFFFFFC0000000001FFFFFFFFFF00000000007FFFFFFFFFC0000000003FFFFFFFFFE0000000000FFFFFFFFFF80000000007FFFFFFFFFC0000000001FFFFFFFFFF00000000007FFFFFFFFF8000000000;
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N16
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|sin_reg~7 (
	.dataa(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|sin_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_reg~7 .lut_mask = 16'hA000;
defparam \nco_test1|nco_ii_0|sid2c|sin_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N17
dffeas \nco_test1|nco_ii_0|sid2c|sin_reg[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|sin_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|sin_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_reg[3] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|sin_reg[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y18_N0
cycloneive_ram_block \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PLL1|altpll_component|auto_generated|locked~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\nco_test1|nco_ii_0|ux007|rom_add [12],\nco_test1|nco_ii_0|ux007|rom_add [11],\nco_test1|nco_ii_0|ux007|rom_add [10],\nco_test1|nco_ii_0|ux007|rom_add [9],\nco_test1|nco_ii_0|ux007|rom_add [8],\nco_test1|nco_ii_0|ux007|rom_add [7],\nco_test1|nco_ii_0|ux007|rom_add [6],
\nco_test1|nco_ii_0|ux007|rom_add [5],\nco_test1|nco_ii_0|ux007|rom_add [4],\nco_test1|nco_ii_0|ux007|rom_add [3],\nco_test1|nco_ii_0|ux007|rom_add [2],\nco_test1|nco_ii_0|ux007|rom_add [1],\nco_test1|nco_ii_0|ux007|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .clk0_input_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .clk0_output_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .init_file = "nco_test_nco_ii_0_sin.hex";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .logical_ram_name = "nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ALTSYNCRAM";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 11;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .mem_init3 = 2048'hFFFFFFF00000007FFFFFF80000003FFFFFFC0000001FFFFFFE0000001FFFFFFE0000000FFFFFFF0000000FFFFFFE0000001FFFFFFE0000001FFFFFFC0000003FFFFFF80000007FFFFFF0000001FFFFFFE0000003FFFFFF8000000FFFFFFE0000003FFFFFF8000000FFFFFFC0000007FFFFFF0000003FFFFFF8000001FFFFFFC000000FFFFFFC000000FFFFFFE0000007FFFFFE0000007FFFFFE0000007FFFFFE0000007FFFFFC000000FFFFFFC000001FFFFFF8000001FFFFFF0000007FFFFFE000000FFFFFFC000001FFFFFF0000007FFFFFC000001FFFFFF0000007FFFFFC000001FFFFFF0000007FFFFFC000001FFFFFE000000FFFFFF8000007FFFFFC000;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .mem_init2 = 2048'h003FFFFFE000001FFFFFF000000FFFFFF0000007FFFFF8000007FFFFF8000007FFFFF8000003FFFFFC000003FFFFFC000007FFFFF8000007FFFFF8000007FFFFF800000FFFFFF000000FFFFFE000001FFFFFE000003FFFFFC000007FFFFF800000FFFFFE000001FFFFFC000007FFFFF800000FFFFFE000003FFFFFC000007FFFFF000001FFFFFC000007FFFFF000001FFFFFC000007FFFFF000001FFFFFC00000FFFFFE000003FFFFF800001FFFFFC000007FFFFE000003FFFFF800001FFFFFC00000FFFFFE000007FFFFF000003FFFFF800001FFFFFC00000FFFFFC000007FFFFE000007FFFFE000003FFFFF000003FFFFF000003FFFFF000001FFFFF800001;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .mem_init1 = 2048'hFFFFF800001FFFFF800001FFFFF800001FFFFF800001FFFFF000003FFFFF000003FFFFF000003FFFFF000007FFFFE000007FFFFE00000FFFFFC00000FFFFF800001FFFFF800003FFFFF000007FFFFE00000FFFFFC00000FFFFF800001FFFFF000007FFFFE00000FFFFFC00001FFFFF800003FFFFE000007FFFFC00001FFFFF800003FFFFE00000FFFFFC00001FFFFF000007FFFFE00000FFFFF800003FFFFE000007FFFFC00001FFFFF000007FFFFC00001FFFFF000007FFFFC00001FFFFF000007FFFFC00001FFFFF000007FFFFC00001FFFFF000007FFFFC00001FFFFF000007FFFFC00003FFFFE00000FFFFF800003FFFFE00000FFFFF000007FFFFC00001;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a2 .mem_init0 = 2048'hFFFFE00000FFFFF800003FFFFE00001FFFFF000007FFFF800003FFFFE00000FFFFF000007FFFFC00003FFFFE00000FFFFF000007FFFF800003FFFFE00001FFFFF000007FFFF800003FFFFC00001FFFFE00000FFFFF800007FFFFC00003FFFFE00001FFFFF00000FFFFF800007FFFFC00003FFFFE00001FFFFF00000FFFFF800007FFFFC00003FFFFE00001FFFFF00000FFFFF800007FFFFC00003FFFFC00001FFFFE00000FFFFF000007FFFF800007FFFFC00003FFFFE00001FFFFE00000FFFFF000007FFFF800003FFFFC00003FFFFE00001FFFFE00000FFFFF000007FFFF800007FFFFC00003FFFFE00001FFFFE00000FFFFF000007FFFF800007FFFFC0000;
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|sin_reg~8 (
	.dataa(gnd),
	.datab(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [2]),
	.datad(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|sin_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_reg~8 .lut_mask = 16'hC000;
defparam \nco_test1|nco_ii_0|sid2c|sin_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N5
dffeas \nco_test1|nco_ii_0|sid2c|sin_reg[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|sin_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|sin_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_reg[2] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|sin_reg[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y16_N0
cycloneive_ram_block \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PLL1|altpll_component|auto_generated|locked~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\nco_test1|nco_ii_0|ux007|rom_add [12],\nco_test1|nco_ii_0|ux007|rom_add [11],\nco_test1|nco_ii_0|ux007|rom_add [10],\nco_test1|nco_ii_0|ux007|rom_add [9],\nco_test1|nco_ii_0|ux007|rom_add [8],\nco_test1|nco_ii_0|ux007|rom_add [7],\nco_test1|nco_ii_0|ux007|rom_add [6],
\nco_test1|nco_ii_0|ux007|rom_add [5],\nco_test1|nco_ii_0|ux007|rom_add [4],\nco_test1|nco_ii_0|ux007|rom_add [3],\nco_test1|nco_ii_0|ux007|rom_add [2],\nco_test1|nco_ii_0|ux007|rom_add [1],\nco_test1|nco_ii_0|ux007|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .clk0_input_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .clk0_output_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .init_file = "nco_test_nco_ii_0_sin.hex";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .logical_ram_name = "nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ALTSYNCRAM";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 11;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .mem_init3 = 2048'hFFFC000FFFC0007FFE0007FFF0003FFF0003FFF0001FFF8001FFF8001FFF8001FFF8000FFFC000FFFC000FFF8001FFF8001FFF8001FFF8001FFF8003FFF0003FFF0007FFE0007FFC000FFFC001FFF8001FFF0003FFE0007FFC000FFF8001FFF0003FFE0007FFC000FFF8003FFF0007FFC000FFF8003FFE0007FFC001FFF0003FFE000FFF8003FFE000FFFC001FFF0007FFC001FFF0007FFC001FFF0007FFC001FFF0007FF8003FFE000FFF8003FFE001FFF0007FFC001FFE000FFF8007FFC001FFF000FFF8003FFC001FFE000FFF8007FFC003FFE001FFF000FFF8007FFC003FFE001FFF000FFF8007FF8003FFC001FFE001FFF000FFF0007FF8007FF8003FFC;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .mem_init2 = 2048'h003FFC001FFE001FFE000FFF000FFF000FFF0007FF8007FF8007FF8007FF8007FF8007FF8003FFC003FFC003FFC003FFC007FF8007FF8007FF8007FF8007FF8007FF800FFF000FFF000FFF001FFE001FFE001FFC003FFC003FF8007FF8007FF000FFF001FFE001FFE003FFC007FF8007FF000FFF001FFE003FFC003FF8007FF000FFE001FFC003FFC007FF800FFF001FFE003FF8007FF000FFE001FFC003FF800FFF001FFE003FF8007FF001FFE003FF8007FF001FFE003FF8007FF001FFE003FF800FFF001FFC007FF800FFE003FFC007FF001FFC003FF800FFE003FF8007FF001FFC007FF001FFC003FF800FFE003FF800FFE003FF800FFE001FFC007FF001;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .mem_init1 = 2048'hFFC007FF001FFC007FF001FFC007FF001FFC007FF001FFC00FFE003FF800FFE003FF800FFE003FF800FFC007FF001FFC007FF001FF800FFE003FF800FFC007FF001FFC007FE003FF800FFE007FF001FFC00FFE003FF800FFC007FF001FF800FFE007FF001FFC00FFE003FF001FFC007FE003FF801FFC007FE003FF801FFC007FE003FF801FFC00FFE003FF001FFC00FFE007FF001FF800FFC007FF003FF801FFC007FE003FF001FF800FFC007FF003FF801FFC00FFE007FF003FF801FFC00FFE007FF003FF801FFC00FFE007FF003FF801FFC00FFE007FF003FF001FF800FFC007FE003FF003FF801FFC00FFE007FE003FF001FF800FFC00FFE007FF003FF001;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a1 .mem_init0 = 2048'hFF801FFC00FFE007FE003FF001FF801FFC00FFC007FE007FF003FF001FF800FFC00FFE007FE003FF003FF801FF800FFC00FFE007FE007FF003FF001FF801FFC00FFC007FE007FE003FF003FF801FF801FFC00FFC007FE007FE003FF003FF001FF801FFC00FFC00FFE007FE007FF003FF003FF801FF801FFC00FFC00FFE007FE007FF003FF003FF801FF801FF800FFC00FFC007FE007FE003FF003FF003FF801FF801FF800FFC00FFC007FE007FE007FF003FF003FF001FF801FF801FFC00FFC00FFE007FE007FE003FF003FF003FF801FF801FF801FFC00FFC00FFC007FE007FE007FF003FF003FF001FF801FF801FFC00FFC00FFC007FE007FE007FE003FF00;
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|sin_reg~9 (
	.dataa(\nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [1]),
	.datab(gnd),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|sin_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_reg~9 .lut_mask = 16'hA000;
defparam \nco_test1|nco_ii_0|sid2c|sin_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N11
dffeas \nco_test1|nco_ii_0|sid2c|sin_reg[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|sin_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|sin_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_reg[1] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|sin_reg[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y18_N0
cycloneive_ram_block \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PLL1|altpll_component|auto_generated|locked~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\nco_test1|nco_ii_0|ux007|rom_add [12],\nco_test1|nco_ii_0|ux007|rom_add [11],\nco_test1|nco_ii_0|ux007|rom_add [10],\nco_test1|nco_ii_0|ux007|rom_add [9],\nco_test1|nco_ii_0|ux007|rom_add [8],\nco_test1|nco_ii_0|ux007|rom_add [7],\nco_test1|nco_ii_0|ux007|rom_add [6],
\nco_test1|nco_ii_0|ux007|rom_add [5],\nco_test1|nco_ii_0|ux007|rom_add [4],\nco_test1|nco_ii_0|ux007|rom_add [3],\nco_test1|nco_ii_0|ux007|rom_add [2],\nco_test1|nco_ii_0|ux007|rom_add [1],\nco_test1|nco_ii_0|ux007|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .init_file = "nco_test_nco_ii_0_sin.hex";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .logical_ram_name = "nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ALTSYNCRAM";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 11;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .mem_init3 = 2048'hFC03F80FE03F807F01FC07F00FE03F80FE03F80FF01FC07F01FC07F01FC07F01FC07F80FE03F80FE03F80FE07F01FC07F01FC07F01FC07F01FC07E03F80FE03F80FC07F01FC07F03F80FE03F81FC07F01F80FE03F81FC07F03F80FE07F01FC0FE03F81FC07E03F80FC07F03F80FC07F03F80FC07F03F81FC07E03F81FC0FE03F01F80FE07F03F81FC0FE03F01F80FC07E03F01F80FC07E03F01F80FC07E03F01F80FC07E07F03F81FC0FC07E03F01F81FC0FE07E03F01F81FC0FC07E07F03F01F80FC0FE07E03F03F01F81FC0FC07E07E03F03F81F81FC0FC0FE07E07F03F03F81F81FC0FC0FC07E07E07F03F03F01F81F81F80FC0FC0FC07E07E07E07F03F03;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .mem_init2 = 2048'hF03F03F81F81F81F81F80FC0FC0FC0FC0FC0FC07E07E07E07E07E07E07E07E07E07E07E07E03F03F03F03F03F03F03F03E07E07E07E07E07E07E07E07E07E07E07E07C0FC0FC0FC0FC0FC0FC1F81F81F81F81F83F03F03F03F07E07E07E07C0FC0FC0FC1F81F81F81F03F03F07E07E07E0FC0FC0F81F81F83F03F03E07E07E0FC0FC1F81F83F03F03E07E07C0FC0F81F81F03F07E07E0FC0FC1F81F03F03E07E0FC0F81F81F03F07E07C0FC1F81F03F07E07C0FC1F81F03F07E07C0FC1F81F03E07E0FC0F81F83F07E07C0F81F83F03E07C0FC1F83F03E07C0F81F83F07E07C0F81F03F07E0FC1F83F03E07C0F81F03F07E0FC1F83F07E0FC1F81F03E07C0F81;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .mem_init1 = 2048'hF03E07C0F81F03E07C0F81F03E07C0F81F03E07C0F81F03E0FC1F83F07E0FC1F83F07C0F81F03E07C0F83F07E0FC1F83E07C0F81F07E0FC1F83E07C0F83F07E0FC1F03E07C1F83F07C0F81F07E0FC1F03E0FC1F83E07C0F83F07C0F81F07E0F81F07E0FC1F03E0FC1F03E0FC1F83E07C1F83E07C1F83E07C1F83E07C1F83E07C1F83E07C1F83E0FC1F03E0FC1F03E0FC1F07E0F81F07E0F83F07C0F83E07C1F83E07C1F03E0F81F07E0F83F07C0F83E07C1F03E0F81F07E0F83F07C1F83E0FC1F07E0F83F07C1F83E0FC1F07E0F83F07C1F03E0F81F07C0F83E0FC1F07E0F83F07C1F03E0F83F07C1F83E0F81F07C1F83E0FC1F07C0F83E0FC1F07C0F83E0FC1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a0 .mem_init0 = 2048'hF07C1F83E0F81F07C1F83E0F81F07C1F03E0F83F07C1F07E0F83E0FC1F07C0F83E0F81F07C1F03E0F83E07C1F07C0F83E0F81F07C1F07E0F83E0FC1F07C1F03E0F83E07C1F07C1F83E0F83E07C1F07C1F83E0F83E07C1F07C1F83E0F83E0FC1F07C1F03E0F83E0F81F07C1F07E0F83E0F83F07C1F07C1F83E0F83E0F81F07C1F07C0F83E0F83E07C1F07C1F07E0F83E0F83E07C1F07C1F03E0F83E0F83F07C1F07C1F07E0F83E0F83E07C1F07C1F07E0F83E0F83E0FC1F07C1F07C1F83E0F83E0F81F07C1F07C1F03E0F83E0F83E07C1F07C1F07C1F83E0F83E0F83F07C1F07C1F07E0F83E0F83E0FC1F07C1F07C1F03E0F83E0F83E07C1F07C1F07C1F83E0F8;
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|sin_reg~10 (
	.dataa(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|sin_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_reg~10 .lut_mask = 16'h8080;
defparam \nco_test1|nco_ii_0|sid2c|sin_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N31
dffeas \nco_test1|nco_ii_0|sid2c|sin_reg[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|sin_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|sin_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_reg[0] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|sin_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|sin_rom_2c[0]~12 (
	.dataa(\nco_test1|nco_ii_0|sid2c|sin_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[0]~12_combout ),
	.cout(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[0]~13 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[0]~12 .lut_mask = 16'hAA55;
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|sin_rom_2c[1]~14 (
	.dataa(gnd),
	.datab(\nco_test1|nco_ii_0|sid2c|sin_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[0]~13 ),
	.combout(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[1]~14_combout ),
	.cout(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[1]~15 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[1]~14 .lut_mask = 16'hC3CF;
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|sin_rom_2c[2]~16 (
	.dataa(gnd),
	.datab(\nco_test1|nco_ii_0|sid2c|sin_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[1]~15 ),
	.combout(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[2]~16_combout ),
	.cout(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[2]~17 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[2]~16 .lut_mask = 16'h3C03;
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|sin_rom_2c[3]~18 (
	.dataa(\nco_test1|nco_ii_0|sid2c|sin_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[2]~17 ),
	.combout(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[3]~18_combout ),
	.cout(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[3]~19 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[3]~18 .lut_mask = 16'hA5AF;
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N14
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|sin_rom_2c[4]~20 (
	.dataa(\nco_test1|nco_ii_0|sid2c|sin_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[3]~19 ),
	.combout(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[4]~20_combout ),
	.cout(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[4]~21 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[4]~20 .lut_mask = 16'h5A05;
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|sin_rom_2c[5]~22 (
	.dataa(gnd),
	.datab(\nco_test1|nco_ii_0|sid2c|sin_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[4]~21 ),
	.combout(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[5]~22_combout ),
	.cout(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[5]~23 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[5]~22 .lut_mask = 16'hC3CF;
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|sin_rom_2c[6]~24 (
	.dataa(gnd),
	.datab(\nco_test1|nco_ii_0|sid2c|sin_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[5]~23 ),
	.combout(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[6]~24_combout ),
	.cout(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[6]~25 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[6]~24 .lut_mask = 16'h3C03;
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|sin_rom_2c[7]~26 (
	.dataa(gnd),
	.datab(\nco_test1|nco_ii_0|sid2c|sin_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[6]~25 ),
	.combout(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[7]~26_combout ),
	.cout(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[7]~27 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[7]~26 .lut_mask = 16'hC3CF;
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|sin_rom_2c[8]~28 (
	.dataa(gnd),
	.datab(\nco_test1|nco_ii_0|sid2c|sin_reg [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[7]~27 ),
	.combout(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[8]~28_combout ),
	.cout(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[8]~29 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[8]~28 .lut_mask = 16'h3C03;
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|sin_rom_2c[9]~30 (
	.dataa(gnd),
	.datab(\nco_test1|nco_ii_0|sid2c|sin_reg [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[8]~29 ),
	.combout(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[9]~30_combout ),
	.cout(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[9]~31 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[9]~30 .lut_mask = 16'hC3CF;
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N25
dffeas \nco_test1|nco_ii_0|sid2c|sin_rom_2c[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[9]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|sin_rom_2c [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[9] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|sin_rom_d~1 (
	.dataa(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(gnd),
	.datad(\nco_test1|nco_ii_0|sid2c|sin_reg [9]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|sin_rom_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d~1 .lut_mask = 16'h8800;
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N1
dffeas \nco_test1|nco_ii_0|sid2c|sin_rom_d[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|sin_rom_d~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|sin_rom_d [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d[9] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cycloneive_lcell_comb \nco_test1|nco_ii_0|rot|sin_o~3 (
	.dataa(\nco_test1|nco_ii_0|tdl|seg_rot [2]),
	.datab(\nco_test1|nco_ii_0|sid2c|sin_rom_2c [9]),
	.datac(\nco_test1|nco_ii_0|sid2c|sin_rom_d [9]),
	.datad(\nco_test1|nco_ii_0|rot|sin_o[10]~0_combout ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|rot|sin_o~3_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|rot|sin_o~3 .lut_mask = 16'hAAD8;
defparam \nco_test1|nco_ii_0|rot|sin_o~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
cycloneive_lcell_comb \nco_test1|nco_ii_0|rot|sin_o~4 (
	.dataa(\nco_test1|nco_ii_0|rot|sin_o[10]~0_combout ),
	.datab(\nco_test1|nco_ii_0|sid2c|cos_rom_d [9]),
	.datac(\nco_test1|nco_ii_0|sid2c|cos_rom_2c [9]),
	.datad(\nco_test1|nco_ii_0|rot|sin_o~3_combout ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|rot|sin_o~4_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|rot|sin_o~4 .lut_mask = 16'hF588;
defparam \nco_test1|nco_ii_0|rot|sin_o~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N1
dffeas \nco_test1|nco_ii_0|rot|sin_o[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|rot|sin_o~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|rot|sin_o [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|rot|sin_o[9] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|rot|sin_o[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N26
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux122|data_out~1 (
	.dataa(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(gnd),
	.datac(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\nco_test1|nco_ii_0|rot|sin_o [9]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux122|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux122|data_out~1 .lut_mask = 16'hA000;
defparam \nco_test1|nco_ii_0|ux122|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N27
dffeas \nco_test1|nco_ii_0|ux122|data_out[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux122|data_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux122|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux122|data_out[9] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux122|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N20
cycloneive_lcell_comb \tlv5618a_device1|BUFFER~1 (
// Equation(s):
// \tlv5618a_device1|BUFFER~1_combout  = (\tlv5618a_device1|ab~q  & (\nco_test1|nco_ii_0|ux122|data_out [9] & !\tlv5618a_device1|tlv5618a_interface1|busy~q ))

	.dataa(\tlv5618a_device1|ab~q ),
	.datab(gnd),
	.datac(\nco_test1|nco_ii_0|ux122|data_out [9]),
	.datad(\tlv5618a_device1|tlv5618a_interface1|busy~q ),
	.cin(gnd),
	.combout(\tlv5618a_device1|BUFFER~1_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|BUFFER~1 .lut_mask = 16'h00A0;
defparam \tlv5618a_device1|BUFFER~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cycloneive_lcell_comb \tlv5618a_device1|R1~1 (
// Equation(s):
// \tlv5618a_device1|R1~1_combout  = (!\tlv5618a_device1|flag~q  & !\tlv5618a_device1|tlv5618a_interface1|busy~q )

	.dataa(\tlv5618a_device1|flag~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\tlv5618a_device1|tlv5618a_interface1|busy~q ),
	.cin(gnd),
	.combout(\tlv5618a_device1|R1~1_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|R1~1 .lut_mask = 16'h0055;
defparam \tlv5618a_device1|R1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N21
dffeas \tlv5618a_device1|BUFFER[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tlv5618a_device1|BUFFER~1_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlv5618a_device1|R1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|BUFFER [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|BUFFER[9] .is_wysiwyg = "true";
defparam \tlv5618a_device1|BUFFER[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N8
cycloneive_lcell_comb \tlv5618a_device1|tlv5618a_interface1|DATA[15]~0 (
// Equation(s):
// \tlv5618a_device1|tlv5618a_interface1|DATA[15]~0_combout  = (!\tlv5618a_device1|tlv5618a_interface1|flag~q  & \tlv5618a_device1|start~q )

	.dataa(\tlv5618a_device1|tlv5618a_interface1|flag~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\tlv5618a_device1|start~q ),
	.cin(gnd),
	.combout(\tlv5618a_device1|tlv5618a_interface1|DATA[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|DATA[15]~0 .lut_mask = 16'h5500;
defparam \tlv5618a_device1|tlv5618a_interface1|DATA[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N11
dffeas \tlv5618a_device1|tlv5618a_interface1|DATA[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tlv5618a_device1|BUFFER [9]),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tlv5618a_device1|tlv5618a_interface1|DATA[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|tlv5618a_interface1|DATA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|DATA[9] .is_wysiwyg = "true";
defparam \tlv5618a_device1|tlv5618a_interface1|DATA[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N21
dffeas \nco_test1|nco_ii_0|sid2c|cos_rom_2c[8] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[8]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|cos_rom_2c [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[8] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N23
dffeas \nco_test1|nco_ii_0|sid2c|sin_rom_2c[8] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[8]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|sin_rom_2c [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[8] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|sin_rom_d~2 (
	.dataa(gnd),
	.datab(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\nco_test1|nco_ii_0|sid2c|sin_reg [8]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|sin_rom_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d~2 .lut_mask = 16'hC000;
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N31
dffeas \nco_test1|nco_ii_0|sid2c|sin_rom_d[8] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|sin_rom_d~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|sin_rom_d [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d[8] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|cos_rom_d~2 (
	.dataa(\nco_test1|nco_ii_0|sid2c|cos_reg [8]),
	.datab(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(gnd),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|cos_rom_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d~2 .lut_mask = 16'h8080;
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N21
dffeas \nco_test1|nco_ii_0|sid2c|cos_rom_d[8] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|cos_rom_d~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|cos_rom_d [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d[8] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
cycloneive_lcell_comb \nco_test1|nco_ii_0|rot|sin_o~5 (
	.dataa(\nco_test1|nco_ii_0|sid2c|sin_rom_d [8]),
	.datab(\nco_test1|nco_ii_0|tdl|seg_rot [2]),
	.datac(\nco_test1|nco_ii_0|rot|sin_o[10]~0_combout ),
	.datad(\nco_test1|nco_ii_0|sid2c|cos_rom_d [8]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|rot|sin_o~5_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|rot|sin_o~5 .lut_mask = 16'hF2C2;
defparam \nco_test1|nco_ii_0|rot|sin_o~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
cycloneive_lcell_comb \nco_test1|nco_ii_0|rot|sin_o~6 (
	.dataa(\nco_test1|nco_ii_0|sid2c|cos_rom_2c [8]),
	.datab(\nco_test1|nco_ii_0|tdl|seg_rot [2]),
	.datac(\nco_test1|nco_ii_0|sid2c|sin_rom_2c [8]),
	.datad(\nco_test1|nco_ii_0|rot|sin_o~5_combout ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|rot|sin_o~6_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|rot|sin_o~6 .lut_mask = 16'hBBC0;
defparam \nco_test1|nco_ii_0|rot|sin_o~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N17
dffeas \nco_test1|nco_ii_0|rot|sin_o[8] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|rot|sin_o~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|rot|sin_o [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|rot|sin_o[8] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|rot|sin_o[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux122|data_out~2 (
	.dataa(gnd),
	.datab(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\nco_test1|nco_ii_0|rot|sin_o [8]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux122|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux122|data_out~2 .lut_mask = 16'hC000;
defparam \nco_test1|nco_ii_0|ux122|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N15
dffeas \nco_test1|nco_ii_0|ux122|data_out[8] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux122|data_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux122|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux122|data_out[8] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux122|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N6
cycloneive_lcell_comb \tlv5618a_device1|BUFFER~2 (
// Equation(s):
// \tlv5618a_device1|BUFFER~2_combout  = (\nco_test1|nco_ii_0|ux122|data_out [8] & (!\tlv5618a_device1|tlv5618a_interface1|busy~q  & \tlv5618a_device1|ab~q ))

	.dataa(\nco_test1|nco_ii_0|ux122|data_out [8]),
	.datab(\tlv5618a_device1|tlv5618a_interface1|busy~q ),
	.datac(gnd),
	.datad(\tlv5618a_device1|ab~q ),
	.cin(gnd),
	.combout(\tlv5618a_device1|BUFFER~2_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|BUFFER~2 .lut_mask = 16'h2200;
defparam \tlv5618a_device1|BUFFER~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N7
dffeas \tlv5618a_device1|BUFFER[8] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tlv5618a_device1|BUFFER~2_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlv5618a_device1|R1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|BUFFER [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|BUFFER[8] .is_wysiwyg = "true";
defparam \tlv5618a_device1|BUFFER[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N13
dffeas \tlv5618a_device1|tlv5618a_interface1|DATA[8] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tlv5618a_device1|BUFFER [8]),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tlv5618a_device1|tlv5618a_interface1|DATA[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|tlv5618a_interface1|DATA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|DATA[8] .is_wysiwyg = "true";
defparam \tlv5618a_device1|tlv5618a_interface1|DATA[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
cycloneive_lcell_comb \tlv5618a_device1|tlv5618a_interface1|Mux0~0 (
// Equation(s):
// \tlv5618a_device1|tlv5618a_interface1|Mux0~0_combout  = (\tlv5618a_device1|tlv5618a_interface1|cnt [1] & ((\tlv5618a_device1|tlv5618a_interface1|cnt [0] & ((\tlv5618a_device1|tlv5618a_interface1|DATA [8]))) # (!\tlv5618a_device1|tlv5618a_interface1|cnt 
// [0] & (\tlv5618a_device1|tlv5618a_interface1|DATA [9])))) # (!\tlv5618a_device1|tlv5618a_interface1|cnt [1] & (((!\tlv5618a_device1|tlv5618a_interface1|cnt [0]))))

	.dataa(\tlv5618a_device1|tlv5618a_interface1|DATA [9]),
	.datab(\tlv5618a_device1|tlv5618a_interface1|cnt [1]),
	.datac(\tlv5618a_device1|tlv5618a_interface1|DATA [8]),
	.datad(\tlv5618a_device1|tlv5618a_interface1|cnt [0]),
	.cin(gnd),
	.combout(\tlv5618a_device1|tlv5618a_interface1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|Mux0~0 .lut_mask = 16'hC0BB;
defparam \tlv5618a_device1|tlv5618a_interface1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneive_ram_block \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PLL1|altpll_component|auto_generated|locked~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\nco_test1|nco_ii_0|ux007|rom_add [12],\nco_test1|nco_ii_0|ux007|rom_add [11],\nco_test1|nco_ii_0|ux007|rom_add [10],\nco_test1|nco_ii_0|ux007|rom_add [9],\nco_test1|nco_ii_0|ux007|rom_add [8],\nco_test1|nco_ii_0|ux007|rom_add [7],\nco_test1|nco_ii_0|ux007|rom_add [6],
\nco_test1|nco_ii_0|ux007|rom_add [5],\nco_test1|nco_ii_0|ux007|rom_add [4],\nco_test1|nco_ii_0|ux007|rom_add [3],\nco_test1|nco_ii_0|ux007|rom_add [2],\nco_test1|nco_ii_0|ux007|rom_add [1],\nco_test1|nco_ii_0|ux007|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .clk0_input_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .clk0_output_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .init_file = "nco_test_nco_ii_0_cos.hex";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .logical_ram_name = "nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_b9a1:auto_generated|ALTSYNCRAM";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 11;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|ram_block1a10 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N6
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|cos_reg~0 (
	.dataa(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(gnd),
	.datad(\nco_test1|nco_ii_0|ux0121|altsyncram_component0|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|cos_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_reg~0 .lut_mask = 16'h8800;
defparam \nco_test1|nco_ii_0|sid2c|cos_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N7
dffeas \nco_test1|nco_ii_0|sid2c|cos_reg[10] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|cos_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|cos_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_reg[10] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|cos_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|cos_rom_2c[10]~32 (
	.dataa(gnd),
	.datab(\nco_test1|nco_ii_0|sid2c|cos_reg [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[9]~31 ),
	.combout(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[10]~32_combout ),
	.cout(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[10]~33 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[10]~32 .lut_mask = 16'h3C03;
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[10]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N25
dffeas \nco_test1|nco_ii_0|sid2c|cos_rom_2c[10] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[10]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|cos_rom_2c [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[10] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N10
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|cos_rom_d~0 (
	.dataa(gnd),
	.datab(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\nco_test1|nco_ii_0|sid2c|cos_reg [10]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|cos_rom_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d~0 .lut_mask = 16'hC000;
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N11
dffeas \nco_test1|nco_ii_0|sid2c|cos_rom_d[10] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|cos_rom_d~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|cos_rom_d [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d[10] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y19_N0
cycloneive_ram_block \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PLL1|altpll_component|auto_generated|locked~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\nco_test1|nco_ii_0|ux007|rom_add [12],\nco_test1|nco_ii_0|ux007|rom_add [11],\nco_test1|nco_ii_0|ux007|rom_add [10],\nco_test1|nco_ii_0|ux007|rom_add [9],\nco_test1|nco_ii_0|ux007|rom_add [8],\nco_test1|nco_ii_0|ux007|rom_add [7],\nco_test1|nco_ii_0|ux007|rom_add [6],
\nco_test1|nco_ii_0|ux007|rom_add [5],\nco_test1|nco_ii_0|ux007|rom_add [4],\nco_test1|nco_ii_0|ux007|rom_add [3],\nco_test1|nco_ii_0|ux007|rom_add [2],\nco_test1|nco_ii_0|ux007|rom_add [1],\nco_test1|nco_ii_0|ux007|rom_add [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .clk0_input_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .clk0_output_clock_enable = "ena0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .init_file = "nco_test_nco_ii_0_sin.hex";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .logical_ram_name = "nco_test:nco_test1|nco_test_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_g9a1:auto_generated|ALTSYNCRAM";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 11;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N2
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|sin_reg~0 (
	.dataa(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\nco_test1|nco_ii_0|ux0120|altsyncram_component0|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|sin_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_reg~0 .lut_mask = 16'h8800;
defparam \nco_test1|nco_ii_0|sid2c|sin_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N3
dffeas \nco_test1|nco_ii_0|sid2c|sin_reg[10] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|sin_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|sin_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_reg[10] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|sin_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N20
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|sin_rom_d~0 (
	.dataa(gnd),
	.datab(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\nco_test1|nco_ii_0|sid2c|sin_reg [10]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|sin_rom_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d~0 .lut_mask = 16'hC000;
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N21
dffeas \nco_test1|nco_ii_0|sid2c|sin_rom_d[10] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|sin_rom_d~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|sin_rom_d [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d[10] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N22
cycloneive_lcell_comb \nco_test1|nco_ii_0|rot|sin_o~1 (
	.dataa(\nco_test1|nco_ii_0|sid2c|cos_rom_d [10]),
	.datab(\nco_test1|nco_ii_0|tdl|seg_rot [2]),
	.datac(\nco_test1|nco_ii_0|rot|sin_o[10]~0_combout ),
	.datad(\nco_test1|nco_ii_0|sid2c|sin_rom_d [10]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|rot|sin_o~1_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|rot|sin_o~1 .lut_mask = 16'hE3E0;
defparam \nco_test1|nco_ii_0|rot|sin_o~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|sin_rom_2c[10]~32 (
	.dataa(\nco_test1|nco_ii_0|sid2c|sin_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[9]~31 ),
	.combout(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[10]~32_combout ),
	.cout(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[10]~33 ));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[10]~32 .lut_mask = 16'h5A05;
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[10]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N27
dffeas \nco_test1|nco_ii_0|sid2c|sin_rom_2c[10] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[10]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|sin_rom_2c [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[10] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N8
cycloneive_lcell_comb \nco_test1|nco_ii_0|rot|sin_o~2 (
	.dataa(\nco_test1|nco_ii_0|sid2c|cos_rom_2c [10]),
	.datab(\nco_test1|nco_ii_0|tdl|seg_rot [2]),
	.datac(\nco_test1|nco_ii_0|rot|sin_o~1_combout ),
	.datad(\nco_test1|nco_ii_0|sid2c|sin_rom_2c [10]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|rot|sin_o~2_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|rot|sin_o~2 .lut_mask = 16'hBCB0;
defparam \nco_test1|nco_ii_0|rot|sin_o~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N9
dffeas \nco_test1|nco_ii_0|rot|sin_o[10] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|rot|sin_o~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|rot|sin_o [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|rot|sin_o[10] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|rot|sin_o[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N14
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux122|data_out~0 (
	.dataa(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\nco_test1|nco_ii_0|rot|sin_o [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux122|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux122|data_out~0 .lut_mask = 16'h8080;
defparam \nco_test1|nco_ii_0|ux122|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N15
dffeas \nco_test1|nco_ii_0|ux122|data_out[10] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux122|data_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux122|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux122|data_out[10] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux122|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N18
cycloneive_lcell_comb \tlv5618a_device1|BUFFER~0 (
// Equation(s):
// \tlv5618a_device1|BUFFER~0_combout  = (\nco_test1|nco_ii_0|ux122|data_out [10] & (!\tlv5618a_device1|tlv5618a_interface1|busy~q  & \tlv5618a_device1|ab~q ))

	.dataa(\nco_test1|nco_ii_0|ux122|data_out [10]),
	.datab(\tlv5618a_device1|tlv5618a_interface1|busy~q ),
	.datac(gnd),
	.datad(\tlv5618a_device1|ab~q ),
	.cin(gnd),
	.combout(\tlv5618a_device1|BUFFER~0_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|BUFFER~0 .lut_mask = 16'h2200;
defparam \tlv5618a_device1|BUFFER~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N19
dffeas \tlv5618a_device1|BUFFER[10] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tlv5618a_device1|BUFFER~0_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlv5618a_device1|R1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|BUFFER [10]),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|BUFFER[10] .is_wysiwyg = "true";
defparam \tlv5618a_device1|BUFFER[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
cycloneive_lcell_comb \tlv5618a_device1|tlv5618a_interface1|DATA[10]~feeder (
// Equation(s):
// \tlv5618a_device1|tlv5618a_interface1|DATA[10]~feeder_combout  = \tlv5618a_device1|BUFFER [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tlv5618a_device1|BUFFER [10]),
	.cin(gnd),
	.combout(\tlv5618a_device1|tlv5618a_interface1|DATA[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|DATA[10]~feeder .lut_mask = 16'hFF00;
defparam \tlv5618a_device1|tlv5618a_interface1|DATA[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N25
dffeas \tlv5618a_device1|tlv5618a_interface1|DATA[10] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tlv5618a_device1|tlv5618a_interface1|DATA[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlv5618a_device1|tlv5618a_interface1|DATA[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|tlv5618a_interface1|DATA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|DATA[10] .is_wysiwyg = "true";
defparam \tlv5618a_device1|tlv5618a_interface1|DATA[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|cos_rom_2c[11]~34 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[10]~33 ),
	.combout(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[11]~34_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[11]~34 .lut_mask = 16'h0F0F;
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[11]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N27
dffeas \nco_test1|nco_ii_0|sid2c|cos_rom_2c[11] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[11]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|cos_rom_2c [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[11] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|sin_rom_2c[11]~34 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[10]~33 ),
	.combout(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[11]~34_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[11]~34 .lut_mask = 16'h0F0F;
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[11]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N29
dffeas \nco_test1|nco_ii_0|sid2c|sin_rom_2c[11] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[11]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|sin_rom_2c [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[11] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
cycloneive_lcell_comb \nco_test1|nco_ii_0|rot|Mux0~0 (
	.dataa(\nco_test1|nco_ii_0|rot|sin_o[10]~0_combout ),
	.datab(\nco_test1|nco_ii_0|sid2c|cos_rom_2c [11]),
	.datac(\nco_test1|nco_ii_0|tdl|seg_rot [2]),
	.datad(\nco_test1|nco_ii_0|sid2c|sin_rom_2c [11]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|rot|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|rot|Mux0~0 .lut_mask = 16'hD080;
defparam \nco_test1|nco_ii_0|rot|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N17
dffeas \nco_test1|nco_ii_0|rot|sin_o[11] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|rot|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|rot|sin_o [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|rot|sin_o[11] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|rot|sin_o[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N22
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux122|data_out~3 (
	.dataa(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\nco_test1|nco_ii_0|rot|sin_o [11]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux122|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux122|data_out~3 .lut_mask = 16'hA000;
defparam \nco_test1|nco_ii_0|ux122|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N23
dffeas \nco_test1|nco_ii_0|ux122|data_out[11] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux122|data_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux122|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux122|data_out[11] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux122|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N16
cycloneive_lcell_comb \tlv5618a_device1|BUFFER~3 (
// Equation(s):
// \tlv5618a_device1|BUFFER~3_combout  = (\tlv5618a_device1|ab~q  & (!\nco_test1|nco_ii_0|ux122|data_out [11] & !\tlv5618a_device1|tlv5618a_interface1|busy~q ))

	.dataa(\tlv5618a_device1|ab~q ),
	.datab(\nco_test1|nco_ii_0|ux122|data_out [11]),
	.datac(gnd),
	.datad(\tlv5618a_device1|tlv5618a_interface1|busy~q ),
	.cin(gnd),
	.combout(\tlv5618a_device1|BUFFER~3_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|BUFFER~3 .lut_mask = 16'h0022;
defparam \tlv5618a_device1|BUFFER~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N17
dffeas \tlv5618a_device1|BUFFER[11] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tlv5618a_device1|BUFFER~3_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlv5618a_device1|R1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|BUFFER [11]),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|BUFFER[11] .is_wysiwyg = "true";
defparam \tlv5618a_device1|BUFFER[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N7
dffeas \tlv5618a_device1|tlv5618a_interface1|DATA[11] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tlv5618a_device1|BUFFER [11]),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tlv5618a_device1|tlv5618a_interface1|DATA[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|tlv5618a_interface1|DATA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|DATA[11] .is_wysiwyg = "true";
defparam \tlv5618a_device1|tlv5618a_interface1|DATA[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N6
cycloneive_lcell_comb \tlv5618a_device1|tlv5618a_interface1|Mux0~1 (
// Equation(s):
// \tlv5618a_device1|tlv5618a_interface1|Mux0~1_combout  = (\tlv5618a_device1|tlv5618a_interface1|Mux0~0_combout  & (((\tlv5618a_device1|tlv5618a_interface1|DATA [11]) # (\tlv5618a_device1|tlv5618a_interface1|cnt [1])))) # 
// (!\tlv5618a_device1|tlv5618a_interface1|Mux0~0_combout  & (\tlv5618a_device1|tlv5618a_interface1|DATA [10] & ((!\tlv5618a_device1|tlv5618a_interface1|cnt [1]))))

	.dataa(\tlv5618a_device1|tlv5618a_interface1|Mux0~0_combout ),
	.datab(\tlv5618a_device1|tlv5618a_interface1|DATA [10]),
	.datac(\tlv5618a_device1|tlv5618a_interface1|DATA [11]),
	.datad(\tlv5618a_device1|tlv5618a_interface1|cnt [1]),
	.cin(gnd),
	.combout(\tlv5618a_device1|tlv5618a_interface1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|Mux0~1 .lut_mask = 16'hAAE4;
defparam \tlv5618a_device1|tlv5618a_interface1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|cos_rom_d~4 (
	.dataa(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\nco_test1|nco_ii_0|sid2c|cos_reg [6]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|cos_rom_d~4_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d~4 .lut_mask = 16'hA000;
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N27
dffeas \nco_test1|nco_ii_0|sid2c|cos_rom_d[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|cos_rom_d~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|cos_rom_d [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d[6] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N28
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|sin_rom_d~4 (
	.dataa(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(gnd),
	.datac(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\nco_test1|nco_ii_0|sid2c|sin_reg [6]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|sin_rom_d~4_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d~4 .lut_mask = 16'hA000;
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N29
dffeas \nco_test1|nco_ii_0|sid2c|sin_rom_d[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|sin_rom_d~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|sin_rom_d [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d[6] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N30
cycloneive_lcell_comb \nco_test1|nco_ii_0|rot|sin_o~9 (
	.dataa(\nco_test1|nco_ii_0|sid2c|cos_rom_d [6]),
	.datab(\nco_test1|nco_ii_0|tdl|seg_rot [2]),
	.datac(\nco_test1|nco_ii_0|rot|sin_o[10]~0_combout ),
	.datad(\nco_test1|nco_ii_0|sid2c|sin_rom_d [6]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|rot|sin_o~9_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|rot|sin_o~9 .lut_mask = 16'hE3E0;
defparam \nco_test1|nco_ii_0|rot|sin_o~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N17
dffeas \nco_test1|nco_ii_0|sid2c|cos_rom_2c[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[6]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|cos_rom_2c [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[6] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N19
dffeas \nco_test1|nco_ii_0|sid2c|sin_rom_2c[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[6]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|sin_rom_2c [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[6] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
cycloneive_lcell_comb \nco_test1|nco_ii_0|rot|sin_o~10 (
	.dataa(\nco_test1|nco_ii_0|rot|sin_o~9_combout ),
	.datab(\nco_test1|nco_ii_0|sid2c|cos_rom_2c [6]),
	.datac(\nco_test1|nco_ii_0|sid2c|sin_rom_2c [6]),
	.datad(\nco_test1|nco_ii_0|tdl|seg_rot [2]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|rot|sin_o~10_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|rot|sin_o~10 .lut_mask = 16'hD8AA;
defparam \nco_test1|nco_ii_0|rot|sin_o~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N25
dffeas \nco_test1|nco_ii_0|rot|sin_o[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|rot|sin_o~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|rot|sin_o [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|rot|sin_o[6] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|rot|sin_o[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N20
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux122|data_out~5 (
	.dataa(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\nco_test1|nco_ii_0|rot|sin_o [6]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux122|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux122|data_out~5 .lut_mask = 16'hA000;
defparam \nco_test1|nco_ii_0|ux122|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N21
dffeas \nco_test1|nco_ii_0|ux122|data_out[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux122|data_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux122|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux122|data_out[6] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux122|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N28
cycloneive_lcell_comb \tlv5618a_device1|BUFFER~5 (
// Equation(s):
// \tlv5618a_device1|BUFFER~5_combout  = (\tlv5618a_device1|ab~q  & (\nco_test1|nco_ii_0|ux122|data_out [6] & !\tlv5618a_device1|tlv5618a_interface1|busy~q ))

	.dataa(\tlv5618a_device1|ab~q ),
	.datab(gnd),
	.datac(\nco_test1|nco_ii_0|ux122|data_out [6]),
	.datad(\tlv5618a_device1|tlv5618a_interface1|busy~q ),
	.cin(gnd),
	.combout(\tlv5618a_device1|BUFFER~5_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|BUFFER~5 .lut_mask = 16'h00A0;
defparam \tlv5618a_device1|BUFFER~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N29
dffeas \tlv5618a_device1|BUFFER[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tlv5618a_device1|BUFFER~5_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlv5618a_device1|R1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|BUFFER [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|BUFFER[6] .is_wysiwyg = "true";
defparam \tlv5618a_device1|BUFFER[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N18
cycloneive_lcell_comb \tlv5618a_device1|tlv5618a_interface1|DATA[6]~feeder (
// Equation(s):
// \tlv5618a_device1|tlv5618a_interface1|DATA[6]~feeder_combout  = \tlv5618a_device1|BUFFER [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tlv5618a_device1|BUFFER [6]),
	.cin(gnd),
	.combout(\tlv5618a_device1|tlv5618a_interface1|DATA[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|DATA[6]~feeder .lut_mask = 16'hFF00;
defparam \tlv5618a_device1|tlv5618a_interface1|DATA[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N19
dffeas \tlv5618a_device1|tlv5618a_interface1|DATA[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tlv5618a_device1|tlv5618a_interface1|DATA[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlv5618a_device1|tlv5618a_interface1|DATA[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|tlv5618a_interface1|DATA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|DATA[6] .is_wysiwyg = "true";
defparam \tlv5618a_device1|tlv5618a_interface1|DATA[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N30
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|cos_rom_d~5 (
	.dataa(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(gnd),
	.datac(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\nco_test1|nco_ii_0|sid2c|cos_reg [4]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|cos_rom_d~5_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d~5 .lut_mask = 16'hA000;
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N31
dffeas \nco_test1|nco_ii_0|sid2c|cos_rom_d[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|cos_rom_d~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|cos_rom_d [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d[4] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N16
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|sin_rom_d~5 (
	.dataa(gnd),
	.datab(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\nco_test1|nco_ii_0|sid2c|sin_reg [4]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|sin_rom_d~5_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d~5 .lut_mask = 16'hC000;
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N17
dffeas \nco_test1|nco_ii_0|sid2c|sin_rom_d[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|sin_rom_d~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|sin_rom_d [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d[4] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N26
cycloneive_lcell_comb \nco_test1|nco_ii_0|rot|sin_o~11 (
	.dataa(\nco_test1|nco_ii_0|sid2c|cos_rom_d [4]),
	.datab(\nco_test1|nco_ii_0|tdl|seg_rot [2]),
	.datac(\nco_test1|nco_ii_0|rot|sin_o[10]~0_combout ),
	.datad(\nco_test1|nco_ii_0|sid2c|sin_rom_d [4]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|rot|sin_o~11_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|rot|sin_o~11 .lut_mask = 16'hE3E0;
defparam \nco_test1|nco_ii_0|rot|sin_o~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N15
dffeas \nco_test1|nco_ii_0|sid2c|sin_rom_2c[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|sin_rom_2c [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[4] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N13
dffeas \nco_test1|nco_ii_0|sid2c|cos_rom_2c[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|cos_rom_2c [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[4] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N18
cycloneive_lcell_comb \nco_test1|nco_ii_0|rot|sin_o~12 (
	.dataa(\nco_test1|nco_ii_0|rot|sin_o~11_combout ),
	.datab(\nco_test1|nco_ii_0|tdl|seg_rot [2]),
	.datac(\nco_test1|nco_ii_0|sid2c|sin_rom_2c [4]),
	.datad(\nco_test1|nco_ii_0|sid2c|cos_rom_2c [4]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|rot|sin_o~12_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|rot|sin_o~12 .lut_mask = 16'hEA62;
defparam \nco_test1|nco_ii_0|rot|sin_o~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N19
dffeas \nco_test1|nco_ii_0|rot|sin_o[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|rot|sin_o~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|rot|sin_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|rot|sin_o[4] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|rot|sin_o[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N0
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux122|data_out~6 (
	.dataa(gnd),
	.datab(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\nco_test1|nco_ii_0|rot|sin_o [4]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux122|data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux122|data_out~6 .lut_mask = 16'hC000;
defparam \nco_test1|nco_ii_0|ux122|data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N1
dffeas \nco_test1|nco_ii_0|ux122|data_out[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux122|data_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux122|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux122|data_out[4] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux122|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N14
cycloneive_lcell_comb \tlv5618a_device1|BUFFER~6 (
// Equation(s):
// \tlv5618a_device1|BUFFER~6_combout  = (\tlv5618a_device1|ab~q  & (\nco_test1|nco_ii_0|ux122|data_out [4] & !\tlv5618a_device1|tlv5618a_interface1|busy~q ))

	.dataa(\tlv5618a_device1|ab~q ),
	.datab(gnd),
	.datac(\nco_test1|nco_ii_0|ux122|data_out [4]),
	.datad(\tlv5618a_device1|tlv5618a_interface1|busy~q ),
	.cin(gnd),
	.combout(\tlv5618a_device1|BUFFER~6_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|BUFFER~6 .lut_mask = 16'h00A0;
defparam \tlv5618a_device1|BUFFER~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N15
dffeas \tlv5618a_device1|BUFFER[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tlv5618a_device1|BUFFER~6_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlv5618a_device1|R1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|BUFFER [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|BUFFER[4] .is_wysiwyg = "true";
defparam \tlv5618a_device1|BUFFER[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N21
dffeas \tlv5618a_device1|tlv5618a_interface1|DATA[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tlv5618a_device1|BUFFER [4]),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tlv5618a_device1|tlv5618a_interface1|DATA[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|tlv5618a_interface1|DATA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|DATA[4] .is_wysiwyg = "true";
defparam \tlv5618a_device1|tlv5618a_interface1|DATA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N20
cycloneive_lcell_comb \tlv5618a_device1|tlv5618a_interface1|Mux0~2 (
// Equation(s):
// \tlv5618a_device1|tlv5618a_interface1|Mux0~2_combout  = (\tlv5618a_device1|tlv5618a_interface1|cnt [0] & ((\tlv5618a_device1|tlv5618a_interface1|cnt [1] & ((\tlv5618a_device1|tlv5618a_interface1|DATA [4]))) # (!\tlv5618a_device1|tlv5618a_interface1|cnt 
// [1] & (\tlv5618a_device1|tlv5618a_interface1|DATA [6])))) # (!\tlv5618a_device1|tlv5618a_interface1|cnt [0] & (((!\tlv5618a_device1|tlv5618a_interface1|cnt [1]))))

	.dataa(\tlv5618a_device1|tlv5618a_interface1|cnt [0]),
	.datab(\tlv5618a_device1|tlv5618a_interface1|DATA [6]),
	.datac(\tlv5618a_device1|tlv5618a_interface1|DATA [4]),
	.datad(\tlv5618a_device1|tlv5618a_interface1|cnt [1]),
	.cin(gnd),
	.combout(\tlv5618a_device1|tlv5618a_interface1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|Mux0~2 .lut_mask = 16'hA0DD;
defparam \tlv5618a_device1|tlv5618a_interface1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|cos_rom_d~6 (
	.dataa(gnd),
	.datab(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\nco_test1|nco_ii_0|sid2c|cos_reg [7]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|cos_rom_d~6_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d~6 .lut_mask = 16'hC000;
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N19
dffeas \nco_test1|nco_ii_0|sid2c|cos_rom_d[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|cos_rom_d~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|cos_rom_d [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d[7] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N21
dffeas \nco_test1|nco_ii_0|sid2c|sin_rom_2c[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[7]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|sin_rom_2c [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[7] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N2
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|sin_rom_d~6 (
	.dataa(gnd),
	.datab(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\nco_test1|nco_ii_0|sid2c|sin_reg [7]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|sin_rom_d~6_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d~6 .lut_mask = 16'hC000;
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N3
dffeas \nco_test1|nco_ii_0|sid2c|sin_rom_d[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|sin_rom_d~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|sin_rom_d [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d[7] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N4
cycloneive_lcell_comb \nco_test1|nco_ii_0|rot|sin_o~13 (
	.dataa(\nco_test1|nco_ii_0|sid2c|sin_rom_2c [7]),
	.datab(\nco_test1|nco_ii_0|tdl|seg_rot [2]),
	.datac(\nco_test1|nco_ii_0|rot|sin_o[10]~0_combout ),
	.datad(\nco_test1|nco_ii_0|sid2c|sin_rom_d [7]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|rot|sin_o~13_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|rot|sin_o~13 .lut_mask = 16'hCBC8;
defparam \nco_test1|nco_ii_0|rot|sin_o~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N19
dffeas \nco_test1|nco_ii_0|sid2c|cos_rom_2c[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[7]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|cos_rom_2c [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[7] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
cycloneive_lcell_comb \nco_test1|nco_ii_0|rot|sin_o~14 (
	.dataa(\nco_test1|nco_ii_0|sid2c|cos_rom_d [7]),
	.datab(\nco_test1|nco_ii_0|rot|sin_o[10]~0_combout ),
	.datac(\nco_test1|nco_ii_0|rot|sin_o~13_combout ),
	.datad(\nco_test1|nco_ii_0|sid2c|cos_rom_2c [7]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|rot|sin_o~14_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|rot|sin_o~14 .lut_mask = 16'hF838;
defparam \nco_test1|nco_ii_0|rot|sin_o~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N19
dffeas \nco_test1|nco_ii_0|rot|sin_o[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|rot|sin_o~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|rot|sin_o [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|rot|sin_o[7] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|rot|sin_o[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N0
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux122|data_out~7 (
	.dataa(gnd),
	.datab(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\nco_test1|nco_ii_0|rot|sin_o [7]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux122|data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux122|data_out~7 .lut_mask = 16'hC000;
defparam \nco_test1|nco_ii_0|ux122|data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N1
dffeas \nco_test1|nco_ii_0|ux122|data_out[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux122|data_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux122|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux122|data_out[7] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux122|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N24
cycloneive_lcell_comb \tlv5618a_device1|BUFFER~7 (
// Equation(s):
// \tlv5618a_device1|BUFFER~7_combout  = (\tlv5618a_device1|ab~q  & (\nco_test1|nco_ii_0|ux122|data_out [7] & !\tlv5618a_device1|tlv5618a_interface1|busy~q ))

	.dataa(\tlv5618a_device1|ab~q ),
	.datab(gnd),
	.datac(\nco_test1|nco_ii_0|ux122|data_out [7]),
	.datad(\tlv5618a_device1|tlv5618a_interface1|busy~q ),
	.cin(gnd),
	.combout(\tlv5618a_device1|BUFFER~7_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|BUFFER~7 .lut_mask = 16'h00A0;
defparam \tlv5618a_device1|BUFFER~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N25
dffeas \tlv5618a_device1|BUFFER[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tlv5618a_device1|BUFFER~7_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlv5618a_device1|R1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|BUFFER [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|BUFFER[7] .is_wysiwyg = "true";
defparam \tlv5618a_device1|BUFFER[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N15
dffeas \tlv5618a_device1|tlv5618a_interface1|DATA[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tlv5618a_device1|BUFFER [7]),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tlv5618a_device1|tlv5618a_interface1|DATA[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|tlv5618a_interface1|DATA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|DATA[7] .is_wysiwyg = "true";
defparam \tlv5618a_device1|tlv5618a_interface1|DATA[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N15
dffeas \nco_test1|nco_ii_0|sid2c|cos_rom_2c[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[5]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|cos_rom_2c [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[5] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N17
dffeas \nco_test1|nco_ii_0|sid2c|sin_rom_2c[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[5]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|sin_rom_2c [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[5] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N30
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|sin_rom_d~3 (
	.dataa(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(\nco_test1|nco_ii_0|sid2c|sin_reg [5]),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(gnd),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|sin_rom_d~3_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d~3 .lut_mask = 16'h8080;
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N31
dffeas \nco_test1|nco_ii_0|sid2c|sin_rom_d[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|sin_rom_d~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|sin_rom_d [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d[5] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N0
cycloneive_lcell_comb \nco_test1|nco_ii_0|rot|sin_o~7 (
	.dataa(\nco_test1|nco_ii_0|tdl|seg_rot [2]),
	.datab(\nco_test1|nco_ii_0|sid2c|sin_rom_2c [5]),
	.datac(\nco_test1|nco_ii_0|sid2c|sin_rom_d [5]),
	.datad(\nco_test1|nco_ii_0|rot|sin_o[10]~0_combout ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|rot|sin_o~7_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|rot|sin_o~7 .lut_mask = 16'hAAD8;
defparam \nco_test1|nco_ii_0|rot|sin_o~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|cos_rom_d~3 (
	.dataa(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\nco_test1|nco_ii_0|sid2c|cos_reg [5]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|cos_rom_d~3_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d~3 .lut_mask = 16'hA000;
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N5
dffeas \nco_test1|nco_ii_0|sid2c|cos_rom_d[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|cos_rom_d~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|cos_rom_d [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d[5] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N2
cycloneive_lcell_comb \nco_test1|nco_ii_0|rot|sin_o~8 (
	.dataa(\nco_test1|nco_ii_0|sid2c|cos_rom_2c [5]),
	.datab(\nco_test1|nco_ii_0|rot|sin_o~7_combout ),
	.datac(\nco_test1|nco_ii_0|sid2c|cos_rom_d [5]),
	.datad(\nco_test1|nco_ii_0|rot|sin_o[10]~0_combout ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|rot|sin_o~8_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|rot|sin_o~8 .lut_mask = 16'hB8CC;
defparam \nco_test1|nco_ii_0|rot|sin_o~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N3
dffeas \nco_test1|nco_ii_0|rot|sin_o[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|rot|sin_o~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|rot|sin_o [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|rot|sin_o[5] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|rot|sin_o[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux122|data_out~4 (
	.dataa(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\nco_test1|nco_ii_0|rot|sin_o [5]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux122|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux122|data_out~4 .lut_mask = 16'hA000;
defparam \nco_test1|nco_ii_0|ux122|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N25
dffeas \nco_test1|nco_ii_0|ux122|data_out[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux122|data_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux122|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux122|data_out[5] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux122|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N10
cycloneive_lcell_comb \tlv5618a_device1|BUFFER~4 (
// Equation(s):
// \tlv5618a_device1|BUFFER~4_combout  = ((\nco_test1|nco_ii_0|ux122|data_out [5]) # (\tlv5618a_device1|tlv5618a_interface1|busy~q )) # (!\tlv5618a_device1|ab~q )

	.dataa(\tlv5618a_device1|ab~q ),
	.datab(\nco_test1|nco_ii_0|ux122|data_out [5]),
	.datac(gnd),
	.datad(\tlv5618a_device1|tlv5618a_interface1|busy~q ),
	.cin(gnd),
	.combout(\tlv5618a_device1|BUFFER~4_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|BUFFER~4 .lut_mask = 16'hFFDD;
defparam \tlv5618a_device1|BUFFER~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N11
dffeas \tlv5618a_device1|BUFFER[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tlv5618a_device1|BUFFER~4_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlv5618a_device1|R1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|BUFFER [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|BUFFER[5] .is_wysiwyg = "true";
defparam \tlv5618a_device1|BUFFER[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N17
dffeas \tlv5618a_device1|tlv5618a_interface1|DATA[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tlv5618a_device1|BUFFER [5]),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tlv5618a_device1|tlv5618a_interface1|DATA[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|tlv5618a_interface1|DATA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|DATA[5] .is_wysiwyg = "true";
defparam \tlv5618a_device1|tlv5618a_interface1|DATA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N14
cycloneive_lcell_comb \tlv5618a_device1|tlv5618a_interface1|Mux0~3 (
// Equation(s):
// \tlv5618a_device1|tlv5618a_interface1|Mux0~3_combout  = (\tlv5618a_device1|tlv5618a_interface1|cnt [0] & (\tlv5618a_device1|tlv5618a_interface1|Mux0~2_combout )) # (!\tlv5618a_device1|tlv5618a_interface1|cnt [0] & 
// ((\tlv5618a_device1|tlv5618a_interface1|Mux0~2_combout  & (\tlv5618a_device1|tlv5618a_interface1|DATA [7])) # (!\tlv5618a_device1|tlv5618a_interface1|Mux0~2_combout  & ((\tlv5618a_device1|tlv5618a_interface1|DATA [5])))))

	.dataa(\tlv5618a_device1|tlv5618a_interface1|cnt [0]),
	.datab(\tlv5618a_device1|tlv5618a_interface1|Mux0~2_combout ),
	.datac(\tlv5618a_device1|tlv5618a_interface1|DATA [7]),
	.datad(\tlv5618a_device1|tlv5618a_interface1|DATA [5]),
	.cin(gnd),
	.combout(\tlv5618a_device1|tlv5618a_interface1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|Mux0~3 .lut_mask = 16'hD9C8;
defparam \tlv5618a_device1|tlv5618a_interface1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N11
dffeas \nco_test1|nco_ii_0|sid2c|sin_rom_2c[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|sin_rom_2c [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[2] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N9
dffeas \nco_test1|nco_ii_0|sid2c|cos_rom_2c[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|cos_rom_2c [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[2] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N22
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|cos_rom_d~7 (
	.dataa(gnd),
	.datab(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\nco_test1|nco_ii_0|sid2c|cos_reg [2]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|cos_rom_d~7_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d~7 .lut_mask = 16'hC000;
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N23
dffeas \nco_test1|nco_ii_0|sid2c|cos_rom_d[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|cos_rom_d~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|cos_rom_d [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d[2] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|sin_rom_d~7 (
	.dataa(gnd),
	.datab(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\nco_test1|nco_ii_0|sid2c|sin_reg [2]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|sin_rom_d~7_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d~7 .lut_mask = 16'hC000;
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N9
dffeas \nco_test1|nco_ii_0|sid2c|sin_rom_d[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|sin_rom_d~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|sin_rom_d [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d[2] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N10
cycloneive_lcell_comb \nco_test1|nco_ii_0|rot|sin_o~15 (
	.dataa(\nco_test1|nco_ii_0|sid2c|cos_rom_d [2]),
	.datab(\nco_test1|nco_ii_0|rot|sin_o[10]~0_combout ),
	.datac(\nco_test1|nco_ii_0|sid2c|sin_rom_d [2]),
	.datad(\nco_test1|nco_ii_0|tdl|seg_rot [2]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|rot|sin_o~15_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|rot|sin_o~15 .lut_mask = 16'hCCB8;
defparam \nco_test1|nco_ii_0|rot|sin_o~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
cycloneive_lcell_comb \nco_test1|nco_ii_0|rot|sin_o~16 (
	.dataa(\nco_test1|nco_ii_0|sid2c|sin_rom_2c [2]),
	.datab(\nco_test1|nco_ii_0|tdl|seg_rot [2]),
	.datac(\nco_test1|nco_ii_0|sid2c|cos_rom_2c [2]),
	.datad(\nco_test1|nco_ii_0|rot|sin_o~15_combout ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|rot|sin_o~16_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|rot|sin_o~16 .lut_mask = 16'hF388;
defparam \nco_test1|nco_ii_0|rot|sin_o~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N29
dffeas \nco_test1|nco_ii_0|rot|sin_o[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|rot|sin_o~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|rot|sin_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|rot|sin_o[2] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|rot|sin_o[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N26
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux122|data_out~8 (
	.dataa(gnd),
	.datab(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\nco_test1|nco_ii_0|rot|sin_o [2]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux122|data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux122|data_out~8 .lut_mask = 16'hC000;
defparam \nco_test1|nco_ii_0|ux122|data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N27
dffeas \nco_test1|nco_ii_0|ux122|data_out[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux122|data_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux122|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux122|data_out[2] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux122|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N2
cycloneive_lcell_comb \tlv5618a_device1|BUFFER~8 (
// Equation(s):
// \tlv5618a_device1|BUFFER~8_combout  = (\tlv5618a_device1|ab~q  & (\nco_test1|nco_ii_0|ux122|data_out [2] & !\tlv5618a_device1|tlv5618a_interface1|busy~q ))

	.dataa(\tlv5618a_device1|ab~q ),
	.datab(gnd),
	.datac(\nco_test1|nco_ii_0|ux122|data_out [2]),
	.datad(\tlv5618a_device1|tlv5618a_interface1|busy~q ),
	.cin(gnd),
	.combout(\tlv5618a_device1|BUFFER~8_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|BUFFER~8 .lut_mask = 16'h00A0;
defparam \tlv5618a_device1|BUFFER~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N3
dffeas \tlv5618a_device1|BUFFER[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tlv5618a_device1|BUFFER~8_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlv5618a_device1|R1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|BUFFER [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|BUFFER[2] .is_wysiwyg = "true";
defparam \tlv5618a_device1|BUFFER[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N0
cycloneive_lcell_comb \tlv5618a_device1|tlv5618a_interface1|DATA[2]~feeder (
// Equation(s):
// \tlv5618a_device1|tlv5618a_interface1|DATA[2]~feeder_combout  = \tlv5618a_device1|BUFFER [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tlv5618a_device1|BUFFER [2]),
	.cin(gnd),
	.combout(\tlv5618a_device1|tlv5618a_interface1|DATA[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|DATA[2]~feeder .lut_mask = 16'hFF00;
defparam \tlv5618a_device1|tlv5618a_interface1|DATA[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N1
dffeas \tlv5618a_device1|tlv5618a_interface1|DATA[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tlv5618a_device1|tlv5618a_interface1|DATA[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlv5618a_device1|tlv5618a_interface1|DATA[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|tlv5618a_interface1|DATA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|DATA[2] .is_wysiwyg = "true";
defparam \tlv5618a_device1|tlv5618a_interface1|DATA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|sin_rom_d~8 (
	.dataa(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\nco_test1|nco_ii_0|sid2c|sin_reg [1]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|sin_rom_d~8_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d~8 .lut_mask = 16'hA000;
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N29
dffeas \nco_test1|nco_ii_0|sid2c|sin_rom_d[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|sin_rom_d~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|sin_rom_d [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d[1] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N9
dffeas \nco_test1|nco_ii_0|sid2c|sin_rom_2c[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|sin_rom_2c [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[1] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N14
cycloneive_lcell_comb \nco_test1|nco_ii_0|rot|sin_o~17 (
	.dataa(\nco_test1|nco_ii_0|rot|sin_o[10]~0_combout ),
	.datab(\nco_test1|nco_ii_0|sid2c|sin_rom_d [1]),
	.datac(\nco_test1|nco_ii_0|tdl|seg_rot [2]),
	.datad(\nco_test1|nco_ii_0|sid2c|sin_rom_2c [1]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|rot|sin_o~17_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|rot|sin_o~17 .lut_mask = 16'hF4A4;
defparam \nco_test1|nco_ii_0|rot|sin_o~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|cos_rom_d~8 (
	.dataa(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\nco_test1|nco_ii_0|sid2c|cos_reg [1]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|cos_rom_d~8_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d~8 .lut_mask = 16'hA000;
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N27
dffeas \nco_test1|nco_ii_0|sid2c|cos_rom_d[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|cos_rom_d~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|cos_rom_d [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d[1] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N7
dffeas \nco_test1|nco_ii_0|sid2c|cos_rom_2c[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|cos_rom_2c [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[1] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N20
cycloneive_lcell_comb \nco_test1|nco_ii_0|rot|sin_o~18 (
	.dataa(\nco_test1|nco_ii_0|rot|sin_o[10]~0_combout ),
	.datab(\nco_test1|nco_ii_0|rot|sin_o~17_combout ),
	.datac(\nco_test1|nco_ii_0|sid2c|cos_rom_d [1]),
	.datad(\nco_test1|nco_ii_0|sid2c|cos_rom_2c [1]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|rot|sin_o~18_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|rot|sin_o~18 .lut_mask = 16'hEC64;
defparam \nco_test1|nco_ii_0|rot|sin_o~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N21
dffeas \nco_test1|nco_ii_0|rot|sin_o[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|rot|sin_o~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|rot|sin_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|rot|sin_o[1] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|rot|sin_o[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux122|data_out~9 (
	.dataa(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\nco_test1|nco_ii_0|rot|sin_o [1]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux122|data_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux122|data_out~9 .lut_mask = 16'hA000;
defparam \nco_test1|nco_ii_0|ux122|data_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N19
dffeas \nco_test1|nco_ii_0|ux122|data_out[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux122|data_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux122|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux122|data_out[1] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux122|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N12
cycloneive_lcell_comb \tlv5618a_device1|BUFFER~9 (
// Equation(s):
// \tlv5618a_device1|BUFFER~9_combout  = (\tlv5618a_device1|ab~q  & (\nco_test1|nco_ii_0|ux122|data_out [1] & !\tlv5618a_device1|tlv5618a_interface1|busy~q ))

	.dataa(\tlv5618a_device1|ab~q ),
	.datab(\nco_test1|nco_ii_0|ux122|data_out [1]),
	.datac(gnd),
	.datad(\tlv5618a_device1|tlv5618a_interface1|busy~q ),
	.cin(gnd),
	.combout(\tlv5618a_device1|BUFFER~9_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|BUFFER~9 .lut_mask = 16'h0088;
defparam \tlv5618a_device1|BUFFER~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N13
dffeas \tlv5618a_device1|BUFFER[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tlv5618a_device1|BUFFER~9_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlv5618a_device1|R1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|BUFFER [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|BUFFER[1] .is_wysiwyg = "true";
defparam \tlv5618a_device1|BUFFER[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N3
dffeas \tlv5618a_device1|tlv5618a_interface1|DATA[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tlv5618a_device1|BUFFER [1]),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tlv5618a_device1|tlv5618a_interface1|DATA[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|tlv5618a_interface1|DATA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|DATA[1] .is_wysiwyg = "true";
defparam \tlv5618a_device1|tlv5618a_interface1|DATA[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N7
dffeas \nco_test1|nco_ii_0|sid2c|sin_rom_2c[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[0]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|sin_rom_2c [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[0] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N5
dffeas \nco_test1|nco_ii_0|sid2c|cos_rom_2c[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[0]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|cos_rom_2c [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[0] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N30
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|sin_rom_d~9 (
	.dataa(\nco_test1|nco_ii_0|sid2c|sin_reg [0]),
	.datab(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|sin_rom_d~9_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d~9 .lut_mask = 16'h8080;
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N31
dffeas \nco_test1|nco_ii_0|sid2c|sin_rom_d[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|sin_rom_d~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|sin_rom_d [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d[0] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N4
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|cos_rom_d~9 (
	.dataa(\nco_test1|nco_ii_0|sid2c|cos_reg [0]),
	.datab(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|cos_rom_d~9_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d~9 .lut_mask = 16'h8080;
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N5
dffeas \nco_test1|nco_ii_0|sid2c|cos_rom_d[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|cos_rom_d~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|cos_rom_d [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d[0] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N24
cycloneive_lcell_comb \nco_test1|nco_ii_0|rot|sin_o~19 (
	.dataa(\nco_test1|nco_ii_0|sid2c|sin_rom_d [0]),
	.datab(\nco_test1|nco_ii_0|rot|sin_o[10]~0_combout ),
	.datac(\nco_test1|nco_ii_0|sid2c|cos_rom_d [0]),
	.datad(\nco_test1|nco_ii_0|tdl|seg_rot [2]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|rot|sin_o~19_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|rot|sin_o~19 .lut_mask = 16'hCCE2;
defparam \nco_test1|nco_ii_0|rot|sin_o~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N28
cycloneive_lcell_comb \nco_test1|nco_ii_0|rot|sin_o~20 (
	.dataa(\nco_test1|nco_ii_0|sid2c|sin_rom_2c [0]),
	.datab(\nco_test1|nco_ii_0|tdl|seg_rot [2]),
	.datac(\nco_test1|nco_ii_0|sid2c|cos_rom_2c [0]),
	.datad(\nco_test1|nco_ii_0|rot|sin_o~19_combout ),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|rot|sin_o~20_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|rot|sin_o~20 .lut_mask = 16'hF388;
defparam \nco_test1|nco_ii_0|rot|sin_o~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N29
dffeas \nco_test1|nco_ii_0|rot|sin_o[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|rot|sin_o~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|rot|sin_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|rot|sin_o[0] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|rot|sin_o[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N4
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux122|data_out~10 (
	.dataa(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datab(gnd),
	.datac(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datad(\nco_test1|nco_ii_0|rot|sin_o [0]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux122|data_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux122|data_out~10 .lut_mask = 16'hA000;
defparam \nco_test1|nco_ii_0|ux122|data_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N5
dffeas \nco_test1|nco_ii_0|ux122|data_out[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux122|data_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux122|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux122|data_out[0] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux122|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N22
cycloneive_lcell_comb \tlv5618a_device1|BUFFER~10 (
// Equation(s):
// \tlv5618a_device1|BUFFER~10_combout  = (\tlv5618a_device1|ab~q  & (\nco_test1|nco_ii_0|ux122|data_out [0] & !\tlv5618a_device1|tlv5618a_interface1|busy~q ))

	.dataa(\tlv5618a_device1|ab~q ),
	.datab(gnd),
	.datac(\nco_test1|nco_ii_0|ux122|data_out [0]),
	.datad(\tlv5618a_device1|tlv5618a_interface1|busy~q ),
	.cin(gnd),
	.combout(\tlv5618a_device1|BUFFER~10_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|BUFFER~10 .lut_mask = 16'h00A0;
defparam \tlv5618a_device1|BUFFER~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N23
dffeas \tlv5618a_device1|BUFFER[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tlv5618a_device1|BUFFER~10_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlv5618a_device1|R1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|BUFFER [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|BUFFER[0] .is_wysiwyg = "true";
defparam \tlv5618a_device1|BUFFER[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N5
dffeas \tlv5618a_device1|tlv5618a_interface1|DATA[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tlv5618a_device1|BUFFER [0]),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tlv5618a_device1|tlv5618a_interface1|DATA[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|tlv5618a_interface1|DATA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|DATA[0] .is_wysiwyg = "true";
defparam \tlv5618a_device1|tlv5618a_interface1|DATA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N4
cycloneive_lcell_comb \tlv5618a_device1|tlv5618a_interface1|Mux0~4 (
// Equation(s):
// \tlv5618a_device1|tlv5618a_interface1|Mux0~4_combout  = (\tlv5618a_device1|tlv5618a_interface1|cnt [0] & (((\tlv5618a_device1|tlv5618a_interface1|DATA [0] & \tlv5618a_device1|tlv5618a_interface1|cnt [1])))) # (!\tlv5618a_device1|tlv5618a_interface1|cnt 
// [0] & ((\tlv5618a_device1|tlv5618a_interface1|DATA [1]) # ((!\tlv5618a_device1|tlv5618a_interface1|cnt [1]))))

	.dataa(\tlv5618a_device1|tlv5618a_interface1|cnt [0]),
	.datab(\tlv5618a_device1|tlv5618a_interface1|DATA [1]),
	.datac(\tlv5618a_device1|tlv5618a_interface1|DATA [0]),
	.datad(\tlv5618a_device1|tlv5618a_interface1|cnt [1]),
	.cin(gnd),
	.combout(\tlv5618a_device1|tlv5618a_interface1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|Mux0~4 .lut_mask = 16'hE455;
defparam \tlv5618a_device1|tlv5618a_interface1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N13
dffeas \nco_test1|nco_ii_0|sid2c|sin_rom_2c[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|sin_rom_2c[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|sin_rom_2c [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[3] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_2c[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N18
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|sin_rom_d~10 (
	.dataa(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\nco_test1|nco_ii_0|sid2c|sin_reg [3]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|sin_rom_d~10_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d~10 .lut_mask = 16'hA000;
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N19
dffeas \nco_test1|nco_ii_0|sid2c|sin_rom_d[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|sin_rom_d~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|sin_rom_d [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d[3] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|sin_rom_d[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N4
cycloneive_lcell_comb \nco_test1|nco_ii_0|rot|sin_o~21 (
	.dataa(\nco_test1|nco_ii_0|tdl|seg_rot [2]),
	.datab(\nco_test1|nco_ii_0|rot|sin_o[10]~0_combout ),
	.datac(\nco_test1|nco_ii_0|sid2c|sin_rom_2c [3]),
	.datad(\nco_test1|nco_ii_0|sid2c|sin_rom_d [3]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|rot|sin_o~21_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|rot|sin_o~21 .lut_mask = 16'hB9A8;
defparam \nco_test1|nco_ii_0|rot|sin_o~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N8
cycloneive_lcell_comb \nco_test1|nco_ii_0|sid2c|cos_rom_d~10 (
	.dataa(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\nco_test1|nco_ii_0|sid2c|cos_reg [3]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|sid2c|cos_rom_d~10_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d~10 .lut_mask = 16'hA000;
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N9
dffeas \nco_test1|nco_ii_0|sid2c|cos_rom_d[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|cos_rom_d~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|cos_rom_d [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d[3] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_d[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N11
dffeas \nco_test1|nco_ii_0|sid2c|cos_rom_2c[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|sid2c|cos_rom_2c[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|sid2c|cos_rom_2c [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[3] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|sid2c|cos_rom_2c[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N10
cycloneive_lcell_comb \nco_test1|nco_ii_0|rot|sin_o~22 (
	.dataa(\nco_test1|nco_ii_0|rot|sin_o[10]~0_combout ),
	.datab(\nco_test1|nco_ii_0|rot|sin_o~21_combout ),
	.datac(\nco_test1|nco_ii_0|sid2c|cos_rom_d [3]),
	.datad(\nco_test1|nco_ii_0|sid2c|cos_rom_2c [3]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|rot|sin_o~22_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|rot|sin_o~22 .lut_mask = 16'hEC64;
defparam \nco_test1|nco_ii_0|rot|sin_o~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N11
dffeas \nco_test1|nco_ii_0|rot|sin_o[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|rot|sin_o~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PLL1|altpll_component|auto_generated|locked~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|rot|sin_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|rot|sin_o[3] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|rot|sin_o[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N14
cycloneive_lcell_comb \nco_test1|nco_ii_0|ux122|data_out~11 (
	.dataa(\PLL1|altpll_component|auto_generated|pll_lock_sync~q ),
	.datab(gnd),
	.datac(\PLL1|altpll_component|auto_generated|wire_pll1_locked ),
	.datad(\nco_test1|nco_ii_0|rot|sin_o [3]),
	.cin(gnd),
	.combout(\nco_test1|nco_ii_0|ux122|data_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux122|data_out~11 .lut_mask = 16'hA000;
defparam \nco_test1|nco_ii_0|ux122|data_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N15
dffeas \nco_test1|nco_ii_0|ux122|data_out[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\nco_test1|nco_ii_0|ux122|data_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nco_test1|nco_ii_0|ux122|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nco_test1|nco_ii_0|ux122|data_out[3] .is_wysiwyg = "true";
defparam \nco_test1|nco_ii_0|ux122|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N8
cycloneive_lcell_comb \tlv5618a_device1|BUFFER~11 (
// Equation(s):
// \tlv5618a_device1|BUFFER~11_combout  = (\tlv5618a_device1|ab~q  & (\nco_test1|nco_ii_0|ux122|data_out [3] & !\tlv5618a_device1|tlv5618a_interface1|busy~q ))

	.dataa(\tlv5618a_device1|ab~q ),
	.datab(gnd),
	.datac(\nco_test1|nco_ii_0|ux122|data_out [3]),
	.datad(\tlv5618a_device1|tlv5618a_interface1|busy~q ),
	.cin(gnd),
	.combout(\tlv5618a_device1|BUFFER~11_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|BUFFER~11 .lut_mask = 16'h00A0;
defparam \tlv5618a_device1|BUFFER~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N9
dffeas \tlv5618a_device1|BUFFER[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tlv5618a_device1|BUFFER~11_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlv5618a_device1|R1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|BUFFER [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|BUFFER[3] .is_wysiwyg = "true";
defparam \tlv5618a_device1|BUFFER[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N23
dffeas \tlv5618a_device1|tlv5618a_interface1|DATA[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tlv5618a_device1|BUFFER [3]),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tlv5618a_device1|tlv5618a_interface1|DATA[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|tlv5618a_interface1|DATA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|DATA[3] .is_wysiwyg = "true";
defparam \tlv5618a_device1|tlv5618a_interface1|DATA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N22
cycloneive_lcell_comb \tlv5618a_device1|tlv5618a_interface1|Mux0~5 (
// Equation(s):
// \tlv5618a_device1|tlv5618a_interface1|Mux0~5_combout  = (\tlv5618a_device1|tlv5618a_interface1|Mux0~4_combout  & (((\tlv5618a_device1|tlv5618a_interface1|DATA [3]) # (\tlv5618a_device1|tlv5618a_interface1|cnt [1])))) # 
// (!\tlv5618a_device1|tlv5618a_interface1|Mux0~4_combout  & (\tlv5618a_device1|tlv5618a_interface1|DATA [2] & ((!\tlv5618a_device1|tlv5618a_interface1|cnt [1]))))

	.dataa(\tlv5618a_device1|tlv5618a_interface1|DATA [2]),
	.datab(\tlv5618a_device1|tlv5618a_interface1|Mux0~4_combout ),
	.datac(\tlv5618a_device1|tlv5618a_interface1|DATA [3]),
	.datad(\tlv5618a_device1|tlv5618a_interface1|cnt [1]),
	.cin(gnd),
	.combout(\tlv5618a_device1|tlv5618a_interface1|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|Mux0~5 .lut_mask = 16'hCCE2;
defparam \tlv5618a_device1|tlv5618a_interface1|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N30
cycloneive_lcell_comb \tlv5618a_device1|tlv5618a_interface1|Mux0~6 (
// Equation(s):
// \tlv5618a_device1|tlv5618a_interface1|Mux0~6_combout  = (\tlv5618a_device1|tlv5618a_interface1|cnt [2] & (((\tlv5618a_device1|tlv5618a_interface1|Mux0~5_combout  & \tlv5618a_device1|tlv5618a_interface1|cnt [3])))) # 
// (!\tlv5618a_device1|tlv5618a_interface1|cnt [2] & ((\tlv5618a_device1|tlv5618a_interface1|Mux0~3_combout ) # ((!\tlv5618a_device1|tlv5618a_interface1|cnt [3]))))

	.dataa(\tlv5618a_device1|tlv5618a_interface1|Mux0~3_combout ),
	.datab(\tlv5618a_device1|tlv5618a_interface1|cnt [2]),
	.datac(\tlv5618a_device1|tlv5618a_interface1|Mux0~5_combout ),
	.datad(\tlv5618a_device1|tlv5618a_interface1|cnt [3]),
	.cin(gnd),
	.combout(\tlv5618a_device1|tlv5618a_interface1|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|Mux0~6 .lut_mask = 16'hE233;
defparam \tlv5618a_device1|tlv5618a_interface1|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N26
cycloneive_lcell_comb \tlv5618a_device1|tlv5618a_interface1|DATA[14]~feeder (
// Equation(s):
// \tlv5618a_device1|tlv5618a_interface1|DATA[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\tlv5618a_device1|tlv5618a_interface1|DATA[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|DATA[14]~feeder .lut_mask = 16'hFFFF;
defparam \tlv5618a_device1|tlv5618a_interface1|DATA[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N27
dffeas \tlv5618a_device1|tlv5618a_interface1|DATA[14] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tlv5618a_device1|tlv5618a_interface1|DATA[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlv5618a_device1|tlv5618a_interface1|DATA[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|tlv5618a_interface1|DATA [14]),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|DATA[14] .is_wysiwyg = "true";
defparam \tlv5618a_device1|tlv5618a_interface1|DATA[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneive_lcell_comb \tlv5618a_device1|R0~0 (
// Equation(s):
// \tlv5618a_device1|R0~0_combout  = (\tlv5618a_device1|flag~q  & (((\tlv5618a_device1|R0~q )))) # (!\tlv5618a_device1|flag~q  & ((\tlv5618a_device1|tlv5618a_interface1|busy~q  & ((\tlv5618a_device1|R0~q ))) # (!\tlv5618a_device1|tlv5618a_interface1|busy~q  
// & (\tlv5618a_device1|ab~q ))))

	.dataa(\tlv5618a_device1|flag~q ),
	.datab(\tlv5618a_device1|ab~q ),
	.datac(\tlv5618a_device1|R0~q ),
	.datad(\tlv5618a_device1|tlv5618a_interface1|busy~q ),
	.cin(gnd),
	.combout(\tlv5618a_device1|R0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|R0~0 .lut_mask = 16'hF0E4;
defparam \tlv5618a_device1|R0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N11
dffeas \tlv5618a_device1|R0 (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tlv5618a_device1|R0~0_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|R0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|R0 .is_wysiwyg = "true";
defparam \tlv5618a_device1|R0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N8
cycloneive_lcell_comb \tlv5618a_device1|tlv5618a_interface1|DATA[12]~1 (
// Equation(s):
// \tlv5618a_device1|tlv5618a_interface1|DATA[12]~1_combout  = !\tlv5618a_device1|R0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tlv5618a_device1|R0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tlv5618a_device1|tlv5618a_interface1|DATA[12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|DATA[12]~1 .lut_mask = 16'h0F0F;
defparam \tlv5618a_device1|tlv5618a_interface1|DATA[12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N9
dffeas \tlv5618a_device1|tlv5618a_interface1|DATA[12] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tlv5618a_device1|tlv5618a_interface1|DATA[12]~1_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tlv5618a_device1|tlv5618a_interface1|DATA[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|tlv5618a_interface1|DATA [12]),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|DATA[12] .is_wysiwyg = "true";
defparam \tlv5618a_device1|tlv5618a_interface1|DATA[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N28
cycloneive_lcell_comb \tlv5618a_device1|tlv5618a_interface1|Mux0~7 (
// Equation(s):
// \tlv5618a_device1|tlv5618a_interface1|Mux0~7_combout  = (\tlv5618a_device1|tlv5618a_interface1|cnt [0] & ((\tlv5618a_device1|tlv5618a_interface1|cnt [1] & ((\tlv5618a_device1|tlv5618a_interface1|DATA [12]))) # (!\tlv5618a_device1|tlv5618a_interface1|cnt 
// [1] & (\tlv5618a_device1|tlv5618a_interface1|DATA [14]))))

	.dataa(\tlv5618a_device1|tlv5618a_interface1|DATA [14]),
	.datab(\tlv5618a_device1|tlv5618a_interface1|cnt [1]),
	.datac(\tlv5618a_device1|tlv5618a_interface1|DATA [12]),
	.datad(\tlv5618a_device1|tlv5618a_interface1|cnt [0]),
	.cin(gnd),
	.combout(\tlv5618a_device1|tlv5618a_interface1|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|Mux0~7 .lut_mask = 16'hE200;
defparam \tlv5618a_device1|tlv5618a_interface1|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cycloneive_lcell_comb \tlv5618a_device1|R1~0 (
// Equation(s):
// \tlv5618a_device1|R1~0_combout  = (\tlv5618a_device1|flag~q  & (((\tlv5618a_device1|R1~q )))) # (!\tlv5618a_device1|flag~q  & ((\tlv5618a_device1|tlv5618a_interface1|busy~q  & ((\tlv5618a_device1|R1~q ))) # (!\tlv5618a_device1|tlv5618a_interface1|busy~q  
// & (\tlv5618a_device1|ab~q ))))

	.dataa(\tlv5618a_device1|flag~q ),
	.datab(\tlv5618a_device1|ab~q ),
	.datac(\tlv5618a_device1|R1~q ),
	.datad(\tlv5618a_device1|tlv5618a_interface1|busy~q ),
	.cin(gnd),
	.combout(\tlv5618a_device1|R1~0_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|R1~0 .lut_mask = 16'hF0E4;
defparam \tlv5618a_device1|R1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N31
dffeas \tlv5618a_device1|R1 (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tlv5618a_device1|R1~0_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|R1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|R1 .is_wysiwyg = "true";
defparam \tlv5618a_device1|R1 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N31
dffeas \tlv5618a_device1|tlv5618a_interface1|DATA[15] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tlv5618a_device1|R1~q ),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tlv5618a_device1|tlv5618a_interface1|DATA[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|tlv5618a_interface1|DATA [15]),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|DATA[15] .is_wysiwyg = "true";
defparam \tlv5618a_device1|tlv5618a_interface1|DATA[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N30
cycloneive_lcell_comb \tlv5618a_device1|tlv5618a_interface1|Mux0~8 (
// Equation(s):
// \tlv5618a_device1|tlv5618a_interface1|Mux0~8_combout  = (\tlv5618a_device1|tlv5618a_interface1|Mux0~7_combout ) # ((!\tlv5618a_device1|tlv5618a_interface1|cnt [0] & (\tlv5618a_device1|tlv5618a_interface1|DATA [15] & 
// !\tlv5618a_device1|tlv5618a_interface1|cnt [1])))

	.dataa(\tlv5618a_device1|tlv5618a_interface1|cnt [0]),
	.datab(\tlv5618a_device1|tlv5618a_interface1|Mux0~7_combout ),
	.datac(\tlv5618a_device1|tlv5618a_interface1|DATA [15]),
	.datad(\tlv5618a_device1|tlv5618a_interface1|cnt [1]),
	.cin(gnd),
	.combout(\tlv5618a_device1|tlv5618a_interface1|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|Mux0~8 .lut_mask = 16'hCCDC;
defparam \tlv5618a_device1|tlv5618a_interface1|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N0
cycloneive_lcell_comb \tlv5618a_device1|tlv5618a_interface1|Mux0~9 (
// Equation(s):
// \tlv5618a_device1|tlv5618a_interface1|Mux0~9_combout  = (\tlv5618a_device1|tlv5618a_interface1|cnt [3] & (((\tlv5618a_device1|tlv5618a_interface1|Mux0~6_combout )))) # (!\tlv5618a_device1|tlv5618a_interface1|cnt [3] & 
// ((\tlv5618a_device1|tlv5618a_interface1|Mux0~6_combout  & ((\tlv5618a_device1|tlv5618a_interface1|Mux0~8_combout ))) # (!\tlv5618a_device1|tlv5618a_interface1|Mux0~6_combout  & (\tlv5618a_device1|tlv5618a_interface1|Mux0~1_combout ))))

	.dataa(\tlv5618a_device1|tlv5618a_interface1|cnt [3]),
	.datab(\tlv5618a_device1|tlv5618a_interface1|Mux0~1_combout ),
	.datac(\tlv5618a_device1|tlv5618a_interface1|Mux0~6_combout ),
	.datad(\tlv5618a_device1|tlv5618a_interface1|Mux0~8_combout ),
	.cin(gnd),
	.combout(\tlv5618a_device1|tlv5618a_interface1|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|Mux0~9 .lut_mask = 16'hF4A4;
defparam \tlv5618a_device1|tlv5618a_interface1|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N0
cycloneive_lcell_comb \tlv5618a_device1|tlv5618a_interface1|dac_din~feeder (
// Equation(s):
// \tlv5618a_device1|tlv5618a_interface1|dac_din~feeder_combout  = \tlv5618a_device1|tlv5618a_interface1|Mux0~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tlv5618a_device1|tlv5618a_interface1|Mux0~9_combout ),
	.cin(gnd),
	.combout(\tlv5618a_device1|tlv5618a_interface1|dac_din~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|dac_din~feeder .lut_mask = 16'hFF00;
defparam \tlv5618a_device1|tlv5618a_interface1|dac_din~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N4
cycloneive_lcell_comb \tlv5618a_device1|tlv5618a_interface1|dac_din~2 (
// Equation(s):
// \tlv5618a_device1|tlv5618a_interface1|dac_din~2_combout  = (\tlv5618a_device1|tlv5618a_interface1|flag~q  & (((\tlv5618a_device1|tlv5618a_interface1|dac_sclk~q  & !\tlv5618a_device1|tlv5618a_interface1|Equal0~2_combout )))) # 
// (!\tlv5618a_device1|tlv5618a_interface1|flag~q  & (\tlv5618a_device1|start~q ))

	.dataa(\tlv5618a_device1|tlv5618a_interface1|flag~q ),
	.datab(\tlv5618a_device1|start~q ),
	.datac(\tlv5618a_device1|tlv5618a_interface1|dac_sclk~q ),
	.datad(\tlv5618a_device1|tlv5618a_interface1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\tlv5618a_device1|tlv5618a_interface1|dac_din~2_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|dac_din~2 .lut_mask = 16'h44E4;
defparam \tlv5618a_device1|tlv5618a_interface1|dac_din~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N1
dffeas \tlv5618a_device1|tlv5618a_interface1|dac_din (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tlv5618a_device1|tlv5618a_interface1|dac_din~feeder_combout ),
	.asdata(\tlv5618a_device1|R1~q ),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\tlv5618a_device1|tlv5618a_interface1|flag~q ),
	.ena(\tlv5618a_device1|tlv5618a_interface1|dac_din~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|tlv5618a_interface1|dac_din~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|dac_din .is_wysiwyg = "true";
defparam \tlv5618a_device1|tlv5618a_interface1|dac_din .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
cycloneive_lcell_comb \tlv5618a_device1|tlv5618a_interface1|dac_csn~0 (
// Equation(s):
// \tlv5618a_device1|tlv5618a_interface1|dac_csn~0_combout  = (\tlv5618a_device1|tlv5618a_interface1|flag~q  & (\tlv5618a_device1|tlv5618a_interface1|dac_csn~q )) # (!\tlv5618a_device1|tlv5618a_interface1|flag~q  & ((\tlv5618a_device1|start~q )))

	.dataa(gnd),
	.datab(\tlv5618a_device1|tlv5618a_interface1|flag~q ),
	.datac(\tlv5618a_device1|tlv5618a_interface1|dac_csn~q ),
	.datad(\tlv5618a_device1|start~q ),
	.cin(gnd),
	.combout(\tlv5618a_device1|tlv5618a_interface1|dac_csn~0_combout ),
	.cout());
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|dac_csn~0 .lut_mask = 16'hF3C0;
defparam \tlv5618a_device1|tlv5618a_interface1|dac_csn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N3
dffeas \tlv5618a_device1|tlv5618a_interface1|dac_csn (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tlv5618a_device1|tlv5618a_interface1|dac_csn~0_combout ),
	.asdata(vcc),
	.clrn(!\PLL1|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tlv5618a_device1|tlv5618a_interface1|dac_csn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tlv5618a_device1|tlv5618a_interface1|dac_csn .is_wysiwyg = "true";
defparam \tlv5618a_device1|tlv5618a_interface1|dac_csn .power_up = "low";
// synopsys translate_on

endmodule
