--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
counter.twr -v 30 -l 30 counter_routed.ncd counter.pcf

Design file:              counter_routed.ncd
Physical constraint file: counter.pcf
Device,package,speed:     xc7k325t,ffg900,C,-2 (PRODUCTION 1.09 2013-06-08)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 200 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: CLK
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: CLK
--------------------------------------------------------------------------------
Slack: 3.929ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: CLK
--------------------------------------------------------------------------------
Slack: 3.929ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKFBOUT(Foutmax))
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Location pin: MMCME2_ADV_X1Y1.CLKFBOUT
  Clock network: clock_generator_0/clock_generator_0/SIG_MMCM1_CLKFBOUT
--------------------------------------------------------------------------------
Slack: 8.929ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Location pin: MMCME2_ADV_X1Y1.CLKOUT0
  Clock network: clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0
--------------------------------------------------------------------------------
Slack: 95.000ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 100.000ns (10.000MHz) (Tmmcmper_CLKIN(Finmin))
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: CLK
--------------------------------------------------------------------------------
Slack: 203.360ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 213.360ns (4.687MHz) (Tmmcmper_CLKOUT(Foutmin))
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0
  Location pin: MMCME2_ADV_X1Y1.CLKOUT0
  Clock network: clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0
--------------------------------------------------------------------------------
Slack: 208.360ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 213.360ns (4.687MHz) (Tmmcmper_CLKFBOUT(Foutmin))
  Physical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Logical resource: clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT
  Location pin: MMCME2_ADV_X1Y1.CLKFBOUT
  Clock network: clock_generator_0/clock_generator_0/SIG_MMCM1_CLKFBOUT
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0_0 = 
PERIOD TIMEGRP         
"clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0_0"         
TS_sys_clk_pin * 0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1259738 paths analyzed, 39036 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------
Slack:                  0.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27 (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.638ns (Levels of Logic = 3)
  Clock Path Skew:      -0.165ns (1.015 - 1.180)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27 to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X131Y148.CQ          Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[27]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27
    SLICE_X106Y173.D3          net (fanout=13)       1.972   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[27]
    SLICE_X106Y173.COUT        Topcyd                0.223   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y174.CIN         net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y174.CMUX        Tcinc                 0.204   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X128Y195.D2          net (fanout=130)      1.481   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[24]
    SLICE_X128Y195.DMUX        Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc171
    RAMB36_X2Y28.ADDRARDADDRL5 net (fanout=129)      4.974   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[24]
    RAMB36_X2Y28.CLKARDCLKL    Trcck_ADDRA           0.416   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
                                                             microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    -------------------------------------------------------  ---------------------------
    Total                                            9.638ns (1.211ns logic, 8.427ns route)
                                                             (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack:                  0.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27 (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.636ns (Levels of Logic = 3)
  Clock Path Skew:      -0.165ns (1.015 - 1.180)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27 to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X131Y148.CQ          Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[27]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27
    SLICE_X106Y173.D3          net (fanout=13)       1.972   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[27]
    SLICE_X106Y173.COUT        Topcyd                0.223   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y174.CIN         net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y174.CMUX        Tcinc                 0.204   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X128Y195.D2          net (fanout=130)      1.481   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[24]
    SLICE_X128Y195.DMUX        Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc171
    RAMB36_X2Y28.ADDRARDADDRU5 net (fanout=129)      4.972   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[24]
    RAMB36_X2Y28.CLKARDCLKU    Trcck_ADDRA           0.416   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
                                                             microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    -------------------------------------------------------  ---------------------------
    Total                                            9.636ns (1.211ns logic, 8.425ns route)
                                                             (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack:                  0.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28 (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.540ns (Levels of Logic = 3)
  Clock Path Skew:      -0.164ns (1.015 - 1.179)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28 to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X126Y149.CQ          Tcko                  0.259   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[28]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28
    SLICE_X106Y173.C2          net (fanout=14)       1.835   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[28]
    SLICE_X106Y173.COUT        Topcyc                0.226   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y174.CIN         net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y174.CMUX        Tcinc                 0.204   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X128Y195.D2          net (fanout=130)      1.481   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[24]
    SLICE_X128Y195.DMUX        Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc171
    RAMB36_X2Y28.ADDRARDADDRL5 net (fanout=129)      4.974   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[24]
    RAMB36_X2Y28.CLKARDCLKL    Trcck_ADDRA           0.416   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
                                                             microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    -------------------------------------------------------  ---------------------------
    Total                                            9.540ns (1.250ns logic, 8.290ns route)
                                                             (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack:                  0.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28 (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.538ns (Levels of Logic = 3)
  Clock Path Skew:      -0.164ns (1.015 - 1.179)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28 to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X126Y149.CQ          Tcko                  0.259   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[28]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28
    SLICE_X106Y173.C2          net (fanout=14)       1.835   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[28]
    SLICE_X106Y173.COUT        Topcyc                0.226   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y174.CIN         net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y174.CMUX        Tcinc                 0.204   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X128Y195.D2          net (fanout=130)      1.481   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[24]
    SLICE_X128Y195.DMUX        Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc171
    RAMB36_X2Y28.ADDRARDADDRU5 net (fanout=129)      4.972   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[24]
    RAMB36_X2Y28.CLKARDCLKU    Trcck_ADDRA           0.416   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
                                                             microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    -------------------------------------------------------  ---------------------------
    Total                                            9.538ns (1.250ns logic, 8.288ns route)
                                                             (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack:                  0.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27 (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.492ns (Levels of Logic = 4)
  Clock Path Skew:      -0.165ns (1.015 - 1.180)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27 to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X131Y148.CQ          Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[27]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27
    SLICE_X106Y173.D3          net (fanout=13)       1.972   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[27]
    SLICE_X106Y173.COUT        Topcyd                0.223   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y174.CIN         net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y174.COUT        Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y175.CIN         net (fanout=1)        0.007   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y175.AMUX        Tcina                 0.194   axi4lite_0_S_ARADDR[12]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X128Y195.B5          net (fanout=130)      1.394   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[22]
    SLICE_X128Y195.BMUX        Tilo                  0.148   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc151
    RAMB36_X2Y28.ADDRARDADDRL7 net (fanout=129)      4.861   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[22]
    RAMB36_X2Y28.CLKARDCLKL    Trcck_ADDRA           0.416   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
                                                             microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    -------------------------------------------------------  ---------------------------
    Total                                            9.492ns (1.258ns logic, 8.234ns route)
                                                             (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack:                  0.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27 (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.490ns (Levels of Logic = 4)
  Clock Path Skew:      -0.165ns (1.015 - 1.180)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27 to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X131Y148.CQ          Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[27]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27
    SLICE_X106Y173.D3          net (fanout=13)       1.972   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[27]
    SLICE_X106Y173.COUT        Topcyd                0.223   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y174.CIN         net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y174.COUT        Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y175.CIN         net (fanout=1)        0.007   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y175.AMUX        Tcina                 0.194   axi4lite_0_S_ARADDR[12]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X128Y195.B5          net (fanout=130)      1.394   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[22]
    SLICE_X128Y195.BMUX        Tilo                  0.148   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc151
    RAMB36_X2Y28.ADDRARDADDRU7 net (fanout=129)      4.859   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[22]
    RAMB36_X2Y28.CLKARDCLKU    Trcck_ADDRA           0.416   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
                                                             microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    -------------------------------------------------------  ---------------------------
    Total                                            9.490ns (1.258ns logic, 8.232ns route)
                                                             (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack:                  0.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26 (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.469ns (Levels of Logic = 2)
  Clock Path Skew:      -0.165ns (1.015 - 1.180)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26 to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X129Y149.CQ          Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[26]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26
    SLICE_X106Y174.A2          net (fanout=13)       1.842   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[26]
    SLICE_X106Y174.CMUX        Topac                 0.388   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X128Y195.D2          net (fanout=130)      1.481   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[24]
    SLICE_X128Y195.DMUX        Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc171
    RAMB36_X2Y28.ADDRARDADDRL5 net (fanout=129)      4.974   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[24]
    RAMB36_X2Y28.CLKARDCLKL    Trcck_ADDRA           0.416   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
                                                             microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    -------------------------------------------------------  ---------------------------
    Total                                            9.469ns (1.172ns logic, 8.297ns route)
                                                             (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack:                  0.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26 (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.467ns (Levels of Logic = 2)
  Clock Path Skew:      -0.165ns (1.015 - 1.180)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26 to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X129Y149.CQ          Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[26]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26
    SLICE_X106Y174.A2          net (fanout=13)       1.842   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[26]
    SLICE_X106Y174.CMUX        Topac                 0.388   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X128Y195.D2          net (fanout=130)      1.481   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[24]
    SLICE_X128Y195.DMUX        Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc171
    RAMB36_X2Y28.ADDRARDADDRU5 net (fanout=129)      4.972   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[24]
    RAMB36_X2Y28.CLKARDCLKU    Trcck_ADDRA           0.416   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
                                                             microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    -------------------------------------------------------  ---------------------------
    Total                                            9.467ns (1.172ns logic, 8.295ns route)
                                                             (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack:                  0.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27 (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.448ns (Levels of Logic = 4)
  Clock Path Skew:      -0.165ns (1.015 - 1.180)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27 to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X131Y148.CQ          Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[27]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27
    SLICE_X106Y173.D3          net (fanout=13)       1.972   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[27]
    SLICE_X106Y173.COUT        Topcyd                0.223   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y174.CIN         net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y174.COUT        Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y175.CIN         net (fanout=1)        0.007   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y175.CMUX        Tcinc                 0.204   axi4lite_0_S_ARADDR[12]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X128Y196.D2          net (fanout=130)      1.476   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[20]
    SLICE_X128Y196.DMUX        Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[21]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc131
    RAMB36_X2Y28.ADDRARDADDRL9 net (fanout=129)      4.728   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[20]
    RAMB36_X2Y28.CLKARDCLKL    Trcck_ADDRA           0.416   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
                                                             microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    -------------------------------------------------------  ---------------------------
    Total                                            9.448ns (1.265ns logic, 8.183ns route)
                                                             (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack:                  0.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27 (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.447ns (Levels of Logic = 4)
  Clock Path Skew:      -0.165ns (1.015 - 1.180)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27 to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X131Y148.CQ          Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[27]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27
    SLICE_X106Y173.D3          net (fanout=13)       1.972   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[27]
    SLICE_X106Y173.COUT        Topcyd                0.223   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y174.CIN         net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y174.COUT        Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y175.CIN         net (fanout=1)        0.007   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y175.CMUX        Tcinc                 0.204   axi4lite_0_S_ARADDR[12]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X128Y196.D2          net (fanout=130)      1.476   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[20]
    SLICE_X128Y196.DMUX        Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[21]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc131
    RAMB36_X2Y28.ADDRARDADDRU9 net (fanout=129)      4.727   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[20]
    RAMB36_X2Y28.CLKARDCLKU    Trcck_ADDRA           0.416   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
                                                             microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    -------------------------------------------------------  ---------------------------
    Total                                            9.447ns (1.265ns logic, 8.182ns route)
                                                             (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack:                  0.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31 (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.427ns (Levels of Logic = 4)
  Clock Path Skew:      -0.164ns (1.015 - 1.179)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31 to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X125Y149.CQ          Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[31]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31
    SLICE_X106Y172.D2          net (fanout=44)       1.707   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[31]
    SLICE_X106Y172.COUT        Topcyd                0.223   axi4lite_0_S_ARADDR[0]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y173.CIN         net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y173.COUT        Tbyp                  0.054   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y174.CIN         net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y174.CMUX        Tcinc                 0.204   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X128Y195.D2          net (fanout=130)      1.481   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[24]
    SLICE_X128Y195.DMUX        Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc171
    RAMB36_X2Y28.ADDRARDADDRL5 net (fanout=129)      4.974   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[24]
    RAMB36_X2Y28.CLKARDCLKL    Trcck_ADDRA           0.416   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
                                                             microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    -------------------------------------------------------  ---------------------------
    Total                                            9.427ns (1.265ns logic, 8.162ns route)
                                                             (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack:                  0.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31 (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.425ns (Levels of Logic = 4)
  Clock Path Skew:      -0.164ns (1.015 - 1.179)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31 to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X125Y149.CQ          Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[31]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31
    SLICE_X106Y172.D2          net (fanout=44)       1.707   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[31]
    SLICE_X106Y172.COUT        Topcyd                0.223   axi4lite_0_S_ARADDR[0]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y173.CIN         net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y173.COUT        Tbyp                  0.054   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y174.CIN         net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y174.CMUX        Tcinc                 0.204   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X128Y195.D2          net (fanout=130)      1.481   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[24]
    SLICE_X128Y195.DMUX        Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc171
    RAMB36_X2Y28.ADDRARDADDRU5 net (fanout=129)      4.972   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[24]
    RAMB36_X2Y28.CLKARDCLKU    Trcck_ADDRA           0.416   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
                                                             microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    -------------------------------------------------------  ---------------------------
    Total                                            9.425ns (1.265ns logic, 8.160ns route)
                                                             (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack:                  0.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31 (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.401ns (Levels of Logic = 4)
  Clock Path Skew:      -0.164ns (1.015 - 1.179)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31 to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X125Y149.CQ          Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[31]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31
    SLICE_X106Y172.D2          net (fanout=44)       1.707   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[31]
    SLICE_X106Y172.COUT        Topcyd                0.197   axi4lite_0_S_ARADDR[0]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y173.CIN         net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y173.COUT        Tbyp                  0.054   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y174.CIN         net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y174.CMUX        Tcinc                 0.204   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X128Y195.D2          net (fanout=130)      1.481   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[24]
    SLICE_X128Y195.DMUX        Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc171
    RAMB36_X2Y28.ADDRARDADDRL5 net (fanout=129)      4.974   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[24]
    RAMB36_X2Y28.CLKARDCLKL    Trcck_ADDRA           0.416   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
                                                             microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    -------------------------------------------------------  ---------------------------
    Total                                            9.401ns (1.239ns logic, 8.162ns route)
                                                             (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack:                  0.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31 (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.399ns (Levels of Logic = 4)
  Clock Path Skew:      -0.164ns (1.015 - 1.179)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31 to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X125Y149.CQ          Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[31]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31
    SLICE_X106Y172.D2          net (fanout=44)       1.707   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[31]
    SLICE_X106Y172.COUT        Topcyd                0.197   axi4lite_0_S_ARADDR[0]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y173.CIN         net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y173.COUT        Tbyp                  0.054   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y174.CIN         net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y174.CMUX        Tcinc                 0.204   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X128Y195.D2          net (fanout=130)      1.481   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[24]
    SLICE_X128Y195.DMUX        Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc171
    RAMB36_X2Y28.ADDRARDADDRU5 net (fanout=129)      4.972   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[24]
    RAMB36_X2Y28.CLKARDCLKU    Trcck_ADDRA           0.416   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
                                                             microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    -------------------------------------------------------  ---------------------------
    Total                                            9.399ns (1.239ns logic, 8.160ns route)
                                                             (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack:                  0.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28 (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.394ns (Levels of Logic = 4)
  Clock Path Skew:      -0.164ns (1.015 - 1.179)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28 to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X126Y149.CQ          Tcko                  0.259   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[28]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28
    SLICE_X106Y173.C2          net (fanout=14)       1.835   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[28]
    SLICE_X106Y173.COUT        Topcyc                0.226   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y174.CIN         net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y174.COUT        Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y175.CIN         net (fanout=1)        0.007   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y175.AMUX        Tcina                 0.194   axi4lite_0_S_ARADDR[12]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X128Y195.B5          net (fanout=130)      1.394   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[22]
    SLICE_X128Y195.BMUX        Tilo                  0.148   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc151
    RAMB36_X2Y28.ADDRARDADDRL7 net (fanout=129)      4.861   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[22]
    RAMB36_X2Y28.CLKARDCLKL    Trcck_ADDRA           0.416   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
                                                             microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    -------------------------------------------------------  ---------------------------
    Total                                            9.394ns (1.297ns logic, 8.097ns route)
                                                             (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack:                  0.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28 (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.392ns (Levels of Logic = 4)
  Clock Path Skew:      -0.164ns (1.015 - 1.179)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28 to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X126Y149.CQ          Tcko                  0.259   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[28]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28
    SLICE_X106Y173.C2          net (fanout=14)       1.835   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[28]
    SLICE_X106Y173.COUT        Topcyc                0.226   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y174.CIN         net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y174.COUT        Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y175.CIN         net (fanout=1)        0.007   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y175.AMUX        Tcina                 0.194   axi4lite_0_S_ARADDR[12]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X128Y195.B5          net (fanout=130)      1.394   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[22]
    SLICE_X128Y195.BMUX        Tilo                  0.148   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc151
    RAMB36_X2Y28.ADDRARDADDRU7 net (fanout=129)      4.859   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[22]
    RAMB36_X2Y28.CLKARDCLKU    Trcck_ADDRA           0.416   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
                                                             microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    -------------------------------------------------------  ---------------------------
    Total                                            9.392ns (1.297ns logic, 8.095ns route)
                                                             (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack:                  0.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26 (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.374ns (Levels of Logic = 3)
  Clock Path Skew:      -0.165ns (1.015 - 1.180)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26 to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X129Y149.CQ          Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[26]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26
    SLICE_X106Y174.A2          net (fanout=13)       1.842   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[26]
    SLICE_X106Y174.COUT        Topcya                0.289   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y175.CIN         net (fanout=1)        0.007   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y175.AMUX        Tcina                 0.194   axi4lite_0_S_ARADDR[12]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X128Y195.B5          net (fanout=130)      1.394   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[22]
    SLICE_X128Y195.BMUX        Tilo                  0.148   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc151
    RAMB36_X2Y28.ADDRARDADDRL7 net (fanout=129)      4.861   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[22]
    RAMB36_X2Y28.CLKARDCLKL    Trcck_ADDRA           0.416   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
                                                             microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    -------------------------------------------------------  ---------------------------
    Total                                            9.374ns (1.270ns logic, 8.104ns route)
                                                             (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack:                  0.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27 (FF)
  Destination:          microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_11 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.373ns (Levels of Logic = 3)
  Clock Path Skew:      -0.164ns (1.016 - 1.180)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27 to microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_11
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X131Y148.CQ          Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[27]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27
    SLICE_X106Y173.D3          net (fanout=13)       1.972   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[27]
    SLICE_X106Y173.COUT        Topcyd                0.223   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y174.CIN         net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y174.CMUX        Tcinc                 0.204   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X128Y195.D2          net (fanout=130)      1.481   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[24]
    SLICE_X128Y195.DMUX        Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc171
    RAMB36_X2Y29.ADDRARDADDRL5 net (fanout=129)      4.709   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[24]
    RAMB36_X2Y29.CLKARDCLKL    Trcck_ADDRA           0.416   microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_11
                                                             microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_11
    -------------------------------------------------------  ---------------------------
    Total                                            9.373ns (1.211ns logic, 8.162ns route)
                                                             (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack:                  0.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26 (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.372ns (Levels of Logic = 3)
  Clock Path Skew:      -0.165ns (1.015 - 1.180)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26 to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X129Y149.CQ          Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[26]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26
    SLICE_X106Y174.A2          net (fanout=13)       1.842   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[26]
    SLICE_X106Y174.COUT        Topcya                0.289   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y175.CIN         net (fanout=1)        0.007   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y175.AMUX        Tcina                 0.194   axi4lite_0_S_ARADDR[12]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X128Y195.B5          net (fanout=130)      1.394   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[22]
    SLICE_X128Y195.BMUX        Tilo                  0.148   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc151
    RAMB36_X2Y28.ADDRARDADDRU7 net (fanout=129)      4.859   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[22]
    RAMB36_X2Y28.CLKARDCLKU    Trcck_ADDRA           0.416   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
                                                             microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    -------------------------------------------------------  ---------------------------
    Total                                            9.372ns (1.270ns logic, 8.102ns route)
                                                             (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack:                  0.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27 (FF)
  Destination:          microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_11 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.371ns (Levels of Logic = 3)
  Clock Path Skew:      -0.164ns (1.016 - 1.180)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27 to microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_11
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X131Y148.CQ          Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[27]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27
    SLICE_X106Y173.D3          net (fanout=13)       1.972   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[27]
    SLICE_X106Y173.COUT        Topcyd                0.223   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y174.CIN         net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y174.CMUX        Tcinc                 0.204   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X128Y195.D2          net (fanout=130)      1.481   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[24]
    SLICE_X128Y195.DMUX        Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc171
    RAMB36_X2Y29.ADDRARDADDRU5 net (fanout=129)      4.707   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[24]
    RAMB36_X2Y29.CLKARDCLKU    Trcck_ADDRA           0.416   microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_11
                                                             microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_11
    -------------------------------------------------------  ---------------------------
    Total                                            9.371ns (1.211ns logic, 8.160ns route)
                                                             (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack:                  0.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28 (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.350ns (Levels of Logic = 4)
  Clock Path Skew:      -0.164ns (1.015 - 1.179)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28 to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X126Y149.CQ          Tcko                  0.259   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[28]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28
    SLICE_X106Y173.C2          net (fanout=14)       1.835   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[28]
    SLICE_X106Y173.COUT        Topcyc                0.226   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y174.CIN         net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y174.COUT        Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y175.CIN         net (fanout=1)        0.007   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y175.CMUX        Tcinc                 0.204   axi4lite_0_S_ARADDR[12]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X128Y196.D2          net (fanout=130)      1.476   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[20]
    SLICE_X128Y196.DMUX        Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[21]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc131
    RAMB36_X2Y28.ADDRARDADDRL9 net (fanout=129)      4.728   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[20]
    RAMB36_X2Y28.CLKARDCLKL    Trcck_ADDRA           0.416   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
                                                             microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    -------------------------------------------------------  ---------------------------
    Total                                            9.350ns (1.304ns logic, 8.046ns route)
                                                             (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack:                  0.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28 (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.349ns (Levels of Logic = 4)
  Clock Path Skew:      -0.164ns (1.015 - 1.179)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28 to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X126Y149.CQ          Tcko                  0.259   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[28]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28
    SLICE_X106Y173.C2          net (fanout=14)       1.835   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[28]
    SLICE_X106Y173.COUT        Topcyc                0.226   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y174.CIN         net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y174.COUT        Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y175.CIN         net (fanout=1)        0.007   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y175.CMUX        Tcinc                 0.204   axi4lite_0_S_ARADDR[12]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X128Y196.D2          net (fanout=130)      1.476   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[20]
    SLICE_X128Y196.DMUX        Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[21]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc131
    RAMB36_X2Y28.ADDRARDADDRU9 net (fanout=129)      4.727   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[20]
    RAMB36_X2Y28.CLKARDCLKU    Trcck_ADDRA           0.416   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
                                                             microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    -------------------------------------------------------  ---------------------------
    Total                                            9.349ns (1.304ns logic, 8.045ns route)
                                                             (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack:                  0.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26 (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.330ns (Levels of Logic = 3)
  Clock Path Skew:      -0.165ns (1.015 - 1.180)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26 to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X129Y149.CQ          Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[26]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26
    SLICE_X106Y174.A2          net (fanout=13)       1.842   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[26]
    SLICE_X106Y174.COUT        Topcya                0.289   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y175.CIN         net (fanout=1)        0.007   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y175.CMUX        Tcinc                 0.204   axi4lite_0_S_ARADDR[12]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X128Y196.D2          net (fanout=130)      1.476   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[20]
    SLICE_X128Y196.DMUX        Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[21]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc131
    RAMB36_X2Y28.ADDRARDADDRL9 net (fanout=129)      4.728   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[20]
    RAMB36_X2Y28.CLKARDCLKL    Trcck_ADDRA           0.416   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
                                                             microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    -------------------------------------------------------  ---------------------------
    Total                                            9.330ns (1.277ns logic, 8.053ns route)
                                                             (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack:                  0.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26 (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.329ns (Levels of Logic = 3)
  Clock Path Skew:      -0.165ns (1.015 - 1.180)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26 to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X129Y149.CQ          Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[26]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26
    SLICE_X106Y174.A2          net (fanout=13)       1.842   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[26]
    SLICE_X106Y174.COUT        Topcya                0.289   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y175.CIN         net (fanout=1)        0.007   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y175.CMUX        Tcinc                 0.204   axi4lite_0_S_ARADDR[12]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X128Y196.D2          net (fanout=130)      1.476   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[20]
    SLICE_X128Y196.DMUX        Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[21]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc131
    RAMB36_X2Y28.ADDRARDADDRU9 net (fanout=129)      4.727   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[20]
    RAMB36_X2Y28.CLKARDCLKU    Trcck_ADDRA           0.416   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
                                                             microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    -------------------------------------------------------  ---------------------------
    Total                                            9.329ns (1.277ns logic, 8.052ns route)
                                                             (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack:                  0.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_29 (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.460ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (1.185 - 1.181)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_29 to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X132Y152.CQ          Tcko                  0.259   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[29]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_29
    SLICE_X106Y173.B3          net (fanout=36)       1.682   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[29]
    SLICE_X106Y173.COUT        Topcyb                0.299   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y174.CIN         net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y174.CMUX        Tcinc                 0.204   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X128Y195.D2          net (fanout=130)      1.481   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[24]
    SLICE_X128Y195.DMUX        Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc171
    RAMB36_X2Y28.ADDRARDADDRL5 net (fanout=129)      4.974   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[24]
    RAMB36_X2Y28.CLKARDCLKL    Trcck_ADDRA           0.416   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
                                                             microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    -------------------------------------------------------  ---------------------------
    Total                                            9.460ns (1.323ns logic, 8.137ns route)
                                                             (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack:                  0.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_29 (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.458ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (1.185 - 1.181)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_29 to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X132Y152.CQ          Tcko                  0.259   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[29]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_29
    SLICE_X106Y173.B3          net (fanout=36)       1.682   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[29]
    SLICE_X106Y173.COUT        Topcyb                0.299   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y174.CIN         net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y174.CMUX        Tcinc                 0.204   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X128Y195.D2          net (fanout=130)      1.481   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[24]
    SLICE_X128Y195.DMUX        Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc171
    RAMB36_X2Y28.ADDRARDADDRU5 net (fanout=129)      4.972   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[24]
    RAMB36_X2Y28.CLKARDCLKU    Trcck_ADDRA           0.416   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
                                                             microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    -------------------------------------------------------  ---------------------------
    Total                                            9.458ns (1.323ns logic, 8.135ns route)
                                                             (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack:                  0.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31 (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.281ns (Levels of Logic = 5)
  Clock Path Skew:      -0.164ns (1.015 - 1.179)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31 to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X125Y149.CQ          Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[31]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31
    SLICE_X106Y172.D2          net (fanout=44)       1.707   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[31]
    SLICE_X106Y172.COUT        Topcyd                0.223   axi4lite_0_S_ARADDR[0]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y173.CIN         net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y173.COUT        Tbyp                  0.054   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y174.CIN         net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y174.COUT        Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y175.CIN         net (fanout=1)        0.007   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y175.AMUX        Tcina                 0.194   axi4lite_0_S_ARADDR[12]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X128Y195.B5          net (fanout=130)      1.394   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[22]
    SLICE_X128Y195.BMUX        Tilo                  0.148   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc151
    RAMB36_X2Y28.ADDRARDADDRL7 net (fanout=129)      4.861   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[22]
    RAMB36_X2Y28.CLKARDCLKL    Trcck_ADDRA           0.416   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
                                                             microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    -------------------------------------------------------  ---------------------------
    Total                                            9.281ns (1.312ns logic, 7.969ns route)
                                                             (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack:                  0.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27 (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_10 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.108ns (Levels of Logic = 3)
  Clock Path Skew:      -0.336ns (1.016 - 1.352)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27 to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_10
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X131Y148.CQ          Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[27]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27
    SLICE_X106Y173.D3          net (fanout=13)       1.972   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[27]
    SLICE_X106Y173.COUT        Topcyd                0.223   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y174.CIN         net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y174.CMUX        Tcinc                 0.204   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X128Y195.D2          net (fanout=130)      1.481   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[24]
    SLICE_X128Y195.DMUX        Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc171
    RAMB36_X2Y30.ADDRARDADDRL5 net (fanout=129)      4.444   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[24]
    RAMB36_X2Y30.CLKARDCLKL    Trcck_ADDRA           0.416   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_10
                                                             microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_10
    -------------------------------------------------------  ---------------------------
    Total                                            9.108ns (1.211ns logic, 7.897ns route)
                                                             (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack:                  0.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31 (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.279ns (Levels of Logic = 5)
  Clock Path Skew:      -0.164ns (1.015 - 1.179)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31 to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X125Y149.CQ          Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[31]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31
    SLICE_X106Y172.D2          net (fanout=44)       1.707   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[31]
    SLICE_X106Y172.COUT        Topcyd                0.223   axi4lite_0_S_ARADDR[0]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y173.CIN         net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y173.COUT        Tbyp                  0.054   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y174.CIN         net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y174.COUT        Tbyp                  0.054   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y175.CIN         net (fanout=1)        0.007   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y175.AMUX        Tcina                 0.194   axi4lite_0_S_ARADDR[12]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X128Y195.B5          net (fanout=130)      1.394   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[22]
    SLICE_X128Y195.BMUX        Tilo                  0.148   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc151
    RAMB36_X2Y28.ADDRARDADDRU7 net (fanout=129)      4.859   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[22]
    RAMB36_X2Y28.CLKARDCLKU    Trcck_ADDRA           0.416   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
                                                             microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_11
    -------------------------------------------------------  ---------------------------
    Total                                            9.279ns (1.312ns logic, 7.967ns route)
                                                             (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack:                  0.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27 (FF)
  Destination:          microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_10 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.106ns (Levels of Logic = 3)
  Clock Path Skew:      -0.336ns (1.016 - 1.352)
  Source Clock:         clk_100_0000MHz rising at 0.000ns
  Destination Clock:    clk_100_0000MHz rising at 10.000ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27 to microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_10
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X131Y148.CQ          Tcko                  0.223   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[27]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27
    SLICE_X106Y173.D3          net (fanout=13)       1.972   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[27]
    SLICE_X106Y173.COUT        Topcyd                0.223   axi4lite_0_S_ARADDR[4]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X106Y174.CIN         net (fanout=1)        0.000   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X106Y174.CMUX        Tcinc                 0.204   axi4lite_0_S_ARADDR[8]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X128Y195.D2          net (fanout=130)      1.481   microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[24]
    SLICE_X128Y195.DMUX        Tilo                  0.145   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[25]
                                                             microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc171
    RAMB36_X2Y30.ADDRARDADDRU5 net (fanout=129)      4.442   microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[24]
    RAMB36_X2Y30.CLKARDCLKU    Trcck_ADDRA           0.416   microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_10
                                                             microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_10
    -------------------------------------------------------  ---------------------------
    Total                                            9.106ns (1.211ns logic, 7.895ns route)
                                                             (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0_0 = PERIOD TIMEGRP
        "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0_0"
        TS_sys_clk_pin * 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 10.000ns (100.000MHz) (Tcapper)
  Physical resource: axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VERTEX7_I/CLK
  Logical resource: axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VERTEX7_I/CLK
  Location pin: ICAP_X0Y0.CLK
  Clock network: axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/gate_clk
--------------------------------------------------------------------------------
Slack: 6.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 4.000ns (250.000MHz) (Tadc_DCLK)
  Physical resource: axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I/DCLK
  Logical resource: axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I/DCLK
  Location pin: XADC_X0Y0.DCLK
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_20/CLKARDCLKL
  Logical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_20/CLKARDCLKL
  Location pin: RAMB36_X6Y29.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_20/CLKARDCLKU
  Logical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_20/CLKARDCLKU
  Location pin: RAMB36_X6Y29.CLKARDCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_20/CLKBWRCLKL
  Logical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_20/CLKBWRCLKL
  Location pin: RAMB36_X6Y29.CLKBWRCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_20/CLKBWRCLKU
  Logical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_20/CLKBWRCLKU
  Location pin: RAMB36_X6Y29.CLKBWRCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_21/CLKARDCLKL
  Logical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_21/CLKARDCLKL
  Location pin: RAMB36_X5Y43.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_21/CLKARDCLKU
  Logical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_21/CLKARDCLKU
  Location pin: RAMB36_X5Y43.CLKARDCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_21/CLKBWRCLKL
  Logical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_21/CLKBWRCLKL
  Location pin: RAMB36_X5Y43.CLKBWRCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_21/CLKBWRCLKU
  Logical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_21/CLKBWRCLKU
  Location pin: RAMB36_X5Y43.CLKBWRCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_22/CLKARDCLKL
  Logical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_22/CLKARDCLKL
  Location pin: RAMB36_X5Y46.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_22/CLKARDCLKU
  Logical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_22/CLKARDCLKU
  Location pin: RAMB36_X5Y46.CLKARDCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_22/CLKBWRCLKL
  Logical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_22/CLKBWRCLKL
  Location pin: RAMB36_X5Y46.CLKBWRCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_22/CLKBWRCLKU
  Logical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_22/CLKBWRCLKU
  Location pin: RAMB36_X5Y46.CLKBWRCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_23/CLKARDCLKL
  Logical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_23/CLKARDCLKL
  Location pin: RAMB36_X6Y27.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_23/CLKARDCLKU
  Logical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_23/CLKARDCLKU
  Location pin: RAMB36_X6Y27.CLKARDCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_23/CLKBWRCLKL
  Logical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_23/CLKBWRCLKL
  Location pin: RAMB36_X6Y27.CLKBWRCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_23/CLKBWRCLKU
  Logical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_23/CLKBWRCLKU
  Location pin: RAMB36_X6Y27.CLKBWRCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_24/CLKARDCLKL
  Logical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_24/CLKARDCLKL
  Location pin: RAMB36_X4Y27.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_24/CLKARDCLKU
  Logical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_24/CLKARDCLKU
  Location pin: RAMB36_X4Y27.CLKARDCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_24/CLKBWRCLKL
  Logical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_24/CLKBWRCLKL
  Location pin: RAMB36_X4Y27.CLKBWRCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_24/CLKBWRCLKU
  Logical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_24/CLKBWRCLKU
  Location pin: RAMB36_X4Y27.CLKBWRCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_25/CLKARDCLKL
  Logical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_25/CLKARDCLKL
  Location pin: RAMB36_X3Y34.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_25/CLKARDCLKU
  Logical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_25/CLKARDCLKU
  Location pin: RAMB36_X3Y34.CLKARDCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_25/CLKBWRCLKL
  Logical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_25/CLKBWRCLKL
  Location pin: RAMB36_X3Y34.CLKBWRCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_25/CLKBWRCLKU
  Logical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_25/CLKBWRCLKU
  Location pin: RAMB36_X3Y34.CLKBWRCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_26/CLKARDCLKL
  Logical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_26/CLKARDCLKL
  Location pin: RAMB36_X3Y32.CLKARDCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_26/CLKARDCLKU
  Logical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_26/CLKARDCLKU
  Location pin: RAMB36_X3Y32.CLKARDCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_26/CLKBWRCLKL
  Logical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_26/CLKBWRCLKL
  Location pin: RAMB36_X3Y32.CLKBWRCLKL
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_26/CLKBWRCLKU
  Logical resource: microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_26/CLKBWRCLKU
  Location pin: RAMB36_X3Y32.CLKBWRCLKU
  Clock network: clk_100_0000MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      5.000ns|            0|            0|            0|      1259738|
| TS_clock_generator_0_clock_gen|     10.000ns|     10.000ns|          N/A|            0|            0|      1259738|            0|
| erator_0_SIG_MMCM1_CLKOUT0_0  |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_N          |    9.864|    3.380|    1.674|    0.653|
CLK_P          |    9.864|    3.380|    1.674|    0.653|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_N          |    9.864|    3.380|    1.674|    0.653|
CLK_P          |    9.864|    3.380|    1.674|    0.653|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1259738 paths, 0 nets, and 46887 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 20 11:34:33 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1153 MB



