{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1735884493151 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1735884493151 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 03 14:08:13 2025 " "Processing started: Fri Jan 03 14:08:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1735884493151 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1735884493151 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock -c clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1735884493151 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1735884493292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speaker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file speaker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 speaker-Behavioral " "Found design unit 1: speaker-Behavioral" {  } { { "speaker.vhd" "" { Text "E:/vhdl/clock/speaker.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735884493511 ""} { "Info" "ISGN_ENTITY_NAME" "1 speaker " "Found entity 1: speaker" {  } { { "speaker.vhd" "" { Text "E:/vhdl/clock/speaker.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735884493511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735884493511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_7seg-decoder_7seg " "Found design unit 1: decoder_7seg-decoder_7seg" {  } { { "decoder_7seg.vhd" "" { Text "E:/vhdl/clock/decoder_7seg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735884493511 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_7seg " "Found entity 1: decoder_7seg" {  } { { "decoder_7seg.vhd" "" { Text "E:/vhdl/clock/decoder_7seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735884493511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735884493511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alarm_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarm_clock-Behavioral " "Found design unit 1: alarm_clock-Behavioral" {  } { { "alarm_clock.vhd" "" { Text "E:/vhdl/clock/alarm_clock.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735884493511 ""} { "Info" "ISGN_ENTITY_NAME" "1 alarm_clock " "Found entity 1: alarm_clock" {  } { { "alarm_clock.vhd" "" { Text "E:/vhdl/clock/alarm_clock.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735884493511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735884493511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alarm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarm-Behavioral " "Found design unit 1: alarm-Behavioral" {  } { { "alarm.vhd" "" { Text "E:/vhdl/clock/alarm.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735884493511 ""} { "Info" "ISGN_ENTITY_NAME" "1 alarm " "Found entity 1: alarm" {  } { { "alarm.vhd" "" { Text "E:/vhdl/clock/alarm.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735884493511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735884493511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_12_24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_12_24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_12_24-Behavioral " "Found design unit 1: clock_12_24-Behavioral" {  } { { "clock_12_24.vhd" "" { Text "E:/vhdl/clock/clock_12_24.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735884493526 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_12_24 " "Found entity 1: clock_12_24" {  } { { "clock_12_24.vhd" "" { Text "E:/vhdl/clock/clock_12_24.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735884493526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735884493526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hms_to_digits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hms_to_digits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hms_to_digits-Behavioral " "Found design unit 1: hms_to_digits-Behavioral" {  } { { "hms_to_digits.vhd" "" { Text "E:/vhdl/clock/hms_to_digits.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735884493526 ""} { "Info" "ISGN_ENTITY_NAME" "1 hms_to_digits " "Found entity 1: hms_to_digits" {  } { { "hms_to_digits.vhd" "" { Text "E:/vhdl/clock/hms_to_digits.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735884493526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735884493526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-Behavioral " "Found design unit 1: clock-Behavioral" {  } { { "clock.vhd" "" { Text "E:/vhdl/clock/clock.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735884493526 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.vhd" "" { Text "E:/vhdl/clock/clock.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735884493526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735884493526 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alarm_clock " "Elaborating entity \"alarm_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1735884493542 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "clk_div alarm_clock.vhd(34) " "VHDL Signal Declaration warning at alarm_clock.vhd(34): used explicit default value for signal \"clk_div\" because signal was never assigned a value" {  } { { "alarm_clock.vhd" "" { Text "E:/vhdl/clock/alarm_clock.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1735884493542 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[0\] alarm_clock.vhd(227) " "Inferred latch for \"seg3\[0\]\" at alarm_clock.vhd(227)" {  } { { "alarm_clock.vhd" "" { Text "E:/vhdl/clock/alarm_clock.vhd" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735884493542 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[1\] alarm_clock.vhd(227) " "Inferred latch for \"seg3\[1\]\" at alarm_clock.vhd(227)" {  } { { "alarm_clock.vhd" "" { Text "E:/vhdl/clock/alarm_clock.vhd" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735884493542 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[2\] alarm_clock.vhd(227) " "Inferred latch for \"seg3\[2\]\" at alarm_clock.vhd(227)" {  } { { "alarm_clock.vhd" "" { Text "E:/vhdl/clock/alarm_clock.vhd" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735884493542 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[3\] alarm_clock.vhd(227) " "Inferred latch for \"seg3\[3\]\" at alarm_clock.vhd(227)" {  } { { "alarm_clock.vhd" "" { Text "E:/vhdl/clock/alarm_clock.vhd" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735884493542 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[4\] alarm_clock.vhd(227) " "Inferred latch for \"seg3\[4\]\" at alarm_clock.vhd(227)" {  } { { "alarm_clock.vhd" "" { Text "E:/vhdl/clock/alarm_clock.vhd" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735884493542 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[5\] alarm_clock.vhd(227) " "Inferred latch for \"seg3\[5\]\" at alarm_clock.vhd(227)" {  } { { "alarm_clock.vhd" "" { Text "E:/vhdl/clock/alarm_clock.vhd" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735884493542 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[6\] alarm_clock.vhd(227) " "Inferred latch for \"seg3\[6\]\" at alarm_clock.vhd(227)" {  } { { "alarm_clock.vhd" "" { Text "E:/vhdl/clock/alarm_clock.vhd" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735884493542 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[0\] alarm_clock.vhd(224) " "Inferred latch for \"seg2\[0\]\" at alarm_clock.vhd(224)" {  } { { "alarm_clock.vhd" "" { Text "E:/vhdl/clock/alarm_clock.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735884493558 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[1\] alarm_clock.vhd(224) " "Inferred latch for \"seg2\[1\]\" at alarm_clock.vhd(224)" {  } { { "alarm_clock.vhd" "" { Text "E:/vhdl/clock/alarm_clock.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735884493558 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[2\] alarm_clock.vhd(224) " "Inferred latch for \"seg2\[2\]\" at alarm_clock.vhd(224)" {  } { { "alarm_clock.vhd" "" { Text "E:/vhdl/clock/alarm_clock.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735884493558 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[3\] alarm_clock.vhd(224) " "Inferred latch for \"seg2\[3\]\" at alarm_clock.vhd(224)" {  } { { "alarm_clock.vhd" "" { Text "E:/vhdl/clock/alarm_clock.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735884493558 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[4\] alarm_clock.vhd(224) " "Inferred latch for \"seg2\[4\]\" at alarm_clock.vhd(224)" {  } { { "alarm_clock.vhd" "" { Text "E:/vhdl/clock/alarm_clock.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735884493558 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[5\] alarm_clock.vhd(224) " "Inferred latch for \"seg2\[5\]\" at alarm_clock.vhd(224)" {  } { { "alarm_clock.vhd" "" { Text "E:/vhdl/clock/alarm_clock.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735884493558 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[6\] alarm_clock.vhd(224) " "Inferred latch for \"seg2\[6\]\" at alarm_clock.vhd(224)" {  } { { "alarm_clock.vhd" "" { Text "E:/vhdl/clock/alarm_clock.vhd" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735884493558 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[0\] alarm_clock.vhd(221) " "Inferred latch for \"seg1\[0\]\" at alarm_clock.vhd(221)" {  } { { "alarm_clock.vhd" "" { Text "E:/vhdl/clock/alarm_clock.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735884493558 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[1\] alarm_clock.vhd(221) " "Inferred latch for \"seg1\[1\]\" at alarm_clock.vhd(221)" {  } { { "alarm_clock.vhd" "" { Text "E:/vhdl/clock/alarm_clock.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735884493558 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[2\] alarm_clock.vhd(221) " "Inferred latch for \"seg1\[2\]\" at alarm_clock.vhd(221)" {  } { { "alarm_clock.vhd" "" { Text "E:/vhdl/clock/alarm_clock.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735884493558 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[3\] alarm_clock.vhd(221) " "Inferred latch for \"seg1\[3\]\" at alarm_clock.vhd(221)" {  } { { "alarm_clock.vhd" "" { Text "E:/vhdl/clock/alarm_clock.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735884493558 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[4\] alarm_clock.vhd(221) " "Inferred latch for \"seg1\[4\]\" at alarm_clock.vhd(221)" {  } { { "alarm_clock.vhd" "" { Text "E:/vhdl/clock/alarm_clock.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735884493558 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[5\] alarm_clock.vhd(221) " "Inferred latch for \"seg1\[5\]\" at alarm_clock.vhd(221)" {  } { { "alarm_clock.vhd" "" { Text "E:/vhdl/clock/alarm_clock.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735884493558 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[6\] alarm_clock.vhd(221) " "Inferred latch for \"seg1\[6\]\" at alarm_clock.vhd(221)" {  } { { "alarm_clock.vhd" "" { Text "E:/vhdl/clock/alarm_clock.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735884493558 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[0\] alarm_clock.vhd(218) " "Inferred latch for \"seg0\[0\]\" at alarm_clock.vhd(218)" {  } { { "alarm_clock.vhd" "" { Text "E:/vhdl/clock/alarm_clock.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735884493558 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[1\] alarm_clock.vhd(218) " "Inferred latch for \"seg0\[1\]\" at alarm_clock.vhd(218)" {  } { { "alarm_clock.vhd" "" { Text "E:/vhdl/clock/alarm_clock.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735884493558 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[2\] alarm_clock.vhd(218) " "Inferred latch for \"seg0\[2\]\" at alarm_clock.vhd(218)" {  } { { "alarm_clock.vhd" "" { Text "E:/vhdl/clock/alarm_clock.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735884493558 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[3\] alarm_clock.vhd(218) " "Inferred latch for \"seg0\[3\]\" at alarm_clock.vhd(218)" {  } { { "alarm_clock.vhd" "" { Text "E:/vhdl/clock/alarm_clock.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735884493558 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[4\] alarm_clock.vhd(218) " "Inferred latch for \"seg0\[4\]\" at alarm_clock.vhd(218)" {  } { { "alarm_clock.vhd" "" { Text "E:/vhdl/clock/alarm_clock.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735884493558 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[5\] alarm_clock.vhd(218) " "Inferred latch for \"seg0\[5\]\" at alarm_clock.vhd(218)" {  } { { "alarm_clock.vhd" "" { Text "E:/vhdl/clock/alarm_clock.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735884493558 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[6\] alarm_clock.vhd(218) " "Inferred latch for \"seg0\[6\]\" at alarm_clock.vhd(218)" {  } { { "alarm_clock.vhd" "" { Text "E:/vhdl/clock/alarm_clock.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1735884493558 "|alarm_clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hms_to_digits hms_to_digits:hms_to_digits_24 " "Elaborating entity \"hms_to_digits\" for hierarchy \"hms_to_digits:hms_to_digits_24\"" {  } { { "alarm_clock.vhd" "hms_to_digits_24" { Text "E:/vhdl/clock/alarm_clock.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735884493558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_12_24 clock_12_24:clock_12_24_inst " "Elaborating entity \"clock_12_24\" for hierarchy \"clock_12_24:clock_12_24_inst\"" {  } { { "alarm_clock.vhd" "clock_12_24_inst" { Text "E:/vhdl/clock/alarm_clock.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735884493558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm alarm:alarm_inst " "Elaborating entity \"alarm\" for hierarchy \"alarm:alarm_inst\"" {  } { { "alarm_clock.vhd" "alarm_inst" { Text "E:/vhdl/clock/alarm_clock.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735884493558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_7seg decoder_7seg:seven_seg_0 " "Elaborating entity \"decoder_7seg\" for hierarchy \"decoder_7seg:seven_seg_0\"" {  } { { "alarm_clock.vhd" "seven_seg_0" { Text "E:/vhdl/clock/alarm_clock.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735884493558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speaker speaker:speaker0 " "Elaborating entity \"speaker\" for hierarchy \"speaker:speaker0\"" {  } { { "alarm_clock.vhd" "speaker0" { Text "E:/vhdl/clock/alarm_clock.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735884493558 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ll\[0\] speaker.vhd(22) " "Can't infer register for \"ll\[0\]\" at speaker.vhd(22) because it does not hold its value outside the clock edge" {  } { { "speaker.vhd" "" { Text "E:/vhdl/clock/speaker.vhd" 22 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1735884493558 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ll\[1\] speaker.vhd(22) " "Can't infer register for \"ll\[1\]\" at speaker.vhd(22) because it does not hold its value outside the clock edge" {  } { { "speaker.vhd" "" { Text "E:/vhdl/clock/speaker.vhd" 22 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1735884493558 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ll\[2\] speaker.vhd(22) " "Can't infer register for \"ll\[2\]\" at speaker.vhd(22) because it does not hold its value outside the clock edge" {  } { { "speaker.vhd" "" { Text "E:/vhdl/clock/speaker.vhd" 22 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1735884493558 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ll\[3\] speaker.vhd(22) " "Can't infer register for \"ll\[3\]\" at speaker.vhd(22) because it does not hold its value outside the clock edge" {  } { { "speaker.vhd" "" { Text "E:/vhdl/clock/speaker.vhd" 22 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1735884493558 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ll\[4\] speaker.vhd(22) " "Can't infer register for \"ll\[4\]\" at speaker.vhd(22) because it does not hold its value outside the clock edge" {  } { { "speaker.vhd" "" { Text "E:/vhdl/clock/speaker.vhd" 22 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1735884493558 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ll\[5\] speaker.vhd(22) " "Can't infer register for \"ll\[5\]\" at speaker.vhd(22) because it does not hold its value outside the clock edge" {  } { { "speaker.vhd" "" { Text "E:/vhdl/clock/speaker.vhd" 22 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1735884493558 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ll\[6\] speaker.vhd(22) " "Can't infer register for \"ll\[6\]\" at speaker.vhd(22) because it does not hold its value outside the clock edge" {  } { { "speaker.vhd" "" { Text "E:/vhdl/clock/speaker.vhd" 22 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1735884493558 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ll\[7\] speaker.vhd(22) " "Can't infer register for \"ll\[7\]\" at speaker.vhd(22) because it does not hold its value outside the clock edge" {  } { { "speaker.vhd" "" { Text "E:/vhdl/clock/speaker.vhd" 22 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1735884493558 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ll\[8\] speaker.vhd(22) " "Can't infer register for \"ll\[8\]\" at speaker.vhd(22) because it does not hold its value outside the clock edge" {  } { { "speaker.vhd" "" { Text "E:/vhdl/clock/speaker.vhd" 22 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1735884493558 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ll\[9\] speaker.vhd(22) " "Can't infer register for \"ll\[9\]\" at speaker.vhd(22) because it does not hold its value outside the clock edge" {  } { { "speaker.vhd" "" { Text "E:/vhdl/clock/speaker.vhd" 22 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1735884493558 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "speaker.vhd(22) " "HDL error at speaker.vhd(22): couldn't implement registers for assignments on this clock edge" {  } { { "speaker.vhd" "" { Text "E:/vhdl/clock/speaker.vhd" 22 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Quartus II" 0 -1 1735884493558 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "speaker:speaker0 " "Can't elaborate user hierarchy \"speaker:speaker0\"" {  } { { "alarm_clock.vhd" "speaker0" { Text "E:/vhdl/clock/alarm_clock.vhd" 217 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735884493558 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 12 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4625 " "Peak virtual memory: 4625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1735884493667 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jan 03 14:08:13 2025 " "Processing ended: Fri Jan 03 14:08:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1735884493667 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1735884493667 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1735884493667 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1735884493667 ""}
