`timescale 1ns / 1ps
module register_file(
    input  wire        clk,
    input  wire        we,
    input  wire [4:0]  rd,
    input  wire [4:0]  rs1,
    input  wire [4:0]  rs2,
    input  wire [31:0] wd,
    output wire [31:0] rd1,
    output wire [31:0] rd2
);
    reg [31:0] regs [0:31];
    integer i;

    initial for (i = 0; i < 32; i = i + 1) regs[i] = 0;
    assign rd1 = regs[rs1];
    assign rd2 = regs[rs2];

    always @(posedge clk) begin
        if (we) regs[rd] <= wd;
    end
endmodule
