//Revision 2
//NOTE
// Default austriamicrosystems template for spectre
//END_NOTE

config my_res_tb;
design IMP_DAC.my_res_tb:schematic;
liblist myLib;

viewlist spectre, cmos_sch, schematic, veriloga, ahdl;
stoplist spectre;


inst (IMP_DAC.my_res_tb:schematic).I1 binding :veriloga;


endconfig
