Timing Analyzer report for IITB-proc
Fri May 21 13:48:23 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'controller:con|state[0]'
 14. Slow 1200mV 85C Model Hold: 'controller:con|state[0]'
 15. Slow 1200mV 85C Model Hold: 'clk'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clk'
 24. Slow 1200mV 0C Model Setup: 'controller:con|state[0]'
 25. Slow 1200mV 0C Model Hold: 'controller:con|state[0]'
 26. Slow 1200mV 0C Model Hold: 'clk'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clk'
 34. Fast 1200mV 0C Model Setup: 'controller:con|state[0]'
 35. Fast 1200mV 0C Model Hold: 'controller:con|state[0]'
 36. Fast 1200mV 0C Model Hold: 'clk'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; IITB-proc                                           ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL055YF484C6G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.80        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  26.6%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                           ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+
; Clock Name              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                     ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+
; clk                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                     ;
; controller:con|state[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { controller:con|state[0] } ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                            ;
+------------+-----------------+-------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name              ; Note ;
+------------+-----------------+-------------------------+------+
; 79.03 MHz  ; 79.03 MHz       ; clk                     ;      ;
; 247.65 MHz ; 247.65 MHz      ; controller:con|state[0] ;      ;
+------------+-----------------+-------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary               ;
+-------------------------+---------+---------------+
; Clock                   ; Slack   ; End Point TNS ;
+-------------------------+---------+---------------+
; clk                     ; -11.653 ; -5681.813     ;
; controller:con|state[0] ; -3.433  ; -11.536       ;
+-------------------------+---------+---------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary              ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; controller:con|state[0] ; 0.208 ; 0.000         ;
; clk                     ; 0.354 ; 0.000         ;
+-------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------------------------+--------+----------------+
; Clock                   ; Slack  ; End Point TNS  ;
+-------------------------+--------+----------------+
; clk                     ; -3.000 ; -1304.088      ;
; controller:con|state[0] ; 0.326  ; 0.000          ;
+-------------------------+--------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                 ;
+---------+-------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node               ; To Node                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -11.653 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a65~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.106     ; 12.575     ;
; -11.623 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a79~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.116     ; 12.535     ;
; -11.615 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a76~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.119     ; 12.524     ;
; -11.614 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a67~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.103     ; 12.539     ;
; -11.572 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a70~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.110     ; 12.490     ;
; -11.566 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a71~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.100     ; 12.494     ;
; -11.549 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a74~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.119     ; 12.458     ;
; -11.538 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a78~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.101     ; 12.465     ;
; -11.519 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a11~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.105     ; 12.442     ;
; -11.486 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a74~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.119     ; 12.395     ;
; -11.480 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a95~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.113     ; 12.395     ;
; -11.478 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a92~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.107     ; 12.399     ;
; -11.474 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a31~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.118     ; 12.384     ;
; -11.454 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a123~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.113     ; 12.369     ;
; -11.451 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a18~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.136     ; 12.343     ;
; -11.441 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a28~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.124     ; 12.345     ;
; -11.435 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a68~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.098     ; 12.365     ;
; -11.435 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a72~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.096     ; 12.367     ;
; -11.420 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a77~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.096     ; 12.352     ;
; -11.400 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a10~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.101     ; 12.327     ;
; -11.397 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a11~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.105     ; 12.320     ;
; -11.396 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a9~porta_we_reg         ; clk          ; clk         ; 1.000        ; -0.093     ; 12.331     ;
; -11.388 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a78~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.101     ; 12.315     ;
; -11.387 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a64~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.122     ; 12.293     ;
; -11.386 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a68~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.098     ; 12.316     ;
; -11.384 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a111~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.107     ; 12.305     ;
; -11.382 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a80~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.115     ; 12.295     ;
; -11.370 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a81~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.110     ; 12.288     ;
; -11.365 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a114~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.125     ; 12.268     ;
; -11.365 ; controller:con|state[2] ; datapath:dp|RF:rf_instance|regfile[4][3]                                                                                 ; clk          ; clk         ; 1.000        ; -0.404     ; 11.956     ;
; -11.362 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a125~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.122     ; 12.268     ;
; -11.362 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a69~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.110     ; 12.280     ;
; -11.352 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a58~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.105     ; 12.275     ;
; -11.350 ; controller:con|state[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a65~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.106     ; 12.272     ;
; -11.350 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a65~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.221      ; 12.599     ;
; -11.350 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a84~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.104     ; 12.274     ;
; -11.347 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a66~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.127     ; 12.248     ;
; -11.342 ; datapath:dp|ir[15]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a65~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.221      ; 12.591     ;
; -11.342 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a116~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.115     ; 12.255     ;
; -11.339 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a124~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.104     ; 12.263     ;
; -11.338 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a25~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.098     ; 12.268     ;
; -11.333 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a96~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.099     ; 12.262     ;
; -11.326 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a97~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.093     ; 12.261     ;
; -11.322 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a25~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.098     ; 12.252     ;
; -11.320 ; controller:con|state[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a79~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.116     ; 12.232     ;
; -11.320 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a79~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.211      ; 12.559     ;
; -11.320 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a41~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.113     ; 12.235     ;
; -11.319 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a41~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.113     ; 12.234     ;
; -11.315 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a27~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.107     ; 12.236     ;
; -11.312 ; datapath:dp|ir[15]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a79~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.211      ; 12.551     ;
; -11.312 ; controller:con|state[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a76~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.119     ; 12.221     ;
; -11.311 ; controller:con|state[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a67~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.103     ; 12.236     ;
; -11.311 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a67~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.224      ; 12.563     ;
; -11.303 ; datapath:dp|ir[15]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a67~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.224      ; 12.555     ;
; -11.298 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a126~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.111     ; 12.215     ;
; -11.293 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a76~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.227      ; 12.548     ;
; -11.292 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a23~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.105     ; 12.215     ;
; -11.291 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a86~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.122     ; 12.197     ;
; -11.288 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a43~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.110     ; 12.206     ;
; -11.287 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a109~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.099     ; 12.216     ;
; -11.285 ; datapath:dp|ir[15]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a76~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.227      ; 12.540     ;
; -11.279 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a19~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.113     ; 12.194     ;
; -11.276 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a127~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.109     ; 12.195     ;
; -11.275 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a16~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.116     ; 12.187     ;
; -11.275 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a93~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.124     ; 12.179     ;
; -11.273 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a23~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.105     ; 12.196     ;
; -11.269 ; controller:con|state[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a70~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.110     ; 12.187     ;
; -11.269 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a70~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.217      ; 12.514     ;
; -11.263 ; controller:con|state[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a71~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.100     ; 12.191     ;
; -11.263 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a71~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.227      ; 12.518     ;
; -11.262 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a110~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.107     ; 12.183     ;
; -11.261 ; datapath:dp|ir[15]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a70~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.217      ; 12.506     ;
; -11.260 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a94~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.118     ; 12.170     ;
; -11.258 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a21~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.104     ; 12.182     ;
; -11.255 ; datapath:dp|ir[15]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a71~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.227      ; 12.510     ;
; -11.250 ; controller:con|state[2] ; datapath:dp|RF:rf_instance|regfile[0][3]                                                                                 ; clk          ; clk         ; 1.000        ; -0.409     ; 11.836     ;
; -11.248 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a119~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.100     ; 12.176     ;
; -11.246 ; controller:con|state[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a74~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.119     ; 12.155     ;
; -11.239 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a49~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.108     ; 12.159     ;
; -11.235 ; controller:con|state[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a78~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.101     ; 12.162     ;
; -11.234 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a54~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.102     ; 12.160     ;
; -11.234 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a17~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.107     ; 12.155     ;
; -11.227 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a74~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.227      ; 12.482     ;
; -11.222 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a29~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.094     ; 12.156     ;
; -11.219 ; datapath:dp|ir[15]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a74~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.227      ; 12.474     ;
; -11.219 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a127~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.109     ; 12.138     ;
; -11.216 ; controller:con|state[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a11~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.105     ; 12.139     ;
; -11.216 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a78~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.245      ; 12.489     ;
; -11.214 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a13~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.131     ; 12.111     ;
; -11.211 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a83~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.088     ; 12.151     ;
; -11.209 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a116~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.115     ; 12.122     ;
; -11.208 ; datapath:dp|ir[15]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a78~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.245      ; 12.481     ;
; -11.208 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a118~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.100     ; 12.136     ;
; -11.207 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a99~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.111     ; 12.124     ;
; -11.204 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a123~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.113     ; 12.119     ;
; -11.202 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a21~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.104     ; 12.126     ;
; -11.197 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a39~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.097     ; 12.128     ;
; -11.197 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a11~porta_address_reg0  ; clk          ; clk         ; 1.000        ; 0.241      ; 12.466     ;
; -11.196 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a85~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.105     ; 12.119     ;
; -11.195 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a125~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.122     ; 12.101     ;
+---------+-------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'controller:con|state[0]'                                                                                                       ;
+--------+-------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                      ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -3.433 ; controller:con|state[3] ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.371      ; 5.178      ;
; -3.425 ; controller:con|state[1] ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.371      ; 5.170      ;
; -3.402 ; controller:con|state[1] ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.370      ; 5.041      ;
; -3.378 ; controller:con|state[2] ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.371      ; 5.123      ;
; -3.313 ; controller:con|state[3] ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.370      ; 4.952      ;
; -3.258 ; controller:con|state[2] ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.370      ; 4.897      ;
; -3.162 ; datapath:dp|ir[14]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.690      ; 5.121      ;
; -3.089 ; datapath:dp|ir[1]       ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.681      ; 5.144      ;
; -3.080 ; datapath:dp|ir[0]       ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.679      ; 5.133      ;
; -3.068 ; datapath:dp|z           ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.683      ; 5.125      ;
; -3.065 ; datapath:dp|c           ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.683      ; 5.122      ;
; -2.986 ; datapath:dp|ir[0]       ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.678      ; 4.933      ;
; -2.983 ; datapath:dp|ir[1]       ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.680      ; 4.932      ;
; -2.982 ; datapath:dp|ir[12]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.690      ; 4.941      ;
; -2.948 ; datapath:dp|z           ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.682      ; 4.899      ;
; -2.945 ; datapath:dp|c           ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.682      ; 4.896      ;
; -2.812 ; datapath:dp|ir[14]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.691      ; 4.877      ;
; -2.776 ; datapath:dp|ir[13]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.691      ; 4.841      ;
; -2.713 ; datapath:dp|ir[13]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.690      ; 4.672      ;
; -2.702 ; datapath:dp|ir[15]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.691      ; 4.767      ;
; -2.670 ; datapath:dp|ir[15]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.690      ; 4.629      ;
; -2.615 ; datapath:dp|ir[1]       ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.691      ; 4.687      ;
; -2.606 ; datapath:dp|ir[0]       ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.689      ; 4.676      ;
; -2.594 ; datapath:dp|z           ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.693      ; 4.668      ;
; -2.591 ; datapath:dp|c           ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.693      ; 4.665      ;
; -2.509 ; datapath:dp|ir[12]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.691      ; 4.574      ;
; -2.467 ; datapath:dp|ir[14]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.701      ; 4.549      ;
; -2.086 ; controller:con|state[2] ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.484      ; 3.939      ;
; -1.707 ; datapath:dp|ir[15]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.804      ; 3.880      ;
; -1.685 ; datapath:dp|ir[14]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.804      ; 3.858      ;
; -1.674 ; datapath:dp|ir[12]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.701      ; 3.756      ;
; -1.588 ; datapath:dp|ir[15]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.701      ; 3.670      ;
; -1.586 ; datapath:dp|ir[12]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.804      ; 3.759      ;
; -1.519 ; controller:con|state[0] ; controller:con|next_state[1] ; controller:con|state[0] ; controller:con|state[0] ; 0.500        ; 3.976      ; 5.473      ;
; -1.501 ; datapath:dp|ir[13]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.701      ; 3.583      ;
; -1.373 ; controller:con|state[2] ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.381      ; 3.135      ;
; -1.360 ; controller:con|state[0] ; controller:con|next_state[0] ; controller:con|state[0] ; controller:con|state[0] ; 0.500        ; 3.987      ; 5.437      ;
; -1.304 ; datapath:dp|ir[13]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.804      ; 3.477      ;
; -1.176 ; controller:con|state[3] ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.381      ; 2.938      ;
; -1.115 ; controller:con|state[1] ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.381      ; 2.877      ;
; -1.043 ; controller:con|state[0] ; controller:con|next_state[2] ; controller:con|state[0] ; controller:con|state[0] ; 0.500        ; 3.977      ; 5.103      ;
; -1.018 ; controller:con|state[1] ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.484      ; 2.871      ;
; -0.979 ; controller:con|state[0] ; controller:con|next_state[3] ; controller:con|state[0] ; controller:con|state[0] ; 0.500        ; 4.090      ; 5.147      ;
; -0.964 ; controller:con|state[3] ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.484      ; 2.817      ;
; -0.939 ; controller:con|state[0] ; controller:con|next_state[1] ; controller:con|state[0] ; controller:con|state[0] ; 1.000        ; 3.976      ; 5.393      ;
; -0.701 ; controller:con|state[0] ; controller:con|next_state[0] ; controller:con|state[0] ; controller:con|state[0] ; 1.000        ; 3.987      ; 5.278      ;
; -0.863 ; controller:con|state[0] ; controller:con|next_state[2] ; controller:con|state[0] ; controller:con|state[0] ; 1.000        ; 3.977      ; 5.423      ;
; -0.434 ; controller:con|state[0] ; controller:con|next_state[3] ; controller:con|state[0] ; controller:con|state[0] ; 1.000        ; 4.090      ; 5.102      ;
+--------+-------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'controller:con|state[0]'                                                                                                       ;
+-------+-------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                      ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.208 ; controller:con|state[0] ; controller:con|next_state[3] ; controller:con|state[0] ; controller:con|state[0] ; 0.000        ; 4.288      ; 4.695      ;
; 0.489 ; controller:con|state[0] ; controller:con|next_state[2] ; controller:con|state[0] ; controller:con|state[0] ; 0.000        ; 4.171      ; 4.859      ;
; 0.589 ; controller:con|state[0] ; controller:con|next_state[0] ; controller:con|state[0] ; controller:con|state[0] ; 0.000        ; 4.182      ; 4.970      ;
; 0.670 ; controller:con|state[3] ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.787      ; 2.487      ;
; 0.729 ; controller:con|state[0] ; controller:con|next_state[3] ; controller:con|state[0] ; controller:con|state[0] ; -0.500       ; 4.288      ; 4.736      ;
; 0.689 ; controller:con|state[0] ; controller:con|next_state[1] ; controller:con|state[0] ; controller:con|state[0] ; 0.000        ; 4.170      ; 5.058      ;
; 0.780 ; controller:con|state[1] ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.787      ; 2.597      ;
; 0.863 ; controller:con|state[3] ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.681      ; 2.574      ;
; 0.905 ; controller:con|state[2] ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.669      ; 2.604      ;
; 0.920 ; controller:con|state[2] ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.670      ; 2.620      ;
; 0.968 ; datapath:dp|ir[12]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.977      ; 2.975      ;
; 0.977 ; controller:con|state[0] ; controller:con|next_state[2] ; controller:con|state[0] ; controller:con|state[0] ; -0.500       ; 4.171      ; 4.867      ;
; 0.987 ; controller:con|state[1] ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.681      ; 2.698      ;
; 1.022 ; datapath:dp|ir[15]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.977      ; 3.029      ;
; 1.047 ; datapath:dp|ir[13]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.977      ; 3.054      ;
; 1.134 ; datapath:dp|ir[13]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 0.000        ; 2.094      ; 3.258      ;
; 1.151 ; controller:con|state[2] ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.681      ; 2.862      ;
; 1.242 ; datapath:dp|ir[14]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.977      ; 3.249      ;
; 1.243 ; datapath:dp|ir[15]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.976      ; 3.249      ;
; 1.247 ; datapath:dp|ir[13]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.976      ; 3.253      ;
; 1.254 ; controller:con|state[0] ; controller:con|next_state[0] ; controller:con|state[0] ; controller:con|state[0] ; -0.500       ; 4.182      ; 5.155      ;
; 1.284 ; datapath:dp|ir[13]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.988      ; 3.302      ;
; 1.286 ; datapath:dp|ir[12]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.976      ; 3.292      ;
; 1.198 ; controller:con|state[0] ; controller:con|next_state[1] ; controller:con|state[0] ; controller:con|state[0] ; -0.500       ; 4.170      ; 5.087      ;
; 1.347 ; datapath:dp|ir[12]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 0.000        ; 2.094      ; 3.471      ;
; 1.374 ; datapath:dp|ir[12]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.988      ; 3.392      ;
; 1.398 ; datapath:dp|ir[15]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.988      ; 3.416      ;
; 1.434 ; datapath:dp|ir[14]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 0.000        ; 2.094      ; 3.558      ;
; 1.465 ; datapath:dp|ir[15]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 0.000        ; 2.094      ; 3.589      ;
; 1.477 ; datapath:dp|ir[14]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.976      ; 3.483      ;
; 1.787 ; controller:con|state[2] ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.787      ; 3.604      ;
; 1.879 ; controller:con|state[1] ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.670      ; 3.579      ;
; 2.062 ; controller:con|state[3] ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.670      ; 3.762      ;
; 2.209 ; datapath:dp|ir[14]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.988      ; 4.227      ;
; 2.248 ; datapath:dp|c           ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.980      ; 4.258      ;
; 2.335 ; datapath:dp|c           ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.969      ; 4.334      ;
; 2.341 ; datapath:dp|z           ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.980      ; 4.351      ;
; 2.362 ; controller:con|state[3] ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.669      ; 4.061      ;
; 2.386 ; datapath:dp|ir[1]       ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.978      ; 4.394      ;
; 2.428 ; datapath:dp|z           ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.969      ; 4.427      ;
; 2.434 ; datapath:dp|ir[0]       ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.976      ; 4.440      ;
; 2.448 ; datapath:dp|ir[1]       ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.967      ; 4.445      ;
; 2.495 ; datapath:dp|ir[0]       ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.965      ; 4.490      ;
; 2.527 ; controller:con|state[1] ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.669      ; 4.226      ;
; 2.535 ; datapath:dp|c           ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.968      ; 4.533      ;
; 2.628 ; datapath:dp|z           ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.968      ; 4.626      ;
; 2.669 ; datapath:dp|ir[1]       ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.966      ; 4.665      ;
; 2.716 ; datapath:dp|ir[0]       ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.964      ; 4.710      ;
+-------+-------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                                  ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; 0.354 ; controller:con|rf_master[1]                                                                             ; controller:con|rf_master[1]                                                                                              ; clk                     ; clk         ; 0.000        ; 0.066      ; 0.577      ;
; 0.354 ; datapath:dp|z                                                                                           ; datapath:dp|z                                                                                                            ; clk                     ; clk         ; 0.000        ; 0.066      ; 0.577      ;
; 0.354 ; controller:con|rf_master[2]                                                                             ; controller:con|rf_master[2]                                                                                              ; clk                     ; clk         ; 0.000        ; 0.066      ; 0.577      ;
; 0.375 ; controller:con|state[3]                                                                                 ; controller:con|state[3]                                                                                                  ; clk                     ; clk         ; 0.000        ; 0.045      ; 0.577      ;
; 0.375 ; controller:con|state[2]                                                                                 ; controller:con|state[2]                                                                                                  ; clk                     ; clk         ; 0.000        ; 0.045      ; 0.577      ;
; 0.375 ; controller:con|state[1]                                                                                 ; controller:con|state[1]                                                                                                  ; clk                     ; clk         ; 0.000        ; 0.045      ; 0.577      ;
; 0.614 ; datapath:dp|pc[8]                                                                                       ; datapath:dp|RF:rf_instance|regfile[7][8]                                                                                 ; clk                     ; clk         ; 0.000        ; 0.067      ; 0.838      ;
; 0.672 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a62~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.612      ; 3.700      ;
; 0.694 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a26~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.611      ; 3.721      ;
; 0.695 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a90~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.623      ; 3.734      ;
; 0.695 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a88~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.624      ; 3.735      ;
; 0.717 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a98~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.603      ; 3.736      ;
; 0.730 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a58~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.592      ; 3.738      ;
; 0.732 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a84~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.592      ; 3.740      ;
; 0.742 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a75~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.623      ; 3.781      ;
; 0.765 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a4~portb_address_reg0   ; controller:con|state[0] ; clk         ; 0.000        ; 2.613      ; 3.794      ;
; 0.766 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a103~portb_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 2.604      ; 3.786      ;
; 0.769 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a87~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.610      ; 3.795      ;
; 0.780 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a110~portb_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 2.590      ; 3.786      ;
; 0.812 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a119~portb_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 2.596      ; 3.824      ;
; 0.834 ; controller:con|state[0]                                                                                 ; datapath:dp|tr[7]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.293      ; 3.513      ;
; 0.849 ; controller:con|state[0]                                                                                 ; datapath:dp|tr[4]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.293      ; 3.528      ;
; 0.863 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a102~portb_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 2.602      ; 3.881      ;
; 0.888 ; datapath:dp|ir[4]                                                                                       ; datapath:dp|RF:rf_instance|regfile[7][11]                                                                                ; clk                     ; clk         ; 0.000        ; 0.063      ; 1.108      ;
; 0.895 ; controller:con|state[0]                                                                                 ; datapath:dp|tr[1]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.301      ; 3.582      ;
; 0.897 ; controller:con|state[0]                                                                                 ; datapath:dp|tr[9]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.301      ; 3.584      ;
; 0.903 ; controller:con|state[0]                                                                                 ; datapath:dp|tr[0]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.292      ; 3.581      ;
; 0.903 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a8~portb_address_reg0   ; controller:con|state[0] ; clk         ; 0.000        ; 2.595      ; 3.914      ;
; 0.919 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a106~portb_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 2.594      ; 3.929      ;
; 0.919 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a5~portb_address_reg0   ; controller:con|state[0] ; clk         ; 0.000        ; 2.598      ; 3.933      ;
; 0.927 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a53~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.595      ; 3.938      ;
; 0.933 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a121~portb_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 2.618      ; 3.967      ;
; 0.935 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a120~portb_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 2.595      ; 3.946      ;
; 0.940 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a7~portb_address_reg0   ; controller:con|state[0] ; clk         ; 0.000        ; 2.603      ; 3.959      ;
; 0.941 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a37~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.595      ; 3.952      ;
; 0.942 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a73~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.622      ; 3.980      ;
; 0.943 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a3~portb_address_reg0   ; controller:con|state[0] ; clk         ; 0.000        ; 2.607      ; 3.966      ;
; 0.948 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a6~portb_address_reg0   ; controller:con|state[0] ; clk         ; 0.000        ; 2.600      ; 3.964      ;
; 0.948 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a104~portb_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 2.595      ; 3.959      ;
; 0.950 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a42~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.613      ; 3.979      ;
; 0.952 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a105~portb_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 2.620      ; 3.988      ;
; 0.958 ; datapath:dp|tr[0]                                                                                       ; datapath:dp|tr[0]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.066      ; 1.181      ;
; 0.958 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a61~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.604      ; 3.978      ;
; 0.963 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a55~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.600      ; 3.979      ;
; 0.963 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a30~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.609      ; 3.988      ;
; 0.973 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a51~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.606      ; 3.995      ;
; 0.976 ; datapath:dp|pc[11]                                                                                      ; datapath:dp|RF:rf_instance|regfile[7][11]                                                                                ; clk                     ; clk         ; 0.000        ; 0.067      ; 1.200      ;
; 0.976 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a36~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.587      ; 3.979      ;
; 0.979 ; controller:con|state[0]                                                                                 ; datapath:dp|pc[0]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.291      ; 3.656      ;
; 0.979 ; controller:con|state[0]                                                                                 ; datapath:dp|pc[2]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.291      ; 3.656      ;
; 0.979 ; controller:con|state[0]                                                                                 ; datapath:dp|pc[10]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 2.291      ; 3.656      ;
; 0.979 ; controller:con|state[0]                                                                                 ; datapath:dp|pc[4]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.291      ; 3.656      ;
; 0.979 ; controller:con|state[0]                                                                                 ; datapath:dp|pc[1]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.291      ; 3.656      ;
; 0.979 ; controller:con|state[0]                                                                                 ; datapath:dp|pc[3]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.291      ; 3.656      ;
; 0.979 ; controller:con|state[0]                                                                                 ; datapath:dp|pc[9]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.291      ; 3.656      ;
; 0.979 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a15~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.607      ; 4.002      ;
; 0.980 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a46~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.613      ; 4.009      ;
; 0.981 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a29~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.603      ; 4.000      ;
; 0.981 ; controller:con|state[0]                                                                                 ; datapath:dp|tr[5]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.293      ; 3.660      ;
; 0.982 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a91~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.616      ; 4.014      ;
; 0.982 ; controller:con|state[0]                                                                                 ; controller:con|state[1]                                                                                                  ; controller:con|state[0] ; clk         ; 0.000        ; 2.606      ; 3.974      ;
; 0.972 ; controller:con|state[0]                                                                                 ; datapath:dp|tr[2]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.302      ; 3.660      ;
; 0.990 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a89~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.613      ; 4.019      ;
; 0.991 ; controller:con|state[0]                                                                                 ; datapath:dp|tr[3]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.302      ; 3.679      ;
; 0.998 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a39~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.600      ; 4.014      ;
; 1.005 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a40~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.606      ; 4.027      ;
; 1.008 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a71~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.596      ; 4.020      ;
; 1.014 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a14~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.613      ; 4.043      ;
; 1.035 ; controller:con|state[0]                                                                                 ; datapath:dp|RF:rf_instance|regfile[7][0]                                                                                 ; controller:con|state[0] ; clk         ; 0.000        ; 2.303      ; 3.724      ;
; 1.046 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a74~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.577      ; 4.039      ;
; 1.055 ; datapath:dp|tr[0]                                                                                       ; datapath:dp|tr[4]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.067      ; 1.279      ;
; 1.055 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a92~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.590      ; 4.061      ;
; 1.066 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a24~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.617      ; 4.099      ;
; 1.073 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a9~portb_address_reg0   ; controller:con|state[0] ; clk         ; 0.000        ; 2.605      ; 4.094      ;
; 1.078 ; datapath:dp|RF:rf_instance|regfile[2][5]                                                                ; datapath:dp|pc[5]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.067      ; 1.302      ;
; 1.083 ; controller:con|state[0]                                                                                 ; datapath:dp|RF:rf_instance|regfile[7][1]                                                                                 ; controller:con|state[0] ; clk         ; 0.000        ; 2.301      ; 3.770      ;
; 1.084 ; controller:con|state[0]                                                                                 ; datapath:dp|tr[10]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 2.303      ; 3.773      ;
; 1.086 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[1]                  ; controller:con|state[0] ; clk         ; 0.000        ; 2.292      ; 3.764      ;
; 1.087 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a100~portb_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 2.607      ; 4.110      ;
; 1.087 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[2] ; datapath:dp|ir[5]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.079      ; 1.323      ;
; 1.088 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a123~portb_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 2.583      ; 4.087      ;
; 1.088 ; controller:con|state[0]                                                                                 ; datapath:dp|tr[11]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 2.303      ; 3.777      ;
; 1.089 ; controller:con|state[0]                                                                                 ; datapath:dp|tr[15]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 2.301      ; 3.776      ;
; 1.091 ; controller:con|state[0]                                                                                 ; datapath:dp|tr[14]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 2.303      ; 3.780      ;
; 1.094 ; controller:con|state[0]                                                                                 ; datapath:dp|tr[13]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 2.301      ; 3.781      ;
; 1.097 ; datapath:dp|c                                                                                           ; datapath:dp|c                                                                                                            ; clk                     ; clk         ; 0.000        ; 0.066      ; 1.320      ;
; 1.100 ; controller:con|state[0]                                                                                 ; datapath:dp|tr[8]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.303      ; 3.789      ;
; 1.103 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a25~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.599      ; 4.118      ;
; 1.104 ; controller:con|rf_master[1]                                                                             ; controller:con|rf_master[2]                                                                                              ; clk                     ; clk         ; 0.000        ; 0.068      ; 1.329      ;
; 1.104 ; controller:con|state[0]                                                                                 ; datapath:dp|tr[12]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 2.301      ; 3.791      ;
; 1.104 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a21~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.592      ; 4.112      ;
; 1.105 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a11~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.592      ; 4.113      ;
; 1.113 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a20~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.617      ; 4.146      ;
; 1.122 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a122~portb_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 2.605      ; 4.143      ;
; 1.124 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a62~portb_address_reg0  ; controller:con|state[0] ; clk         ; -0.500       ; 2.612      ; 3.652      ;
; 1.129 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a33~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.615      ; 4.160      ;
; 1.133 ; datapath:dp|tr[2]                                                                                       ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a40~porta_address_reg0  ; clk                     ; clk         ; 0.000        ; 0.370      ; 1.690      ;
; 1.146 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a26~portb_address_reg0  ; controller:con|state[0] ; clk         ; -0.500       ; 2.611      ; 3.673      ;
; 1.149 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a1~portb_address_reg0   ; controller:con|state[0] ; clk         ; 0.000        ; 2.607      ; 4.172      ;
; 1.149 ; controller:con|state[0]                                                                                 ; datapath:dp|RF:rf_instance|regfile[7][11]                                                                                ; controller:con|state[0] ; clk         ; 0.000        ; 2.304      ; 3.839      ;
+-------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                             ;
+------------+-----------------+-------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name              ; Note ;
+------------+-----------------+-------------------------+------+
; 86.81 MHz  ; 86.81 MHz       ; clk                     ;      ;
; 273.82 MHz ; 273.82 MHz      ; controller:con|state[0] ;      ;
+------------+-----------------+-------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                ;
+-------------------------+---------+---------------+
; Clock                   ; Slack   ; End Point TNS ;
+-------------------------+---------+---------------+
; clk                     ; -10.519 ; -5111.402     ;
; controller:con|state[0] ; -3.090  ; -10.264       ;
+-------------------------+---------+---------------+


+-------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary               ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; controller:con|state[0] ; 0.208 ; 0.000         ;
; clk                     ; 0.308 ; 0.000         ;
+-------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; clk                     ; -3.000 ; -1304.088     ;
; controller:con|state[0] ; 0.404  ; 0.000         ;
+-------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                  ;
+---------+-------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node               ; To Node                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.519 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a65~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.150     ; 11.389     ;
; -10.491 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a79~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.157     ; 11.354     ;
; -10.478 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a76~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.160     ; 11.338     ;
; -10.468 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a67~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.145     ; 11.343     ;
; -10.446 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a71~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.143     ; 11.323     ;
; -10.441 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a70~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.152     ; 11.309     ;
; -10.417 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a74~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.159     ; 11.278     ;
; -10.415 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a78~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.142     ; 11.293     ;
; -10.382 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a11~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.146     ; 11.256     ;
; -10.365 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a31~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.161     ; 11.224     ;
; -10.359 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a92~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.150     ; 11.229     ;
; -10.356 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a74~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.159     ; 11.217     ;
; -10.354 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a95~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.154     ; 11.220     ;
; -10.327 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a123~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.154     ; 11.193     ;
; -10.324 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a68~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.140     ; 11.204     ;
; -10.313 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a114~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.165     ; 11.168     ;
; -10.310 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a77~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.141     ; 11.189     ;
; -10.307 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a72~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.138     ; 11.189     ;
; -10.295 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a81~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.156     ; 11.159     ;
; -10.295 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a18~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.177     ; 11.138     ;
; -10.294 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a80~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.157     ; 11.157     ;
; -10.285 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a9~porta_we_reg         ; clk          ; clk         ; 1.000        ; -0.137     ; 11.168     ;
; -10.285 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a11~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.146     ; 11.159     ;
; -10.283 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a10~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.142     ; 11.161     ;
; -10.282 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a28~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.167     ; 11.135     ;
; -10.277 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a124~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.146     ; 11.151     ;
; -10.268 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a84~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.150     ; 11.138     ;
; -10.268 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a64~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.163     ; 11.125     ;
; -10.267 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a78~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.142     ; 11.145     ;
; -10.266 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a68~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.140     ; 11.146     ;
; -10.266 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a69~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.156     ; 11.130     ;
; -10.265 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a111~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.149     ; 11.136     ;
; -10.260 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a25~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.140     ; 11.140     ;
; -10.257 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a125~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.163     ; 11.114     ;
; -10.244 ; controller:con|state[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a65~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.150     ; 11.114     ;
; -10.243 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a116~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.157     ; 11.106     ;
; -10.236 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a66~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.173     ; 11.083     ;
; -10.236 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a27~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.147     ; 11.109     ;
; -10.234 ; controller:con|state[2] ; datapath:dp|RF:rf_instance|regfile[4][3]                                                                                 ; clk          ; clk         ; 1.000        ; -0.408     ; 10.821     ;
; -10.224 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a126~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.152     ; 11.092     ;
; -10.223 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a58~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.146     ; 11.097     ;
; -10.221 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a86~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.168     ; 11.073     ;
; -10.221 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a65~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.191      ; 11.432     ;
; -10.221 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a96~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.141     ; 11.100     ;
; -10.219 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a93~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.167     ; 11.072     ;
; -10.217 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a97~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.138     ; 11.099     ;
; -10.216 ; controller:con|state[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a79~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.157     ; 11.079     ;
; -10.213 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a41~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.155     ; 11.078     ;
; -10.212 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a16~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.158     ; 11.074     ;
; -10.211 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a25~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.140     ; 11.091     ;
; -10.204 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a41~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.155     ; 11.069     ;
; -10.203 ; controller:con|state[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a76~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.160     ; 11.063     ;
; -10.201 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a43~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.152     ; 11.069     ;
; -10.193 ; controller:con|state[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a67~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.145     ; 11.068     ;
; -10.193 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a79~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.184      ; 11.397     ;
; -10.189 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a110~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.150     ; 11.059     ;
; -10.185 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a23~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.146     ; 11.059     ;
; -10.176 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a109~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.143     ; 11.053     ;
; -10.171 ; controller:con|state[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a71~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.143     ; 11.048     ;
; -10.171 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a127~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.150     ; 11.041     ;
; -10.170 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a67~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.196      ; 11.386     ;
; -10.169 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a127~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.150     ; 11.039     ;
; -10.168 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a19~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.156     ; 11.032     ;
; -10.167 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a54~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.144     ; 11.043     ;
; -10.166 ; controller:con|state[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a70~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.152     ; 11.034     ;
; -10.166 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a123~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.154     ; 11.032     ;
; -10.164 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a76~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.197      ; 11.381     ;
; -10.164 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a49~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.149     ; 11.035     ;
; -10.161 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a119~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.143     ; 11.038     ;
; -10.158 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a116~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.157     ; 11.021     ;
; -10.158 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a94~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.159     ; 11.019     ;
; -10.151 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a23~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.146     ; 11.025     ;
; -10.150 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a85~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.149     ; 11.021     ;
; -10.149 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a125~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.163     ; 11.006     ;
; -10.148 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a71~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.198      ; 11.366     ;
; -10.145 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a114~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.165     ; 11.000     ;
; -10.144 ; datapath:dp|ir[15]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a65~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.191      ; 11.355     ;
; -10.143 ; datapath:dp|ir[14]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a70~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.189      ; 11.352     ;
; -10.142 ; controller:con|state[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a74~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.159     ; 11.003     ;
; -10.141 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a115~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.161     ; 11.000     ;
; -10.140 ; controller:con|state[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a78~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.142     ; 11.018     ;
; -10.139 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a21~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.150     ; 11.009     ;
; -10.137 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a21~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.150     ; 11.007     ;
; -10.134 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a59~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.156     ; 10.998     ;
; -10.133 ; controller:con|state[2] ; datapath:dp|RF:rf_instance|regfile[0][3]                                                                                 ; clk          ; clk         ; 1.000        ; -0.413     ; 10.715     ;
; -10.132 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a118~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.142     ; 11.010     ;
; -10.132 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a13~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.171     ; 10.981     ;
; -10.129 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a39~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.139     ; 11.010     ;
; -10.127 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a18~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.177     ; 10.970     ;
; -10.127 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a118~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.142     ; 11.005     ;
; -10.125 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a29~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.137     ; 11.008     ;
; -10.125 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a17~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.148     ; 10.997     ;
; -10.122 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a16~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.158     ; 10.984     ;
; -10.118 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a38~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.140     ; 10.998     ;
; -10.118 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a59~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.156     ; 10.982     ;
; -10.116 ; datapath:dp|ir[15]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a79~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.184      ; 11.320     ;
; -10.116 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a22~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.135     ; 11.001     ;
; -10.116 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a99~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.152     ; 10.984     ;
; -10.113 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a47~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.148     ; 10.985     ;
; -10.107 ; controller:con|state[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a11~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.146     ; 10.981     ;
+---------+-------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'controller:con|state[0]'                                                                                                        ;
+--------+-------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                      ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -3.090 ; controller:con|state[1] ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.192      ; 4.711      ;
; -3.063 ; controller:con|state[3] ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.192      ; 4.684      ;
; -3.034 ; controller:con|state[1] ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.190      ; 4.565      ;
; -3.010 ; controller:con|state[2] ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.192      ; 4.631      ;
; -3.007 ; controller:con|state[3] ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.190      ; 4.538      ;
; -2.954 ; controller:con|state[2] ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.190      ; 4.485      ;
; -2.794 ; datapath:dp|ir[14]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.525      ; 4.660      ;
; -2.713 ; datapath:dp|ir[1]       ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.517      ; 4.659      ;
; -2.704 ; datapath:dp|ir[0]       ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.515      ; 4.648      ;
; -2.677 ; datapath:dp|z           ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.519      ; 4.625      ;
; -2.661 ; datapath:dp|c           ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.518      ; 4.608      ;
; -2.657 ; datapath:dp|ir[1]       ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.515      ; 4.513      ;
; -2.648 ; datapath:dp|ir[0]       ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.513      ; 4.502      ;
; -2.621 ; datapath:dp|z           ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.517      ; 4.479      ;
; -2.614 ; datapath:dp|ir[12]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.525      ; 4.480      ;
; -2.605 ; datapath:dp|c           ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.516      ; 4.462      ;
; -2.469 ; datapath:dp|ir[14]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.527      ; 4.425      ;
; -2.423 ; datapath:dp|ir[13]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.527      ; 4.379      ;
; -2.372 ; datapath:dp|ir[15]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.527      ; 4.328      ;
; -2.367 ; datapath:dp|ir[13]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.525      ; 4.233      ;
; -2.344 ; datapath:dp|ir[15]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.525      ; 4.210      ;
; -2.298 ; datapath:dp|ir[0]       ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.525      ; 4.260      ;
; -2.294 ; datapath:dp|ir[1]       ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.527      ; 4.258      ;
; -2.240 ; datapath:dp|z           ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.529      ; 4.206      ;
; -2.182 ; datapath:dp|c           ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.528      ; 4.147      ;
; -2.156 ; datapath:dp|ir[12]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.527      ; 4.112      ;
; -2.106 ; datapath:dp|ir[14]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.537      ; 4.080      ;
; -1.842 ; controller:con|state[2] ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.292      ; 3.560      ;
; -1.462 ; datapath:dp|ir[15]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.627      ; 3.515      ;
; -1.420 ; datapath:dp|ir[14]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.627      ; 3.473      ;
; -1.391 ; datapath:dp|ir[12]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.537      ; 3.365      ;
; -1.353 ; datapath:dp|ir[12]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.627      ; 3.406      ;
; -1.336 ; datapath:dp|ir[15]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.537      ; 3.310      ;
; -1.326 ; controller:con|state[0] ; controller:con|next_state[1] ; controller:con|state[0] ; controller:con|state[0] ; 0.500        ; 3.592      ; 4.949      ;
; -1.299 ; datapath:dp|ir[13]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.537      ; 3.273      ;
; -1.196 ; controller:con|state[2] ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.202      ; 2.835      ;
; -1.157 ; controller:con|state[0] ; controller:con|next_state[0] ; controller:con|state[0] ; controller:con|state[0] ; 0.500        ; 3.604      ; 4.888      ;
; -1.097 ; datapath:dp|ir[13]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.627      ; 3.150      ;
; -0.975 ; controller:con|state[3] ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.202      ; 2.614      ;
; -0.961 ; controller:con|state[1] ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.202      ; 2.600      ;
; -0.934 ; controller:con|state[0] ; controller:con|next_state[2] ; controller:con|state[0] ; controller:con|state[0] ; 0.500        ; 3.594      ; 4.647      ;
; -0.843 ; controller:con|state[0] ; controller:con|next_state[1] ; controller:con|state[0] ; controller:con|state[0] ; 1.000        ; 3.592      ; 4.966      ;
; -0.842 ; controller:con|state[0] ; controller:con|next_state[3] ; controller:con|state[0] ; controller:con|state[0] ; 0.500        ; 3.694      ; 4.652      ;
; -0.841 ; controller:con|state[1] ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.292      ; 2.559      ;
; -0.826 ; controller:con|state[3] ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.292      ; 2.544      ;
; -0.578 ; controller:con|state[0] ; controller:con|next_state[0] ; controller:con|state[0] ; controller:con|state[0] ; 1.000        ; 3.604      ; 4.809      ;
; -0.709 ; controller:con|state[0] ; controller:con|next_state[2] ; controller:con|state[0] ; controller:con|state[0] ; 1.000        ; 3.594      ; 4.922      ;
; -0.309 ; controller:con|state[0] ; controller:con|next_state[3] ; controller:con|state[0] ; controller:con|state[0] ; 1.000        ; 3.694      ; 4.619      ;
+--------+-------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'controller:con|state[0]'                                                                                                        ;
+-------+-------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                      ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.208 ; controller:con|state[0] ; controller:con|next_state[3] ; controller:con|state[0] ; controller:con|state[0] ; 0.000        ; 3.871      ; 4.259      ;
; 0.415 ; controller:con|state[0] ; controller:con|next_state[2] ; controller:con|state[0] ; controller:con|state[0] ; 0.000        ; 3.766      ; 4.361      ;
; 0.576 ; controller:con|state[0] ; controller:con|next_state[0] ; controller:con|state[0] ; controller:con|state[0] ; 0.000        ; 3.776      ; 4.532      ;
; 0.687 ; controller:con|state[3] ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.564      ; 2.281      ;
; 0.622 ; controller:con|state[0] ; controller:con|next_state[1] ; controller:con|state[0] ; controller:con|state[0] ; 0.000        ; 3.764      ; 4.566      ;
; 0.714 ; controller:con|state[0] ; controller:con|next_state[3] ; controller:con|state[0] ; controller:con|state[0] ; -0.500       ; 3.871      ; 4.285      ;
; 0.785 ; controller:con|state[1] ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.564      ; 2.379      ;
; 0.818 ; controller:con|state[3] ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.469      ; 2.317      ;
; 0.862 ; controller:con|state[2] ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.457      ; 2.349      ;
; 0.872 ; datapath:dp|ir[12]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.780      ; 2.682      ;
; 0.893 ; controller:con|state[2] ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.459      ; 2.382      ;
; 0.922 ; datapath:dp|ir[13]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.780      ; 2.732      ;
; 0.922 ; datapath:dp|ir[15]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.780      ; 2.732      ;
; 0.932 ; controller:con|state[1] ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.469      ; 2.431      ;
; 0.960 ; controller:con|state[0] ; controller:con|next_state[2] ; controller:con|state[0] ; controller:con|state[0] ; -0.500       ; 3.766      ; 4.426      ;
; 1.019 ; datapath:dp|ir[13]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.885      ; 2.934      ;
; 1.071 ; controller:con|state[2] ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.469      ; 2.570      ;
; 1.097 ; datapath:dp|ir[15]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.778      ; 2.905      ;
; 1.117 ; datapath:dp|ir[13]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.790      ; 2.937      ;
; 1.129 ; datapath:dp|ir[13]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.778      ; 2.937      ;
; 1.137 ; datapath:dp|ir[14]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.780      ; 2.947      ;
; 1.137 ; datapath:dp|ir[12]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.778      ; 2.945      ;
; 1.156 ; controller:con|state[0] ; controller:con|next_state[0] ; controller:con|state[0] ; controller:con|state[0] ; -0.500       ; 3.776      ; 4.632      ;
; 1.135 ; controller:con|state[0] ; controller:con|next_state[1] ; controller:con|state[0] ; controller:con|state[0] ; -0.500       ; 3.764      ; 4.599      ;
; 1.229 ; datapath:dp|ir[12]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.885      ; 3.144      ;
; 1.261 ; datapath:dp|ir[12]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.790      ; 3.081      ;
; 1.272 ; datapath:dp|ir[15]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.790      ; 3.092      ;
; 1.316 ; datapath:dp|ir[14]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.885      ; 3.231      ;
; 1.321 ; datapath:dp|ir[15]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.885      ; 3.236      ;
; 1.344 ; datapath:dp|ir[14]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.778      ; 3.152      ;
; 1.653 ; controller:con|state[2] ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.564      ; 3.247      ;
; 1.794 ; controller:con|state[1] ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.459      ; 3.283      ;
; 1.866 ; controller:con|state[3] ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.459      ; 3.355      ;
; 2.004 ; datapath:dp|ir[14]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.790      ; 3.824      ;
; 2.085 ; datapath:dp|c           ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.781      ; 3.896      ;
; 2.097 ; datapath:dp|c           ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.771      ; 3.898      ;
; 2.137 ; datapath:dp|ir[1]       ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.780      ; 3.947      ;
; 2.154 ; datapath:dp|z           ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.782      ; 3.966      ;
; 2.177 ; datapath:dp|ir[0]       ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.778      ; 3.985      ;
; 2.184 ; controller:con|state[3] ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.457      ; 3.671      ;
; 2.195 ; datapath:dp|z           ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.772      ; 3.997      ;
; 2.206 ; datapath:dp|ir[1]       ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.770      ; 4.006      ;
; 2.250 ; datapath:dp|ir[0]       ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.768      ; 4.048      ;
; 2.304 ; datapath:dp|c           ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.769      ; 4.103      ;
; 2.336 ; controller:con|state[1] ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.457      ; 3.823      ;
; 2.402 ; datapath:dp|z           ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.770      ; 4.202      ;
; 2.413 ; datapath:dp|ir[1]       ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.768      ; 4.211      ;
; 2.457 ; datapath:dp|ir[0]       ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.766      ; 4.253      ;
+-------+-------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                                  ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; 0.308 ; controller:con|rf_master[1]                                                                             ; controller:con|rf_master[1]                                                                                              ; clk                     ; clk         ; 0.000        ; 0.059      ; 0.511      ;
; 0.308 ; datapath:dp|z                                                                                           ; datapath:dp|z                                                                                                            ; clk                     ; clk         ; 0.000        ; 0.059      ; 0.511      ;
; 0.308 ; controller:con|rf_master[2]                                                                             ; controller:con|rf_master[2]                                                                                              ; clk                     ; clk         ; 0.000        ; 0.059      ; 0.511      ;
; 0.328 ; controller:con|state[3]                                                                                 ; controller:con|state[3]                                                                                                  ; clk                     ; clk         ; 0.000        ; 0.039      ; 0.511      ;
; 0.328 ; controller:con|state[2]                                                                                 ; controller:con|state[2]                                                                                                  ; clk                     ; clk         ; 0.000        ; 0.039      ; 0.511      ;
; 0.328 ; controller:con|state[1]                                                                                 ; controller:con|state[1]                                                                                                  ; clk                     ; clk         ; 0.000        ; 0.039      ; 0.511      ;
; 0.551 ; datapath:dp|pc[8]                                                                                       ; datapath:dp|RF:rf_instance|regfile[7][8]                                                                                 ; clk                     ; clk         ; 0.000        ; 0.059      ; 0.754      ;
; 0.587 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a62~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.361      ; 3.327      ;
; 0.606 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a90~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.373      ; 3.358      ;
; 0.607 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a88~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.373      ; 3.359      ;
; 0.607 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a26~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.360      ; 3.346      ;
; 0.635 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a98~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.352      ; 3.366      ;
; 0.657 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a58~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.343      ; 3.379      ;
; 0.685 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a75~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.371      ; 3.435      ;
; 0.695 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a84~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.338      ; 3.412      ;
; 0.712 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a110~portb_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 2.339      ; 3.430      ;
; 0.721 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a4~portb_address_reg0   ; controller:con|state[0] ; clk         ; 0.000        ; 2.361      ; 3.461      ;
; 0.721 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a103~portb_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 2.354      ; 3.454      ;
; 0.724 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a87~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.358      ; 3.461      ;
; 0.736 ; controller:con|state[0]                                                                                 ; datapath:dp|tr[7]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.074      ; 3.164      ;
; 0.754 ; controller:con|state[0]                                                                                 ; datapath:dp|tr[4]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.074      ; 3.182      ;
; 0.766 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a119~portb_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 2.345      ; 3.490      ;
; 0.798 ; controller:con|state[0]                                                                                 ; datapath:dp|tr[1]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.082      ; 3.234      ;
; 0.800 ; controller:con|state[0]                                                                                 ; datapath:dp|tr[9]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.082      ; 3.236      ;
; 0.810 ; controller:con|state[0]                                                                                 ; datapath:dp|tr[0]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.073      ; 3.237      ;
; 0.810 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a102~portb_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 2.351      ; 3.540      ;
; 0.811 ; datapath:dp|ir[4]                                                                                       ; datapath:dp|RF:rf_instance|regfile[7][11]                                                                                ; clk                     ; clk         ; 0.000        ; 0.056      ; 1.011      ;
; 0.828 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a8~portb_address_reg0   ; controller:con|state[0] ; clk         ; 0.000        ; 2.344      ; 3.551      ;
; 0.839 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a121~portb_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 2.367      ; 3.585      ;
; 0.841 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a30~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.358      ; 3.578      ;
; 0.842 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a6~portb_address_reg0   ; controller:con|state[0] ; clk         ; 0.000        ; 2.349      ; 3.570      ;
; 0.843 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a42~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.362      ; 3.584      ;
; 0.852 ; datapath:dp|tr[0]                                                                                       ; datapath:dp|tr[0]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.059      ; 1.055      ;
; 0.859 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a120~portb_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 2.344      ; 3.582      ;
; 0.863 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a106~portb_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 2.343      ; 3.585      ;
; 0.864 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a5~portb_address_reg0   ; controller:con|state[0] ; clk         ; 0.000        ; 2.346      ; 3.589      ;
; 0.866 ; controller:con|state[0]                                                                                 ; datapath:dp|tr[5]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.074      ; 3.294      ;
; 0.869 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a53~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.345      ; 3.593      ;
; 0.875 ; datapath:dp|pc[11]                                                                                      ; datapath:dp|RF:rf_instance|regfile[7][11]                                                                                ; clk                     ; clk         ; 0.000        ; 0.059      ; 1.078      ;
; 0.865 ; controller:con|state[0]                                                                                 ; datapath:dp|tr[2]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.083      ; 3.302      ;
; 0.878 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a46~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.362      ; 3.619      ;
; 0.879 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a73~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.370      ; 3.628      ;
; 0.879 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a39~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.349      ; 3.607      ;
; 0.879 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a55~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.349      ; 3.607      ;
; 0.882 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a36~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.333      ; 3.594      ;
; 0.883 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a3~portb_address_reg0   ; controller:con|state[0] ; clk         ; 0.000        ; 2.356      ; 3.618      ;
; 0.888 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a104~portb_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 2.344      ; 3.611      ;
; 0.888 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a37~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.342      ; 3.609      ;
; 0.890 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a105~portb_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 2.369      ; 3.638      ;
; 0.890 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a40~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.355      ; 3.624      ;
; 0.895 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a7~portb_address_reg0   ; controller:con|state[0] ; clk         ; 0.000        ; 2.352      ; 3.626      ;
; 0.899 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a61~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.353      ; 3.631      ;
; 0.899 ; controller:con|state[0]                                                                                 ; controller:con|state[1]                                                                                                  ; controller:con|state[0] ; clk         ; 0.000        ; 2.402      ; 3.655      ;
; 0.908 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a89~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.364      ; 3.651      ;
; 0.913 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a51~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.355      ; 3.647      ;
; 0.916 ; controller:con|state[0]                                                                                 ; datapath:dp|RF:rf_instance|regfile[7][0]                                                                                 ; controller:con|state[0] ; clk         ; 0.000        ; 2.084      ; 3.354      ;
; 0.920 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a91~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.364      ; 3.663      ;
; 0.921 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a29~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.352      ; 3.652      ;
; 0.921 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a15~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.356      ; 3.656      ;
; 0.930 ; controller:con|state[0]                                                                                 ; datapath:dp|pc[10]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 2.072      ; 3.356      ;
; 0.930 ; controller:con|state[0]                                                                                 ; datapath:dp|pc[2]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.072      ; 3.356      ;
; 0.930 ; controller:con|state[0]                                                                                 ; datapath:dp|pc[4]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.072      ; 3.356      ;
; 0.930 ; controller:con|state[0]                                                                                 ; datapath:dp|pc[1]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.072      ; 3.356      ;
; 0.930 ; controller:con|state[0]                                                                                 ; datapath:dp|pc[3]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.072      ; 3.356      ;
; 0.930 ; controller:con|state[0]                                                                                 ; datapath:dp|pc[0]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.072      ; 3.356      ;
; 0.930 ; controller:con|state[0]                                                                                 ; datapath:dp|pc[9]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.072      ; 3.356      ;
; 0.880 ; controller:con|state[0]                                                                                 ; datapath:dp|tr[3]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.083      ; 3.317      ;
; 0.944 ; datapath:dp|tr[0]                                                                                       ; datapath:dp|tr[4]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.060      ; 1.148      ;
; 0.946 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a14~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.363      ; 3.688      ;
; 0.949 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a71~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.345      ; 3.673      ;
; 0.955 ; controller:con|state[0]                                                                                 ; datapath:dp|RF:rf_instance|regfile[7][1]                                                                                 ; controller:con|state[0] ; clk         ; 0.000        ; 2.082      ; 3.391      ;
; 0.957 ; datapath:dp|RF:rf_instance|regfile[2][5]                                                                ; datapath:dp|pc[5]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.059      ; 1.160      ;
; 0.959 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[1]                  ; controller:con|state[0] ; clk         ; 0.000        ; 2.074      ; 3.387      ;
; 0.961 ; controller:con|state[0]                                                                                 ; datapath:dp|tr[15]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 2.082      ; 3.397      ;
; 0.961 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a92~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.339      ; 3.679      ;
; 0.963 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a74~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.329      ; 3.671      ;
; 0.971 ; controller:con|state[0]                                                                                 ; datapath:dp|tr[10]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 2.084      ; 3.409      ;
; 0.975 ; controller:con|state[0]                                                                                 ; datapath:dp|tr[11]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 2.084      ; 3.413      ;
; 0.979 ; controller:con|state[0]                                                                                 ; datapath:dp|tr[14]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 2.084      ; 3.417      ;
; 0.979 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a24~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.367      ; 3.725      ;
; 0.983 ; controller:con|state[0]                                                                                 ; datapath:dp|tr[12]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 2.082      ; 3.419      ;
; 0.987 ; datapath:dp|c                                                                                           ; datapath:dp|c                                                                                                            ; clk                     ; clk         ; 0.000        ; 0.059      ; 1.190      ;
; 0.990 ; controller:con|state[0]                                                                                 ; datapath:dp|tr[8]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.084      ; 3.428      ;
; 0.992 ; controller:con|state[0]                                                                                 ; datapath:dp|tr[13]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 2.082      ; 3.428      ;
; 0.993 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[2] ; datapath:dp|ir[5]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.070      ; 1.207      ;
; 1.004 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a9~portb_address_reg0   ; controller:con|state[0] ; clk         ; 0.000        ; 2.352      ; 3.735      ;
; 1.007 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a123~portb_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 2.334      ; 3.720      ;
; 1.007 ; controller:con|state[0]                                                                                 ; datapath:dp|RF:rf_instance|regfile[7][11]                                                                                ; controller:con|state[0] ; clk         ; 0.000        ; 2.085      ; 3.446      ;
; 1.009 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a25~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.349      ; 3.737      ;
; 1.012 ; controller:con|state[0]                                                                                 ; datapath:dp|RF:rf_instance|regfile[7][15]                                                                                ; controller:con|state[0] ; clk         ; 0.000        ; 2.085      ; 3.451      ;
; 1.018 ; controller:con|rf_master[1]                                                                             ; controller:con|rf_master[2]                                                                                              ; clk                     ; clk         ; 0.000        ; 0.061      ; 1.223      ;
; 1.020 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a100~portb_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 2.354      ; 3.753      ;
; 1.026 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a20~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.366      ; 3.771      ;
; 1.032 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a122~portb_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 2.354      ; 3.765      ;
; 1.034 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a10~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.347      ; 3.760      ;
; 1.039 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a21~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.338      ; 3.756      ;
; 1.040 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a11~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.343      ; 3.762      ;
; 1.047 ; datapath:dp|tr[2]                                                                                       ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a40~porta_address_reg0  ; clk                     ; clk         ; 0.000        ; 0.331      ; 1.547      ;
; 1.032 ; controller:con|state[0]                                                                                 ; datapath:dp|tr[6]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 2.077      ; 3.463      ;
; 1.058 ; controller:con|state[0]                                                                                 ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a33~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 2.364      ; 3.801      ;
+-------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary               ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; clk                     ; -6.384 ; -3054.454     ;
; controller:con|state[0] ; -1.622 ; -5.183        ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary               ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; controller:con|state[0] ; 0.054 ; 0.000         ;
; clk                     ; 0.184 ; 0.000         ;
+-------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; clk                     ; -3.000 ; -795.129      ;
; controller:con|state[0] ; 0.270  ; 0.000         ;
+-------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                 ;
+--------+-------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.384 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a78~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.116     ; 7.277      ;
; -6.379 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a11~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.119     ; 7.269      ;
; -6.375 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a31~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.136     ; 7.248      ;
; -6.358 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a18~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.150     ; 7.217      ;
; -6.358 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a74~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.133     ; 7.234      ;
; -6.354 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a95~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.128     ; 7.235      ;
; -6.349 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a65~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.126     ; 7.232      ;
; -6.349 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a79~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.127     ; 7.231      ;
; -6.345 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a28~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.140     ; 7.214      ;
; -6.341 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a123~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.128     ; 7.222      ;
; -6.338 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a76~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.135     ; 7.212      ;
; -6.334 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a92~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.123     ; 7.220      ;
; -6.327 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a67~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.121     ; 7.215      ;
; -6.312 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a80~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.130     ; 7.191      ;
; -6.312 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a70~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.128     ; 7.193      ;
; -6.307 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a71~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.119     ; 7.197      ;
; -6.306 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a68~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.113     ; 7.202      ;
; -6.302 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a74~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.133     ; 7.178      ;
; -6.299 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a111~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.121     ; 7.187      ;
; -6.289 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a114~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.140     ; 7.158      ;
; -6.285 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a125~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.135     ; 7.159      ;
; -6.284 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a81~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.131     ; 7.162      ;
; -6.282 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a25~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.113     ; 7.178      ;
; -6.280 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a84~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.124     ; 7.165      ;
; -6.279 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a116~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.130     ; 7.158      ;
; -6.270 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a58~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.119     ; 7.160      ;
; -6.262 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a27~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.117     ; 7.154      ;
; -6.258 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a41~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.125     ; 7.142      ;
; -6.257 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a25~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.113     ; 7.153      ;
; -6.255 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a124~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.119     ; 7.145      ;
; -6.253 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a126~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.123     ; 7.139      ;
; -6.240 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a19~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.130     ; 7.119      ;
; -6.239 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a86~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.141     ; 7.107      ;
; -6.238 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a94~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.132     ; 7.115      ;
; -6.236 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a23~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.119     ; 7.126      ;
; -6.236 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a43~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.125     ; 7.120      ;
; -6.233 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a127~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.120     ; 7.122      ;
; -6.230 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a77~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.113     ; 7.126      ;
; -6.228 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a72~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.110     ; 7.127      ;
; -6.226 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a93~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.140     ; 7.095      ;
; -6.225 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a110~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.123     ; 7.111      ;
; -6.220 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a65~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.126     ; 7.103      ;
; -6.220 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a10~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.116     ; 7.113      ;
; -6.219 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a16~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.130     ; 7.098      ;
; -6.219 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a11~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.119     ; 7.109      ;
; -6.218 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a23~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.119     ; 7.108      ;
; -6.213 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a9~porta_we_reg         ; clk          ; clk         ; 1.000        ; -0.110     ; 7.112      ;
; -6.212 ; controller:con|state[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a78~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.116     ; 7.105      ;
; -6.212 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a119~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.119     ; 7.102      ;
; -6.212 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a54~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.116     ; 7.105      ;
; -6.209 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a116~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.130     ; 7.088      ;
; -6.209 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a21~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.124     ; 7.094      ;
; -6.207 ; controller:con|state[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a11~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.119     ; 7.097      ;
; -6.206 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a64~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.135     ; 7.080      ;
; -6.205 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a13~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.145     ; 7.069      ;
; -6.205 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a29~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.111     ; 7.103      ;
; -6.204 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a17~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.118     ; 7.095      ;
; -6.203 ; controller:con|state[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a31~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.136     ; 7.076      ;
; -6.200 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a115~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.136     ; 7.073      ;
; -6.198 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a69~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.131     ; 7.076      ;
; -6.196 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a49~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.119     ; 7.086      ;
; -6.194 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a78~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.116     ; 7.087      ;
; -6.192 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a68~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.113     ; 7.088      ;
; -6.192 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a99~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.125     ; 7.076      ;
; -6.191 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a127~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.120     ; 7.080      ;
; -6.190 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a81~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.131     ; 7.068      ;
; -6.189 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a66~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.147     ; 7.051      ;
; -6.189 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a125~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.135     ; 7.063      ;
; -6.189 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a83~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.107     ; 7.091      ;
; -6.189 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a69~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.131     ; 7.067      ;
; -6.186 ; controller:con|state[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a18~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.150     ; 7.045      ;
; -6.186 ; controller:con|state[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a74~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.133     ; 7.062      ;
; -6.185 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a47~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.122     ; 7.072      ;
; -6.185 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a118~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.114     ; 7.080      ;
; -6.183 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a76~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.135     ; 7.057      ;
; -6.183 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a96~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.118     ; 7.074      ;
; -6.183 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a21~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.124     ; 7.068      ;
; -6.182 ; controller:con|state[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a95~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.128     ; 7.063      ;
; -6.179 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a41~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.125     ; 7.063      ;
; -6.178 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a97~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.114     ; 7.073      ;
; -6.178 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a19~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.130     ; 7.057      ;
; -6.177 ; controller:con|state[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a79~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.127     ; 7.059      ;
; -6.177 ; controller:con|state[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a65~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.126     ; 7.060      ;
; -6.177 ; controller:con|state[2] ; datapath:dp|RF:rf_instance|regfile[4][3]                                                                                 ; clk          ; clk         ; 1.000        ; -0.281     ; 6.883      ;
; -6.175 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a94~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.132     ; 7.052      ;
; -6.174 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a16~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.130     ; 7.053      ;
; -6.174 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a124~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.119     ; 7.064      ;
; -6.174 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a85~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.124     ; 7.059      ;
; -6.174 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a123~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.128     ; 7.055      ;
; -6.173 ; controller:con|state[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a28~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.140     ; 7.042      ;
; -6.173 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a39~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.115     ; 7.067      ;
; -6.169 ; controller:con|state[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a123~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.128     ; 7.050      ;
; -6.168 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a118~porta_we_reg       ; clk          ; clk         ; 1.000        ; -0.114     ; 7.063      ;
; -6.168 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a93~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.140     ; 7.037      ;
; -6.168 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a114~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.140     ; 7.037      ;
; -6.168 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a22~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.111     ; 7.066      ;
; -6.167 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a109~porta_address_reg0 ; clk          ; clk         ; 1.000        ; -0.116     ; 7.060      ;
; -6.166 ; controller:con|state[1] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a76~porta_we_reg        ; clk          ; clk         ; 1.000        ; -0.135     ; 7.040      ;
; -6.165 ; controller:con|state[2] ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a18~porta_address_reg0  ; clk          ; clk         ; 1.000        ; -0.150     ; 7.024      ;
; -6.165 ; datapath:dp|ir[15]      ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a31~porta_we_reg        ; clk          ; clk         ; 1.000        ; 0.099      ; 7.273      ;
+--------+-------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'controller:con|state[0]'                                                                                                        ;
+--------+-------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                      ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -1.622 ; controller:con|state[1] ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.709      ; 2.911      ;
; -1.550 ; controller:con|state[1] ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.710      ; 2.904      ;
; -1.527 ; datapath:dp|ir[14]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.939      ; 3.046      ;
; -1.509 ; controller:con|state[3] ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.710      ; 2.863      ;
; -1.504 ; controller:con|state[3] ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.709      ; 2.793      ;
; -1.482 ; controller:con|state[2] ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.710      ; 2.836      ;
; -1.473 ; controller:con|state[2] ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.709      ; 2.762      ;
; -1.415 ; datapath:dp|ir[12]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.939      ; 2.934      ;
; -1.317 ; datapath:dp|z           ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.935      ; 2.896      ;
; -1.315 ; datapath:dp|ir[1]       ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.930      ; 2.825      ;
; -1.306 ; datapath:dp|ir[0]       ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.936      ; 2.822      ;
; -1.279 ; datapath:dp|c           ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.933      ; 2.856      ;
; -1.260 ; datapath:dp|ir[1]       ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.931      ; 2.835      ;
; -1.256 ; datapath:dp|ir[0]       ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.937      ; 2.837      ;
; -1.255 ; datapath:dp|z           ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.934      ; 2.769      ;
; -1.227 ; datapath:dp|ir[15]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.939      ; 2.746      ;
; -1.217 ; datapath:dp|c           ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.932      ; 2.729      ;
; -1.162 ; datapath:dp|ir[13]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.939      ; 2.681      ;
; -1.161 ; datapath:dp|z           ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.941      ; 2.749      ;
; -1.154 ; datapath:dp|ir[14]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.940      ; 2.738      ;
; -1.123 ; datapath:dp|c           ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.939      ; 2.709      ;
; -1.104 ; datapath:dp|ir[1]       ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.937      ; 2.688      ;
; -1.100 ; datapath:dp|ir[0]       ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.943      ; 2.690      ;
; -1.090 ; datapath:dp|ir[13]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.940      ; 2.674      ;
; -1.080 ; datapath:dp|ir[14]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.946      ; 2.673      ;
; -1.067 ; datapath:dp|ir[15]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.940      ; 2.651      ;
; -0.958 ; datapath:dp|ir[12]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.940      ; 2.542      ;
; -0.850 ; controller:con|state[2] ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.771      ; 2.266      ;
; -0.803 ; controller:con|state[0] ; controller:con|next_state[1] ; controller:con|state[0] ; controller:con|state[0] ; 0.500        ; 2.303      ; 3.301      ;
; -0.625 ; controller:con|state[0] ; controller:con|next_state[0] ; controller:con|state[0] ; controller:con|state[0] ; 0.500        ; 2.310      ; 3.197      ;
; -0.581 ; datapath:dp|ir[15]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.001      ; 2.227      ;
; -0.572 ; datapath:dp|ir[14]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.001      ; 2.218      ;
; -0.567 ; datapath:dp|ir[12]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.946      ; 2.160      ;
; -0.507 ; datapath:dp|ir[12]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.001      ; 2.153      ;
; -0.447 ; datapath:dp|ir[15]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.946      ; 2.040      ;
; -0.433 ; datapath:dp|ir[13]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.946      ; 2.026      ;
; -0.393 ; controller:con|state[0] ; controller:con|next_state[3] ; controller:con|state[0] ; controller:con|state[0] ; 0.500        ; 2.365      ; 3.018      ;
; -0.383 ; controller:con|state[2] ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.716      ; 1.746      ;
; -0.358 ; datapath:dp|ir[13]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 1.000        ; 1.001      ; 2.004      ;
; -0.332 ; controller:con|state[3] ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.716      ; 1.695      ;
; -0.526 ; controller:con|state[0] ; controller:con|next_state[2] ; controller:con|state[0] ; controller:con|state[0] ; 0.500        ; 2.304      ; 3.089      ;
; -0.257 ; controller:con|state[1] ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.771      ; 1.673      ;
; -0.242 ; controller:con|state[1] ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.716      ; 1.605      ;
; -0.223 ; controller:con|state[3] ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 1.000        ; 0.771      ; 1.639      ;
; -0.121 ; controller:con|state[0] ; controller:con|next_state[1] ; controller:con|state[0] ; controller:con|state[0] ; 1.000        ; 2.303      ; 3.119      ;
; 0.066  ; controller:con|state[0] ; controller:con|next_state[0] ; controller:con|state[0] ; controller:con|state[0] ; 1.000        ; 2.310      ; 3.006      ;
; 0.078  ; controller:con|state[0] ; controller:con|next_state[2] ; controller:con|state[0] ; controller:con|state[0] ; 1.000        ; 2.304      ; 2.985      ;
; 0.249  ; controller:con|state[0] ; controller:con|next_state[3] ; controller:con|state[0] ; controller:con|state[0] ; 1.000        ; 2.365      ; 2.876      ;
+--------+-------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'controller:con|state[0]'                                                                                                        ;
+-------+-------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                      ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.054 ; controller:con|state[0] ; controller:con|next_state[3] ; controller:con|state[0] ; controller:con|state[0] ; 0.000        ; 2.479      ; 2.638      ;
; 0.203 ; controller:con|state[0] ; controller:con|next_state[2] ; controller:con|state[0] ; controller:con|state[0] ; 0.000        ; 2.415      ; 2.723      ;
; 0.269 ; controller:con|state[0] ; controller:con|next_state[1] ; controller:con|state[0] ; controller:con|state[0] ; 0.000        ; 2.414      ; 2.788      ;
; 0.312 ; controller:con|state[0] ; controller:con|next_state[0] ; controller:con|state[0] ; controller:con|state[0] ; 0.000        ; 2.421      ; 2.838      ;
; 0.376 ; controller:con|state[3] ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 0.000        ; 0.950      ; 1.356      ;
; 0.421 ; controller:con|state[1] ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 0.000        ; 0.950      ; 1.401      ;
; 0.457 ; datapath:dp|ir[12]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.107      ; 1.594      ;
; 0.489 ; controller:con|state[3] ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 0.892      ; 1.411      ;
; 0.508 ; datapath:dp|ir[15]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.107      ; 1.645      ;
; 0.519 ; controller:con|state[2] ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 0.886      ; 1.435      ;
; 0.538 ; controller:con|state[2] ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 0.885      ; 1.453      ;
; 0.546 ; datapath:dp|ir[13]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.107      ; 1.683      ;
; 0.579 ; controller:con|state[1] ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 0.892      ; 1.501      ;
; 0.603 ; datapath:dp|ir[14]      ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.107      ; 1.740      ;
; 0.614 ; datapath:dp|ir[13]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.106      ; 1.750      ;
; 0.619 ; datapath:dp|ir[12]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.106      ; 1.755      ;
; 0.637 ; datapath:dp|ir[15]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.106      ; 1.773      ;
; 0.638 ; controller:con|state[0] ; controller:con|next_state[2] ; controller:con|state[0] ; controller:con|state[0] ; -0.500       ; 2.415      ; 2.678      ;
; 0.659 ; datapath:dp|ir[12]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.113      ; 1.802      ;
; 0.659 ; datapath:dp|ir[13]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.171      ; 1.860      ;
; 0.668 ; controller:con|state[0] ; controller:con|next_state[3] ; controller:con|state[0] ; controller:con|state[0] ; -0.500       ; 2.479      ; 2.772      ;
; 0.669 ; datapath:dp|ir[13]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.113      ; 1.812      ;
; 0.685 ; controller:con|state[2] ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 0.892      ; 1.607      ;
; 0.749 ; datapath:dp|ir[14]      ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.106      ; 1.885      ;
; 0.781 ; datapath:dp|ir[15]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.113      ; 1.924      ;
; 0.782 ; datapath:dp|ir[12]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.171      ; 1.983      ;
; 0.832 ; datapath:dp|ir[14]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.171      ; 2.033      ;
; 0.851 ; datapath:dp|ir[15]      ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.171      ; 2.052      ;
; 0.748 ; controller:con|state[0] ; controller:con|next_state[1] ; controller:con|state[0] ; controller:con|state[0] ; -0.500       ; 2.414      ; 2.787      ;
; 0.988 ; controller:con|state[0] ; controller:con|next_state[0] ; controller:con|state[0] ; controller:con|state[0] ; -0.500       ; 2.421      ; 3.034      ;
; 1.000 ; controller:con|state[1] ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 0.886      ; 1.916      ;
; 1.055 ; controller:con|state[2] ; controller:con|next_state[3] ; clk                     ; controller:con|state[0] ; 0.000        ; 0.950      ; 2.035      ;
; 1.101 ; controller:con|state[3] ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 0.886      ; 2.017      ;
; 1.134 ; datapath:dp|ir[14]      ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.113      ; 2.277      ;
; 1.138 ; datapath:dp|c           ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.106      ; 2.274      ;
; 1.205 ; datapath:dp|z           ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.108      ; 2.343      ;
; 1.268 ; datapath:dp|ir[1]       ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.105      ; 2.403      ;
; 1.273 ; controller:con|state[3] ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 0.885      ; 2.188      ;
; 1.282 ; datapath:dp|ir[1]       ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.099      ; 2.411      ;
; 1.286 ; datapath:dp|ir[0]       ; controller:con|next_state[0] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.110      ; 2.426      ;
; 1.291 ; datapath:dp|c           ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.100      ; 2.421      ;
; 1.306 ; datapath:dp|ir[0]       ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.104      ; 2.440      ;
; 1.358 ; datapath:dp|z           ; controller:con|next_state[2] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.102      ; 2.490      ;
; 1.359 ; datapath:dp|c           ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.099      ; 2.488      ;
; 1.361 ; controller:con|state[1] ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 0.885      ; 2.276      ;
; 1.392 ; datapath:dp|ir[1]       ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.098      ; 2.520      ;
; 1.416 ; datapath:dp|ir[0]       ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.103      ; 2.549      ;
; 1.426 ; datapath:dp|z           ; controller:con|next_state[1] ; clk                     ; controller:con|state[0] ; 0.000        ; 1.101      ; 2.557      ;
+-------+-------------------------+------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                             ;
+-------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                                                                  ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; 0.184 ; controller:con|rf_master[1]              ; controller:con|rf_master[1]                                                                                              ; clk                     ; clk         ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; datapath:dp|z                            ; datapath:dp|z                                                                                                            ; clk                     ; clk         ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; controller:con|rf_master[2]              ; controller:con|rf_master[2]                                                                                              ; clk                     ; clk         ; 0.000        ; 0.039      ; 0.307      ;
; 0.196 ; controller:con|state[3]                  ; controller:con|state[3]                                                                                                  ; clk                     ; clk         ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; controller:con|state[2]                  ; controller:con|state[2]                                                                                                  ; clk                     ; clk         ; 0.000        ; 0.027      ; 0.307      ;
; 0.196 ; controller:con|state[1]                  ; controller:con|state[1]                                                                                                  ; clk                     ; clk         ; 0.000        ; 0.027      ; 0.307      ;
; 0.294 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a62~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.559      ; 2.092      ;
; 0.305 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a26~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.557      ; 2.101      ;
; 0.314 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a75~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.567      ; 2.120      ;
; 0.315 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a90~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.568      ; 2.122      ;
; 0.315 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a88~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.569      ; 2.123      ;
; 0.330 ; datapath:dp|pc[8]                        ; datapath:dp|RF:rf_instance|regfile[7][8]                                                                                 ; clk                     ; clk         ; 0.000        ; 0.039      ; 0.453      ;
; 0.336 ; controller:con|state[0]                  ; datapath:dp|tr[0]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 1.368      ; 1.923      ;
; 0.341 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a58~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.540      ; 2.120      ;
; 0.348 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a4~portb_address_reg0   ; controller:con|state[0] ; clk         ; 0.000        ; 1.556      ; 2.143      ;
; 0.348 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a98~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.548      ; 2.135      ;
; 0.350 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a84~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.535      ; 2.124      ;
; 0.351 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a87~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.553      ; 2.143      ;
; 0.351 ; controller:con|state[0]                  ; controller:con|state[1]                                                                                                  ; controller:con|state[0] ; clk         ; 0.000        ; 1.594      ; 2.164      ;
; 0.331 ; controller:con|state[0]                  ; datapath:dp|tr[4]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 1.368      ; 1.918      ;
; 0.359 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a103~portb_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 1.549      ; 2.147      ;
; 0.365 ; controller:con|state[0]                  ; datapath:dp|tr[7]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 1.368      ; 1.952      ;
; 0.368 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a110~portb_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 1.536      ; 2.143      ;
; 0.374 ; controller:con|state[0]                  ; datapath:dp|pc[2]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 1.368      ; 1.961      ;
; 0.374 ; controller:con|state[0]                  ; datapath:dp|pc[10]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 1.368      ; 1.961      ;
; 0.374 ; controller:con|state[0]                  ; datapath:dp|pc[4]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 1.368      ; 1.961      ;
; 0.374 ; controller:con|state[0]                  ; datapath:dp|pc[1]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 1.368      ; 1.961      ;
; 0.374 ; controller:con|state[0]                  ; datapath:dp|pc[3]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 1.368      ; 1.961      ;
; 0.374 ; controller:con|state[0]                  ; datapath:dp|pc[0]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 1.368      ; 1.961      ;
; 0.374 ; controller:con|state[0]                  ; datapath:dp|pc[9]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 1.368      ; 1.961      ;
; 0.388 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a119~portb_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 1.540      ; 2.167      ;
; 0.394 ; controller:con|state[0]                  ; datapath:dp|tr[3]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 1.371      ; 1.984      ;
; 0.403 ; controller:con|state[0]                  ; datapath:dp|tr[2]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 1.371      ; 1.993      ;
; 0.409 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a102~portb_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 1.546      ; 2.194      ;
; 0.419 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a73~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.566      ; 2.224      ;
; 0.421 ; controller:con|state[0]                  ; datapath:dp|tr[1]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 1.376      ; 2.016      ;
; 0.423 ; controller:con|state[0]                  ; datapath:dp|tr[9]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 1.376      ; 2.018      ;
; 0.434 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a105~portb_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 1.564      ; 2.237      ;
; 0.437 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a89~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.562      ; 2.238      ;
; 0.259 ; controller:con|state[0]                  ; controller:con|state[2]                                                                                                  ; controller:con|state[0] ; clk         ; 0.000        ; 1.594      ; 2.072      ;
; 0.446 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a42~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.560      ; 2.245      ;
; 0.447 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a5~portb_address_reg0   ; controller:con|state[0] ; clk         ; 0.000        ; 1.542      ; 2.228      ;
; 0.448 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a121~portb_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 1.562      ; 2.249      ;
; 0.448 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a30~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.555      ; 2.242      ;
; 0.450 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a8~portb_address_reg0   ; controller:con|state[0] ; clk         ; 0.000        ; 1.543      ; 2.232      ;
; 0.452 ; controller:con|state[0]                  ; datapath:dp|tr[5]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 1.368      ; 2.039      ;
; 0.453 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a7~portb_address_reg0   ; controller:con|state[0] ; clk         ; 0.000        ; 1.551      ; 2.243      ;
; 0.456 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a91~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.559      ; 2.254      ;
; 0.458 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a106~portb_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 1.541      ; 2.238      ;
; 0.460 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a37~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.539      ; 2.238      ;
; 0.463 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a14~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.560      ; 2.262      ;
; 0.465 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a3~portb_address_reg0   ; controller:con|state[0] ; clk         ; 0.000        ; 1.553      ; 2.257      ;
; 0.466 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a53~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.544      ; 2.249      ;
; 0.467 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a104~portb_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 1.542      ; 2.248      ;
; 0.473 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a46~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.560      ; 2.272      ;
; 0.473 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a120~portb_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 1.542      ; 2.254      ;
; 0.473 ; datapath:dp|ir[4]                        ; datapath:dp|RF:rf_instance|regfile[7][11]                                                                                ; clk                     ; clk         ; 0.000        ; 0.037      ; 0.594      ;
; 0.477 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a55~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.545      ; 2.261      ;
; 0.478 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a36~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.529      ; 2.246      ;
; 0.481 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a39~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.545      ; 2.265      ;
; 0.484 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a15~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.553      ; 2.276      ;
; 0.486 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a61~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.551      ; 2.276      ;
; 0.486 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a6~portb_address_reg0   ; controller:con|state[0] ; clk         ; 0.000        ; 1.545      ; 2.270      ;
; 0.488 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a51~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.552      ; 2.279      ;
; 0.491 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a71~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.540      ; 2.270      ;
; 0.495 ; controller:con|state[0]                  ; datapath:dp|tr[6]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 1.372      ; 2.086      ;
; 0.498 ; controller:con|state[0]                  ; datapath:dp|RF:rf_instance|regfile[7][0]                                                                                 ; controller:con|state[0] ; clk         ; 0.000        ; 1.377      ; 2.094      ;
; 0.498 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a29~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.549      ; 2.286      ;
; 0.509 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a40~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.551      ; 2.299      ;
; 0.510 ; controller:con|state[0]                  ; controller:con|rf_master[0]                                                                                              ; controller:con|state[0] ; clk         ; 0.000        ; 1.369      ; 2.098      ;
; 0.511 ; datapath:dp|tr[0]                        ; datapath:dp|tr[0]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.039      ; 0.634      ;
; 0.518 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a9~portb_address_reg0   ; controller:con|state[0] ; clk         ; 0.000        ; 1.550      ; 2.307      ;
; 0.521 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a100~portb_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 1.553      ; 2.313      ;
; 0.523 ; datapath:dp|pc[11]                       ; datapath:dp|RF:rf_instance|regfile[7][11]                                                                                ; clk                     ; clk         ; 0.000        ; 0.039      ; 0.646      ;
; 0.524 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a24~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.562      ; 2.325      ;
; 0.525 ; controller:con|state[0]                  ; datapath:dp|RF:rf_instance|regfile[7][1]                                                                                 ; controller:con|state[0] ; clk         ; 0.000        ; 1.376      ; 2.120      ;
; 0.527 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a25~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.547      ; 2.313      ;
; 0.528 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a100~porta_datain_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.553      ; 2.320      ;
; 0.528 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a62~porta_datain_reg0   ; controller:con|state[0] ; clk         ; 0.000        ; 1.559      ; 2.326      ;
; 0.528 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a14~porta_datain_reg0   ; controller:con|state[0] ; clk         ; 0.000        ; 1.560      ; 2.327      ;
; 0.529 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a74~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.526      ; 2.294      ;
; 0.531 ; controller:con|state[0]                  ; datapath:dp|tr[15]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 1.376      ; 2.126      ;
; 0.533 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a92~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.536      ; 2.308      ;
; 0.529 ; controller:con|state[0]                  ; datapath:dp|tr[14]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 1.377      ; 2.125      ;
; 0.537 ; controller:con|state[0]                  ; datapath:dp|tr[10]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 1.377      ; 2.133      ;
; 0.539 ; controller:con|state[0]                  ; datapath:dp|pc[6]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 1.364      ; 2.122      ;
; 0.540 ; controller:con|state[0]                  ; datapath:dp|tr[12]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 1.376      ; 2.135      ;
; 0.540 ; controller:con|state[0]                  ; datapath:dp|tr[11]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 1.377      ; 2.136      ;
; 0.542 ; controller:con|state[0]                  ; datapath:dp|tr[13]                                                                                                       ; controller:con|state[0] ; clk         ; 0.000        ; 1.376      ; 2.137      ;
; 0.545 ; controller:con|state[0]                  ; datapath:dp|ir[2]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 1.367      ; 2.131      ;
; 0.545 ; controller:con|state[0]                  ; datapath:dp|ir[0]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 1.367      ; 2.131      ;
; 0.547 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a123~portb_address_reg0 ; controller:con|state[0] ; clk         ; 0.000        ; 1.531      ; 2.317      ;
; 0.550 ; controller:con|state[0]                  ; datapath:dp|tr[8]                                                                                                        ; controller:con|state[0] ; clk         ; 0.000        ; 1.377      ; 2.146      ;
; 0.552 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|address_reg_b[1]                  ; controller:con|state[0] ; clk         ; 0.000        ; 1.365      ; 2.136      ;
; 0.552 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a11~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.540      ; 2.331      ;
; 0.553 ; datapath:dp|tr[0]                        ; datapath:dp|tr[4]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.039      ; 0.676      ;
; 0.553 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a95~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.531      ; 2.323      ;
; 0.558 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a21~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.535      ; 2.332      ;
; 0.559 ; datapath:dp|RF:rf_instance|regfile[2][5] ; datapath:dp|pc[5]                                                                                                        ; clk                     ; clk         ; 0.000        ; 0.039      ; 0.682      ;
; 0.563 ; controller:con|state[0]                  ; datapath:dp|memory:memory_instance|altsyncram:ram_rtl_0|altsyncram_00m1:auto_generated|ram_block1a33~portb_address_reg0  ; controller:con|state[0] ; clk         ; 0.000        ; 1.559      ; 2.361      ;
+-------+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                     ;
+--------------------------+-----------+-------+----------+---------+---------------------+
; Clock                    ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack         ; -11.653   ; 0.054 ; N/A      ; N/A     ; -3.000              ;
;  clk                     ; -11.653   ; 0.184 ; N/A      ; N/A     ; -3.000              ;
;  controller:con|state[0] ; -3.433    ; 0.054 ; N/A      ; N/A     ; 0.270               ;
; Design-wide TNS          ; -5693.349 ; 0.0   ; 0.0      ; 0.0     ; -1304.088           ;
;  clk                     ; -5681.813 ; 0.000 ; N/A      ; N/A     ; -1304.088           ;
;  controller:con|state[0] ; -11.536   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mem_w                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wa[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[7]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[8]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[9]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[10]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[11]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[12]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[13]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[14]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; inst[15]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; o[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; o[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; o[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; o[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; o[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; o[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; o[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; o[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; o[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; o[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; o[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; o[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; o[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; o[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; o[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; o[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; o[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; o[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; o[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; o[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; o[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; o[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; o[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; o[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; o[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; o[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; o[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; o[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; o[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; o[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; o[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; o[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; o[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Transfers                                                                               ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; clk                     ; clk                     ; 17413616 ; 0        ; 0        ; 0        ;
; controller:con|state[0] ; clk                     ; 2752478  ; 2752473  ; 0        ; 0        ;
; clk                     ; controller:con|state[0] ; 107      ; 0        ; 0        ; 0        ;
; controller:con|state[0] ; controller:con|state[0] ; 7        ; 7        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; clk                     ; clk                     ; 17413616 ; 0        ; 0        ; 0        ;
; controller:con|state[0] ; clk                     ; 2752478  ; 2752473  ; 0        ; 0        ;
; clk                     ; controller:con|state[0] ; 107      ; 0        ; 0        ; 0        ;
; controller:con|state[0] ; controller:con|state[0] ; 7        ; 7        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 34    ; 34   ;
; Unconstrained Input Port Paths  ; 2567  ; 2567 ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 16    ; 16   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------+
; Clock Status Summary                                                   ;
+-------------------------+-------------------------+------+-------------+
; Target                  ; Clock                   ; Type ; Status      ;
+-------------------------+-------------------------+------+-------------+
; clk                     ; clk                     ; Base ; Constrained ;
; controller:con|state[0] ; controller:con|state[0] ; Base ; Constrained ;
+-------------------------+-------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; inst[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[8]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[9]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[10]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[11]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[12]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[13]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[14]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[15]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_w      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[14]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[15]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; inst[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[8]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[9]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[10]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[11]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[12]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[13]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[14]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inst[15]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; mem_w      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[14]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wa[15]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Fri May 21 13:48:20 2021
Info: Command: quartus_sta IITB-proc -c IITB-proc
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (335093): The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'IITB-proc.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name controller:con|state[0] controller:con|state[0]
Warning (332125): Found combinational loop of 542 nodes File: E:/Courses/Spring 2021/IITB-proc/src/datapath.vhd Line: 160
    Warning (332126): Node "dp|tr[0]~0|combout"
    Warning (332126): Node "dp|alu_instance|Equal0~1|dataa"
    Warning (332126): Node "dp|alu_instance|Equal0~1|combout"
    Warning (332126): Node "dp|alu_instance|Equal0~5|dataa"
    Warning (332126): Node "dp|alu_instance|Equal0~5|combout"
    Warning (332126): Node "con|Mux9~4|datad"
    Warning (332126): Node "con|Mux9~4|combout"
    Warning (332126): Node "dp|alu_b[6]~11|datab"
    Warning (332126): Node "dp|alu_b[6]~11|combout"
    Warning (332126): Node "dp|alu_instance|logic|o~9|dataa"
    Warning (332126): Node "dp|alu_instance|logic|o~9|combout"
    Warning (332126): Node "dp|tr[10]~10|datad"
    Warning (332126): Node "dp|tr[10]~10|combout"
    Warning (332126): Node "dp|alu_instance|Equal0~3|dataa"
    Warning (332126): Node "dp|alu_instance|Equal0~3|combout"
    Warning (332126): Node "dp|alu_instance|Equal0~5|datac"
    Warning (332126): Node "dp|alu_instance|logic|o~8|dataa"
    Warning (332126): Node "dp|alu_instance|logic|o~8|combout"
    Warning (332126): Node "dp|tr[9]~9|datab"
    Warning (332126): Node "dp|tr[9]~9|combout"
    Warning (332126): Node "dp|alu_instance|Equal0~3|datad"
    Warning (332126): Node "dp|alu_instance|logic|o~6|dataa"
    Warning (332126): Node "dp|alu_instance|logic|o~6|combout"
    Warning (332126): Node "dp|tr[7]~7|datad"
    Warning (332126): Node "dp|tr[7]~7|combout"
    Warning (332126): Node "dp|alu_instance|Equal0~2|datac"
    Warning (332126): Node "dp|alu_instance|Equal0~2|combout"
    Warning (332126): Node "dp|alu_instance|Equal0~5|datad"
    Warning (332126): Node "dp|alu_instance|logic|o~11|datab"
    Warning (332126): Node "dp|alu_instance|logic|o~11|combout"
    Warning (332126): Node "dp|tr[12]~12|datad"
    Warning (332126): Node "dp|tr[12]~12|combout"
    Warning (332126): Node "dp|alu_instance|Equal0~4|datad"
    Warning (332126): Node "dp|alu_instance|Equal0~4|combout"
    Warning (332126): Node "dp|alu_instance|Equal0~5|datab"
    Warning (332126): Node "dp|alu_instance|logic|o~5|datac"
    Warning (332126): Node "dp|alu_instance|logic|o~5|combout"
    Warning (332126): Node "dp|tr[6]~6|datac"
    Warning (332126): Node "dp|tr[6]~6|combout"
    Warning (332126): Node "dp|alu_instance|Equal0~2|datab"
    Warning (332126): Node "dp|alu_instance|add|bx[15]|datac"
    Warning (332126): Node "dp|alu_instance|add|bx[15]|combout"
    Warning (332126): Node "dp|alu_instance|add|sum[15]|datad"
    Warning (332126): Node "dp|alu_instance|add|sum[15]|combout"
    Warning (332126): Node "dp|tr[15]~15|dataa"
    Warning (332126): Node "dp|tr[15]~15|combout"
    Warning (332126): Node "dp|alu_instance|Equal0~4|datac"
    Warning (332126): Node "dp|alu_instance|logic|o~14|datac"
    Warning (332126): Node "dp|alu_instance|logic|o~14|combout"
    Warning (332126): Node "dp|tr[15]~15|datad"
    Warning (332126): Node "dp|alu_instance|add|bx[14]|datac"
    Warning (332126): Node "dp|alu_instance|add|bx[14]|combout"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:14:GP2|p0~0|datac"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:14:GP2|p0~0|combout"
    Warning (332126): Node "dp|alu_instance|add|c[15]~36|datac"
    Warning (332126): Node "dp|alu_instance|add|c[15]~36|combout"
    Warning (332126): Node "dp|alu_instance|add|c[15]~37|datab"
    Warning (332126): Node "dp|alu_instance|add|c[15]~37|combout"
    Warning (332126): Node "dp|alu_instance|add|sum[15]|dataa"
    Warning (332126): Node "dp|alu_instance|add|c[15]~35|datab"
    Warning (332126): Node "dp|alu_instance|add|c[15]~35|combout"
    Warning (332126): Node "dp|alu_instance|add|c[15]~36|datad"
    Warning (332126): Node "dp|alu_instance|add|\lvl3:14:GP3|p0~0|datac"
    Warning (332126): Node "dp|alu_instance|add|\lvl3:14:GP3|p0~0|combout"
    Warning (332126): Node "dp|alu_instance|add|c[15]~33|datab"
    Warning (332126): Node "dp|alu_instance|add|c[15]~33|combout"
    Warning (332126): Node "dp|alu_instance|add|c[15]~37|dataa"
    Warning (332126): Node "dp|alu_instance|add|\lvl4:14:GP4|p0~0|datac"
    Warning (332126): Node "dp|alu_instance|add|\lvl4:14:GP4|p0~0|combout"
    Warning (332126): Node "dp|alu_instance|add|c[15]~37|datac"
    Warning (332126): Node "dp|alu_instance|add|p_0[14]|datab"
    Warning (332126): Node "dp|alu_instance|add|p_0[14]|combout"
    Warning (332126): Node "dp|alu_instance|add|sum[14]|datad"
    Warning (332126): Node "dp|alu_instance|add|sum[14]|combout"
    Warning (332126): Node "dp|tr[14]~14|datab"
    Warning (332126): Node "dp|tr[14]~14|combout"
    Warning (332126): Node "dp|alu_instance|Equal0~4|dataa"
    Warning (332126): Node "dp|alu_instance|logic|o~13|datac"
    Warning (332126): Node "dp|alu_instance|logic|o~13|combout"
    Warning (332126): Node "dp|tr[14]~14|datad"
    Warning (332126): Node "dp|alu_instance|logic|o~12|datac"
    Warning (332126): Node "dp|alu_instance|logic|o~12|combout"
    Warning (332126): Node "dp|tr[13]~13|datab"
    Warning (332126): Node "dp|tr[13]~13|combout"
    Warning (332126): Node "dp|alu_instance|Equal0~4|datab"
    Warning (332126): Node "dp|alu_instance|add|bx[13]|datab"
    Warning (332126): Node "dp|alu_instance|add|bx[13]|combout"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:14:GP2|p0~0|dataa"
    Warning (332126): Node "dp|alu_instance|add|c[15]~34|datab"
    Warning (332126): Node "dp|alu_instance|add|c[15]~34|combout"
    Warning (332126): Node "dp|alu_instance|add|c[15]~35|dataa"
    Warning (332126): Node "dp|alu_instance|add|\lvl1:13:GP1|G~0|datad"
    Warning (332126): Node "dp|alu_instance|add|\lvl1:13:GP1|G~0|combout"
    Warning (332126): Node "dp|alu_instance|add|c[14]~32|datad"
    Warning (332126): Node "dp|alu_instance|add|c[14]~32|combout"
    Warning (332126): Node "dp|alu_instance|add|sum[14]|datac"
    Warning (332126): Node "dp|alu_instance|add|p_0[13]|datad"
    Warning (332126): Node "dp|alu_instance|add|p_0[13]|combout"
    Warning (332126): Node "dp|alu_instance|add|\lvl3:14:GP3|p0~0|dataa"
    Warning (332126): Node "dp|alu_instance|add|c[14]~40|datad"
    Warning (332126): Node "dp|alu_instance|add|c[14]~40|combout"
    Warning (332126): Node "dp|alu_instance|add|c[14]~29|dataa"
    Warning (332126): Node "dp|alu_instance|add|c[14]~29|combout"
    Warning (332126): Node "dp|alu_instance|add|sum[14]|dataa"
    Warning (332126): Node "dp|alu_instance|add|c[14]~28|dataa"
    Warning (332126): Node "dp|alu_instance|add|c[14]~28|combout"
    Warning (332126): Node "dp|alu_instance|add|sum[14]|datab"
    Warning (332126): Node "dp|alu_instance|add|c[14]~30|datab"
    Warning (332126): Node "dp|alu_instance|add|c[14]~30|combout"
    Warning (332126): Node "dp|alu_instance|add|c[14]~32|dataa"
    Warning (332126): Node "dp|alu_instance|add|c[14]~31|datab"
    Warning (332126): Node "dp|alu_instance|add|c[14]~31|combout"
    Warning (332126): Node "dp|alu_instance|add|c[14]~32|datac"
    Warning (332126): Node "dp|alu_instance|add|sum[13]~13|datac"
    Warning (332126): Node "dp|alu_instance|add|sum[13]~13|combout"
    Warning (332126): Node "dp|tr[13]~13|datad"
    Warning (332126): Node "dp|alu_instance|add|bx[11]|datac"
    Warning (332126): Node "dp|alu_instance|add|bx[11]|combout"
    Warning (332126): Node "dp|alu_instance|add|p_0[11]|datab"
    Warning (332126): Node "dp|alu_instance|add|p_0[11]|combout"
    Warning (332126): Node "dp|alu_instance|add|c[12]~25|dataa"
    Warning (332126): Node "dp|alu_instance|add|c[12]~25|combout"
    Warning (332126): Node "dp|alu_instance|add|sum[12]~10|datab"
    Warning (332126): Node "dp|alu_instance|add|sum[12]~10|combout"
    Warning (332126): Node "dp|tr[12]~12|datab"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:11:GP2|P~4|datac"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:11:GP2|P~4|combout"
    Warning (332126): Node "dp|alu_instance|add|sum[12]~9|dataa"
    Warning (332126): Node "dp|alu_instance|add|sum[12]~9|combout"
    Warning (332126): Node "dp|alu_instance|add|sum[12]~10|datac"
    Warning (332126): Node "dp|alu_instance|add|sum[11]|datab"
    Warning (332126): Node "dp|alu_instance|add|sum[11]|combout"
    Warning (332126): Node "dp|tr[11]~11|datab"
    Warning (332126): Node "dp|tr[11]~11|combout"
    Warning (332126): Node "dp|alu_instance|Equal0~3|datab"
    Warning (332126): Node "dp|alu_instance|add|\lvl1:11:GP1|G~0|datab"
    Warning (332126): Node "dp|alu_instance|add|\lvl1:11:GP1|G~0|combout"
    Warning (332126): Node "dp|alu_instance|add|c[12]~25|datac"
    Warning (332126): Node "dp|alu_instance|add|c[14]~30|datad"
    Warning (332126): Node "dp|alu_instance|add|\lvl1:12:GP1|G~0|datad"
    Warning (332126): Node "dp|alu_instance|add|\lvl1:12:GP1|G~0|combout"
    Warning (332126): Node "dp|alu_instance|add|c[15]~34|dataa"
    Warning (332126): Node "dp|alu_instance|add|sum[13]~11|datac"
    Warning (332126): Node "dp|alu_instance|add|sum[13]~11|combout"
    Warning (332126): Node "dp|alu_instance|add|sum[13]~13|datab"
    Warning (332126): Node "dp|alu_instance|add|c[13]~26|datab"
    Warning (332126): Node "dp|alu_instance|add|c[13]~26|combout"
    Warning (332126): Node "dp|alu_instance|add|\lvl3:14:GP3|p0~0|datad"
    Warning (332126): Node "dp|alu_instance|add|c[14]~40|datac"
    Warning (332126): Node "dp|alu_instance|add|c[14]~28|datad"
    Warning (332126): Node "dp|alu_instance|add|sum[13]~11|datab"
    Warning (332126): Node "dp|alu_instance|add|c[13]~27|datad"
    Warning (332126): Node "dp|alu_instance|add|c[13]~27|combout"
    Warning (332126): Node "dp|alu_instance|add|c[15]~36|dataa"
    Warning (332126): Node "dp|alu_instance|add|c[14]~32|datab"
    Warning (332126): Node "dp|alu_instance|add|sum[13]~13|datad"
    Warning (332126): Node "dp|alu_instance|add|bx[12]|datac"
    Warning (332126): Node "dp|alu_instance|add|bx[12]|combout"
    Warning (332126): Node "dp|alu_instance|add|sum[12]~10|dataa"
    Warning (332126): Node "dp|alu_instance|add|c[14]~30|dataa"
    Warning (332126): Node "dp|alu_instance|add|\lvl1:13:GP1|G~0|datab"
    Warning (332126): Node "dp|alu_instance|add|\lvl1:12:GP1|G~0|dataa"
    Warning (332126): Node "dp|alu_instance|add|c[13]~26|datad"
    Warning (332126): Node "dp|alu_instance|logic|o~7|dataa"
    Warning (332126): Node "dp|alu_instance|logic|o~7|combout"
    Warning (332126): Node "dp|tr[8]~8|datab"
    Warning (332126): Node "dp|tr[8]~8|combout"
    Warning (332126): Node "dp|alu_instance|Equal0~3|datac"
    Warning (332126): Node "dp|alu_instance|add|bx[8]|datac"
    Warning (332126): Node "dp|alu_instance|add|bx[8]|combout"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:9:GP2|P~0|dataa"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:9:GP2|P~0|combout"
    Warning (332126): Node "dp|alu_instance|add|c[10]~22|datac"
    Warning (332126): Node "dp|alu_instance|add|c[10]~22|combout"
    Warning (332126): Node "dp|alu_instance|add|sum[10]|datab"
    Warning (332126): Node "dp|alu_instance|add|sum[10]|combout"
    Warning (332126): Node "dp|tr[10]~10|datab"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:11:GP2|P~4|datad"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:10:GP2|P~0|datab"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:10:GP2|P~0|combout"
    Warning (332126): Node "dp|alu_instance|add|c[11]~24|datab"
    Warning (332126): Node "dp|alu_instance|add|c[11]~24|combout"
    Warning (332126): Node "dp|alu_instance|add|sum[11]|datac"
    Warning (332126): Node "dp|alu_instance|add|c[11]~23|datac"
    Warning (332126): Node "dp|alu_instance|add|c[11]~23|combout"
    Warning (332126): Node "dp|alu_instance|add|c[11]~24|datac"
    Warning (332126): Node "dp|alu_instance|add|c[15]~33|datac"
    Warning (332126): Node "dp|alu_instance|add|\lvl4:14:GP4|p0~0|datad"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:9:GP2|P~1|datab"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:9:GP2|P~1|combout"
    Warning (332126): Node "dp|alu_instance|add|c[10]~21|datab"
    Warning (332126): Node "dp|alu_instance|add|c[10]~21|combout"
    Warning (332126): Node "dp|alu_instance|add|c[10]~22|datad"
    Warning (332126): Node "dp|alu_instance|add|sum[10]|datac"
    Warning (332126): Node "dp|alu_instance|add|c[14]~29|datac"
    Warning (332126): Node "dp|alu_instance|add|\lvl1:9:GP1|G~0|datad"
    Warning (332126): Node "dp|alu_instance|add|\lvl1:9:GP1|G~0|combout"
    Warning (332126): Node "dp|alu_instance|add|c[10]~22|datab"
    Warning (332126): Node "dp|alu_instance|add|c[12]~25|datad"
    Warning (332126): Node "dp|alu_instance|add|c[14]~28|datab"
    Warning (332126): Node "dp|alu_instance|add|c[14]~31|datad"
    Warning (332126): Node "dp|alu_instance|add|\lvl1:8:GP1|G~0|dataa"
    Warning (332126): Node "dp|alu_instance|add|\lvl1:8:GP1|G~0|combout"
    Warning (332126): Node "dp|alu_instance|add|c[9]~20|dataa"
    Warning (332126): Node "dp|alu_instance|add|c[9]~20|combout"
    Warning (332126): Node "dp|alu_instance|add|sum[9]|dataa"
    Warning (332126): Node "dp|alu_instance|add|sum[9]|combout"
    Warning (332126): Node "dp|tr[9]~9|dataa"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:10:GP2|p0~0|datad"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:10:GP2|p0~0|combout"
    Warning (332126): Node "dp|alu_instance|add|sum[11]|dataa"
    Warning (332126): Node "dp|alu_instance|add|c[15]~36|datab"
    Warning (332126): Node "dp|alu_instance|add|sum[13]~12|datab"
    Warning (332126): Node "dp|alu_instance|add|sum[13]~12|combout"
    Warning (332126): Node "dp|alu_instance|add|sum[13]~13|dataa"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:8:GP2|p0~0|dataa"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:8:GP2|p0~0|combout"
    Warning (332126): Node "dp|alu_instance|add|c[9]~20|datac"
    Warning (332126): Node "dp|alu_instance|add|sum[13]~12|datac"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:8:GP2|P~0|datac"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:8:GP2|P~0|combout"
    Warning (332126): Node "dp|alu_instance|add|c[9]~20|datab"
    Warning (332126): Node "dp|alu_instance|add|c[9]~19|dataa"
    Warning (332126): Node "dp|alu_instance|add|c[9]~19|combout"
    Warning (332126): Node "dp|alu_instance|add|sum[9]|datac"
    Warning (332126): Node "dp|alu_instance|add|sum[13]~12|datad"
    Warning (332126): Node "dp|alu_instance|add|sum[8]|dataa"
    Warning (332126): Node "dp|alu_instance|add|sum[8]|combout"
    Warning (332126): Node "dp|tr[8]~8|datad"
    Warning (332126): Node "dp|alu_instance|add|bx[7]|datac"
    Warning (332126): Node "dp|alu_instance|add|bx[7]|combout"
    Warning (332126): Node "dp|alu_instance|add|sum[7]|datad"
    Warning (332126): Node "dp|alu_instance|add|sum[7]|combout"
    Warning (332126): Node "dp|tr[7]~7|dataa"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:10:GP2|P~0|datad"
    Warning (332126): Node "dp|alu_instance|add|\lvl1:8:GP1|G~0|datad"
    Warning (332126): Node "dp|alu_instance|add|p_0[7]|datad"
    Warning (332126): Node "dp|alu_instance|add|p_0[7]|combout"
    Warning (332126): Node "dp|alu_instance|add|\lvl4:14:GP4|p0~0|datab"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:9:GP2|P~1|dataa"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:8:GP2|p0~0|datad"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:8:GP2|P~0|dataa"
    Warning (332126): Node "dp|alu_instance|add|\lvl1:7:GP1|G~0|datad"
    Warning (332126): Node "dp|alu_instance|add|\lvl1:7:GP1|G~0|combout"
    Warning (332126): Node "dp|alu_instance|add|c[10]~22|dataa"
    Warning (332126): Node "dp|alu_instance|add|sum[12]~8|datab"
    Warning (332126): Node "dp|alu_instance|add|sum[12]~8|combout"
    Warning (332126): Node "dp|alu_instance|add|sum[12]~9|datac"
    Warning (332126): Node "dp|alu_instance|add|c[14]~31|datac"
    Warning (332126): Node "dp|alu_instance|add|c[8]~16|dataa"
    Warning (332126): Node "dp|alu_instance|add|c[8]~16|combout"
    Warning (332126): Node "dp|alu_instance|add|c[8]|datac"
    Warning (332126): Node "dp|alu_instance|add|c[8]|combout"
    Warning (332126): Node "dp|alu_instance|add|sum[8]|datad"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:7:GP2|p0~0|datad"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:7:GP2|p0~0|combout"
    Warning (332126): Node "dp|alu_instance|add|sum[12]~8|datac"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:7:GP2|P~0|datac"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:7:GP2|P~0|combout"
    Warning (332126): Node "dp|alu_instance|add|sum[12]~9|datab"
    Warning (332126): Node "dp|alu_instance|add|c[8]|datab"
    Warning (332126): Node "dp|alu_instance|add|c[8]~16|datab"
    Warning (332126): Node "dp|alu_instance|add|bx[6]|datab"
    Warning (332126): Node "dp|alu_instance|add|bx[6]|combout"
    Warning (332126): Node "dp|alu_instance|add|\lvl1:6:GP1|G~0|datac"
    Warning (332126): Node "dp|alu_instance|add|\lvl1:6:GP1|G~0|combout"
    Warning (332126): Node "dp|alu_instance|add|\lvl3:6:GP3|G~2|datad"
    Warning (332126): Node "dp|alu_instance|add|\lvl3:6:GP3|G~2|combout"
    Warning (332126): Node "dp|alu_instance|add|sum[7]|datac"
    Warning (332126): Node "dp|alu_instance|add|c[15]~37|datad"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:8:GP2|p0~0|datab"
    Warning (332126): Node "dp|alu_instance|add|c[11]~24|datad"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:9:GP2|P~1|datac"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:6:GP2|p0~0|datac"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:6:GP2|p0~0|combout"
    Warning (332126): Node "dp|alu_instance|add|c~15|dataa"
    Warning (332126): Node "dp|alu_instance|add|c~15|combout"
    Warning (332126): Node "dp|alu_instance|add|sum[7]|dataa"
    Warning (332126): Node "dp|alu_instance|add|c[15]~33|dataa"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:6:GP2|P~0|datab"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:6:GP2|P~0|combout"
    Warning (332126): Node "dp|alu_instance|add|c[11]~23|datad"
    Warning (332126): Node "dp|alu_instance|add|\lvl3:6:GP3|G~2|datab"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:6:GP2|p0~1|dataa"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:6:GP2|p0~1|combout"
    Warning (332126): Node "dp|alu_instance|add|c[11]~24|dataa"
    Warning (332126): Node "dp|alu_instance|add|\lvl3:6:GP3|G~2|datac"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:8:GP2|P~0|datab"
    Warning (332126): Node "dp|alu_instance|add|\lvl1:7:GP1|G~0|dataa"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:7:GP2|p0~0|dataa"
    Warning (332126): Node "dp|alu_instance|add|sum[6]|datad"
    Warning (332126): Node "dp|alu_instance|add|sum[6]|combout"
    Warning (332126): Node "dp|tr[6]~6|datad"
    Warning (332126): Node "dp|alu_instance|add|bx[10]|dataa"
    Warning (332126): Node "dp|alu_instance|add|bx[10]|combout"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:11:GP2|P~4|datab"
    Warning (332126): Node "dp|alu_instance|add|c[14]~40|datab"
    Warning (332126): Node "dp|alu_instance|add|\lvl1:11:GP1|G~0|dataa"
    Warning (332126): Node "dp|alu_instance|add|p_0[10]|datab"
    Warning (332126): Node "dp|alu_instance|add|p_0[10]|combout"
    Warning (332126): Node "dp|alu_instance|add|sum[10]|dataa"
    Warning (332126): Node "dp|alu_instance|add|c[12]~25|datab"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:10:GP2|p0~0|dataa"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:10:GP2|P~0|dataa"
    Warning (332126): Node "dp|alu_instance|add|\lvl4:14:GP4|p0~0|dataa"
    Warning (332126): Node "dp|alu_instance|add|c[14]~28|datac"
    Warning (332126): Node "dp|alu_instance|add|c[13]~27|dataa"
    Warning (332126): Node "dp|alu_instance|add|\lvl1:10:GP1|G~0|dataa"
    Warning (332126): Node "dp|alu_instance|add|\lvl1:10:GP1|G~0|combout"
    Warning (332126): Node "dp|alu_instance|add|c[15]~33|datad"
    Warning (332126): Node "dp|alu_instance|add|sum[13]~11|datad"
    Warning (332126): Node "dp|alu_instance|add|sum[11]|datad"
    Warning (332126): Node "dp|alu_instance|add|bx[9]|dataa"
    Warning (332126): Node "dp|alu_instance|add|bx[9]|combout"
    Warning (332126): Node "dp|alu_instance|add|sum[9]|datab"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:10:GP2|p0~0|datab"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:9:GP2|P~0|datad"
    Warning (332126): Node "dp|alu_instance|add|\lvl1:9:GP1|G~0|datac"
    Warning (332126): Node "dp|alu_instance|add|c[13]~27|datab"
    Warning (332126): Node "dp|alu_instance|add|\lvl1:10:GP1|G~0|datab"
    Warning (332126): Node "dp|alu_instance|logic|o~10|datac"
    Warning (332126): Node "dp|alu_instance|logic|o~10|combout"
    Warning (332126): Node "dp|tr[11]~11|datad"
    Warning (332126): Node "con|Mux9~5|datad"
    Warning (332126): Node "con|Mux9~5|combout"
    Warning (332126): Node "dp|alu_b[7]~9|datac"
    Warning (332126): Node "dp|alu_b[7]~9|combout"
    Warning (332126): Node "dp|alu_instance|add|bx[7]|dataa"
    Warning (332126): Node "dp|alu_instance|logic|o~6|datad"
    Warning (332126): Node "dp|alu_b[0]~2|dataa"
    Warning (332126): Node "dp|alu_b[0]~2|combout"
    Warning (332126): Node "dp|alu_instance|add|c[9]~18|datad"
    Warning (332126): Node "dp|alu_instance|add|c[9]~18|combout"
    Warning (332126): Node "dp|alu_instance|add|c[9]~19|datac"
    Warning (332126): Node "dp|alu_instance|o[0]~1|datac"
    Warning (332126): Node "dp|alu_instance|o[0]~1|combout"
    Warning (332126): Node "dp|tr[0]~0|dataa"
    Warning (332126): Node "dp|alu_instance|add|sum[1]|datad"
    Warning (332126): Node "dp|alu_instance|add|sum[1]|combout"
    Warning (332126): Node "dp|tr[1]~1|dataa"
    Warning (332126): Node "dp|tr[1]~1|combout"
    Warning (332126): Node "dp|alu_instance|Equal0~1|datac"
    Warning (332126): Node "dp|alu_instance|add|c[3]~38|datad"
    Warning (332126): Node "dp|alu_instance|add|c[3]~38|combout"
    Warning (332126): Node "dp|alu_instance|add|c~15|datab"
    Warning (332126): Node "dp|alu_instance|add|c[4]~8|datab"
    Warning (332126): Node "dp|alu_instance|add|c[4]~8|combout"
    Warning (332126): Node "dp|alu_instance|add|sum[2]|datad"
    Warning (332126): Node "dp|alu_instance|add|sum[2]|combout"
    Warning (332126): Node "dp|tr[2]~2|datac"
    Warning (332126): Node "dp|tr[2]~2|combout"
    Warning (332126): Node "dp|alu_instance|Equal0~1|datab"
    Warning (332126): Node "dp|alu_instance|add|c[4]~11|datad"
    Warning (332126): Node "dp|alu_instance|add|c[4]~11|combout"
    Warning (332126): Node "dp|alu_instance|add|sum[4]|dataa"
    Warning (332126): Node "dp|alu_instance|add|sum[4]|combout"
    Warning (332126): Node "dp|tr[4]~4|datad"
    Warning (332126): Node "dp|tr[4]~4|combout"
    Warning (332126): Node "dp|alu_instance|Equal0~2|datad"
    Warning (332126): Node "dp|alu_instance|add|sum[12]~9|datad"
    Warning (332126): Node "dp|alu_instance|add|c[10]~13|datac"
    Warning (332126): Node "dp|alu_instance|add|c[10]~13|combout"
    Warning (332126): Node "dp|alu_instance|add|sum[10]|datad"
    Warning (332126): Node "dp|alu_instance|add|sum[6]|dataa"
    Warning (332126): Node "dp|alu_instance|add|c[14]~29|datad"
    Warning (332126): Node "dp|alu_instance|add|c~17|datab"
    Warning (332126): Node "dp|alu_instance|add|c~17|combout"
    Warning (332126): Node "dp|alu_instance|add|c[8]|datad"
    Warning (332126): Node "dp|alu_instance|add|c[5]~9|datac"
    Warning (332126): Node "dp|alu_instance|add|c[5]~9|combout"
    Warning (332126): Node "dp|alu_instance|add|sum[3]|datab"
    Warning (332126): Node "dp|alu_instance|add|sum[3]|combout"
    Warning (332126): Node "dp|tr[3]~3|datad"
    Warning (332126): Node "dp|tr[3]~3|combout"
    Warning (332126): Node "dp|alu_instance|Equal0~1|datad"
    Warning (332126): Node "dp|alu_instance|add|c[11]~23|dataa"
    Warning (332126): Node "dp|alu_instance|add|c[5]~12|datac"
    Warning (332126): Node "dp|alu_instance|add|c[5]~12|combout"
    Warning (332126): Node "dp|alu_instance|add|sum[13]~12|dataa"
    Warning (332126): Node "dp|alu_instance|add|sum[5]|dataa"
    Warning (332126): Node "dp|alu_instance|add|sum[5]|combout"
    Warning (332126): Node "dp|tr[5]~5|datab"
    Warning (332126): Node "dp|tr[5]~5|combout"
    Warning (332126): Node "dp|alu_instance|Equal0~2|dataa"
    Warning (332126): Node "dp|alu_instance|add|bx[0]|datad"
    Warning (332126): Node "dp|alu_instance|add|bx[0]|combout"
    Warning (332126): Node "dp|alu_instance|add|\lvl3:6:GP3|G~1|datad"
    Warning (332126): Node "dp|alu_instance|add|\lvl3:6:GP3|G~1|combout"
    Warning (332126): Node "dp|alu_instance|add|\lvl3:6:GP3|G~2|dataa"
    Warning (332126): Node "dp|alu_instance|add|\lvl1:1:GP1|G~0|datac"
    Warning (332126): Node "dp|alu_instance|add|\lvl1:1:GP1|G~0|combout"
    Warning (332126): Node "dp|alu_instance|add|c[4]~8|datac"
    Warning (332126): Node "dp|alu_instance|add|\lvl3:7:GP3|G~0|datad"
    Warning (332126): Node "dp|alu_instance|add|\lvl3:7:GP3|G~0|combout"
    Warning (332126): Node "dp|alu_instance|add|c[8]|dataa"
    Warning (332126): Node "dp|alu_instance|add|c[5]~9|datad"
    Warning (332126): Node "dp|tr[0]~0|datad"
    Warning (332126): Node "dp|alu_b[2]~4|datac"
    Warning (332126): Node "dp|alu_b[2]~4|combout"
    Warning (332126): Node "dp|alu_instance|add|sum[2]|datac"
    Warning (332126): Node "dp|alu_instance|logic|o~1|datac"
    Warning (332126): Node "dp|alu_instance|logic|o~1|combout"
    Warning (332126): Node "dp|tr[2]~2|datad"
    Warning (332126): Node "dp|alu_instance|add|c[10]~39|dataa"
    Warning (332126): Node "dp|alu_instance|add|c[10]~39|combout"
    Warning (332126): Node "dp|alu_instance|add|c[10]~13|dataa"
    Warning (332126): Node "dp|alu_instance|add|bx[2]|datac"
    Warning (332126): Node "dp|alu_instance|add|bx[2]|combout"
    Warning (332126): Node "dp|alu_instance|add|\lvl1:2:GP1|G~0|datad"
    Warning (332126): Node "dp|alu_instance|add|\lvl1:2:GP1|G~0|combout"
    Warning (332126): Node "dp|alu_instance|add|c[9]~19|datad"
    Warning (332126): Node "dp|alu_instance|add|sum[3]|dataa"
    Warning (332126): Node "dp|alu_instance|add|c[11]~23|datab"
    Warning (332126): Node "dp|alu_instance|add|c[5]~12|datab"
    Warning (332126): Node "dp|alu_instance|add|\lvl3:6:GP3|G~1|datac"
    Warning (332126): Node "dp|alu_instance|add|c[4]~10|datac"
    Warning (332126): Node "dp|alu_instance|add|c[4]~10|combout"
    Warning (332126): Node "dp|alu_instance|add|c[4]~11|datab"
    Warning (332126): Node "dp|alu_instance|add|\lvl3:7:GP3|G~0|dataa"
    Warning (332126): Node "dp|alu_instance|add|\lvl1:3:GP1|G~0|datac"
    Warning (332126): Node "dp|alu_instance|add|\lvl1:3:GP1|G~0|combout"
    Warning (332126): Node "dp|alu_instance|add|c[10]~21|dataa"
    Warning (332126): Node "dp|alu_instance|add|c[4]~11|dataa"
    Warning (332126): Node "dp|alu_instance|add|c[6]~14|dataa"
    Warning (332126): Node "dp|alu_instance|add|c[6]~14|combout"
    Warning (332126): Node "dp|alu_instance|add|c[14]~29|datab"
    Warning (332126): Node "dp|alu_instance|add|sum[6]|datab"
    Warning (332126): Node "dp|alu_instance|add|\lvl3:7:GP3|G~0|datab"
    Warning (332126): Node "dp|alu_instance|add|\lvl3:6:GP3|G~0|datab"
    Warning (332126): Node "dp|alu_instance|add|\lvl3:6:GP3|G~0|combout"
    Warning (332126): Node "dp|alu_instance|add|c[9]~18|dataa"
    Warning (332126): Node "dp|alu_instance|add|c[5]~9|dataa"
    Warning (332126): Node "dp|alu_instance|add|c~15|datad"
    Warning (332126): Node "dp|alu_instance|add|\lvl3:6:GP3|G~1|dataa"
    Warning (332126): Node "dp|alu_instance|add|c~17|datac"
    Warning (332126): Node "dp|alu_b[1]~3|datac"
    Warning (332126): Node "dp|alu_b[1]~3|combout"
    Warning (332126): Node "dp|alu_instance|add|bx[1]|datac"
    Warning (332126): Node "dp|alu_instance|add|bx[1]|combout"
    Warning (332126): Node "dp|alu_instance|add|\lvl1:2:GP1|G~0|dataa"
    Warning (332126): Node "dp|alu_instance|add|c[4]~8|dataa"
    Warning (332126): Node "dp|alu_instance|add|\lvl1:1:GP1|G~0|dataa"
    Warning (332126): Node "dp|alu_instance|add|\lvl3:6:GP3|G~0|dataa"
    Warning (332126): Node "dp|alu_instance|add|p_0[1]|datad"
    Warning (332126): Node "dp|alu_instance|add|p_0[1]|combout"
    Warning (332126): Node "dp|alu_instance|add|sum[1]|dataa"
    Warning (332126): Node "dp|alu_instance|logic|o~0|datab"
    Warning (332126): Node "dp|alu_instance|logic|o~0|combout"
    Warning (332126): Node "dp|tr[1]~1|datab"
    Warning (332126): Node "dp|alu_b[4]~6|datac"
    Warning (332126): Node "dp|alu_b[4]~6|combout"
    Warning (332126): Node "dp|alu_instance|logic|o~3|datac"
    Warning (332126): Node "dp|alu_instance|logic|o~3|combout"
    Warning (332126): Node "dp|tr[4]~4|dataa"
    Warning (332126): Node "dp|alu_instance|add|sum[4]|datac"
    Warning (332126): Node "dp|alu_instance|add|bx[4]|datac"
    Warning (332126): Node "dp|alu_instance|add|bx[4]|combout"
    Warning (332126): Node "dp|alu_instance|add|\lvl1:5:GP1|G~0|dataa"
    Warning (332126): Node "dp|alu_instance|add|\lvl1:5:GP1|G~0|combout"
    Warning (332126): Node "dp|alu_instance|add|c[10]~21|datad"
    Warning (332126): Node "dp|alu_instance|add|sum[12]~8|datad"
    Warning (332126): Node "dp|alu_instance|add|c[8]~16|datad"
    Warning (332126): Node "dp|alu_instance|add|c[6]~14|datad"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:4:GP2|p0~0|dataa"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:4:GP2|p0~0|combout"
    Warning (332126): Node "dp|alu_instance|add|c[9]~19|datab"
    Warning (332126): Node "dp|alu_instance|add|c[5]~12|dataa"
    Warning (332126): Node "dp|alu_instance|add|c~15|datac"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:6:GP2|P~0|datad"
    Warning (332126): Node "dp|alu_instance|add|c[10]~39|datab"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:5:GP2|p0~0|dataa"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:5:GP2|p0~0|combout"
    Warning (332126): Node "dp|alu_instance|add|c[10]~21|datac"
    Warning (332126): Node "dp|alu_instance|add|c[6]~14|datac"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:7:GP2|P~0|dataa"
    Warning (332126): Node "dp|alu_instance|add|\lvl1:4:GP1|G~0|dataa"
    Warning (332126): Node "dp|alu_instance|add|\lvl1:4:GP1|G~0|combout"
    Warning (332126): Node "dp|alu_instance|add|c[9]~20|datad"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:6:GP2|p0~1|datad"
    Warning (332126): Node "dp|alu_instance|add|c[5]~12|datad"
    Warning (332126): Node "dp|alu_b[5]~7|datac"
    Warning (332126): Node "dp|alu_b[5]~7|combout"
    Warning (332126): Node "dp|alu_instance|add|sum[5]|datad"
    Warning (332126): Node "dp|alu_instance|logic|o~4|datad"
    Warning (332126): Node "dp|alu_instance|logic|o~4|combout"
    Warning (332126): Node "dp|tr[5]~5|datad"
    Warning (332126): Node "dp|alu_instance|add|bx[5]|datad"
    Warning (332126): Node "dp|alu_instance|add|bx[5]|combout"
    Warning (332126): Node "dp|alu_instance|add|\lvl1:6:GP1|G~0|datab"
    Warning (332126): Node "dp|alu_instance|add|c[10]~13|datad"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:6:GP2|p0~0|datab"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:5:GP2|p0~0|datad"
    Warning (332126): Node "dp|alu_instance|add|\lvl1:5:GP1|G~0|datad"
    Warning (332126): Node "dp|alu_b[6]~8|datac"
    Warning (332126): Node "dp|alu_b[6]~8|combout"
    Warning (332126): Node "dp|alu_instance|logic|o~5|datad"
    Warning (332126): Node "dp|alu_instance|add|bx[6]|datac"
    Warning (332126): Node "dp|alu_b[8]~10|datac"
    Warning (332126): Node "dp|alu_b[8]~10|combout"
    Warning (332126): Node "dp|alu_instance|logic|o~9|datac"
    Warning (332126): Node "dp|alu_instance|logic|o~8|datac"
    Warning (332126): Node "dp|alu_instance|logic|o~11|datac"
    Warning (332126): Node "dp|alu_instance|add|bx[15]|datab"
    Warning (332126): Node "dp|alu_instance|logic|o~14|dataa"
    Warning (332126): Node "dp|alu_instance|add|bx[14]|datab"
    Warning (332126): Node "dp|alu_instance|logic|o~13|dataa"
    Warning (332126): Node "dp|alu_instance|logic|o~12|datab"
    Warning (332126): Node "dp|alu_instance|add|bx[13]|datad"
    Warning (332126): Node "dp|alu_instance|add|bx[11]|datab"
    Warning (332126): Node "dp|alu_instance|add|bx[12]|datab"
    Warning (332126): Node "dp|alu_instance|logic|o~7|datab"
    Warning (332126): Node "dp|alu_instance|add|bx[8]|datab"
    Warning (332126): Node "dp|alu_instance|add|bx[10]|datac"
    Warning (332126): Node "dp|alu_instance|add|bx[9]|datac"
    Warning (332126): Node "dp|alu_instance|logic|o~10|datab"
    Warning (332126): Node "dp|alu_b[3]~5|datac"
    Warning (332126): Node "dp|alu_b[3]~5|combout"
    Warning (332126): Node "dp|alu_instance|logic|o~2|datab"
    Warning (332126): Node "dp|alu_instance|logic|o~2|combout"
    Warning (332126): Node "dp|tr[3]~3|datac"
    Warning (332126): Node "dp|alu_instance|add|bx[3]|datad"
    Warning (332126): Node "dp|alu_instance|add|bx[3]|combout"
    Warning (332126): Node "dp|alu_instance|add|\lvl2:4:GP2|p0~0|datad"
    Warning (332126): Node "dp|alu_instance|add|c[4]~10|dataa"
    Warning (332126): Node "dp|alu_instance|add|\lvl1:3:GP1|G~0|dataa"
    Warning (332126): Node "dp|alu_instance|add|c~17|dataa"
    Warning (332126): Node "dp|alu_instance|add|\lvl1:4:GP1|G~0|datad"
    Warning (332126): Node "dp|alu_instance|add|sum[3]|datad"
    Warning (332126): Node "con|Mux10~0|datad"
    Warning (332126): Node "con|Mux10~0|combout"
    Warning (332126): Node "con|Mux10~3|datab"
    Warning (332126): Node "con|Mux10~3|combout"
    Warning (332126): Node "dp|alu_b[0]~2|datac"
    Warning (332126): Node "dp|alu_b[2]~4|datab"
    Warning (332126): Node "dp|alu_b[1]~3|datad"
    Warning (332126): Node "dp|alu_b[4]~6|datad"
    Warning (332126): Node "dp|alu_b[5]~7|datad"
    Warning (332126): Node "dp|alu_b[6]~8|dataa"
    Warning (332126): Node "dp|alu_b[8]~10|datad"
    Warning (332126): Node "dp|alu_b[6]~11|datad"
    Warning (332126): Node "dp|alu_b[3]~5|datad"
    Warning (332126): Node "dp|alu_b[7]~9|datad"
Critical Warning (332081): Design contains combinational loop of 542 nodes. Estimating the delays through the loop.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -11.653
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.653           -5681.813 clk 
    Info (332119):    -3.433             -11.536 controller:con|state[0] 
Info (332146): Worst-case hold slack is 0.208
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.208               0.000 controller:con|state[0] 
    Info (332119):     0.354               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1304.088 clk 
    Info (332119):     0.326               0.000 controller:con|state[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -10.519
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.519           -5111.402 clk 
    Info (332119):    -3.090             -10.264 controller:con|state[0] 
Info (332146): Worst-case hold slack is 0.208
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.208               0.000 controller:con|state[0] 
    Info (332119):     0.308               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1304.088 clk 
    Info (332119):     0.404               0.000 controller:con|state[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.384
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.384           -3054.454 clk 
    Info (332119):    -1.622              -5.183 controller:con|state[0] 
Info (332146): Worst-case hold slack is 0.054
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.054               0.000 controller:con|state[0] 
    Info (332119):     0.184               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -795.129 clk 
    Info (332119):     0.270               0.000 controller:con|state[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 550 warnings
    Info: Peak virtual memory: 4855 megabytes
    Info: Processing ended: Fri May 21 13:48:23 2021
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:05


