
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DELTA

Implementation : lSerial
Synopsys HDL compiler and linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

Modified Files: 9
FID:  path (prevtimestamp, timestamp)
0        C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v (N/A, 2020-10-29 09:20:54)
1        C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v (N/A, 2020-10-29 09:20:54)
2        C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v (N/A, 2020-10-29 09:23:10)
3        C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v (N/A, 2020-10-29 09:23:10)
4        C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh (N/A, 2020-10-29 09:23:10)
5        C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v (N/A, 2020-10-29 09:23:10)
6        C:\pproj\lSerial\lSerial\source\debCom.v (N/A, 2023-12-28 16:57:21)
7        C:\pproj\lSerial\lSerial\source\top.v (N/A, 2023-12-28 16:52:28)
8        C:\pproj\lSerial\lSerial\source\uart.v (N/A, 2023-03-28 18:37:50)

*******************************************************************
Modules that may have changed as a result of file changes: 5
MID:  lib.cell.view
0        work.debCom.verilog may have changed because the following files changed:
                        C:\pproj\lSerial\lSerial\source\debCom.v (N/A, 2023-12-28 16:57:21) <-- (module definition)
                        C:\pproj\lSerial\lSerial\source\top.v (N/A, 2023-12-28 16:52:28) <-- (may instantiate this module)
1        work.top.verilog may have changed because the following files changed:
                        C:\pproj\lSerial\lSerial\source\top.v (N/A, 2023-12-28 16:52:28) <-- (module definition)
2        work.uart.verilog may have changed because the following files changed:
                        C:\pproj\lSerial\lSerial\source\debCom.v (N/A, 2023-12-28 16:57:21) <-- (may instantiate this module)
                        C:\pproj\lSerial\lSerial\source\top.v (N/A, 2023-12-28 16:52:28) <-- (may instantiate this module)
                        C:\pproj\lSerial\lSerial\source\uart.v (N/A, 2023-03-28 18:37:50) <-- (module definition)
3        work.uart_rx.verilog may have changed because the following files changed:
                        C:\pproj\lSerial\lSerial\source\debCom.v (N/A, 2023-12-28 16:57:21) <-- (may instantiate this module)
                        C:\pproj\lSerial\lSerial\source\top.v (N/A, 2023-12-28 16:52:28) <-- (may instantiate this module)
                        C:\pproj\lSerial\lSerial\source\uart.v (N/A, 2023-03-28 18:37:50) <-- (module definition)
4        work.uart_tx.verilog may have changed because the following files changed:
                        C:\pproj\lSerial\lSerial\source\debCom.v (N/A, 2023-12-28 16:57:21) <-- (may instantiate this module)
                        C:\pproj\lSerial\lSerial\source\top.v (N/A, 2023-12-28 16:52:28) <-- (may instantiate this module)
                        C:\pproj\lSerial\lSerial\source\uart.v (N/A, 2023-03-28 18:37:50) <-- (module definition)

*******************************************************************
Unmodified files: 0
FID:  path (timestamp)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
