b'Wenjing Rao, PhD \xe2\x80\x93 UIC Electrical and Computer Engineering'
b' University of Illinois at Chicago '
b' College of Engineering '
b''
b''
b''
b''
b''
b'Make a Gift'
b'  '
b'ACADEMICS '
b'Future Students'
b'Undergraduate Studies'
b'Graduate Studies'
b'Courses'
b'STUDENT LIFE '
b'Career Center'
b'Job Board'
b'ECE Support'
b'Student Organizations'
b'RESEARCH '
b'Research Labs'
b'Research Areas'
b'Facilities'
b'Sponsors'
b'PEOPLE '
b'Faculty & Staff'
b'ABOUT US '
b'Our Department'
b'ABET Accreditation'
b'News'
b'Events Calendar'
b'WISEST Faculty'
b'Affiliates'
b'Argonne National Lab'
b'Lawrence Berkeley National Laboratory'
b'Polytecnico Di Torino'
b'Professional Organizations'
b'Employment'
b'Contact Us'
b' '
b' '
b'  '
b'ACADEMICS'
b'Future Students'
b'Undergraduate Studies'
b'Graduate Studies'
b'Courses'
b'STUDENT LIFE'
b'Career Center'
b'Job Board'
b'ECE Support'
b'Student Organizations'
b'RESEARCH'
b'Research Labs'
b'Research Areas'
b'Facilities'
b'Sponsors'
b'PEOPLE'
b'Faculty & Staff'
b'ABOUT US'
b'Our Department'
b'ABET Accreditation'
b'News'
b'Events Calendar'
b'WISEST Faculty'
b'Affiliates'
b'Argonne National Lab'
b'Lawrence Berkeley National Laboratory'
b'Polytecnico Di Torino'
b'Professional Organizations'
b'Employment'
b'Contact Us'
b'  '
b' Wenjing Rao, PhD'
b' wenjing@uic.edu '
b'Bio'
b'Contact Information:'
b'UIC\xc2\xa0Dept. of Electrical & Computer Engineering,\xc2\xa01020 Sciences and Engineering Offices (SEO),\xc2\xa0851 South Morgan St.(M/C 154)\xc2\xa0Chicago, IL 60607.'
b'Office: 1036\xc2\xa0SEO'
b'Fax: 312.996.6465'
b'View Full Profile'
b'View Full Profile'
b'Qualifications'
b' Ph.D. Computer Science University of California, San Diego, 2008'
b' B.S. Computer Science Peking University, 2001'
b'Research Interests'
b' Reliability'
b' Computer Aided Design (CAD)'
b' Novel computation paradigms in emerging nanoelectronic systems'
b' Defect and fault tolerance for highly unreliable systems'
b' VLSI test'
b' Design for test (DFT) of digital systems'
b'Awards'
b' Ph. D. Dissertation Award: Computer Science & Engineering Department, University of California, San Diego (2008)'
b' CAL-IT2 Fellowship: University of California, San Diego (2001)'
b' Guanghua Scholarship: Beijing University (1998)'
b'Courses Offered'
b' ECE 267: Computer Organization I'
b' ECE 366: Computer Organization II'
b' ECE 469: Computer System Design'
b' ECE 491: Graduate Seminar for Research and Teaching Methods'
b' ECE 491: Computer Engineering Seminar'
b' ECE 569: Advanced Topics in Processors & Systems'
b' ECE 594: Special Topic: Testing & Reliability of Digital Systems'
b'Publications'
b'Journal Publications'
b'An Integrated Framework Towards Defect-Tolerant Logic Implementation onto Nanocrossbars'
b'Towards Future Systems with Nanoscale Devices: Overcoming the Reliability Challenge'
b'Logic Mapping in Crossbar based Nano Architectures'
b'Towards Nanoelectronics Processor Architectures'
b'Conference Proceedings'
b'IC Piracy Prevention via Design Withholding and Entanglement'
b'slides'
b'A standard cell approach for MagnetoElastic NML circuits'
b'Spare Sharing Network Enhancement for Scalable Systems'
b'Decentralized Self-Balancing Systems'
b'Defect-Tolerant Logic Hardening for Crossbar-based Nanosystems'
b'slides'
b'Defect-Tolerant Logic Implementation onto Nanocrossbars by Exploiting Mapping and Morphing Simultaneously'
b'slides'
b'On Mismatch Number Distribution of Nanocrossbar Logic Mapping'
b'slides'
b'Yield Modeling and Assessment for Nanocrossbar Systems'
b'C6: Exploring the Design Space of Nanoelectronics Systems Using a Model of Consumer/Resource Networks'
b'Runtime-constrained Yield Model in Nanocrossbar Systems'
b'Runtime Analysis for Defect-tolerant Logic Mapping on Nanoscale Crossbar Architectures'
b'Defect Tolerant Logic Mapping on Nanoscale Crossbar Architectures\xc2\xa0and Yield Analysis'
b'Selective Hardening of NanoPLA Circuits'
b'Locality Aware Redundancy Allocation in Nanoelectronic Systems'
b'Towards Fault Tolerant Parallel Prefix Adders in Nanoelectronic Systems'
b'Fault Tolerant Approaches to Nanoelectronic Programmable Logic Arrays'
b'Logic Level Fault Tolerance Approaches Targeting Nanoelectronic PLAs'
b'Topology Aware Mapping of Logic Functions onto Nanowire-Based Crossbar Architectures'
b'Fault Identification in Reconfigurable Carry Lookahead Adder Implementations Targeting Nanoelectronic Fabrics'
b'Nanofabric Topologies and Reconfiguration Algorithms to Support Dynamically Adaptive Fault Tolerance'
b'Architecture-Level Fault Tolerant Computation in Nanoelectronic Processors'
b'Fault Tolerant Nanoelectronic Processor Architectures'
b'Frugal Linear Network-Based Test Decompression for Drastic Test Cost Reductions'
b'Fault Tolerant Arithmetic with Applications in Nanotechnology based Systems'
b'Test Application Time and Volume Compression through Seed Overlapping'
b'Virtual Compression through Test Vector Stitching for Scan Based Designs'
b'Book Chapters'
b''
b''
b''
b''
b''
b''
b' 1020 Sciences & Engineering Offices  851 South Morgan St.(M/C 154) Chicago, IL 60607'
b' 1020 Sciences & Engineering Offices  851 South Morgan St.(M/C 154) Chicago, IL 60607'
b'312.996.3423'
b'Future Students'
b'Future Students'
b'Undergraduate Studies'
b'Undergraduate Studies'
b'Graduate Studies'
b'Graduate Studies'
b'Courses'
b'Courses'
b'Student Organizations'
b'Student Organizations'
b'Events Calendar'
b'Events Calendar'
b'Contact Us'
b'Contact Us'
b'Administrative Forms'
b'Administrative Forms'
b'Laboratory Safety'
b'Laboratory Safety'
b'Make a Gift'
b'Make a Gift'
b'CookieSettings'
b' University of Illinois Chicago '
b'College of Engineering'
b''
