

================================================================
== Vitis HLS Report for 'LinearImageFilter_Pipeline_ker_cols'
================================================================
* Date:           Fri May 24 13:04:29 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        work
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ker_cols  |        ?|        ?|        25|          5|          1|     ?|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 5, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.95>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:36]   --->   Operation 28 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sum_1 = alloca i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21]   --->   Operation 29 'alloca' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mul35_i_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %mul35_i"   --->   Operation 30 'read' 'mul35_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mul_i_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %mul_i"   --->   Operation 31 'read' 'mul_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows"   --->   Operation 32 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%newRow_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %newRow"   --->   Operation 33 'read' 'newRow_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%newCol_2_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %newCol_2"   --->   Operation 34 'read' 'newCol_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%kernel_offset_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kernel_offset"   --->   Operation 35 'read' 'kernel_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %empty"   --->   Operation 36 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%image_in_offset_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %image_in_offset"   --->   Operation 37 'read' 'image_in_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_1 = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %empty_31"   --->   Operation 38 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_2 = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %empty_30"   --->   Operation 39 'read' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%newRow_1_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %newRow_1"   --->   Operation 40 'read' 'newRow_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%rev_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %rev"   --->   Operation 41 'read' 'rev_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_3 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty_29"   --->   Operation 42 'read' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols"   --->   Operation 43 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_4 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %empty_28"   --->   Operation 44 'read' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%col_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %col"   --->   Operation 45 'read' 'col_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%padding_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %padding"   --->   Operation 46 'read' 'padding_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%kernel_dim_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kernel_dim"   --->   Operation 47 'read' 'kernel_dim_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sum_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum"   --->   Operation 48 'read' 'sum_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_cast = zext i31 %tmp_4"   --->   Operation 49 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel, void @empty_10, i32 0, i32 0, void @empty, i32 0, i32 1000, void @empty_3, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_in, void @empty_10, i32 0, i32 0, void @empty, i32 0, i32 10000000, void @empty_2, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln21 = store i32 %sum_read, i32 %sum_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21]   --->   Operation 52 'store' 'store_ln21' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 0, i32 %j" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:36]   --->   Operation 53 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body12"   --->   Operation 54 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%j_1 = load i32 %j" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 55 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (2.55ns)   --->   "%icmp_ln36 = icmp_eq  i32 %j_1, i32 %kernel_dim_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:36]   --->   Operation 56 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.body12.split, void %for.inc23.exitStub" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:36]   --->   Operation 57 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln41 = sub i32 %col_read, i32 %p_cast" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:41]   --->   Operation 58 'sub' 'sub_ln41' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 59 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%newCol = add i32 %j_1, i32 %sub_ln41" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:41]   --->   Operation 59 'add' 'newCol' <Predicate = (!icmp_ln36)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i32 %newCol" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24]   --->   Operation 60 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = trunc i32 %newCol" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24]   --->   Operation 61 'trunc' 'trunc_ln24_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %newCol, i32 31" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:62->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 62 'bitselect' 'tmp_5' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.97>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kernel"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %image_in"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (2.55ns)   --->   "%add_ln36 = add i32 %j_1, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:36]   --->   Operation 65 'add' 'add_ln36' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21]   --->   Operation 66 'specpipeline' 'specpipeline_ln21' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:36]   --->   Operation 67 'specloopname' 'specloopname_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (2.55ns)   --->   "%icmp_ln62 = icmp_ult  i32 %newCol, i32 %cols_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:62->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 68 'icmp' 'icmp_ln62' <Predicate = (!icmp_ln36)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_1)   --->   "%xor_ln62 = xor i1 %icmp_ln62, i1 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:62->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 69 'xor' 'xor_ln62' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_1)   --->   "%or_ln62 = or i1 %tmp_3, i1 %rev_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:62->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 70 'or' 'or_ln62' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_1)   --->   "%or_ln62_2 = or i1 %or_ln62, i1 %tmp_5" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:62->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 71 'or' 'or_ln62_2' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln62_1 = or i1 %or_ln62_2, i1 %xor_ln62" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:62->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 72 'or' 'or_ln62_1' <Predicate = (!icmp_ln36)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (1.70ns)   --->   "%br_ln62 = br i1 %or_ln62_1, void %if.end, void %if.then.i" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:62->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 73 'br' 'br_ln62' <Predicate = (!icmp_ln36)> <Delay = 1.70>
ST_2 : Operation 74 [1/1] (1.93ns)   --->   "%switch_ln64 = switch i8 %padding_read, void %for.inc, i8 1, void %sw.bb.i, i8 2, void %sw.bb18.i_ifconv" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:64->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 74 'switch' 'switch_ln64' <Predicate = (!icmp_ln36 & or_ln62_1)> <Delay = 1.93>
ST_2 : Operation 75 [1/1] (2.55ns)   --->   "%neg = sub i32 0, i32 %newRow_read"   --->   Operation 75 'sub' 'neg' <Predicate = (!icmp_ln36 & or_ln62_1 & tmp_3 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (2.55ns)   --->   "%abscond = icmp_sgt  i32 %newRow_read, i32 0"   --->   Operation 76 'icmp' 'abscond' <Predicate = (!icmp_ln36 & or_ln62_1 & tmp_3 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node newRow_3)   --->   "%abs = select i1 %abscond, i32 %newRow_read, i32 %neg"   --->   Operation 77 'select' 'abs' <Predicate = (!icmp_ln36 & or_ln62_1 & tmp_3 & padding_read == 2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (2.55ns) (out node of the LUT)   --->   "%newRow_3 = add i32 %abs, i32 4294967295" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:87->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 78 'add' 'newRow_3' <Predicate = (!icmp_ln36 & or_ln62_1 & tmp_3 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.69ns)   --->   "%newRow_2 = select i1 %tmp_3, i32 %newRow_3, i32 %newRow_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:87->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 79 'select' 'newRow_2' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 2)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i32 %newRow_2" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:23]   --->   Operation 80 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 2)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (2.55ns)   --->   "%neg1 = sub i32 0, i32 %newCol" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:41]   --->   Operation 81 'sub' 'neg1' <Predicate = (!icmp_ln36 & or_ln62_1 & tmp_5 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (2.55ns)   --->   "%abscond2 = icmp_sgt  i32 %newCol, i32 0" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:41]   --->   Operation 82 'icmp' 'abscond2' <Predicate = (!icmp_ln36 & or_ln62_1 & tmp_5 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node newCol_4)   --->   "%abs3 = select i1 %abscond2, i32 %newCol, i32 %neg1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:41]   --->   Operation 83 'select' 'abs3' <Predicate = (!icmp_ln36 & or_ln62_1 & tmp_5 & padding_read == 2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (2.55ns) (out node of the LUT)   --->   "%newCol_4 = add i32 %abs3, i32 4294967295" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:95->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 84 'add' 'newCol_4' <Predicate = (!icmp_ln36 & or_ln62_1 & tmp_5 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.69ns)   --->   "%newCol_5 = select i1 %tmp_5, i32 %newCol_4, i32 %newCol" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:62->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 85 'select' 'newCol_5' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 2)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln24_3 = trunc i32 %newCol_5" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24]   --->   Operation 86 'trunc' 'trunc_ln24_3' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 2)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.73ns)   --->   "%newCol_1 = select i1 %tmp_5, i31 0, i31 %trunc_ln24_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:75->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 87 'select' 'newCol_1' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 1)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i31 %newCol_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24]   --->   Operation 88 'zext' 'zext_ln24' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 1)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node newCol_3)   --->   "%trunc_ln24_2 = trunc i31 %newCol_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24]   --->   Operation 89 'trunc' 'trunc_ln24_2' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 1)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (2.55ns)   --->   "%icmp_ln79 = icmp_ult  i32 %zext_ln24, i32 %cols_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:79->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 90 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 1)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node newCol_3)   --->   "%xor_ln79 = xor i1 %icmp_ln79, i1 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:79->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 91 'xor' 'xor_ln79' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.97ns) (out node of the LUT)   --->   "%newCol_3 = select i1 %xor_ln79, i30 %newCol_2_read, i30 %trunc_ln24_2" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:79->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 92 'select' 'newCol_3' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (1.70ns)   --->   "%br_ln83 = br void %if.end" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:83->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 93 'br' 'br_ln83' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 1)> <Delay = 1.70>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i32 %j_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 94 'trunc' 'trunc_ln48' <Predicate = (!icmp_ln36 & padding_read == 2) | (!icmp_ln36 & padding_read == 1) | (!icmp_ln36 & !or_ln62_1)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (2.49ns)   --->   "%add_ln48_2 = add i30 %trunc_ln48, i30 %tmp" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 95 'add' 'add_ln48_2' <Predicate = (!icmp_ln36 & padding_read == 2) | (!icmp_ln36 & padding_read == 1) | (!icmp_ln36 & !or_ln62_1)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln48_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %add_ln48_2, i2 0" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 96 'bitconcatenate' 'shl_ln48_1' <Predicate = (!icmp_ln36 & padding_read == 2) | (!icmp_ln36 & padding_read == 1) | (!icmp_ln36 & !or_ln62_1)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (2.55ns)   --->   "%add_ln48_3 = add i32 %shl_ln48_1, i32 %kernel_offset_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 97 'add' 'add_ln48_3' <Predicate = (!icmp_ln36 & padding_read == 2) | (!icmp_ln36 & padding_read == 1) | (!icmp_ln36 & !or_ln62_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln48_4 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln48_3, i32 2, i32 31" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 98 'partselect' 'trunc_ln48_4' <Predicate = (!icmp_ln36 & padding_read == 2) | (!icmp_ln36 & padding_read == 1) | (!icmp_ln36 & !or_ln62_1)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (1.58ns)   --->   "%store_ln36 = store i32 %add_ln36, i32 %j" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:36]   --->   Operation 99 'store' 'store_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.58>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.body12" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:36]   --->   Operation 100 'br' 'br_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 101 [1/1] (2.55ns)   --->   "%icmp_ln89 = icmp_ult  i32 %newRow_2, i32 %rows_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:89->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 101 'icmp' 'icmp_ln89' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node newRow_5)   --->   "%xor_ln89 = xor i1 %icmp_ln89, i1 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:89->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 102 'xor' 'xor_ln89' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln91 = add i30 %mul_i_read, i30 1073741823" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:91->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 103 'add' 'add_ln91' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 104 [1/1] (4.31ns) (root node of TernaryAdder)   --->   "%newRow_4 = sub i30 %add_ln91, i30 %trunc_ln23" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:91->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 104 'sub' 'newRow_4' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 2)> <Delay = 4.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 105 [1/1] (0.97ns) (out node of the LUT)   --->   "%newRow_5 = select i1 %xor_ln89, i30 %newRow_4, i30 %trunc_ln23" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:89->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 105 'select' 'newRow_5' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 2)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (2.55ns)   --->   "%icmp_ln97 = icmp_ult  i32 %newCol_5, i32 %cols_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:97->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 106 'icmp' 'icmp_ln97' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 2)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node newCol_7)   --->   "%xor_ln97 = xor i1 %icmp_ln97, i1 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:97->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 107 'xor' 'xor_ln97' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln99 = add i30 %mul35_i_read, i30 1073741823" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:99->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 108 'add' 'add_ln99' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 109 [1/1] (4.31ns) (root node of TernaryAdder)   --->   "%newCol_6 = sub i30 %add_ln99, i30 %trunc_ln24_3" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:99->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 109 'sub' 'newCol_6' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 2)> <Delay = 4.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 110 [1/1] (0.97ns) (out node of the LUT)   --->   "%newCol_7 = select i1 %xor_ln97, i30 %newCol_6, i30 %trunc_ln24_3" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:97->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 110 'select' 'newCol_7' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 2)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (1.70ns)   --->   "%br_ln101 = br void %if.end" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:101->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43]   --->   Operation 111 'br' 'br_ln101' <Predicate = (!icmp_ln36 & or_ln62_1 & padding_read == 2)> <Delay = 1.70>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln48_1 = sext i30 %trunc_ln48_4" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 112 'sext' 'sext_ln48_1' <Predicate = (!icmp_ln36 & padding_read == 2) | (!icmp_ln36 & padding_read == 1) | (!icmp_ln36 & !or_ln62_1)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr i32 %kernel, i32 %sext_ln48_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 113 'getelementptr' 'kernel_addr' <Predicate = (!icmp_ln36 & padding_read == 2) | (!icmp_ln36 & padding_read == 1) | (!icmp_ln36 & !or_ln62_1)> <Delay = 0.00>
ST_3 : Operation 114 [8/8] (7.30ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 114 'readreq' 'kernel_load_req' <Predicate = (!icmp_ln36 & padding_read == 2) | (!icmp_ln36 & padding_read == 1) | (!icmp_ln36 & !or_ln62_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%newCol_6_ph = phi i30 %newCol_3, void %sw.bb.i, i30 %newCol_7, void %sw.bb18.i_ifconv, i30 %trunc_ln24, void %for.body12.split"   --->   Operation 115 'phi' 'newCol_6_ph' <Predicate = (!icmp_ln36 & padding_read == 2) | (!icmp_ln36 & padding_read == 1) | (!icmp_ln36 & !or_ln62_1)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%newRow_6_ph = phi i30 %newRow_1_read, void %sw.bb.i, i30 %newRow_5, void %sw.bb18.i_ifconv, i30 %tmp_2, void %for.body12.split"   --->   Operation 116 'phi' 'newRow_6_ph' <Predicate = (!icmp_ln36 & padding_read == 2) | (!icmp_ln36 & padding_read == 1) | (!icmp_ln36 & !or_ln62_1)> <Delay = 0.00>
ST_4 : Operation 117 [2/2] (6.91ns)   --->   "%mul_ln48 = mul i30 %newRow_6_ph, i30 %tmp_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 117 'mul' 'mul_ln48' <Predicate = (!icmp_ln36 & padding_read == 2) | (!icmp_ln36 & padding_read == 1) | (!icmp_ln36 & !or_ln62_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [7/8] (7.30ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 118 'readreq' 'kernel_load_req' <Predicate = (!icmp_ln36 & padding_read == 2) | (!icmp_ln36 & padding_read == 1) | (!icmp_ln36 & !or_ln62_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 119 [1/2] (6.91ns)   --->   "%mul_ln48 = mul i30 %newRow_6_ph, i30 %tmp_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 119 'mul' 'mul_ln48' <Predicate = (!icmp_ln36 & padding_read == 2) | (!icmp_ln36 & padding_read == 1) | (!icmp_ln36 & !or_ln62_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [6/8] (7.30ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 120 'readreq' 'kernel_load_req' <Predicate = (!icmp_ln36 & padding_read == 2) | (!icmp_ln36 & padding_read == 1) | (!icmp_ln36 & !or_ln62_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 121 [1/1] (2.49ns)   --->   "%add_ln48 = add i30 %mul_ln48, i30 %newCol_6_ph" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 121 'add' 'add_ln48' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %add_ln48, i2 0" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 122 'bitconcatenate' 'shl_ln1' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (2.55ns)   --->   "%add_ln48_1 = add i32 %shl_ln1, i32 %image_in_offset_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 123 'add' 'add_ln48_1' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln48_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln48_1, i32 2, i32 31" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 124 'partselect' 'trunc_ln48_1' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 0.00>
ST_6 : Operation 125 [5/8] (7.30ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 125 'readreq' 'kernel_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i30 %trunc_ln48_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 126 'sext' 'sext_ln48' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%image_in_addr = getelementptr i32 %image_in, i32 %sext_ln48" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 127 'getelementptr' 'image_in_addr' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 0.00>
ST_7 : Operation 128 [8/8] (7.30ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 128 'readreq' 'image_in_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 129 [4/8] (7.30ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 129 'readreq' 'kernel_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 130 [7/8] (7.30ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 130 'readreq' 'image_in_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 131 [3/8] (7.30ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 131 'readreq' 'kernel_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 132 [6/8] (7.30ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 132 'readreq' 'image_in_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 133 [2/8] (7.30ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 133 'readreq' 'kernel_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 134 [5/8] (7.30ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 134 'readreq' 'image_in_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 135 [1/8] (7.30ns)   --->   "%kernel_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %kernel_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 135 'readreq' 'kernel_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 136 [4/8] (7.30ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 136 'readreq' 'image_in_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 137 [1/1] (7.30ns)   --->   "%kernel_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %kernel_addr" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 137 'read' 'kernel_addr_read' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 138 [3/8] (7.30ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 138 'readreq' 'image_in_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 139 [2/8] (7.30ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 139 'readreq' 'image_in_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 140 [1/8] (7.30ns)   --->   "%image_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %image_in_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 140 'readreq' 'image_in_load_req' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 141 [1/1] (7.30ns)   --->   "%image_in_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %image_in_addr" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 141 'read' 'image_in_addr_read' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 5.70>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%bitcast_ln48 = bitcast i32 %image_in_addr_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 142 'bitcast' 'bitcast_ln48' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "%bitcast_ln48_1 = bitcast i32 %kernel_addr_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 143 'bitcast' 'bitcast_ln48_1' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 0.00>
ST_16 : Operation 144 [4/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln48, i32 %bitcast_ln48_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 144 'fmul' 'mul' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.70>
ST_17 : Operation 145 [3/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln48, i32 %bitcast_ln48_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 145 'fmul' 'mul' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.70>
ST_18 : Operation 146 [2/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln48, i32 %bitcast_ln48_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 146 'fmul' 'mul' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.70>
ST_19 : Operation 147 [1/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln48, i32 %bitcast_ln48_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 147 'fmul' 'mul' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 148 [1/1] (0.00ns)   --->   "%sum_1_load_1 = load i32 %sum_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 148 'load' 'sum_1_load_1' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 0.00>
ST_20 : Operation 149 [5/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1_load_1, i32 %mul" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 149 'fadd' 'sum_2' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 156 [1/1] (0.00ns)   --->   "%sum_1_load = load i32 %sum_1"   --->   Operation 156 'load' 'sum_1_load' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 157 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_2_out, i32 %sum_1_load"   --->   Operation 157 'write' 'write_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 158 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 158 'ret' 'ret_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 150 [4/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1_load_1, i32 %mul" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 150 'fadd' 'sum_2' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 151 [3/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1_load_1, i32 %mul" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 151 'fadd' 'sum_2' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 152 [2/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1_load_1, i32 %mul" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 152 'fadd' 'sum_2' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 153 [1/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1_load_1, i32 %mul" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48]   --->   Operation 153 'fadd' 'sum_2' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.58>
ST_25 : Operation 154 [1/1] (1.58ns)   --->   "%store_ln21 = store i32 %sum_2, i32 %sum_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21]   --->   Operation 154 'store' 'store_ln21' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 1.58>
ST_25 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln49 = br void %for.inc" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:49]   --->   Operation 155 'br' 'br_ln49' <Predicate = (padding_read == 2) | (padding_read == 1) | (!or_ln62_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.959ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln36', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:36) of constant 0 on local variable 'j', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:36 [48]  (1.588 ns)
	'load' operation 32 bit ('j', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48) on local variable 'j', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:36 [51]  (0.000 ns)
	'add' operation 32 bit ('newCol', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:41) [61]  (4.371 ns)

 <State 2>: 5.971ns
The critical path consists of the following:
	'sub' operation 32 bit ('neg') [74]  (2.552 ns)
	'select' operation 32 bit ('abs') [76]  (0.000 ns)
	'add' operation 32 bit ('newRow', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:87->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43) [77]  (2.552 ns)
	'select' operation 32 bit ('newRow', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:87->/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43) [78]  (0.698 ns)
	blocking operation 0.16855 ns on control path)

 <State 3>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('kernel_addr', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48) [125]  (0.000 ns)
	bus request operation ('kernel_load_req', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48) on port 'kernel' (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48) [126]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('kernel_load_req', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48) on port 'kernel' (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48) [126]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('kernel_load_req', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48) on port 'kernel' (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48) [126]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('kernel_load_req', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48) on port 'kernel' (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48) [126]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('image_in_addr', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48) [115]  (0.000 ns)
	bus request operation ('image_in_load_req', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48) on port 'image_in' (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48) [116]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('image_in_load_req', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48) on port 'image_in' (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48) [116]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('image_in_load_req', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48) on port 'image_in' (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48) [116]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('image_in_load_req', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48) on port 'image_in' (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48) [116]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('image_in_load_req', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48) on port 'image_in' (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48) [116]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('image_in_load_req', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48) on port 'image_in' (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48) [116]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('image_in_load_req', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48) on port 'image_in' (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48) [116]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('image_in_load_req', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48) on port 'image_in' (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48) [116]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus read operation ('image_in_addr_read', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48) on port 'image_in' (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48) [117]  (7.300 ns)

 <State 16>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48) [129]  (5.702 ns)

 <State 17>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48) [129]  (5.702 ns)

 <State 18>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48) [129]  (5.702 ns)

 <State 19>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48) [129]  (5.702 ns)

 <State 20>: 7.256ns
The critical path consists of the following:
	'load' operation 32 bit ('sum_1_load_1', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21 [108]  (0.000 ns)
	'fadd' operation 32 bit ('sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48) [130]  (7.256 ns)

 <State 21>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48) [130]  (7.256 ns)

 <State 22>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48) [130]  (7.256 ns)

 <State 23>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48) [130]  (7.256 ns)

 <State 24>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48) [130]  (7.256 ns)

 <State 25>: 1.588ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln21', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:21 [131]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
