set a(0-788) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(14,32) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-781 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-20 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-1076 {}}} SUCCS {{66 0 0 0-791 {}} {258 0 0 0-782 {}} {256 0 0 0-1076 {}}} CYCLES {}}
set a(0-789) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(15,32) QUANTITY 1 NAME r:io_read(r:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-781 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-21 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-1073 {}}} SUCCS {{66 0 0 0-791 {}} {130 0 0 0-782 {}} {256 0 0 0-1073 {}}} CYCLES {}}
set a(0-790) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-781 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-22 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{130 0 0 0-782 {}}} CYCLES {}}
set a(0-791) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_in_wait(12) QUANTITY 1 NAME io_read(run) TYPE {SYNC IN} DELAY {0.00 ns} PAR 0-781 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-23 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{66 0 0 0-789 {}} {66 0 0 0-788 {}}} SUCCS {{66 0 0 0-1067 {}} {66 0 0 0-1070 {}} {66 0 0 0-1073 {}} {66 0 0 0-1076 {}} {66 0 0 0-1079 {}}} CYCLES {}}
set a(0-792) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-781 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-24 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-793 {}} {130 0 0 0-782 {}}} CYCLES {}}
set a(0-793) {AREA_SCORE {} NAME sel TYPE SELECT PAR 0-781 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-25 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-792 {}}} SUCCS {{131 0 0 0-794 {}} {130 0 0 0-782 {}} {130 0 0 0-1063 {}} {130 0 0 0-1064 {}} {146 0 0 0-1065 {}}} CYCLES {}}
set a(0-794) {AREA_SCORE {} NAME STAGE_LOOP:i:asn(STAGE_LOOP:i(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-781 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-26 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-793 {}} {772 0 0 0-782 {}}} SUCCS {{259 0 0 0-782 {}}} CYCLES {}}
set a(0-795) {AREA_SCORE {} NAME STAGE_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-782 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-27 LOC {0 1.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999} PREDS {{774 0 0 0-1062 {}}} SUCCS {{259 0 0 0-796 {}} {130 0 0 0-783 {}} {256 0 0 0-1062 {}}} CYCLES {}}
set a(0-796) {AREA_SCORE 12.93 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,15) QUANTITY 1 NAME STAGE_LOOP:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-782 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-28 LOC {1 0.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9999998749999999 1 0.9999998749999999} PREDS {{259 0 0 0-795 {}}} SUCCS {{258 0 0 0-783 {}}} CYCLES {}}
set a(0-797) {AREA_SCORE {} NAME COMP_LOOP:k:asn(COMP_LOOP:k(14:2)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-782 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-29 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-783 {}}} SUCCS {{258 0 0 0-783 {}}} CYCLES {}}
set a(0-798) {AREA_SCORE {} NAME COMP_LOOP:asn(exit:COMP_LOOP.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-782 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-30 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-783 {}}} SUCCS {{259 0 0 0-783 {}}} CYCLES {}}
set a(0-799) {AREA_SCORE {} NAME COMP_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-31 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-1053 {}}} SUCCS {{259 0 0 0-800 {}} {256 0 0 0-1053 {}}} CYCLES {}}
set a(0-800) {AREA_SCORE {} NAME COMP_LOOP-1:break(COMP_LOOP) TYPE TERMINATE PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-32 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-799 {}}} SUCCS {{128 0 0 0-812 {}} {64 0 0 0-784 {}}} CYCLES {}}
set a(0-801) {AREA_SCORE {} NAME STAGE_LOOP:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-33 LOC {0 1.0 1 0.177977 1 0.177977 1 0.177977 1 0.177977} PREDS {} SUCCS {{259 0 0 0-802 {}} {130 0 0 0-784 {}}} CYCLES {}}
set a(0-802) {AREA_SCORE {} NAME COMP_LOOP-1:STAGE_LOOP:i:not#1 TYPE NOT PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-34 LOC {0 1.0 1 0.177977 1 0.177977 1 0.177977} PREDS {{259 0 0 0-801 {}}} SUCCS {{259 0 0 0-803 {}} {130 0 0 0-784 {}}} CYCLES {}}
set a(0-803) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,1,1,4) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:acc TYPE ACCU DELAY {0.95 ns} PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-35 LOC {1 0.0 1 0.177977 1 0.177977 1 0.296101875 1 0.296101875} PREDS {{259 0 0 0-802 {}}} SUCCS {{259 0 0 0-804 {}} {130 0 0 0-784 {}} {258 0 0 0-869 {}} {258 0 0 0-928 {}}} CYCLES {}}
set a(0-804) {AREA_SCORE 12.11 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,14) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-36 LOC {1 0.118125 1 0.296102 1 0.296102 1 0.364851875 1 0.364851875} PREDS {{259 0 0 0-803 {}}} SUCCS {{258 0 0 0-807 {}} {130 0 0 0-784 {}}} CYCLES {}}
set a(0-805) {AREA_SCORE {} NAME COMP_LOOP:k:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-37 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.364852} PREDS {{774 0 0 0-1045 {}}} SUCCS {{259 0 0 0-806 {}} {130 0 0 0-784 {}} {256 0 0 0-1045 {}}} CYCLES {}}
set a(0-806) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:2))(11-0) TYPE READSLICE PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-38 LOC {0 1.0 1 0.0 1 0.0 1 0.364852} PREDS {{259 0 0 0-805 {}}} SUCCS {{259 0 0 0-807 {}} {130 0 0 0-784 {}}} CYCLES {}}
set a(0-807) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(13,0,13,0,13) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:mul TYPE MUL DELAY {3.83 ns} PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-39 LOC {1 0.18687499999999999 1 0.364852 1 0.364852 1 0.843749902 1 0.843749902} PREDS {{259 0 0 0-806 {}} {258 0 0 0-804 {}}} SUCCS {{259 0 0 0-808 {}} {258 0 0 0-810 {}} {130 0 0 0-784 {}}} CYCLES {}}
set a(0-808) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc TYPE CONCATENATE PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-40 LOC {1 0.665773 1 0.84375 1 0.84375 1 0.84375} PREDS {{259 0 0 0-807 {}}} SUCCS {{259 0 0.750 0-809 {}} {130 0 0 0-784 {}}} CYCLES {}}
set a(0-809) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-41 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 0.750 0-808 {}}} SUCCS {{258 0 0 0-784 {}}} CYCLES {}}
set a(0-810) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc TYPE CONCATENATE PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-42 LOC {1 0.665773 1 0.84375 1 0.84375 1 0.84375} PREDS {{258 0 0 0-807 {}}} SUCCS {{259 0 0.750 0-811 {}} {130 0 0 0-784 {}}} CYCLES {}}
set a(0-811) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-43 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 0.750 0-810 {}}} SUCCS {{258 0 0 0-784 {}}} CYCLES {}}
set a(0-812) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-44 LOC {0 1.0 2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{128 0 0 0-800 {}} {772 0 0 0-784 {}}} SUCCS {{259 0 0 0-784 {}}} CYCLES {}}
set a(0-813) {AREA_SCORE {} NAME VEC_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-45 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.616875} PREDS {{774 0 0 0-858 {}}} SUCCS {{259 0 0 0-814 {}} {130 0 0 0-857 {}} {256 0 0 0-858 {}}} CYCLES {}}
set a(0-814) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#1)(13-2) TYPE READSLICE PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-46 LOC {0 1.0 1 0.0 1 0.0 1 0.616875} PREDS {{259 0 0 0-813 {}}} SUCCS {{258 0 0 0-817 {}} {130 0 0 0-857 {}}} CYCLES {}}
set a(0-815) {AREA_SCORE {} NAME COMP_LOOP:k:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-47 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.616875} PREDS {} SUCCS {{259 0 0 0-816 {}} {130 0 0 0-857 {}}} CYCLES {}}
set a(0-816) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:2))(11-0)#1 TYPE READSLICE PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-48 LOC {0 1.0 1 0.0 1 0.0 1 0.616875} PREDS {{259 0 0 0-815 {}}} SUCCS {{259 0 0 0-817 {}} {130 0 0 0-857 {}}} CYCLES {}}
set a(0-817) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 1 NAME VEC_LOOP:acc TYPE ACCU DELAY {1.07 ns} PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-49 LOC {1 0.0 1 0.616875 1 0.616875 1 0.749999875 1 0.749999875} PREDS {{259 0 0 0-816 {}} {258 0 0 0-814 {}}} SUCCS {{258 0 0 0-820 {}} {258 0 0 0-838 {}} {130 0 0 0-857 {}}} CYCLES {}}
set a(0-818) {AREA_SCORE {} NAME VEC_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-50 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.75} PREDS {{774 0 0 0-858 {}}} SUCCS {{259 0 0 0-819 {}} {130 0 0 0-857 {}} {256 0 0 0-858 {}}} CYCLES {}}
set a(0-819) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#1)(1-0)#1 TYPE READSLICE PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-51 LOC {0 1.0 1 0.0 1 0.0 1 0.75} PREDS {{259 0 0 0-818 {}}} SUCCS {{259 0 0 0-820 {}} {130 0 0 0-857 {}}} CYCLES {}}
set a(0-820) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-52 LOC {1 0.133125 1 0.75 1 0.75 1 0.75} PREDS {{259 0 0 0-819 {}} {258 0 0 0-817 {}}} SUCCS {{259 0 1.500 0-821 {}} {130 0 0 0-857 {}}} CYCLES {}}
set a(0-821) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-53 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-820 {}} {774 0 1.500 0-852 {}} {774 0 1.500 0-839 {}}} SUCCS {{258 0 0 0-831 {}} {256 0 0 0-839 {}} {258 0 0 0-841 {}} {256 0 0 0-852 {}} {130 0 0 0-857 {}}} CYCLES {}}
set a(0-822) {AREA_SCORE {} NAME COMP_LOOP:k:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-54 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.47624999999999995} PREDS {} SUCCS {{259 0 0 0-823 {}} {130 0 0 0-857 {}}} CYCLES {}}
set a(0-823) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:2))(11-0)#2 TYPE READSLICE PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-55 LOC {0 1.0 1 0.0 1 0.0 1 0.47624999999999995} PREDS {{259 0 0 0-822 {}}} SUCCS {{259 0 0 0-824 {}} {130 0 0 0-857 {}}} CYCLES {}}
set a(0-824) {AREA_SCORE {} NAME VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-56 LOC {0 1.0 1 0.47624999999999995 1 0.47624999999999995 1 0.47624999999999995} PREDS {{259 0 0 0-823 {}}} SUCCS {{258 0 0 0-826 {}} {130 0 0 0-857 {}}} CYCLES {}}
set a(0-825) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-57 LOC {0 1.0 1 0.47624999999999995 1 0.47624999999999995 1 0.47624999999999995} PREDS {} SUCCS {{259 0 0 0-826 {}} {130 0 0 0-857 {}}} CYCLES {}}
set a(0-826) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#12 TYPE ACCU DELAY {1.09 ns} PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-58 LOC {1 0.0 1 0.47624999999999995 1 0.47624999999999995 1 0.613124875 1 0.613124875} PREDS {{259 0 0 0-825 {}} {258 0 0 0-824 {}}} SUCCS {{258 0 0 0-829 {}} {130 0 0 0-857 {}}} CYCLES {}}
set a(0-827) {AREA_SCORE {} NAME VEC_LOOP:j:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-59 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.6131249999999999} PREDS {{774 0 0 0-858 {}}} SUCCS {{259 0 0 0-828 {}} {130 0 0 0-857 {}} {256 0 0 0-858 {}}} CYCLES {}}
set a(0-828) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-60 LOC {0 1.0 1 0.0 1 0.0 1 0.6131249999999999} PREDS {{259 0 0 0-827 {}}} SUCCS {{259 0 0 0-829 {}} {130 0 0 0-857 {}}} CYCLES {}}
set a(0-829) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-1:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-61 LOC {1 0.136875 1 0.6131249999999999 1 0.6131249999999999 1 0.7499998749999999 1 0.7499998749999999} PREDS {{259 0 0 0-828 {}} {258 0 0 0-826 {}}} SUCCS {{259 0 1.500 0-830 {}} {258 0 1.500 0-852 {}} {130 0 0 0-857 {}}} CYCLES {}}
set a(0-830) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-62 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-829 {}} {774 0 1.500 0-852 {}} {774 0 1.500 0-839 {}}} SUCCS {{259 0 0 0-831 {}} {256 0 0 0-839 {}} {258 0 0 0-840 {}} {256 0 0 0-852 {}} {130 0 0 0-857 {}}} CYCLES {}}
set a(0-831) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-1:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-63 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-830 {}} {258 0 0 0-821 {}}} SUCCS {{259 0 0 0-832 {}} {130 0 0 0-857 {}}} CYCLES {}}
set a(0-832) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.base TYPE {C-CORE PORT} PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-64 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-831 {}} {128 0 0 0-834 {}}} SUCCS {{258 0 0 0-834 {}} {130 0 0 0-857 {}}} CYCLES {}}
set a(0-833) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.m TYPE {C-CORE PORT} PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-65 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-834 {}}} SUCCS {{259 0 0 0-834 {}} {130 0 0 0-857 {}}} CYCLES {}}
set a(0-834) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-1:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-66 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-833 {}} {258 0 0 0-832 {}}} SUCCS {{128 0 0 0-832 {}} {128 0 0 0-833 {}} {259 0 0 0-835 {}}} CYCLES {}}
set a(0-835) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.return TYPE {C-CORE PORT} PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-67 LOC {3 0.04 3 0.75 3 0.75 5 0.75} PREDS {{259 0 0 0-834 {}}} SUCCS {{258 0 1.500 0-839 {}} {130 0 0 0-857 {}}} CYCLES {}}
set a(0-836) {AREA_SCORE {} NAME VEC_LOOP:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-68 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.75} PREDS {{774 0 0 0-858 {}}} SUCCS {{259 0 0 0-837 {}} {130 0 0 0-857 {}} {256 0 0 0-858 {}}} CYCLES {}}
set a(0-837) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#1)(1-0) TYPE READSLICE PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-69 LOC {0 1.0 1 0.0 1 0.0 5 0.75} PREDS {{259 0 0 0-836 {}}} SUCCS {{259 0 0 0-838 {}} {130 0 0 0-857 {}}} CYCLES {}}
set a(0-838) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-70 LOC {1 0.133125 3 0.75 3 0.75 5 0.75} PREDS {{259 0 0 0-837 {}} {258 0 0 0-817 {}}} SUCCS {{259 0 1.500 0-839 {}} {130 0 0 0-857 {}}} CYCLES {}}
set a(0-839) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-71 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-839 {}} {259 0 1.500 0-838 {}} {258 0 1.500 0-835 {}} {256 0 0 0-830 {}} {256 0 0 0-821 {}} {774 0 0 0-852 {}}} SUCCS {{774 0 1.500 0-821 {}} {774 0 1.500 0-830 {}} {774 0 0 0-839 {}} {258 0 0 0-852 {}} {130 0 0 0-857 {}}} CYCLES {}}
set a(0-840) {AREA_SCORE {} NAME COMP_LOOP-1:factor2:not TYPE NOT PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-72 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-830 {}}} SUCCS {{259 0 0 0-841 {}} {130 0 0 0-857 {}}} CYCLES {}}
set a(0-841) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-1:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-73 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-840 {}} {258 0 0 0-821 {}}} SUCCS {{259 0 0 0-842 {}} {130 0 0 0-857 {}}} CYCLES {}}
set a(0-842) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.base TYPE {C-CORE PORT} PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-74 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-841 {}} {128 0 0 0-844 {}}} SUCCS {{258 0 0 0-844 {}} {130 0 0 0-857 {}}} CYCLES {}}
set a(0-843) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.m TYPE {C-CORE PORT} PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-75 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-844 {}}} SUCCS {{259 0 0 0-844 {}} {130 0 0 0-857 {}}} CYCLES {}}
set a(0-844) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-1:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-76 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-843 {}} {258 0 0 0-842 {}}} SUCCS {{128 0 0 0-842 {}} {128 0 0 0-843 {}} {259 0 0 0-845 {}}} CYCLES {}}
set a(0-845) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.return TYPE {C-CORE PORT} PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-77 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-844 {}}} SUCCS {{259 0 0 0-846 {}} {130 0 0 0-857 {}}} CYCLES {}}
set a(0-846) {AREA_SCORE {} NAME COMP_LOOP-1:mult.x TYPE {C-CORE PORT} PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-78 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-845 {}} {128 0 0 0-850 {}}} SUCCS {{258 0 0 0-850 {}} {130 0 0 0-857 {}}} CYCLES {}}
set a(0-847) {AREA_SCORE {} NAME COMP_LOOP-1:mult.y TYPE {C-CORE PORT} PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-79 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-850 {}}} SUCCS {{258 0 0 0-850 {}} {130 0 0 0-857 {}}} CYCLES {}}
set a(0-848) {AREA_SCORE {} NAME COMP_LOOP-1:mult.y_ TYPE {C-CORE PORT} PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-80 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-850 {}}} SUCCS {{258 0 0 0-850 {}} {130 0 0 0-857 {}}} CYCLES {}}
set a(0-849) {AREA_SCORE {} NAME COMP_LOOP-1:mult.p TYPE {C-CORE PORT} PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-81 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-850 {}}} SUCCS {{259 0 0 0-850 {}} {130 0 0 0-857 {}}} CYCLES {}}
set a(0-850) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-1:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-82 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-849 {}} {258 0 0 0-848 {}} {258 0 0 0-847 {}} {258 0 0 0-846 {}}} SUCCS {{128 0 0 0-846 {}} {128 0 0 0-847 {}} {128 0 0 0-848 {}} {128 0 0 0-849 {}} {259 0 0 0-851 {}}} CYCLES {}}
set a(0-851) {AREA_SCORE {} NAME COMP_LOOP-1:mult.return TYPE {C-CORE PORT} PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-83 LOC {6 0.04 6 0.75 6 0.75 6 0.75} PREDS {{259 0 0 0-850 {}}} SUCCS {{259 0 1.500 0-852 {}} {130 0 0 0-857 {}}} CYCLES {}}
set a(0-852) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-84 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-852 {}} {259 0 1.500 0-851 {}} {258 0 0 0-839 {}} {256 0 0 0-830 {}} {258 0 1.500 0-829 {}} {256 0 0 0-821 {}}} SUCCS {{774 0 1.500 0-821 {}} {774 0 1.500 0-830 {}} {774 0 0 0-839 {}} {774 0 0 0-852 {}} {130 0 0 0-857 {}}} CYCLES {}}
set a(0-853) {AREA_SCORE {} NAME VEC_LOOP:j:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-85 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.86125} PREDS {{774 0 0 0-858 {}}} SUCCS {{259 0 0 0-854 {}} {130 0 0 0-857 {}} {256 0 0 0-858 {}}} CYCLES {}}
set a(0-854) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-86 LOC {0 1.0 1 0.0 1 0.0 7 0.86125} PREDS {{259 0 0 0-853 {}}} SUCCS {{259 0 0 0-855 {}} {130 0 0 0-857 {}}} CYCLES {}}
set a(0-855) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 2 NAME COMP_LOOP-1:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-87 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 7 0.999999875} PREDS {{259 0 0 0-854 {}}} SUCCS {{259 0 0 0-856 {}} {130 0 0 0-857 {}} {258 0 0 0-858 {}}} CYCLES {}}
set a(0-856) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-88 LOC {1 0.13874999999999998 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-855 {}}} SUCCS {{259 0 0 0-857 {}}} CYCLES {}}
set a(0-857) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-784 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-89 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-856 {}} {130 0 0 0-855 {}} {130 0 0 0-854 {}} {130 0 0 0-853 {}} {130 0 0 0-852 {}} {130 0 0 0-851 {}} {130 0 0 0-849 {}} {130 0 0 0-848 {}} {130 0 0 0-847 {}} {130 0 0 0-846 {}} {130 0 0 0-845 {}} {130 0 0 0-843 {}} {130 0 0 0-842 {}} {130 0 0 0-841 {}} {130 0 0 0-840 {}} {130 0 0 0-839 {}} {130 0 0 0-838 {}} {130 0 0 0-837 {}} {130 0 0 0-836 {}} {130 0 0 0-835 {}} {130 0 0 0-833 {}} {130 0 0 0-832 {}} {130 0 0 0-831 {}} {130 0 0 0-830 {}} {130 0 0 0-829 {}} {130 0 0 0-828 {}} {130 0 0 0-827 {}} {130 0 0 0-826 {}} {130 0 0 0-825 {}} {130 0 0 0-824 {}} {130 0 0 0-823 {}} {130 0 0 0-822 {}} {130 0 0 0-821 {}} {130 0 0 0-820 {}} {130 0 0 0-819 {}} {130 0 0 0-818 {}} {130 0 0 0-817 {}} {130 0 0 0-816 {}} {130 0 0 0-815 {}} {130 0 0 0-814 {}} {130 0 0 0-813 {}}} SUCCS {{129 0 0 0-858 {}}} CYCLES {}}
set a(0-858) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-784 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-858 {}} {129 0 0 0-857 {}} {258 0 0 0-855 {}} {256 0 0 0-853 {}} {256 0 0 0-836 {}} {256 0 0 0-827 {}} {256 0 0 0-818 {}} {256 0 0 0-813 {}}} SUCCS {{774 0 0 0-813 {}} {774 0 0 0-818 {}} {774 0 0 0-827 {}} {774 0 0 0-836 {}} {774 0 0 0-853 {}} {772 0 0 0-858 {}}} CYCLES {}}
set a(0-784) {CHI {0-813 0-814 0-815 0-816 0-817 0-818 0-819 0-820 0-821 0-822 0-823 0-824 0-825 0-826 0-827 0-828 0-829 0-830 0-831 0-832 0-833 0-834 0-835 0-836 0-837 0-838 0-839 0-840 0-841 0-842 0-843 0-844 0-845 0-846 0-847 0-848 0-849 0-850 0-851 0-852 0-853 0-854 0-855 0-856 0-857 0-858} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {401506 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 401506 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 401506 NAME COMP_LOOP-1:VEC_LOOP TYPE LOOP DELAY {4015070.00 ns} PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-90 LOC {2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-812 {}} {258 0 0 0-811 {}} {130 0 0 0-810 {}} {258 0 0 0-809 {}} {130 0 0 0-808 {}} {130 0 0 0-807 {}} {130 0 0 0-806 {}} {130 0 0 0-805 {}} {130 0 0 0-804 {}} {130 0 0 0-803 {}} {130 0 0 0-802 {}} {130 0 0 0-801 {}} {64 0 0 0-800 {}} {774 0 0 0-1045 {}}} SUCCS {{772 0 0 0-812 {}} {131 0 0 0-859 {}} {130 0 0 0-860 {}} {130 0 0 0-861 {}} {130 0 0 0-862 {}} {130 0 0 0-863 {}} {130 0 0 0-864 {}} {130 0 0 0-865 {}} {130 0 0 0-866 {}} {130 0 0 0-867 {}} {130 0 0 0-868 {}} {64 0 0 0-785 {}} {256 0 0 0-1045 {}}} CYCLES {}}
set a(0-859) {AREA_SCORE {} NAME COMP_LOOP-2:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-91 LOC {2 1.0 3 0.86125 3 0.86125 3 0.86125} PREDS {{131 0 0 0-784 {}}} SUCCS {{259 0 0 0-860 {}} {130 0 0 0-868 {}}} CYCLES {}}
set a(0-860) {AREA_SCORE {} NAME COMP_LOOP-2:not#3 TYPE NOT PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-92 LOC {2 1.0 3 0.86125 3 0.86125 3 0.86125} PREDS {{259 0 0 0-859 {}} {130 0 0 0-784 {}}} SUCCS {{259 0 0 0-861 {}} {130 0 0 0-868 {}}} CYCLES {}}
set a(0-861) {AREA_SCORE {} NAME COMP_LOOP-2:COMP_LOOP:conc TYPE CONCATENATE PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-93 LOC {2 1.0 3 0.86125 3 0.86125 3 0.86125} PREDS {{259 0 0 0-860 {}} {130 0 0 0-784 {}}} SUCCS {{258 0 0 0-865 {}} {130 0 0 0-868 {}}} CYCLES {}}
set a(0-862) {AREA_SCORE {} NAME COMP_LOOP:k:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-94 LOC {2 1.0 3 0.0 3 0.0 3 0.0 3 0.86125} PREDS {{130 0 0 0-784 {}} {774 0 0 0-1045 {}}} SUCCS {{259 0 0 0-863 {}} {130 0 0 0-868 {}} {256 0 0 0-1045 {}}} CYCLES {}}
set a(0-863) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:2))(11-0)#4 TYPE READSLICE PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-95 LOC {2 1.0 3 0.0 3 0.0 3 0.86125} PREDS {{259 0 0 0-862 {}} {130 0 0 0-784 {}}} SUCCS {{259 0 0 0-864 {}} {130 0 0 0-868 {}}} CYCLES {}}
set a(0-864) {AREA_SCORE {} NAME COMP_LOOP:conc#3 TYPE CONCATENATE PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-96 LOC {2 1.0 3 0.86125 3 0.86125 3 0.86125} PREDS {{259 0 0 0-863 {}} {130 0 0 0-784 {}}} SUCCS {{259 0 0 0-865 {}} {130 0 0 0-868 {}}} CYCLES {}}
set a(0-865) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 2 NAME COMP_LOOP-2:acc TYPE ACCU DELAY {1.11 ns} PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-97 LOC {3 0.0 3 0.86125 3 0.86125 3 0.999999875 3 0.999999875} PREDS {{259 0 0 0-864 {}} {258 0 0 0-861 {}} {130 0 0 0-784 {}}} SUCCS {{259 0 0 0-866 {}} {130 0 0 0-868 {}}} CYCLES {}}
set a(0-866) {AREA_SCORE {} NAME COMP_LOOP-2:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-98 LOC {3 0.13874999999999998 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-865 {}} {130 0 0 0-784 {}}} SUCCS {{259 0 0 0-867 {}} {130 0 0 0-868 {}}} CYCLES {}}
set a(0-867) {AREA_SCORE {} NAME COMP_LOOP-2:not TYPE NOT PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-99 LOC {3 0.13874999999999998 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-866 {}} {130 0 0 0-784 {}}} SUCCS {{259 0 0 0-868 {}}} CYCLES {}}
set a(0-868) {AREA_SCORE {} NAME COMP_LOOP-2:break(COMP_LOOP) TYPE TERMINATE PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-100 LOC {3 0.13874999999999998 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-867 {}} {130 0 0 0-866 {}} {130 0 0 0-865 {}} {130 0 0 0-864 {}} {130 0 0 0-863 {}} {130 0 0 0-862 {}} {130 0 0 0-861 {}} {130 0 0 0-860 {}} {130 0 0 0-859 {}} {130 0 0 0-784 {}}} SUCCS {{128 0 0 0-876 {}} {64 0 0 0-785 {}}} CYCLES {}}
set a(0-869) {AREA_SCORE 12.11 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,14) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-101 LOC {1 0.118125 2 0.29115785 2 0.29115785 2 0.359907725 2 0.359907725} PREDS {{258 0 0 0-803 {}}} SUCCS {{258 0 0 0-873 {}} {130 0 0 0-785 {}} {258 0 0 0-997 {}}} CYCLES {}}
set a(0-870) {AREA_SCORE {} NAME COMP_LOOP:k:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-102 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.35990785} PREDS {{774 0 0 0-1045 {}}} SUCCS {{259 0 0 0-871 {}} {130 0 0 0-785 {}} {256 0 0 0-1045 {}}} CYCLES {}}
set a(0-871) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:2))(11-0)#5 TYPE READSLICE PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-103 LOC {0 1.0 2 0.0 2 0.0 2 0.35990785} PREDS {{259 0 0 0-870 {}}} SUCCS {{259 0 0 0-872 {}} {130 0 0 0-785 {}}} CYCLES {}}
set a(0-872) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#1 TYPE CONCATENATE PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-104 LOC {0 1.0 2 0.35990785 2 0.35990785 2 0.35990785} PREDS {{259 0 0 0-871 {}}} SUCCS {{259 0 0 0-873 {}} {130 0 0 0-785 {}}} CYCLES {}}
set a(0-873) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-105 LOC {1 0.18687499999999999 2 0.35990785 2 0.35990785 2 0.8437498935000001 2 0.8437498935000001} PREDS {{259 0 0 0-872 {}} {258 0 0 0-869 {}}} SUCCS {{259 0 0.750 0-874 {}} {258 0 0.750 0-875 {}} {130 0 0 0-785 {}}} CYCLES {}}
set a(0-874) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-106 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 0.750 0-873 {}}} SUCCS {{258 0 0 0-785 {}}} CYCLES {}}
set a(0-875) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-107 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{258 0 0.750 0-873 {}}} SUCCS {{258 0 0 0-785 {}}} CYCLES {}}
set a(0-876) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-108 LOC {3 0.0 3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{128 0 0 0-868 {}} {772 0 0 0-785 {}}} SUCCS {{259 0 0 0-785 {}}} CYCLES {}}
set a(0-877) {AREA_SCORE {} NAME VEC_LOOP:j:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-785 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-109 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.6131249999999999} PREDS {{774 0 0 0-917 {}}} SUCCS {{259 0 0 0-878 {}} {130 0 0 0-916 {}} {256 0 0 0-917 {}}} CYCLES {}}
set a(0-878) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0) TYPE READSLICE PAR 0-785 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-110 LOC {0 1.0 1 0.0 1 0.0 1 0.6131249999999999} PREDS {{259 0 0 0-877 {}}} SUCCS {{258 0 0 0-882 {}} {130 0 0 0-916 {}}} CYCLES {}}
set a(0-879) {AREA_SCORE {} NAME COMP_LOOP:k:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-785 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-111 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.6131249999999999} PREDS {} SUCCS {{259 0 0 0-880 {}} {130 0 0 0-916 {}}} CYCLES {}}
set a(0-880) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:2))(11-0)#6 TYPE READSLICE PAR 0-785 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-112 LOC {0 1.0 1 0.0 1 0.0 1 0.6131249999999999} PREDS {{259 0 0 0-879 {}}} SUCCS {{259 0 0 0-881 {}} {130 0 0 0-916 {}}} CYCLES {}}
set a(0-881) {AREA_SCORE {} NAME VEC_LOOP:conc#2 TYPE CONCATENATE PAR 0-785 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-113 LOC {0 1.0 1 0.6131249999999999 1 0.6131249999999999 1 0.6131249999999999} PREDS {{259 0 0 0-880 {}}} SUCCS {{259 0 0 0-882 {}} {130 0 0 0-916 {}}} CYCLES {}}
set a(0-882) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.09 ns} PAR 0-785 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-114 LOC {1 0.0 1 0.6131249999999999 1 0.6131249999999999 1 0.7499998749999999 1 0.7499998749999999} PREDS {{259 0 0 0-881 {}} {258 0 0 0-878 {}}} SUCCS {{259 0 1.500 0-883 {}} {258 0 1.500 0-898 {}} {130 0 0 0-916 {}}} CYCLES {}}
set a(0-883) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-785 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-115 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-882 {}} {774 0 1.500 0-911 {}} {774 0 1.500 0-898 {}}} SUCCS {{258 0 0 0-893 {}} {256 0 0 0-898 {}} {258 0 0 0-900 {}} {256 0 0 0-911 {}} {130 0 0 0-916 {}}} CYCLES {}}
set a(0-884) {AREA_SCORE {} NAME COMP_LOOP:k:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-785 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-116 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.47624999999999995} PREDS {} SUCCS {{259 0 0 0-885 {}} {130 0 0 0-916 {}}} CYCLES {}}
set a(0-885) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:2))(11-0)#7 TYPE READSLICE PAR 0-785 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-117 LOC {0 1.0 1 0.0 1 0.0 1 0.47624999999999995} PREDS {{259 0 0 0-884 {}}} SUCCS {{259 0 0 0-886 {}} {130 0 0 0-916 {}}} CYCLES {}}
set a(0-886) {AREA_SCORE {} NAME VEC_LOOP:conc#3 TYPE CONCATENATE PAR 0-785 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-118 LOC {0 1.0 1 0.47624999999999995 1 0.47624999999999995 1 0.47624999999999995} PREDS {{259 0 0 0-885 {}}} SUCCS {{258 0 0 0-888 {}} {130 0 0 0-916 {}}} CYCLES {}}
set a(0-887) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-785 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-119 LOC {0 1.0 1 0.47624999999999995 1 0.47624999999999995 1 0.47624999999999995} PREDS {} SUCCS {{259 0 0 0-888 {}} {130 0 0 0-916 {}}} CYCLES {}}
set a(0-888) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#13 TYPE ACCU DELAY {1.09 ns} PAR 0-785 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-120 LOC {1 0.0 1 0.47624999999999995 1 0.47624999999999995 1 0.613124875 1 0.613124875} PREDS {{259 0 0 0-887 {}} {258 0 0 0-886 {}}} SUCCS {{258 0 0 0-891 {}} {130 0 0 0-916 {}}} CYCLES {}}
set a(0-889) {AREA_SCORE {} NAME VEC_LOOP:j:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-785 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-121 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.6131249999999999} PREDS {{774 0 0 0-917 {}}} SUCCS {{259 0 0 0-890 {}} {130 0 0 0-916 {}} {256 0 0 0-917 {}}} CYCLES {}}
set a(0-890) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-785 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-122 LOC {0 1.0 1 0.0 1 0.0 1 0.6131249999999999} PREDS {{259 0 0 0-889 {}}} SUCCS {{259 0 0 0-891 {}} {130 0 0 0-916 {}}} CYCLES {}}
set a(0-891) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-785 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-123 LOC {1 0.136875 1 0.6131249999999999 1 0.6131249999999999 1 0.7499998749999999 1 0.7499998749999999} PREDS {{259 0 0 0-890 {}} {258 0 0 0-888 {}}} SUCCS {{259 0 1.500 0-892 {}} {258 0 1.500 0-911 {}} {130 0 0 0-916 {}}} CYCLES {}}
set a(0-892) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-785 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-124 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-891 {}} {774 0 1.500 0-911 {}} {774 0 1.500 0-898 {}}} SUCCS {{259 0 0 0-893 {}} {256 0 0 0-898 {}} {258 0 0 0-899 {}} {256 0 0 0-911 {}} {130 0 0 0-916 {}}} CYCLES {}}
set a(0-893) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-2:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-785 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-125 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-892 {}} {258 0 0 0-883 {}}} SUCCS {{259 0 0 0-894 {}} {130 0 0 0-916 {}}} CYCLES {}}
set a(0-894) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.base TYPE {C-CORE PORT} PAR 0-785 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-126 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-893 {}} {128 0 0 0-896 {}}} SUCCS {{258 0 0 0-896 {}} {130 0 0 0-916 {}}} CYCLES {}}
set a(0-895) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.m TYPE {C-CORE PORT} PAR 0-785 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-127 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-896 {}}} SUCCS {{259 0 0 0-896 {}} {130 0 0 0-916 {}}} CYCLES {}}
set a(0-896) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-2:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-785 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-128 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-895 {}} {258 0 0 0-894 {}}} SUCCS {{128 0 0 0-894 {}} {128 0 0 0-895 {}} {259 0 0 0-897 {}}} CYCLES {}}
set a(0-897) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.return TYPE {C-CORE PORT} PAR 0-785 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-129 LOC {3 0.04 3 0.75 3 0.75 5 0.75} PREDS {{259 0 0 0-896 {}}} SUCCS {{259 0 1.500 0-898 {}} {130 0 0 0-916 {}}} CYCLES {}}
set a(0-898) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-785 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-130 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-898 {}} {259 0 1.500 0-897 {}} {256 0 0 0-892 {}} {256 0 0 0-883 {}} {258 0 1.500 0-882 {}} {774 0 0 0-911 {}}} SUCCS {{774 0 1.500 0-883 {}} {774 0 1.500 0-892 {}} {774 0 0 0-898 {}} {258 0 0 0-911 {}} {130 0 0 0-916 {}}} CYCLES {}}
set a(0-899) {AREA_SCORE {} NAME COMP_LOOP-2:factor2:not TYPE NOT PAR 0-785 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-131 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-892 {}}} SUCCS {{259 0 0 0-900 {}} {130 0 0 0-916 {}}} CYCLES {}}
set a(0-900) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-2:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-785 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-132 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-899 {}} {258 0 0 0-883 {}}} SUCCS {{259 0 0 0-901 {}} {130 0 0 0-916 {}}} CYCLES {}}
set a(0-901) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.base TYPE {C-CORE PORT} PAR 0-785 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-133 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-900 {}} {128 0 0 0-903 {}}} SUCCS {{258 0 0 0-903 {}} {130 0 0 0-916 {}}} CYCLES {}}
set a(0-902) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.m TYPE {C-CORE PORT} PAR 0-785 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-134 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-903 {}}} SUCCS {{259 0 0 0-903 {}} {130 0 0 0-916 {}}} CYCLES {}}
set a(0-903) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-2:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-785 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-135 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-902 {}} {258 0 0 0-901 {}}} SUCCS {{128 0 0 0-901 {}} {128 0 0 0-902 {}} {259 0 0 0-904 {}}} CYCLES {}}
set a(0-904) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.return TYPE {C-CORE PORT} PAR 0-785 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-136 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-903 {}}} SUCCS {{259 0 0 0-905 {}} {130 0 0 0-916 {}}} CYCLES {}}
set a(0-905) {AREA_SCORE {} NAME COMP_LOOP-2:mult.x TYPE {C-CORE PORT} PAR 0-785 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-137 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-904 {}} {128 0 0 0-909 {}}} SUCCS {{258 0 0 0-909 {}} {130 0 0 0-916 {}}} CYCLES {}}
set a(0-906) {AREA_SCORE {} NAME COMP_LOOP-2:mult.y TYPE {C-CORE PORT} PAR 0-785 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-138 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-909 {}}} SUCCS {{258 0 0 0-909 {}} {130 0 0 0-916 {}}} CYCLES {}}
set a(0-907) {AREA_SCORE {} NAME COMP_LOOP-2:mult.y_ TYPE {C-CORE PORT} PAR 0-785 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-139 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-909 {}}} SUCCS {{258 0 0 0-909 {}} {130 0 0 0-916 {}}} CYCLES {}}
set a(0-908) {AREA_SCORE {} NAME COMP_LOOP-2:mult.p TYPE {C-CORE PORT} PAR 0-785 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-140 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-909 {}}} SUCCS {{259 0 0 0-909 {}} {130 0 0 0-916 {}}} CYCLES {}}
set a(0-909) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-2:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-785 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-141 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-908 {}} {258 0 0 0-907 {}} {258 0 0 0-906 {}} {258 0 0 0-905 {}}} SUCCS {{128 0 0 0-905 {}} {128 0 0 0-906 {}} {128 0 0 0-907 {}} {128 0 0 0-908 {}} {259 0 0 0-910 {}}} CYCLES {}}
set a(0-910) {AREA_SCORE {} NAME COMP_LOOP-2:mult.return TYPE {C-CORE PORT} PAR 0-785 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-142 LOC {6 0.04 6 0.75 6 0.75 6 0.75} PREDS {{259 0 0 0-909 {}}} SUCCS {{259 0 1.500 0-911 {}} {130 0 0 0-916 {}}} CYCLES {}}
set a(0-911) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-785 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-143 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-911 {}} {259 0 1.500 0-910 {}} {258 0 0 0-898 {}} {256 0 0 0-892 {}} {258 0 1.500 0-891 {}} {256 0 0 0-883 {}}} SUCCS {{774 0 1.500 0-883 {}} {774 0 1.500 0-892 {}} {774 0 0 0-898 {}} {774 0 0 0-911 {}} {130 0 0 0-916 {}}} CYCLES {}}
set a(0-912) {AREA_SCORE {} NAME VEC_LOOP:j:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-785 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-144 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.86125} PREDS {{774 0 0 0-917 {}}} SUCCS {{259 0 0 0-913 {}} {130 0 0 0-916 {}} {256 0 0 0-917 {}}} CYCLES {}}
set a(0-913) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-785 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-145 LOC {0 1.0 1 0.0 1 0.0 7 0.86125} PREDS {{259 0 0 0-912 {}}} SUCCS {{259 0 0 0-914 {}} {130 0 0 0-916 {}}} CYCLES {}}
set a(0-914) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 2 NAME COMP_LOOP-2:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-785 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-146 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 7 0.999999875} PREDS {{259 0 0 0-913 {}}} SUCCS {{259 0 0 0-915 {}} {130 0 0 0-916 {}} {258 0 0 0-917 {}}} CYCLES {}}
set a(0-915) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-785 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-147 LOC {1 0.13874999999999998 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-914 {}}} SUCCS {{259 0 0 0-916 {}}} CYCLES {}}
set a(0-916) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-785 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-148 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-915 {}} {130 0 0 0-914 {}} {130 0 0 0-913 {}} {130 0 0 0-912 {}} {130 0 0 0-911 {}} {130 0 0 0-910 {}} {130 0 0 0-908 {}} {130 0 0 0-907 {}} {130 0 0 0-906 {}} {130 0 0 0-905 {}} {130 0 0 0-904 {}} {130 0 0 0-902 {}} {130 0 0 0-901 {}} {130 0 0 0-900 {}} {130 0 0 0-899 {}} {130 0 0 0-898 {}} {130 0 0 0-897 {}} {130 0 0 0-895 {}} {130 0 0 0-894 {}} {130 0 0 0-893 {}} {130 0 0 0-892 {}} {130 0 0 0-891 {}} {130 0 0 0-890 {}} {130 0 0 0-889 {}} {130 0 0 0-888 {}} {130 0 0 0-887 {}} {130 0 0 0-886 {}} {130 0 0 0-885 {}} {130 0 0 0-884 {}} {130 0 0 0-883 {}} {130 0 0 0-882 {}} {130 0 0 0-881 {}} {130 0 0 0-880 {}} {130 0 0 0-879 {}} {130 0 0 0-878 {}} {130 0 0 0-877 {}}} SUCCS {{129 0 0 0-917 {}}} CYCLES {}}
set a(0-917) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-785 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-917 {}} {129 0 0 0-916 {}} {258 0 0 0-914 {}} {256 0 0 0-912 {}} {256 0 0 0-889 {}} {256 0 0 0-877 {}}} SUCCS {{774 0 0 0-877 {}} {774 0 0 0-889 {}} {774 0 0 0-912 {}} {772 0 0 0-917 {}}} CYCLES {}}
set a(0-785) {CHI {0-877 0-878 0-879 0-880 0-881 0-882 0-883 0-884 0-885 0-886 0-887 0-888 0-889 0-890 0-891 0-892 0-893 0-894 0-895 0-896 0-897 0-898 0-899 0-900 0-901 0-902 0-903 0-904 0-905 0-906 0-907 0-908 0-909 0-910 0-911 0-912 0-913 0-914 0-915 0-916 0-917} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {401506 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 401506 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 401506 NAME COMP_LOOP-2:VEC_LOOP TYPE LOOP DELAY {4015070.00 ns} PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-149 LOC {3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-876 {}} {258 0 0 0-875 {}} {258 0 0 0-874 {}} {130 0 0 0-873 {}} {130 0 0 0-872 {}} {130 0 0 0-871 {}} {130 0 0 0-870 {}} {130 0 0 0-869 {}} {64 0 0 0-868 {}} {64 0 0 0-784 {}} {774 0 0 0-1045 {}}} SUCCS {{772 0 0 0-876 {}} {131 0 0 0-918 {}} {130 0 0 0-919 {}} {130 0 0 0-920 {}} {130 0 0 0-921 {}} {130 0 0 0-922 {}} {130 0 0 0-923 {}} {130 0 0 0-924 {}} {130 0 0 0-925 {}} {130 0 0 0-926 {}} {130 0 0 0-927 {}} {64 0 0 0-786 {}} {256 0 0 0-1045 {}}} CYCLES {}}
set a(0-918) {AREA_SCORE {} NAME COMP_LOOP-3:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-150 LOC {3 1.0 4 0.86125 4 0.86125 4 0.86125} PREDS {{131 0 0 0-785 {}}} SUCCS {{259 0 0 0-919 {}} {130 0 0 0-927 {}}} CYCLES {}}
set a(0-919) {AREA_SCORE {} NAME COMP_LOOP-3:not#3 TYPE NOT PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-151 LOC {3 1.0 4 0.86125 4 0.86125 4 0.86125} PREDS {{259 0 0 0-918 {}} {130 0 0 0-785 {}}} SUCCS {{259 0 0 0-920 {}} {130 0 0 0-927 {}}} CYCLES {}}
set a(0-920) {AREA_SCORE {} NAME COMP_LOOP-3:COMP_LOOP:conc TYPE CONCATENATE PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-152 LOC {3 1.0 4 0.86125 4 0.86125 4 0.86125} PREDS {{259 0 0 0-919 {}} {130 0 0 0-785 {}}} SUCCS {{258 0 0 0-924 {}} {130 0 0 0-927 {}}} CYCLES {}}
set a(0-921) {AREA_SCORE {} NAME COMP_LOOP:k:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-153 LOC {3 1.0 4 0.0 4 0.0 4 0.0 4 0.86125} PREDS {{130 0 0 0-785 {}} {774 0 0 0-1045 {}}} SUCCS {{259 0 0 0-922 {}} {130 0 0 0-927 {}} {256 0 0 0-1045 {}}} CYCLES {}}
set a(0-922) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:2))(11-0)#8 TYPE READSLICE PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-154 LOC {3 1.0 4 0.0 4 0.0 4 0.86125} PREDS {{259 0 0 0-921 {}} {130 0 0 0-785 {}}} SUCCS {{259 0 0 0-923 {}} {130 0 0 0-927 {}}} CYCLES {}}
set a(0-923) {AREA_SCORE {} NAME COMP_LOOP:conc#6 TYPE CONCATENATE PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-155 LOC {3 1.0 4 0.86125 4 0.86125 4 0.86125} PREDS {{259 0 0 0-922 {}} {130 0 0 0-785 {}}} SUCCS {{259 0 0 0-924 {}} {130 0 0 0-927 {}}} CYCLES {}}
set a(0-924) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 2 NAME COMP_LOOP-3:acc TYPE ACCU DELAY {1.11 ns} PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-156 LOC {4 0.0 4 0.86125 4 0.86125 4 0.999999875 4 0.999999875} PREDS {{259 0 0 0-923 {}} {258 0 0 0-920 {}} {130 0 0 0-785 {}}} SUCCS {{259 0 0 0-925 {}} {130 0 0 0-927 {}}} CYCLES {}}
set a(0-925) {AREA_SCORE {} NAME COMP_LOOP-3:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-157 LOC {4 0.13874999999999998 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-924 {}} {130 0 0 0-785 {}}} SUCCS {{259 0 0 0-926 {}} {130 0 0 0-927 {}}} CYCLES {}}
set a(0-926) {AREA_SCORE {} NAME COMP_LOOP-3:not TYPE NOT PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-158 LOC {4 0.13874999999999998 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-925 {}} {130 0 0 0-785 {}}} SUCCS {{259 0 0 0-927 {}}} CYCLES {}}
set a(0-927) {AREA_SCORE {} NAME COMP_LOOP-3:break(COMP_LOOP) TYPE TERMINATE PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-159 LOC {4 0.13874999999999998 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-926 {}} {130 0 0 0-925 {}} {130 0 0 0-924 {}} {130 0 0 0-923 {}} {130 0 0 0-922 {}} {130 0 0 0-921 {}} {130 0 0 0-920 {}} {130 0 0 0-919 {}} {130 0 0 0-918 {}} {130 0 0 0-785 {}}} SUCCS {{128 0 0 0-937 {}} {64 0 0 0-786 {}}} CYCLES {}}
set a(0-928) {AREA_SCORE 12.11 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,14) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-160 LOC {1 0.118125 3 0.29115785 3 0.29115785 3 0.359907725 3 0.359907725} PREDS {{258 0 0 0-803 {}}} SUCCS {{258 0 0 0-932 {}} {130 0 0 0-786 {}}} CYCLES {}}
set a(0-929) {AREA_SCORE {} NAME COMP_LOOP:k:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-161 LOC {0 1.0 3 0.0 3 0.0 3 0.0 3 0.35990785} PREDS {{774 0 0 0-1045 {}}} SUCCS {{259 0 0 0-930 {}} {130 0 0 0-786 {}} {256 0 0 0-1045 {}}} CYCLES {}}
set a(0-930) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:2))(11-0)#9 TYPE READSLICE PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-162 LOC {0 1.0 3 0.0 3 0.0 3 0.35990785} PREDS {{259 0 0 0-929 {}}} SUCCS {{259 0 0 0-931 {}} {130 0 0 0-786 {}}} CYCLES {}}
set a(0-931) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#2 TYPE CONCATENATE PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-163 LOC {0 1.0 3 0.35990785 3 0.35990785 3 0.35990785} PREDS {{259 0 0 0-930 {}}} SUCCS {{259 0 0 0-932 {}} {130 0 0 0-786 {}}} CYCLES {}}
set a(0-932) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-164 LOC {1 0.18687499999999999 3 0.35990785 3 0.35990785 3 0.8437498935000001 3 0.8437498935000001} PREDS {{259 0 0 0-931 {}} {258 0 0 0-928 {}}} SUCCS {{259 0 0 0-933 {}} {258 0 0 0-935 {}} {130 0 0 0-786 {}}} CYCLES {}}
set a(0-933) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#7 TYPE CONCATENATE PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-165 LOC {1 0.67071715 3 0.84375 3 0.84375 3 0.84375} PREDS {{259 0 0 0-932 {}}} SUCCS {{259 0 0.750 0-934 {}} {130 0 0 0-786 {}}} CYCLES {}}
set a(0-934) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-166 LOC {1 1.0 3 0.95 3 1.0 4 0.2999998749999999 4 0.2999998749999999} PREDS {{259 0 0.750 0-933 {}}} SUCCS {{258 0 0 0-786 {}}} CYCLES {}}
set a(0-935) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#1 TYPE CONCATENATE PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-167 LOC {1 0.67071715 3 0.84375 3 0.84375 3 0.84375} PREDS {{258 0 0 0-932 {}}} SUCCS {{259 0 0.750 0-936 {}} {130 0 0 0-786 {}}} CYCLES {}}
set a(0-936) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-168 LOC {1 1.0 3 0.95 3 1.0 4 0.2999998749999999 4 0.2999998749999999} PREDS {{259 0 0.750 0-935 {}}} SUCCS {{258 0 0 0-786 {}}} CYCLES {}}
set a(0-937) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-169 LOC {4 0.0 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{128 0 0 0-927 {}} {772 0 0 0-786 {}}} SUCCS {{259 0 0 0-786 {}}} CYCLES {}}
set a(0-938) {AREA_SCORE {} NAME VEC_LOOP:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-170 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.61500005} PREDS {{774 0 0 0-984 {}}} SUCCS {{259 0 0 0-939 {}} {130 0 0 0-983 {}} {256 0 0 0-984 {}}} CYCLES {}}
set a(0-939) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#3)(13-1) TYPE READSLICE PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-171 LOC {0 1.0 1 0.0 1 0.0 1 0.61500005} PREDS {{259 0 0 0-938 {}}} SUCCS {{258 0 0 0-943 {}} {130 0 0 0-983 {}}} CYCLES {}}
set a(0-940) {AREA_SCORE {} NAME COMP_LOOP:k:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-172 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.61500005} PREDS {} SUCCS {{259 0 0 0-941 {}} {130 0 0 0-983 {}}} CYCLES {}}
set a(0-941) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:2))(11-0)#10 TYPE READSLICE PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-173 LOC {0 1.0 1 0.0 1 0.0 1 0.61500005} PREDS {{259 0 0 0-940 {}}} SUCCS {{259 0 0 0-942 {}} {130 0 0 0-983 {}}} CYCLES {}}
set a(0-942) {AREA_SCORE {} NAME VEC_LOOP:conc#4 TYPE CONCATENATE PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-174 LOC {0 1.0 1 0.61500005 1 0.61500005 1 0.61500005} PREDS {{259 0 0 0-941 {}}} SUCCS {{259 0 0 0-943 {}} {130 0 0 0-983 {}}} CYCLES {}}
set a(0-943) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 1 NAME VEC_LOOP:acc#11 TYPE ACCU DELAY {1.08 ns} PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-175 LOC {1 0.0 1 0.61500005 1 0.61500005 1 0.749999925 1 0.749999925} PREDS {{259 0 0 0-942 {}} {258 0 0 0-939 {}}} SUCCS {{258 0 0 0-946 {}} {258 0 0 0-964 {}} {130 0 0 0-983 {}}} CYCLES {}}
set a(0-944) {AREA_SCORE {} NAME VEC_LOOP:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-176 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.75} PREDS {{774 0 0 0-984 {}}} SUCCS {{259 0 0 0-945 {}} {130 0 0 0-983 {}} {256 0 0 0-984 {}}} CYCLES {}}
set a(0-945) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#3)(0)#1 TYPE READSLICE PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-177 LOC {0 1.0 1 0.0 1 0.0 1 0.75} PREDS {{259 0 0 0-944 {}}} SUCCS {{259 0 0 0-946 {}} {130 0 0 0-983 {}}} CYCLES {}}
set a(0-946) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-178 LOC {1 0.13499995 1 0.75 1 0.75 1 0.75} PREDS {{259 0 0 0-945 {}} {258 0 0 0-943 {}}} SUCCS {{259 0 1.500 0-947 {}} {130 0 0 0-983 {}}} CYCLES {}}
set a(0-947) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-179 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-946 {}} {774 0 1.500 0-978 {}} {774 0 1.500 0-965 {}}} SUCCS {{258 0 0 0-957 {}} {256 0 0 0-965 {}} {258 0 0 0-967 {}} {256 0 0 0-978 {}} {130 0 0 0-983 {}}} CYCLES {}}
set a(0-948) {AREA_SCORE {} NAME COMP_LOOP:k:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-180 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.47624999999999995} PREDS {} SUCCS {{259 0 0 0-949 {}} {130 0 0 0-983 {}}} CYCLES {}}
set a(0-949) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:2))(11-0)#11 TYPE READSLICE PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-181 LOC {0 1.0 1 0.0 1 0.0 1 0.47624999999999995} PREDS {{259 0 0 0-948 {}}} SUCCS {{259 0 0 0-950 {}} {130 0 0 0-983 {}}} CYCLES {}}
set a(0-950) {AREA_SCORE {} NAME VEC_LOOP:conc#5 TYPE CONCATENATE PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-182 LOC {0 1.0 1 0.47624999999999995 1 0.47624999999999995 1 0.47624999999999995} PREDS {{259 0 0 0-949 {}}} SUCCS {{258 0 0 0-952 {}} {130 0 0 0-983 {}}} CYCLES {}}
set a(0-951) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-183 LOC {0 1.0 1 0.47624999999999995 1 0.47624999999999995 1 0.47624999999999995} PREDS {} SUCCS {{259 0 0 0-952 {}} {130 0 0 0-983 {}}} CYCLES {}}
set a(0-952) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#14 TYPE ACCU DELAY {1.09 ns} PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-184 LOC {1 0.0 1 0.47624999999999995 1 0.47624999999999995 1 0.613124875 1 0.613124875} PREDS {{259 0 0 0-951 {}} {258 0 0 0-950 {}}} SUCCS {{258 0 0 0-955 {}} {130 0 0 0-983 {}}} CYCLES {}}
set a(0-953) {AREA_SCORE {} NAME VEC_LOOP:j:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-185 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.6131249999999999} PREDS {{774 0 0 0-984 {}}} SUCCS {{259 0 0 0-954 {}} {130 0 0 0-983 {}} {256 0 0 0-984 {}}} CYCLES {}}
set a(0-954) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-186 LOC {0 1.0 1 0.0 1 0.0 1 0.6131249999999999} PREDS {{259 0 0 0-953 {}}} SUCCS {{259 0 0 0-955 {}} {130 0 0 0-983 {}}} CYCLES {}}
set a(0-955) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-3:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-187 LOC {1 0.136875 1 0.6131249999999999 1 0.6131249999999999 1 0.7499998749999999 1 0.7499998749999999} PREDS {{259 0 0 0-954 {}} {258 0 0 0-952 {}}} SUCCS {{259 0 1.500 0-956 {}} {258 0 1.500 0-978 {}} {130 0 0 0-983 {}}} CYCLES {}}
set a(0-956) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-188 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-955 {}} {774 0 1.500 0-978 {}} {774 0 1.500 0-965 {}}} SUCCS {{259 0 0 0-957 {}} {256 0 0 0-965 {}} {258 0 0 0-966 {}} {256 0 0 0-978 {}} {130 0 0 0-983 {}}} CYCLES {}}
set a(0-957) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-3:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-189 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-956 {}} {258 0 0 0-947 {}}} SUCCS {{259 0 0 0-958 {}} {130 0 0 0-983 {}}} CYCLES {}}
set a(0-958) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.base TYPE {C-CORE PORT} PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-190 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-957 {}} {128 0 0 0-960 {}}} SUCCS {{258 0 0 0-960 {}} {130 0 0 0-983 {}}} CYCLES {}}
set a(0-959) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.m TYPE {C-CORE PORT} PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-191 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-960 {}}} SUCCS {{259 0 0 0-960 {}} {130 0 0 0-983 {}}} CYCLES {}}
set a(0-960) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-3:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-192 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-959 {}} {258 0 0 0-958 {}}} SUCCS {{128 0 0 0-958 {}} {128 0 0 0-959 {}} {259 0 0 0-961 {}}} CYCLES {}}
set a(0-961) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.return TYPE {C-CORE PORT} PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-193 LOC {3 0.04 3 0.75 3 0.75 5 0.75} PREDS {{259 0 0 0-960 {}}} SUCCS {{258 0 1.500 0-965 {}} {130 0 0 0-983 {}}} CYCLES {}}
set a(0-962) {AREA_SCORE {} NAME VEC_LOOP:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-194 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.75} PREDS {{774 0 0 0-984 {}}} SUCCS {{259 0 0 0-963 {}} {130 0 0 0-983 {}} {256 0 0 0-984 {}}} CYCLES {}}
set a(0-963) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(14:0)#3)(0) TYPE READSLICE PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-195 LOC {0 1.0 1 0.0 1 0.0 5 0.75} PREDS {{259 0 0 0-962 {}}} SUCCS {{259 0 0 0-964 {}} {130 0 0 0-983 {}}} CYCLES {}}
set a(0-964) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-196 LOC {1 0.13499995 3 0.75 3 0.75 5 0.75} PREDS {{259 0 0 0-963 {}} {258 0 0 0-943 {}}} SUCCS {{259 0 1.500 0-965 {}} {130 0 0 0-983 {}}} CYCLES {}}
set a(0-965) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-197 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-965 {}} {259 0 1.500 0-964 {}} {258 0 1.500 0-961 {}} {256 0 0 0-956 {}} {256 0 0 0-947 {}} {774 0 0 0-978 {}}} SUCCS {{774 0 1.500 0-947 {}} {774 0 1.500 0-956 {}} {774 0 0 0-965 {}} {258 0 0 0-978 {}} {130 0 0 0-983 {}}} CYCLES {}}
set a(0-966) {AREA_SCORE {} NAME COMP_LOOP-3:factor2:not TYPE NOT PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-198 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-956 {}}} SUCCS {{259 0 0 0-967 {}} {130 0 0 0-983 {}}} CYCLES {}}
set a(0-967) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-3:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-199 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-966 {}} {258 0 0 0-947 {}}} SUCCS {{259 0 0 0-968 {}} {130 0 0 0-983 {}}} CYCLES {}}
set a(0-968) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.base TYPE {C-CORE PORT} PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-200 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-967 {}} {128 0 0 0-970 {}}} SUCCS {{258 0 0 0-970 {}} {130 0 0 0-983 {}}} CYCLES {}}
set a(0-969) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.m TYPE {C-CORE PORT} PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-201 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-970 {}}} SUCCS {{259 0 0 0-970 {}} {130 0 0 0-983 {}}} CYCLES {}}
set a(0-970) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-3:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-202 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-969 {}} {258 0 0 0-968 {}}} SUCCS {{128 0 0 0-968 {}} {128 0 0 0-969 {}} {259 0 0 0-971 {}}} CYCLES {}}
set a(0-971) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.return TYPE {C-CORE PORT} PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-203 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-970 {}}} SUCCS {{259 0 0 0-972 {}} {130 0 0 0-983 {}}} CYCLES {}}
set a(0-972) {AREA_SCORE {} NAME COMP_LOOP-3:mult.x TYPE {C-CORE PORT} PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-204 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-971 {}} {128 0 0 0-976 {}}} SUCCS {{258 0 0 0-976 {}} {130 0 0 0-983 {}}} CYCLES {}}
set a(0-973) {AREA_SCORE {} NAME COMP_LOOP-3:mult.y TYPE {C-CORE PORT} PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-205 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-976 {}}} SUCCS {{258 0 0 0-976 {}} {130 0 0 0-983 {}}} CYCLES {}}
set a(0-974) {AREA_SCORE {} NAME COMP_LOOP-3:mult.y_ TYPE {C-CORE PORT} PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-206 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-976 {}}} SUCCS {{258 0 0 0-976 {}} {130 0 0 0-983 {}}} CYCLES {}}
set a(0-975) {AREA_SCORE {} NAME COMP_LOOP-3:mult.p TYPE {C-CORE PORT} PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-207 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-976 {}}} SUCCS {{259 0 0 0-976 {}} {130 0 0 0-983 {}}} CYCLES {}}
set a(0-976) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-3:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-208 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-975 {}} {258 0 0 0-974 {}} {258 0 0 0-973 {}} {258 0 0 0-972 {}}} SUCCS {{128 0 0 0-972 {}} {128 0 0 0-973 {}} {128 0 0 0-974 {}} {128 0 0 0-975 {}} {259 0 0 0-977 {}}} CYCLES {}}
set a(0-977) {AREA_SCORE {} NAME COMP_LOOP-3:mult.return TYPE {C-CORE PORT} PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-209 LOC {6 0.04 6 0.75 6 0.75 6 0.75} PREDS {{259 0 0 0-976 {}}} SUCCS {{259 0 1.500 0-978 {}} {130 0 0 0-983 {}}} CYCLES {}}
set a(0-978) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-210 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-978 {}} {259 0 1.500 0-977 {}} {258 0 0 0-965 {}} {256 0 0 0-956 {}} {258 0 1.500 0-955 {}} {256 0 0 0-947 {}}} SUCCS {{774 0 1.500 0-947 {}} {774 0 1.500 0-956 {}} {774 0 0 0-965 {}} {774 0 0 0-978 {}} {130 0 0 0-983 {}}} CYCLES {}}
set a(0-979) {AREA_SCORE {} NAME VEC_LOOP:j:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-211 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.86125} PREDS {{774 0 0 0-984 {}}} SUCCS {{259 0 0 0-980 {}} {130 0 0 0-983 {}} {256 0 0 0-984 {}}} CYCLES {}}
set a(0-980) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-212 LOC {0 1.0 1 0.0 1 0.0 7 0.86125} PREDS {{259 0 0 0-979 {}}} SUCCS {{259 0 0 0-981 {}} {130 0 0 0-983 {}}} CYCLES {}}
set a(0-981) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 2 NAME COMP_LOOP-3:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-213 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 7 0.999999875} PREDS {{259 0 0 0-980 {}}} SUCCS {{259 0 0 0-982 {}} {130 0 0 0-983 {}} {258 0 0 0-984 {}}} CYCLES {}}
set a(0-982) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-214 LOC {1 0.13874999999999998 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-981 {}}} SUCCS {{259 0 0 0-983 {}}} CYCLES {}}
set a(0-983) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-786 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-215 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-982 {}} {130 0 0 0-981 {}} {130 0 0 0-980 {}} {130 0 0 0-979 {}} {130 0 0 0-978 {}} {130 0 0 0-977 {}} {130 0 0 0-975 {}} {130 0 0 0-974 {}} {130 0 0 0-973 {}} {130 0 0 0-972 {}} {130 0 0 0-971 {}} {130 0 0 0-969 {}} {130 0 0 0-968 {}} {130 0 0 0-967 {}} {130 0 0 0-966 {}} {130 0 0 0-965 {}} {130 0 0 0-964 {}} {130 0 0 0-963 {}} {130 0 0 0-962 {}} {130 0 0 0-961 {}} {130 0 0 0-959 {}} {130 0 0 0-958 {}} {130 0 0 0-957 {}} {130 0 0 0-956 {}} {130 0 0 0-955 {}} {130 0 0 0-954 {}} {130 0 0 0-953 {}} {130 0 0 0-952 {}} {130 0 0 0-951 {}} {130 0 0 0-950 {}} {130 0 0 0-949 {}} {130 0 0 0-948 {}} {130 0 0 0-947 {}} {130 0 0 0-946 {}} {130 0 0 0-945 {}} {130 0 0 0-944 {}} {130 0 0 0-943 {}} {130 0 0 0-942 {}} {130 0 0 0-941 {}} {130 0 0 0-940 {}} {130 0 0 0-939 {}} {130 0 0 0-938 {}}} SUCCS {{129 0 0 0-984 {}}} CYCLES {}}
set a(0-984) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0)#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-786 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-984 {}} {129 0 0 0-983 {}} {258 0 0 0-981 {}} {256 0 0 0-979 {}} {256 0 0 0-962 {}} {256 0 0 0-953 {}} {256 0 0 0-944 {}} {256 0 0 0-938 {}}} SUCCS {{774 0 0 0-938 {}} {774 0 0 0-944 {}} {774 0 0 0-953 {}} {774 0 0 0-962 {}} {774 0 0 0-979 {}} {772 0 0 0-984 {}}} CYCLES {}}
set a(0-786) {CHI {0-938 0-939 0-940 0-941 0-942 0-943 0-944 0-945 0-946 0-947 0-948 0-949 0-950 0-951 0-952 0-953 0-954 0-955 0-956 0-957 0-958 0-959 0-960 0-961 0-962 0-963 0-964 0-965 0-966 0-967 0-968 0-969 0-970 0-971 0-972 0-973 0-974 0-975 0-976 0-977 0-978 0-979 0-980 0-981 0-982 0-983 0-984} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {401506 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 401506 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 401506 NAME COMP_LOOP-3:VEC_LOOP TYPE LOOP DELAY {4015070.00 ns} PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-216 LOC {4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-937 {}} {258 0 0 0-936 {}} {130 0 0 0-935 {}} {258 0 0 0-934 {}} {130 0 0 0-933 {}} {130 0 0 0-932 {}} {130 0 0 0-931 {}} {130 0 0 0-930 {}} {130 0 0 0-929 {}} {130 0 0 0-928 {}} {64 0 0 0-927 {}} {64 0 0 0-785 {}} {774 0 0 0-1045 {}}} SUCCS {{772 0 0 0-937 {}} {131 0 0 0-985 {}} {130 0 0 0-986 {}} {130 0 0 0-987 {}} {130 0 0 0-988 {}} {130 0 0 0-989 {}} {130 0 0 0-990 {}} {130 0 0 0-991 {}} {130 0 0 0-992 {}} {130 0 0 0-993 {}} {64 0 0 0-787 {}} {256 0 0 0-1045 {}}} CYCLES {}}
set a(0-985) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(14-3) TYPE READSLICE PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-217 LOC {4 1.0 5 0.8650000499999999 5 0.8650000499999999 5 0.8650000499999999} PREDS {{131 0 0 0-786 {}}} SUCCS {{259 0 0 0-986 {}} {130 0 0 0-993 {}}} CYCLES {}}
set a(0-986) {AREA_SCORE {} NAME COMP_LOOP-4:not#3 TYPE NOT PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-218 LOC {4 1.0 5 0.8650000499999999 5 0.8650000499999999 5 0.8650000499999999} PREDS {{259 0 0 0-985 {}} {130 0 0 0-786 {}}} SUCCS {{259 0 0 0-987 {}} {130 0 0 0-993 {}}} CYCLES {}}
set a(0-987) {AREA_SCORE {} NAME COMP_LOOP-4:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-219 LOC {4 1.0 5 0.8650000499999999 5 0.8650000499999999 5 0.8650000499999999} PREDS {{259 0 0 0-986 {}} {130 0 0 0-786 {}}} SUCCS {{258 0 0 0-990 {}} {130 0 0 0-993 {}}} CYCLES {}}
set a(0-988) {AREA_SCORE {} NAME COMP_LOOP:k:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-220 LOC {4 1.0 5 0.0 5 0.0 5 0.0 5 0.8650000499999999} PREDS {{130 0 0 0-786 {}} {774 0 0 0-1045 {}}} SUCCS {{259 0 0 0-989 {}} {130 0 0 0-993 {}} {256 0 0 0-1045 {}}} CYCLES {}}
set a(0-989) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:2))(11-0)#13 TYPE READSLICE PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-221 LOC {4 1.0 5 0.0 5 0.0 5 0.8650000499999999} PREDS {{259 0 0 0-988 {}} {130 0 0 0-786 {}}} SUCCS {{259 0 0 0-990 {}} {130 0 0 0-993 {}}} CYCLES {}}
set a(0-990) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 1 NAME COMP_LOOP:acc TYPE ACCU DELAY {1.08 ns} PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-222 LOC {5 0.0 5 0.8650000499999999 5 0.8650000499999999 5 0.9999999249999999 5 0.9999999249999999} PREDS {{259 0 0 0-989 {}} {258 0 0 0-987 {}} {130 0 0 0-786 {}}} SUCCS {{259 0 0 0-991 {}} {130 0 0 0-993 {}}} CYCLES {}}
set a(0-991) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-223 LOC {5 0.13499995 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-990 {}} {130 0 0 0-786 {}}} SUCCS {{259 0 0 0-992 {}} {130 0 0 0-993 {}}} CYCLES {}}
set a(0-992) {AREA_SCORE {} NAME COMP_LOOP-4:not TYPE NOT PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-224 LOC {5 0.13499995 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-991 {}} {130 0 0 0-786 {}}} SUCCS {{259 0 0 0-993 {}}} CYCLES {}}
set a(0-993) {AREA_SCORE {} NAME COMP_LOOP-4:break(COMP_LOOP) TYPE TERMINATE PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-225 LOC {5 0.13499995 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-992 {}} {130 0 0 0-991 {}} {130 0 0 0-990 {}} {130 0 0 0-989 {}} {130 0 0 0-988 {}} {130 0 0 0-987 {}} {130 0 0 0-986 {}} {130 0 0 0-985 {}} {130 0 0 0-786 {}}} SUCCS {{128 0 0 0-1000 {}} {64 0 0 0-787 {}}} CYCLES {}}
set a(0-994) {AREA_SCORE {} NAME COMP_LOOP:k:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-226 LOC {0 1.0 4 0.0 4 0.0 4 0.0 4 0.35990785} PREDS {{774 0 0 0-1045 {}}} SUCCS {{259 0 0 0-995 {}} {130 0 0 0-787 {}} {256 0 0 0-1045 {}}} CYCLES {}}
set a(0-995) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:2))(11-0)#3 TYPE READSLICE PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-227 LOC {0 1.0 4 0.0 4 0.0 4 0.35990785} PREDS {{259 0 0 0-994 {}}} SUCCS {{259 0 0 0-996 {}} {130 0 0 0-787 {}}} CYCLES {}}
set a(0-996) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#3 TYPE CONCATENATE PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-228 LOC {0 1.0 4 0.35990785 4 0.35990785 4 0.35990785} PREDS {{259 0 0 0-995 {}}} SUCCS {{259 0 0 0-997 {}} {130 0 0 0-787 {}}} CYCLES {}}
set a(0-997) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(14,0,14,0,14) QUANTITY 1 NAME COMP_LOOP-4:twiddle_f:mul TYPE MUL DELAY {3.87 ns} PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-229 LOC {1 0.18687499999999999 4 0.35990785 4 0.35990785 4 0.8437498935000001 4 0.8437498935000001} PREDS {{259 0 0 0-996 {}} {258 0 0 0-869 {}}} SUCCS {{259 0 0.750 0-998 {}} {258 0 0.750 0-999 {}} {130 0 0 0-787 {}}} CYCLES {}}
set a(0-998) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-230 LOC {1 1.0 4 0.95 4 1.0 5 0.2999998749999999 5 0.2999998749999999} PREDS {{259 0 0.750 0-997 {}}} SUCCS {{258 0 0 0-787 {}}} CYCLES {}}
set a(0-999) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-231 LOC {1 1.0 4 0.95 4 1.0 5 0.2999998749999999 5 0.2999998749999999} PREDS {{258 0 0.750 0-997 {}}} SUCCS {{258 0 0 0-787 {}}} CYCLES {}}
set a(0-1000) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:asn(VEC_LOOP:j(14:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-232 LOC {5 0.0 5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{128 0 0 0-993 {}} {772 0 0 0-787 {}}} SUCCS {{259 0 0 0-787 {}}} CYCLES {}}
set a(0-1001) {AREA_SCORE {} NAME VEC_LOOP:j:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-787 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-233 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.6131249999999999} PREDS {{774 0 0 0-1041 {}}} SUCCS {{259 0 0 0-1002 {}} {130 0 0 0-1040 {}} {256 0 0 0-1041 {}}} CYCLES {}}
set a(0-1002) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0) TYPE READSLICE PAR 0-787 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-234 LOC {0 1.0 1 0.0 1 0.0 1 0.6131249999999999} PREDS {{259 0 0 0-1001 {}}} SUCCS {{258 0 0 0-1006 {}} {130 0 0 0-1040 {}}} CYCLES {}}
set a(0-1003) {AREA_SCORE {} NAME COMP_LOOP:k:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-787 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-235 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.6131249999999999} PREDS {} SUCCS {{259 0 0 0-1004 {}} {130 0 0 0-1040 {}}} CYCLES {}}
set a(0-1004) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:2))(11-0)#14 TYPE READSLICE PAR 0-787 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-236 LOC {0 1.0 1 0.0 1 0.0 1 0.6131249999999999} PREDS {{259 0 0 0-1003 {}}} SUCCS {{259 0 0 0-1005 {}} {130 0 0 0-1040 {}}} CYCLES {}}
set a(0-1005) {AREA_SCORE {} NAME VEC_LOOP:conc#6 TYPE CONCATENATE PAR 0-787 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-237 LOC {0 1.0 1 0.6131249999999999 1 0.6131249999999999 1 0.6131249999999999} PREDS {{259 0 0 0-1004 {}}} SUCCS {{259 0 0 0-1006 {}} {130 0 0 0-1040 {}}} CYCLES {}}
set a(0-1006) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.09 ns} PAR 0-787 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-238 LOC {1 0.0 1 0.6131249999999999 1 0.6131249999999999 1 0.7499998749999999 1 0.7499998749999999} PREDS {{259 0 0 0-1005 {}} {258 0 0 0-1002 {}}} SUCCS {{259 0 1.500 0-1007 {}} {258 0 1.500 0-1022 {}} {130 0 0 0-1040 {}}} CYCLES {}}
set a(0-1007) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-787 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-239 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-1006 {}} {774 0 1.500 0-1035 {}} {774 0 1.500 0-1022 {}}} SUCCS {{258 0 0 0-1017 {}} {256 0 0 0-1022 {}} {258 0 0 0-1024 {}} {256 0 0 0-1035 {}} {130 0 0 0-1040 {}}} CYCLES {}}
set a(0-1008) {AREA_SCORE {} NAME COMP_LOOP:k:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-787 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-240 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.47624999999999995} PREDS {} SUCCS {{259 0 0 0-1009 {}} {130 0 0 0-1040 {}}} CYCLES {}}
set a(0-1009) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:2))(11-0)#15 TYPE READSLICE PAR 0-787 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-241 LOC {0 1.0 1 0.0 1 0.0 1 0.47624999999999995} PREDS {{259 0 0 0-1008 {}}} SUCCS {{259 0 0 0-1010 {}} {130 0 0 0-1040 {}}} CYCLES {}}
set a(0-1010) {AREA_SCORE {} NAME VEC_LOOP:conc#7 TYPE CONCATENATE PAR 0-787 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-242 LOC {0 1.0 1 0.47624999999999995 1 0.47624999999999995 1 0.47624999999999995} PREDS {{259 0 0 0-1009 {}}} SUCCS {{258 0 0 0-1012 {}} {130 0 0 0-1040 {}}} CYCLES {}}
set a(0-1011) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-787 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-243 LOC {0 1.0 1 0.47624999999999995 1 0.47624999999999995 1 0.47624999999999995} PREDS {} SUCCS {{259 0 0 0-1012 {}} {130 0 0 0-1040 {}}} CYCLES {}}
set a(0-1012) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME VEC_LOOP:acc#15 TYPE ACCU DELAY {1.09 ns} PAR 0-787 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-244 LOC {1 0.0 1 0.47624999999999995 1 0.47624999999999995 1 0.613124875 1 0.613124875} PREDS {{259 0 0 0-1011 {}} {258 0 0 0-1010 {}}} SUCCS {{258 0 0 0-1015 {}} {130 0 0 0-1040 {}}} CYCLES {}}
set a(0-1013) {AREA_SCORE {} NAME VEC_LOOP:j:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-787 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-245 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.6131249999999999} PREDS {{774 0 0 0-1041 {}}} SUCCS {{259 0 0 0-1014 {}} {130 0 0 0-1040 {}} {256 0 0 0-1041 {}}} CYCLES {}}
set a(0-1014) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#1 TYPE READSLICE PAR 0-787 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-246 LOC {0 1.0 1 0.0 1 0.0 1 0.6131249999999999} PREDS {{259 0 0 0-1013 {}}} SUCCS {{259 0 0 0-1015 {}} {130 0 0 0-1040 {}}} CYCLES {}}
set a(0-1015) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-787 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-247 LOC {1 0.136875 1 0.6131249999999999 1 0.6131249999999999 1 0.7499998749999999 1 0.7499998749999999} PREDS {{259 0 0 0-1014 {}} {258 0 0 0-1012 {}}} SUCCS {{259 0 1.500 0-1016 {}} {258 0 1.500 0-1035 {}} {130 0 0 0-1040 {}}} CYCLES {}}
set a(0-1016) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-787 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-248 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-1015 {}} {774 0 1.500 0-1035 {}} {774 0 1.500 0-1022 {}}} SUCCS {{259 0 0 0-1017 {}} {256 0 0 0-1022 {}} {258 0 0 0-1023 {}} {256 0 0 0-1035 {}} {130 0 0 0-1040 {}}} CYCLES {}}
set a(0-1017) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-4:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-787 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-249 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-1016 {}} {258 0 0 0-1007 {}}} SUCCS {{259 0 0 0-1018 {}} {130 0 0 0-1040 {}}} CYCLES {}}
set a(0-1018) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.base TYPE {C-CORE PORT} PAR 0-787 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-250 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-1017 {}} {128 0 0 0-1020 {}}} SUCCS {{258 0 0 0-1020 {}} {130 0 0 0-1040 {}}} CYCLES {}}
set a(0-1019) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.m TYPE {C-CORE PORT} PAR 0-787 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-251 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-1020 {}}} SUCCS {{259 0 0 0-1020 {}} {130 0 0 0-1040 {}}} CYCLES {}}
set a(0-1020) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-4:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-787 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-252 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-1019 {}} {258 0 0 0-1018 {}}} SUCCS {{128 0 0 0-1018 {}} {128 0 0 0-1019 {}} {259 0 0 0-1021 {}}} CYCLES {}}
set a(0-1021) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.return TYPE {C-CORE PORT} PAR 0-787 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-253 LOC {3 0.04 3 0.75 3 0.75 5 0.75} PREDS {{259 0 0 0-1020 {}}} SUCCS {{259 0 1.500 0-1022 {}} {130 0 0 0-1040 {}}} CYCLES {}}
set a(0-1022) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-787 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-254 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-1022 {}} {259 0 1.500 0-1021 {}} {256 0 0 0-1016 {}} {256 0 0 0-1007 {}} {258 0 1.500 0-1006 {}} {774 0 0 0-1035 {}}} SUCCS {{774 0 1.500 0-1007 {}} {774 0 1.500 0-1016 {}} {774 0 0 0-1022 {}} {258 0 0 0-1035 {}} {130 0 0 0-1040 {}}} CYCLES {}}
set a(0-1023) {AREA_SCORE {} NAME COMP_LOOP-4:factor2:not TYPE NOT PAR 0-787 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-255 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-1016 {}}} SUCCS {{259 0 0 0-1024 {}} {130 0 0 0-1040 {}}} CYCLES {}}
set a(0-1024) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-4:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-787 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-256 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-1023 {}} {258 0 0 0-1007 {}}} SUCCS {{259 0 0 0-1025 {}} {130 0 0 0-1040 {}}} CYCLES {}}
set a(0-1025) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.base TYPE {C-CORE PORT} PAR 0-787 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-257 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-1024 {}} {128 0 0 0-1027 {}}} SUCCS {{258 0 0 0-1027 {}} {130 0 0 0-1040 {}}} CYCLES {}}
set a(0-1026) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.m TYPE {C-CORE PORT} PAR 0-787 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-258 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-1027 {}}} SUCCS {{259 0 0 0-1027 {}} {130 0 0 0-1040 {}}} CYCLES {}}
set a(0-1027) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-4:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-787 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-259 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-1026 {}} {258 0 0 0-1025 {}}} SUCCS {{128 0 0 0-1025 {}} {128 0 0 0-1026 {}} {259 0 0 0-1028 {}}} CYCLES {}}
set a(0-1028) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.return TYPE {C-CORE PORT} PAR 0-787 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-260 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-1027 {}}} SUCCS {{259 0 0 0-1029 {}} {130 0 0 0-1040 {}}} CYCLES {}}
set a(0-1029) {AREA_SCORE {} NAME COMP_LOOP-4:mult.x TYPE {C-CORE PORT} PAR 0-787 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-261 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-1028 {}} {128 0 0 0-1033 {}}} SUCCS {{258 0 0 0-1033 {}} {130 0 0 0-1040 {}}} CYCLES {}}
set a(0-1030) {AREA_SCORE {} NAME COMP_LOOP-4:mult.y TYPE {C-CORE PORT} PAR 0-787 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-262 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-1033 {}}} SUCCS {{258 0 0 0-1033 {}} {130 0 0 0-1040 {}}} CYCLES {}}
set a(0-1031) {AREA_SCORE {} NAME COMP_LOOP-4:mult.y_ TYPE {C-CORE PORT} PAR 0-787 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-263 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-1033 {}}} SUCCS {{258 0 0 0-1033 {}} {130 0 0 0-1040 {}}} CYCLES {}}
set a(0-1032) {AREA_SCORE {} NAME COMP_LOOP-4:mult.p TYPE {C-CORE PORT} PAR 0-787 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-264 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-1033 {}}} SUCCS {{259 0 0 0-1033 {}} {130 0 0 0-1040 {}}} CYCLES {}}
set a(0-1033) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-4:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-787 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-265 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-1032 {}} {258 0 0 0-1031 {}} {258 0 0 0-1030 {}} {258 0 0 0-1029 {}}} SUCCS {{128 0 0 0-1029 {}} {128 0 0 0-1030 {}} {128 0 0 0-1031 {}} {128 0 0 0-1032 {}} {259 0 0 0-1034 {}}} CYCLES {}}
set a(0-1034) {AREA_SCORE {} NAME COMP_LOOP-4:mult.return TYPE {C-CORE PORT} PAR 0-787 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-266 LOC {6 0.04 6 0.75 6 0.75 6 0.75} PREDS {{259 0 0 0-1033 {}}} SUCCS {{259 0 1.500 0-1035 {}} {130 0 0 0-1040 {}}} CYCLES {}}
set a(0-1035) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-787 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-267 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-1035 {}} {259 0 1.500 0-1034 {}} {258 0 0 0-1022 {}} {256 0 0 0-1016 {}} {258 0 1.500 0-1015 {}} {256 0 0 0-1007 {}}} SUCCS {{774 0 1.500 0-1007 {}} {774 0 1.500 0-1016 {}} {774 0 0 0-1022 {}} {774 0 0 0-1035 {}} {130 0 0 0-1040 {}}} CYCLES {}}
set a(0-1036) {AREA_SCORE {} NAME VEC_LOOP:j:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-787 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-268 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.86125} PREDS {{774 0 0 0-1041 {}}} SUCCS {{259 0 0 0-1037 {}} {130 0 0 0-1040 {}} {256 0 0 0-1041 {}}} CYCLES {}}
set a(0-1037) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(13-0)#2 TYPE READSLICE PAR 0-787 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-269 LOC {0 1.0 1 0.0 1 0.0 7 0.86125} PREDS {{259 0 0 0-1036 {}}} SUCCS {{259 0 0 0-1038 {}} {130 0 0 0-1040 {}}} CYCLES {}}
set a(0-1038) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,14,0,15) QUANTITY 2 NAME COMP_LOOP-4:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.11 ns} PAR 0-787 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-270 LOC {1 0.0 1 0.86125 1 0.86125 1 0.999999875 7 0.999999875} PREDS {{259 0 0 0-1037 {}}} SUCCS {{259 0 0 0-1039 {}} {130 0 0 0-1040 {}} {258 0 0 0-1041 {}}} CYCLES {}}
set a(0-1039) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(14:0))(14) TYPE READSLICE PAR 0-787 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-271 LOC {1 0.13874999999999998 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-1038 {}}} SUCCS {{259 0 0 0-1040 {}}} CYCLES {}}
set a(0-1040) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-787 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-272 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-1039 {}} {130 0 0 0-1038 {}} {130 0 0 0-1037 {}} {130 0 0 0-1036 {}} {130 0 0 0-1035 {}} {130 0 0 0-1034 {}} {130 0 0 0-1032 {}} {130 0 0 0-1031 {}} {130 0 0 0-1030 {}} {130 0 0 0-1029 {}} {130 0 0 0-1028 {}} {130 0 0 0-1026 {}} {130 0 0 0-1025 {}} {130 0 0 0-1024 {}} {130 0 0 0-1023 {}} {130 0 0 0-1022 {}} {130 0 0 0-1021 {}} {130 0 0 0-1019 {}} {130 0 0 0-1018 {}} {130 0 0 0-1017 {}} {130 0 0 0-1016 {}} {130 0 0 0-1015 {}} {130 0 0 0-1014 {}} {130 0 0 0-1013 {}} {130 0 0 0-1012 {}} {130 0 0 0-1011 {}} {130 0 0 0-1010 {}} {130 0 0 0-1009 {}} {130 0 0 0-1008 {}} {130 0 0 0-1007 {}} {130 0 0 0-1006 {}} {130 0 0 0-1005 {}} {130 0 0 0-1004 {}} {130 0 0 0-1003 {}} {130 0 0 0-1002 {}} {130 0 0 0-1001 {}}} SUCCS {{129 0 0 0-1041 {}}} CYCLES {}}
set a(0-1041) {AREA_SCORE {} NAME asn(VEC_LOOP:j(14:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-787 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-1041 {}} {129 0 0 0-1040 {}} {258 0 0 0-1038 {}} {256 0 0 0-1036 {}} {256 0 0 0-1013 {}} {256 0 0 0-1001 {}}} SUCCS {{774 0 0 0-1001 {}} {774 0 0 0-1013 {}} {774 0 0 0-1036 {}} {772 0 0 0-1041 {}}} CYCLES {}}
set a(0-787) {CHI {0-1001 0-1002 0-1003 0-1004 0-1005 0-1006 0-1007 0-1008 0-1009 0-1010 0-1011 0-1012 0-1013 0-1014 0-1015 0-1016 0-1017 0-1018 0-1019 0-1020 0-1021 0-1022 0-1023 0-1024 0-1025 0-1026 0-1027 0-1028 0-1029 0-1030 0-1031 0-1032 0-1033 0-1034 0-1035 0-1036 0-1037 0-1038 0-1039 0-1040 0-1041} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {401506 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 401506 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 401506 NAME COMP_LOOP-4:VEC_LOOP TYPE LOOP DELAY {4015070.00 ns} PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-273 LOC {5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-1000 {}} {258 0 0 0-999 {}} {258 0 0 0-998 {}} {130 0 0 0-997 {}} {130 0 0 0-996 {}} {130 0 0 0-995 {}} {130 0 0 0-994 {}} {64 0 0 0-993 {}} {64 0 0 0-786 {}} {774 0 0 0-1045 {}}} SUCCS {{772 0 0 0-1000 {}} {131 0 0 0-1042 {}} {130 0 0 0-1043 {}} {130 0 0 0-1044 {}} {130 0 0 0-1045 {}} {130 0 0 0-1046 {}} {130 0 0 0-1047 {}} {130 0 0 0-1048 {}} {130 0 0 0-1049 {}} {130 0 0 0-1050 {}} {130 0 0 0-1051 {}} {130 0 0 0-1052 {}} {130 0 0 0-1053 {}}} CYCLES {}}
set a(0-1042) {AREA_SCORE {} NAME COMP_LOOP:k:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-274 LOC {5 1.0 5 1.0 5 1.0 5 1.0 6 0.728125} PREDS {{131 0 0 0-787 {}} {774 0 0 0-1045 {}}} SUCCS {{259 0 0 0-1043 {}} {256 0 0 0-1045 {}}} CYCLES {}}
set a(0-1043) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(14:2))(11-0)#12 TYPE READSLICE PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-275 LOC {5 1.0 5 1.0 5 1.0 6 0.728125} PREDS {{259 0 0 0-1042 {}} {130 0 0 0-787 {}}} SUCCS {{259 0 0 0-1044 {}}} CYCLES {}}
set a(0-1044) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,2,1,13) QUANTITY 1 NAME COMP_LOOP:acc#2 TYPE ACCU DELAY {1.07 ns} PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-276 LOC {6 0.0 6 0.728125 6 0.728125 6 0.861249875 6 0.861249875} PREDS {{259 0 0 0-1043 {}} {130 0 0 0-787 {}}} SUCCS {{259 0 0 0-1045 {}} {258 0 0 0-1046 {}}} CYCLES {}}
set a(0-1045) {AREA_SCORE {} NAME COMP_LOOP:asn(COMP_LOOP:k(14:2).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-277 LOC {6 0.133125 6 0.86125 6 0.86125 6 0.86125 6 1.0} PREDS {{772 0 0 0-1045 {}} {259 0 0 0-1044 {}} {256 0 0 0-1042 {}} {130 0 0 0-787 {}} {256 0 0 0-994 {}} {256 0 0 0-988 {}} {256 0 0 0-786 {}} {256 0 0 0-929 {}} {256 0 0 0-921 {}} {256 0 0 0-785 {}} {256 0 0 0-870 {}} {256 0 0 0-862 {}} {256 0 0 0-784 {}} {256 0 0 0-805 {}}} SUCCS {{774 0 0 0-805 {}} {774 0 0 0-784 {}} {774 0 0 0-862 {}} {774 0 0 0-870 {}} {774 0 0 0-785 {}} {774 0 0 0-921 {}} {774 0 0 0-929 {}} {774 0 0 0-786 {}} {774 0 0 0-988 {}} {774 0 0 0-994 {}} {774 0 0 0-787 {}} {774 0 0 0-1042 {}} {772 0 0 0-1045 {}}} CYCLES {}}
set a(0-1046) {AREA_SCORE {} NAME COMP_LOOP:conc TYPE CONCATENATE PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-278 LOC {6 0.133125 6 0.86125 6 0.86125 6 0.86125} PREDS {{258 0 0 0-1044 {}} {130 0 0 0-787 {}}} SUCCS {{258 0 0 0-1050 {}}} CYCLES {}}
set a(0-1047) {AREA_SCORE {} NAME COMP_LOOP-1:slc(STAGE_LOOP:lshift.psp)(14-1) TYPE READSLICE PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-279 LOC {5 1.0 6 0.86125 6 0.86125 6 0.86125} PREDS {{130 0 0 0-787 {}}} SUCCS {{259 0 0 0-1048 {}}} CYCLES {}}
set a(0-1048) {AREA_SCORE {} NAME COMP_LOOP-1:not#3 TYPE NOT PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-280 LOC {5 1.0 6 0.86125 6 0.86125 6 0.86125} PREDS {{259 0 0 0-1047 {}} {130 0 0 0-787 {}}} SUCCS {{259 0 0 0-1049 {}}} CYCLES {}}
set a(0-1049) {AREA_SCORE {} NAME COMP_LOOP-1:COMP_LOOP:conc TYPE CONCATENATE PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-281 LOC {5 1.0 6 0.86125 6 0.86125 6 0.86125} PREDS {{259 0 0 0-1048 {}} {130 0 0 0-787 {}}} SUCCS {{259 0 0 0-1050 {}}} CYCLES {}}
set a(0-1050) {AREA_SCORE 15.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(15,0,15,0,15) QUANTITY 1 NAME COMP_LOOP-1:acc TYPE ACCU DELAY {1.11 ns} PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-282 LOC {6 0.133125 6 0.86125 6 0.86125 6 0.999999875 6 0.999999875} PREDS {{259 0 0 0-1049 {}} {258 0 0 0-1046 {}} {130 0 0 0-787 {}}} SUCCS {{259 0 0 0-1051 {}}} CYCLES {}}
set a(0-1051) {AREA_SCORE {} NAME COMP_LOOP-1:slc(COMP_LOOP:acc)(14) TYPE READSLICE PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-283 LOC {6 0.271875 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-1050 {}} {130 0 0 0-787 {}}} SUCCS {{259 0 0 0-1052 {}}} CYCLES {}}
set a(0-1052) {AREA_SCORE {} NAME COMP_LOOP-1:not TYPE NOT PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-284 LOC {6 0.271875 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-1051 {}} {130 0 0 0-787 {}}} SUCCS {{259 0 0 0-1053 {}}} CYCLES {}}
set a(0-1053) {AREA_SCORE {} NAME COMP_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-783 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-285 LOC {6 0.271875 6 1.0 6 1.0 6 1.0 6 1.0} PREDS {{772 0 0 0-1053 {}} {259 0 0 0-1052 {}} {130 0 0 0-787 {}} {256 0 0 0-799 {}}} SUCCS {{774 0 0 0-799 {}} {772 0 0 0-1053 {}}} CYCLES {}}
set a(0-783) {CHI {0-799 0-800 0-801 0-802 0-803 0-804 0-805 0-806 0-807 0-808 0-809 0-810 0-811 0-812 0-784 0-859 0-860 0-861 0-862 0-863 0-864 0-865 0-866 0-867 0-868 0-869 0-870 0-871 0-872 0-873 0-874 0-875 0-876 0-785 0-918 0-919 0-920 0-921 0-922 0-923 0-924 0-925 0-926 0-927 0-928 0-929 0-930 0-931 0-932 0-933 0-934 0-935 0-936 0-937 0-786 0-985 0-986 0-987 0-988 0-989 0-990 0-991 0-992 0-993 0-994 0-995 0-996 0-997 0-998 0-999 0-1000 0-787 0-1042 0-1043 0-1044 0-1045 0-1046 0-1047 0-1048 0-1049 0-1050 0-1051 0-1052 0-1053} ITERATIONS 4097 RESET_LATENCY {0 ?} CSTEPS 6 UNROLL 4 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {1950172 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 24582 TOTAL_CYCLES_IN 344148 TOTAL_CYCLES_UNDER 1606024 TOTAL_CYCLES 1950172 NAME COMP_LOOP TYPE LOOP DELAY {19501730.00 ns} PAR 0-782 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-286 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-798 {}} {258 0 0 0-797 {}} {258 0 0 0-796 {}} {130 0 0 0-795 {}} {774 0 0 0-1062 {}}} SUCCS {{772 0 0 0-797 {}} {772 0 0 0-798 {}} {131 0 0 0-1054 {}} {130 0 0 0-1055 {}} {130 0 0 0-1056 {}} {130 0 0 0-1057 {}} {130 0 0 0-1058 {}} {130 0 0 0-1059 {}} {130 0 0 0-1060 {}} {130 0 0 0-1061 {}} {256 0 0 0-1062 {}}} CYCLES {}}
set a(0-1054) {AREA_SCORE {} NAME STAGE_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-782 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-287 LOC {1 1.0 2 0.761875 2 0.761875 2 0.761875 2 0.761875} PREDS {{131 0 0 0-783 {}} {774 0 0 0-1062 {}}} SUCCS {{259 0 0 0-1055 {}} {130 0 0 0-1061 {}} {256 0 0 0-1062 {}}} CYCLES {}}
set a(0-1055) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,1,1,4) QUANTITY 1 NAME STAGE_LOOP:acc#1 TYPE ACCU DELAY {0.95 ns} PAR 0-782 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-288 LOC {2 0.0 2 0.761875 2 0.761875 2 0.879999875 2 0.879999875} PREDS {{259 0 0 0-1054 {}} {130 0 0 0-783 {}}} SUCCS {{259 0 0 0-1056 {}} {130 0 0 0-1061 {}} {258 0 0 0-1062 {}}} CYCLES {}}
set a(0-1056) {AREA_SCORE {} NAME STAGE_LOOP:i:not TYPE NOT PAR 0-782 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-289 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-1055 {}} {130 0 0 0-783 {}}} SUCCS {{259 0 0 0-1057 {}} {130 0 0 0-1061 {}}} CYCLES {}}
set a(0-1057) {AREA_SCORE {} NAME STAGE_LOOP:i:conc TYPE CONCATENATE PAR 0-782 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-290 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-1056 {}} {130 0 0 0-783 {}}} SUCCS {{259 0 0 0-1058 {}} {130 0 0 0-1061 {}}} CYCLES {}}
set a(0-1058) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,2,1,5) QUANTITY 1 NAME STAGE_LOOP:acc TYPE ACCU DELAY {0.96 ns} PAR 0-782 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-291 LOC {2 0.118125 2 0.88 2 0.88 2 0.999999875 2 0.999999875} PREDS {{259 0 0 0-1057 {}} {130 0 0 0-783 {}}} SUCCS {{259 0 0 0-1059 {}} {130 0 0 0-1061 {}}} CYCLES {}}
set a(0-1059) {AREA_SCORE {} NAME STAGE_LOOP:slc(STAGE_LOOP:acc)(4) TYPE READSLICE PAR 0-782 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-292 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1058 {}} {130 0 0 0-783 {}}} SUCCS {{259 0 0 0-1060 {}} {130 0 0 0-1061 {}}} CYCLES {}}
set a(0-1060) {AREA_SCORE {} NAME STAGE_LOOP:not TYPE NOT PAR 0-782 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-293 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1059 {}} {130 0 0 0-783 {}}} SUCCS {{259 0 0 0-1061 {}}} CYCLES {}}
set a(0-1061) {AREA_SCORE {} NAME STAGE_LOOP:break(STAGE_LOOP) TYPE TERMINATE PAR 0-782 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-294 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1060 {}} {130 0 0 0-1059 {}} {130 0 0 0-1058 {}} {130 0 0 0-1057 {}} {130 0 0 0-1056 {}} {130 0 0 0-1055 {}} {130 0 0 0-1054 {}} {130 0 0 0-783 {}}} SUCCS {{129 0 0 0-1062 {}}} CYCLES {}}
set a(0-1062) {AREA_SCORE {} NAME asn(STAGE_LOOP:i(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-782 LOC {2 0.118125 2 0.88 2 0.88 2 0.88 2 1.0} PREDS {{772 0 0 0-1062 {}} {129 0 0 0-1061 {}} {258 0 0 0-1055 {}} {256 0 0 0-1054 {}} {256 0 0 0-783 {}} {256 0 0 0-795 {}}} SUCCS {{774 0 0 0-795 {}} {774 0 0 0-783 {}} {774 0 0 0-1054 {}} {772 0 0 0-1062 {}}} CYCLES {}}
set a(0-782) {CHI {0-795 0-796 0-797 0-798 0-783 0-1054 0-1055 0-1056 0-1057 0-1058 0-1059 0-1060 0-1061 0-1062} ITERATIONS 14 RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {1950200 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 28 TOTAL_CYCLES_IN 28 TOTAL_CYCLES_UNDER 1950172 TOTAL_CYCLES 1950200 NAME STAGE_LOOP TYPE LOOP DELAY {19502010.00 ns} PAR 0-781 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-295 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-794 {}} {130 0 0 0-793 {}} {130 0 0 0-792 {}} {130 0 0 0-790 {}} {130 0 0 0-789 {}} {258 0 0 0-788 {}}} SUCCS {{772 0 0 0-794 {}} {131 0 0 0-1063 {}} {130 0 0 0-1064 {}} {130 0 0 0-1065 {}} {130 0 0 0-1066 {}} {130 0 0 0-1067 {}} {130 0 0 0-1068 {}} {130 0 0 0-1069 {}} {130 0 0 0-1070 {}} {130 0 0 0-1071 {}} {130 0 0 0-1072 {}} {130 0 0 0-1073 {}} {130 0 0 0-1074 {}} {130 0 0 0-1075 {}} {130 0 0 0-1076 {}} {130 0 0 0-1077 {}} {130 0 0 0-1078 {}} {130 0 0 0-1079 {}} {130 0 0 0-1080 {}}} CYCLES {}}
set a(0-1063) {AREA_SCORE {} NAME DataOut TYPE {C-CORE PORT} PAR 0-781 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-296 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{131 0 0 0-782 {}} {130 0 0 0-793 {}}} SUCCS {} CYCLES {}}
set a(0-1064) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_out_wait(18) QUANTITY 1 NAME if:io_write(complete) TYPE {SYNC OUT} DELAY {0.00 ns} PAR 0-781 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-297 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{130 0 0 0-782 {}} {130 0 0 0-793 {}}} SUCCS {{66 0 0 0-1067 {}} {66 0 0 0-1070 {}} {66 0 0 0-1073 {}} {66 0 0 0-1076 {}} {66 0 0 0-1079 {}}} CYCLES {}}
set a(0-1065) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-781 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-298 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{130 0 0 0-782 {}} {146 0 0 0-793 {}}} SUCCS {} CYCLES {}}
set a(0-1066) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-781 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-299 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-782 {}} {128 0 0 0-1067 {}}} SUCCS {{259 0 0 0-1067 {}}} CYCLES {}}
set a(0-1067) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-781 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-300 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-1067 {}} {259 0 0 0-1066 {}} {66 0 0 0-1064 {}} {130 0 0 0-782 {}} {66 0 0 0-791 {}}} SUCCS {{128 0 0 0-1066 {}} {772 0 0 0-1067 {}} {259 0 0 0-1068 {}}} CYCLES {}}
set a(0-1068) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-781 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-301 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-1067 {}} {130 0 0 0-782 {}}} SUCCS {} CYCLES {}}
set a(0-1069) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-781 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-302 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-782 {}} {128 0 0 0-1070 {}}} SUCCS {{259 0 0 0-1070 {}}} CYCLES {}}
set a(0-1070) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle:io_sync(twiddle:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-781 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-303 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-1070 {}} {259 0 0 0-1069 {}} {66 0 0 0-1064 {}} {130 0 0 0-782 {}} {66 0 0 0-791 {}}} SUCCS {{128 0 0 0-1069 {}} {772 0 0 0-1070 {}} {259 0 0 0-1071 {}}} CYCLES {}}
set a(0-1071) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-781 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-304 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-1070 {}} {130 0 0 0-782 {}}} SUCCS {} CYCLES {}}
set a(0-1072) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-781 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-305 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-782 {}} {128 0 0 0-1073 {}}} SUCCS {{259 0 0 0-1073 {}}} CYCLES {}}
set a(0-1073) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME r:io_sync(r:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-781 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-306 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-1073 {}} {259 0 0 0-1072 {}} {66 0 0 0-1064 {}} {130 0 0 0-782 {}} {66 0 0 0-791 {}} {256 0 0 0-789 {}}} SUCCS {{774 0 0 0-789 {}} {128 0 0 0-1072 {}} {772 0 0 0-1073 {}} {259 0 0 0-1074 {}}} CYCLES {}}
set a(0-1074) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-781 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-307 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-1073 {}} {130 0 0 0-782 {}}} SUCCS {} CYCLES {}}
set a(0-1075) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-781 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-308 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-782 {}} {128 0 0 0-1076 {}}} SUCCS {{259 0 0 0-1076 {}}} CYCLES {}}
set a(0-1076) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-781 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-309 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-1076 {}} {259 0 0 0-1075 {}} {66 0 0 0-1064 {}} {130 0 0 0-782 {}} {66 0 0 0-791 {}} {256 0 0 0-788 {}}} SUCCS {{774 0 0 0-788 {}} {128 0 0 0-1075 {}} {772 0 0 0-1076 {}} {259 0 0 0-1077 {}}} CYCLES {}}
set a(0-1077) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-781 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-310 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-1076 {}} {130 0 0 0-782 {}}} SUCCS {} CYCLES {}}
set a(0-1078) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-781 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-311 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-782 {}} {128 0 0 0-1079 {}}} SUCCS {{259 0 0 0-1079 {}}} CYCLES {}}
set a(0-1079) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME vec:io_sync(vec:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-781 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-312 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-1079 {}} {259 0 0 0-1078 {}} {66 0 0 0-1064 {}} {130 0 0 0-782 {}} {66 0 0 0-791 {}}} SUCCS {{128 0 0 0-1078 {}} {772 0 0 0-1079 {}} {259 0 0 0-1080 {}}} CYCLES {}}
set a(0-1080) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-781 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-313 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-1079 {}} {130 0 0 0-782 {}}} SUCCS {} CYCLES {}}
set a(0-781) {CHI {0-788 0-789 0-790 0-791 0-792 0-793 0-794 0-782 0-1063 0-1064 0-1065 0-1066 0-1067 0-1068 0-1069 0-1070 0-1071 0-1072 0-1073 0-1074 0-1075 0-1076 0-1077 0-1078 0-1079 0-1080} ITERATIONS Infinite LATENCY {1950197 ?} RESET_LATENCY {0 ?} CSTEPS 3 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {1950203 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 1950200 TOTAL_CYCLES 1950203 NAME main TYPE LOOP DELAY {19502040.00 ns} PAR 0-780 XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-314 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-780) {CHI 0-781 ITERATIONS Infinite LATENCY {1950197 ?} RESET_LATENCY {0 ?} CSTEPS 0 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {1950203 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 1950203 TOTAL_CYCLES 1950203 NAME core:rlp TYPE LOOP DELAY {19502040.00 ns} PAR {} XREFS 9cacfe46-97bd-42ab-bf14-ddf6f9be105a-315 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-780-TOTALCYCLES) {1950203}
set a(0-780-QMOD) {ccs_in(14,32) 0-788 ccs_in(15,32) 0-789 ccs_sync_in_wait(12) 0-791 mgc_shift_l(1,0,4,15) 0-796 mgc_add(4,0,1,1,4) {0-803 0-1055} mgc_shift_l(1,0,4,14) {0-804 0-869 0-928} mgc_mul(13,0,13,0,13) 0-807 BLOCK_DPRAM_RBW_DUAL_rwport(16,14,32,16384,16384,32,1) {0-809 0-874 0-934 0-998} BLOCK_DPRAM_RBW_DUAL_rwport(17,14,32,16384,16384,32,1) {0-811 0-875 0-936 0-999} mgc_add(12,0,12,0,12) 0-817 BLOCK_DPRAM_RBW_DUAL_rwport(13,14,32,16384,16384,32,1) {0-821 0-830 0-839 0-852 0-883 0-892 0-898 0-911 0-947 0-956 0-965 0-978 0-1007 0-1016 0-1022 0-1035} mgc_add(14,0,14,0,14) {0-826 0-829 0-882 0-888 0-891 0-952 0-955 0-1006 0-1012 0-1015} mgc_add(32,0,32,0,32) {0-831 0-841 0-893 0-900 0-957 0-967 0-1017 0-1024} modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() {0-834 0-896 0-960 0-1020} modulo_sub_221cc38820a0941d4772a0cf032267436375() {0-844 0-903 0-970 0-1027} mult_a1e233277d0d5c0cfe721a9995382bef70e4() {0-850 0-909 0-976 0-1033} mgc_add(15,0,14,0,15) {0-855 0-865 0-914 0-924 0-981 0-1038} mgc_mul(14,0,14,0,14) {0-873 0-932 0-997} mgc_add(13,0,13,0,13) {0-943 0-990} mgc_add(12,0,2,1,13) 0-1044 mgc_add(15,0,15,0,15) 0-1050 mgc_add(5,0,2,1,5) 0-1058 ccs_sync_out_wait(18) 0-1064 mgc_io_sync(0) {0-1067 0-1070 0-1073 0-1076 0-1079}}
set a(0-780-PROC_NAME) {core}
set a(0-780-HIER_NAME) {/inPlaceNTT_DIF_precomp/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-780}

