Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 123f7e4327144e518488ec2dbcb0799c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_DigitalTimer_behav xil_defaultlib.tb_DigitalTimer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'mode' [E:/Desktop/DLCO/Experiments/Project2_timing_logic/lab2/DigitalTimer.v:136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'cnt_set' [E:/Desktop/DLCO/Experiments/Project2_timing_logic/lab2/DigitalTimer.v:137]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'mode' [E:/Desktop/DLCO/Experiments/Project2_timing_logic/lab2/DigitalTimer.v:146]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'cnt_set' [E:/Desktop/DLCO/Experiments/Project2_timing_logic/lab2/DigitalTimer.v:147]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'mode' [E:/Desktop/DLCO/Experiments/Project2_timing_logic/lab2/DigitalTimer.v:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'cnt_set' [E:/Desktop/DLCO/Experiments/Project2_timing_logic/lab2/DigitalTimer.v:168]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'mode' [E:/Desktop/DLCO/Experiments/Project2_timing_logic/lab2/DigitalTimer.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'cnt_set' [E:/Desktop/DLCO/Experiments/Project2_timing_logic/lab2/DigitalTimer.v:157]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Code/Verilog/project_2_3_clock/project_2_3_clock.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Code/Verilog/project_2_3_clock/project_2_3_clock.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.freq_div(FREQ_OUT=10000000)
Compiling module xil_defaultlib.counter_100
Compiling module xil_defaultlib.counter_60
Compiling module xil_defaultlib.counter_24
Compiling module xil_defaultlib.hex2seg
Compiling module xil_defaultlib.shine_per_sec_default
Compiling module xil_defaultlib.DigitalTimer
Compiling module xil_defaultlib.tb_DigitalTimer
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_DigitalTimer_behav
