# Reading C:/questasim64_10.7c/tcl/vsim/pref.tcl
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do CPLD_CONTROL_tb_func.do
# Courier New Cyr
# 9
# normal
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:43:47 on Mar 09,2023
# vlog -reportprogress 300 ../../hdl/verilog/LED_driver.v 
# -- Compiling module LED_driver
# 
# Top level modules:
# 	LED_driver
# End time: 11:43:47 on Mar 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:43:47 on Mar 09,2023
# vlog -reportprogress 300 ../../hdl/verilog/Temp_sensor_model.v 
# -- Compiling module Temp_sensor_model
# 
# Top level modules:
# 	Temp_sensor_model
# End time: 11:43:48 on Mar 09,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:43:48 on Mar 09,2023
# vlog -reportprogress 300 ../../hdl/verilog/CPLD_CONTROL.v 
# -- Compiling module CPLD_CONTROL
# ** Error: (vlog-13069) ** while parsing macro expansion: 'C_MAX_TEMP' starting at ../../hdl/verilog/CPLD_CONTROL.v(69)
# ** at ../../hdl/verilog/CPLD_CONTROL.v(69): near "<": syntax error, unexpected '<'.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'FILTER_LENGTH' starting at ../../hdl/verilog/CPLD_CONTROL.v(73)
# ** at ../../hdl/verilog/CPLD_CONTROL.v(73): near "<": syntax error, unexpected '<'.
# ** Error: (vlog-13032) ../../hdl/verilog/CPLD_CONTROL.v(76): near "logic": Syntax error.
# ** Error: (vlog-13032) ../../hdl/verilog/CPLD_CONTROL.v(83): near "logic": Syntax error.
# ** Warning: ../../hdl/verilog/CPLD_CONTROL.v(91): (vlog-2260) SystemVerilog feature "reg" encountered in Verilog context.
# ** Warning: ../../hdl/verilog/CPLD_CONTROL.v(92): (vlog-2260) SystemVerilog feature "reg" encountered in Verilog context.
# ** Warning: ../../hdl/verilog/CPLD_CONTROL.v(94): (vlog-2260) SystemVerilog feature "reg" encountered in Verilog context.
# ** Warning: ../../hdl/verilog/CPLD_CONTROL.v(95): (vlog-2260) SystemVerilog feature "reg" encountered in Verilog context.
# ** Warning: ../../hdl/verilog/CPLD_CONTROL.v(96): (vlog-2260) SystemVerilog feature "reg" encountered in Verilog context.
# ** Warning: ../../hdl/verilog/CPLD_CONTROL.v(97): (vlog-2260) SystemVerilog feature "reg" encountered in Verilog context.
# ** Warning: ../../hdl/verilog/CPLD_CONTROL.v(98): (vlog-2260) SystemVerilog feature "reg" encountered in Verilog context.
# ** Warning: ../../hdl/verilog/CPLD_CONTROL.v(99): (vlog-2260) SystemVerilog feature "reg" encountered in Verilog context.
# ** Warning: ../../hdl/verilog/CPLD_CONTROL.v(100): (vlog-2260) SystemVerilog feature "reg" encountered in Verilog context.
# ** Warning: ../../hdl/verilog/CPLD_CONTROL.v(102): (vlog-2260) SystemVerilog feature "reg" encountered in Verilog context.
# ** Warning: ../../hdl/verilog/CPLD_CONTROL.v(103): (vlog-2260) SystemVerilog feature "reg" encountered in Verilog context.
# ** Warning: ../../hdl/verilog/CPLD_CONTROL.v(104): (vlog-2260) SystemVerilog feature "reg" encountered in Verilog context.
# ** Warning: ../../hdl/verilog/CPLD_CONTROL.v(106): (vlog-2260) SystemVerilog feature "reg" encountered in Verilog context.
# ** Warning: ../../hdl/verilog/CPLD_CONTROL.v(107): (vlog-2260) SystemVerilog feature "reg" encountered in Verilog context.
# ** Warning: ../../hdl/verilog/CPLD_CONTROL.v(109): (vlog-2260) SystemVerilog feature "reg" encountered in Verilog context.
# ** Warning: ../../hdl/verilog/CPLD_CONTROL.v(110): (vlog-2260) SystemVerilog feature "reg" encountered in Verilog context.
# ** Warning: ../../hdl/verilog/CPLD_CONTROL.v(111): (vlog-2260) SystemVerilog feature "reg" encountered in Verilog context.
# ** Warning: ../../hdl/verilog/CPLD_CONTROL.v(113): (vlog-2260) SystemVerilog feature "reg" encountered in Verilog context.
# ** Warning: ../../hdl/verilog/CPLD_CONTROL.v(114): (vlog-2260) SystemVerilog feature "reg" encountered in Verilog context.
# ** Warning: ../../hdl/verilog/CPLD_CONTROL.v(116): (vlog-2260) SystemVerilog feature "reg" encountered in Verilog context.
# ** Warning: ../../hdl/verilog/CPLD_CONTROL.v(117): (vlog-2260) SystemVerilog feature "reg" encountered in Verilog context.
# ** Warning: ../../hdl/verilog/CPLD_CONTROL.v(118): (vlog-2260) SystemVerilog feature "reg" encountered in Verilog context.
# ** Warning: ../../hdl/verilog/CPLD_CONTROL.v(121): (vlog-2260) SystemVerilog feature "reg" encountered in Verilog context.
# ** Error: (vlog-13069) ** while parsing macro expansion: 'C_TEMPERATURE_DATA_WL' starting at ../../hdl/verilog/CPLD_CONTROL.v(121)
# ** at ../../hdl/verilog/CPLD_CONTROL.v(121): near "<": syntax error, unexpected '<'.
# ** Warning: ../../hdl/verilog/CPLD_CONTROL.v(123): (vlog-2260) SystemVerilog feature "reg" encountered in Verilog context.
# ** Warning: ../../hdl/verilog/CPLD_CONTROL.v(124): (vlog-2260) SystemVerilog feature "reg" encountered in Verilog context.
# ** Warning: ../../hdl/verilog/CPLD_CONTROL.v(125): (vlog-2260) SystemVerilog feature "reg" encountered in Verilog context.
# ** Warning: ../../hdl/verilog/CPLD_CONTROL.v(127): (vlog-2260) SystemVerilog feature "reg" encountered in Verilog context.
# ** Error: (vlog-13069) ../../hdl/verilog/CPLD_CONTROL.v(148): near "posedge": syntax error, unexpected posedge.
# ** Error: (vlog-13069) ../../hdl/verilog/CPLD_CONTROL.v(158): near "posedge": syntax error, unexpected posedge.
# ** Error: (vlog-13069) ../../hdl/verilog/CPLD_CONTROL.v(174): near "posedge": syntax error, unexpected posedge.
# ** Error: ../../hdl/verilog/CPLD_CONTROL.v(185): '(null)' is an invalid type in Generate loop. Must be a genvar.
# ** Error: (vlog-13069) ../../hdl/verilog/CPLD_CONTROL.v(191): near "posedge": syntax error, unexpected posedge.
# ** Error: (vlog-13069) ../../hdl/verilog/CPLD_CONTROL.v(201): near "posedge": syntax error, unexpected posedge.
# ** Error: (vlog-13069) ../../hdl/verilog/CPLD_CONTROL.v(215): near "posedge": syntax error, unexpected posedge.
# ** Error: (vlog-13069) ../../hdl/verilog/CPLD_CONTROL.v(223): near "posedge": syntax error, unexpected posedge.
# ** Error: ../../hdl/verilog/CPLD_CONTROL.v(246): Declarations not allowed in unnamed block.
# ** Error: (vlog-13069) ../../hdl/verilog/CPLD_CONTROL.v(316): near "(": syntax error, unexpected '(', expecting '\''.
# ** Error: (vlog-13069) ../../hdl/verilog/CPLD_CONTROL.v(330): near "negedge": syntax error, unexpected negedge.
# ** Error: (vlog-13069) ../../hdl/verilog/CPLD_CONTROL.v(336): near "else": syntax error, unexpected else.
# ** Error: ../../hdl/verilog/CPLD_CONTROL.v(338): (vlog-13205) Syntax error found in the scope following 'RX_sinchro_signal'. Is there a missing '::'?
# End time: 11:43:48 on Mar 09,2023, Elapsed time: 0:00:00
# Errors: 18, Warnings: 27
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./CPLD_CONTROL_tb_func.do line 7
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog ../../hdl/verilog/CPLD_CONTROL.v"
