[Inputs]
clk
clk_ppi
data_ppi2
data_ppi3
data_ppi4
data_ppi5
data_ppi6
data_ppi7
=data_ppi1[7:0]=
[Outputs]
fs1
fs2
fs3
we_a
time_setup
we_dds
dds_update
cs_izl
cs_get
cs_615
out_fs1
=data_ram[15:0]=
=addr_ram[7:0]=
=s[7:0]=
=min[7:0]=
=h[7:0]=
=dni[7:0]=
=bus8[7:0]=
[BiDir]
[ATTRIBUTES]
VeriModel PPI_Resiver

