<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4536" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4536{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_4536{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_4536{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4536{left:78px;bottom:998px;letter-spacing:-0.19px;}
#t5_4536{left:140px;bottom:998px;letter-spacing:-0.13px;}
#t6_4536{left:189px;bottom:998px;letter-spacing:-0.13px;}
#t7_4536{left:424px;bottom:998px;letter-spacing:-0.14px;}
#t8_4536{left:689px;bottom:998px;letter-spacing:-0.11px;}
#t9_4536{left:689px;bottom:981px;letter-spacing:-0.1px;}
#ta_4536{left:689px;bottom:959px;letter-spacing:-0.11px;}
#tb_4536{left:689px;bottom:943px;letter-spacing:-0.14px;}
#tc_4536{left:689px;bottom:926px;letter-spacing:-0.12px;}
#td_4536{left:689px;bottom:909px;letter-spacing:-0.13px;}
#te_4536{left:689px;bottom:892px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tf_4536{left:189px;bottom:868px;}
#tg_4536{left:424px;bottom:868px;letter-spacing:-0.14px;}
#th_4536{left:424px;bottom:846px;letter-spacing:-0.11px;}
#ti_4536{left:424px;bottom:830px;letter-spacing:-0.12px;}
#tj_4536{left:189px;bottom:805px;}
#tk_4536{left:424px;bottom:805px;letter-spacing:-0.13px;}
#tl_4536{left:424px;bottom:784px;letter-spacing:-0.12px;word-spacing:-0.55px;}
#tm_4536{left:424px;bottom:767px;letter-spacing:-0.12px;}
#tn_4536{left:424px;bottom:745px;letter-spacing:-0.12px;}
#to_4536{left:424px;bottom:729px;letter-spacing:-0.1px;}
#tp_4536{left:189px;bottom:704px;letter-spacing:-0.11px;}
#tq_4536{left:424px;bottom:704px;letter-spacing:-0.12px;}
#tr_4536{left:78px;bottom:680px;letter-spacing:-0.19px;}
#ts_4536{left:140px;bottom:680px;letter-spacing:-0.14px;}
#tt_4536{left:189px;bottom:680px;letter-spacing:-0.14px;}
#tu_4536{left:424px;bottom:680px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tv_4536{left:689px;bottom:680px;letter-spacing:-0.12px;}
#tw_4536{left:689px;bottom:663px;letter-spacing:-0.12px;}
#tx_4536{left:689px;bottom:646px;letter-spacing:-0.13px;}
#ty_4536{left:689px;bottom:629px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tz_4536{left:689px;bottom:613px;letter-spacing:-0.13px;}
#t10_4536{left:689px;bottom:596px;letter-spacing:-0.15px;}
#t11_4536{left:189px;bottom:571px;}
#t12_4536{left:424px;bottom:571px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t13_4536{left:424px;bottom:550px;letter-spacing:-0.1px;}
#t14_4536{left:424px;bottom:533px;letter-spacing:-0.13px;}
#t15_4536{left:424px;bottom:512px;letter-spacing:-0.11px;}
#t16_4536{left:424px;bottom:495px;letter-spacing:-0.13px;}
#t17_4536{left:424px;bottom:478px;letter-spacing:-0.11px;}
#t18_4536{left:689px;bottom:571px;letter-spacing:-0.12px;}
#t19_4536{left:689px;bottom:554px;letter-spacing:-0.14px;}
#t1a_4536{left:189px;bottom:454px;}
#t1b_4536{left:424px;bottom:454px;letter-spacing:-0.16px;}
#t1c_4536{left:424px;bottom:432px;letter-spacing:-0.11px;}
#t1d_4536{left:424px;bottom:415px;letter-spacing:-0.1px;}
#t1e_4536{left:424px;bottom:394px;letter-spacing:-0.11px;word-spacing:-0.38px;}
#t1f_4536{left:424px;bottom:377px;letter-spacing:-0.13px;}
#t1g_4536{left:689px;bottom:454px;letter-spacing:-0.14px;}
#t1h_4536{left:689px;bottom:432px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1i_4536{left:689px;bottom:415px;letter-spacing:-0.11px;}
#t1j_4536{left:189px;bottom:353px;}
#t1k_4536{left:424px;bottom:353px;letter-spacing:-0.15px;}
#t1l_4536{left:424px;bottom:331px;letter-spacing:-0.12px;}
#t1m_4536{left:424px;bottom:315px;letter-spacing:-0.12px;}
#t1n_4536{left:689px;bottom:353px;letter-spacing:-0.11px;}
#t1o_4536{left:189px;bottom:290px;}
#t1p_4536{left:424px;bottom:290px;letter-spacing:-0.13px;}
#t1q_4536{left:424px;bottom:269px;letter-spacing:-0.11px;}
#t1r_4536{left:424px;bottom:252px;letter-spacing:-0.12px;}
#t1s_4536{left:689px;bottom:290px;letter-spacing:-0.08px;}
#t1t_4536{left:689px;bottom:273px;letter-spacing:-0.13px;}
#t1u_4536{left:689px;bottom:257px;letter-spacing:-0.15px;}
#t1v_4536{left:189px;bottom:228px;letter-spacing:-0.11px;}
#t1w_4536{left:424px;bottom:228px;letter-spacing:-0.12px;}
#t1x_4536{left:78px;bottom:203px;letter-spacing:-0.19px;}
#t1y_4536{left:140px;bottom:203px;letter-spacing:-0.14px;}
#t1z_4536{left:189px;bottom:203px;letter-spacing:-0.14px;}
#t20_4536{left:424px;bottom:203px;letter-spacing:-0.13px;}
#t21_4536{left:689px;bottom:203px;letter-spacing:-0.17px;}
#t22_4536{left:189px;bottom:179px;letter-spacing:-0.14px;}
#t23_4536{left:424px;bottom:179px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t24_4536{left:189px;bottom:154px;letter-spacing:-0.15px;}
#t25_4536{left:424px;bottom:154px;letter-spacing:-0.11px;}
#t26_4536{left:689px;bottom:154px;letter-spacing:-0.12px;}
#t27_4536{left:308px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t28_4536{left:384px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t29_4536{left:99px;bottom:1063px;letter-spacing:-0.11px;}
#t2a_4536{left:100px;bottom:1046px;letter-spacing:-0.13px;}
#t2b_4536{left:191px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t2c_4536{left:239px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2d_4536{left:489px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2e_4536{left:739px;bottom:1046px;letter-spacing:-0.16px;}
#t2f_4536{left:82px;bottom:1022px;letter-spacing:-0.17px;}
#t2g_4536{left:128px;bottom:1022px;letter-spacing:-0.13px;}

.s1_4536{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4536{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4536{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4536{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4536{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4536" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4536Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4536" style="-webkit-user-select: none;"><object width="935" height="1210" data="4536/4536.svg" type="image/svg+xml" id="pdf4536" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4536" class="t s1_4536">2-14 </span><span id="t2_4536" class="t s1_4536">Vol. 4 </span>
<span id="t3_4536" class="t s2_4536">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4536" class="t s3_4536">122H </span><span id="t5_4536" class="t s3_4536">290 </span><span id="t6_4536" class="t s3_4536">IA32_TSX_CTRL </span><span id="t7_4536" class="t s3_4536">IA32_TSX_CTRL </span><span id="t8_4536" class="t s3_4536">Thread scope. Not </span>
<span id="t9_4536" class="t s3_4536">architecturally serializing. </span>
<span id="ta_4536" class="t s3_4536">Available when </span>
<span id="tb_4536" class="t s3_4536">CPUID.ARCH_CAP(EAX=7H, </span>
<span id="tc_4536" class="t s3_4536">ECX = 0):EDX[29] = 1 and </span>
<span id="td_4536" class="t s3_4536">IA32_ARCH_CAPABILITIES. </span>
<span id="te_4536" class="t s3_4536">bit 7 = 1. </span>
<span id="tf_4536" class="t s3_4536">0 </span><span id="tg_4536" class="t s3_4536">RTM_DISABLE </span>
<span id="th_4536" class="t s3_4536">When set to 1, XBEGIN will always abort </span>
<span id="ti_4536" class="t s3_4536">with EAX code 0. </span>
<span id="tj_4536" class="t s3_4536">1 </span><span id="tk_4536" class="t s3_4536">TSX_CPUID_CLEAR </span>
<span id="tl_4536" class="t s3_4536">When set to 1, CPUID.07H.EBX.RTM [bit 11] </span>
<span id="tm_4536" class="t s3_4536">and CPUID.07H.EBX.HLE [bit 4] report 0. </span>
<span id="tn_4536" class="t s3_4536">When set to 0 and the SKU supports TSX, </span>
<span id="to_4536" class="t s3_4536">these bits will return 1. </span>
<span id="tp_4536" class="t s3_4536">63:2 </span><span id="tq_4536" class="t s3_4536">Reserved </span>
<span id="tr_4536" class="t s3_4536">123H </span><span id="ts_4536" class="t s3_4536">291 </span><span id="tt_4536" class="t s3_4536">IA32_MCU_OPT_CTRL </span><span id="tu_4536" class="t s3_4536">Microcode Update Option Control (R/W) </span><span id="tv_4536" class="t s3_4536">If CPUID.(EAX=07H, </span>
<span id="tw_4536" class="t s3_4536">ECX=0):EDX[9]=1 or </span>
<span id="tx_4536" class="t s3_4536">IA32_ARCH_CAPABILITIES </span>
<span id="ty_4536" class="t s3_4536">[18] = 1 or </span>
<span id="tz_4536" class="t s3_4536">IA32_ARCH_CAPABILITIES. </span>
<span id="t10_4536" class="t s3_4536">FB_CLEAR_CTRL=1 </span>
<span id="t11_4536" class="t s3_4536">0 </span><span id="t12_4536" class="t s3_4536">RNGDS_MITG_DIS (R/W) </span>
<span id="t13_4536" class="t s3_4536">If 0 (default), SRBDS mitigation is enabled </span>
<span id="t14_4536" class="t s3_4536">for RDRAND and RDSEED. </span>
<span id="t15_4536" class="t s3_4536">If 1, SRBDS mitigation is disabled for </span>
<span id="t16_4536" class="t s3_4536">RDRAND and RDSEED executed outside of </span>
<span id="t17_4536" class="t s3_4536">Intel SGX enclaves. </span>
<span id="t18_4536" class="t s3_4536">If CPUID.(EAX=07H, </span>
<span id="t19_4536" class="t s3_4536">ECX=0):EDX[9]=1 </span>
<span id="t1a_4536" class="t s3_4536">1 </span><span id="t1b_4536" class="t s3_4536">RTM_ALLOW </span>
<span id="t1c_4536" class="t s3_4536">If 0, XBEGIN will always abort with EAX </span>
<span id="t1d_4536" class="t s3_4536">code 0. </span>
<span id="t1e_4536" class="t s3_4536">If 1, XBEGIN behavior depends on the value </span>
<span id="t1f_4536" class="t s3_4536">of IA32_TSX_CTRL[RTM_DISABLE]. </span>
<span id="t1g_4536" class="t s3_4536">Read/Write </span>
<span id="t1h_4536" class="t s3_4536">Setting RTM_LOCKED </span>
<span id="t1i_4536" class="t s3_4536">prevents writes to this bit. </span>
<span id="t1j_4536" class="t s3_4536">2 </span><span id="t1k_4536" class="t s3_4536">RTM_LOCKED </span>
<span id="t1l_4536" class="t s3_4536">When 1, RTM_ALLOW is locked at zero, </span>
<span id="t1m_4536" class="t s3_4536">writes to RTM_ALLOW will be ignored. </span>
<span id="t1n_4536" class="t s3_4536">Read-Only status bit </span>
<span id="t1o_4536" class="t s3_4536">3 </span><span id="t1p_4536" class="t s3_4536">FB_CLEAR_DIS </span>
<span id="t1q_4536" class="t s3_4536">If 1, prevents the VERW instruction from </span>
<span id="t1r_4536" class="t s3_4536">performing an FB_CLEAR action. </span>
<span id="t1s_4536" class="t s3_4536">If </span>
<span id="t1t_4536" class="t s3_4536">IA32_ARCH_CAPABILITIES. </span>
<span id="t1u_4536" class="t s3_4536">FB_CLEAR_CTRL=1 </span>
<span id="t1v_4536" class="t s3_4536">63:4 </span><span id="t1w_4536" class="t s3_4536">Reserved </span>
<span id="t1x_4536" class="t s3_4536">174H </span><span id="t1y_4536" class="t s3_4536">372 </span><span id="t1z_4536" class="t s3_4536">IA32_SYSENTER_CS </span><span id="t20_4536" class="t s3_4536">SYSENTER_CS_MSR (R/W) </span><span id="t21_4536" class="t s3_4536">06_01H </span>
<span id="t22_4536" class="t s3_4536">15:0 </span><span id="t23_4536" class="t s3_4536">CS Selector. </span>
<span id="t24_4536" class="t s3_4536">31:16 </span><span id="t25_4536" class="t s3_4536">Not used. </span><span id="t26_4536" class="t s3_4536">Can be read and written. </span>
<span id="t27_4536" class="t s4_4536">Table 2-2. </span><span id="t28_4536" class="t s4_4536">IA-32 Architectural MSRs (Contd.) </span>
<span id="t29_4536" class="t s5_4536">Register </span>
<span id="t2a_4536" class="t s5_4536">Address </span>
<span id="t2b_4536" class="t s5_4536">Architectural MSR Name / Bit Fields </span>
<span id="t2c_4536" class="t s5_4536">(Former MSR Name) </span><span id="t2d_4536" class="t s5_4536">MSR/Bit Description </span><span id="t2e_4536" class="t s5_4536">Comment </span>
<span id="t2f_4536" class="t s5_4536">Hex </span><span id="t2g_4536" class="t s5_4536">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
