$date
	Tue Oct 09 09:32:06 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100fs
$end
$scope module tb_mitll_dfft $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var reg 1 $ errorsignal_clk $end
$var reg 1 % errorsignal_in $end
$var reg 1 ! out $end
$var integer 32 & cell_state [31:0] $end
$var real 1 ' ct_state0_clk_in $end
$var real 1 ( ct_state1_clk_in $end
$var real 1 ) ct_state1_in_in $end
$var real 1 * delay_state1_clk_out $end
$var integer 32 + outfile [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
r6.5 *
r8.699999999999999 )
r3.3 (
r2.2 '
b0 &
0%
0$
0#
0"
0!
$end
#200
b1 &
1#
#300
1%
0#
#387
0%
#400
1%
b0 &
1"
#433
0%
#465
1!
#500
1%
0"
#522
0%
#600
