Release 6.3.03i - xst G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.55 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.55 s | Elapsed : 0.00 / 1.00 s
 
--> Reading design: tri_level_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : tri_level_module.prj
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : 

---- Target Parameters
Output File Name                   : tri_level_module
Output Format                      : NGC
Target Device                      : xc3s200-5-pq208

---- Source Options
Top Module Name                    : tri_level_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : One-Hot
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : tri_level_module.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
Optimize Instantiated Primitives   : YES

=========================================================================

Setting FSM Encoding Algorithm to : ONE


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/analog_levels.vhd in Library work.
Architecture behavioral of Entity analog_levels is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_statemachine.vhd in Library work.
Architecture behavioral of Entity sync_statemachine is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd in Library work.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 274. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 276. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 278. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 280. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 299. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 301. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 303. Choice conv_std_logic_vector is not a locally static expression.
WARNING:HDLParsers:817 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd Line 308. Choice conv_std_logic_vector is not a locally static expression.
Architecture behavioral of Entity tri_level_timer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd in Library work.
Architecture behavioral of Entity frame_sync_delay is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd in Library work.
Architecture behavioral of Entity serial_interface is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd in Library work.
Entity <tri_level_channel> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd in Library work.
Architecture behavioral of Entity tri_level_module is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_module> (Architecture <behavioral>).
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd line 237: Generating a Black Box for component <BUFG>.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd line 243: Generating a Black Box for component <BUFG>.
Entity <tri_level_module> analyzed. Unit <tri_level_module> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2250
	count_val2 = 2750
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 1375
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count0> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 2750
	count_val2 = 3600
	bits1 = 12
	bits2 = 12
Entity <period_dual_count> analyzed. Unit <period_dual_count2> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen1> generated.

Analyzing generic Entity <period_dual_count> (Architecture <behavioral>).
	count_val1 = 3375
	count_val2 = 7040
	bits1 = 12
	bits2 = 13
Entity <period_dual_count> analyzed. Unit <period_dual_count3> generated.

Analyzing Entity <reset_sequencer> (Architecture <behavioral>).
Entity <reset_sequencer> analyzed. Unit <reset_sequencer> generated.

Analyzing Entity <tri_level_channel> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <clk>.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'divclk' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'spldivdowncount' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'lineclock' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'linie' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'frameclock' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'frame_db' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'linebegin' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'linemid' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'noofpulses' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'pulsetype' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'spldivcnt_active' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'divsig' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'clksync' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'smclk' of component 'Tri_level_timer'.
WARNING:Xst:754 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected inout port 'lvlsample_db' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'statecounter' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'state_db' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'f74_db' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'sync_sim' of component 'Tri_level_timer'.
WARNING:Xst:753 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 177: Unconnected output port 'sync_t_sim' of component 'Tri_level_timer'.
WARNING:Xst:766 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd line 232: Generating a Black Box for component <bufgmux>.
Entity <tri_level_channel> analyzed. Unit <tri_level_channel> generated.

Analyzing Entity <Tri_level_timer> (Architecture <behavioral>).
INFO:Xst:1304 - Contents of register <pulse_type> in unit <Tri_level_timer> never changes during circuit operation. The register is replaced by logic.
Entity <Tri_level_timer> analyzed. Unit <Tri_level_timer> generated.

Analyzing Entity <sync_statemachine> (Architecture <behavioral>).
Entity <sync_statemachine> analyzed. Unit <sync_statemachine> generated.

Analyzing Entity <analog_levels> (Architecture <behavioral>).
Entity <analog_levels> analyzed. Unit <analog_levels> generated.

Analyzing Entity <frame_sync_delay> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd line 88: The following signals are missing in the process sensitivity list:
   div10_11_i, spl_div_i, lpf_i.
INFO:Xst:1304 - Contents of register <double_clk_count> in unit <frame_sync_delay> never changes during circuit operation. The register is replaced by logic.
Entity <frame_sync_delay> analyzed. Unit <frame_sync_delay> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd line 151: The following signals are missing in the process sensitivity list:
   phasedelay, sysclk_sel, sync_mode, spl_div, scan_method, lpf_msb, lpf, framerate_x2, fr_ref_sel.
Entity <serial_interface> analyzed. Unit <serial_interface> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <analog_levels>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/analog_levels.vhd.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | f74 (rising_edge)                              |
    | Reset              | tsg_reset (negative)                           |
    | Reset type         | asynchronous                                   |
    | Reset State        | nulniveau                                      |
    | Power Up State     | negativ                                        |
    | Encoding           | one-hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <tsg_out>.
    Found 1-bit register for signal <f74>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <analog_levels> synthesized.


Synthesizing Unit <sync_statemachine>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_statemachine.vhd.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 7                                              |
    | Clock              | sm_clk (rising_edge)                           |
    | Reset              | mreset (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | positive1                                      |
    | Power Up State     | negative1                                      |
    | Encoding           | one-hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <tsg_ok>.
    Found 3-bit register for signal <state_db>.
    Found 1-bit register for signal <lvlsample_db>.
    Found 6-bit subtractor for signal <$n0022> created at line 122.
    Found 1-bit register for signal <clk_sync>.
    Found 2-bit register for signal <div>.
    Found 6-bit register for signal <state_counter>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_t>.
    Found 1-bit register for signal <tsg_level>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_statemachine> synthesized.


Synthesizing Unit <serial_interface>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/serial_interface.vhd.
    Found 24-bit register for signal <phasedelay_o>.
    Found 2-bit register for signal <sync_mode_o>.
    Found 1-bit register for signal <sysclk_sel_o>.
    Found 1-bit register for signal <framerate_x2_o>.
    Found 2-bit register for signal <fr_ref_sel_o>.
    Found 1-bit register for signal <scan_method_o>.
    Found 11-bit register for signal <lpf_o>.
    Found 1-bit register for signal <div10_11_o>.
    Found 10-bit register for signal <spl_div_o>.
    Found 6-bit up counter for signal <bitptr>.
    Found 1-bit register for signal <lpf_msb>.
    Found 1-bit register for signal <param_valid>.
    Found 24-bit register for signal <phasedelay>.
    Found 1-bit register for signal <scan_method>.
    Found 10-bit register for signal <spl_div>.
    Found 2-bit register for signal <sync_mode>.
    Found 1-bit register for signal <sysclk_sel>.
    Summary:
	inferred   1 Counter(s).
	inferred  40 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <frame_sync_delay>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/frame_sync_delay.vhd.
    Found 1-bit register for signal <frame_sync_o>.
    Found 4-bit subtractor for signal <$n0025> created at line 123.
    Found 10-bit subtractor for signal <$n0028> created at line 119.
    Found 11-bit subtractor for signal <$n0031> created at line 115.
    Found 1-bit register for signal <counting>.
    Found 24-bit down counter for signal <delay_count>.
    Found 4-bit register for signal <div10_11_count>.
    Found 11-bit register for signal <frame_count>.
    Found 10-bit register for signal <line_count>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sync_delayed>.
    Found 1-bit register for signal <sync_waiting>.
    Summary:
	inferred   1 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
Unit <frame_sync_delay> synthesized.


Synthesizing Unit <Tri_level_timer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_timer.vhd.
    Found 1-bit register for signal <last_count>.
    Found 11-bit comparator not equal for signal <$n0030> created at line 207.
    Found 11-bit comparator equal for signal <$n0036> created at line 343.
    Found 11-bit adder for signal <$n0042> created at line 208.
    Found 2-bit adder for signal <$n0044> created at line 226.
    Found 4-bit up counter for signal <div>.
    Found 1-bit register for signal <f148_div>.
    Found 2-bit register for signal <frame>.
    Found 1-bit register for signal <frame_clock>.
    Found 1-bit register for signal <frame_cond>.
    Found 11-bit register for signal <line>.
    Found 1-bit register for signal <line_begin>.
    Found 1-bit register for signal <line_clock>.
    Found 1-bit register for signal <line_cond>.
    Found 1-bit register for signal <line_mid>.
    Found 1-bit register for signal <no_of_pulses>.
    Found 10-bit down counter for signal <spldiv_downcount>.
    Found 14 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   2 Counter(s).
	inferred  22 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <Tri_level_timer> synthesized.


Synthesizing Unit <period_dual_count3>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit subtractor for signal <$n0022> created at line 51.
    Found 13-bit subtractor for signal <$n0027> created at line 77.
    Found 12-bit register for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 13-bit register for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <period_dual_count3> synthesized.


Synthesizing Unit <period_dual_count2>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit subtractor for signal <$n0022> created at line 51.
    Found 12-bit subtractor for signal <$n0027> created at line 77.
    Found 12-bit register for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 12-bit register for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <period_dual_count2> synthesized.


Synthesizing Unit <tri_level_channel>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_level_Channel.vhd.
WARNING:Xst:646 - Signal <last_lineframe> is assigned but never used.
WARNING:Xst:646 - Signal <last_count> is assigned but never used.
    Found 1-bit register for signal <genlock_sync>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <tri_level_channel> synthesized.


Synthesizing Unit <reset_sequencer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Reset_sequencer.vhd.
    Register <tick_160ms_o> equivalent to <tick_160ms> has been removed
    Found 1-bit register for signal <reset_genmon_o>.
    Found 1-bit register for signal <reset_genlock_o>.
    Found 6-bit down counter for signal <reset_delay_count>.
    Found 1-bit register for signal <reset_genlock>.
    Found 6-bit down counter for signal <reset_genmon_delay_count>.
    Found 1-bit register for signal <tick_160ms>.
    Found 25-bit down counter for signal <tick_160ms_count>.
    Summary:
	inferred   3 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <reset_sequencer> synthesized.


Synthesizing Unit <sync_genlock_regen1>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  14 D-type flip-flop(s).
Unit <sync_genlock_regen1> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/sync_genlock_regen.vhd.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <genlock_resync>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_delayed_1>.
    Found 1-bit register for signal <sync_delayed_2>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed_1>.
    Found 1-bit register for signal <sync_pulse_delayed_2>.
    Found 1-bit register for signal <sync_pulse_delayed_3>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_mid>.
    Summary:
	inferred   1 Counter(s).
	inferred  14 D-type flip-flop(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <period_dual_count0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit down counter for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 12-bit down counter for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <period_dual_count0> synthesized.


Synthesizing Unit <period_dual_count>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/period_dual_count.vhd.
    Found 1-bit register for signal <sync_o>.
    Found 12-bit subtractor for signal <$n0022> created at line 51.
    Found 12-bit subtractor for signal <$n0027> created at line 77.
    Found 12-bit register for signal <count1>.
    Found 1-bit register for signal <count1_zero>.
    Found 12-bit register for signal <count2>.
    Found 1-bit register for signal <count2_zero>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <period_dual_count> synthesized.


Synthesizing Unit <tri_level_module>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/TrilevelModule/Tri_Level_Module.vhd.
WARNING:Xst:647 - Input <p1_i> is never used.
WARNING:Xst:647 - Input <cs2_i> is never used.
WARNING:Xst:647 - Input <cs3_i> is never used.
WARNING:Xst:647 - Input <cs4_i> is never used.
WARNING:Xst:647 - Input <tsg4_lvl_i> is never used.
WARNING:Xst:647 - Input <tsg3_lvl_i> is never used.
WARNING:Xst:647 - Input <tsg2_lvl_i> is never used.
WARNING:Xst:647 - Input <p0_i> is never used.
WARNING:Xst:646 - Signal <sync_mode> is assigned but never used.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:653 - Signal <f8g_genlock_resync> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <f4m_genlock_resync> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <genlock_resync_latch> is assigned but never used.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:646 - Signal <tick_160ms> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div> is assigned but never used.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:646 - Signal <tsg1_ok> is assigned but never used.
    Found 1-bit register for signal <ch1_frame_start_tog>.
    Found 1-bit register for signal <ch1_genlock_sync_tog>.
    Found 1-bit register for signal <f4m_clean_tog>.
    Found 1-bit register for signal <f8g_clean_tog>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <tri_level_module> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Optimizing FSM <FSM_1> on signal <state> with one-hot encoding.
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 2
# Adders/Subtractors               : 14
 13-bit subtractor                 : 1
 12-bit subtractor                 : 7
 11-bit adder                      : 1
 11-bit subtractor                 : 1
 10-bit subtractor                 : 1
 6-bit subtractor                  : 1
 2-bit adder                       : 1
 4-bit subtractor                  : 1
# Counters                         : 11
 24-bit down counter               : 1
 6-bit down counter                : 2
 6-bit up counter                  : 1
 12-bit down counter               : 2
 3-bit updown counter              : 2
 25-bit down counter               : 1
 10-bit down counter               : 1
 4-bit up counter                  : 1
# Registers                        : 152
 1-bit register                    : 131
 2-bit register                    : 3
 11-bit register                   : 3
 6-bit register                    : 1
 3-bit register                    : 1
 12-bit register                   : 7
 13-bit register                   : 1
 4-bit register                    : 2
 10-bit register                   : 2
 24-bit register                   : 1
# Comparators                      : 2
 11-bit comparator equal           : 1
 11-bit comparator not equal       : 1
# Multiplexers                     : 2
 10-bit 2-to-1 multiplexer         : 1
 4-bit 2-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <frame_cond> is unconnected in block <tri_level_timing>.
WARNING:Xst:1291 - FF/Latch <last_count> is unconnected in block <tri_level_timing>.
WARNING:Xst:1291 - FF/Latch <line_cond> is unconnected in block <tri_level_timing>.
WARNING:Xst:1291 - FF/Latch <frame_clock> is unconnected in block <tri_level_timing>.
WARNING:Xst:1291 - FF/Latch <frame_1> is unconnected in block <tri_level_timing>.
WARNING:Xst:1291 - FF/Latch <frame_0> is unconnected in block <tri_level_timing>.
WARNING:Xst:1291 - FF/Latch <lvlsample_db> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <tsg_level> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <tsg_ok> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_1> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_0> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <state_db_2> is unconnected in block <statemachine>.
WARNING:Xst:1291 - FF/Latch <reset_genmon_o> is unconnected in block <reset_sequencer_1>.
WARNING:Xst:1988 - Unit <Tri_level_timer>: instances <Mcompar__n0036>, <Mcompar__n0030> of unit <LPM_COMPARE_2> and unit <LPM_COMPARE_1> are dual, second instance is removed
WARNING:Xst:1710 - FF/Latch  <lpf_o_4> (without init value) is constant in block <serial_interface>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <lpf_o_8> (without init value) is constant in block <serial_interface>.

Optimizing unit <tri_level_module> ...

Optimizing unit <period_dual_count> ...

Optimizing unit <period_dual_count2> ...

Optimizing unit <period_dual_count3> ...

Optimizing unit <frame_sync_delay> ...

Optimizing unit <serial_interface> ...
WARNING:Xst:1426 - The value init of the FF/Latch lpf_o_6 hinder the constant cleaning in the block serial_interface.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch lpf_o_5 hinder the constant cleaning in the block serial_interface.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch lpf_o_2 hinder the constant cleaning in the block serial_interface.
   You should achieve better results by setting this init to 1.

Optimizing unit <period_dual_count0> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen1> ...

Optimizing unit <reset_sequencer> ...

Optimizing unit <sync_statemachine> ...

Optimizing unit <Tri_level_timer> ...

Optimizing unit <tri_level_channel> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <reset_sequencer_1_reset_genmon_delay_count_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_serial_interfacing_framerate_x2_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_frame_cond> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_last_count> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_line_9> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_line_clock> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_line_cond> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_line_10> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_frame_clock> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_frame_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_line_3> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_line_5> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_line_6> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_line_2> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_line_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_frame_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_line_8> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_line_4> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_line_7> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_line_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_statemachine_lvlsample_db> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_statemachine_tsg_level> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_statemachine_tsg_ok> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_statemachine_state_db_1> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_statemachine_state_db_0> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <Tri_Level_Channel_1_tri_level_timing_statemachine_state_db_2> is unconnected in block <tri_level_module>.
Building and optimizing final netlist ...
Register Tri_Level_Channel_1_serial_interfacing_lpf_o_10 equivalent to Tri_Level_Channel_1_serial_interfacing_div10_11_o has been removed
Register Tri_Level_Channel_1_serial_interfacing_lpf_o_0 equivalent to Tri_Level_Channel_1_serial_interfacing_div10_11_o has been removed
Register Tri_Level_Channel_1_serial_interfacing_fr_ref_sel_o_0 equivalent to Tri_Level_Channel_1_serial_interfacing_sysclk_sel_o has been removed
Register Tri_Level_Channel_1_serial_interfacing_lpf_o_7 equivalent to Tri_Level_Channel_1_serial_interfacing_lpf_o_9 has been removed
Register Tri_Level_Channel_1_serial_interfacing_lpf_o_1 equivalent to Tri_Level_Channel_1_serial_interfacing_lpf_o_9 has been removed
Register Tri_Level_Channel_1_serial_interfacing_lpf_o_3 equivalent to Tri_Level_Channel_1_serial_interfacing_lpf_o_9 has been removed
Register Tri_Level_Channel_1_serial_interfacing_lpf_o_6 equivalent to Tri_Level_Channel_1_serial_interfacing_lpf_o_2 has been removed
Register Tri_Level_Channel_1_serial_interfacing_lpf_o_5 equivalent to Tri_Level_Channel_1_serial_interfacing_lpf_o_2 has been removed
Register Tri_Level_Channel_1_serial_interfacing_fr_ref_sel_o_1 equivalent to Tri_Level_Channel_1_serial_interfacing_spl_div_o_5 has been removed
Found area constraint ratio of 100 (+ 5) on block tri_level_module, actual ratio is 23.
FlipFlop Tri_Level_Channel_1_serial_interfacing_bitptr_0 has been replicated 1 time(s)
FlipFlop Tri_Level_Channel_1_serial_interfacing_bitptr_3 has been replicated 1 time(s)
FlipFlop Tri_Level_Channel_1_frame_sync_delaying_frame_sync_o has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : tri_level_module.ngr
Top Level Output File Name         : tri_level_module
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 68

Macro Statistics :
# Registers                        : 381
#      1-bit register              : 367
#      11-bit register             : 1
#      2-bit register              : 1
#      3-bit register              : 1
#      6-bit register              : 11
# Counters                         : 1
#      24-bit down counter         : 1
# Multiplexers                     : 2
#      2-to-1 multiplexer          : 2
# Adders/Subtractors               : 22
#      10-bit subtractor           : 1
#      11-bit adder                : 1
#      11-bit subtractor           : 1
#      12-bit subtractor           : 7
#      13-bit subtractor           : 1
#      6-bit adder                 : 10
#      6-bit subtractor            : 1
# Comparators                      : 2
#      11-bit comparator equal     : 1
#      11-bit comparator not equal : 1

Cell Usage :
# BELS                             : 1217
#      GND                         : 1
#      LUT1                        : 214
#      LUT2                        : 200
#      LUT2_D                      : 4
#      LUT3                        : 98
#      LUT3_D                      : 3
#      LUT4                        : 255
#      LUT4_D                      : 5
#      LUT4_L                      : 11
#      MUXCY                       : 202
#      MUXF5                       : 5
#      VCC                         : 1
#      XORCY                       : 218
# FlipFlops/Latches                : 399
#      FDC                         : 100
#      FDC_1                       : 7
#      FDCE                        : 38
#      FDCE_1                      : 17
#      FDCP                        : 14
#      FDCPE                       : 90
#      FDE                         : 6
#      FDP                         : 46
#      FDP_1                       : 2
#      FDPE                        : 55
#      FDPE_1                      : 24
# Clock Buffers                    : 4
#      BUFG                        : 2
#      BUFGMUX                     : 1
#      BUFGP                       : 1
# IO Buffers                       : 48
#      IBUF                        : 5
#      IBUFG                       : 2
#      OBUF                        : 41
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     453  out of   1920    23%  
 Number of Slice Flip Flops:           399  out of   3840    10%  
 Number of 4 input LUTs:               790  out of   3840    20%  
 Number of bonded IOBs:                 48  out of    141    34%  
 Number of GCLKs:                        4  out of      8    50%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1484_i                            | IBUFG+BUFG             | 71    |
Tri_Level_Channel_1_genlock_sync:Q | NONE                   | 1     |
Tri_Level_Channel_1_tri_level_timing_statemachine_div_1:Q| NONE                   | 15    |
f4m_genlock_regen_sync_period_counting_sync_o:Q| NONE                   | 1     |
f8g_genlock_regen_sync_period_counting_sync_o:Q| NONE                   | 1     |
Tri_Level_Channel_1_frame_sync_delaying_frame_sync_o_1:Q| NONE                   | 1     |
f1485_i                            | IBUFG+BUFG             | 237   |
Tri_Level_Channel_1_tri_level_timing_statemachine_dac_f74:Q| NONE                   | 9     |
sck_i                              | BUFGP                  | 47    |
Tri_Level_Channel_1_tri_level_timing_f148_div:Q| NONE                   | 16    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.890ns (Maximum Frequency: 112.486MHz)
   Minimum input arrival time before clock: 5.286ns
   Maximum output required time after clock: 6.200ns
   Maximum combinational path delay: 6.384ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'f1484_i'
Delay:               4.527ns (Levels of Logic = 3)
  Source:            f4m_genlock_regen_genlock_error_count_0 (FF)
  Destination:       f4m_genlock_regen_genlock_error_count_2 (FF)
  Source Clock:      f1484_i rising
  Destination Clock: f1484_i rising

  Data Path: f4m_genlock_regen_genlock_error_count_0 to f4m_genlock_regen_genlock_error_count_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.626   0.658  f4m_genlock_regen_genlock_error_count_0 (f4m_genlock_regen_genlock_error_count_0)
     LUT2:I1->O            1   0.479   0.240  f4m_genlock_regen__n0025_SW0 (N30639)
     LUT4:I3->O            2   0.479   0.465  f4m_genlock_regen__n0025 (f4m_genlock_regen__n0025)
     LUT4:I0->O            3   0.479   0.577  f4m_genlock_regen__n0030 (f4m_genlock_regen__n0030)
     FDCE:CE                   0.524          f4m_genlock_regen_genlock_error_count_0
    ----------------------------------------
    Total                      4.527ns (2.587ns logic, 1.940ns route)
                                       (57.1% logic, 42.9% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'Tri_Level_Channel_1_genlock_sync:Q'
Delay:               1.746ns (Levels of Logic = 1)
  Source:            ch1_genlock_sync_tog (FF)
  Destination:       ch1_genlock_sync_tog (FF)
  Source Clock:      Tri_Level_Channel_1_genlock_sync:Q rising
  Destination Clock: Tri_Level_Channel_1_genlock_sync:Q rising

  Data Path: ch1_genlock_sync_tog to ch1_genlock_sync_tog
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.626   0.465  ch1_genlock_sync_tog (ch1_genlock_sync_tog)
     LUT1:I0->O            1   0.479   0.000  _n00041 (_n0004)
     FDP:D                     0.176          ch1_genlock_sync_tog
    ----------------------------------------
    Total                      1.746ns (1.281ns logic, 0.465ns route)
                                       (73.4% logic, 26.6% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'Tri_Level_Channel_1_tri_level_timing_statemachine_div_1:Q'
Delay:               5.766ns (Levels of Logic = 5)
  Source:            Tri_Level_Channel_1_tri_level_timing_statemachine_state_counter_4 (FF)
  Destination:       Tri_Level_Channel_1_tri_level_timing_statemachine_state_counter_3 (FF)
  Source Clock:      Tri_Level_Channel_1_tri_level_timing_statemachine_div_1:Q rising
  Destination Clock: Tri_Level_Channel_1_tri_level_timing_statemachine_div_1:Q rising

  Data Path: Tri_Level_Channel_1_tri_level_timing_statemachine_state_counter_4 to Tri_Level_Channel_1_tri_level_timing_statemachine_state_counter_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.626   0.629  Tri_Level_Channel_1_tri_level_timing_statemachine_state_counter_4 (Tri_Level_Channel_1_tri_level_timing_statemachine_state_counter_4)
     LUT3:I0->O            1   0.479   0.240  Tri_Level_Channel_1_tri_level_timing_statemachine__n0028_SW0 (N30980)
     LUT4:I3->O           16   0.479   0.995  Tri_Level_Channel_1_tri_level_timing_statemachine__n0028 (Tri_Level_Channel_1_tri_level_timing_statemachine__n0028)
     LUT4:I1->O            2   0.479   0.465  Tri_Level_Channel_1_tri_level_timing_statemachine_Ker220861 (Tri_Level_Channel_1_tri_level_timing_statemachine_N22088)
     LUT3:I0->O            1   0.479   0.240  Tri_Level_Channel_1_tri_level_timing_statemachine__n0017<3>19 (CHOICE636)
     LUT3:I2->O            1   0.479   0.000  Tri_Level_Channel_1_tri_level_timing_statemachine__n0017<3>25 (Tri_Level_Channel_1_tri_level_timing_statemachine__n0017<3>)
     FDE:D                     0.176          Tri_Level_Channel_1_tri_level_timing_statemachine_state_counter_3
    ----------------------------------------
    Total                      5.766ns (3.197ns logic, 2.569ns route)
                                       (55.4% logic, 44.6% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'f4m_genlock_regen_sync_period_counting_sync_o:Q'
Delay:               1.746ns (Levels of Logic = 1)
  Source:            f4m_clean_tog (FF)
  Destination:       f4m_clean_tog (FF)
  Source Clock:      f4m_genlock_regen_sync_period_counting_sync_o:Q rising
  Destination Clock: f4m_genlock_regen_sync_period_counting_sync_o:Q rising

  Data Path: f4m_clean_tog to f4m_clean_tog
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.626   0.465  f4m_clean_tog (f4m_clean_tog)
     LUT1:I0->O            1   0.479   0.000  _n00071 (_n0007)
     FDP:D                     0.176          f4m_clean_tog
    ----------------------------------------
    Total                      1.746ns (1.281ns logic, 0.465ns route)
                                       (73.4% logic, 26.6% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'f8g_genlock_regen_sync_period_counting_sync_o:Q'
Delay:               1.746ns (Levels of Logic = 1)
  Source:            f8g_clean_tog (FF)
  Destination:       f8g_clean_tog (FF)
  Source Clock:      f8g_genlock_regen_sync_period_counting_sync_o:Q rising
  Destination Clock: f8g_genlock_regen_sync_period_counting_sync_o:Q rising

  Data Path: f8g_clean_tog to f8g_clean_tog
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.626   0.465  f8g_clean_tog (f8g_clean_tog)
     LUT1:I0->O            1   0.479   0.000  _n00061 (_n0006)
     FDP:D                     0.176          f8g_clean_tog
    ----------------------------------------
    Total                      1.746ns (1.281ns logic, 0.465ns route)
                                       (73.4% logic, 26.6% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'Tri_Level_Channel_1_frame_sync_delaying_frame_sync_o_1:Q'
Delay:               1.746ns (Levels of Logic = 1)
  Source:            ch1_frame_start_tog (FF)
  Destination:       ch1_frame_start_tog (FF)
  Source Clock:      Tri_Level_Channel_1_frame_sync_delaying_frame_sync_o_1:Q rising
  Destination Clock: Tri_Level_Channel_1_frame_sync_delaying_frame_sync_o_1:Q rising

  Data Path: ch1_frame_start_tog to ch1_frame_start_tog
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.626   0.465  ch1_frame_start_tog (ch1_frame_start_tog)
     LUT1:I0->O            1   0.479   0.000  _n00051 (_n0005)
     FDP:D                     0.176          ch1_frame_start_tog
    ----------------------------------------
    Total                      1.746ns (1.281ns logic, 0.465ns route)
                                       (73.4% logic, 26.6% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'f1485_i'
Delay:               6.754ns (Levels of Logic = 27)
  Source:            Tri_Level_Channel_1_frame_sync_delaying_delay_count_12 (FF)
  Destination:       Tri_Level_Channel_1_frame_sync_delaying_delay_count_23 (FF)
  Source Clock:      f1485_i rising
  Destination Clock: f1485_i rising

  Data Path: Tri_Level_Channel_1_frame_sync_delaying_delay_count_12 to Tri_Level_Channel_1_frame_sync_delaying_delay_count_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q            2   0.626   0.465  Tri_Level_Channel_1_frame_sync_delaying_delay_count_12 (Tri_Level_Channel_1_frame_sync_delaying_delay_count_12)
     LUT4:I0->O            3   0.479   0.577  Tri_Level_Channel_1_frame_sync_delaying__n002125 (CHOICE702)
     LUT4:I3->O           17   0.479   1.031  Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_lut3_61_SW0 (N34359)
     LUT4_L:I1->LO         1   0.479   0.000  Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_lut3_01 (Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_lut3_0)
     MUXCY:S->O            1   0.435   0.000  Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_1 (Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_1)
     MUXCY:CI->O           1   0.056   0.000  Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_2 (Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_2)
     MUXCY:CI->O           1   0.056   0.000  Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_3 (Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_3)
     MUXCY:CI->O           1   0.056   0.000  Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_4 (Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_4)
     MUXCY:CI->O           1   0.055   0.000  Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_5 (Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_5)
     MUXCY:CI->O           1   0.056   0.000  Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_6 (Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_6)
     MUXCY:CI->O           1   0.056   0.000  Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_7 (Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_7)
     MUXCY:CI->O           1   0.056   0.000  Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_8 (Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_8)
     MUXCY:CI->O           1   0.056   0.000  Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_9 (Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_9)
     MUXCY:CI->O           1   0.056   0.000  Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_10 (Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_10)
     MUXCY:CI->O           1   0.056   0.000  Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_11 (Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_11)
     MUXCY:CI->O           1   0.056   0.000  Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_12 (Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_12)
     MUXCY:CI->O           1   0.056   0.000  Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_13 (Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_13)
     MUXCY:CI->O           1   0.056   0.000  Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_14 (Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_14)
     MUXCY:CI->O           1   0.056   0.000  Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_15 (Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_15)
     MUXCY:CI->O           1   0.056   0.000  Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_16 (Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_16)
     MUXCY:CI->O           1   0.056   0.000  Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_17 (Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_17)
     MUXCY:CI->O           1   0.056   0.000  Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_18 (Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_18)
     MUXCY:CI->O           1   0.056   0.000  Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_19 (Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_19)
     MUXCY:CI->O           1   0.056   0.000  Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_20 (Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_20)
     MUXCY:CI->O           1   0.056   0.000  Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_21 (Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_21)
     MUXCY:CI->O           1   0.056   0.000  Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_22 (Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_22)
     MUXCY:CI->O           0   0.056   0.000  Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_23 (Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_cy_23)
     XORCY:CI->O           1   0.786   0.000  Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_sum_23 (Tri_Level_Channel_1_frame_sync_delaying_delay_count_inst_sum_23)
     FDCPE:D                   0.176          Tri_Level_Channel_1_frame_sync_delaying_delay_count_23
    ----------------------------------------
    Total                      6.754ns (4.681ns logic, 2.073ns route)
                                       (69.3% logic, 30.7% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'Tri_Level_Channel_1_tri_level_timing_statemachine_dac_f74:Q'
Delay:               1.969ns (Levels of Logic = 1)
  Source:            Tri_Level_Channel_1_tri_level_timing_statemachine_dac_state_FFd5 (FF)
  Destination:       Tri_Level_Channel_1_tri_level_timing_statemachine_dac_tsg_out_0 (FF)
  Source Clock:      Tri_Level_Channel_1_tri_level_timing_statemachine_dac_f74:Q rising
  Destination Clock: Tri_Level_Channel_1_tri_level_timing_statemachine_dac_f74:Q falling

  Data Path: Tri_Level_Channel_1_tri_level_timing_statemachine_dac_state_FFd5 to Tri_Level_Channel_1_tri_level_timing_statemachine_dac_tsg_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.626   0.688  Tri_Level_Channel_1_tri_level_timing_statemachine_dac_state_FFd5 (Tri_Level_Channel_1_tri_level_timing_statemachine_dac_state_FFd5)
     LUT4:I0->O            1   0.479   0.000  Tri_Level_Channel_1_tri_level_timing_statemachine_dac_state_Out21 (Tri_Level_Channel_1_tri_level_timing_statemachine_dac__n0007<1>)
     FDP_1:D                   0.176          Tri_Level_Channel_1_tri_level_timing_statemachine_dac_tsg_out_1
    ----------------------------------------
    Total                      1.969ns (1.281ns logic, 0.688ns route)
                                       (65.1% logic, 34.9% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'sck_i'
Delay:               4.445ns (Levels of Logic = 2)
  Source:            Tri_Level_Channel_1_serial_interfacing_bitptr_5 (FF)
  Destination:       Tri_Level_Channel_1_serial_interfacing_phasedelay_16 (FF)
  Source Clock:      sck_i rising
  Destination Clock: sck_i falling

  Data Path: Tri_Level_Channel_1_serial_interfacing_bitptr_5 to Tri_Level_Channel_1_serial_interfacing_phasedelay_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             20   0.626   1.137  Tri_Level_Channel_1_serial_interfacing_bitptr_5 (Tri_Level_Channel_1_serial_interfacing_bitptr_5)
     LUT3_D:I0->O         15   0.479   0.960  Tri_Level_Channel_1_serial_interfacing_Ker193351 (Tri_Level_Channel_1_serial_interfacing_N19337)
     LUT4:I3->O            1   0.479   0.240  Tri_Level_Channel_1_serial_interfacing__n02021 (Tri_Level_Channel_1_serial_interfacing__n0202)
     FDPE_1:CE                 0.524          Tri_Level_Channel_1_serial_interfacing_phasedelay_2
    ----------------------------------------
    Total                      4.445ns (2.108ns logic, 2.337ns route)
                                       (47.4% logic, 52.6% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'Tri_Level_Channel_1_tri_level_timing_f148_div:Q'
Delay:               2.914ns (Levels of Logic = 2)
  Source:            Tri_Level_Channel_1_tri_level_timing_spldiv_downcount_0 (FF)
  Destination:       Tri_Level_Channel_1_tri_level_timing_line_mid (FF)
  Source Clock:      Tri_Level_Channel_1_tri_level_timing_f148_div:Q falling
  Destination Clock: Tri_Level_Channel_1_tri_level_timing_f148_div:Q rising

  Data Path: Tri_Level_Channel_1_tri_level_timing_spldiv_downcount_0 to Tri_Level_Channel_1_tri_level_timing_line_mid
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             3   0.626   0.577  Tri_Level_Channel_1_tri_level_timing_spldiv_downcount_0 (Tri_Level_Channel_1_tri_level_timing_spldiv_downcount_0)
     LUT4:I0->O            3   0.479   0.577  Tri_Level_Channel_1_tri_level_timing_Ker232681 (Tri_Level_Channel_1_tri_level_timing_N23270)
     LUT4:I0->O            1   0.479   0.000  Tri_Level_Channel_1_tri_level_timing__n0032 (Tri_Level_Channel_1_tri_level_timing__n0032)
     FDC:D                     0.176          Tri_Level_Channel_1_tri_level_timing_line_begin
    ----------------------------------------
    Total                      2.914ns (1.760ns logic, 1.154ns route)
                                       (60.4% logic, 39.6% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'f1484_i'
Offset:              2.320ns (Levels of Logic = 1)
  Source:            f4m_i (PAD)
  Destination:       f4m_genlock_regen_sync_delayed_1 (FF)
  Destination Clock: f1484_i rising

  Data Path: f4m_i to f4m_genlock_regen_sync_delayed_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.679   0.465  f4m_i_IBUF (ext1_o_1_OBUF)
     FDP:D                     0.176          f4m_genlock_regen_sync_delayed_1
    ----------------------------------------
    Total                      2.320ns (1.855ns logic, 0.465ns route)
                                       (80.0% logic, 20.0% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'f1485_i'
Offset:              2.780ns (Levels of Logic = 1)
  Source:            cs1_i (PAD)
  Destination:       Tri_Level_Channel_1_serial_interfacing_param_valid (FF)
  Destination Clock: f1485_i rising

  Data Path: cs1_i to Tri_Level_Channel_1_serial_interfacing_param_valid
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.679   0.925  cs1_i_IBUF (cs1_i_IBUF)
     FDC:D                     0.176          Tri_Level_Channel_1_serial_interfacing_param_valid
    ----------------------------------------
    Total                      2.780ns (1.855ns logic, 0.925ns route)
                                       (66.7% logic, 33.3% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'sck_i'
Offset:              5.286ns (Levels of Logic = 3)
  Source:            cs1_i (PAD)
  Destination:       Tri_Level_Channel_1_serial_interfacing_phasedelay_16 (FF)
  Destination Clock: sck_i falling

  Data Path: cs1_i to Tri_Level_Channel_1_serial_interfacing_phasedelay_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.679   0.925  cs1_i_IBUF (cs1_i_IBUF)
     LUT3_D:I2->O         15   0.479   0.960  Tri_Level_Channel_1_serial_interfacing_Ker193351 (Tri_Level_Channel_1_serial_interfacing_N19337)
     LUT4:I3->O            1   0.479   0.240  Tri_Level_Channel_1_serial_interfacing__n02021 (Tri_Level_Channel_1_serial_interfacing__n0202)
     FDPE_1:CE                 0.524          Tri_Level_Channel_1_serial_interfacing_phasedelay_2
    ----------------------------------------
    Total                      5.286ns (3.161ns logic, 2.125ns route)
                                       (59.8% logic, 40.2% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'f1484_i'
Offset:              6.183ns (Levels of Logic = 1)
  Source:            f4m_genlock_regen_sync_reset (FF)
  Destination:       ext1_o<0> (PAD)
  Source Clock:      f1484_i rising

  Data Path: f4m_genlock_regen_sync_reset to ext1_o<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             28   0.626   1.317  f4m_genlock_regen_sync_reset (f4m_genlock_regen_sync_reset)
     OBUF:I->O                 4.240          ext1_o_0_OBUF (ext1_o<0>)
    ----------------------------------------
    Total                      6.183ns (4.866ns logic, 1.317ns route)
                                       (78.7% logic, 21.3% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'f1485_i'
Offset:              6.200ns (Levels of Logic = 1)
  Source:            Tri_Level_Channel_1_frame_sync_delaying_frame_sync_o_1 (FF)
  Destination:       ext3_o<3> (PAD)
  Source Clock:      f1485_i rising

  Data Path: Tri_Level_Channel_1_frame_sync_delaying_frame_sync_o_1 to ext3_o<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            45   0.626   1.334  Tri_Level_Channel_1_frame_sync_delaying_frame_sync_o_1 (Tri_Level_Channel_1_frame_sync_delaying_frame_sync_o_1)
     OBUF:I->O                 4.240          ext3_o_3_OBUF (ext3_o<3>)
    ----------------------------------------
    Total                      6.200ns (4.866ns logic, 1.334ns route)
                                       (78.5% logic, 21.5% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'Tri_Level_Channel_1_frame_sync_delaying_frame_sync_o_1:Q'
Offset:              5.331ns (Levels of Logic = 1)
  Source:            ch1_frame_start_tog (FF)
  Destination:       ext3_o<1> (PAD)
  Source Clock:      Tri_Level_Channel_1_frame_sync_delaying_frame_sync_o_1:Q rising

  Data Path: ch1_frame_start_tog to ext3_o<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.626   0.465  ch1_frame_start_tog (ch1_frame_start_tog)
     OBUF:I->O                 4.240          ext3_o_1_OBUF (ext3_o<1>)
    ----------------------------------------
    Total                      5.331ns (4.866ns logic, 0.465ns route)
                                       (91.3% logic, 8.7% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'Tri_Level_Channel_1_genlock_sync:Q'
Offset:              5.331ns (Levels of Logic = 1)
  Source:            ch1_genlock_sync_tog (FF)
  Destination:       ext3_o<0> (PAD)
  Source Clock:      Tri_Level_Channel_1_genlock_sync:Q rising

  Data Path: ch1_genlock_sync_tog to ext3_o<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.626   0.465  ch1_genlock_sync_tog (ch1_genlock_sync_tog)
     OBUF:I->O                 4.240          ext3_o_0_OBUF (ext3_o<0>)
    ----------------------------------------
    Total                      5.331ns (4.866ns logic, 0.465ns route)
                                       (91.3% logic, 8.7% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'Tri_Level_Channel_1_tri_level_timing_statemachine_dac_f74:Q'
Offset:              5.106ns (Levels of Logic = 1)
  Source:            Tri_Level_Channel_1_tri_level_timing_statemachine_dac_tsg_out_3 (FF)
  Destination:       tsg1_o<3> (PAD)
  Source Clock:      Tri_Level_Channel_1_tri_level_timing_statemachine_dac_f74:Q falling

  Data Path: Tri_Level_Channel_1_tri_level_timing_statemachine_dac_tsg_out_3 to tsg1_o<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            1   0.626   0.240  Tri_Level_Channel_1_tri_level_timing_statemachine_dac_tsg_out_3 (Tri_Level_Channel_1_tri_level_timing_statemachine_dac_tsg_out_3)
     OBUF:I->O                 4.240          tsg1_o_3_OBUF (tsg1_o<3>)
    ----------------------------------------
    Total                      5.106ns (4.866ns logic, 0.240ns route)
                                       (95.3% logic, 4.7% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'f4m_genlock_regen_sync_period_counting_sync_o:Q'
Offset:              5.331ns (Levels of Logic = 1)
  Source:            f4m_clean_tog (FF)
  Destination:       ext2_o<3> (PAD)
  Source Clock:      f4m_genlock_regen_sync_period_counting_sync_o:Q rising

  Data Path: f4m_clean_tog to ext2_o<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.626   0.465  f4m_clean_tog (f4m_clean_tog)
     OBUF:I->O                 4.240          ext2_o_3_OBUF (ext2_o<3>)
    ----------------------------------------
    Total                      5.331ns (4.866ns logic, 0.465ns route)
                                       (91.3% logic, 8.7% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'f8g_genlock_regen_sync_period_counting_sync_o:Q'
Offset:              5.331ns (Levels of Logic = 1)
  Source:            f8g_clean_tog (FF)
  Destination:       ext2_o<0> (PAD)
  Source Clock:      f8g_genlock_regen_sync_period_counting_sync_o:Q rising

  Data Path: f8g_clean_tog to ext2_o<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.626   0.465  f8g_clean_tog (f8g_clean_tog)
     OBUF:I->O                 4.240          ext2_o_0_OBUF (ext2_o<0>)
    ----------------------------------------
    Total                      5.331ns (4.866ns logic, 0.465ns route)
                                       (91.3% logic, 8.7% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               6.384ns (Levels of Logic = 2)
  Source:            f4m_i (PAD)
  Destination:       ext1_o<1> (PAD)

  Data Path: f4m_i to ext1_o<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.679   0.465  f4m_i_IBUF (ext1_o_1_OBUF)
     OBUF:I->O                 4.240          ext1_o_1_OBUF (ext1_o<1>)
    ----------------------------------------
    Total                      6.384ns (5.919ns logic, 0.465ns route)
                                       (92.7% logic, 7.3% route)

=========================================================================
CPU : 17.50 / 18.49 s | Elapsed : 18.00 / 19.00 s
 
--> 

Total memory usage is 85580 kilobytes


