/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [3:0] celloutsig_0_10z;
  reg [15:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [15:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire [17:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_11z;
  wire [8:0] celloutsig_1_14z;
  wire [16:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  reg [3:0] celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = celloutsig_0_4z[6] ? celloutsig_0_2z[1] : _00_;
  assign celloutsig_0_1z = ~(_01_ & in_data[36]);
  assign celloutsig_0_14z = !(celloutsig_0_12z ? in_data[5] : _00_);
  assign celloutsig_0_8z = ~((celloutsig_0_2z[0] | _01_) & _02_);
  assign celloutsig_0_12z = ~((in_data[82] | celloutsig_0_4z[9]) & celloutsig_0_9z[1]);
  assign celloutsig_0_23z = ~((celloutsig_0_18z[0] | celloutsig_0_3z) & celloutsig_0_2z[5]);
  assign celloutsig_1_1z = in_data[121:115] + in_data[107:101];
  reg [2:0] _10_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _10_ <= 3'h0;
    else _10_ <= in_data[43:41];
  assign { _00_, _02_, _01_ } = _10_;
  assign celloutsig_1_8z = celloutsig_1_3z[4:0] & celloutsig_1_7z[5:1];
  assign celloutsig_1_11z = celloutsig_1_7z[7:1] & celloutsig_1_7z[6:0];
  assign celloutsig_1_14z = { celloutsig_1_0z[7], celloutsig_1_7z } & { celloutsig_1_7z[4:0], celloutsig_1_2z };
  assign celloutsig_0_18z = celloutsig_0_11z[10:6] / { 1'h1, celloutsig_0_17z[2], _00_, _02_, _01_ };
  assign celloutsig_1_3z = { celloutsig_1_1z[4:0], celloutsig_1_0z } / { 1'h1, in_data[113:110], celloutsig_1_0z[9:1], in_data[96] };
  assign celloutsig_0_21z = { celloutsig_0_19z[4:1], celloutsig_0_10z } == { _02_, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_1_6z = celloutsig_1_3z[13:3] < { in_data[97], celloutsig_1_0z };
  assign { celloutsig_0_4z[15:12], celloutsig_0_4z[7:4], celloutsig_0_4z[11:8] } = _00_ ? { celloutsig_0_2z[7:4], celloutsig_0_2z } : { in_data[84:81], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, 1'h0, _02_, _01_ };
  assign celloutsig_0_19z = celloutsig_0_2z[5] ? in_data[22:18] : { celloutsig_0_15z[4:1], celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[107] ? in_data[156:147] : in_data[120:111];
  assign celloutsig_0_3z = | celloutsig_0_2z[7:3];
  assign celloutsig_1_18z = { celloutsig_1_14z[3:1], celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_6z } >> in_data[133:117];
  assign celloutsig_1_19z = celloutsig_1_0z[7:4] >> celloutsig_1_11z[6:3];
  assign celloutsig_0_10z = celloutsig_0_7z[13:10] >> celloutsig_0_2z[7:4];
  assign celloutsig_0_15z = { celloutsig_0_2z[6], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_8z } >> celloutsig_0_11z[12:8];
  assign celloutsig_0_17z = { _00_, _02_, _01_, celloutsig_0_5z } >> { celloutsig_0_12z, _00_, _02_, _01_ };
  assign celloutsig_0_2z = { celloutsig_0_1z, _00_, _02_, _01_, celloutsig_0_1z, _00_, _02_, _01_ } >> in_data[84:77];
  assign celloutsig_1_7z = celloutsig_1_0z[9:2] - in_data[153:146];
  assign celloutsig_0_6z = { in_data[45:43], _00_, _02_, _01_ } - { celloutsig_0_4z[8:4], celloutsig_0_4z[11] };
  assign celloutsig_0_7z = { in_data[12:5], celloutsig_0_6z, _00_, _02_, _01_, celloutsig_0_1z } - { celloutsig_0_4z[10], celloutsig_0_1z, celloutsig_0_4z[15:4], celloutsig_0_4z[11:8] };
  assign celloutsig_0_9z = { celloutsig_0_6z[4:1], celloutsig_0_1z } ^ { celloutsig_0_2z[5], celloutsig_0_3z, _00_, _02_, _01_ };
  assign celloutsig_0_24z = { celloutsig_0_17z[1:0], celloutsig_0_14z, celloutsig_0_21z } ^ { in_data[14:12], celloutsig_0_3z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_11z = 16'h0000;
    else if (celloutsig_1_19z[0]) celloutsig_0_11z = { celloutsig_0_4z[15:4], celloutsig_0_4z[11:8] };
  always_latch
    if (clkin_data[96]) celloutsig_1_2z = 4'h0;
    else if (!clkin_data[128]) celloutsig_1_2z = celloutsig_1_0z[6:3];
  assign celloutsig_0_4z[3:0] = celloutsig_0_4z[11:8];
  assign { out_data[144:128], out_data[99:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
