#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Oct 13 14:42:26 2020
# Process ID: 1601016
# Current directory: /home/nyengele/aha/fpga_builder/apps/conv_3_3
# Command line: vivado -mode gui -source /home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/fpga/vivado/gen_hw.tcl -journal ./bin/fpga/vivado/logs/conv_3_3.jou -log ./bin/fpga/vivado/logs/conv_3_3.log
# Log file: /home/nyengele/aha/fpga_builder/apps/conv_3_3/./bin/fpga/vivado/logs/conv_3_3.log
# Journal file: /home/nyengele/aha/fpga_builder/apps/conv_3_3/./bin/fpga/vivado/logs/conv_3_3.jou
#-----------------------------------------------------------
start_gui
source /home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/fpga/vivado/gen_hw.tcl
# set scripts_vivado_version 2020.1
# set current_vivado_version [version -short]
# if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
#    puts ""
#    catch {common::send_gid_msg -ssname BD::TCL -id 2041 -severity "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
# 
#    return 1
# }
# create_project conv_3_3 conv_3_3 -part xczu7ev-ffvc1156-2-e
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip'.
create_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 7041.773 ; gain = 43.961 ; free physical = 11318 ; free virtual = 87056
# set_property BOARD_PART xilinx.com:zcu106:part0:2.5 [current_project]
# update_compile_order -fileset sources_1
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
# set_property  ip_repo_paths /home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/fpga/hls/conv_3_3/conv_3_3/impl/ip [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/fpga/hls/conv_3_3/conv_3_3/impl/ip'.
# variable design_name
# set design_name conv_3_3
# set errMsg ""
# set nRet 0
# set cur_design [current_bd_design -quiet]
# set list_cells [get_bd_cells -quiet]
# if { ${design_name} eq "" } {
#    # USE CASES:
#    #    1) Design_name not set
# 
#    set errMsg "Please set the variable <design_name> to a non-empty value."
#    set nRet 1
# 
# } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
#    # USE CASES:
#    #    2): Current design opened AND is empty AND names same.
#    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
#    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
# 
#    if { $cur_design ne $design_name } {
#       common::send_gid_msg -ssname BD::TCL -id 2001 -severity "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
#       set design_name [get_property NAME $cur_design]
#    }
#    common::send_gid_msg -ssname BD::TCL -id 2002 -severity "INFO" "Constructing design in IPI design <$cur_design>..."
# 
# } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
#    # USE CASES:
#    #    5) Current design opened AND has components AND same names.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 1
# } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
#    # USE CASES:
#    #    6) Current opened design, has components, but diff names, design_name exists in project.
#    #    7) No opened design, design_name exists in project.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 2
# 
# } else {
#    # USE CASES:
#    #    8) No opened design, design_name not in project.
#    #    9) Current opened design, has components, but diff names, design_name not in project.
# 
#    common::send_gid_msg -ssname BD::TCL -id 2003 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."
# 
#    create_bd_design $design_name
# 
#    common::send_gid_msg -ssname BD::TCL -id 2004 -severity "INFO" "Making design <$design_name> as current_bd_design."
#    current_bd_design $design_name
# 
# }
INFO: [BD::TCL 103-2003] Currently there is no design <conv_3_3> in project, so creating one...
Wrote  : </home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/conv_3_3.bd> 
create_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 7078.703 ; gain = 27.711 ; free physical = 11230 ; free virtual = 86968
INFO: [BD::TCL 103-2004] Making design <conv_3_3> as current_bd_design.
# common::send_gid_msg -ssname BD::TCL -id 2005 -severity "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "conv_3_3".
# if { $nRet != 0 } {
#    catch {common::send_gid_msg -ssname BD::TCL -id 2006 -severity "ERROR" $errMsg}
#    return $nRet
# }
# set bCheckIPsPassed 1
# set bCheckIPs 1
# if { $bCheckIPs == 1 } {
#    set list_check_ips "\
# aha:halide_hardware:conv_3_3:1.0\
# xilinx.com:ip:axi_dma:7.1\
# xilinx.com:ip:axis_dwidth_converter:1.1\
# xilinx.com:ip:proc_sys_reset:5.0\
# xilinx.com:ip:smartconnect:1.0\
# xilinx.com:ip:xlconcat:2.1\
# xilinx.com:ip:zynq_ultra_ps_e:3.3\
# "
# 
#    set list_ips_missing ""
#    common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
# 
#    foreach ip_vlnv $list_check_ips {
#       set ip_obj [get_ipdefs -all $ip_vlnv]
#       if { $ip_obj eq "" } {
#          lappend list_ips_missing $ip_vlnv
#       }
#    }
# 
#    if { $list_ips_missing ne "" } {
#       catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
#       set bCheckIPsPassed 0
#    }
# 
# }
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  aha:halide_hardware:conv_3_3:1.0 xilinx.com:ip:axi_dma:7.1 xilinx.com:ip:axis_dwidth_converter:1.1 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:smartconnect:1.0 xilinx.com:ip:xlconcat:2.1 xilinx.com:ip:zynq_ultra_ps_e:3.3  .
# if { $bCheckIPsPassed != 1 } {
#   common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
#   return 3
# }
# proc create_root_design { parentCell } {
# 
#   variable script_folder
#   variable design_name
# 
#   if { $parentCell eq "" } {
#      set parentCell [get_bd_cells /]
#   }
# 
#   # Get object for parentCell
#   set parentObj [get_bd_cells $parentCell]
#   if { $parentObj == "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
#      return
#   }
# 
#   # Make sure parentObj is hier blk
#   set parentType [get_property TYPE $parentObj]
#   if { $parentType ne "hier" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
#      return
#   }
# 
#   # Save current instance; Restore later
#   set oldCurInst [current_bd_instance .]
# 
#   # Set parent object as current
#   current_bd_instance $parentObj
# 
# 
#   # Create interface ports
# 
#   # Create ports
# 
#   # Create instance: conv_3_3_0, and set properties
#   set conv_3_3_0 [ create_bd_cell -type ip -vlnv aha:halide_hardware:conv_3_3:1.0 conv_3_3_0 ]
# 
#   # Create instance: axi_dma_0, and set properties
#   set axi_dma_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0 ]
#   set_property -dict [ list \
#    CONFIG.c_addr_width {64} \
#    CONFIG.c_sg_include_stscntrl_strm {0} \
#    CONFIG.c_sg_length_width {26} \
#  ] $axi_dma_0  
# 
#   # Create instance: axis_dwidth_converter_0, and set properties
#   set axis_dwidth_converter_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter:1.1 axis_dwidth_converter_0 ]
#   set_property -dict [ list \
#     CONFIG.M_TDATA_NUM_BYTES {2} \
#     CONFIG.S_TDATA_NUM_BYTES {4} \
#   ] $axis_dwidth_converter_0  
# 
#   # Create instance: axis_dwidth_converter_1, and set properties
#   set axis_dwidth_converter_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter:1.1 axis_dwidth_converter_1 ]
#   set_property -dict [ list \
#     CONFIG.M_TDATA_NUM_BYTES {4} \
#     CONFIG.S_TDATA_NUM_BYTES {2} \
#   ] $axis_dwidth_converter_1
# 
#   # Create instance: proc_sys_reset_0, and set properties
#   set proc_sys_reset_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0 ]
# 
#   # Create instance: smartconnect_0, and set properties
#   set smartconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_0 ]
#   set_property -dict [ list \
#    CONFIG.NUM_SI {3} \
#  ] $smartconnect_0
# 
#   # Create instance: smartconnect_1, and set properties
#   set smartconnect_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_1 ]
#   set_property -dict [ list \
#    CONFIG.NUM_SI {1} \
#  ] $smartconnect_1
# 
#   # Create instance: xlconcat_0, and set properties
#   set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0 ]
# 
#   # Create instance: zynq_ultra_ps_e_0, and set properties
#   set zynq_ultra_ps_e_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.3 zynq_ultra_ps_e_0 ]
#   set_property -dict [ list \
#    CONFIG.PSU_BANK_0_IO_STANDARD {LVCMOS18} \
#    CONFIG.PSU_BANK_1_IO_STANDARD {LVCMOS18} \
#    CONFIG.PSU_BANK_2_IO_STANDARD {LVCMOS18} \
#    CONFIG.PSU_DDR_RAM_HIGHADDR {0xFFFFFFFF} \
#    CONFIG.PSU_DDR_RAM_HIGHADDR_OFFSET {0x800000000} \
#    CONFIG.PSU_DDR_RAM_LOWADDR_OFFSET {0x80000000} \
#    CONFIG.PSU_DYNAMIC_DDR_CONFIG_EN {1} \
#    CONFIG.PSU_MIO_0_DIRECTION {out} \
#    CONFIG.PSU_MIO_0_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_0_POLARITY {Default} \
#    CONFIG.PSU_MIO_10_DIRECTION {inout} \
#    CONFIG.PSU_MIO_10_POLARITY {Default} \
#    CONFIG.PSU_MIO_11_DIRECTION {inout} \
#    CONFIG.PSU_MIO_11_POLARITY {Default} \
#    CONFIG.PSU_MIO_12_DIRECTION {out} \
#    CONFIG.PSU_MIO_12_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_12_POLARITY {Default} \
#    CONFIG.PSU_MIO_13_DIRECTION {inout} \
#    CONFIG.PSU_MIO_13_POLARITY {Default} \
#    CONFIG.PSU_MIO_14_DIRECTION {inout} \
#    CONFIG.PSU_MIO_14_POLARITY {Default} \
#    CONFIG.PSU_MIO_15_DIRECTION {inout} \
#    CONFIG.PSU_MIO_15_POLARITY {Default} \
#    CONFIG.PSU_MIO_16_DIRECTION {inout} \
#    CONFIG.PSU_MIO_16_POLARITY {Default} \
#    CONFIG.PSU_MIO_17_DIRECTION {inout} \
#    CONFIG.PSU_MIO_17_POLARITY {Default} \
#    CONFIG.PSU_MIO_18_DIRECTION {in} \
#    CONFIG.PSU_MIO_18_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_18_POLARITY {Default} \
#    CONFIG.PSU_MIO_18_SLEW {fast} \
#    CONFIG.PSU_MIO_19_DIRECTION {out} \
#    CONFIG.PSU_MIO_19_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_19_POLARITY {Default} \
#    CONFIG.PSU_MIO_1_DIRECTION {inout} \
#    CONFIG.PSU_MIO_1_POLARITY {Default} \
#    CONFIG.PSU_MIO_20_DIRECTION {out} \
#    CONFIG.PSU_MIO_20_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_20_POLARITY {Default} \
#    CONFIG.PSU_MIO_21_DIRECTION {in} \
#    CONFIG.PSU_MIO_21_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_21_POLARITY {Default} \
#    CONFIG.PSU_MIO_21_SLEW {fast} \
#    CONFIG.PSU_MIO_22_DIRECTION {inout} \
#    CONFIG.PSU_MIO_22_POLARITY {Default} \
#    CONFIG.PSU_MIO_23_DIRECTION {inout} \
#    CONFIG.PSU_MIO_23_POLARITY {Default} \
#    CONFIG.PSU_MIO_24_DIRECTION {out} \
#    CONFIG.PSU_MIO_24_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_24_POLARITY {Default} \
#    CONFIG.PSU_MIO_25_DIRECTION {in} \
#    CONFIG.PSU_MIO_25_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_25_POLARITY {Default} \
#    CONFIG.PSU_MIO_25_SLEW {fast} \
#    CONFIG.PSU_MIO_26_DIRECTION {inout} \
#    CONFIG.PSU_MIO_26_POLARITY {Default} \
#    CONFIG.PSU_MIO_27_DIRECTION {out} \
#    CONFIG.PSU_MIO_27_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_27_POLARITY {Default} \
#    CONFIG.PSU_MIO_28_DIRECTION {in} \
#    CONFIG.PSU_MIO_28_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_28_POLARITY {Default} \
#    CONFIG.PSU_MIO_28_SLEW {fast} \
#    CONFIG.PSU_MIO_29_DIRECTION {out} \
#    CONFIG.PSU_MIO_29_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_29_POLARITY {Default} \
#    CONFIG.PSU_MIO_2_DIRECTION {inout} \
#    CONFIG.PSU_MIO_2_POLARITY {Default} \
#    CONFIG.PSU_MIO_30_DIRECTION {in} \
#    CONFIG.PSU_MIO_30_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_30_POLARITY {Default} \
#    CONFIG.PSU_MIO_30_SLEW {fast} \
#    CONFIG.PSU_MIO_31_DIRECTION {inout} \
#    CONFIG.PSU_MIO_31_POLARITY {Default} \
#    CONFIG.PSU_MIO_32_DIRECTION {out} \
#    CONFIG.PSU_MIO_32_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_32_POLARITY {Default} \
#    CONFIG.PSU_MIO_33_DIRECTION {out} \
#    CONFIG.PSU_MIO_33_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_33_POLARITY {Default} \
#    CONFIG.PSU_MIO_34_DIRECTION {out} \
#    CONFIG.PSU_MIO_34_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_34_POLARITY {Default} \
#    CONFIG.PSU_MIO_35_DIRECTION {out} \
#    CONFIG.PSU_MIO_35_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_35_POLARITY {Default} \
#    CONFIG.PSU_MIO_36_DIRECTION {out} \
#    CONFIG.PSU_MIO_36_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_36_POLARITY {Default} \
#    CONFIG.PSU_MIO_37_DIRECTION {out} \
#    CONFIG.PSU_MIO_37_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_37_POLARITY {Default} \
#    CONFIG.PSU_MIO_38_DIRECTION {inout} \
#    CONFIG.PSU_MIO_38_POLARITY {Default} \
#    CONFIG.PSU_MIO_39_DIRECTION {inout} \
#    CONFIG.PSU_MIO_39_POLARITY {Default} \
#    CONFIG.PSU_MIO_3_DIRECTION {inout} \
#    CONFIG.PSU_MIO_3_POLARITY {Default} \
#    CONFIG.PSU_MIO_40_DIRECTION {inout} \
#    CONFIG.PSU_MIO_40_POLARITY {Default} \
#    CONFIG.PSU_MIO_41_DIRECTION {inout} \
#    CONFIG.PSU_MIO_41_POLARITY {Default} \
#    CONFIG.PSU_MIO_42_DIRECTION {inout} \
#    CONFIG.PSU_MIO_42_POLARITY {Default} \
#    CONFIG.PSU_MIO_43_DIRECTION {out} \
#    CONFIG.PSU_MIO_43_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_43_POLARITY {Default} \
#    CONFIG.PSU_MIO_44_DIRECTION {in} \
#    CONFIG.PSU_MIO_44_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_44_POLARITY {Default} \
#    CONFIG.PSU_MIO_44_SLEW {fast} \
#    CONFIG.PSU_MIO_45_DIRECTION {in} \
#    CONFIG.PSU_MIO_45_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_45_POLARITY {Default} \
#    CONFIG.PSU_MIO_45_SLEW {fast} \
#    CONFIG.PSU_MIO_46_DIRECTION {inout} \
#    CONFIG.PSU_MIO_46_POLARITY {Default} \
#    CONFIG.PSU_MIO_47_DIRECTION {inout} \
#    CONFIG.PSU_MIO_47_POLARITY {Default} \
#    CONFIG.PSU_MIO_48_DIRECTION {inout} \
#    CONFIG.PSU_MIO_48_POLARITY {Default} \
#    CONFIG.PSU_MIO_49_DIRECTION {inout} \
#    CONFIG.PSU_MIO_49_POLARITY {Default} \
#    CONFIG.PSU_MIO_4_DIRECTION {inout} \
#    CONFIG.PSU_MIO_4_POLARITY {Default} \
#    CONFIG.PSU_MIO_50_DIRECTION {inout} \
#    CONFIG.PSU_MIO_50_POLARITY {Default} \
#    CONFIG.PSU_MIO_51_DIRECTION {out} \
#    CONFIG.PSU_MIO_51_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_51_POLARITY {Default} \
#    CONFIG.PSU_MIO_52_DIRECTION {in} \
#    CONFIG.PSU_MIO_52_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_52_POLARITY {Default} \
#    CONFIG.PSU_MIO_52_SLEW {fast} \
#    CONFIG.PSU_MIO_53_DIRECTION {in} \
#    CONFIG.PSU_MIO_53_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_53_POLARITY {Default} \
#    CONFIG.PSU_MIO_53_SLEW {fast} \
#    CONFIG.PSU_MIO_54_DIRECTION {inout} \
#    CONFIG.PSU_MIO_54_POLARITY {Default} \
#    CONFIG.PSU_MIO_55_DIRECTION {in} \
#    CONFIG.PSU_MIO_55_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_55_POLARITY {Default} \
#    CONFIG.PSU_MIO_55_SLEW {fast} \
#    CONFIG.PSU_MIO_56_DIRECTION {inout} \
#    CONFIG.PSU_MIO_56_POLARITY {Default} \
#    CONFIG.PSU_MIO_57_DIRECTION {inout} \
#    CONFIG.PSU_MIO_57_POLARITY {Default} \
#    CONFIG.PSU_MIO_58_DIRECTION {out} \
#    CONFIG.PSU_MIO_58_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_58_POLARITY {Default} \
#    CONFIG.PSU_MIO_59_DIRECTION {inout} \
#    CONFIG.PSU_MIO_59_POLARITY {Default} \
#    CONFIG.PSU_MIO_5_DIRECTION {out} \
#    CONFIG.PSU_MIO_5_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_5_POLARITY {Default} \
#    CONFIG.PSU_MIO_60_DIRECTION {inout} \
#    CONFIG.PSU_MIO_60_POLARITY {Default} \
#    CONFIG.PSU_MIO_61_DIRECTION {inout} \
#    CONFIG.PSU_MIO_61_POLARITY {Default} \
#    CONFIG.PSU_MIO_62_DIRECTION {inout} \
#    CONFIG.PSU_MIO_62_POLARITY {Default} \
#    CONFIG.PSU_MIO_63_DIRECTION {inout} \
#    CONFIG.PSU_MIO_63_POLARITY {Default} \
#    CONFIG.PSU_MIO_64_DIRECTION {out} \
#    CONFIG.PSU_MIO_64_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_64_POLARITY {Default} \
#    CONFIG.PSU_MIO_65_DIRECTION {out} \
#    CONFIG.PSU_MIO_65_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_65_POLARITY {Default} \
#    CONFIG.PSU_MIO_66_DIRECTION {out} \
#    CONFIG.PSU_MIO_66_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_66_POLARITY {Default} \
#    CONFIG.PSU_MIO_67_DIRECTION {out} \
#    CONFIG.PSU_MIO_67_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_67_POLARITY {Default} \
#    CONFIG.PSU_MIO_68_DIRECTION {out} \
#    CONFIG.PSU_MIO_68_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_68_POLARITY {Default} \
#    CONFIG.PSU_MIO_69_DIRECTION {out} \
#    CONFIG.PSU_MIO_69_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_69_POLARITY {Default} \
#    CONFIG.PSU_MIO_6_DIRECTION {out} \
#    CONFIG.PSU_MIO_6_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_6_POLARITY {Default} \
#    CONFIG.PSU_MIO_70_DIRECTION {in} \
#    CONFIG.PSU_MIO_70_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_70_POLARITY {Default} \
#    CONFIG.PSU_MIO_70_SLEW {fast} \
#    CONFIG.PSU_MIO_71_DIRECTION {in} \
#    CONFIG.PSU_MIO_71_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_71_POLARITY {Default} \
#    CONFIG.PSU_MIO_71_SLEW {fast} \
#    CONFIG.PSU_MIO_72_DIRECTION {in} \
#    CONFIG.PSU_MIO_72_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_72_POLARITY {Default} \
#    CONFIG.PSU_MIO_72_SLEW {fast} \
#    CONFIG.PSU_MIO_73_DIRECTION {in} \
#    CONFIG.PSU_MIO_73_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_73_POLARITY {Default} \
#    CONFIG.PSU_MIO_73_SLEW {fast} \
#    CONFIG.PSU_MIO_74_DIRECTION {in} \
#    CONFIG.PSU_MIO_74_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_74_POLARITY {Default} \
#    CONFIG.PSU_MIO_74_SLEW {fast} \
#    CONFIG.PSU_MIO_75_DIRECTION {in} \
#    CONFIG.PSU_MIO_75_DRIVE_STRENGTH {12} \
#    CONFIG.PSU_MIO_75_POLARITY {Default} \
#    CONFIG.PSU_MIO_75_SLEW {fast} \
#    CONFIG.PSU_MIO_76_DIRECTION {out} \
#    CONFIG.PSU_MIO_76_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_76_POLARITY {Default} \
#    CONFIG.PSU_MIO_77_DIRECTION {inout} \
#    CONFIG.PSU_MIO_77_POLARITY {Default} \
#    CONFIG.PSU_MIO_7_DIRECTION {out} \
#    CONFIG.PSU_MIO_7_INPUT_TYPE {cmos} \
#    CONFIG.PSU_MIO_7_POLARITY {Default} \
#    CONFIG.PSU_MIO_8_DIRECTION {inout} \
#    CONFIG.PSU_MIO_8_POLARITY {Default} \
#    CONFIG.PSU_MIO_9_DIRECTION {inout} \
#    CONFIG.PSU_MIO_9_POLARITY {Default} \
#    CONFIG.PSU_MIO_TREE_PERIPHERALS {Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO0 MIO#I2C 0#I2C 0#I2C 1#I2C 1#UART 0#UART 0#UART 1#UART 1#GPIO0 MIO#GPIO0 MIO#CAN 1#CAN 1#GPIO1 MIO#DPAUX#DPAUX#DPAUX#DPAUX#GPIO1 MIO#PMU GPO 0#PMU GPO 1#PMU GPO 2#PMU GPO 3#PMU GPO 4#PMU GPO 5#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3} \
#    CONFIG.PSU_MIO_TREE_SIGNALS {sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper#gpio0[13]#scl_out#sda_out#scl_out#sda_out#rxd#txd#txd#rxd#gpio0[22]#gpio0[23]#phy_tx#phy_rx#gpio1[26]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#gpio1[31]#gpo[0]#gpo[1]#gpo[2]#gpo[3]#gpo[4]#gpo[5]#gpio1[38]#sdio1_data_out[4]#sdio1_data_out[5]#sdio1_data_out[6]#sdio1_data_out[7]#sdio1_bus_pow#sdio1_wp#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out} \
#    CONFIG.PSU_SD1_INTERNAL_BUS_WIDTH {8} \
#    CONFIG.PSU_USB3__DUAL_CLOCK_ENABLE {1} \
#    CONFIG.PSU__ACT_DDR_FREQ_MHZ {1066.560059} \
#    CONFIG.PSU__AFI0_COHERENCY {0} \
#    CONFIG.PSU__CAN1__GRP_CLK__ENABLE {0} \
#    CONFIG.PSU__CAN1__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__CAN1__PERIPHERAL__IO {MIO 24 .. 25} \
#    CONFIG.PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ {1199.880127} \
#    CONFIG.PSU__CRF_APB__ACPU_CTRL__DIVISOR0 {1} \
#    CONFIG.PSU__CRF_APB__ACPU_CTRL__FREQMHZ {1200} \
#    CONFIG.PSU__CRF_APB__ACPU_CTRL__SRCSEL {APLL} \
#    CONFIG.PSU__CRF_APB__APLL_CTRL__DIV2 {1} \
#    CONFIG.PSU__CRF_APB__APLL_CTRL__FBDIV {72} \
#    CONFIG.PSU__CRF_APB__APLL_CTRL__FRACDATA {0.000000} \
#    CONFIG.PSU__CRF_APB__APLL_CTRL__SRCSEL {PSS_REF_CLK} \
#    CONFIG.PSU__CRF_APB__APLL_FRAC_CFG__ENABLED {0} \
#    CONFIG.PSU__CRF_APB__APLL_TO_LPD_CTRL__DIVISOR0 {3} \
#    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ {249.975021} \
#    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__DIVISOR0 {2} \
#    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ {250} \
#    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__DIVISOR0 {5} \
#    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ {250} \
#    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ {249.975021} \
#    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__DIVISOR0 {2} \
#    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ {250} \
#    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ {533.280029} \
#    CONFIG.PSU__CRF_APB__DDR_CTRL__DIVISOR0 {2} \
#    CONFIG.PSU__CRF_APB__DDR_CTRL__FREQMHZ {1067} \
#    CONFIG.PSU__CRF_APB__DDR_CTRL__SRCSEL {DPLL} \
#    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ {599.940063} \
#    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__DIVISOR0 {2} \
#    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ {600} \
#    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL {APLL} \
#    CONFIG.PSU__CRF_APB__DPLL_CTRL__DIV2 {1} \
#    CONFIG.PSU__CRF_APB__DPLL_CTRL__FBDIV {64} \
#    CONFIG.PSU__CRF_APB__DPLL_CTRL__FRACDATA {0.000000} \
#    CONFIG.PSU__CRF_APB__DPLL_CTRL__SRCSEL {PSS_REF_CLK} \
#    CONFIG.PSU__CRF_APB__DPLL_FRAC_CFG__ENABLED {0} \
#    CONFIG.PSU__CRF_APB__DPLL_TO_LPD_CTRL__DIVISOR0 {2} \
#    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ {24.997501} \
#    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR0 {15} \
#    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL {RPLL} \
#    CONFIG.PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED {0} \
#    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ {26.783037} \
#    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR0 {14} \
#    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL {RPLL} \
#    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ {299.970032} \
#    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR0 {5} \
#    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL {VPLL} \
#    CONFIG.PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED {0} \
#    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ {599.940063} \
#    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__DIVISOR0 {2} \
#    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ {600} \
#    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL {APLL} \
#    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ {499.950043} \
#    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__DIVISOR0 {1} \
#    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ {500} \
#    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__DIVISOR0 {6} \
#    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__FREQMHZ {250} \
#    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ {249.975021} \
#    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__DIVISOR0 {2} \
#    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ {250} \
#    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ {99.990005} \
#    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__DIVISOR0 {5} \
#    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ {100} \
#    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ {533.280029} \
#    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__DIVISOR0 {2} \
#    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ {533.33} \
#    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL {DPLL} \
#    CONFIG.PSU__CRF_APB__VPLL_CTRL__DIV2 {1} \
#    CONFIG.PSU__CRF_APB__VPLL_CTRL__FBDIV {90} \
#    CONFIG.PSU__CRF_APB__VPLL_CTRL__FRACDATA {0.000000} \
#    CONFIG.PSU__CRF_APB__VPLL_CTRL__SRCSEL {PSS_REF_CLK} \
#    CONFIG.PSU__CRF_APB__VPLL_FRAC_CFG__ENABLED {0} \
#    CONFIG.PSU__CRF_APB__VPLL_TO_LPD_CTRL__DIVISOR0 {3} \
#    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ {499.950043} \
#    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__DIVISOR0 {3} \
#    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ {500} \
#    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__DIVISOR0 {3} \
#    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ {49.995003} \
#    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR0 {30} \
#    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR0 {15} \
#    CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__ACT_FREQMHZ {99.990005} \
#    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR0 {15} \
#    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ {100} \
#    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ {499.950043} \
#    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__DIVISOR0 {3} \
#    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ {500} \
#    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ {249.975021} \
#    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__DIVISOR0 {6} \
#    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ {250} \
#    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ {1499.850098} \
#    CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR0 {12} \
#    CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR0 {12} \
#    CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR0 {12} \
#    CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ {124.987511} \
#    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR0 {12} \
#    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ {125} \
#    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ {249.975021} \
#    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR0 {6} \
#    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ {99.990005} \
#    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR0 {15} \
#    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ {100} \
#    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ {99.990005} \
#    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR0 {15} \
#    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ {100} \
#    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__IOPLL_CTRL__DIV2 {1} \
#    CONFIG.PSU__CRL_APB__IOPLL_CTRL__FBDIV {90} \
#    CONFIG.PSU__CRL_APB__IOPLL_CTRL__FRACDATA {0.000000} \
#    CONFIG.PSU__CRL_APB__IOPLL_CTRL__SRCSEL {PSS_REF_CLK} \
#    CONFIG.PSU__CRL_APB__IOPLL_FRAC_CFG__ENABLED {0} \
#    CONFIG.PSU__CRL_APB__IOPLL_TO_FPD_CTRL__DIVISOR0 {3} \
#    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ {249.975021} \
#    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__DIVISOR0 {6} \
#    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ {250} \
#    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ {99.990005} \
#    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__DIVISOR0 {15} \
#    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ {100} \
#    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ {499.950043} \
#    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__DIVISOR0 {3} \
#    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ {500} \
#    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR0 {15} \
#    CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ {187.481262} \
#    CONFIG.PSU__CRL_APB__PCAP_CTRL__DIVISOR0 {8} \
#    CONFIG.PSU__CRL_APB__PCAP_CTRL__FREQMHZ {200} \
#    CONFIG.PSU__CRL_APB__PCAP_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ {99.990005} \
#    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR0 {15} \
#    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {100} \
#    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR0 {4} \
#    CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR0 {4} \
#    CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR0 {4} \
#    CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ {124.987511} \
#    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR0 {12} \
#    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ {125} \
#    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__RPLL_CTRL__DIV2 {1} \
#    CONFIG.PSU__CRL_APB__RPLL_CTRL__FBDIV {45} \
#    CONFIG.PSU__CRL_APB__RPLL_CTRL__FRACDATA {0.000000} \
#    CONFIG.PSU__CRL_APB__RPLL_CTRL__SRCSEL {PSS_REF_CLK} \
#    CONFIG.PSU__CRL_APB__RPLL_FRAC_CFG__ENABLED {0} \
#    CONFIG.PSU__CRL_APB__RPLL_TO_FPD_CTRL__DIVISOR0 {2} \
#    CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR0 {7} \
#    CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ {187.481262} \
#    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR0 {8} \
#    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ {200} \
#    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR0 {7} \
#    CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR0 {7} \
#    CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ {99.990005} \
#    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__DIVISOR0 {15} \
#    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ {100} \
#    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ {99.990005} \
#    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR0 {15} \
#    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ {100} \
#    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ {99.990005} \
#    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR0 {15} \
#    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ {100} \
#    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ {249.975021} \
#    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR0 {6} \
#    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ {250} \
#    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR0 {6} \
#    CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR1 {1} \
#    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ {19.998001} \
#    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR0 {25} \
#    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR1 {3} \
#    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ {20} \
#    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL {IOPLL} \
#    CONFIG.PSU__CRL_APB__USB3__ENABLE {1} \
#    CONFIG.PSU__CSUPMU__PERIPHERAL__VALID {1} \
#    CONFIG.PSU__DDRC__ADDR_MIRROR {0} \
#    CONFIG.PSU__DDRC__BANK_ADDR_COUNT {2} \
#    CONFIG.PSU__DDRC__BG_ADDR_COUNT {2} \
#    CONFIG.PSU__DDRC__BRC_MAPPING {ROW_BANK_COL} \
#    CONFIG.PSU__DDRC__BUS_WIDTH {64 Bit} \
#    CONFIG.PSU__DDRC__CL {15} \
#    CONFIG.PSU__DDRC__CLOCK_STOP_EN {0} \
#    CONFIG.PSU__DDRC__COL_ADDR_COUNT {10} \
#    CONFIG.PSU__DDRC__COMPONENTS {UDIMM} \
#    CONFIG.PSU__DDRC__CWL {14} \
#    CONFIG.PSU__DDRC__DDR3L_T_REF_RANGE {NA} \
#    CONFIG.PSU__DDRC__DDR3_T_REF_RANGE {NA} \
#    CONFIG.PSU__DDRC__DDR4_ADDR_MAPPING {0} \
#    CONFIG.PSU__DDRC__DDR4_CAL_MODE_ENABLE {0} \
#    CONFIG.PSU__DDRC__DDR4_CRC_CONTROL {0} \
#    CONFIG.PSU__DDRC__DDR4_T_REF_MODE {0} \
#    CONFIG.PSU__DDRC__DDR4_T_REF_RANGE {Normal (0-85)} \
#    CONFIG.PSU__DDRC__DEEP_PWR_DOWN_EN {0} \
#    CONFIG.PSU__DDRC__DEVICE_CAPACITY {4096 MBits} \
#    CONFIG.PSU__DDRC__DIMM_ADDR_MIRROR {0} \
#    CONFIG.PSU__DDRC__DM_DBI {DM_NO_DBI} \
#    CONFIG.PSU__DDRC__DQMAP_0_3 {0} \
#    CONFIG.PSU__DDRC__DQMAP_12_15 {0} \
#    CONFIG.PSU__DDRC__DQMAP_16_19 {0} \
#    CONFIG.PSU__DDRC__DQMAP_20_23 {0} \
#    CONFIG.PSU__DDRC__DQMAP_24_27 {0} \
#    CONFIG.PSU__DDRC__DQMAP_28_31 {0} \
#    CONFIG.PSU__DDRC__DQMAP_32_35 {0} \
#    CONFIG.PSU__DDRC__DQMAP_36_39 {0} \
#    CONFIG.PSU__DDRC__DQMAP_40_43 {0} \
#    CONFIG.PSU__DDRC__DQMAP_44_47 {0} \
#    CONFIG.PSU__DDRC__DQMAP_48_51 {0} \
#    CONFIG.PSU__DDRC__DQMAP_4_7 {0} \
#    CONFIG.PSU__DDRC__DQMAP_52_55 {0} \
#    CONFIG.PSU__DDRC__DQMAP_56_59 {0} \
#    CONFIG.PSU__DDRC__DQMAP_60_63 {0} \
#    CONFIG.PSU__DDRC__DQMAP_64_67 {0} \
#    CONFIG.PSU__DDRC__DQMAP_68_71 {0} \
#    CONFIG.PSU__DDRC__DQMAP_8_11 {0} \
#    CONFIG.PSU__DDRC__DRAM_WIDTH {8 Bits} \
#    CONFIG.PSU__DDRC__ECC {Disabled} \
#    CONFIG.PSU__DDRC__ENABLE_LP4_HAS_ECC_COMP {0} \
#    CONFIG.PSU__DDRC__ENABLE_LP4_SLOWBOOT {0} \
#    CONFIG.PSU__DDRC__FGRM {1X} \
#    CONFIG.PSU__DDRC__LPDDR3_T_REF_RANGE {NA} \
#    CONFIG.PSU__DDRC__LPDDR4_T_REF_RANGE {NA} \
#    CONFIG.PSU__DDRC__LP_ASR {manual normal} \
#    CONFIG.PSU__DDRC__MEMORY_TYPE {DDR 4} \
#    CONFIG.PSU__DDRC__PARITY_ENABLE {0} \
#    CONFIG.PSU__DDRC__PER_BANK_REFRESH {0} \
#    CONFIG.PSU__DDRC__PHY_DBI_MODE {0} \
#    CONFIG.PSU__DDRC__RANK_ADDR_COUNT {0} \
#    CONFIG.PSU__DDRC__ROW_ADDR_COUNT {15} \
#    CONFIG.PSU__DDRC__SB_TARGET {15-15-15} \
#    CONFIG.PSU__DDRC__SELF_REF_ABORT {0} \
#    CONFIG.PSU__DDRC__SPEED_BIN {DDR4_2133P} \
#    CONFIG.PSU__DDRC__STATIC_RD_MODE {0} \
#    CONFIG.PSU__DDRC__TRAIN_DATA_EYE {1} \
#    CONFIG.PSU__DDRC__TRAIN_READ_GATE {1} \
#    CONFIG.PSU__DDRC__TRAIN_WRITE_LEVEL {1} \
#    CONFIG.PSU__DDRC__T_FAW {30.0} \
#    CONFIG.PSU__DDRC__T_RAS_MIN {33} \
#    CONFIG.PSU__DDRC__T_RC {47.06} \
#    CONFIG.PSU__DDRC__T_RCD {15} \
#    CONFIG.PSU__DDRC__T_RP {15} \
#    CONFIG.PSU__DDRC__VENDOR_PART {OTHERS} \
#    CONFIG.PSU__DDRC__VREF {1} \
#    CONFIG.PSU__DDR_HIGH_ADDRESS_GUI_ENABLE {1} \
#    CONFIG.PSU__DDR__INTERFACE__FREQMHZ {533.500} \
#    CONFIG.PSU__DISPLAYPORT__LANE0__ENABLE {1} \
#    CONFIG.PSU__DISPLAYPORT__LANE0__IO {GT Lane1} \
#    CONFIG.PSU__DISPLAYPORT__LANE1__ENABLE {1} \
#    CONFIG.PSU__DISPLAYPORT__LANE1__IO {GT Lane0} \
#    CONFIG.PSU__DISPLAYPORT__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__DLL__ISUSED {1} \
#    CONFIG.PSU__DPAUX__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__DPAUX__PERIPHERAL__IO {MIO 27 .. 30} \
#    CONFIG.PSU__DP__LANE_SEL {Dual Lower} \
#    CONFIG.PSU__DP__REF_CLK_FREQ {27} \
#    CONFIG.PSU__DP__REF_CLK_SEL {Ref Clk3} \
#    CONFIG.PSU__ENET3__FIFO__ENABLE {0} \
#    CONFIG.PSU__ENET3__GRP_MDIO__ENABLE {1} \
#    CONFIG.PSU__ENET3__GRP_MDIO__IO {MIO 76 .. 77} \
#    CONFIG.PSU__ENET3__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__ENET3__PERIPHERAL__IO {MIO 64 .. 75} \
#    CONFIG.PSU__ENET3__PTP__ENABLE {0} \
#    CONFIG.PSU__ENET3__TSU__ENABLE {0} \
#    CONFIG.PSU__FPDMASTERS_COHERENCY {0} \
#    CONFIG.PSU__FPD_SLCR__WDT1__ACT_FREQMHZ {99.990005} \
#    CONFIG.PSU__FPD_SLCR__WDT1__FREQMHZ {99.990005} \
#    CONFIG.PSU__FPD_SLCR__WDT_CLK_SEL__SELECT {APB} \
#    CONFIG.PSU__FPGA_PL0_ENABLE {1} \
#    CONFIG.PSU__GEM3_COHERENCY {0} \
#    CONFIG.PSU__GEM3_ROUTE_THROUGH_FPD {0} \
#    CONFIG.PSU__GEM__TSU__ENABLE {0} \
#    CONFIG.PSU__GPIO0_MIO__IO {MIO 0 .. 25} \
#    CONFIG.PSU__GPIO0_MIO__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__GPIO1_MIO__IO {MIO 26 .. 51} \
#    CONFIG.PSU__GPIO1_MIO__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__GT__LINK_SPEED {HBR} \
#    CONFIG.PSU__GT__PRE_EMPH_LVL_4 {0} \
#    CONFIG.PSU__GT__VLT_SWNG_LVL_4 {0} \
#    CONFIG.PSU__HIGH_ADDRESS__ENABLE {1} \
#    CONFIG.PSU__I2C0__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__I2C0__PERIPHERAL__IO {MIO 14 .. 15} \
#    CONFIG.PSU__I2C1__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__I2C1__PERIPHERAL__IO {MIO 16 .. 17} \
#    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL {APB} \
#    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL {APB} \
#    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL {APB} \
#    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL {APB} \
#    CONFIG.PSU__IOU_SLCR__TTC0__ACT_FREQMHZ {100.000000} \
#    CONFIG.PSU__IOU_SLCR__TTC0__FREQMHZ {100.000000} \
#    CONFIG.PSU__IOU_SLCR__TTC1__ACT_FREQMHZ {100.000000} \
#    CONFIG.PSU__IOU_SLCR__TTC1__FREQMHZ {100.000000} \
#    CONFIG.PSU__IOU_SLCR__TTC2__ACT_FREQMHZ {100.000000} \
#    CONFIG.PSU__IOU_SLCR__TTC2__FREQMHZ {100.000000} \
#    CONFIG.PSU__IOU_SLCR__TTC3__ACT_FREQMHZ {100.000000} \
#    CONFIG.PSU__IOU_SLCR__TTC3__FREQMHZ {100.000000} \
#    CONFIG.PSU__IOU_SLCR__WDT0__ACT_FREQMHZ {99.990005} \
#    CONFIG.PSU__IOU_SLCR__WDT0__FREQMHZ {99.990005} \
#    CONFIG.PSU__IOU_SLCR__WDT_CLK_SEL__SELECT {APB} \
#    CONFIG.PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ {100.000000} \
#    CONFIG.PSU__LPD_SLCR__CSUPMU__FREQMHZ {100.000000} \
#    CONFIG.PSU__MAXIGP0__DATA_WIDTH {128} \
#    CONFIG.PSU__MAXIGP1__DATA_WIDTH {128} \
#    CONFIG.PSU__MAXIGP2__DATA_WIDTH {32} \
#    CONFIG.PSU__OVERRIDE__BASIC_CLOCK {0} \
#    CONFIG.PSU__PL_CLK0_BUF {TRUE} \
#    CONFIG.PSU__PMU_COHERENCY {0} \
#    CONFIG.PSU__PMU__AIBACK__ENABLE {0} \
#    CONFIG.PSU__PMU__EMIO_GPI__ENABLE {0} \
#    CONFIG.PSU__PMU__EMIO_GPO__ENABLE {0} \
#    CONFIG.PSU__PMU__GPI0__ENABLE {0} \
#    CONFIG.PSU__PMU__GPI1__ENABLE {0} \
#    CONFIG.PSU__PMU__GPI2__ENABLE {0} \
#    CONFIG.PSU__PMU__GPI3__ENABLE {0} \
#    CONFIG.PSU__PMU__GPI4__ENABLE {0} \
#    CONFIG.PSU__PMU__GPI5__ENABLE {0} \
#    CONFIG.PSU__PMU__GPO0__ENABLE {1} \
#    CONFIG.PSU__PMU__GPO0__IO {MIO 32} \
#    CONFIG.PSU__PMU__GPO1__ENABLE {1} \
#    CONFIG.PSU__PMU__GPO1__IO {MIO 33} \
#    CONFIG.PSU__PMU__GPO2__ENABLE {1} \
#    CONFIG.PSU__PMU__GPO2__IO {MIO 34} \
#    CONFIG.PSU__PMU__GPO2__POLARITY {low} \
#    CONFIG.PSU__PMU__GPO3__ENABLE {1} \
#    CONFIG.PSU__PMU__GPO3__IO {MIO 35} \
#    CONFIG.PSU__PMU__GPO3__POLARITY {low} \
#    CONFIG.PSU__PMU__GPO4__ENABLE {1} \
#    CONFIG.PSU__PMU__GPO4__IO {MIO 36} \
#    CONFIG.PSU__PMU__GPO4__POLARITY {low} \
#    CONFIG.PSU__PMU__GPO5__ENABLE {1} \
#    CONFIG.PSU__PMU__GPO5__IO {MIO 37} \
#    CONFIG.PSU__PMU__GPO5__POLARITY {low} \
#    CONFIG.PSU__PMU__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__PMU__PLERROR__ENABLE {0} \
#    CONFIG.PSU__PRESET_APPLIED {1} \
#    CONFIG.PSU__PROTECTION__MASTERS {USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;1|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;1|SATA0:NonSecure;1|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1} \
#    CONFIG.PSU__PROTECTION__SLAVES {LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;1|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_GPV;FD700000;FD7FFFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|FPD;CCI_GPV;FD6E0000;FD6EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;1|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1} \
#    CONFIG.PSU__PSS_REF_CLK__FREQMHZ {33.330} \
#    CONFIG.PSU__QSPI_COHERENCY {0} \
#    CONFIG.PSU__QSPI_ROUTE_THROUGH_FPD {0} \
#    CONFIG.PSU__QSPI__GRP_FBCLK__ENABLE {1} \
#    CONFIG.PSU__QSPI__GRP_FBCLK__IO {MIO 6} \
#    CONFIG.PSU__QSPI__PERIPHERAL__DATA_MODE {x4} \
#    CONFIG.PSU__QSPI__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__QSPI__PERIPHERAL__IO {MIO 0 .. 12} \
#    CONFIG.PSU__QSPI__PERIPHERAL__MODE {Dual Parallel} \
#    CONFIG.PSU__SATA__LANE0__ENABLE {0} \
#    CONFIG.PSU__SATA__LANE1__ENABLE {1} \
#    CONFIG.PSU__SATA__LANE1__IO {GT Lane3} \
#    CONFIG.PSU__SATA__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__SATA__REF_CLK_FREQ {125} \
#    CONFIG.PSU__SATA__REF_CLK_SEL {Ref Clk1} \
#    CONFIG.PSU__SAXIGP0__DATA_WIDTH {128} \
#    CONFIG.PSU__SD1_COHERENCY {0} \
#    CONFIG.PSU__SD1_ROUTE_THROUGH_FPD {0} \
#    CONFIG.PSU__SD1__DATA_TRANSFER_MODE {8Bit} \
#    CONFIG.PSU__SD1__GRP_CD__ENABLE {1} \
#    CONFIG.PSU__SD1__GRP_CD__IO {MIO 45} \
#    CONFIG.PSU__SD1__GRP_POW__ENABLE {1} \
#    CONFIG.PSU__SD1__GRP_POW__IO {MIO 43} \
#    CONFIG.PSU__SD1__GRP_WP__ENABLE {1} \
#    CONFIG.PSU__SD1__GRP_WP__IO {MIO 44} \
#    CONFIG.PSU__SD1__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__SD1__PERIPHERAL__IO {MIO 39 .. 51} \
#    CONFIG.PSU__SD1__RESET__ENABLE {0} \
#    CONFIG.PSU__SD1__SLOT_TYPE {SD 3.0} \
#    CONFIG.PSU__SWDT0__CLOCK__ENABLE {0} \
#    CONFIG.PSU__SWDT0__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__SWDT0__RESET__ENABLE {0} \
#    CONFIG.PSU__SWDT1__CLOCK__ENABLE {0} \
#    CONFIG.PSU__SWDT1__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__SWDT1__RESET__ENABLE {0} \
#    CONFIG.PSU__TSU__BUFG_PORT_PAIR {0} \
#    CONFIG.PSU__TTC0__CLOCK__ENABLE {0} \
#    CONFIG.PSU__TTC0__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__TTC0__WAVEOUT__ENABLE {0} \
#    CONFIG.PSU__TTC1__CLOCK__ENABLE {0} \
#    CONFIG.PSU__TTC1__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__TTC1__WAVEOUT__ENABLE {0} \
#    CONFIG.PSU__TTC2__CLOCK__ENABLE {0} \
#    CONFIG.PSU__TTC2__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__TTC2__WAVEOUT__ENABLE {0} \
#    CONFIG.PSU__TTC3__CLOCK__ENABLE {0} \
#    CONFIG.PSU__TTC3__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__TTC3__WAVEOUT__ENABLE {0} \
#    CONFIG.PSU__UART0__BAUD_RATE {115200} \
#    CONFIG.PSU__UART0__MODEM__ENABLE {0} \
#    CONFIG.PSU__UART0__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__UART0__PERIPHERAL__IO {MIO 18 .. 19} \
#    CONFIG.PSU__UART1__BAUD_RATE {115200} \
#    CONFIG.PSU__UART1__MODEM__ENABLE {0} \
#    CONFIG.PSU__UART1__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__UART1__PERIPHERAL__IO {MIO 20 .. 21} \
#    CONFIG.PSU__USB0_COHERENCY {0} \
#    CONFIG.PSU__USB0__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__USB0__PERIPHERAL__IO {MIO 52 .. 63} \
#    CONFIG.PSU__USB0__REF_CLK_FREQ {26} \
#    CONFIG.PSU__USB0__REF_CLK_SEL {Ref Clk2} \
#    CONFIG.PSU__USB0__RESET__ENABLE {0} \
#    CONFIG.PSU__USB1__RESET__ENABLE {0} \
#    CONFIG.PSU__USB2_0__EMIO__ENABLE {0} \
#    CONFIG.PSU__USB3_0__EMIO__ENABLE {0} \
#    CONFIG.PSU__USB3_0__PERIPHERAL__ENABLE {1} \
#    CONFIG.PSU__USB3_0__PERIPHERAL__IO {GT Lane2} \
#    CONFIG.PSU__USB__RESET__MODE {Boot Pin} \
#    CONFIG.PSU__USB__RESET__POLARITY {Active Low} \
#    CONFIG.PSU__USE__IRQ0 {1} \
#    CONFIG.PSU__USE__M_AXI_GP0 {1} \
#    CONFIG.PSU__USE__M_AXI_GP1 {0} \
#    CONFIG.PSU__USE__M_AXI_GP2 {0} \
#    CONFIG.PSU__USE__S_AXI_GP0 {1} \
#    CONFIG.SUBPRESET1 {Custom} \
#  ] $zynq_ultra_ps_e_0
# 
#   # Create interface connections  
# 
#   connect_bd_intf_net -intf_net conv_3_3_0_arg_0 [get_bd_intf_pins conv_3_3_0/arg_out] [get_bd_intf_pins axis_dwidth_converter_1/S_AXIS]
#   connect_bd_intf_net -intf_net axi_dma_0_M_AXIS_MM2S [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins axis_dwidth_converter_0/S_AXIS]
#   connect_bd_intf_net -intf_net axi_dma_0_M_AXI_MM2S [get_bd_intf_pins axi_dma_0/M_AXI_MM2S] [get_bd_intf_pins smartconnect_0/S01_AXI]
#   connect_bd_intf_net -intf_net axi_dma_0_M_AXI_S2MM [get_bd_intf_pins axi_dma_0/M_AXI_S2MM] [get_bd_intf_pins smartconnect_0/S02_AXI]
#   connect_bd_intf_net -intf_net axi_dma_0_M_AXI_SG [get_bd_intf_pins axi_dma_0/M_AXI_SG] [get_bd_intf_pins smartconnect_0/S00_AXI]  
#   connect_bd_intf_net -intf_net axis_dwidth_converter_0_M_AXIS [get_bd_intf_pins conv_3_3_0/arg_in0] [get_bd_intf_pins axis_dwidth_converter_0/M_AXIS]  
#   connect_bd_intf_net -intf_net axis_dwidth_converter_1_M_AXIS [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM] [get_bd_intf_pins axis_dwidth_converter_1/M_AXIS]
#   connect_bd_intf_net -intf_net smartconnect_0_M00_AXI [get_bd_intf_pins smartconnect_0/M00_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HPC0_FPD]
#   connect_bd_intf_net -intf_net smartconnect_1_M00_AXI [get_bd_intf_pins axi_dma_0/S_AXI_LITE] [get_bd_intf_pins smartconnect_1/M00_AXI]
#   connect_bd_intf_net -intf_net zynq_ultra_ps_e_0_M_AXI_HPM0_FPD [get_bd_intf_pins smartconnect_1/S00_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_FPD]
# 
#   # Create port connections
#   connect_bd_net -net axi_dma_0_mm2s_introut [get_bd_pins axi_dma_0/mm2s_introut] [get_bd_pins xlconcat_0/In0]
#   connect_bd_net -net axi_dma_0_s2mm_introut [get_bd_pins axi_dma_0/s2mm_introut] [get_bd_pins xlconcat_0/In1]
#   connect_bd_net -net proc_sys_reset_0_interconnect_aresetn [get_bd_pins proc_sys_reset_0/interconnect_aresetn] [get_bd_pins smartconnect_0/aresetn] [get_bd_pins smartconnect_1/aresetn]
#   connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_pins conv_3_3_0/ap_rst_n] [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins axis_dwidth_converter_0/aresetn] [get_bd_pins axis_dwidth_converter_1/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
#   connect_bd_net -net xlconcat_0_dout [get_bd_pins xlconcat_0/dout] [get_bd_pins zynq_ultra_ps_e_0/pl_ps_irq0]
#   connect_bd_net -net zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins conv_3_3_0/ap_clk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/m_axi_sg_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axis_dwidth_converter_0/aclk] [get_bd_pins axis_dwidth_converter_1/aclk] [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins smartconnect_0/aclk] [get_bd_pins smartconnect_1/aclk] [get_bd_pins zynq_ultra_ps_e_0/maxihpm0_fpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] [get_bd_pins zynq_ultra_ps_e_0/saxihpc0_fpd_aclk]
#   connect_bd_net -net zynq_ultra_ps_e_0_pl_resetn0 [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins zynq_ultra_ps_e_0/pl_resetn0]
# 
#   # Create address segments
#   assign_bd_address -offset 0x000800000000 -range 0x000800000000 -target_address_space [get_bd_addr_spaces axi_dma_0/Data_SG] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH] -force
#   assign_bd_address -offset 0x000800000000 -range 0x000800000000 -target_address_space [get_bd_addr_spaces axi_dma_0/Data_MM2S] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH] -force
#   assign_bd_address -offset 0x000800000000 -range 0x000800000000 -target_address_space [get_bd_addr_spaces axi_dma_0/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH] -force
#   assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces axi_dma_0/Data_SG] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW] -force
#   assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces axi_dma_0/Data_MM2S] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW] -force
#   assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces axi_dma_0/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW] -force
#   assign_bd_address -offset 0xC0000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces axi_dma_0/Data_SG] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP0/HPC0_QSPI] -force
#   assign_bd_address -offset 0xC0000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces axi_dma_0/Data_MM2S] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP0/HPC0_QSPI] -force
#   assign_bd_address -offset 0xC0000000 -range 0x20000000 -target_address_space [get_bd_addr_spaces axi_dma_0/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP0/HPC0_QSPI] -force
#   assign_bd_address -offset 0xA0000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs axi_dma_0/S_AXI_LITE/Reg] -force
# 
#   # Exclude Address Segments
#   exclude_bd_addr_seg -offset 0xFF000000 -range 0x01000000 -target_address_space [get_bd_addr_spaces axi_dma_0/Data_MM2S] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM]
#   exclude_bd_addr_seg -offset 0xFF000000 -range 0x01000000 -target_address_space [get_bd_addr_spaces axi_dma_0/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM]
#   exclude_bd_addr_seg -offset 0xFF000000 -range 0x01000000 -target_address_space [get_bd_addr_spaces axi_dma_0/Data_SG] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM]
# 
# 
#   # Restore current instance
#   current_bd_instance $oldCurInst
# 
#   validate_bd_design
#   save_bd_design
# }
# create_root_design ""
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
Slave segment '/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH' is being assigned into address space '/axi_dma_0/Data_SG' at <0x8_0000_0000 [ 32G ]>.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0x8_0000_0000 [ 32G ]>.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0x8_0000_0000 [ 32G ]>.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW' is being assigned into address space '/axi_dma_0/Data_SG' at <0x0000_0000 [ 2G ]>.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0x0000_0000 [ 2G ]>.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0x0000_0000 [ 2G ]>.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP0/HPC0_QSPI' is being assigned into address space '/axi_dma_0/Data_SG' at <0xC000_0000 [ 512M ]>.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP0/HPC0_QSPI' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0xC000_0000 [ 512M ]>.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP0/HPC0_QSPI' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0xC000_0000 [ 512M ]>.
Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_0000 [ 64K ]>.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0xFF00_0000 [ 16M ]>.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0xFF00_0000 [ 16M ]>.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM' is being assigned into address space '/axi_dma_0/Data_SG' at <0xFF00_0000 [ 16M ]>.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_SG.
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [xilinx.com:ip:smartconnect:1.0-1] conv_3_3_smartconnect_1_0: IP conv_3_3_smartconnect_1_0 is configured in Low area mode since all the endpoint slaves are AXI4LITE. One of the SIs has propert HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /conv_3_3_smartconnect_1_0]
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'HAS_LOCK' of cell '/m00_exit_pipeline/m00_exit' is ignored
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /smartconnect_0/M00_AXI(0)
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 7080.703 ; gain = 0.000 ; free physical = 11059 ; free virtual = 86797
Wrote  : </home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/conv_3_3.bd> 
Wrote  : </home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ui/bd_5fd6d3c.ui> 
# make_wrapper -files [get_files conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/conv_3_3.bd] -top
INFO: [BD 41-1662] The design 'conv_3_3.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/synth/conv_3_3.v
VHDL Output written to : /home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/sim/conv_3_3.v
VHDL Output written to : /home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/hdl/conv_3_3_wrapper.v
make_wrapper: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 7102.516 ; gain = 21.812 ; free physical = 10928 ; free virtual = 86684
# add_files -norecurse conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/hdl/conv_3_3_wrapper.v
# launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'conv_3_3.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/synth/conv_3_3.v
VHDL Output written to : /home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/sim/conv_3_3.v
VHDL Output written to : /home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/hdl/conv_3_3_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv_3_3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwidth_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwidth_converter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
Exporting to file /home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_smartconnect_0_0/bd_0/hw_handoff/conv_3_3_smartconnect_0_0.hwh
Generated Block Design Tcl file /home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_smartconnect_0_0/bd_0/hw_handoff/conv_3_3_smartconnect_0_0_bd.tcl
Generated Hardware Definition File /home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_smartconnect_0_0/bd_0/synth/conv_3_3_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
Exporting to file /home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_smartconnect_1_0/bd_0/hw_handoff/conv_3_3_smartconnect_1_0.hwh
Generated Block Design Tcl file /home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_smartconnect_1_0/bd_0/hw_handoff/conv_3_3_smartconnect_1_0_bd.tcl
Generated Hardware Definition File /home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_smartconnect_1_0/bd_0/synth/conv_3_3_smartconnect_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.3-0] conv_3_3_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_FPD'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HPC0_FPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
Exporting to file /home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/hw_handoff/conv_3_3.hwh
Generated Block Design Tcl file /home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/hw_handoff/conv_3_3_bd.tcl
Generated Hardware Definition File /home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/synth/conv_3_3.hwdef
[Tue Oct 13 14:44:13 2020] Launched conv_3_3_smartconnect_1_0_synth_1, conv_3_3_axi_dma_0_0_synth_1, conv_3_3_smartconnect_0_0_synth_1, conv_3_3_proc_sys_reset_0_0_synth_1, conv_3_3_axis_dwidth_converter_1_0_synth_1, conv_3_3_axis_dwidth_converter_0_0_synth_1, conv_3_3_conv_3_3_0_0_synth_1, conv_3_3_zynq_ultra_ps_e_0_0_synth_1, synth_1...
Run output will be captured here:
conv_3_3_smartconnect_1_0_synth_1: /home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.runs/conv_3_3_smartconnect_1_0_synth_1/runme.log
conv_3_3_axi_dma_0_0_synth_1: /home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.runs/conv_3_3_axi_dma_0_0_synth_1/runme.log
conv_3_3_smartconnect_0_0_synth_1: /home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.runs/conv_3_3_smartconnect_0_0_synth_1/runme.log
conv_3_3_proc_sys_reset_0_0_synth_1: /home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.runs/conv_3_3_proc_sys_reset_0_0_synth_1/runme.log
conv_3_3_axis_dwidth_converter_1_0_synth_1: /home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.runs/conv_3_3_axis_dwidth_converter_1_0_synth_1/runme.log
conv_3_3_axis_dwidth_converter_0_0_synth_1: /home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.runs/conv_3_3_axis_dwidth_converter_0_0_synth_1/runme.log
conv_3_3_conv_3_3_0_0_synth_1: /home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.runs/conv_3_3_conv_3_3_0_0_synth_1/runme.log
conv_3_3_zynq_ultra_ps_e_0_0_synth_1: /home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.runs/conv_3_3_zynq_ultra_ps_e_0_0_synth_1/runme.log
synth_1: /home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.runs/synth_1/runme.log
[Tue Oct 13 14:44:14 2020] Launched impl_1...
Run output will be captured here: /home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 7373.598 ; gain = 271.082 ; free physical = 10854 ; free virtual = 86653
# wait_on_run impl_1
[Tue Oct 13 14:44:14 2020] Waiting for impl_1 to finish...
[Tue Oct 13 14:44:19 2020] Waiting for impl_1 to finish...
[Tue Oct 13 14:44:24 2020] Waiting for impl_1 to finish...
[Tue Oct 13 14:44:29 2020] Waiting for impl_1 to finish...
[Tue Oct 13 14:44:39 2020] Waiting for impl_1 to finish...
[Tue Oct 13 14:44:49 2020] Waiting for impl_1 to finish...
[Tue Oct 13 14:44:59 2020] Waiting for impl_1 to finish...
[Tue Oct 13 14:45:09 2020] Waiting for impl_1 to finish...
[Tue Oct 13 14:45:29 2020] Waiting for impl_1 to finish...
[Tue Oct 13 14:45:49 2020] Waiting for impl_1 to finish...
[Tue Oct 13 14:46:09 2020] Waiting for impl_1 to finish...
[Tue Oct 13 14:46:29 2020] Waiting for impl_1 to finish...
[Tue Oct 13 14:47:09 2020] Waiting for impl_1 to finish...
[Tue Oct 13 14:47:49 2020] Waiting for impl_1 to finish...
[Tue Oct 13 14:48:29 2020] Waiting for impl_1 to finish...
[Tue Oct 13 14:49:09 2020] Waiting for impl_1 to finish...
[Tue Oct 13 14:50:29 2020] Waiting for impl_1 to finish...
[Tue Oct 13 14:51:49 2020] Waiting for impl_1 to finish...
[Tue Oct 13 14:53:09 2020] Waiting for impl_1 to finish...
[Tue Oct 13 14:54:30 2020] Waiting for impl_1 to finish...
[Tue Oct 13 14:57:10 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log conv_3_3_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source conv_3_3_wrapper.tcl -notrace


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source conv_3_3_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/fpga/hls/conv_3_3/conv_3_3/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2080.113 ; gain = 0.000 ; free physical = 12300 ; free virtual = 86387
Command: link_design -top conv_3_3_wrapper -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_axi_dma_0_0/conv_3_3_axi_dma_0_0.dcp' for cell 'conv_3_3_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_axis_dwidth_converter_0_0/conv_3_3_axis_dwidth_converter_0_0.dcp' for cell 'conv_3_3_i/axis_dwidth_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_axis_dwidth_converter_1_0/conv_3_3_axis_dwidth_converter_1_0.dcp' for cell 'conv_3_3_i/axis_dwidth_converter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_conv_3_3_0_0/conv_3_3_conv_3_3_0_0.dcp' for cell 'conv_3_3_i/conv_3_3_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_proc_sys_reset_0_0/conv_3_3_proc_sys_reset_0_0.dcp' for cell 'conv_3_3_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_smartconnect_0_0/conv_3_3_smartconnect_0_0.dcp' for cell 'conv_3_3_i/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_smartconnect_1_0/conv_3_3_smartconnect_1_0.dcp' for cell 'conv_3_3_i/smartconnect_1'
INFO: [Project 1-454] Reading design checkpoint '/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_zynq_ultra_ps_e_0_0/conv_3_3_zynq_ultra_ps_e_0_0.dcp' for cell 'conv_3_3_i/zynq_ultra_ps_e_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2678.773 ; gain = 0.000 ; free physical = 11351 ; free virtual = 85438
INFO: [Netlist 29-17] Analyzing 242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_axi_dma_0_0/conv_3_3_axi_dma_0_0.xdc] for cell 'conv_3_3_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_axi_dma_0_0/conv_3_3_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_axi_dma_0_0/conv_3_3_axi_dma_0_0.xdc] for cell 'conv_3_3_i/axi_dma_0/U0'
Parsing XDC File [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_proc_sys_reset_0_0/conv_3_3_proc_sys_reset_0_0_board.xdc] for cell 'conv_3_3_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_proc_sys_reset_0_0/conv_3_3_proc_sys_reset_0_0_board.xdc] for cell 'conv_3_3_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_proc_sys_reset_0_0/conv_3_3_proc_sys_reset_0_0.xdc] for cell 'conv_3_3_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_proc_sys_reset_0_0/conv_3_3_proc_sys_reset_0_0.xdc] for cell 'conv_3_3_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_smartconnect_0_0/bd_0/ip/ip_1/bd_6d5f_psr_aclk_0_board.xdc] for cell 'conv_3_3_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_smartconnect_0_0/bd_0/ip/ip_1/bd_6d5f_psr_aclk_0_board.xdc] for cell 'conv_3_3_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_smartconnect_0_0/bd_0/ip/ip_1/bd_6d5f_psr_aclk_0.xdc] for cell 'conv_3_3_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_smartconnect_0_0/bd_0/ip/ip_1/bd_6d5f_psr_aclk_0.xdc] for cell 'conv_3_3_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_smartconnect_1_0/bd_0/ip/ip_1/bd_ad0e_psr_aclk_0_board.xdc] for cell 'conv_3_3_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_smartconnect_1_0/bd_0/ip/ip_1/bd_ad0e_psr_aclk_0_board.xdc] for cell 'conv_3_3_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_smartconnect_1_0/bd_0/ip/ip_1/bd_ad0e_psr_aclk_0.xdc] for cell 'conv_3_3_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_smartconnect_1_0/bd_0/ip/ip_1/bd_ad0e_psr_aclk_0.xdc] for cell 'conv_3_3_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_zynq_ultra_ps_e_0_0/conv_3_3_zynq_ultra_ps_e_0_0.xdc] for cell 'conv_3_3_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_zynq_ultra_ps_e_0_0/conv_3_3_zynq_ultra_ps_e_0_0.xdc] for cell 'conv_3_3_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_axi_dma_0_0/conv_3_3_axi_dma_0_0_clocks.xdc] for cell 'conv_3_3_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_axi_dma_0_0/conv_3_3_axi_dma_0_0_clocks.xdc] for cell 'conv_3_3_i/axi_dma_0/U0'
Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'conv_3_3_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2928.336 ; gain = 0.000 ; free physical = 11180 ; free virtual = 85268
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 188 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 3 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 176 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 7 instances

18 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 2928.336 ; gain = 848.223 ; free physical = 11180 ; free virtual = 85267
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2928.336 ; gain = 0.000 ; free physical = 11166 ; free virtual = 85254

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19680029f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3141.004 ; gain = 212.668 ; free physical = 10963 ; free virtual = 85052

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 42 inverter(s) to 1294 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f62412ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3318.879 ; gain = 0.000 ; free physical = 10828 ; free virtual = 84916
INFO: [Opt 31-389] Phase Retarget created 131 cells and removed 548 cells
INFO: [Opt 31-1021] In phase Retarget, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b41e02d4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3318.879 ; gain = 0.000 ; free physical = 10828 ; free virtual = 84916
INFO: [Opt 31-389] Phase Constant propagation created 60 cells and removed 930 cells
INFO: [Opt 31-1021] In phase Constant propagation, 80 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: c8f84f0b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3318.879 ; gain = 0.000 ; free physical = 10828 ; free virtual = 84916
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1501 cells
INFO: [Opt 31-1021] In phase Sweep, 101 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: c8f84f0b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3318.879 ; gain = 0.000 ; free physical = 10827 ; free virtual = 84915
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: c8f84f0b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3318.879 ; gain = 0.000 ; free physical = 10827 ; free virtual = 84915
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: c8f84f0b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3318.879 ; gain = 0.000 ; free physical = 10827 ; free virtual = 84916
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             131  |             548  |                                             60  |
|  Constant propagation         |              60  |             930  |                                             80  |
|  Sweep                        |               0  |            1501  |                                            101  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             60  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3318.879 ; gain = 0.000 ; free physical = 10828 ; free virtual = 84916
Ending Logic Optimization Task | Checksum: 5dce4423

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3318.879 ; gain = 0.000 ; free physical = 10828 ; free virtual = 84916

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 10916c91e

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3946.395 ; gain = 0.000 ; free physical = 10406 ; free virtual = 84494
Ending Power Optimization Task | Checksum: 10916c91e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:47 . Memory (MB): peak = 3946.395 ; gain = 627.516 ; free physical = 10433 ; free virtual = 84521

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 10916c91e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3946.395 ; gain = 0.000 ; free physical = 10433 ; free virtual = 84521

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3946.395 ; gain = 0.000 ; free physical = 10433 ; free virtual = 84522
Ending Netlist Obfuscation Task | Checksum: 11ec25a28

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3946.395 ; gain = 0.000 ; free physical = 10433 ; free virtual = 84521
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:06 . Memory (MB): peak = 3946.395 ; gain = 1018.059 ; free physical = 10433 ; free virtual = 84522
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.runs/impl_1/conv_3_3_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3946.395 ; gain = 0.000 ; free physical = 10429 ; free virtual = 84526
INFO: [runtcl-4] Executing : report_drc -file conv_3_3_wrapper_drc_opted.rpt -pb conv_3_3_wrapper_drc_opted.pb -rpx conv_3_3_wrapper_drc_opted.rpx
Command: report_drc -file conv_3_3_wrapper_drc_opted.rpt -pb conv_3_3_wrapper_drc_opted.pb -rpx conv_3_3_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.runs/impl_1/conv_3_3_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3946.395 ; gain = 0.000 ; free physical = 10415 ; free virtual = 84512
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c1316849

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3946.395 ; gain = 0.000 ; free physical = 10415 ; free virtual = 84512
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3946.395 ; gain = 0.000 ; free physical = 10415 ; free virtual = 84512

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1d0ea4e9f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 4458.008 ; gain = 511.613 ; free physical = 9916 ; free virtual = 84013

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1fea5c45a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 4490.023 ; gain = 543.629 ; free physical = 9825 ; free virtual = 83922

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1fea5c45a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 4490.023 ; gain = 543.629 ; free physical = 9825 ; free virtual = 83922
Phase 1 Placer Initialization | Checksum: 1fea5c45a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 4490.023 ; gain = 543.629 ; free physical = 9823 ; free virtual = 83920

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 2aa98520a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:32 . Memory (MB): peak = 4490.023 ; gain = 543.629 ; free physical = 9796 ; free virtual = 83892

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 2aa98520a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:32 . Memory (MB): peak = 4490.023 ; gain = 543.629 ; free physical = 9793 ; free virtual = 83890

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 2aa98520a

Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 4490.023 ; gain = 543.629 ; free physical = 9777 ; free virtual = 83874

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 22c4c5565

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 4490.023 ; gain = 543.629 ; free physical = 9770 ; free virtual = 83867

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 22c4c5565

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 4490.023 ; gain = 543.629 ; free physical = 9770 ; free virtual = 83867
Phase 2.1.1 Partition Driven Placement | Checksum: 22c4c5565

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 4490.023 ; gain = 543.629 ; free physical = 9775 ; free virtual = 83872
Phase 2.1 Floorplanning | Checksum: 1d3ea9b57

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 4490.023 ; gain = 543.629 ; free physical = 9775 ; free virtual = 83872

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 564 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 220 nets or cells. Created 0 new cell, deleted 220 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4490.023 ; gain = 0.000 ; free physical = 9755 ; free virtual = 83852

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            220  |                   220  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            220  |                   220  |           0  |           3  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 145893253

Time (s): cpu = 00:01:36 ; elapsed = 00:00:50 . Memory (MB): peak = 4490.023 ; gain = 543.629 ; free physical = 9754 ; free virtual = 83850
Phase 2.2 Global Placement Core | Checksum: 1116fd586

Time (s): cpu = 00:01:43 ; elapsed = 00:00:52 . Memory (MB): peak = 4490.023 ; gain = 543.629 ; free physical = 9750 ; free virtual = 83847
Phase 2 Global Placement | Checksum: 1116fd586

Time (s): cpu = 00:01:43 ; elapsed = 00:00:52 . Memory (MB): peak = 4490.023 ; gain = 543.629 ; free physical = 9757 ; free virtual = 83854

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14517caf8

Time (s): cpu = 00:01:45 ; elapsed = 00:00:54 . Memory (MB): peak = 4490.023 ; gain = 543.629 ; free physical = 9756 ; free virtual = 83853

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 175b5ec19

Time (s): cpu = 00:01:48 ; elapsed = 00:00:55 . Memory (MB): peak = 4490.023 ; gain = 543.629 ; free physical = 9755 ; free virtual = 83851

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 9f6d707c

Time (s): cpu = 00:01:49 ; elapsed = 00:00:56 . Memory (MB): peak = 4490.023 ; gain = 543.629 ; free physical = 9759 ; free virtual = 83856

Phase 3.4 Small Shape DP

Phase 3.4.1 Small Shape Clustering
Phase 3.4.1 Small Shape Clustering | Checksum: aa673a83

Time (s): cpu = 00:01:52 ; elapsed = 00:00:58 . Memory (MB): peak = 4490.023 ; gain = 543.629 ; free physical = 9738 ; free virtual = 83835

Phase 3.4.2 Flow Legalize Slice Clusters
Phase 3.4.2 Flow Legalize Slice Clusters | Checksum: 188528281

Time (s): cpu = 00:01:52 ; elapsed = 00:00:58 . Memory (MB): peak = 4490.023 ; gain = 543.629 ; free physical = 9735 ; free virtual = 83832

Phase 3.4.3 Slice Area Swap
Phase 3.4.3 Slice Area Swap | Checksum: 144ec5aa0

Time (s): cpu = 00:01:54 ; elapsed = 00:01:00 . Memory (MB): peak = 4490.023 ; gain = 543.629 ; free physical = 9712 ; free virtual = 83809
Phase 3.4 Small Shape DP | Checksum: 183583d05

Time (s): cpu = 00:01:59 ; elapsed = 00:01:02 . Memory (MB): peak = 4495.023 ; gain = 548.629 ; free physical = 9738 ; free virtual = 83835

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 22685124a

Time (s): cpu = 00:02:00 ; elapsed = 00:01:03 . Memory (MB): peak = 4495.023 ; gain = 548.629 ; free physical = 9737 ; free virtual = 83834

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 1b193636d

Time (s): cpu = 00:02:00 ; elapsed = 00:01:03 . Memory (MB): peak = 4495.023 ; gain = 548.629 ; free physical = 9737 ; free virtual = 83834
Phase 3 Detail Placement | Checksum: 1b193636d

Time (s): cpu = 00:02:00 ; elapsed = 00:01:03 . Memory (MB): peak = 4495.023 ; gain = 548.629 ; free physical = 9737 ; free virtual = 83834

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 137ac82e9

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.045 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: d546c53c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 4495.023 ; gain = 0.000 ; free physical = 9735 ; free virtual = 83832
INFO: [Place 46-35] Processed net conv_3_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0], inserted BUFG to drive 1265 loads.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 13c5db7ab

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4495.023 ; gain = 0.000 ; free physical = 9734 ; free virtual = 83831
Phase 4.1.1.1 BUFG Insertion | Checksum: db8ed135

Time (s): cpu = 00:02:13 ; elapsed = 00:01:08 . Memory (MB): peak = 4495.023 ; gain = 548.629 ; free physical = 9735 ; free virtual = 83832
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.045. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 12dd18bdb

Time (s): cpu = 00:02:13 ; elapsed = 00:01:08 . Memory (MB): peak = 4495.023 ; gain = 548.629 ; free physical = 9735 ; free virtual = 83832
Phase 4.1 Post Commit Optimization | Checksum: 12dd18bdb

Time (s): cpu = 00:02:13 ; elapsed = 00:01:08 . Memory (MB): peak = 4495.023 ; gain = 548.629 ; free physical = 9736 ; free virtual = 83833

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12dd18bdb

Time (s): cpu = 00:02:14 ; elapsed = 00:01:09 . Memory (MB): peak = 4539.023 ; gain = 592.629 ; free physical = 9747 ; free virtual = 83844
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4539.023 ; gain = 0.000 ; free physical = 9716 ; free virtual = 83813

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 147f86f71

Time (s): cpu = 00:02:20 ; elapsed = 00:01:15 . Memory (MB): peak = 4539.023 ; gain = 592.629 ; free physical = 9715 ; free virtual = 83812

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4539.023 ; gain = 0.000 ; free physical = 9715 ; free virtual = 83812
Phase 4.4 Final Placement Cleanup | Checksum: 1f2cd3469

Time (s): cpu = 00:02:20 ; elapsed = 00:01:15 . Memory (MB): peak = 4539.023 ; gain = 592.629 ; free physical = 9715 ; free virtual = 83812
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f2cd3469

Time (s): cpu = 00:02:20 ; elapsed = 00:01:16 . Memory (MB): peak = 4539.023 ; gain = 592.629 ; free physical = 9715 ; free virtual = 83812
Ending Placer Task | Checksum: 17a32bb8f

Time (s): cpu = 00:02:20 ; elapsed = 00:01:16 . Memory (MB): peak = 4539.023 ; gain = 592.629 ; free physical = 9716 ; free virtual = 83813
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:25 ; elapsed = 00:01:19 . Memory (MB): peak = 4539.023 ; gain = 592.629 ; free physical = 9799 ; free virtual = 83896
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 4539.023 ; gain = 0.000 ; free physical = 9755 ; free virtual = 83882
INFO: [Common 17-1381] The checkpoint '/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.runs/impl_1/conv_3_3_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4539.023 ; gain = 0.000 ; free physical = 9788 ; free virtual = 83895
INFO: [runtcl-4] Executing : report_io -file conv_3_3_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.35 . Memory (MB): peak = 4539.023 ; gain = 0.000 ; free physical = 9763 ; free virtual = 83870
INFO: [runtcl-4] Executing : report_utilization -file conv_3_3_wrapper_utilization_placed.rpt -pb conv_3_3_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file conv_3_3_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.22 . Memory (MB): peak = 4539.023 ; gain = 0.000 ; free physical = 9787 ; free virtual = 83894
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 4539.023 ; gain = 0.000 ; free physical = 9703 ; free virtual = 83841
INFO: [Common 17-1381] The checkpoint '/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.runs/impl_1/conv_3_3_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4539.023 ; gain = 0.000 ; free physical = 9739 ; free virtual = 83857
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a4f0e3f5 ConstDB: 0 ShapeSum: bb1af404 RouteDB: 1a26e396

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4555.031 ; gain = 16.008 ; free physical = 9530 ; free virtual = 83647
Phase 1 Build RT Design | Checksum: 1203313d5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4555.547 ; gain = 16.523 ; free physical = 9525 ; free virtual = 83642
Post Restoration Checksum: NetGraph: 8325f4a3 NumContArr: 434e4e5b Constraints: 1649303b Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: dcbd7339

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4563.180 ; gain = 24.156 ; free physical = 9529 ; free virtual = 83647

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: dcbd7339

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4595.570 ; gain = 56.547 ; free physical = 9469 ; free virtual = 83587

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: dcbd7339

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4595.570 ; gain = 56.547 ; free physical = 9469 ; free virtual = 83586

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 110b63c93

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4717.188 ; gain = 178.164 ; free physical = 9457 ; free virtual = 83575

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 13afeb253

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 4717.188 ; gain = 178.164 ; free physical = 9449 ; free virtual = 83567
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.175  | TNS=0.000  | WHS=-0.087 | THS=-13.776|

Phase 2 Router Initialization | Checksum: dd4d0408

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 4717.188 ; gain = 178.164 ; free physical = 9442 ; free virtual = 83560

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000252091 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 15966
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 14476
  Number of Partially Routed Nets     = 1490
  Number of Node Overlaps             = 1


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 168c36deb

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 4743.520 ; gain = 204.496 ; free physical = 9431 ; free virtual = 83549

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2465
 Number of Nodes with overlaps = 128
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.151  | TNS=0.000  | WHS=-0.013 | THS=-0.014 |

Phase 4.1 Global Iteration 0 | Checksum: 2d34c6d94

Time (s): cpu = 00:01:35 ; elapsed = 00:00:53 . Memory (MB): peak = 4923.051 ; gain = 384.027 ; free physical = 9409 ; free virtual = 83527

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.151  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 320164e4b

Time (s): cpu = 00:01:38 ; elapsed = 00:00:55 . Memory (MB): peak = 4923.051 ; gain = 384.027 ; free physical = 9424 ; free virtual = 83542
Phase 4 Rip-up And Reroute | Checksum: 320164e4b

Time (s): cpu = 00:01:38 ; elapsed = 00:00:55 . Memory (MB): peak = 4923.051 ; gain = 384.027 ; free physical = 9424 ; free virtual = 83542

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 215f6fae3

Time (s): cpu = 00:01:43 ; elapsed = 00:00:57 . Memory (MB): peak = 4923.051 ; gain = 384.027 ; free physical = 9430 ; free virtual = 83548
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.151  | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 215f6fae3

Time (s): cpu = 00:01:43 ; elapsed = 00:00:57 . Memory (MB): peak = 4923.051 ; gain = 384.027 ; free physical = 9430 ; free virtual = 83548

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 215f6fae3

Time (s): cpu = 00:01:43 ; elapsed = 00:00:57 . Memory (MB): peak = 4923.051 ; gain = 384.027 ; free physical = 9430 ; free virtual = 83548
Phase 5 Delay and Skew Optimization | Checksum: 215f6fae3

Time (s): cpu = 00:01:43 ; elapsed = 00:00:57 . Memory (MB): peak = 4923.051 ; gain = 384.027 ; free physical = 9430 ; free virtual = 83549

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1cf6cace1

Time (s): cpu = 00:01:47 ; elapsed = 00:00:59 . Memory (MB): peak = 4923.051 ; gain = 384.027 ; free physical = 9430 ; free virtual = 83548
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.151  | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 220ca4b6d

Time (s): cpu = 00:01:48 ; elapsed = 00:00:59 . Memory (MB): peak = 4923.051 ; gain = 384.027 ; free physical = 9430 ; free virtual = 83548
Phase 6 Post Hold Fix | Checksum: 220ca4b6d

Time (s): cpu = 00:01:48 ; elapsed = 00:00:59 . Memory (MB): peak = 4923.051 ; gain = 384.027 ; free physical = 9430 ; free virtual = 83548

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.03631 %
  Global Horizontal Routing Utilization  = 0.964203 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2a6c8db61

Time (s): cpu = 00:01:48 ; elapsed = 00:00:59 . Memory (MB): peak = 4923.051 ; gain = 384.027 ; free physical = 9426 ; free virtual = 83544

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2a6c8db61

Time (s): cpu = 00:01:48 ; elapsed = 00:00:59 . Memory (MB): peak = 4923.051 ; gain = 384.027 ; free physical = 9426 ; free virtual = 83544

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2a6c8db61

Time (s): cpu = 00:01:49 ; elapsed = 00:01:00 . Memory (MB): peak = 4923.051 ; gain = 384.027 ; free physical = 9427 ; free virtual = 83545

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.151  | TNS=0.000  | WHS=0.016  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2a6c8db61

Time (s): cpu = 00:01:50 ; elapsed = 00:01:00 . Memory (MB): peak = 4923.051 ; gain = 384.027 ; free physical = 9431 ; free virtual = 83549
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:50 ; elapsed = 00:01:01 . Memory (MB): peak = 4923.051 ; gain = 384.027 ; free physical = 9541 ; free virtual = 83659

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:55 ; elapsed = 00:01:03 . Memory (MB): peak = 4923.051 ; gain = 384.027 ; free physical = 9541 ; free virtual = 83659
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 4931.055 ; gain = 0.000 ; free physical = 9483 ; free virtual = 83638
INFO: [Common 17-1381] The checkpoint '/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.runs/impl_1/conv_3_3_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4931.055 ; gain = 8.004 ; free physical = 9526 ; free virtual = 83656
INFO: [runtcl-4] Executing : report_drc -file conv_3_3_wrapper_drc_routed.rpt -pb conv_3_3_wrapper_drc_routed.pb -rpx conv_3_3_wrapper_drc_routed.rpx
Command: report_drc -file conv_3_3_wrapper_drc_routed.rpt -pb conv_3_3_wrapper_drc_routed.pb -rpx conv_3_3_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.runs/impl_1/conv_3_3_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file conv_3_3_wrapper_methodology_drc_routed.rpt -pb conv_3_3_wrapper_methodology_drc_routed.pb -rpx conv_3_3_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file conv_3_3_wrapper_methodology_drc_routed.rpt -pb conv_3_3_wrapper_methodology_drc_routed.pb -rpx conv_3_3_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.runs/impl_1/conv_3_3_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 5011.094 ; gain = 0.000 ; free physical = 9488 ; free virtual = 83618
INFO: [runtcl-4] Executing : report_power -file conv_3_3_wrapper_power_routed.rpt -pb conv_3_3_wrapper_power_summary_routed.pb -rpx conv_3_3_wrapper_power_routed.rpx
Command: report_power -file conv_3_3_wrapper_power_routed.rpt -pb conv_3_3_wrapper_power_summary_routed.pb -rpx conv_3_3_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
117 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 5011.094 ; gain = 0.000 ; free physical = 9445 ; free virtual = 83586
INFO: [runtcl-4] Executing : report_route_status -file conv_3_3_wrapper_route_status.rpt -pb conv_3_3_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file conv_3_3_wrapper_timing_summary_routed.rpt -pb conv_3_3_wrapper_timing_summary_routed.pb -rpx conv_3_3_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file conv_3_3_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file conv_3_3_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file conv_3_3_wrapper_bus_skew_routed.rpt -pb conv_3_3_wrapper_bus_skew_routed.pb -rpx conv_3_3_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the conv_3_3_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block conv_3_3_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the conv_3_3_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block conv_3_3_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the conv_3_3_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the conv_3_3_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the conv_3_3_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <conv_3_3_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <conv_3_3_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force conv_3_3_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP conv_3_3_i/conv_3_3_0/inst/unoptimized_conv_3_3_U0/add_ln58_4_reg_646_reg input conv_3_3_i/conv_3_3_0/inst/unoptimized_conv_3_3_U0/add_ln58_4_reg_646_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP conv_3_3_i/conv_3_3_0/inst/unoptimized_conv_3_3_U0/add_ln58_4_reg_646_reg input conv_3_3_i/conv_3_3_0/inst/unoptimized_conv_3_3_U0/add_ln58_4_reg_646_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP conv_3_3_i/conv_3_3_0/inst/unoptimized_conv_3_3_U0/add_ln58_5_reg_676_reg input conv_3_3_i/conv_3_3_0/inst/unoptimized_conv_3_3_U0/add_ln58_5_reg_676_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP conv_3_3_i/conv_3_3_0/inst/unoptimized_conv_3_3_U0/add_ln58_5_reg_676_reg input conv_3_3_i/conv_3_3_0/inst/unoptimized_conv_3_3_U0/add_ln58_5_reg_676_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP conv_3_3_i/conv_3_3_0/inst/unoptimized_conv_3_3_U0/add_ln58_4_reg_646_reg multiplier stage conv_3_3_i/conv_3_3_0/inst/unoptimized_conv_3_3_U0/add_ln58_4_reg_646_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP conv_3_3_i/conv_3_3_0/inst/unoptimized_conv_3_3_U0/add_ln58_5_reg_676_reg multiplier stage conv_3_3_i/conv_3_3_0/inst/unoptimized_conv_3_3_U0/add_ln58_5_reg_676_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (conv_3_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 6 Warnings, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./conv_3_3_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Oct 13 14:57:48 2020. For additional details about this file, please refer to the WebTalk help file at /cad/xilinx/vivado/2020.1/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
163 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 5011.094 ; gain = 0.000 ; free physical = 9370 ; free virtual = 83531
INFO: [Common 17-206] Exiting Vivado at Tue Oct 13 14:57:48 2020...
[Tue Oct 13 14:57:53 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:19:10 ; elapsed = 00:13:39 . Memory (MB): peak = 7373.598 ; gain = 0.000 ; free physical = 12551 ; free virtual = 86710
# set_property pfm_name {} [get_files -all {conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/conv_3_3.bd}]
# write_hw_platform -fixed -include_bit -force -file /home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/fpga/vivado/conv_3_3_handoff/conv_3_3.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: /home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/fpga/vivado/conv_3_3_handoff/conv_3_3.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/embeddedsw) loading 3 seconds
INFO: [Vivado 12-4896] Successfully created Hardware Platform: /home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/fpga/vivado/conv_3_3_handoff/conv_3_3.xsa
write_hw_platform: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 7373.598 ; gain = 0.000 ; free physical = 12513 ; free virtual = 86674
# file copy -force conv_3_3/conv_3_3.runs/impl_1/conv_3_3_wrapper.bit /home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/fpga/vivado/conv_3_3_handoff/conv_3_3.bit
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 14 15:26:44 2020...
