`timescale 1ns / 1ps

module Adder	(input	[31:0] A, B,
		 input	[1:0] AO,
		 output	[31:0] Result,
		 output 	OF);

		 reg [32:0] internal;

	always @(*) begin
		internal = A + B;
		
		Result = internal [31:0];
	
		OF = internal [32];
	end
endmodule		
