//
// File created by:  irun
// Do not modify this file
//
/home/YuChengWang/Verilog_pratice/HW7/./sim/top_tb.sv
+incdir+/home/YuChengWang/Verilog_pratice/HW7/./src+/home/YuChengWang/Verilog_pratice/HW7/./include+/home/YuChengWang/Verilog_pratice/HW7/./sim
+define+prog0
-define
CYCLE=20.0
-define
MAX=100000
+access+r
+prog_path=/home/YuChengWang/Verilog_pratice/HW7/./sim/prog0
+nc64bit
