============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Jan 23 2020  03:00:19 am
  Module:                 filter_regular
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

         Pin                     Type         Fanout Load Slew Delay Arrival   
                                                     (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------
(clock clock_name)          launch                                         0 R 
in_reg_reg[8][1]/CP                                          0             0 R 
in_reg_reg[8][1]/Q          HS65_LS_DFPRQX35       9 86.4  123  +258     258 F 
g25315/A                                                          +0     258   
g25315/Z                    HS65_LS_IVX35          2 37.6   59   +74     332 R 
g25314/A                                                          +0     332   
g25314/Z                    HS65_LS_IVX53          7 49.6   33   +45     378 F 
S0[124].U0/e4[1] 
  g18809/A                                                        +0     378   
  g18809/Z                  HS65_LS_IVX71          8 46.7   28   +32     409 R 
  g18635/B                                                        +0     410   
  g18635/Z                  HS65_LS_NAND3X19       4 14.0   49   +51     460 F 
  g18623/B                                                        +0     460   
  g18623/Z                  HS65_LS_NOR2X6         3 11.3   94   +79     539 R 
  g18570/C                                                        +0     539   
  g18570/Z                  HS65_LS_AO12X18        1  7.8   26   +90     629 R 
  g18522/A0                                                       +0     629   
  g18522/S0                 HS65_LS_FA1X9          3 20.6   87  +203     832 R 
  g18431/B0                                                       +0     832   
  g18431/S0                 HS65_LS_FA1X9          1  5.0   39  +205    1037 R 
  g18423/A                                                        +0    1037   
  g18423/Z                  HS65_LS_IVX9           1 15.3   47   +51    1088 F 
  g18361/B0                                                       +0    1089   
  g18361/CO                 HS65_LS_FA1X27         1 11.9   31  +105    1193 F 
  g18328/A0                                                       +0    1194   
  g18328/S0                 HS65_LS_FA1X18         4 11.0   38  +148    1342 F 
  U_S_15_add_63_8/A[6] 
    g314/A                                                        +0    1342   
    g314/Z                  HS65_LS_AND2X4         1  4.0   33   +77    1418 F 
    g306/D                                                        +0    1418   
    g306/Z                  HS65_LS_CB4I6X9        1  6.6   43  +140    1558 F 
    g305/A0                                                       +0    1558   
    g305/CO                 HS65_LS_FA1X4          1  6.6   64  +157    1715 F 
    g304/A0                                                       +0    1715   
    g304/CO                 HS65_LS_FA1X4          1  6.6   64  +167    1882 F 
    g303/A0                                                       +0    1883   
    g303/CO                 HS65_LS_FA1X4          1  6.6   64  +167    2050 F 
    g302/A0                                                       +0    2050   
    g302/CO                 HS65_LS_FA1X4          1  6.6   64  +167    2217 F 
    g301/A0                                                       +0    2217   
    g301/CO                 HS65_LS_FA1X4          1  6.6   64  +167    2384 F 
    g300/A0                                                       +0    2385   
    g300/CO                 HS65_LS_FA1X4          1  6.6   64  +167    2552 F 
    g299/A0                                                       +0    2552   
    g299/CO                 HS65_LS_FA1X4          1  6.6   63  +167    2719 F 
    g298/A0                                                       +0    2719   
    g298/CO                 HS65_LS_FA1X4          2 11.7   91  +189    2909 F 
    g296/A                                                        +0    2909   
    g296/Z                  HS65_LS_PAOI2X6        1  6.6   84   +89    2998 R 
    g295/A0                                                       +0    2998   
    g295/S0                 HS65_LS_FA1X4          1  5.0   56  +235    3233 R 
    g294/A                                                        +0    3233   
    g294/Z                  HS65_LS_IVX9           1  3.6   23   +36    3268 F 
  U_S_15_add_63_8/Z[16] 
S0[124].U0/f11[9] 
reg_f11_reg[124][9]/D  <<<  HS65_LS_DFPHQX9                       +0    3268   
reg_f11_reg[124][9]/CP      setup                            0  +160    3428 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock_name)          capture                                     3550 R 
                            adjustments                         -100    3450   
-------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :      22ps 
Start-point  : in_reg_reg[8][1]/CP
End-point    : reg_f11_reg[124][9]/D
