;redcode
;assert 1
	SPL -9, @-12
	MOV -1, <-26
	MOV -1, <-26
	SUB 421, 1
	ADD <10, 890
	SPL 0, <-54
	MOV -7, <-20
	SPL 0, #-105
	SPL 0, #-105
	MOV -9, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @92, 60
	DJN 100, 900
	SUB 12, @10
	JMN -7, @-20
	JMN -7, @-20
	MOV -7, <-20
	ADD #129, 109
	ADD #92, @120
	SUB #12, @0
	ADD #92, @120
	ADD @127, 106
	MOV -7, <-20
	SUB @127, 106
	SUB @92, 60
	SUB #12, @0
	MOV -7, <-20
	SUB @92, 60
	SUB @92, 60
	SUB #12, @0
	DJN 100, 900
	SUB 12, @10
	CMP @92, 820
	MOV -7, <-20
	CMP -12, 117
	ADD 270, 60
	MOV -1, <-26
	SLT -41, <-26
	SUB #12, @0
	ADD 270, 60
	CMP @92, 820
	MOV -1, <-26
	JMN -2, @-20
	MOV -1, <-26
	ADD 270, 60
	SPL -9, @-12
	MOV -1, <-26
	SPL -9, @-12
	ADD @92, 820
	ADD @92, 820
