#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x149bf20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14b3e20 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x14bec90 .functor NOT 1, L_0x14e8630, C4<0>, C4<0>, C4<0>;
L_0x14e83c0 .functor XOR 1, L_0x14e8260, L_0x14e8320, C4<0>, C4<0>;
L_0x14e8520 .functor XOR 1, L_0x14e83c0, L_0x14e8480, C4<0>, C4<0>;
v0x14e4e50_0 .net *"_ivl_10", 0 0, L_0x14e8480;  1 drivers
v0x14e4f50_0 .net *"_ivl_12", 0 0, L_0x14e8520;  1 drivers
v0x14e5030_0 .net *"_ivl_2", 0 0, L_0x14e7b00;  1 drivers
v0x14e50f0_0 .net *"_ivl_4", 0 0, L_0x14e8260;  1 drivers
v0x14e51d0_0 .net *"_ivl_6", 0 0, L_0x14e8320;  1 drivers
v0x14e5300_0 .net *"_ivl_8", 0 0, L_0x14e83c0;  1 drivers
v0x14e53e0_0 .net "a", 0 0, v0x14e2aa0_0;  1 drivers
v0x14e5480_0 .net "b", 0 0, v0x14e2b40_0;  1 drivers
v0x14e5520_0 .net "c", 0 0, v0x14e2be0_0;  1 drivers
v0x14e55c0_0 .var "clk", 0 0;
v0x14e5660_0 .net "d", 0 0, v0x14e2d50_0;  1 drivers
v0x14e5700_0 .net "out_dut", 0 0, L_0x14e8100;  1 drivers
v0x14e57a0_0 .net "out_ref", 0 0, L_0x14e6770;  1 drivers
v0x14e5840_0 .var/2u "stats1", 159 0;
v0x14e58e0_0 .var/2u "strobe", 0 0;
v0x14e5980_0 .net "tb_match", 0 0, L_0x14e8630;  1 drivers
v0x14e5a40_0 .net "tb_mismatch", 0 0, L_0x14bec90;  1 drivers
v0x14e5c10_0 .net "wavedrom_enable", 0 0, v0x14e2e40_0;  1 drivers
v0x14e5cb0_0 .net "wavedrom_title", 511 0, v0x14e2ee0_0;  1 drivers
L_0x14e7b00 .concat [ 1 0 0 0], L_0x14e6770;
L_0x14e8260 .concat [ 1 0 0 0], L_0x14e6770;
L_0x14e8320 .concat [ 1 0 0 0], L_0x14e8100;
L_0x14e8480 .concat [ 1 0 0 0], L_0x14e6770;
L_0x14e8630 .cmp/eeq 1, L_0x14e7b00, L_0x14e8520;
S_0x14b3fb0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x14b3e20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x14b48c0 .functor NOT 1, v0x14e2be0_0, C4<0>, C4<0>, C4<0>;
L_0x14bf550 .functor NOT 1, v0x14e2b40_0, C4<0>, C4<0>, C4<0>;
L_0x14e5ec0 .functor AND 1, L_0x14b48c0, L_0x14bf550, C4<1>, C4<1>;
L_0x14e5f60 .functor NOT 1, v0x14e2d50_0, C4<0>, C4<0>, C4<0>;
L_0x14e6090 .functor NOT 1, v0x14e2aa0_0, C4<0>, C4<0>, C4<0>;
L_0x14e6190 .functor AND 1, L_0x14e5f60, L_0x14e6090, C4<1>, C4<1>;
L_0x14e6270 .functor OR 1, L_0x14e5ec0, L_0x14e6190, C4<0>, C4<0>;
L_0x14e6330 .functor AND 1, v0x14e2aa0_0, v0x14e2be0_0, C4<1>, C4<1>;
L_0x14e63f0 .functor AND 1, L_0x14e6330, v0x14e2d50_0, C4<1>, C4<1>;
L_0x14e64b0 .functor OR 1, L_0x14e6270, L_0x14e63f0, C4<0>, C4<0>;
L_0x14e6620 .functor AND 1, v0x14e2b40_0, v0x14e2be0_0, C4<1>, C4<1>;
L_0x14e6690 .functor AND 1, L_0x14e6620, v0x14e2d50_0, C4<1>, C4<1>;
L_0x14e6770 .functor OR 1, L_0x14e64b0, L_0x14e6690, C4<0>, C4<0>;
v0x14bef00_0 .net *"_ivl_0", 0 0, L_0x14b48c0;  1 drivers
v0x14befa0_0 .net *"_ivl_10", 0 0, L_0x14e6190;  1 drivers
v0x14e1290_0 .net *"_ivl_12", 0 0, L_0x14e6270;  1 drivers
v0x14e1350_0 .net *"_ivl_14", 0 0, L_0x14e6330;  1 drivers
v0x14e1430_0 .net *"_ivl_16", 0 0, L_0x14e63f0;  1 drivers
v0x14e1560_0 .net *"_ivl_18", 0 0, L_0x14e64b0;  1 drivers
v0x14e1640_0 .net *"_ivl_2", 0 0, L_0x14bf550;  1 drivers
v0x14e1720_0 .net *"_ivl_20", 0 0, L_0x14e6620;  1 drivers
v0x14e1800_0 .net *"_ivl_22", 0 0, L_0x14e6690;  1 drivers
v0x14e18e0_0 .net *"_ivl_4", 0 0, L_0x14e5ec0;  1 drivers
v0x14e19c0_0 .net *"_ivl_6", 0 0, L_0x14e5f60;  1 drivers
v0x14e1aa0_0 .net *"_ivl_8", 0 0, L_0x14e6090;  1 drivers
v0x14e1b80_0 .net "a", 0 0, v0x14e2aa0_0;  alias, 1 drivers
v0x14e1c40_0 .net "b", 0 0, v0x14e2b40_0;  alias, 1 drivers
v0x14e1d00_0 .net "c", 0 0, v0x14e2be0_0;  alias, 1 drivers
v0x14e1dc0_0 .net "d", 0 0, v0x14e2d50_0;  alias, 1 drivers
v0x14e1e80_0 .net "out", 0 0, L_0x14e6770;  alias, 1 drivers
S_0x14e1fe0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x14b3e20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x14e2aa0_0 .var "a", 0 0;
v0x14e2b40_0 .var "b", 0 0;
v0x14e2be0_0 .var "c", 0 0;
v0x14e2cb0_0 .net "clk", 0 0, v0x14e55c0_0;  1 drivers
v0x14e2d50_0 .var "d", 0 0;
v0x14e2e40_0 .var "wavedrom_enable", 0 0;
v0x14e2ee0_0 .var "wavedrom_title", 511 0;
S_0x14e2280 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x14e1fe0;
 .timescale -12 -12;
v0x14e24e0_0 .var/2s "count", 31 0;
E_0x14aed00/0 .event negedge, v0x14e2cb0_0;
E_0x14aed00/1 .event posedge, v0x14e2cb0_0;
E_0x14aed00 .event/or E_0x14aed00/0, E_0x14aed00/1;
E_0x14aef50 .event negedge, v0x14e2cb0_0;
E_0x14989f0 .event posedge, v0x14e2cb0_0;
S_0x14e25e0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x14e1fe0;
 .timescale -12 -12;
v0x14e27e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x14e28c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x14e1fe0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x14e3040 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x14b3e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x14e68d0 .functor NOT 1, v0x14e2be0_0, C4<0>, C4<0>, C4<0>;
L_0x14e6940 .functor AND 1, v0x14e2aa0_0, L_0x14e68d0, C4<1>, C4<1>;
L_0x14e6a20 .functor NOT 1, v0x14e2aa0_0, C4<0>, C4<0>, C4<0>;
L_0x14e6a90 .functor AND 1, L_0x14e6a20, v0x14e2be0_0, C4<1>, C4<1>;
L_0x14e6c90 .functor OR 1, L_0x14e6940, L_0x14e6a90, C4<0>, C4<0>;
L_0x14e6da0 .functor NOT 1, v0x14e2b40_0, C4<0>, C4<0>, C4<0>;
L_0x14e6e50 .functor AND 1, v0x14e2d50_0, L_0x14e6da0, C4<1>, C4<1>;
L_0x14e6f10 .functor NOT 1, v0x14e2d50_0, C4<0>, C4<0>, C4<0>;
L_0x14e70e0 .functor AND 1, L_0x14e6f10, v0x14e2b40_0, C4<1>, C4<1>;
L_0x14e71a0 .functor OR 1, L_0x14e6e50, L_0x14e70e0, C4<0>, C4<0>;
L_0x14e7310 .functor NOT 1, v0x14e2d50_0, C4<0>, C4<0>, C4<0>;
L_0x14e7380 .functor AND 1, v0x14e2aa0_0, L_0x14e7310, C4<1>, C4<1>;
L_0x14e7570 .functor NOT 1, v0x14e2aa0_0, C4<0>, C4<0>, C4<0>;
L_0x14e75e0 .functor AND 1, L_0x14e7570, v0x14e2d50_0, C4<1>, C4<1>;
L_0x14e7500 .functor OR 1, L_0x14e7380, L_0x14e75e0, C4<0>, C4<0>;
L_0x14e77c0 .functor NOT 1, v0x14e2be0_0, C4<0>, C4<0>, C4<0>;
L_0x14e78c0 .functor AND 1, v0x14e2b40_0, L_0x14e77c0, C4<1>, C4<1>;
L_0x14e7a90 .functor NOT 1, v0x14e2b40_0, C4<0>, C4<0>, C4<0>;
L_0x14e7ba0 .functor AND 1, L_0x14e7a90, v0x14e2be0_0, C4<1>, C4<1>;
L_0x14e7c60 .functor OR 1, L_0x14e78c0, L_0x14e7ba0, C4<0>, C4<0>;
L_0x14e7e20 .functor AND 1, L_0x14e6c90, L_0x14e71a0, C4<1>, C4<1>;
L_0x14e7f30 .functor AND 1, L_0x14e7e20, L_0x14e7500, C4<1>, C4<1>;
L_0x14e8100 .functor AND 1, L_0x14e7f30, L_0x14e7c60, C4<1>, C4<1>;
v0x14e3330_0 .net *"_ivl_0", 0 0, L_0x14e68d0;  1 drivers
v0x14e3410_0 .net *"_ivl_10", 0 0, L_0x14e6da0;  1 drivers
v0x14e34f0_0 .net *"_ivl_12", 0 0, L_0x14e6e50;  1 drivers
v0x14e35e0_0 .net *"_ivl_14", 0 0, L_0x14e6f10;  1 drivers
v0x14e36c0_0 .net *"_ivl_16", 0 0, L_0x14e70e0;  1 drivers
v0x14e37f0_0 .net *"_ivl_2", 0 0, L_0x14e6940;  1 drivers
v0x14e38d0_0 .net *"_ivl_20", 0 0, L_0x14e7310;  1 drivers
v0x14e39b0_0 .net *"_ivl_22", 0 0, L_0x14e7380;  1 drivers
v0x14e3a90_0 .net *"_ivl_24", 0 0, L_0x14e7570;  1 drivers
v0x14e3b70_0 .net *"_ivl_26", 0 0, L_0x14e75e0;  1 drivers
v0x14e3c50_0 .net *"_ivl_30", 0 0, L_0x14e77c0;  1 drivers
v0x14e3d30_0 .net *"_ivl_32", 0 0, L_0x14e78c0;  1 drivers
v0x14e3e10_0 .net *"_ivl_34", 0 0, L_0x14e7a90;  1 drivers
v0x14e3ef0_0 .net *"_ivl_36", 0 0, L_0x14e7ba0;  1 drivers
v0x14e3fd0_0 .net *"_ivl_4", 0 0, L_0x14e6a20;  1 drivers
v0x14e40b0_0 .net *"_ivl_40", 0 0, L_0x14e7e20;  1 drivers
v0x14e4190_0 .net *"_ivl_42", 0 0, L_0x14e7f30;  1 drivers
v0x14e4380_0 .net *"_ivl_6", 0 0, L_0x14e6a90;  1 drivers
v0x14e4460_0 .net "a", 0 0, v0x14e2aa0_0;  alias, 1 drivers
v0x14e4500_0 .net "b", 0 0, v0x14e2b40_0;  alias, 1 drivers
v0x14e45f0_0 .net "c", 0 0, v0x14e2be0_0;  alias, 1 drivers
v0x14e46e0_0 .net "d", 0 0, v0x14e2d50_0;  alias, 1 drivers
v0x14e47d0_0 .net "out", 0 0, L_0x14e8100;  alias, 1 drivers
v0x14e4890_0 .net "w1", 0 0, L_0x14e6c90;  1 drivers
v0x14e4950_0 .net "w2", 0 0, L_0x14e71a0;  1 drivers
v0x14e4a10_0 .net "w3", 0 0, L_0x14e7500;  1 drivers
v0x14e4ad0_0 .net "w4", 0 0, L_0x14e7c60;  1 drivers
S_0x14e4c30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x14b3e20;
 .timescale -12 -12;
E_0x14aeaa0 .event anyedge, v0x14e58e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x14e58e0_0;
    %nor/r;
    %assign/vec4 v0x14e58e0_0, 0;
    %wait E_0x14aeaa0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x14e1fe0;
T_3 ;
    %fork t_1, S_0x14e2280;
    %jmp t_0;
    .scope S_0x14e2280;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14e24e0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14e2d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14e2be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14e2b40_0, 0;
    %assign/vec4 v0x14e2aa0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14989f0;
    %load/vec4 v0x14e24e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x14e24e0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x14e2d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14e2be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14e2b40_0, 0;
    %assign/vec4 v0x14e2aa0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x14aef50;
    %fork TD_tb.stim1.wavedrom_stop, S_0x14e28c0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14aed00;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x14e2aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14e2b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14e2be0_0, 0;
    %assign/vec4 v0x14e2d50_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x14e1fe0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x14b3e20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14e55c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14e58e0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x14b3e20;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x14e55c0_0;
    %inv;
    %store/vec4 v0x14e55c0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x14b3e20;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x14e2cb0_0, v0x14e5a40_0, v0x14e53e0_0, v0x14e5480_0, v0x14e5520_0, v0x14e5660_0, v0x14e57a0_0, v0x14e5700_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x14b3e20;
T_7 ;
    %load/vec4 v0x14e5840_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x14e5840_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x14e5840_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x14e5840_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x14e5840_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x14e5840_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x14e5840_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x14b3e20;
T_8 ;
    %wait E_0x14aed00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14e5840_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14e5840_0, 4, 32;
    %load/vec4 v0x14e5980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x14e5840_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14e5840_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14e5840_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14e5840_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x14e57a0_0;
    %load/vec4 v0x14e57a0_0;
    %load/vec4 v0x14e5700_0;
    %xor;
    %load/vec4 v0x14e57a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x14e5840_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14e5840_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x14e5840_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14e5840_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/kmap2/iter0/response16/top_module.sv";
