<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<module id="SYSTEM" HW_revision="" XML_version="1.2" description="System Registers">
    <register id="ACTLR_EL1" acronym="ACTLR_EL1" width="32" description="Auxiliary Control Register (EL1)"/>
    <register id="ACTLR_EL2" acronym="ACTLR_EL2" width="32" description="Auxiliary Control Register (EL2)"/>
    <register id="ACTLR_EL3" acronym="ACTLR_EL3" width="32" description="Auxiliary Control Register (EL3)"/>
    <register id="AFSR0_EL1" acronym="AFSR0_EL1" width="32" description="Auxiliary Fault Status Register 0 (EL1)"/>
    <register id="AFSR0_EL2" acronym="AFSR0_EL2" width="32" description="Auxiliary Fault Status Register 0 (EL2)"/>
    <register id="AFSR0_EL3" acronym="AFSR0_EL3" width="32" description="Auxiliary Fault Status Register 0 (EL3)"/>
    <register id="AFSR1_EL1" acronym="AFSR1_EL1" width="32" description="Auxiliary Fault Status Register 0 (EL1)"/>
    <register id="AFSR1_EL2" acronym="AFSR1_EL2" width="32" description="Auxiliary Fault Status Register 0 (EL2)"/>
    <register id="AFSR1_EL3" acronym="AFSR1_EL3" width="32" description="Auxiliary Fault Status Register 0 (EL3)"/>
    <register id="AIDR_EL1" acronym="AIDR_EL1" width="32" description="Auxiliary ID register"/>
    <register id="AMAIR_EL1" acronym="AMAIR_EL1" width="64" description="Auxiliary Memory Attribute Indirection Register (EL1)"/>
    <register id="AMAIR_EL2" acronym="AMAIR_EL2" width="64" description="Auxiliary Memory Attribute Indirection Register (EL2)"/>
    <register id="AMAIR_EL3" acronym="AMAIR_EL3" width="64" description="Auxiliary Memory Attribute Indirection Register (EL3)"/>
    <register id="CBAR_EL1" acronym="CBAR_EL1" width="64" description="Configuration Base Address Register">
        <bitfield id="PERIPHBASE_39_18" width="22" begin="39" end="18" description="Bits 39:18 of periphbase" rwaccess="R"/>
    </register>
    <register id="CCSIDR_EL1" acronym="CCSIDR_EL1" width="32" description="Current Cache Size ID Register">
	    <bitfield id="WT" width="1" begin="31" end="31" description="1 if write-through supported" rwaccess="R"/>
	    <bitfield id="WB" width="1" begin="30" end="30" description="1 if write-back supported" rwaccess="R"/>
	    <bitfield id="RA" width="1" begin="29" end="29" description="1 if read-allocation supported" rwaccess="R"/>
	    <bitfield id="WA" width="1" begin="28" end="28" description="1 if write-allocation supported" rwaccess="R"/>
	    <bitfield id="NumSets" width="15" begin="27" end="13" description="Number of sets in cache - 1" rwaccess="R"/>
	    <bitfield id="Associativity" width="10" begin="12" end="3" description="Associativity of cache - 1" rwaccess="R"/>
	    <bitfield id="LineSize" width="3" begin="2" end="0" description="Line size, 0=16 bytes, 1=32 bytes, etc" rwaccess="R"/>

    </register>
    <register id="CLIDR_EL1" acronym="CLIDR_EL1" width="32" description="Cache Level ID Register">
<!--	    <bitfield id="RES0" width="2" begin="31" end="30" description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="LoUU" width="3" begin="29" end="27" description="Level of unification" rwaccess="R"/>
	    <bitfield id="LoC" width="3" begin="26" end="24" description="Level of coherency" rwaccess="R"/>
	    <bitfield id="LoUIS" width="3" begin="23" end="21" description="Level of Unification Inner Shareable" rwaccess="R"/>
	    <bitfield id="Ctype7" width="3" begin="20" end="18" description="Cache type level 7" rwaccess="R"/>
	    <bitfield id="Ctype6" width="3" begin="17" end="15" description="Cache type level 6" rwaccess="R"/>
	    <bitfield id="Ctype5" width="3" begin="14" end="12" description="Cache type level 5" rwaccess="R"/>
	    <bitfield id="Ctype4" width="3" begin="11" end="9" description="Cache type level 4" rwaccess="R"/>
	    <bitfield id="Ctype3" width="3" begin="8" end="6" description="Cache type level 3" rwaccess="R"/>
	    <bitfield id="Ctype2" width="3" begin="5" end="3" description="Cache type level 2" rwaccess="R"/>
	    <bitfield id="Ctype1" width="3" begin="2" end="0" description="Cache type level 1" rwaccess="R"/>
    </register>
    <register id="CONTEXTIDR_EL1" acronym="CONTEXTIDR_EL1" width="32" description="Context ID Register"/>
    <register id="CPACR_EL1" acronym="CPACR_EL1" width="32" description="Architectural Feature Access Control Register"/>
    <register id="CPTR_EL2" acronym="CPTR_EL2" width="32" description="Architectural Feature Trap Register (EL2)"/>
    <register id="CPTR_EL3" acronym="CPTR_EL3" width="32" description="Architectural Feature Trap Register (EL3)"/>
    <register id="CPUACTLR_EL1" acronym="CPUACTLR_EL1" width="64" description="CPU Auxiliary Control Register">
        <bitfield id="ENDCCASCI" width="1" begin="44" end="44" description="Enable data cache clean as data cache clean/invalidate" rwaccess="RW"/>
        <bitfield id="FPDIDIS" width="1" begin="30" end="30" description="Disable flaoting point dual issue" rwaccess="RW"/>
        <bitfield id="DIDIS" width="1" begin="29" end="29" description="Disable Dual Issue" rwaccess="RW"/>
        <bitfield id="RADIS" width="2" begin="28" end="27" description="Write streaming no-allocate threshold" rwaccess="RW"/>
        <bitfield id="L1RADIS" width="2" begin="26" end="25" description="Write streaming no-L1-allocate threshold" rwaccess="RW"/>
        <bitfield id="DTAH" width="1" begin="24" end="24" description="Disable Transient allocation hint" rwaccess="RW"/>
        <bitfield id="STBPFRS" width="1" begin="23" end="23" description="Disable ReadUnique request for prefetch streams initiated by STB accesses" rwaccess="RW"/>
        <bitfield id="STBPFDIS" width="1" begin="22" end="22" description="Disable prefetch streams initiated from STB accesses" rwaccess="RW"/>
        <bitfield id="IFUTHDIS" width="1" begin="21" end="21" description="IFU fetch throttle disabled" rwaccess="RW"/>
        <bitfield id="NPFSTRM" width="2" begin="20" end="19" description="Number of independent dat aprefetch streams" rwaccess="RW"/>
        <bitfield id="DSTDIS" width="1" begin="18" end="18" description="Enable device split throttle" rwaccess="RW"/>
        <bitfield id="STRIDE" width="1" begin="17" end="17" description="Configure teh sequence length that triggers data prefetch streams" rwaccess="RW"/>
        <bitfield id="L1PCTL" width="3" begin="15" end="13" description="L1 Data prefetch control" rwaccess="RW"/>
        <bitfield id="DODMBS" width="1" begin="10" end="10" description="Disable optimized Data Memory Barrier behavior" rwaccess="RW"/>
        <bitfield id="L1DEIEN" width="1" begin="6" end="6" description="L1 D-cache data RAM error injection enable" rwaccess="RW"/>
    </register>
    <register id="CPUECTLR_EL1" acronym="CPUECTLR_EL1" width="64" description="CPU Extended Control Register">
        <bitfield id="SMPEN" width="1" begin="6" end="6" description="" rwaccess="RW"/>
        <bitfield id="FPRETCTL" width="3" begin="5" end="3" description="" rwaccess="RW"/>
        <bitfield id="CPURETCTL" width="3" begin="2" end="0" description="" rwaccess="RW"/>
    </register>
    <register id="CPUMERRSR_EL1" acronym="CPUMERRSR_EL1" width="64" description="CPU Memory Error Syndrome Register">
        <bitfield id="Fatal" width="1" begin="63" end="63" description="Fatal bit" rwaccess="RW"/>
        <bitfield id="OtherErrCnt" width="8" begin="47" end="40" description="Other error count" rwaccess="RW"/>
        <bitfield id="RepeatErrCnt" width="8" begin="39" end="32" description="Repeat error count" rwaccess="RW"/>
        <bitfield id="Valid" width="1" begin="31" end="31" description="Valid bit" rwaccess="RW"/>
        <bitfield id="RAMID" width="7" begin="30" end="24" description="RAM Identifier" rwaccess="RW"/>
        <bitfield id="CPUID" width="3" begin="20" end="18" description="CPUID/Way" rwaccess="RW"/>
        <bitfield id="RAMaddress" width="12" begin="11" end="0" description="Index address of the first memory error" rwaccess="RW"/>
    </register>
    <register id="CSSELR_EL1" acronym="CSSELR_EL1" width="32" description="Cache Size Selection Register"/>
    <register id="CTR_EL0" acronym="CTR_EL0" width="32" description="Cache Type Register">
	    <bitfield id="CWG" width="4" begin="27" end="24" description="Cache Writeback Granule (log2)" rewaccess="R"/>
	    <bitfield id="ERG" width="4" begin="23" end="20" description="Exclusives Reservation Granule (log2)" rewaccess="R"/>
	    <bitfield id="DminLine" width="4" begin="19" end="16" description="Log2 number of words in smallest cache line (data/unified)" rewaccess="R"/>
	    <bitfield id="L1Ip" width="2" begin="15" end="14" description="L1 Instruction cache index/tag policy" rewaccess="R"/>
	    <bitfield id="IminLine" width="4" begin="3" end="0" description="Log2 number of words in smallest inst cache line" rewaccess="R"/>
    </register>
    <register id="DACR32_EL2" acronym="DACR32_EL2" width="32" description="Domain Access Control Register"/>
    <register id="DCZID_EL0" acronym="DCZID_EL0" width="32" description="Data Cache Zero ID Register"/>
    <register id="ESR_EL1" acronym="ESR_EL1" width="32" description="Exception Syndrome Register (EL1)">
	    <bitfield id="EC" width="6" begin="31" end="26" description="Exception Class" rwaccess="RW"/>
	    <bitfield id="IL" width="1" begin="25" end="25" description="Instruction Length (1=32 bits)" rwaccess="RW"/>
	    <bitfield id="ISS" width="25" begin="24" end="0" description="Instruction Specific Syndrome" rwaccess="RW"/>
    </register>
    <register id="ESR_EL2" acronym="ESR_EL2" width="32" description="Exception Syndrome Register (EL2)">
	    <bitfield id="EC" width="6" begin="31" end="26" description="Exception Class" rwaccess="RW"/>
	    <bitfield id="IL" width="1" begin="25" end="25" description="Instruction Length (1=32 bits)" rwaccess="RW"/>
	    <bitfield id="ISS" width="25" begin="24" end="0" description="Instruction Specific Syndrome" rwaccess="RW"/>
    </register>
    <register id="ESR_EL3" acronym="ESR_EL3" width="32" description="Exception Syndrome Register (EL3)">
	    <bitfield id="EC" width="6" begin="31" end="26" description="Exception Class" rwaccess="RW"/>
	    <bitfield id="IL" width="1" begin="25" end="25" description="Instruction Length (1=32 bits)" rwaccess="RW"/>
	    <bitfield id="ISS" width="25" begin="24" end="0" description="Instruction Specific Syndrome" rwaccess="RW"/>
    </register>
    <register id="FAR_EL1" acronym="FAR_EL1" width="64" description="Fault Address Register (EL1)"/>
    <register id="FAR_EL2" acronym="FAR_EL2" width="64" description="Fault Address Register (EL2)"/>
    <register id="FAR_EL3" acronym="FAR_EL3" width="64" description="Fault Address Register (EL3)"/>
    <register id="FPEXC32_EL2" acronym="FPEXC32_EL2" width="32" description="Floating-point Exception Control Register">
	    <bitfield id="EX" width="1" begin="31" end="31" description="Exception" rwaccess="RW"/>
	    <bitfield id="EN" width="1" begin="30" end="30" description="Enable" rwaccess="RW"/>
	    <bitfield id="DEX" width="1" begin="29" end="29" description="Defined synchronous instruction exception" rwaccess="RW"/>
	    <bitfield id="FP2V" width="1" begin="28" end="28" description="Always 0 in ARMv8" rwaccess="R"/>
	    <bitfield id="VV" width="1" begin="27" end="27" description="Always 0 in ARMv8" rwaccess="R"/>
	    <bitfield id="TFV" width="1" begin="26" end="26" description="Trapped fault valid" rwaccess="RW"/>
<!--	    <bitfield id="RES0" width="5" begin="25" end="21" description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="IMP1" width="10" begin="20" end="11" description="Implementation Defined" rwaccess="RW"/>
	    <bitfield id="VECITR" width="3" begin="10" end="8" description="Vector iteration count - always 1s in ARMv8" rwaccess="R"/>
	    <bitfield id="IDF" width="1" begin="7" end="7" description="Input Denormal" rwaccess="RW"/>
	    <bitfield id="IMP2" width="2" begin="6" end="5" description="Implementation Defined" rwaccess="RW"/>
	    <bitfield id="IXF" width="1" begin="4" end="4" description="Inexact" rwaccess="RW"/>
	    <bitfield id="UFF" width="1" begin="3" end="3" description="Underflow" rwaccess="RW"/>
	    <bitfield id="OFF" width="1" begin="2" end="2" description="Overflow" rwaccess="RW"/>
	    <bitfield id="DZF" width="1" begin="1" end="1" description="Divide-by-zero" rwaccess="RW"/>
	    <bitfield id="IOF" width="1" begin="0" end="0" description="Invalid Operation" rwaccess="RW"/>
    </register>
    <register id="HACR_EL2" acronym="HACR_EL2" width="32" description="Hypervisor Auxiliary Control Register"/>
    <register id="HCR_EL2" acronym="HCR_EL2" width="64" description="Hypervisor Configuration Register">
<!--	    <bitfield id="RES0" width="30" begin="63" end="34" description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="ID"   width="1" begin="33" end="33" description="Stage 2 Instruction Cache Disable" rwaccess="RW"/>
	    <bitfield id="CD"   width="1" begin="32" end="32" description="Stage 2 Data Cache Disable" rwaccess="RW"/>
	    <bitfield id="RW"   width="1" begin="31" end="31" description="Register Width" rwaccess="RW"/>
	    <bitfield id="TRVM" width="1" begin="30" end="30" description="Trap Read of Virtual Memory" rwaccess="RW"/>
	    <bitfield id="HCD"  width="1" begin="29" end="29" description="Hypervisor Call Disable" rwaccess="RW"/>
	    <bitfield id="TDZ"  width="1" begin="28" end="28" description="Trap DC ZVA" rwaccess="RW"/>
	    <bitfield id="TGE"  width="1" begin="27" end="27" description="Trap General Exception" rwaccess="RW"/>
	    <bitfield id="TVM"  width="1" begin="26" end="26" description="Trap Virtual Memory Controls" rwaccess="RW"/>
	    <bitfield id="TTLB" width="1" begin="25" end="25" description="Trap TLB Maintenance Instructions" rwaccess="RW"/>
	    <bitfield id="TPU"  width="1" begin="24" end="24" description="Trap Cache Maintenance Instructions" rwaccess="RW"/>
	    <bitfield id="TPC"  width="1" begin="23" end="23" description="Trap Data/Unified Cache Maintenance Instructions to PoC" rwaccess="RW"/>
	    <bitfield id="TSW"  width="1" begin="22" end="22" description="Trap Data/Unified Cache Maintenance Instructions by Set/Way" rwaccess="RW"/>
	    <bitfield id="TACR" width="1" begin="21" end="21" description="Trap Auxiliary Control Register" rwaccess="RW"/>
	    <bitfield id="TIDCP" width="1" begin="20" end="20" description="Trap Implementation Dependent Functionality" rwaccess="RW"/>
	    <bitfield id="TSC"  width="1" begin="19" end="19" description="Trap SMC" rwaccess="RW"/>
	    <bitfield id="TID3" width="1" begin="18" end="18" description="Trap ID Group 3" rwaccess="RW"/>
	    <bitfield id="TID2" width="1" begin="17" end="17" description="Trap ID Group 2" rwaccess="RW"/>
	    <bitfield id="TID1" width="1" begin="16" end="16" description="Trap ID Group 1" rwaccess="RW"/>
	    <bitfield id="TID0" width="1" begin="15" end="15" description="Trap ID Group 0" rwaccess="RW"/>
	    <bitfield id="TWE"  width="1" begin="14" end="14" description="Trap WFE" rwaccess="RW"/>
	    <bitfield id="TWI"  width="1" begin="13" end="13" description="Trap WFI" rwaccess="RW"/>
	    <bitfield id="DC"   width="1" begin="12" end="12" description="Default Cacheable" rwaccess="RW"/>
	    <bitfield id="BSU"  width="2" begin="11" end="10" description="Barrier Shareability upgrade" rwaccess="RW"/>
	    <bitfield id="FB"   width="1" begin="9" end="9" description="Force Broadcast" rwaccess="RW"/>
	    <bitfield id="VSE"  width="1" begin="8" end="8" description="Virtual System Error/Async. Abort" rwaccess="RW"/>
	    <bitfield id="VI"   width="1" begin="7" end="7" description="Virtual IRQ Interrupt" rwaccess="RW"/>
	    <bitfield id="VF"   width="1" begin="6" end="6" description="Virtual FIQ Interrupt" rwaccess="RW"/>
	    <bitfield id="AMO"  width="1" begin="5" end="5" description="Asynchornous Abort and Error Interrupt Routing" rwaccess="RW"/>
	    <bitfield id="IMO"  width="1" begin="4" end="4" description="Physical IRQ Routing" rwaccess="RW"/>
	    <bitfield id="FMO"  width="1" begin="3" end="3" description="Physical FIQ Routing" rwaccess="RW"/>
	    <bitfield id="PTW"  width="1" begin="2" end="2" description="Protected Table Walk" rwaccess="RW"/>
	    <bitfield id="SWIO" width="1" begin="1" end="1" description="Set/Way Invalidation Override" rwaccess="RW"/>
	    <bitfield id="VM"   width="1" begin="0" end="0" description="Virtualization MMU enable for EL1 and EL0 stage 2 address translation" rwaccess="RW"/>
    </register>
    <register id="HPFAR_EL2" acronym="HPFAR_EL2" width="64" description="Hypervisor IPA Fault Address Register"/>
    <register id="HSTR_EL2" acronym="HSTR_EL2" width="32" description="Hypervisor System Trap Register"/>
    <register id="ID_AA64AFR0_EL1" acronym="ID_AA64AFR0_EL1" width="64" description="AArch64 Auxiliary Feature Register 0"/>
    <register id="ID_AA64AFR1_EL1" acronym="ID_AA64AFR1_EL1" width="64" description="AArch64 Auxiliary Feature Register 1"/>
    <register id="ID_AA64DFR0_EL1" acronym="ID_AA64DFR0_EL1" width="64" description="AArch64 Debug Feature Register 0">
<!--	    <bitfield id="RES0_0"   width="32" begin="63" end="32" description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="CTX_CMPs" width="4" begin="31" end="28" description="Number of context-aware breakpoints - 1" rwaccess="R"/>
<!--	    <bitfield id="RES0_1"   width="4" begin="27" end="24" description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="WRPs"     width="4" begin="23" end="20" description="Number of watchpoints - 1" rwaccess="R"/>
<!--	    <bitfield id="RES0_2"   width="4" begin="19" end="16" description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="BRPSs"    width="4" begin="15" end="12" description="Number of breakpoints - 1" rwaccess="R"/>
	    <bitfield id="PMUVer"   width="4" begin="11" end="8" description="PMU extension version" rwaccess="R"/>
	    <bitfield id="TraceVer" width="4" begin="7" end="4" description="Trace extension" rwaccess="R"/>
	    <bitfield id="DebugVer" width="4" begin="3" end="0" description="Debug architecture version" rwaccess="R"/>
    </register>
    <register id="ID_AA64DFR1_EL1" acronym="ID_AA64DFR1_EL1" width="64" description="AArch64 Debug Feature Register 1"/>
    <register id="ID_AA64ISAR0_EL1" acronym="ID_AA64ISAR0_EL1" width="64" description="AArch64 Instruction Set Attribute Register 0">
<!--	    <bitfield id="RES0_0" width="44" begin="63" end="20" description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="CRC32"  width="4" begin="19" end="16" description="CRC32 instructions in AArch64" rwaccess="R"/>
	    <bitfield id="SHA2"   width="4" begin="15" end="12" description="SHA2 instructions in AArch64" rwaccess="R"/>
	    <bitfield id="SHA1"   width="4" begin="11" end="8" description="SHA1 instructions in AArch64" rwaccess="R"/>
	    <bitfield id="AES"    width="4" begin="7" end="4" description="AES instructions in AArch64" rwaccess="R"/>
<!--	    <bitfield id="RES0_1" width="4" begin="3" end="0" description="Reserved 0" rwaccess="R"/>-->
    </register>
    <register id="ID_AA64ISAR1_EL1" acronym="ID_AA64ISAR1_EL1" width="64" description="AArch64 Instruction Set Attribute Register 1"/>
    <register id="ID_AA64MMFR0_EL1" acronym="ID_AA64MMFR0_EL1" width="64" description="AArch64 Memory Model Feature Register 0">
<!--	    <bitfield id="RES0"     width="32" begin="63" end="32" description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="TGran4"   width="4" begin="31" end="28" description="Support for 4KB memory translation granule size" rwaccess="R"/>
	    <bitfield id="TGran64"  width="4" begin="27" end="24" description="Support for 64KB memory translation granule size" rwaccess="R"/>
	    <bitfield id="TGran16"  width="4" begin="23" end="20" description="Support for 16KB memory translation granule size" rwaccess="R"/>
	    <bitfield id="BigEndEL0" width="4" begin="19" end="16" description="Mixed-endian support at EL0" rwaccess="R"/>
	    <bitfield id="SNSMem"   width="4" begin="15" end="12" description="Secure vs. Non-secure memory distinction" rwaccess="R"/>
	    <bitfield id="BigEnd"   width="4" begin="11" end="8" description="Mixed-endian configuration support" rwaccess="R"/>
	    <bitfield id="ASIDBits" width="4" begin="7" end="4" description="Number of ASID bits (0000=8, 0010=16)" rwaccess="R"/>
	    <bitfield id="PARange"  width="4" begin="3" end="0" description="Physical Address range supported" rwaccess="R"/>
    </register>
    <register id="ID_AA64MMFR1_EL1" acronym="ID_AA64MMFR1_EL1" width="64" description="AArch64 Memory Model Feature Register 1"/>
    <register id="ID_AA64PFR0_EL1" acronym="ID_AA64PFR0_EL1" width="64" description="AArch64 Processor Feature Register 0">
<!--	    <bitfield id="RES0"    width="36" begin="63" end="28" description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="GIC"     width="4" begin="27" end="24" description="GIC system register interface" rwaccess="R"/>
	    <bitfield id="AdvSIMD" width="4" begin="23" end="20" description="Advanced SIMD" rwaccess="R"/>
	    <bitfield id="FP"      width="4" begin="19" end="16" description="Floating-point" rwaccess="R"/>
	    <bitfield id="EL3"     width="4" begin="15" end="12" description="EL3 exception level handling" rwaccess="R"/>
	    <bitfield id="EL2"     width="4" begin="11" end="8" description="EL2 exception level handling" rwaccess="R"/>
	    <bitfield id="EL1"     width="4" begin="7" end="4" description="EL1 exception level handling" rwaccess="R"/>
	    <bitfield id="EL0"     width="4" begin="3" end="0" description="EL0 exception level handling" rwaccess="R"/>
    </register>
    <register id="ID_AA64PFR1_EL1" acronym="ID_AA64PFR1_EL1" width="64" description="AArch64 Processor Feature Register 1"/>
    <register id="ID_AFR0_EL1" acronym="ID_AFR0_EL1" width="32" description="AArch32 Auxiliary Feature Register 0"/>
    <register id="ID_DFR0_EL1" acronym="ID_DFR0_EL1" width="32" description="AArch32 Debug Feature Register 0">
<!--	    <bitfield id="RES0"     width="4" begin="31" end="28" description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="PerfMon"  width="4" begin="27" end="24" description="Performance monitors" rwaccess="R"/>
	    <bitfield id="MProfDbg" width="4" begin="23" end="20" description="M Profile Debug" rwaccess="R"/>
	    <bitfield id="MMapTrc"  width="4" begin="19" end="16" description="Memory Mapped Trace" rwaccess="R"/>
	    <bitfield id="CopTrc"   width="4" begin="15" end="12" description="Coprocessor Trace" rwaccess="R"/>
	    <bitfield id="MMapDbg"  width="4" begin="11" end="8" description="Memory Mapped Debug" rwaccess="R"/>
	    <bitfield id="CopSDbg"  width="4" begin="7" end="4" description="Coprocessor Secure Debug" rwaccess="R"/>
	    <bitfield id="CopDbg"   width="4" begin="3" end="0" description="Coprocessor Debug" rwaccess="R"/>
    </register>
    <register id="ID_ISAR0_EL1" acronym="ID_ISAR0_EL1" width="32" description="AArch32 Instruction Set Attribute Register 0">
<!--	    <bitfield id="RES0"      width="4" begin="31" end="28" description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="Divide"    width="4" begin="27" end="24" description="Divide instructions" rwaccess="R"/>
	    <bitfield id="Debug"     width="4" begin="23" end="20" description="Debug instructions" rwaccess="R"/>
	    <bitfield id="Coproc"    width="4" begin="19" end="16" description="Coprocessor instructions" rwaccess="R"/>
	    <bitfield id="CmpBranch" width="4" begin="15" end="12" description="Compare and Branch instructions" rwaccess="R"/>
	    <bitfield id="BitField"  width="4" begin="11" end="8"  description="Bitfield instructions" rwaccess="R"/>
	    <bitfield id="BitCount"  width="4" begin="7"  end="4"  description="Bit Counting instructions" rwaccess="R"/>
	    <bitfield id="Swap"      width="4" begin="3"  end="0"  description="Swap instructions" rwaccess="R"/>
    </register>
    <register id="ID_ISAR1_EL1" acronym="ID_ISAR1_EL1" width="32" description="AArch32 Instruction Set Attribute Register 1">
	    <bitfield id="Jazelle"   width="4" begin="31" end="28" description="Jazelle extension" rwaccess="R"/>
	    <bitfield id="Interwork" width="4" begin="27" end="24" description="Interworking instructions" rwaccess="R"/>
	    <bitfield id="Immediate" width="4" begin="23" end="20" description="Data-processing instructions with long immediates" rwaccess="R"/>
	    <bitfield id="IfThen"    width="4" begin="19" end="16" description="If-Then instructions" rwaccess="R"/>
	    <bitfield id="Extend"    width="4" begin="15" end="12" description="Extend instructions" rwaccess="R"/>
	    <bitfield id="Except_AR" width="4" begin="11" end="8"  description="A and R profile exception-handling" rwaccess="R"/>
	    <bitfield id="Except"    width="4" begin="7"  end="4"  description="Exception-handling instructions" rwaccess="R"/>
	    <bitfield id="Endian"    width="4" begin="3"  end="0"  description="Endian instructions" rwaccess="R"/>
    </register>
    <register id="ID_ISAR2_EL1" acronym="ID_ISAR2_EL1" width="32" description="AArch32 Instruction Set Attribute Register 2">
	    <bitfield id="Reversal"  width="4" begin="31" end="28" description="Reversal instructions" rwaccess="R"/>
	    <bitfield id="PSR_AR"    width="4" begin="27" end="24" description="A and R profile PSR manipulation instructions" rwaccess="R"/>
	    <bitfield id="MultU"     width="4" begin="23" end="20" description="Unsigned Multiply instructions" rwaccess="R"/>
	    <bitfield id="MultS"     width="4" begin="19" end="16" description="Signed Multiply instructions" rwaccess="R"/>
	    <bitfield id="Mult"      width="4" begin="15" end="12" description="Additional Multiply instructions" rwaccess="R"/>
	    <bitfield id="MultiAccessInt" width="4" begin="11" end="8"  description="Interruptible multi-access instructions" rwaccess="R"/>
	    <bitfield id="MemHint"   width="4" begin="7"  end="4"  description="Memory Hint instructions" rwaccess="R"/>
	    <bitfield id="LoadStore" width="4" begin="3"  end="0"  description="Additional load/store instructions" rwaccess="R"/>
    </register>
    <register id="ID_ISAR3_EL1" acronym="ID_ISAR3_EL1" width="32" description="AArch32 Instruction Set Attribute Register 3">
	    <bitfield id="T32EE"     width="4" begin="31" end="28" description="T32EE instructions" rwaccess="R"/>
	    <bitfield id="TrueNOP"   width="4" begin="27" end="24" description="True NOP instructions" rwaccess="R"/>
	    <bitfield id="ThumbCopy" width="4" begin="23" end="20" description="T32 non flag-setting MOV instructions" rwaccess="R"/>
	    <bitfield id="TabBranch" width="4" begin="19" end="16" description="Table Branch instructions" rwaccess="R"/>
	    <bitfield id="SynchPrim" width="4" begin="15" end="12" description="Synchronization primitive instructions" rwaccess="R"/>
	    <bitfield id="SVC"       width="4" begin="11" end="8"  description="SVC instructions" rwaccess="R"/>
	    <bitfield id="SIMD"      width="4" begin="7"  end="4"  description="SIMD instructions" rwaccess="R"/>
	    <bitfield id="Saturate"  width="4" begin="3"  end="0"  description="Saturate instructions" rwaccess="R"/>
    </register>
    <register id="ID_ISAR4_EL1" acronym="ID_ISAR4_EL1" width="32" description="AArch32 Instruction Set Attribute Register 4">
	    <bitfield id="SWP_frac"  width="4" begin="31" end="28" description="Support for memory system lock bus for SWP or SWPB" rwaccess="R"/>
	    <bitfield id="PSR_M"     width="4" begin="27" end="24" description="M profile instructions to modify PSRs" rwaccess="R"/>
	    <bitfield id="SynchPrim_frac" width="4" begin="23" end="20" description="Synchronization primitive instructions" rwaccess="R"/>
	    <bitfield id="Barrier"   width="4" begin="19" end="16" description="Barrier instructions" rwaccess="R"/>
	    <bitfield id="SMC"       width="4" begin="15" end="12" description="SMC instructions" rwaccess="R"/>
	    <bitfield id="Writeback" width="4" begin="11" end="8"  description="Writeback addressing modes" rwaccess="R"/>
	    <bitfield id="WithShifts" width="4" begin="7"  end="4"  description="Instructions with shifts instructions" rwaccess="R"/>
	    <bitfield id="Unpriv"    width="4" begin="3"  end="0"  description="Unprivileged instructions" rwaccess="R"/>
    </register>
    <register id="ID_ISAR5_EL1" acronym="ID_ISAR5_EL1" width="32" description="AArch32 Instruction Set Attribute Register 5">
<!--	    <bitfield id="RES0"      width="4" begin="31" end="20" description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="CRC32"     width="4" begin="19" end="16" description="CRC32 instructions" rwaccess="R"/>
	    <bitfield id="SHA2"      width="4" begin="15" end="12" description="SHA2 instructions" rwaccess="R"/>
	    <bitfield id="SHA1"      width="4" begin="11" end="8"  description="SHA1 instructions" rwaccess="R"/>
	    <bitfield id="AES"       width="4" begin="7"  end="4"  description="AES instructions" rwaccess="R"/>
	    <bitfield id="SEVL"      width="4" begin="3"  end="0"  description="SEVL instruction" rwaccess="R"/>
    </register>
    <register id="ID_MMFR0_EL1" acronym="ID_MMFR0_EL1" width="32" description="AArch32 Memory Model Feature Register 0">
	    <bitfield id="InnerShr"  width="4" begin="31" end="28" description="Innermost Shareability" rwaccess="R"/>
	    <bitfield id="FCSE"      width="4" begin="27" end="24" description="FCSE implemented" rwaccess="R"/>
	    <bitfield id="AuxReg"    width="4" begin="23" end="20" description="Auxiliary registers" rwaccess="R"/>
	    <bitfield id="TCM"       width="4" begin="19" end="16" description="TCMs supported" rwaccess="R"/>
	    <bitfield id="ShareLvl"  width="4" begin="15" end="12" description="Shareability levels" rwaccess="R"/>
	    <bitfield id="OuterShr"  width="4" begin="11" end="8"  description="Outermost Shareability" rwaccess="R"/>
	    <bitfield id="PMSA"      width="4" begin="7"  end="4"  description="PMSA support" rwaccess="R"/>
	    <bitfield id="VMSA"      width="4" begin="3"  end="0"  description="VMSA support" rwaccess="R"/>
    </register>
    <register id="ID_MMFR1_EL1" acronym="ID_MMFR1_EL1" width="32" description="AArch32 Memory Model Feature Register 1">
	    <bitfield id="BPred"     width="4" begin="31" end="28" description="Branch predictor" rwaccess="R"/>
	    <bitfield id="L1TstCln"  width="4" begin="27" end="24" description="Level 1 cache Test and Clean" rwaccess="R"/>
	    <bitfield id="L1Uni"     width="4" begin="23" end="20" description="Level 1 Unified cache" rwaccess="R"/>
	    <bitfield id="L1Hvd"     width="4" begin="19" end="16" description="Level 1 Harvard cache" rwaccess="R"/>
	    <bitfield id="L1UniSW"   width="4" begin="15" end="12" description="Level 1 Unified cache by Set/Way" rwaccess="R"/>
	    <bitfield id="L1HvdSW"   width="4" begin="11" end="8"  description="Level 1 Harvard cache by Set/Way" rwaccess="R"/>
	    <bitfield id="L1UniVA"   width="4" begin="7"  end="4"  description="Level 1 Unified cache by Virtual Address" rwaccess="R"/>
	    <bitfield id="L1HvdVA"   width="4" begin="3"  end="0"  description="Level 1 Harvard cache by Virtual Address" rwaccess="R"/>
    </register>
    <register id="ID_MMFR2_EL1" acronym="ID_MMFR2_EL1" width="32" description="AArch32 Memory Model Feature Register 2">
	    <bitfield id="HWAccFlg"  width="4" begin="31" end="28" description="Harvard Access Flag" rwaccess="R"/>
	    <bitfield id="WFIStall"  width="4" begin="27" end="24" description="Wait For Interrupt Stall" rwaccess="R"/>
	    <bitfield id="MemBarr"   width="4" begin="23" end="20" description="Memory Barrier" rwaccess="R"/>
	    <bitfield id="UniTLB"    width="4" begin="19" end="16" description="Unified TLB" rwaccess="R"/>
	    <bitfield id="HvdTLB"    width="4" begin="15" end="12" description="Harvard TLB" rwaccess="R"/>
	    <bitfield id="L1HvdRng"  width="4" begin="11" end="8"  description="Level 1 Harvard cache Range" rwaccess="R"/>
	    <bitfield id="L1HvdBG"   width="4" begin="7"  end="4"  description="Level 1 Harvard cache Background fetch" rwaccess="R"/>
	    <bitfield id="L1HvdFG"   width="4" begin="3"  end="0"  description="Level 1 Harvard cache Foreground fetch" rwaccess="R"/>
    </register>
    <register id="ID_MMFR3_EL1" acronym="ID_MMFR3_EL1" width="32" description="AArch32 Memory Model Feature Register 3">
	    <bitfield id="Supersec"  width="4" begin="31" end="28" description="Supersections" rwaccess="R"/>
	    <bitfield id="CMemSz"    width="4" begin="27" end="24" description="Cached memory Size" rwaccess="R"/>
	    <bitfield id="CohWalk"   width="4" begin="23" end="20" description="Coherent Walk" rwaccess="R"/>
<!--	    <bitfield id="RES0"      width="4" begin="19" end="16" description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="MaintBcst" width="4" begin="15" end="12" description="Maintenance Broadcast" rwaccess="R"/>
	    <bitfield id="BPMaint"   width="4" begin="11" end="8"  description="Branch Predictor Maintenance" rwaccess="R"/>
	    <bitfield id="CMaintSW"  width="4" begin="7"  end="4"  description="Cache Maintenance by Set/Way" rwaccess="R"/>
	    <bitfield id="CMaintVA"  width="4" begin="3"  end="0"  description="Cache Maintenance by Virtual Address" rwaccess="R"/>
    </register>
    <register id="ID_PFR0_EL1" acronym="ID_PFR0_EL1" width="32" description="AArch32 Processor Feature Register 0">
<!--	    <bitfield id="RES0"      width="16" begin="31" end="16" description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="State3"    width="4" begin="15" end="12" description="T32EE instruction support" rwaccess="R"/>
	    <bitfield id="State2"    width="4" begin="11" end="8"  description="Jazelle extension support" rwaccess="R"/>
	    <bitfield id="State1"    width="4" begin="7"  end="4"  description="T32 instruction set support" rwaccess="R"/>
	    <bitfield id="State0"    width="4" begin="3"  end="0"  description="A32 instruction set support" rwaccess="R"/>
    </register>
    <register id="ID_PFR1_EL1" acronym="ID_PFR1_EL1" width="32" description="AArch32 Processor Feature Register 1">
	    <bitfield id="GIC"       width="4" begin="31" end="28" description="GIC CP15 interface" rwaccess="R"/>
	    <bitfield id="Virt_frac" width="4" begin="27" end="24" description="Virtualization fractional field" rwaccess="R"/>
	    <bitfield id="Sec_frac"  width="4" begin="23" end="20" description="Security fractional field" rwaccess="R"/>
	    <bitfield id="GenTimer"  width="4" begin="19" end="16" description="Generic Timer Extenstion support" rwaccess="R"/>
	    <bitfield id="Virtualization" width="4" begin="15" end="12" description="Virtualization support" rwaccess="R"/>
	    <bitfield id="MProgMod"  width="4" begin="11" end="8"  description="M profile programmer's model support" rwaccess="R"/>
	    <bitfield id="Security"  width="4" begin="7"  end="4"  description="Security support" rwaccess="R"/>
	    <bitfield id="ProgMod"   width="4" begin="3"  end="0"  description="Support for standard programmer's model" rwaccess="R"/>
    </register>
    <register id="IFSR32_EL2" acronym="IFSR32_EL2" width="32" description="Instruction Fault Status Register (EL2)">
<!--	    <bitfield id="RES0_0"    width="19" begin="31" end="13" description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="ExT"       width="1" begin="12" end="12" description="External abort type" rwaccess="RW"/>
<!--	    <bitfield id="RES0_1"    width="1" begin="11" end="11" description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="FS[4]"     width="1" begin="10" end="10" description="Fault status msb" rwaccess="RW"/>
	    <bitfield id="LPAE"      width="1" begin="9"  end="9" description="Data Abort exception translation table format" rwaccess="RW"/>
<!--	    <bitfield id="RES0_2"    width="5" begin="8"  end="4"  description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="FS[3:0]"   width="4" begin="3"  end="0"  description="Fault status lsb's" rwaccess="RW"/>
    </register>
    <register id="ISR_EL1" acronym="ISR_EL1" width="32" description="Interrupt Status Register">
<!--	    <bitfield id="RES0_0"    width="23" begin="31" end="9" description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="A"         width="1" begin="8"  end="8" description="SError pending" rwaccess="R"/>
	    <bitfield id="I"         width="1" begin="7"  end="7" description="IRQ pending" rwaccess="R"/>
	    <bitfield id="F"         width="1" begin="6"  end="6" description="FIQ pending" rwaccess="R"/>
<!--	    <bitfield id="RES0_1"    width="6" begin="5"  end="0" description="Reserved 0" rwaccess="R"/>-->
    </register>
    <register id="L2CTLR_EL1" acronym="L2CTLR_EL1" width="32" description="L2 Control Register"/>
    <register id="L2ACTLR_EL1" acronym="L2ACTLR_EL1" width="32" description="L2 Auxiliary Control Register"/>
    <register id="L2ECTLR_EL1" acronym="L2ECTLR_EL1" width="32" description="L2 Extended Control Register"/>
    <register id="L2MERRSR_EL1" acronym="L2MERRSR_EL1" width="64" description="L2 Memory Error Syndrome Register"/>
    <register id="MAIR_EL1" acronym="MAIR_EL1" width="64" description="Memory Attribute Indirection Register (EL1)">
	    <bitfield id="Attr7"     width="8" begin="63" end="56" description="Memory Attribute encoding" rwaccess="RW"/>
	    <bitfield id="Attr6"     width="8" begin="55" end="48" description="Memory Attribute encoding" rwaccess="RW"/>
	    <bitfield id="Attr5"     width="8" begin="47" end="40" description="Memory Attribute encoding" rwaccess="RW"/>
	    <bitfield id="Attr4"     width="8" begin="39" end="32" description="Memory Attribute encoding" rwaccess="RW"/>
	    <bitfield id="Attr3"     width="8" begin="31" end="24" description="Memory Attribute encoding" rwaccess="RW"/>
	    <bitfield id="Attr2"     width="8" begin="23" end="16" description="Memory Attribute encoding" rwaccess="RW"/>
	    <bitfield id="Attr1"     width="8" begin="15" end="8"  description="Memory Attribute encoding" rwaccess="RW"/>
	    <bitfield id="Attr0"     width="8" begin="7"  end="0"  description="Memory Attribute encoding" rwaccess="RW"/>
    </register>
    <register id="MAIR_EL2" acronym="MAIR_EL2" width="64" description="Memory Attribute Indirection Register (EL2)">
	    <bitfield id="Attr7"     width="8" begin="63" end="56" description="Memory Attribute encoding" rwaccess="RW"/>
	    <bitfield id="Attr6"     width="8" begin="55" end="48" description="Memory Attribute encoding" rwaccess="RW"/>
	    <bitfield id="Attr5"     width="8" begin="47" end="40" description="Memory Attribute encoding" rwaccess="RW"/>
	    <bitfield id="Attr4"     width="8" begin="39" end="32" description="Memory Attribute encoding" rwaccess="RW"/>
	    <bitfield id="Attr3"     width="8" begin="31" end="24" description="Memory Attribute encoding" rwaccess="RW"/>
	    <bitfield id="Attr2"     width="8" begin="23" end="16" description="Memory Attribute encoding" rwaccess="RW"/>
	    <bitfield id="Attr1"     width="8" begin="15" end="8"  description="Memory Attribute encoding" rwaccess="RW"/>
	    <bitfield id="Attr0"     width="8" begin="7"  end="0"  description="Memory Attribute encoding" rwaccess="RW"/>
    </register>
    <register id="MAIR_EL3" acronym="MAIR_EL3" width="64" description="Memory Attribute Indirection Register (EL3)">
	    <bitfield id="Attr7"     width="8" begin="63" end="56" description="Memory Attribute encoding" rwaccess="RW"/>
	    <bitfield id="Attr6"     width="8" begin="55" end="48" description="Memory Attribute encoding" rwaccess="RW"/>
	    <bitfield id="Attr5"     width="8" begin="47" end="40" description="Memory Attribute encoding" rwaccess="RW"/>
	    <bitfield id="Attr4"     width="8" begin="39" end="32" description="Memory Attribute encoding" rwaccess="RW"/>
	    <bitfield id="Attr3"     width="8" begin="31" end="24" description="Memory Attribute encoding" rwaccess="RW"/>
	    <bitfield id="Attr2"     width="8" begin="23" end="16" description="Memory Attribute encoding" rwaccess="RW"/>
	    <bitfield id="Attr1"     width="8" begin="15" end="8"  description="Memory Attribute encoding" rwaccess="RW"/>
	    <bitfield id="Attr0"     width="8" begin="7"  end="0"  description="Memory Attribute encoding" rwaccess="RW"/>
    </register>
    <register id="MIDR_EL1" acronym="MIDR_EL1" width="32" description="Main ID Register">
	    <bitfield id="Implementer" width="8" begin="31" end="24" description="Implementer code" rwaccess="R"/>
	    <bitfield id="Variant"     width="4" begin="31" end="24" description="Variant" rwaccess="R"/>
	    <bitfield id="Architecture" width="4" begin="23" end="16" description="Architecture" rwaccess="R"/>
	    <bitfield id="PartNum"     width="12" begin="15" end="8"  description="Primary part number" rwaccess="R"/>
	    <bitfield id="Revision"    width="4" begin="7"  end="0"  description="Revision number" rwaccess="R"/>
    </register>
    <register id="MPIDR_EL1" acronym="MPIDR_EL1" width="64" description="Multiprocessor Affinity Register">
<!--	    <bitfield id="RES0_0"    width="24" begin="63" end="40" description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="Aff3"      width="8" begin="39" end="32" description="Affinity level 3" rwaccess="R"/>
<!--	    <bitfield id="RES1"      width="1" begin="31" end="31" description="Reserved 1" rwaccess="R"/>-->
	    <bitfield id="U"         width="1" begin="30" end="30" description="Uniprocessor system" rwaccess="R"/>
<!--	    <bitfield id="RES0_1"    width="5" begin="29" end="25" description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="MT"        width="1" begin="24" end="24" description="Multi-threading at lowest affinity level" rwaccess="R"/>
	    <bitfield id="Aff2"      width="8" begin="23" end="16" description="Affinity level 2" rwaccess="R"/>
	    <bitfield id="Aff1"      width="8" begin="15" end="8"  description="Affinity level 1" rwaccess="R"/>
	    <bitfield id="Aff0"      width="8" begin="7"  end="0"  description="Affinity level 0" rwaccess="R"/>
    </register>
    <register id="MVFR0_EL1" acronym="MVFR0_EL1" width="32" description="Media and VFP Feature Register 0">
	    <bitfield id="FPRound"   width="4" begin="31" end="28" description="Floating point rounding mode support" rwaccess="R"/>
	    <bitfield id="FPShVec"   width="4" begin="27" end="24" description="Floaing point short vector support" rwaccess="R"/>
	    <bitfield id="FPSqrt"    width="4" begin="23" end="20" description="Floating point square root support" rwaccess="R"/>
	    <bitfield id="FPDivide"  width="4" begin="19" end="16" description="Floating point divide support" rwaccess="R"/>
	    <bitfield id="FPTrap"    width="4" begin="15" end="12" description="Floating point exception trapping support" rwaccess="R"/>
	    <bitfield id="FPDP"      width="4" begin="11" end="8"  description="Floating point double precision support" rwaccess="R"/>
	    <bitfield id="FPSP"      width="4" begin="7"  end="4"  description="Floating point single precision support" rwaccess="R"/>
	    <bitfield id="SIMDReg"   width="4" begin="3"  end="0"  description="Advanced SIMD register support" rwaccess="R"/>
    </register>
    <register id="MVFR1_EL1" acronym="MVFR1_EL1" width="32" description="Media and VFP Feature Register 1">
	    <bitfield id="SIMDFMAC"  width="4" begin="31" end="28" description="Advanced SIMD fused multiply support" rwaccess="R"/>
	    <bitfield id="FPHP"      width="4" begin="27" end="24" description="Floating point half precision support" rwaccess="R"/>
	    <bitfield id="SIMDHP"    width="4" begin="23" end="20" description="Advanced SIMD half precision support" rwaccess="R"/>
	    <bitfield id="SIMDSP"    width="4" begin="19" end="16" description="Advanced SIMD single precision support" rwaccess="R"/>
	    <bitfield id="SIMDInt"   width="4" begin="15" end="12" description="Advanced SIMD integer support" rwaccess="R"/>
	    <bitfield id="SIMDLS"    width="4" begin="11" end="8"  description="Advanced SIMD Load/Store support" rwaccess="R"/>
	    <bitfield id="FPDNaN"    width="4" begin="7"  end="4"  description="Default NaN mode support" rwaccess="R"/>
	    <bitfield id="FPFtZ"     width="4" begin="3"  end="0"  description="Flush to Zero mode" rwaccess="R"/>
    </register>
    <register id="MVFR2_EL1" acronym="MVFR2_EL1" width="32" description="Media and VFP Feature Register 2">
<!--	    <bitfield id="RES0"      width="24" begin="31" end="8" description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="FPMisc"    width="4" begin="7"  end="4"  description="Miscellaneous VFP feature support" rwaccess="R"/>
	    <bitfield id="SIMDMisc"  width="4" begin="3"  end="0"  description="Miscellaneous Advanced SIMD feature support" rwaccess="R"/>
    </register>
    <register id="PAR_EL1" acronym="PAR_EL1" width="64" description="Physical Address Register">
	    <bitfield id="ATTR"      width="8" begin="63" end="56" description="Memory attributes for PA" rwaccess="RW"/>
<!--	    <bitfield id="RES0_0"    width="8" begin="55" end="48" description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="PA"        width="36" begin="47" end="12" description="Physical address" rwaccess="RW"/>
<!--	    <bitfield id="RES1"      width="1" begin="11" end="11" description="Reserved 1" rwaccess="R"/>-->
	    <bitfield id="IMD DEF"   width="1" begin="10" end="10" description="Implementation Defined" rwaccess="RW"/>
	    <bitfield id="NS"        width="1" begin="9"  end="9"  description="Non-secure" rwaccess="RW"/>
	    <bitfield id="SHA"       width="2" begin="8"  end="7"  description="Shareability attribute" rwaccess="RW"/>
<!--	    <bitfield id="RES0_1"    width="6" begin="6"  end="1"  description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="F"         width="1" begin="0"  end="0"  description="Conversion fault" rwaccess="RW"/>
    </register>
    <register id="REVIDR_EL1" acronym="REVIDR_EL1" width="32" description="Revision ID Register"/>
    <register id="RMR_EL3" acronym="RMR_EL3" width="32" description="Reset Management Register">
<!--	    <bitfield id="RES0"      width="30" begin="31" end="2" description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="RR"        width="1" begin="1" end="1" description="Warm Reset Request" rwaccess="RW"/>
	    <bitfield id="AA64"      width="1" begin="0" end="0" description="Target execution state (1 = AArch64)" rwaccess="RW"/>
    </register>
    <register id="RVBAR_EL3" acronym="RVBAR_EL3" width="64" description="Reset Vector Base Address Register"/>
    <register id="SCR_EL3" acronym="SCR_EL3" width="32" description="Secure Configuration Register">
<!--	    <bitfield id="RES0_0"    width="18" begin="31" end="14" description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="TWE"       width="1" begin="13" end="13" description="Trap WFE" rwaccess="RW"/>
	    <bitfield id="TWI"       width="1" begin="12" end="12" description="Trap WFI" rwaccess="RW"/>
	    <bitfield id="ST"        width="1" begin="11" end="11" description="Enable Secure EL1 access" rwaccess="RW"/>
	    <bitfield id="RW"        width="1" begin="10" end="10" description="Register width control for lower exception levels (1=AArch64)" rwaccess="RW"/>
	    <bitfield id="SIF"       width="1" begin="9"  end="9"  description="Secure instruction fetch" rwaccess="RW"/>
	    <bitfield id="HCE"       width="1" begin="8"  end="8"  description="Hypervisor Call enable" rwaccess="RW"/>
	    <bitfield id="SMD"       width="1" begin="7"  end="7"  description="SMC disable" rwaccess="RW"/>
<!--	    <bitfield id="RES0_1"    width="1" begin="6"  end="6"  description="Reserved 0" rwaccess="R"/>-->
<!--	    <bitfield id="RES1"      width="2" begin="5"  end="4"  description="Reserved 1" rwaccess="R"/>-->
	    <bitfield id="EA"        width="1" begin="3"  end="3"  description="External Abort and SError Interrupt Routing (1=EL3)" rwaccess="RW"/>
	    <bitfield id="FIQ"       width="1" begin="2"  end="2"  description="Physical FIQ Routing (1=EL3)" rwaccess="RW"/>
	    <bitfield id="IRQ"       width="1" begin="1"  end="1"  description="Physical IRQ Routing (1=EL3)" rwaccess="RW"/>
	    <bitfield id="NS"        width="1" begin="0"  end="0"  description="Non-secure" rwaccess="RW"/>
    </register>
    <register id="SCTLR_EL1" acronym="SCTLR_EL1" width="32" description="System Control Register (EL1)">
<!--	    <bitfield id="RES0_0"    width="2" begin="31" end="30" description="Reserved 0" rwaccess="R"/>-->
<!--	    <bitfield id="RES1_0"    width="2" begin="29" end="28" description="Reserved 1" rwaccess="R"/>-->
<!--	    <bitfield id="RES0_1"    width="1" begin="27" end="27" description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="UCI"       width="1" begin="26" end="26" description="EL0 cache maintenance instruction enable" rwaccess="RW"/>
	    <bitfield id="EE"        width="1" begin="25" end="25" description="Exception endianness (0=Little-endian)" rwaccess="RW"/>
	    <bitfield id="E0E"       width="1" begin="24" end="24" description="Endianness of explicit data accesses at EL0 (0=Little-endian)" rwaccess="RW"/>
<!--	    <bitfield id="RES1_1"    width="2" begin="23" end="22" description="Reserved 1" rwaccess="R"/>-->
<!--	    <bitfield id="RES0_2"    width="1" begin="21" end="21" description="Reserved 0" rwaccess="R"/>-->
<!--	    <bitfield id="RES1_2"    width="1" begin="20" end="20" description="Reserved 1" rwaccess="R"/>-->
	    <bitfield id="WXN"       width="1" begin="19" end="19" description="Write permission implies XN" rwaccess="RW"/>
	    <bitfield id="nTWE"      width="1" begin="18" end="18" description="Not trap WFE" rwaccess="RW"/>
<!--	    <bitfield id="RES0_3"    width="1" begin="17" end="17" description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="nTWI"      width="1" begin="16" end="16" description="Not trap WFI" rwaccess="RW"/>
	    <bitfield id="UCT"       width="1" begin="15" end="15" description="Enable EL0 access to CTR_EL0" rwaccess="RW"/>
	    <bitfield id="DZE"       width="1" begin="14" end="14" description="Enable EL0 access to DC ZVA" rwaccess="RW"/>
<!--	    <bitfield id="RES0_4"    width="1" begin="13" end="13" description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="I"         width="1" begin="12" end="12" description="Instruction cache enable" rwaccess="RW"/>
<!--	    <bitfield id="RES1_3"    width="1" begin="11" end="11" description="Reserved 1" rwaccess="R"/>-->
<!--	    <bitfield id="RES0_5"    width="1" begin="10" end="10" description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="UMA"       width="1" begin="9"  end="9"  description="User Interrupt Mask Access" rwaccess="RW"/>
	    <bitfield id="SED"       width="1" begin="8"  end="8"  description="SETEND disable" rwaccess="RW"/>
	    <bitfield id="ITD"       width="1" begin="7"  end="7"  description="IT disable" rwaccess="RW"/>
	    <bitfield id="THEE"      width="1" begin="6"  end="6"  description="T32EE enable" rwaccess="RW"/>
	    <bitfield id="CP15BEN"   width="1" begin="5"  end="5"  description="CP15 barrier enable" rwaccess="RW"/>
	    <bitfield id="SA0"       width="1" begin="4"  end="4"  description="Stack alignment check enable for EL0" rwaccess="RW"/>
	    <bitfield id="SA"        width="1" begin="3"  end="3"  description="Stack alignment check enable" rwaccess="RW"/>
	    <bitfield id="C"         width="1" begin="2"  end="2"  description="Cache enable (data/unified)" rwaccess="RW"/>
	    <bitfield id="A"         width="1" begin="1"  end="1"  description="Alignment check enable" rwaccess="RW"/>
	    <bitfield id="M"         width="1" begin="0"  end="0"  description="MMU enable for EL1 and EL0 stage 1 address translation" rwaccess="RW"/>
    </register>
    <register id="SCTLR_EL2" acronym="SCTLR_EL2" width="32" description="System Control Register (EL2)">
<!--	    <bitfield id="RES0_0"    width="2" begin="31" end="30" description="Reserved 0" rwaccess="R"/>-->
<!--	    <bitfield id="RES1_0"    width="2" begin="29" end="28" description="Reserved 1" rwaccess="R"/>-->
<!--	    <bitfield id="RES0_1"    width="2" begin="27" end="26" description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="EE"        width="1" begin="25" end="25" description="Exception endianness (0=Little-endian)" rwaccess="RW"/>
<!--	    <bitfield id="RES0_2"    width="1" begin="24" end="24" description="Reserved 0" rwaccess="R"/>-->
<!--	    <bitfield id="RES1_1"    width="2" begin="23" end="22" description="Reserved 1" rwaccess="R"/>-->
<!--	    <bitfield id="RES0_3"    width="2" begin="21" end="20" description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="WXN"       width="1" begin="19" end="19" description="Write permission implies XN" rwaccess="RW"/>
<!--	    <bitfield id="RES1_2"    width="1" begin="18" end="18" description="Reserved 1" rwaccess="R"/>-->
<!--	    <bitfield id="RES0_4"    width="1" begin="17" end="17" description="Reserved 0" rwaccess="R"/>-->
<!--	    <bitfield id="RES1_3"    width="1" begin="16" end="16" description="Reserved 1" rwaccess="R"/>-->
<!--	    <bitfield id="RES0_5"    width="3" begin="15" end="13" description="Enable EL0 access to CTR_EL0" rwaccess="RW"/>-->
	    <bitfield id="I"         width="1" begin="12" end="12" description="Instruction cache enable" rwaccess="RW"/>
<!--	    <bitfield id="RES1_4"    width="1" begin="11" end="11" description="Reserved 1" rwaccess="R"/>-->
<!--	    <bitfield id="RES0_6"    width="5" begin="10" end="6"  description="Reserved 0" rwaccess="R"/>-->
<!--	    <bitfield id="RES1_5"    width="2" begin="5"  end="4"  description="Reserved 1" rwaccess="R"/>-->
	    <bitfield id="SA"        width="1" begin="3"  end="3"  description="Stack alignment check enable" rwaccess="RW"/>
	    <bitfield id="C"         width="1" begin="2"  end="2"  description="Cache enable (data/unified)" rwaccess="RW"/>
	    <bitfield id="A"         width="1" begin="1"  end="1"  description="Alignment check enable" rwaccess="RW"/>
	    <bitfield id="M"         width="1" begin="0"  end="0"  description="MMU enable for EL2 stage 1 address translation" rwaccess="RW"/>
    </register>
    <register id="SCTLR_EL3" acronym="SCTLR_EL3" width="32" description="System Control Register (EL3)">
<!--	    <bitfield id="RES0_0"    width="2" begin="31" end="30" description="Reserved 0" rwaccess="R"/>-->
<!--	    <bitfield id="RES1_0"    width="2" begin="29" end="28" description="Reserved 1" rwaccess="R"/>-->
<!--	    <bitfield id="RES0_1"    width="2" begin="27" end="26" description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="EE"        width="1" begin="25" end="25" description="Exception endianness (0=Little-endian)" rwaccess="RW"/>
<!--	    <bitfield id="RES0_2"    width="1" begin="24" end="24" description="Reserved 0" rwaccess="R"/>-->
<!--	    <bitfield id="RES1_1"    width="2" begin="23" end="22" description="Reserved 1" rwaccess="R"/>-->
<!--	    <bitfield id="RES0_3"    width="2" begin="21" end="20" description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="WXN"       width="1" begin="19" end="19" description="Write permission implies XN" rwaccess="RW"/>
<!--	    <bitfield id="RES1_2"    width="1" begin="18" end="18" description="Reserved 1" rwaccess="R"/>-->
<!--	    <bitfield id="RES0_4"    width="1" begin="17" end="17" description="Reserved 0" rwaccess="R"/>-->
<!--	    <bitfield id="RES1_3"    width="1" begin="16" end="16" description="Reserved 1" rwaccess="R"/>-->
<!--	    <bitfield id="RES0_5"    width="3" begin="15" end="13" description="Enable EL0 access to CTR_EL0" rwaccess="RW"/>-->
	    <bitfield id="I"         width="1" begin="12" end="12" description="Instruction cache enable" rwaccess="RW"/>
<!--	    <bitfield id="RES1_4"    width="1" begin="11" end="11" description="Reserved 1" rwaccess="R"/>-->
<!--	    <bitfield id="RES0_6"    width="5" begin="10" end="6"  description="Reserved 0" rwaccess="R"/>-->
<!--	    <bitfield id="RES1_5"    width="2" begin="5"  end="4"  description="Reserved 1" rwaccess="R"/>-->
	    <bitfield id="SA"        width="1" begin="3"  end="3"  description="Stack alignment check enable" rwaccess="RW"/>
	    <bitfield id="C"         width="1" begin="2"  end="2"  description="Cache enable (data/unified)" rwaccess="RW"/>
	    <bitfield id="A"         width="1" begin="1"  end="1"  description="Alignment check enable" rwaccess="RW"/>
	    <bitfield id="M"         width="1" begin="0"  end="0"  description="MMU enable for EL3 stage 1 address translation" rwaccess="RW"/>
    </register>
    <register id="TCR_EL1" acronym="TCR_EL1" width="64" description="Translation Control Register (EL1)">
<!--	    <bitfield id="RES0_0"   width="25" begin="63" end="39" description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="TBI1"      width="1" begin="38" end="38" description="Top byte ignored for TTBR1_EL1 region" rwaccess="RW"/>
	    <bitfield id="TBI0"      width="1" begin="37" end="37" description="Top byte ignored for TTBR0_EL1 region" rwaccess="RW"/>
	    <bitfield id="AS"        width="1" begin="36" end="36" description="ASID size (0=8, 1=16)" rwaccess="RW"/>
<!--	    <bitfield id="RES0_1"    width="1" begin="35" end="35" description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="IPS"       width="2" begin="34" end="32" description="Intermediate Physical Address Size" rwaccess="RW"/>
	    <bitfield id="TG1"       width="2" begin="31" end="30" description="TTBR1_EL1 granule size" rwaccess="RW"/>
	    <bitfield id="SH1"       width="2" begin="29" end="28" description="Shareability for memory associated with TTBR1_EL1 table walks" rwaccess="RW"/>
	    <bitfield id="ORGN1"     width="2" begin="27" end="26" description="Outer cacheability for memory associated with TTBR1_EL1 table walks" rwaccess="RW"/>
	    <bitfield id="IRGN1"     width="2" begin="25" end="24" description="Inner cacheability for memory associated with TTBR1_EL1 table walks" rwaccess="RW"/>
	    <bitfield id="EPD1"      width="1" begin="23" end="23" description="Translation table walk disable for translations using TTBR1_EL1" rwaccess="RW"/>
	    <bitfield id="A1"        width="1" begin="22" end="22" description="Selects whether TTBR0_EL1 (0) or TTBR1_EL1 (1) defines the ASID" rwaccess="RW"/>
	    <bitfield id="T1SZ"      width="6" begin="21" end="16" description="Size offset of memory region addressed by TTBR1_EL1" rwaccess="RW"/>
	    <bitfield id="TG0"       width="2" begin="15" end="14" description="TTBR0_EL1 granule size" rwaccess="RW"/>
	    <bitfield id="SH0"       width="2" begin="13" end="12" description="Shareability for memory associated with TTBR0_EL1 table walks" rwaccess="RW"/>
	    <bitfield id="ORGN0"     width="2" begin="11" end="10" description="Outer cacheability for memory associated with TTBR0_EL1 table walks" rwaccess="RW"/>
	    <bitfield id="IRGN0"     width="2" begin="9"  end="8"  description="Inner cacheability for memory associated with TTBR0_EL1 table walks" rwaccess="RW"/>
	    <bitfield id="EPD0"      width="1" begin="7"  end="7"  description="Translation table walk disable for translations using TTBR0_EL1" rwaccess="RW"/>
<!--	    <bitfield id="RES0_2"    width="1" begin="6"  end="6"  description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="T0SZ"      width="6" begin="5"  end="0"  description="Size offset of memory region addressed by TTBR0_EL1" rwaccess="RW"/>
    </register>
    <register id="TCR_EL2" acronym="TCR_EL2" width="32" description="Translation Control Register (EL2)">
<!--	    <bitfield id="RES1_0"    width="1" begin="31" end="31" description="Reserved 1" rwaccess="R"/>-->
<!--	    <bitfield id="RES0_0"    width="7" begin="30" end="24" description="Reserved 0" rwaccess="R"/>-->
<!--	    <bitfield id="RES1_1"    width="1" begin="23" end="23" description="Reserved 1" rwaccess="R"/>-->
<!--	    <bitfield id="RES0_1"    width="2" begin="22" end="21" description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="TBI"       width="1" begin="20" end="20" description="Top byte ignored for TTBR0_EL2 region" rwaccess="RW"/>
<!--	    <bitfield id="RES0_2"    width="1" begin="19" end="19" description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="PS"        width="3" begin="18" end="16" description="Physical Address Size" rwaccess="RW"/>
	    <bitfield id="TG0"       width="2" begin="15" end="14" description="Granule size for TTBR0_EL2" rwaccess="RW"/>
	    <bitfield id="SH0"       width="2" begin="13" end="12" description="Shareability for memory associated with TTBR0_EL2 table walks" rwaccess="RW"/>
	    <bitfield id="ORGN0"     width="2" begin="11" end="10" description="Outer cacheability for memory associated with TTBR0_EL2 table walks" rwaccess="RW"/>
	    <bitfield id="IRGN0"     width="2" begin="9"  end="8"  description="Inner cacheability for memory associated with TTBR0_EL2 table walks" rwaccess="RW"/>
<!--	    <bitfield id="RES0_3"    width="2" begin="7"  end="6"  description="Reserved 0" rwaccess="RW"/>-->
	    <bitfield id="T0SZ"      width="6" begin="5"  end="0"  description="Size offset of memory region addressed by TTBR0_EL2" rwaccess="RW"/>
    </register>
    <register id="TCR_EL3" acronym="TCR_EL3" width="64" description="Translation Control Register (EL3)">
<!--	    <bitfield id="RES1_0"    width="1" begin="31" end="31" description="Reserved 1" rwaccess="R"/>-->
<!--	    <bitfield id="RES0_0"    width="7" begin="30" end="24" description="Reserved 0" rwaccess="R"/>-->
<!--	    <bitfield id="RES1_1"    width="1" begin="23" end="23" description="Reserved 1" rwaccess="R"/>-->
<!--	    <bitfield id="RES0_1"    width="2" begin="22" end="21" description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="TBI"       width="1" begin="20" end="20" description="Top byte ignored for TTBR0_EL3 region" rwaccess="RW"/>
<!--	    <bitfield id="RES0_2"    width="1" begin="19" end="19" description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="PS"        width="3" begin="18" end="16" description="Physical Address Size" rwaccess="RW"/>
	    <bitfield id="TG0"       width="2" begin="15" end="14" description="Granule size for TTBR0_EL3" rwaccess="RW"/>
	    <bitfield id="SH0"       width="2" begin="13" end="12" description="Shareability for memory associated with TTBR0_EL3 table walks" rwaccess="RW"/>
	    <bitfield id="ORGN0"     width="2" begin="11" end="10" description="Outer cacheability for memory associated with TTBR0_EL3 table walks" rwaccess="RW"/>
	    <bitfield id="IRGN0"     width="2" begin="9"  end="8"  description="Inner cacheability for memory associated with TTBR0_EL3 table walks" rwaccess="RW"/>
<!--	    <bitfield id="RES0_3"    width="2" begin="7"  end="6"  description="Reserved 0" rwaccess="RW"/>-->
	    <bitfield id="T0SZ"      width="6" begin="5"  end="0"  description="Size offset of memory region addressed by TTBR0_EL3" rwaccess="RW"/>
    </register>
    <register id="TPIDR_EL0" acronym="TPIDR_EL0" width="64" description="Thread Pointer/ID Register (EL0)"/>
    <register id="TPIDR_EL1" acronym="TPIDR_EL1" width="64" description="Thread Pointer/ID Register (EL1)"/>
    <register id="TPIDR_EL2" acronym="TPIDR_EL2" width="64" description="Thread Pointer/ID Register (EL2)"/>
    <register id="TPIDR_EL3" acronym="TPIDR_EL3" width="64" description="Thread Pointer/ID Register (EL3)"/>
    <register id="TPIDRR0_EL0" acronym="TPIDRR0_EL0" width="64" description="Thread Pointer/ID Register Read-Only (EL0)"/>
    <register id="TTBR0_EL1" acronym="TTBR0_EL1" width="64" description="Translation Table Base Register 0 (EL1)">
	    <bitfield id="ASID"      width="16" begin="63" end="48" description="ASID for the translation table" rwaccess="RW"/>
	    <bitfield id="BADDR"     width="48" begin="47" end="0"  description="Translation table base address (alignment restrictions)" rwaccess="RW"/>
    </register>
    <register id="TTBR0_EL2" acronym="TTBR0_EL2" width="64" description="Translation Table Base Register 0 (EL2)">
	    <bitfield id="ASID"      width="16" begin="63" end="48" description="ASID for the translation table" rwaccess="RW"/>
	    <bitfield id="BADDR"     width="48" begin="47" end="0"  description="Translation table base address (alignment restrictions)" rwaccess="RW"/>
    </register>
    <register id="TTBR0_EL3" acronym="TTBR0_EL3" width="64" description="Translation Table Base Register 0 (EL3)">
	    <bitfield id="ASID"      width="16" begin="63" end="48" description="ASID for the translation table" rwaccess="RW"/>
	    <bitfield id="BADDR"     width="48" begin="47" end="0"  description="Translation table base address (alignment restrictions)" rwaccess="RW"/>
    </register>
    <register id="TTBR1_EL1" acronym="TTBR1_EL1" width="64" description="Translation Table Base Register 1 (EL1)">
	    <bitfield id="ASID"      width="16" begin="63" end="48" description="ASID for the translation table" rwaccess="RW"/>
	    <bitfield id="BADDR"     width="48" begin="47" end="0"  description="Translation table base address (alignment restrictions)" rwaccess="RW"/>
    </register>
    <register id="VBAR_EL1" acronym="VBAR_EL1" width="64" description="Vector Base Address Register (EL1)"/>
    <register id="VBAR_EL2" acronym="VBAR_EL2" width="64" description="Vector Base Address Register (EL2)"/>
    <register id="VBAR_EL3" acronym="VBAR_EL3" width="64" description="Vector Base Address Register (EL3)"/>
    <register id="VMPIDR_EL2" acronym="VMPIDR_EL2" width="64" description="Virtualization Multiprocessor ID Register">
<!--	    <bitfield id="RES0_0"    width="24" begin="63" end="40" description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="Aff3"      width="8" begin="39" end="32" description="Affinity level 3" rwaccess="RW"/>
<!--	    <bitfield id="RES1"      width="1" begin="31" end="31" description="Reserved 1" rwaccess="R"/>-->
	    <bitfield id="U"         width="1" begin="30" end="30" description="Uniprocessor system" rwaccess="RW"/>
<!--	    <bitfield id="RES0_1"    width="5" begin="29" end="25" description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="MT"        width="1" begin="24" end="24" description="Multi-threading at lowest affinity level" rwaccess="RW"/>
	    <bitfield id="Aff2"      width="8" begin="23" end="16" description="Affinity level 2" rwaccess="RW"/>
	    <bitfield id="Aff1"      width="8" begin="15" end="8"  description="Affinity level 1" rwaccess="RW"/>
	    <bitfield id="Aff0"      width="8" begin="7"  end="0"  description="Affinity level 0" rwaccess="RW"/>
    </register>
    <register id="VPIDR_EL2" acronym="VPIDR_EL2" width="32" description="Virtualization Processor ID Register">
	    <bitfield id="Implementer" width="8" begin="31" end="24" description="Implementer code" rwaccess="RW"/>
	    <bitfield id="Variant"     width="4" begin="31" end="24" description="Variant" rwaccess="RW"/>
	    <bitfield id="Architecture" width="4" begin="23" end="16" description="Architecture" rwaccess="RW"/>
	    <bitfield id="PartNum"     width="12" begin="15" end="8"  description="Primary part number" rwaccess="RW"/>
	    <bitfield id="Revision"    width="4" begin="7"  end="0"  description="Revision number" rwaccess="RW"/>
    </register>
    <register id="VTCR_EL2" acronym="VTCR_EL2" width="32" description="Virtualization Translation Control Register">
<!--	    <bitfield id="RES1"      width="1" begin="31" end="31" description="Reserved 1" rwaccess="R"/>-->
<!--	    <bitfield id="RES0"      width="12" begin="30" end="19" description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="PS"        width="3" begin="18" end="16" description="Physical Address Size" rwaccess="RW"/>
	    <bitfield id="TG0"       width="2" begin="15" end="14" description="Granule size" rwaccess="RW"/>
	    <bitfield id="SH0"       width="2" begin="13" end="12" description="Shareability attribute" rwaccess="RW"/>
	    <bitfield id="ORGN0"     width="2" begin="11" end="10" description="Outer cacheability attribute" rwaccess="RW"/>
	    <bitfield id="IRGN0"     width="2" begin="9"  end="8"  description="Inner cacheability attribute" rwaccess="RW"/>
	    <bitfield id="SL0"       width="2" begin="7"  end="6"  description="Starting level of VTCR_EL2 addressed region" rwaccess="RW"/>
	    <bitfield id="T0SZ"      width="6" begin="5"  end="0"  description="Size offset of VCTR_EL2 addressed region" rwaccess="RW"/>
    </register>
    <register id="VTTBR_EL2" acronym="VTTBR_EL2" width="64" description="Virtualization Translation Table Base Register">
<!--	    <bitfield id="RES0"      width="8" begin="63" end="56" description="Reserved 0" rwaccess="R"/>-->
	    <bitfield id="VMID"      width="8" begin="55" end="48"  description="VMID for the translation table" rwaccess="RW"/>
	    <bitfield id="BADDR"     width="48" begin="47" end="0"  description="Translation table base address (alignment restrictions)" rwaccess="RW"/>
    </register>
</module>
