<root><simulation><result_generated_time />2023-05-17 20:18:59<layer><layer_spec />{'B': 1, 'K': 64, 'C': 32, 'OY': 150, 'OX': 150, 'IY': 150, 'IX': 150, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />46080000<total_data_size_element />{'W': 2048, 'I': 720000, 'O': 1440000}<total_data_reuse />{'W': 22500, 'I': 64.0, 'O': 32}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 8}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [8, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 8)], [('K', 8)]], [], []]<I />[[[], [('K', 8)]], [[('C', 8)], []], [], []]<O />[[[('C', 8)], []], [[], [('K', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 6), ('C', 2), ('C', 2), ('K', 2), ('OY', 25), ('OX', 25)], [('K', 4), ('OY', 6)], []]<I />[[('OX', 6), ('C', 2), ('C', 2), ('K', 2)], [('OY', 25), ('OX', 25), ('K', 4)], [('OY', 6)]]<O />[[('OX', 6), ('C', 2), ('C', 2)], [('K', 2), ('OY', 25), ('OX', 25), ('K', 4)], [('OY', 6)]]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 3750, 6, 1], 'I': [8.0, 2.0, 4.0, 1.0], 'O': [8.0, 4, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [64, 16384, 16384], 'I': [192, 960000, 5760000], 'O': [48, 1920000, 11520000], 'O_partial': [48, 0, 0], 'O_final': [0, 1920000, 11520000]}<actual_mem_utilization_individual />{'W': [0.12, 0.0, 0.0], 'I': [0.38, 0.11, 0.0], 'O': [0.09, 0.23, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.35, 0.0], 'I': [0.38, 0.35, 0.0], 'O': [0.09, 0.35, 0.0]}<effective_mem_size_bit />{'W': [64, 16384, 16384], 'I': [192, 960000, 5760000], 'O': [48, 960000, 1920000], 'O_partial': [48, 0, 0], 'O_final': [0, 960000, 1920000]}<total_unit_count />{'W': [64, 64, 1, 1], 'I': [64, 8, 1, 1], 'O': [64, 8, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [8, 8, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[7680000, 12288], [12288, 2048], [2048, 0]]<I />[[5760000, 2880000], [2880000, 720000], [720000, 0]]<O />[[(4320000, 5760000), (1440000, 0)], [(0, 1440000), (1440000, 0)], [(0, 1440000), (0, 0)]]<O_partial />[[(4320000, 5760000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (1440000, 0)], [(0, 1440000), (1440000, 0)], [(0, 1440000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[960000, 1536], [768, 128], [8, 0]]<I />[[720000, 360000], [180000, 45000], [2812, 0]]<O />[[(540000, 720000), (180000, 0)], [(0, 90000), (90000, 0)], [(0, 5625), (0, 0)]]<O_partial />[([540000, 720000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [180000, 0]), ([0, 90000], [90000, 0]), ([0, 5625], [0, 0])]</mem_access_count_word><mac_count><active />46080000<idle />0</mac_count></basic_info><energy><total_energy />100753594.1<mem_energy_breakdown><W />[323.1, 23.2, 10.7]<I />[373.2, 5782.8, 3745.8]<O />[504.4, 4459.2, 7491.7]</mem_energy_breakdown><MAC_energy><active_MAC />100730880.0<idle_MAC />0.0<total />100730880.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.9895<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.9895<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />727640<latency_cycle_without_data_loading />720000<ideal_computing_cycle />720000<data_loading><load_cycle_total />7640<load_cycle_individual />{'W': [32, 128, 0], 'I': [12, 7500, 0]}<load_cycle_combined />{'W': 128, 'I': 7500}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-719999], [-689977, -689264], [-720000, -720000]], 'I': [[-719999], [-674955, -539964], [-562500, -597655]], 'O': [[-720000], [-690000, -630000], [-630000, -714372]]}<mem_stall_cycle_shared />{'W': [[-719999], [-689977, 0], [0, 0]], 'I': [[-719999], [-674955, 0], [0, 0]], 'O': [[-720000], [-690000, -630000], [-630000, -714372]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 16384, 16384], 'I': [192, 960000, 5760000], 'O': [48, 1920000, 11520000], 'O_partial': [48, 0, 0], 'O_final': [0, 1920000, 11520000]}<data_size_each_level_total />{'W': [4096, 16384, 16384], 'I': [1536, 960000, 5760000], 'O': [384, 1920000, 11520000]}<loop_cycles_each_level />{'W': [30000, 720000, 720000], 'I': [48, 120000, 720000], 'O': [24, 120000, 720000]}<top_ir_loop_size />{'W': [625, 6, 1], 'I': [2, 4, 1], 'O': [4, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [0.1, 0.0], [0.0, 0.0]], 'I': [[8.0, 4.0], [32.0, 8.0], [8.0, 8.0]], 'O': [[8.0, 2.0], [16.0, 16.0], [16.0, 16.0]]}<req_inst_mem_bw />{'W': [[8.0, 1.3], [85.3, 0.1], [0.1, 0.0]], 'I': [[8.0, 8.0], [64.0, 32.0], [32.0, 8.0]], 'O': [[8.0, 8.0], [64.0, 16.0], [16.0, 16.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [0.1, 0.0], [0.0, 0]], 'I': [[8.0, 4.0], [32.0, 8.0], [8.0, 0]], 'O': [[8.0, 2.0], [16.0, 16.0], [16.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [48.1, 24.0], [8.0, 16.0]], 'I': [[8.0, 4.0], [48.1, 24.0], [8.0, 16.0]], 'O': [[8.0, 2.0], [48.1, 24.0], [8.0, 16.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 720000], [30000, 30000, 24], [720000, 720000, 1]], 'I': [[1, 1, 720000], [48, 48, 15000], [120000, 120000, 6]], 'O': [[1, 1, 720000], [24, 24, 30000], [120000, 120000, 6]]}<trans_time_real />{'W': [[0, 1, 720000], [[1, 30000, 24], [32, 30000, 24]], [[128, 720000, 1], [8, 720000, 1]]], 'I': [[0, 1, 720000], [[3, 48, 15000], [12, 48, 15000]], [[7500, 120000, 6], [469, 120000, 6]]], 'O': [[0, 1, 720000], [[1, 24, 30000], [3, 24, 30000]], [[15000, 120000, 6], [938, 120000, 6]]]}<single_stall_cycle />{'W': [[-1], [-29999, -29968], [-719872, -719992]], 'I': [[-1], [-45, -36], [-112500, -119531]], 'O': [[-1], [-23, -21], [-105000, -119062]]}<single_stall_count />{'W': [719999, 23, 0], 'I': [719999, 14999, 5], 'O': [720000, 30000, 6]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [37500, 0], 'O': [90000, 0]}, 1: {'W': [736, 0], 'I': [179988, 37500], 'O': [90000, 90000]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-682500, -720000], [-630000, -720000]], 1: [[-539276, -682500], [-630000, -630000]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />100.1<mem_area />100.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />3</simulation></root>