{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731832703041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731832703043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 17 17:38:22 2024 " "Processing started: Sun Nov 17 17:38:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731832703043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731832703043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Piezo_module -c Piezo_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off Piezo_module -c Piezo_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731832703043 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731832703305 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731832703305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lcdl_project/term_project/pnu_clk_div/pnu_clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /lcdl_project/term_project/pnu_clk_div/pnu_clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 PNU_CLK_DIV " "Found entity 1: PNU_CLK_DIV" {  } { { "../PNU_CLK_DIV/PNU_CLK_DIV.v" "" { Text "C:/LCDL_project/term_project/PNU_CLK_DIV/PNU_CLK_DIV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731832709764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731832709764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piezo_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file piezo_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Piezo_module " "Found entity 1: Piezo_module" {  } { { "Piezo_module.bdf" "" { Schematic "C:/LCDL_project/term_project/Piezo_module/Piezo_module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731832709766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731832709766 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Piezo_module " "Elaborating entity \"Piezo_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731832709781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV PNU_CLK_DIV:inst6 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"PNU_CLK_DIV:inst6\"" {  } { { "Piezo_module.bdf" "inst6" { Schematic "C:/LCDL_project/term_project/Piezo_module/Piezo_module.bdf" { { 1080 744 896 1192 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731832709798 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 PNU_CLK_DIV.v(26) " "Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20)" {  } { { "../PNU_CLK_DIV/PNU_CLK_DIV.v" "" { Text "C:/LCDL_project/term_project/PNU_CLK_DIV/PNU_CLK_DIV.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731832709799 "|Piezo_module|PNU_CLK_DIV:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV PNU_CLK_DIV:inst7 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"PNU_CLK_DIV:inst7\"" {  } { { "Piezo_module.bdf" "inst7" { Schematic "C:/LCDL_project/term_project/Piezo_module/Piezo_module.bdf" { { 1272 728 880 1384 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731832709806 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 PNU_CLK_DIV.v(26) " "Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20)" {  } { { "../PNU_CLK_DIV/PNU_CLK_DIV.v" "" { Text "C:/LCDL_project/term_project/PNU_CLK_DIV/PNU_CLK_DIV.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731832709807 "|Piezo_module|PNU_CLK_DIV:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV PNU_CLK_DIV:inst5 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"PNU_CLK_DIV:inst5\"" {  } { { "Piezo_module.bdf" "inst5" { Schematic "C:/LCDL_project/term_project/Piezo_module/Piezo_module.bdf" { { 880 728 880 992 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731832709811 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 PNU_CLK_DIV.v(26) " "Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20)" {  } { { "../PNU_CLK_DIV/PNU_CLK_DIV.v" "" { Text "C:/LCDL_project/term_project/PNU_CLK_DIV/PNU_CLK_DIV.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731832709812 "|Piezo_module|PNU_CLK_DIV:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV PNU_CLK_DIV:inst9 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"PNU_CLK_DIV:inst9\"" {  } { { "Piezo_module.bdf" "inst9" { Schematic "C:/LCDL_project/term_project/Piezo_module/Piezo_module.bdf" { { 1624 752 904 1736 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731832709817 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 PNU_CLK_DIV.v(26) " "Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20)" {  } { { "../PNU_CLK_DIV/PNU_CLK_DIV.v" "" { Text "C:/LCDL_project/term_project/PNU_CLK_DIV/PNU_CLK_DIV.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731832709818 "|Piezo_module|PNU_CLK_DIV:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV PNU_CLK_DIV:inst10 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"PNU_CLK_DIV:inst10\"" {  } { { "Piezo_module.bdf" "inst10" { Schematic "C:/LCDL_project/term_project/Piezo_module/Piezo_module.bdf" { { 1808 752 904 1920 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731832709826 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 PNU_CLK_DIV.v(26) " "Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20)" {  } { { "../PNU_CLK_DIV/PNU_CLK_DIV.v" "" { Text "C:/LCDL_project/term_project/PNU_CLK_DIV/PNU_CLK_DIV.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731832709826 "|Piezo_module|PNU_CLK_DIV:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV PNU_CLK_DIV:inst8 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"PNU_CLK_DIV:inst8\"" {  } { { "Piezo_module.bdf" "inst8" { Schematic "C:/LCDL_project/term_project/Piezo_module/Piezo_module.bdf" { { 1448 728 880 1560 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731832709832 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 PNU_CLK_DIV.v(26) " "Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20)" {  } { { "../PNU_CLK_DIV/PNU_CLK_DIV.v" "" { Text "C:/LCDL_project/term_project/PNU_CLK_DIV/PNU_CLK_DIV.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731832709834 "|Piezo_module|PNU_CLK_DIV:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV PNU_CLK_DIV:inst " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"PNU_CLK_DIV:inst\"" {  } { { "Piezo_module.bdf" "inst" { Schematic "C:/LCDL_project/term_project/Piezo_module/Piezo_module.bdf" { { 104 728 880 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731832709840 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 PNU_CLK_DIV.v(26) " "Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20)" {  } { { "../PNU_CLK_DIV/PNU_CLK_DIV.v" "" { Text "C:/LCDL_project/term_project/PNU_CLK_DIV/PNU_CLK_DIV.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731832709841 "|Piezo_module|PNU_CLK_DIV:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV PNU_CLK_DIV:inst3 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"PNU_CLK_DIV:inst3\"" {  } { { "Piezo_module.bdf" "inst3" { Schematic "C:/LCDL_project/term_project/Piezo_module/Piezo_module.bdf" { { 488 728 880 600 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731832709846 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 PNU_CLK_DIV.v(26) " "Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20)" {  } { { "../PNU_CLK_DIV/PNU_CLK_DIV.v" "" { Text "C:/LCDL_project/term_project/PNU_CLK_DIV/PNU_CLK_DIV.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731832709847 "|Piezo_module|PNU_CLK_DIV:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV PNU_CLK_DIV:inst4 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"PNU_CLK_DIV:inst4\"" {  } { { "Piezo_module.bdf" "inst4" { Schematic "C:/LCDL_project/term_project/Piezo_module/Piezo_module.bdf" { { 688 720 872 800 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731832709853 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 PNU_CLK_DIV.v(26) " "Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20)" {  } { { "../PNU_CLK_DIV/PNU_CLK_DIV.v" "" { Text "C:/LCDL_project/term_project/PNU_CLK_DIV/PNU_CLK_DIV.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731832709853 "|Piezo_module|PNU_CLK_DIV:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV PNU_CLK_DIV:inst2 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"PNU_CLK_DIV:inst2\"" {  } { { "Piezo_module.bdf" "inst2" { Schematic "C:/LCDL_project/term_project/Piezo_module/Piezo_module.bdf" { { 264 728 880 376 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731832709861 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 PNU_CLK_DIV.v(26) " "Verilog HDL assignment warning at PNU_CLK_DIV.v(26): truncated value with size 32 to match size of target (20)" {  } { { "../PNU_CLK_DIV/PNU_CLK_DIV.v" "" { Text "C:/LCDL_project/term_project/PNU_CLK_DIV/PNU_CLK_DIV.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731832709861 "|Piezo_module|PNU_CLK_DIV:inst2"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731832710303 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731832710573 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731832710573 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "301 " "Implemented 301 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731832710615 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731832710615 ""} { "Info" "ICUT_CUT_TM_LCELLS" "288 " "Implemented 288 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731832710615 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731832710615 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731832710627 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 17 17:38:30 2024 " "Processing ended: Sun Nov 17 17:38:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731832710627 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731832710627 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731832710627 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731832710627 ""}
