Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Nov  4 14:23:21 2024
| Host         : DESKTOP-FCJ5MKD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.324        0.000                      0                  467        0.052        0.000                      0                  467        4.500        0.000                       0                   208  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.324        0.000                      0                  467        0.052        0.000                      0                  467        4.500        0.000                       0                   208  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.324ns  (required time - arrival time)
  Source:                 rate_generator_unit/counter_idle_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.677ns  (logic 2.502ns (44.076%)  route 3.175ns (55.924%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 15.107 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.815     5.418    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y150         FDRE                                         r  rate_generator_unit/counter_idle_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDRE (Prop_fdre_C_Q)         0.456     5.874 r  rate_generator_unit/counter_idle_reg[16]/Q
                         net (fo=4, routed)           0.837     6.710    rate_generator_unit/counter_idle_reg[16]
    SLICE_X11Y149        LUT2 (Prop_lut2_I1_O)        0.124     6.834 f  rate_generator_unit/output_reg[7]_i_6/O
                         net (fo=1, routed)           1.034     7.869    rate_generator_unit/output_reg[7]_i_6_n_0
    SLICE_X11Y149        LUT6 (Prop_lut6_I0_O)        0.124     7.993 r  rate_generator_unit/output_reg[7]_i_3/O
                         net (fo=2, routed)           0.443     8.436    rate_generator_unit/output_reg[7]_i_3_n_0
    SLICE_X11Y148        LUT6 (Prop_lut6_I4_O)        0.124     8.560 r  rate_generator_unit/counter_idle[0]_i_7/O
                         net (fo=33, routed)          0.860     9.420    rate_generator_unit/counter_idle[0]_i_7_n_0
    SLICE_X9Y146         LUT3 (Prop_lut3_I0_O)        0.124     9.544 r  rate_generator_unit/counter_idle[0]_i_6/O
                         net (fo=1, routed)           0.000     9.544    rate_generator_unit/counter_idle[0]_i_6_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.076 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.076    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.190 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.190    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.304 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.304    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.418 r  rate_generator_unit/counter_idle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.418    rate_generator_unit/counter_idle_reg[12]_i_1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.532 r  rate_generator_unit/counter_idle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.532    rate_generator_unit/counter_idle_reg[16]_i_1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.646 r  rate_generator_unit/counter_idle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.646    rate_generator_unit/counter_idle_reg[20]_i_1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.760 r  rate_generator_unit/counter_idle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.760    rate_generator_unit/counter_idle_reg[24]_i_1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.094 r  rate_generator_unit/counter_idle_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.094    rate_generator_unit/counter_idle_reg[28]_i_1_n_6
    SLICE_X9Y153         FDRE                                         r  rate_generator_unit/counter_idle_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.685    15.107    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y153         FDRE                                         r  rate_generator_unit/counter_idle_reg[29]/C
                         clock pessimism              0.284    15.392    
                         clock uncertainty           -0.035    15.356    
    SLICE_X9Y153         FDRE (Setup_fdre_C_D)        0.062    15.418    rate_generator_unit/counter_idle_reg[29]
  -------------------------------------------------------------------
                         required time                         15.418    
                         arrival time                         -11.094    
  -------------------------------------------------------------------
                         slack                                  4.324    

Slack (MET) :             4.345ns  (required time - arrival time)
  Source:                 rate_generator_unit/counter_idle_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.656ns  (logic 2.481ns (43.868%)  route 3.175ns (56.132%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 15.107 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.815     5.418    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y150         FDRE                                         r  rate_generator_unit/counter_idle_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDRE (Prop_fdre_C_Q)         0.456     5.874 r  rate_generator_unit/counter_idle_reg[16]/Q
                         net (fo=4, routed)           0.837     6.710    rate_generator_unit/counter_idle_reg[16]
    SLICE_X11Y149        LUT2 (Prop_lut2_I1_O)        0.124     6.834 f  rate_generator_unit/output_reg[7]_i_6/O
                         net (fo=1, routed)           1.034     7.869    rate_generator_unit/output_reg[7]_i_6_n_0
    SLICE_X11Y149        LUT6 (Prop_lut6_I0_O)        0.124     7.993 r  rate_generator_unit/output_reg[7]_i_3/O
                         net (fo=2, routed)           0.443     8.436    rate_generator_unit/output_reg[7]_i_3_n_0
    SLICE_X11Y148        LUT6 (Prop_lut6_I4_O)        0.124     8.560 r  rate_generator_unit/counter_idle[0]_i_7/O
                         net (fo=33, routed)          0.860     9.420    rate_generator_unit/counter_idle[0]_i_7_n_0
    SLICE_X9Y146         LUT3 (Prop_lut3_I0_O)        0.124     9.544 r  rate_generator_unit/counter_idle[0]_i_6/O
                         net (fo=1, routed)           0.000     9.544    rate_generator_unit/counter_idle[0]_i_6_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.076 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.076    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.190 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.190    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.304 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.304    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.418 r  rate_generator_unit/counter_idle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.418    rate_generator_unit/counter_idle_reg[12]_i_1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.532 r  rate_generator_unit/counter_idle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.532    rate_generator_unit/counter_idle_reg[16]_i_1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.646 r  rate_generator_unit/counter_idle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.646    rate_generator_unit/counter_idle_reg[20]_i_1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.760 r  rate_generator_unit/counter_idle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.760    rate_generator_unit/counter_idle_reg[24]_i_1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.073 r  rate_generator_unit/counter_idle_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.073    rate_generator_unit/counter_idle_reg[28]_i_1_n_4
    SLICE_X9Y153         FDRE                                         r  rate_generator_unit/counter_idle_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.685    15.107    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y153         FDRE                                         r  rate_generator_unit/counter_idle_reg[31]/C
                         clock pessimism              0.284    15.392    
                         clock uncertainty           -0.035    15.356    
    SLICE_X9Y153         FDRE (Setup_fdre_C_D)        0.062    15.418    rate_generator_unit/counter_idle_reg[31]
  -------------------------------------------------------------------
                         required time                         15.418    
                         arrival time                         -11.073    
  -------------------------------------------------------------------
                         slack                                  4.345    

Slack (MET) :             4.419ns  (required time - arrival time)
  Source:                 rate_generator_unit/counter_idle_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.582ns  (logic 2.407ns (43.124%)  route 3.175ns (56.876%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 15.107 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.815     5.418    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y150         FDRE                                         r  rate_generator_unit/counter_idle_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDRE (Prop_fdre_C_Q)         0.456     5.874 r  rate_generator_unit/counter_idle_reg[16]/Q
                         net (fo=4, routed)           0.837     6.710    rate_generator_unit/counter_idle_reg[16]
    SLICE_X11Y149        LUT2 (Prop_lut2_I1_O)        0.124     6.834 f  rate_generator_unit/output_reg[7]_i_6/O
                         net (fo=1, routed)           1.034     7.869    rate_generator_unit/output_reg[7]_i_6_n_0
    SLICE_X11Y149        LUT6 (Prop_lut6_I0_O)        0.124     7.993 r  rate_generator_unit/output_reg[7]_i_3/O
                         net (fo=2, routed)           0.443     8.436    rate_generator_unit/output_reg[7]_i_3_n_0
    SLICE_X11Y148        LUT6 (Prop_lut6_I4_O)        0.124     8.560 r  rate_generator_unit/counter_idle[0]_i_7/O
                         net (fo=33, routed)          0.860     9.420    rate_generator_unit/counter_idle[0]_i_7_n_0
    SLICE_X9Y146         LUT3 (Prop_lut3_I0_O)        0.124     9.544 r  rate_generator_unit/counter_idle[0]_i_6/O
                         net (fo=1, routed)           0.000     9.544    rate_generator_unit/counter_idle[0]_i_6_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.076 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.076    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.190 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.190    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.304 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.304    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.418 r  rate_generator_unit/counter_idle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.418    rate_generator_unit/counter_idle_reg[12]_i_1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.532 r  rate_generator_unit/counter_idle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.532    rate_generator_unit/counter_idle_reg[16]_i_1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.646 r  rate_generator_unit/counter_idle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.646    rate_generator_unit/counter_idle_reg[20]_i_1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.760 r  rate_generator_unit/counter_idle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.760    rate_generator_unit/counter_idle_reg[24]_i_1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.999 r  rate_generator_unit/counter_idle_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.999    rate_generator_unit/counter_idle_reg[28]_i_1_n_5
    SLICE_X9Y153         FDRE                                         r  rate_generator_unit/counter_idle_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.685    15.107    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y153         FDRE                                         r  rate_generator_unit/counter_idle_reg[30]/C
                         clock pessimism              0.284    15.392    
                         clock uncertainty           -0.035    15.356    
    SLICE_X9Y153         FDRE (Setup_fdre_C_D)        0.062    15.418    rate_generator_unit/counter_idle_reg[30]
  -------------------------------------------------------------------
                         required time                         15.418    
                         arrival time                         -10.999    
  -------------------------------------------------------------------
                         slack                                  4.419    

Slack (MET) :             4.435ns  (required time - arrival time)
  Source:                 rate_generator_unit/counter_idle_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 2.391ns (42.961%)  route 3.175ns (57.039%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 15.107 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.815     5.418    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y150         FDRE                                         r  rate_generator_unit/counter_idle_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDRE (Prop_fdre_C_Q)         0.456     5.874 r  rate_generator_unit/counter_idle_reg[16]/Q
                         net (fo=4, routed)           0.837     6.710    rate_generator_unit/counter_idle_reg[16]
    SLICE_X11Y149        LUT2 (Prop_lut2_I1_O)        0.124     6.834 f  rate_generator_unit/output_reg[7]_i_6/O
                         net (fo=1, routed)           1.034     7.869    rate_generator_unit/output_reg[7]_i_6_n_0
    SLICE_X11Y149        LUT6 (Prop_lut6_I0_O)        0.124     7.993 r  rate_generator_unit/output_reg[7]_i_3/O
                         net (fo=2, routed)           0.443     8.436    rate_generator_unit/output_reg[7]_i_3_n_0
    SLICE_X11Y148        LUT6 (Prop_lut6_I4_O)        0.124     8.560 r  rate_generator_unit/counter_idle[0]_i_7/O
                         net (fo=33, routed)          0.860     9.420    rate_generator_unit/counter_idle[0]_i_7_n_0
    SLICE_X9Y146         LUT3 (Prop_lut3_I0_O)        0.124     9.544 r  rate_generator_unit/counter_idle[0]_i_6/O
                         net (fo=1, routed)           0.000     9.544    rate_generator_unit/counter_idle[0]_i_6_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.076 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.076    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.190 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.190    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.304 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.304    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.418 r  rate_generator_unit/counter_idle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.418    rate_generator_unit/counter_idle_reg[12]_i_1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.532 r  rate_generator_unit/counter_idle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.532    rate_generator_unit/counter_idle_reg[16]_i_1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.646 r  rate_generator_unit/counter_idle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.646    rate_generator_unit/counter_idle_reg[20]_i_1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.760 r  rate_generator_unit/counter_idle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.760    rate_generator_unit/counter_idle_reg[24]_i_1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.983 r  rate_generator_unit/counter_idle_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.983    rate_generator_unit/counter_idle_reg[28]_i_1_n_7
    SLICE_X9Y153         FDRE                                         r  rate_generator_unit/counter_idle_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.685    15.107    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y153         FDRE                                         r  rate_generator_unit/counter_idle_reg[28]/C
                         clock pessimism              0.284    15.392    
                         clock uncertainty           -0.035    15.356    
    SLICE_X9Y153         FDRE (Setup_fdre_C_D)        0.062    15.418    rate_generator_unit/counter_idle_reg[28]
  -------------------------------------------------------------------
                         required time                         15.418    
                         arrival time                         -10.983    
  -------------------------------------------------------------------
                         slack                                  4.435    

Slack (MET) :             4.439ns  (required time - arrival time)
  Source:                 rate_generator_unit/counter_idle_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.563ns  (logic 2.388ns (42.930%)  route 3.175ns (57.070%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns = ( 15.108 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.815     5.418    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y150         FDRE                                         r  rate_generator_unit/counter_idle_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDRE (Prop_fdre_C_Q)         0.456     5.874 r  rate_generator_unit/counter_idle_reg[16]/Q
                         net (fo=4, routed)           0.837     6.710    rate_generator_unit/counter_idle_reg[16]
    SLICE_X11Y149        LUT2 (Prop_lut2_I1_O)        0.124     6.834 f  rate_generator_unit/output_reg[7]_i_6/O
                         net (fo=1, routed)           1.034     7.869    rate_generator_unit/output_reg[7]_i_6_n_0
    SLICE_X11Y149        LUT6 (Prop_lut6_I0_O)        0.124     7.993 r  rate_generator_unit/output_reg[7]_i_3/O
                         net (fo=2, routed)           0.443     8.436    rate_generator_unit/output_reg[7]_i_3_n_0
    SLICE_X11Y148        LUT6 (Prop_lut6_I4_O)        0.124     8.560 r  rate_generator_unit/counter_idle[0]_i_7/O
                         net (fo=33, routed)          0.860     9.420    rate_generator_unit/counter_idle[0]_i_7_n_0
    SLICE_X9Y146         LUT3 (Prop_lut3_I0_O)        0.124     9.544 r  rate_generator_unit/counter_idle[0]_i_6/O
                         net (fo=1, routed)           0.000     9.544    rate_generator_unit/counter_idle[0]_i_6_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.076 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.076    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.190 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.190    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.304 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.304    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.418 r  rate_generator_unit/counter_idle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.418    rate_generator_unit/counter_idle_reg[12]_i_1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.532 r  rate_generator_unit/counter_idle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.532    rate_generator_unit/counter_idle_reg[16]_i_1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.646 r  rate_generator_unit/counter_idle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.646    rate_generator_unit/counter_idle_reg[20]_i_1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.980 r  rate_generator_unit/counter_idle_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.980    rate_generator_unit/counter_idle_reg[24]_i_1_n_6
    SLICE_X9Y152         FDRE                                         r  rate_generator_unit/counter_idle_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.686    15.108    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y152         FDRE                                         r  rate_generator_unit/counter_idle_reg[25]/C
                         clock pessimism              0.284    15.393    
                         clock uncertainty           -0.035    15.357    
    SLICE_X9Y152         FDRE (Setup_fdre_C_D)        0.062    15.419    rate_generator_unit/counter_idle_reg[25]
  -------------------------------------------------------------------
                         required time                         15.419    
                         arrival time                         -10.980    
  -------------------------------------------------------------------
                         slack                                  4.439    

Slack (MET) :             4.460ns  (required time - arrival time)
  Source:                 rate_generator_unit/counter_idle_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.542ns  (logic 2.367ns (42.714%)  route 3.175ns (57.286%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns = ( 15.108 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.815     5.418    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y150         FDRE                                         r  rate_generator_unit/counter_idle_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDRE (Prop_fdre_C_Q)         0.456     5.874 r  rate_generator_unit/counter_idle_reg[16]/Q
                         net (fo=4, routed)           0.837     6.710    rate_generator_unit/counter_idle_reg[16]
    SLICE_X11Y149        LUT2 (Prop_lut2_I1_O)        0.124     6.834 f  rate_generator_unit/output_reg[7]_i_6/O
                         net (fo=1, routed)           1.034     7.869    rate_generator_unit/output_reg[7]_i_6_n_0
    SLICE_X11Y149        LUT6 (Prop_lut6_I0_O)        0.124     7.993 r  rate_generator_unit/output_reg[7]_i_3/O
                         net (fo=2, routed)           0.443     8.436    rate_generator_unit/output_reg[7]_i_3_n_0
    SLICE_X11Y148        LUT6 (Prop_lut6_I4_O)        0.124     8.560 r  rate_generator_unit/counter_idle[0]_i_7/O
                         net (fo=33, routed)          0.860     9.420    rate_generator_unit/counter_idle[0]_i_7_n_0
    SLICE_X9Y146         LUT3 (Prop_lut3_I0_O)        0.124     9.544 r  rate_generator_unit/counter_idle[0]_i_6/O
                         net (fo=1, routed)           0.000     9.544    rate_generator_unit/counter_idle[0]_i_6_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.076 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.076    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.190 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.190    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.304 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.304    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.418 r  rate_generator_unit/counter_idle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.418    rate_generator_unit/counter_idle_reg[12]_i_1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.532 r  rate_generator_unit/counter_idle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.532    rate_generator_unit/counter_idle_reg[16]_i_1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.646 r  rate_generator_unit/counter_idle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.646    rate_generator_unit/counter_idle_reg[20]_i_1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.959 r  rate_generator_unit/counter_idle_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.959    rate_generator_unit/counter_idle_reg[24]_i_1_n_4
    SLICE_X9Y152         FDRE                                         r  rate_generator_unit/counter_idle_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.686    15.108    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y152         FDRE                                         r  rate_generator_unit/counter_idle_reg[27]/C
                         clock pessimism              0.284    15.393    
                         clock uncertainty           -0.035    15.357    
    SLICE_X9Y152         FDRE (Setup_fdre_C_D)        0.062    15.419    rate_generator_unit/counter_idle_reg[27]
  -------------------------------------------------------------------
                         required time                         15.419    
                         arrival time                         -10.959    
  -------------------------------------------------------------------
                         slack                                  4.460    

Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 rate_generator_unit/counter_idle_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 2.046ns (39.196%)  route 3.174ns (60.803%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.815     5.418    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y150         FDRE                                         r  rate_generator_unit/counter_idle_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDRE (Prop_fdre_C_Q)         0.456     5.874 r  rate_generator_unit/counter_idle_reg[16]/Q
                         net (fo=4, routed)           0.837     6.710    rate_generator_unit/counter_idle_reg[16]
    SLICE_X11Y149        LUT2 (Prop_lut2_I1_O)        0.124     6.834 f  rate_generator_unit/output_reg[7]_i_6/O
                         net (fo=1, routed)           1.034     7.869    rate_generator_unit/output_reg[7]_i_6_n_0
    SLICE_X11Y149        LUT6 (Prop_lut6_I0_O)        0.124     7.993 r  rate_generator_unit/output_reg[7]_i_3/O
                         net (fo=2, routed)           0.443     8.436    rate_generator_unit/output_reg[7]_i_3_n_0
    SLICE_X11Y148        LUT6 (Prop_lut6_I4_O)        0.124     8.560 r  rate_generator_unit/counter_idle[0]_i_7/O
                         net (fo=33, routed)          0.860     9.420    rate_generator_unit/counter_idle[0]_i_7_n_0
    SLICE_X9Y146         LUT3 (Prop_lut3_I0_O)        0.124     9.544 r  rate_generator_unit/counter_idle[0]_i_6/O
                         net (fo=1, routed)           0.000     9.544    rate_generator_unit/counter_idle[0]_i_6_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.076 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.076    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.190 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.190    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.304 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.304    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.638 r  rate_generator_unit/counter_idle_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.638    rate_generator_unit/counter_idle_reg[12]_i_1_n_6
    SLICE_X9Y149         FDRE                                         r  rate_generator_unit/counter_idle_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.509    14.931    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y149         FDRE                                         r  rate_generator_unit/counter_idle_reg[13]/C
                         clock pessimism              0.188    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X9Y149         FDRE (Setup_fdre_C_D)        0.062    15.146    rate_generator_unit/counter_idle_reg[13]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -10.638    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.529ns  (required time - arrival time)
  Source:                 rate_generator_unit/counter_idle_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 2.025ns (38.951%)  route 3.174ns (61.049%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.815     5.418    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y150         FDRE                                         r  rate_generator_unit/counter_idle_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDRE (Prop_fdre_C_Q)         0.456     5.874 r  rate_generator_unit/counter_idle_reg[16]/Q
                         net (fo=4, routed)           0.837     6.710    rate_generator_unit/counter_idle_reg[16]
    SLICE_X11Y149        LUT2 (Prop_lut2_I1_O)        0.124     6.834 f  rate_generator_unit/output_reg[7]_i_6/O
                         net (fo=1, routed)           1.034     7.869    rate_generator_unit/output_reg[7]_i_6_n_0
    SLICE_X11Y149        LUT6 (Prop_lut6_I0_O)        0.124     7.993 r  rate_generator_unit/output_reg[7]_i_3/O
                         net (fo=2, routed)           0.443     8.436    rate_generator_unit/output_reg[7]_i_3_n_0
    SLICE_X11Y148        LUT6 (Prop_lut6_I4_O)        0.124     8.560 r  rate_generator_unit/counter_idle[0]_i_7/O
                         net (fo=33, routed)          0.860     9.420    rate_generator_unit/counter_idle[0]_i_7_n_0
    SLICE_X9Y146         LUT3 (Prop_lut3_I0_O)        0.124     9.544 r  rate_generator_unit/counter_idle[0]_i_6/O
                         net (fo=1, routed)           0.000     9.544    rate_generator_unit/counter_idle[0]_i_6_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.076 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.076    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.190 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.190    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.304 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.304    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.617 r  rate_generator_unit/counter_idle_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.617    rate_generator_unit/counter_idle_reg[12]_i_1_n_4
    SLICE_X9Y149         FDRE                                         r  rate_generator_unit/counter_idle_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.509    14.931    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y149         FDRE                                         r  rate_generator_unit/counter_idle_reg[15]/C
                         clock pessimism              0.188    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X9Y149         FDRE (Setup_fdre_C_D)        0.062    15.146    rate_generator_unit/counter_idle_reg[15]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -10.617    
  -------------------------------------------------------------------
                         slack                                  4.529    

Slack (MET) :             4.534ns  (required time - arrival time)
  Source:                 rate_generator_unit/counter_idle_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 2.293ns (41.938%)  route 3.175ns (58.062%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns = ( 15.108 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.815     5.418    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y150         FDRE                                         r  rate_generator_unit/counter_idle_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDRE (Prop_fdre_C_Q)         0.456     5.874 r  rate_generator_unit/counter_idle_reg[16]/Q
                         net (fo=4, routed)           0.837     6.710    rate_generator_unit/counter_idle_reg[16]
    SLICE_X11Y149        LUT2 (Prop_lut2_I1_O)        0.124     6.834 f  rate_generator_unit/output_reg[7]_i_6/O
                         net (fo=1, routed)           1.034     7.869    rate_generator_unit/output_reg[7]_i_6_n_0
    SLICE_X11Y149        LUT6 (Prop_lut6_I0_O)        0.124     7.993 r  rate_generator_unit/output_reg[7]_i_3/O
                         net (fo=2, routed)           0.443     8.436    rate_generator_unit/output_reg[7]_i_3_n_0
    SLICE_X11Y148        LUT6 (Prop_lut6_I4_O)        0.124     8.560 r  rate_generator_unit/counter_idle[0]_i_7/O
                         net (fo=33, routed)          0.860     9.420    rate_generator_unit/counter_idle[0]_i_7_n_0
    SLICE_X9Y146         LUT3 (Prop_lut3_I0_O)        0.124     9.544 r  rate_generator_unit/counter_idle[0]_i_6/O
                         net (fo=1, routed)           0.000     9.544    rate_generator_unit/counter_idle[0]_i_6_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.076 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.076    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.190 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.190    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.304 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.304    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.418 r  rate_generator_unit/counter_idle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.418    rate_generator_unit/counter_idle_reg[12]_i_1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.532 r  rate_generator_unit/counter_idle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.532    rate_generator_unit/counter_idle_reg[16]_i_1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.646 r  rate_generator_unit/counter_idle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.646    rate_generator_unit/counter_idle_reg[20]_i_1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.885 r  rate_generator_unit/counter_idle_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.885    rate_generator_unit/counter_idle_reg[24]_i_1_n_5
    SLICE_X9Y152         FDRE                                         r  rate_generator_unit/counter_idle_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.686    15.108    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y152         FDRE                                         r  rate_generator_unit/counter_idle_reg[26]/C
                         clock pessimism              0.284    15.393    
                         clock uncertainty           -0.035    15.357    
    SLICE_X9Y152         FDRE (Setup_fdre_C_D)        0.062    15.419    rate_generator_unit/counter_idle_reg[26]
  -------------------------------------------------------------------
                         required time                         15.419    
                         arrival time                         -10.885    
  -------------------------------------------------------------------
                         slack                                  4.534    

Slack (MET) :             4.550ns  (required time - arrival time)
  Source:                 rate_generator_unit/counter_idle_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.452ns  (logic 2.277ns (41.768%)  route 3.175ns (58.232%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns = ( 15.108 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.815     5.418    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y150         FDRE                                         r  rate_generator_unit/counter_idle_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDRE (Prop_fdre_C_Q)         0.456     5.874 r  rate_generator_unit/counter_idle_reg[16]/Q
                         net (fo=4, routed)           0.837     6.710    rate_generator_unit/counter_idle_reg[16]
    SLICE_X11Y149        LUT2 (Prop_lut2_I1_O)        0.124     6.834 f  rate_generator_unit/output_reg[7]_i_6/O
                         net (fo=1, routed)           1.034     7.869    rate_generator_unit/output_reg[7]_i_6_n_0
    SLICE_X11Y149        LUT6 (Prop_lut6_I0_O)        0.124     7.993 r  rate_generator_unit/output_reg[7]_i_3/O
                         net (fo=2, routed)           0.443     8.436    rate_generator_unit/output_reg[7]_i_3_n_0
    SLICE_X11Y148        LUT6 (Prop_lut6_I4_O)        0.124     8.560 r  rate_generator_unit/counter_idle[0]_i_7/O
                         net (fo=33, routed)          0.860     9.420    rate_generator_unit/counter_idle[0]_i_7_n_0
    SLICE_X9Y146         LUT3 (Prop_lut3_I0_O)        0.124     9.544 r  rate_generator_unit/counter_idle[0]_i_6/O
                         net (fo=1, routed)           0.000     9.544    rate_generator_unit/counter_idle[0]_i_6_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.076 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.076    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.190 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.190    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.304 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.304    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.418 r  rate_generator_unit/counter_idle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.418    rate_generator_unit/counter_idle_reg[12]_i_1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.532 r  rate_generator_unit/counter_idle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.532    rate_generator_unit/counter_idle_reg[16]_i_1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.646 r  rate_generator_unit/counter_idle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.646    rate_generator_unit/counter_idle_reg[20]_i_1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.869 r  rate_generator_unit/counter_idle_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.869    rate_generator_unit/counter_idle_reg[24]_i_1_n_7
    SLICE_X9Y152         FDRE                                         r  rate_generator_unit/counter_idle_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.686    15.108    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y152         FDRE                                         r  rate_generator_unit/counter_idle_reg[24]/C
                         clock pessimism              0.284    15.393    
                         clock uncertainty           -0.035    15.357    
    SLICE_X9Y152         FDRE (Setup_fdre_C_D)        0.062    15.419    rate_generator_unit/counter_idle_reg[24]
  -------------------------------------------------------------------
                         required time                         15.419    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  4.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 signal_generate_unit/counter_idle0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_idle0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.599     1.518    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X2Y148         FDRE                                         r  signal_generate_unit/counter_idle0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  signal_generate_unit/counter_idle0_reg[11]/Q
                         net (fo=2, routed)           0.127     1.809    signal_generate_unit/counter_idle0_reg_n_0_[11]
    SLICE_X2Y148         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.965 r  signal_generate_unit/counter_idle00_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.965    signal_generate_unit/counter_idle00_carry__1_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.005 r  signal_generate_unit/counter_idle00_carry__2/CO[3]
                         net (fo=1, routed)           0.001     2.006    signal_generate_unit/counter_idle00_carry__2_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.059 r  signal_generate_unit/counter_idle00_carry__3/O[0]
                         net (fo=1, routed)           0.000     2.059    signal_generate_unit/data0[17]
    SLICE_X2Y150         FDRE                                         r  signal_generate_unit/counter_idle0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.958     2.123    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X2Y150         FDRE                                         r  signal_generate_unit/counter_idle0_reg[17]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X2Y150         FDRE (Hold_fdre_C_D)         0.134     2.007    signal_generate_unit/counter_idle0_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 signal_generate_unit/counter_idle0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_idle0_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (76.997%)  route 0.127ns (23.003%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.599     1.518    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X2Y148         FDRE                                         r  signal_generate_unit/counter_idle0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  signal_generate_unit/counter_idle0_reg[11]/Q
                         net (fo=2, routed)           0.127     1.809    signal_generate_unit/counter_idle0_reg_n_0_[11]
    SLICE_X2Y148         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.965 r  signal_generate_unit/counter_idle00_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.965    signal_generate_unit/counter_idle00_carry__1_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.005 r  signal_generate_unit/counter_idle00_carry__2/CO[3]
                         net (fo=1, routed)           0.001     2.006    signal_generate_unit/counter_idle00_carry__2_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.072 r  signal_generate_unit/counter_idle00_carry__3/O[2]
                         net (fo=1, routed)           0.000     2.072    signal_generate_unit/data0[19]
    SLICE_X2Y150         FDRE                                         r  signal_generate_unit/counter_idle0_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.958     2.123    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X2Y150         FDRE                                         r  signal_generate_unit/counter_idle0_reg[19]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X2Y150         FDRE (Hold_fdre_C_D)         0.134     2.007    signal_generate_unit/counter_idle0_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 signal_generate_unit/counter_idle0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_idle0_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.915%)  route 0.127ns (22.085%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.599     1.518    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X2Y148         FDRE                                         r  signal_generate_unit/counter_idle0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  signal_generate_unit/counter_idle0_reg[11]/Q
                         net (fo=2, routed)           0.127     1.809    signal_generate_unit/counter_idle0_reg_n_0_[11]
    SLICE_X2Y148         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.965 r  signal_generate_unit/counter_idle00_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.965    signal_generate_unit/counter_idle00_carry__1_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.005 r  signal_generate_unit/counter_idle00_carry__2/CO[3]
                         net (fo=1, routed)           0.001     2.006    signal_generate_unit/counter_idle00_carry__2_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.095 r  signal_generate_unit/counter_idle00_carry__3/O[1]
                         net (fo=1, routed)           0.000     2.095    signal_generate_unit/data0[18]
    SLICE_X2Y150         FDRE                                         r  signal_generate_unit/counter_idle0_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.958     2.123    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X2Y150         FDRE                                         r  signal_generate_unit/counter_idle0_reg[18]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X2Y150         FDRE (Hold_fdre_C_D)         0.134     2.007    signal_generate_unit/counter_idle0_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 signal_generate_unit/counter_idle0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_idle0_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (77.991%)  route 0.127ns (22.009%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.599     1.518    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X2Y148         FDRE                                         r  signal_generate_unit/counter_idle0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  signal_generate_unit/counter_idle0_reg[11]/Q
                         net (fo=2, routed)           0.127     1.809    signal_generate_unit/counter_idle0_reg_n_0_[11]
    SLICE_X2Y148         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.965 r  signal_generate_unit/counter_idle00_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.965    signal_generate_unit/counter_idle00_carry__1_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.005 r  signal_generate_unit/counter_idle00_carry__2/CO[3]
                         net (fo=1, routed)           0.001     2.006    signal_generate_unit/counter_idle00_carry__2_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.097 r  signal_generate_unit/counter_idle00_carry__3/O[3]
                         net (fo=1, routed)           0.000     2.097    signal_generate_unit/data0[20]
    SLICE_X2Y150         FDRE                                         r  signal_generate_unit/counter_idle0_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.958     2.123    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X2Y150         FDRE                                         r  signal_generate_unit/counter_idle0_reg[20]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X2Y150         FDRE (Hold_fdre_C_D)         0.134     2.007    signal_generate_unit/counter_idle0_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 signal_generate_unit/counter_idle0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_idle0_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.067%)  route 0.127ns (21.933%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.599     1.518    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X2Y148         FDRE                                         r  signal_generate_unit/counter_idle0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  signal_generate_unit/counter_idle0_reg[11]/Q
                         net (fo=2, routed)           0.127     1.809    signal_generate_unit/counter_idle0_reg_n_0_[11]
    SLICE_X2Y148         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.965 r  signal_generate_unit/counter_idle00_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.965    signal_generate_unit/counter_idle00_carry__1_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.005 r  signal_generate_unit/counter_idle00_carry__2/CO[3]
                         net (fo=1, routed)           0.001     2.006    signal_generate_unit/counter_idle00_carry__2_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.046 r  signal_generate_unit/counter_idle00_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.046    signal_generate_unit/counter_idle00_carry__3_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.099 r  signal_generate_unit/counter_idle00_carry__4/O[0]
                         net (fo=1, routed)           0.000     2.099    signal_generate_unit/data0[21]
    SLICE_X2Y151         FDRE                                         r  signal_generate_unit/counter_idle0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.958     2.123    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X2Y151         FDRE                                         r  signal_generate_unit/counter_idle0_reg[21]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X2Y151         FDRE (Hold_fdre_C_D)         0.134     2.007    signal_generate_unit/counter_idle0_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 signal_generate_unit/counter_idle0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_idle0_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.466ns (78.548%)  route 0.127ns (21.452%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.599     1.518    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X2Y148         FDRE                                         r  signal_generate_unit/counter_idle0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  signal_generate_unit/counter_idle0_reg[11]/Q
                         net (fo=2, routed)           0.127     1.809    signal_generate_unit/counter_idle0_reg_n_0_[11]
    SLICE_X2Y148         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.965 r  signal_generate_unit/counter_idle00_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.965    signal_generate_unit/counter_idle00_carry__1_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.005 r  signal_generate_unit/counter_idle00_carry__2/CO[3]
                         net (fo=1, routed)           0.001     2.006    signal_generate_unit/counter_idle00_carry__2_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.046 r  signal_generate_unit/counter_idle00_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.046    signal_generate_unit/counter_idle00_carry__3_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.112 r  signal_generate_unit/counter_idle00_carry__4/O[2]
                         net (fo=1, routed)           0.000     2.112    signal_generate_unit/data0[23]
    SLICE_X2Y151         FDRE                                         r  signal_generate_unit/counter_idle0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.958     2.123    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X2Y151         FDRE                                         r  signal_generate_unit/counter_idle0_reg[23]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X2Y151         FDRE (Hold_fdre_C_D)         0.134     2.007    signal_generate_unit/counter_idle0_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rate_generator_unit/counter_idle_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.394ns (68.423%)  route 0.182ns (31.577%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.570     1.489    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y148         FDRE                                         r  rate_generator_unit/counter_idle_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y148         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  rate_generator_unit/counter_idle_reg[11]/Q
                         net (fo=4, routed)           0.181     1.812    rate_generator_unit/counter_idle_reg[11]
    SLICE_X9Y148         LUT4 (Prop_lut4_I1_O)        0.045     1.857 r  rate_generator_unit/counter_idle[8]_i_2/O
                         net (fo=1, routed)           0.000     1.857    rate_generator_unit/counter_idle[8]_i_2_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.972 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.972    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.011 r  rate_generator_unit/counter_idle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.011    rate_generator_unit/counter_idle_reg[12]_i_1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.065 r  rate_generator_unit/counter_idle_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.065    rate_generator_unit/counter_idle_reg[16]_i_1_n_7
    SLICE_X9Y150         FDRE                                         r  rate_generator_unit/counter_idle_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.927     2.092    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y150         FDRE                                         r  rate_generator_unit/counter_idle_reg[16]/C
                         clock pessimism             -0.250     1.842    
    SLICE_X9Y150         FDRE (Hold_fdre_C_D)         0.105     1.947    rate_generator_unit/counter_idle_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 signal_generate_unit/counter_idle0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_idle0_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.489ns (79.348%)  route 0.127ns (20.652%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.599     1.518    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X2Y148         FDRE                                         r  signal_generate_unit/counter_idle0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  signal_generate_unit/counter_idle0_reg[11]/Q
                         net (fo=2, routed)           0.127     1.809    signal_generate_unit/counter_idle0_reg_n_0_[11]
    SLICE_X2Y148         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.965 r  signal_generate_unit/counter_idle00_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.965    signal_generate_unit/counter_idle00_carry__1_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.005 r  signal_generate_unit/counter_idle00_carry__2/CO[3]
                         net (fo=1, routed)           0.001     2.006    signal_generate_unit/counter_idle00_carry__2_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.046 r  signal_generate_unit/counter_idle00_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.046    signal_generate_unit/counter_idle00_carry__3_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.135 r  signal_generate_unit/counter_idle00_carry__4/O[1]
                         net (fo=1, routed)           0.000     2.135    signal_generate_unit/data0[22]
    SLICE_X2Y151         FDRE                                         r  signal_generate_unit/counter_idle0_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.958     2.123    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X2Y151         FDRE                                         r  signal_generate_unit/counter_idle0_reg[22]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X2Y151         FDRE (Hold_fdre_C_D)         0.134     2.007    signal_generate_unit/counter_idle0_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 rate_generator_unit/counter_idle_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.405ns (69.015%)  route 0.182ns (30.985%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.570     1.489    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y148         FDRE                                         r  rate_generator_unit/counter_idle_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y148         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  rate_generator_unit/counter_idle_reg[11]/Q
                         net (fo=4, routed)           0.181     1.812    rate_generator_unit/counter_idle_reg[11]
    SLICE_X9Y148         LUT4 (Prop_lut4_I1_O)        0.045     1.857 r  rate_generator_unit/counter_idle[8]_i_2/O
                         net (fo=1, routed)           0.000     1.857    rate_generator_unit/counter_idle[8]_i_2_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.972 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.972    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.011 r  rate_generator_unit/counter_idle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.011    rate_generator_unit/counter_idle_reg[12]_i_1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.076 r  rate_generator_unit/counter_idle_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.076    rate_generator_unit/counter_idle_reg[16]_i_1_n_5
    SLICE_X9Y150         FDRE                                         r  rate_generator_unit/counter_idle_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.927     2.092    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y150         FDRE                                         r  rate_generator_unit/counter_idle_reg[18]/C
                         clock pessimism             -0.250     1.842    
    SLICE_X9Y150         FDRE (Hold_fdre_C_D)         0.105     1.947    rate_generator_unit/counter_idle_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 signal_generate_unit/counter_idle0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_idle0_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.491ns (79.415%)  route 0.127ns (20.585%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.599     1.518    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X2Y148         FDRE                                         r  signal_generate_unit/counter_idle0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  signal_generate_unit/counter_idle0_reg[11]/Q
                         net (fo=2, routed)           0.127     1.809    signal_generate_unit/counter_idle0_reg_n_0_[11]
    SLICE_X2Y148         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.965 r  signal_generate_unit/counter_idle00_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.965    signal_generate_unit/counter_idle00_carry__1_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.005 r  signal_generate_unit/counter_idle00_carry__2/CO[3]
                         net (fo=1, routed)           0.001     2.006    signal_generate_unit/counter_idle00_carry__2_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.046 r  signal_generate_unit/counter_idle00_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.046    signal_generate_unit/counter_idle00_carry__3_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.137 r  signal_generate_unit/counter_idle00_carry__4/O[3]
                         net (fo=1, routed)           0.000     2.137    signal_generate_unit/data0[24]
    SLICE_X2Y151         FDRE                                         r  signal_generate_unit/counter_idle0_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.958     2.123    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X2Y151         FDRE                                         r  signal_generate_unit/counter_idle0_reg[24]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X2Y151         FDRE (Hold_fdre_C_D)         0.134     2.007    signal_generate_unit/counter_idle0_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y152    Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y152    Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y150    Inst_UART_TX_CTRL/bitIndex_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y152    Inst_UART_TX_CTRL/bitIndex_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y152    Inst_UART_TX_CTRL/bitIndex_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y153    Inst_UART_TX_CTRL/bitIndex_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y153    Inst_UART_TX_CTRL/bitIndex_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y153    Inst_UART_TX_CTRL/bitIndex_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y153    Inst_UART_TX_CTRL/bitIndex_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y152    Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y152    Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y152    Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y152    Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y150    Inst_UART_TX_CTRL/bitIndex_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y150    Inst_UART_TX_CTRL/bitIndex_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y152    Inst_UART_TX_CTRL/bitIndex_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y152    Inst_UART_TX_CTRL/bitIndex_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y152    Inst_UART_TX_CTRL/bitIndex_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y152    Inst_UART_TX_CTRL/bitIndex_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y152    Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y152    Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y152    Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y152    Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y150    Inst_UART_TX_CTRL/bitIndex_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y150    Inst_UART_TX_CTRL/bitIndex_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y152    Inst_UART_TX_CTRL/bitIndex_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y152    Inst_UART_TX_CTRL/bitIndex_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y152    Inst_UART_TX_CTRL/bitIndex_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y152    Inst_UART_TX_CTRL/bitIndex_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_UART_TX_CTRL/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.468ns  (logic 4.037ns (62.417%)  route 2.431ns (37.583%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.894     5.497    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X3Y150         FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y150         FDSE (Prop_fdse_C_Q)         0.456     5.953 r  Inst_UART_TX_CTRL/txBit_reg/Q
                         net (fo=1, routed)           2.431     8.384    tx_OBUF
    A9                   OBUF (Prop_obuf_I_O)         3.581    11.965 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.965    tx
    A9                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_UART_TX_CTRL/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.066ns  (logic 1.423ns (68.842%)  route 0.644ns (31.158%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.681     1.601    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X3Y150         FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y150         FDSE (Prop_fdse_C_Q)         0.141     1.742 r  Inst_UART_TX_CTRL/txBit_reg/Q
                         net (fo=1, routed)           0.644     2.386    tx_OBUF
    A9                   OBUF (Prop_obuf_I_O)         1.282     3.667 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.667    tx
    A9                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           144 Endpoints
Min Delay           144 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.139ns  (logic 1.666ns (27.131%)  route 4.473ns (72.869%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_IBUF_inst/O
                         net (fo=49, routed)          2.231     3.773    rate_generator_unit/reset_IBUF
    SLICE_X3Y148         LUT2 (Prop_lut2_I0_O)        0.124     3.897 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          2.242     6.139    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X11Y153        FDRE                                         r  rate_generator_unit/counter_data_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.686     5.108    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X11Y153        FDRE                                         r  rate_generator_unit/counter_data_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.139ns  (logic 1.666ns (27.131%)  route 4.473ns (72.869%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_IBUF_inst/O
                         net (fo=49, routed)          2.231     3.773    rate_generator_unit/reset_IBUF
    SLICE_X3Y148         LUT2 (Prop_lut2_I0_O)        0.124     3.897 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          2.242     6.139    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X11Y153        FDRE                                         r  rate_generator_unit/counter_data_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.686     5.108    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X11Y153        FDRE                                         r  rate_generator_unit/counter_data_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.139ns  (logic 1.666ns (27.131%)  route 4.473ns (72.869%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_IBUF_inst/O
                         net (fo=49, routed)          2.231     3.773    rate_generator_unit/reset_IBUF
    SLICE_X3Y148         LUT2 (Prop_lut2_I0_O)        0.124     3.897 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          2.242     6.139    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X11Y153        FDRE                                         r  rate_generator_unit/counter_data_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.686     5.108    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X11Y153        FDRE                                         r  rate_generator_unit/counter_data_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.139ns  (logic 1.666ns (27.131%)  route 4.473ns (72.869%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_IBUF_inst/O
                         net (fo=49, routed)          2.231     3.773    rate_generator_unit/reset_IBUF
    SLICE_X3Y148         LUT2 (Prop_lut2_I0_O)        0.124     3.897 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          2.242     6.139    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X11Y153        FDRE                                         r  rate_generator_unit/counter_data_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.686     5.108    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X11Y153        FDRE                                         r  rate_generator_unit/counter_data_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.980ns  (logic 1.666ns (27.851%)  route 4.315ns (72.149%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_IBUF_inst/O
                         net (fo=49, routed)          2.231     3.773    rate_generator_unit/reset_IBUF
    SLICE_X3Y148         LUT2 (Prop_lut2_I0_O)        0.124     3.897 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          2.083     5.980    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X11Y150        FDRE                                         r  rate_generator_unit/counter_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.687     5.109    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X11Y150        FDRE                                         r  rate_generator_unit/counter_data_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.980ns  (logic 1.666ns (27.851%)  route 4.315ns (72.149%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_IBUF_inst/O
                         net (fo=49, routed)          2.231     3.773    rate_generator_unit/reset_IBUF
    SLICE_X3Y148         LUT2 (Prop_lut2_I0_O)        0.124     3.897 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          2.083     5.980    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X11Y150        FDRE                                         r  rate_generator_unit/counter_data_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.687     5.109    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X11Y150        FDRE                                         r  rate_generator_unit/counter_data_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.980ns  (logic 1.666ns (27.851%)  route 4.315ns (72.149%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_IBUF_inst/O
                         net (fo=49, routed)          2.231     3.773    rate_generator_unit/reset_IBUF
    SLICE_X3Y148         LUT2 (Prop_lut2_I0_O)        0.124     3.897 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          2.083     5.980    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X11Y150        FDRE                                         r  rate_generator_unit/counter_data_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.687     5.109    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X11Y150        FDRE                                         r  rate_generator_unit/counter_data_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.980ns  (logic 1.666ns (27.851%)  route 4.315ns (72.149%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_IBUF_inst/O
                         net (fo=49, routed)          2.231     3.773    rate_generator_unit/reset_IBUF
    SLICE_X3Y148         LUT2 (Prop_lut2_I0_O)        0.124     3.897 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          2.083     5.980    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X11Y150        FDRE                                         r  rate_generator_unit/counter_data_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.687     5.109    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X11Y150        FDRE                                         r  rate_generator_unit/counter_data_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.970ns  (logic 1.666ns (27.898%)  route 4.304ns (72.102%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_IBUF_inst/O
                         net (fo=49, routed)          2.231     3.773    rate_generator_unit/reset_IBUF
    SLICE_X3Y148         LUT2 (Prop_lut2_I0_O)        0.124     3.897 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          2.073     5.970    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X12Y153        FDRE                                         r  rate_generator_unit/counter_data_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.685     5.107    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X12Y153        FDRE                                         r  rate_generator_unit/counter_data_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.970ns  (logic 1.666ns (27.898%)  route 4.304ns (72.102%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_IBUF_inst/O
                         net (fo=49, routed)          2.231     3.773    rate_generator_unit/reset_IBUF
    SLICE_X3Y148         LUT2 (Prop_lut2_I0_O)        0.124     3.897 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          2.073     5.970    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X12Y153        FDRE                                         r  rate_generator_unit/counter_data_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.685     5.107    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X12Y153        FDRE                                         r  rate_generator_unit/counter_data_reg[28]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA[0]
                            (input port)
  Destination:            signal_generate_unit/edge_detect_0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.243ns (40.167%)  route 0.362ns (59.833%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  JA[0] (IN)
                         net (fo=0)                   0.000     0.000    JA[0]
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  JA_IBUF[0]_inst/O
                         net (fo=1, routed)           0.362     0.604    signal_generate_unit/JA_IBUF[0]
    SLICE_X3Y149         FDCE                                         r  signal_generate_unit/edge_detect_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.872     2.037    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X3Y149         FDCE                                         r  signal_generate_unit/edge_detect_0_reg[0]/C

Slack:                    inf
  Source:                 JA[1]
                            (input port)
  Destination:            signal_generate_unit/edge_detect_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.277ns (39.620%)  route 0.423ns (60.380%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 r  JA[1] (IN)
                         net (fo=0)                   0.000     0.000    JA[1]
    B11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  JA_IBUF[1]_inst/O
                         net (fo=1, routed)           0.423     0.700    signal_generate_unit/JA_IBUF[1]
    SLICE_X3Y148         FDCE                                         r  signal_generate_unit/edge_detect_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.872     2.037    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X3Y148         FDCE                                         r  signal_generate_unit/edge_detect_1_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/idle0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.141ns  (logic 0.354ns (31.006%)  route 0.787ns (68.994%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 r  reset_IBUF_inst/O
                         net (fo=49, routed)          0.787     1.096    signal_generate_unit/reset_IBUF
    SLICE_X1Y149         LUT4 (Prop_lut4_I3_O)        0.045     1.141 r  signal_generate_unit/idle0_i_1/O
                         net (fo=1, routed)           0.000     1.141    signal_generate_unit/idle0_i_1_n_0
    SLICE_X1Y149         FDRE                                         r  signal_generate_unit/idle0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.872     2.037    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X1Y149         FDRE                                         r  signal_generate_unit/idle0_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_reg[23]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.275ns  (logic 0.309ns (24.212%)  route 0.967ns (75.788%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=49, routed)          0.967     1.275    signal_generate_unit/reset_IBUF
    SLICE_X6Y148         FDCE                                         f  signal_generate_unit/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.868     2.034    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X6Y148         FDCE                                         r  signal_generate_unit/counter_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_reg[24]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.275ns  (logic 0.309ns (24.212%)  route 0.967ns (75.788%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=49, routed)          0.967     1.275    signal_generate_unit/reset_IBUF
    SLICE_X6Y148         FDCE                                         f  signal_generate_unit/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.868     2.034    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X6Y148         FDCE                                         r  signal_generate_unit/counter_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_out_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.279ns  (logic 0.309ns (24.145%)  route 0.970ns (75.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=49, routed)          0.970     1.279    signal_generate_unit/reset_IBUF
    SLICE_X7Y149         FDCE                                         f  signal_generate_unit/counter_out_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.868     2.034    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X7Y149         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_out_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.279ns  (logic 0.309ns (24.145%)  route 0.970ns (75.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=49, routed)          0.970     1.279    signal_generate_unit/reset_IBUF
    SLICE_X7Y149         FDCE                                         f  signal_generate_unit/counter_out_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.868     2.034    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X7Y149         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_out_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.279ns  (logic 0.309ns (24.145%)  route 0.970ns (75.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=49, routed)          0.970     1.279    signal_generate_unit/reset_IBUF
    SLICE_X7Y149         FDCE                                         f  signal_generate_unit/counter_out_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.868     2.034    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X7Y149         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_out_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.279ns  (logic 0.309ns (24.145%)  route 0.970ns (75.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=49, routed)          0.970     1.279    signal_generate_unit/reset_IBUF
    SLICE_X7Y149         FDCE                                         f  signal_generate_unit/counter_out_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.868     2.034    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X7Y149         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_out_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.279ns  (logic 0.309ns (24.145%)  route 0.970ns (75.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=49, routed)          0.970     1.279    signal_generate_unit/reset_IBUF
    SLICE_X6Y149         FDCE                                         f  signal_generate_unit/counter_out_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.868     2.034    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X6Y149         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[4]/C





