// Seed: 1986614317
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output logic id_1,
    input id_2,
    input id_3
);
  reg id_4;
  always @(posedge (1)) begin
    id_0 = 1'b0;
    if (1) id_4 = id_4;
    else begin
      while (id_3) id_0 <= id_3;
    end
    id_0 <= id_4;
  end
  type_0 id_5 (
      .id_0(1),
      .id_1(id_1),
      .id_2(1),
      .id_3(id_6),
      .id_4(),
      .id_5(id_3)
  );
  genvar id_7;
endmodule
