{
  "Top": "NFR",
  "RtlTop": "NFR",
  "PcoreTop": "nfr_top",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "kintexu",
    "Device": "xcku115",
    "Package": "-flva1517",
    "Speed": "-2-e"
  },
  "HlsSolution": {"Config": ["config_rtl -encoding=onehot"]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "PcoreClockName": "aclk",
    "ClockPeriod": "5",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "0.625"
  },
  "Xdc": {
    "OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"],
    "PcoreOocClocks": ["create_clock -name aclk -period 5.000 [get_ports aclk]"]
  },
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "NFR",
    "Version": "1.0",
    "DisplayName": "Nfr",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/..\/..\/HMPI\/HLS_lib\/NFR.cpp"],
    "Vhdl": ["impl\/vhdl\/NFR.vhd"],
    "Verilog": ["impl\/verilog\/NFR.v"],
    "PcoreVerilog": [
      "impl\/verilog.pcore\/NFR.v",
      "impl\/verilog.pcore\/NFR_ap_rst_if.v",
      "impl\/verilog.pcore\/NFR_stream_in_V_if.v",
      "impl\/verilog.pcore\/NFR_stream_out_V_if.v",
      "impl\/verilog.pcore\/nfr_top.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "stream_in_V": {
      "type": "ap_fifo",
      "fifo_width": "81",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "struct",
          "Width": "81",
          "Fields": {
            "data": {
              "Type": "integer signed",
              "Width": "64"
            },
            "dest": {
              "Type": "integer unsigned",
              "Width": "8"
            },
            "keep": {
              "Type": "integer unsigned",
              "Width": "8"
            },
            "last": {
              "Type": "integer unsigned",
              "Width": "1"
            }
          }
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "stream_out_V": {
      "type": "ap_fifo",
      "fifo_width": "129",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "struct",
          "Width": "129",
          "Fields": {
            "data": {
              "Type": "integer unsigned",
              "Width": "64"
            },
            "dest": {
              "Type": "integer unsigned",
              "Width": "8"
            },
            "last": {
              "Type": "integer unsigned",
              "Width": "1"
            },
            "keep": {
              "Type": "integer unsigned",
              "Width": "8"
            },
            "id": {
              "Type": "integer unsigned",
              "Width": "8"
            },
            "user": {
              "Type": "integer unsigned",
              "Width": "40"
            }
          }
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    }
  },
  "PcoreInterfaces": {
    "aclk": {
      "type": "clock",
      "buses": "stream_in_V stream_out_V",
      "is_pcore_adaptor": "1"
    },
    "aresetn": {
      "type": "reset",
      "is_pcore_adaptor": "1"
    },
    "stream_in_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "stream_in_V",
      "has_tready": "1",
      "ctype": {"TDATA": {
          "Type": "integer signed",
          "Width": "64"
        }},
      "is_pcore_adaptor": "1",
      "port_width": {
        "TDATA": "64",
        "TDEST": "8",
        "TKEEP": "8",
        "TLAST": "1"
      }
    },
    "stream_out_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "stream_out_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "40"
        }
      },
      "is_pcore_adaptor": "1",
      "port_width": {
        "TDATA": "64",
        "TDEST": "8",
        "TID": "8",
        "TKEEP": "8",
        "TLAST": "1",
        "TUSER": "40"
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "stream_in_V_dout": {
      "dir": "in",
      "width": "81"
    },
    "stream_in_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "stream_in_V_read": {
      "dir": "out",
      "width": "1"
    },
    "stream_out_V_din": {
      "dir": "out",
      "width": "129"
    },
    "stream_out_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "stream_out_V_write": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "stream_in_V": {
      "interfaceRef": "stream_in_V",
      "dir": "in"
    },
    "stream_out_V": {
      "interfaceRef": "stream_out_V",
      "dir": "out",
      "firstOutLatency": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "NFR"},
    "Metrics": {"NFR": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "8.54"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "inf",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "FF": "280",
          "LUT": "864",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      }}
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2018-06-22 10:49:11 EDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.1"
  }
}
