---
title: "ã€Semiconductorã€‘Visualizing MOSFET L/W Scaling and Short-Channel Effects with SPICE"
emoji: "ğŸ“"
type: "tech"
topics: ["Semiconductor", "MOSFET", "Scaling", "Short-Channel Effects", "BSIM4"]
published: true
---

## ğŸš€ Introduction

MOSFETs are often described as devices where

> **â€œsmaller means faster.â€**

However, in real silicon, shrinking a device also reveals another face:

- âš ï¸ Reduced controllability  
- âš ï¸ Increased leakage current  
- âš ï¸ Enhanced parameter variability  

In this article, using **BSIM4 models and SPICE simulations**, we perform  
**L/W dimensional scaling analysis** to understand:

- Why device characteristics change when dimensions shrink
- Where textbook intuition breaks down in real devices

All observations are based on **actual simulation results**.

---

## ğŸ“ What Is Dimensional Scaling?

MOSFET dimensional scaling examines the impact of changing:

- Channel length: $L$
- Device width: $W$

For an ideal long-channel MOSFET, one might expect:

- $I_d \propto W$
- $I_d \propto 1/L$

However, **real devices deviate significantly from this ideal behavior**.

The root cause of this deviation is known as  
ğŸ‘‰ **Short-Channel Effects (SCE)**.

---

## ğŸ§° Analysis Environment (SemiDevKit)

This article uses the following DIM analysis module:

- **BSIM4_ANALYZER_DIM**  
  https://samizo-aitl.github.io/SemiDevKit/bsim/bsim4_analyzer_dim/

### Key Features
- Python + ngspice
- BSIM4 (130 nm educational model)
- Fully automated flow:
  - L/W-dependent model generation
  - Netlist creation
  - SPICE execution
  - CSV / PNG output

ğŸ‘‰ Enables **hands-free comparison of dimensional dependence**.

---

## ğŸ”¬ Channel Length ($L$) Scaling

### How to Run

```bash
cd bsim/bsim4_analyzer_dim/run
python run_vg_dim.py
python run_vd_dim.py
```

This analysis varies the channel length $L$ step by step and compares:

- Vgâ€“Id (transfer characteristics)
- Vdâ€“Id (output characteristics)

---

### âš ï¸ What Happens When $L$ Becomes Shorter?

From the simulation results, we observe:

- ğŸ“‰ Threshold voltage roll-off
- ğŸ“‰ Reduced output resistance
- âš¡ DIBL (Drain-Induced Barrier Lowering)
- âš ï¸ Degraded current saturation

These phenomena collectively define  
ğŸ‘‰ **Short-Channel Effects (SCE)**.

---

### â–  Vgâ€“Id (L Sweep, NMOS)

<img src="https://samizo-aitl.github.io/SemiDevKit/assets/bsim4_analyzer_dim/nmos_vgid.png" width="80%">

ğŸ‘‰ Shorter $L$ lowers $V_{th}$ and increases leakage  
ğŸ‘‰ $g_m$ enhancement and loss of gate control occur simultaneously

---

### â–  Vdâ€“Id (L Sweep, NMOS)

<img src="https://samizo-aitl.github.io/SemiDevKit/assets/bsim4_analyzer_dim/nmos_vdid.png" width="80%">

ğŸ‘‰ Weaker saturation and stronger $V_d$ dependence  
ğŸ‘‰ A classic signature of DIBL

---

## ğŸ“ Device Width ($W$) Scaling

### How to Run

```bash
cd bsim/bsim4_analyzer_dim/run
python run_vg_dim.py
python run_vd_dim.py
```

(Only the fixed-width condition is changed.)

---

### ğŸ¤” Intuition vs. Reality in $W$ Scaling

Intuitively, one might expect:

- Increasing $W$ â†’ proportional increase in current

In practice, however, the following effects become significant:

- Parasitic resistance ($R_{dsw}$)
- Parasitic capacitance ($C_{gg}$)
- Narrow-width effects

ğŸ‘‰ **Increasing width does not solve everything**  
ğŸ‘‰ This is a critical consideration in standard-cell design

---

## ğŸ§  The Role of BSIM4

BSIM4 explicitly includes:

- Threshold voltage roll-off
- DIBL
- Mobility degradation
- Narrow-width effects

as **dimension-dependent parameters**.

As a result, SPICE simulations alone can reveal:

> **â€œWhat breaks when the device is scaled.â€**

This makes BSIM4 an effective bridge between device physics and circuit design.

---

## ğŸ”— Relationship with TCAD

In TCAD simulations, short-channel scaling shows:

- Distorted electrostatic potential
- Drain electric field penetrating into the channel

BSIM4 DIM analysis:
- Compresses these spatial effects
- Into observable **Iâ€“V characteristics**

ğŸ‘‰ BSIM4 acts as a **bridge between TCAD and circuit-level design**.

---

## ğŸ’¡ The True Value of DIM Analysis

DIM analysis is particularly valuable for:

- SRAM Î²-ratio design
- Standard-cell drive-strength tuning
- Performance vs. leakage trade-off studies

ğŸ‘‰ It reveals **how far scaling can be pushed before functionality degrades**.

---

## ğŸ“ Summary

- ğŸ“ L/W scaling strongly alters MOSFET characteristics  
- âš ï¸ Shorter $L$ introduces short-channel effects  
- ğŸ“ Increasing $W$ is not a simple linear solution  
- ğŸ§  BSIM4 + SPICE enable realistic device behavior analysis  

To understand MOSFETs as **real devices rather than equations**,  
DIM analysis is an indispensable tool.

---

## Next Article ğŸ‘‰

**08: What Is NBTI? â€” How MOSFETs Degrade Over Time**
