--
--	Conversion of ble_test.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Sat May 25 15:59:10 2024
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL Net_3 : bit;
SIGNAL Net_2 : bit;
SIGNAL Net_1 : bit;
SIGNAL \BLE:Net_1\ : bit;
SIGNAL \UART_DEBUG:Net_847\ : bit;
SIGNAL \UART_DEBUG:clock_wire\ : bit;
SIGNAL \UART_DEBUG:Net_22\ : bit;
SIGNAL \UART_DEBUG:Net_23\ : bit;
SIGNAL one : bit;
SIGNAL \UART_DEBUG:tx_wire\ : bit;
SIGNAL \UART_DEBUG:tmpFB_0__tx_net_0\ : bit;
SIGNAL \UART_DEBUG:tmpIO_0__tx_net_0\ : bit;
TERMINAL \UART_DEBUG:tmpSIOVREF__tx_net_0\ : bit;
SIGNAL zero : bit;
SIGNAL \UART_DEBUG:Net_1172\ : bit;
SIGNAL \UART_DEBUG:tmpIO_0__rx_net_0\ : bit;
TERMINAL \UART_DEBUG:tmpSIOVREF__rx_net_0\ : bit;
SIGNAL \UART_DEBUG:rx_wire\ : bit;
SIGNAL \UART_DEBUG:cts_wire\ : bit;
SIGNAL \UART_DEBUG:intr_wire\ : bit;
SIGNAL \UART_DEBUG:rts_wire\ : bit;
SIGNAL \UART_DEBUG:tx_en_wire\ : bit;
SIGNAL \UART_DEBUG:Net_145\ : bit;
SIGNAL \UART_DEBUG:Net_146\ : bit;
SIGNAL \UART_DEBUG:Net_154\ : bit;
SIGNAL \UART_DEBUG:Net_155_3\ : bit;
SIGNAL \UART_DEBUG:Net_155_2\ : bit;
SIGNAL \UART_DEBUG:Net_155_1\ : bit;
SIGNAL \UART_DEBUG:Net_155_0\ : bit;
SIGNAL \UART_DEBUG:Net_156\ : bit;
SIGNAL \UART_DEBUG:Net_157\ : bit;
SIGNAL Net_10 : bit;
SIGNAL Net_9 : bit;
SIGNAL \UART_DEBUG:Net_161\ : bit;
SIGNAL Net_7 : bit;
SIGNAL Net_6 : bit;
SIGNAL Net_12 : bit;
SIGNAL Net_13 : bit;
SIGNAL Net_5 : bit;
SIGNAL Net_23 : bit;
SIGNAL \TX_COUNTER:capture\ : bit;
SIGNAL \TX_COUNTER:count\ : bit;
SIGNAL \TX_COUNTER:reload\ : bit;
SIGNAL \TX_COUNTER:stop\ : bit;
SIGNAL \TX_COUNTER:start\ : bit;
SIGNAL Net_35 : bit;
SIGNAL Net_36 : bit;
SIGNAL Net_34 : bit;
SIGNAL \TX_COUNTER:Net_1\ : bit;
SIGNAL \TX_COUNTER:Net_2\ : bit;
SIGNAL Net_33 : bit;
BEGIN

one <=  ('1') ;

zero <=  ('0') ;

\BLE:cy_mxs40_ble\:cy_mxs40_ble_v1_0
	GENERIC MAP(cy_registers=>"",
		low_power=>'1')
	PORT MAP(ext_pa_lna_chip_en_out=>Net_3,
		ext_lna_rx_ctl_out=>Net_2,
		ext_pa_tx_ctl_out=>Net_1,
		interrupt=>\BLE:Net_1\);
\BLE:bless_isr\:cy_mxs40_isr_v1_0
	GENERIC MAP(cy_registers=>"",
		deepsleep_required=>'1',
		int_type=>"10")
	PORT MAP(int_signal=>\BLE:Net_1\);
\UART_DEBUG:SCBCLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"7044b1b0-1b4a-405b-85b7-9a2a1615224d/b68e5b9d-7828-482d-a282-930f990e3b3e",
		source_clock_id=>"",
		divisor=>0,
		period=>"723379629.62963",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\UART_DEBUG:Net_847\,
		dig_domain_out=>open);
\UART_DEBUG:tx\:cy_mxs40_gpio_v1_0
	GENERIC MAP(cy_registers=>"",
		width=>1,
		sio_grp_cnt=>0,
		id=>"7044b1b0-1b4a-405b-85b7-9a2a1615224d/65f3af6c-759b-4ccb-8c66-5c95ba1f5f4f",
		drive_mode=>"6",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		intr_mode=>"0",
		io_voltage=>"",
		output_conn=>"1",
		oe_conn=>"0",
		output_sync=>"0",
		oe_sync=>"0",
		drive_strength=>"0",
		max_frequency=>"100",
		output_current_cap=>"8",
		i2c_mode=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		slew_rate=>"0",
		vtrip=>"0",
		use_annotation=>"0",
		hotswap_needed=>"0")
	PORT MAP(oe=>(one),
		y=>\UART_DEBUG:tx_wire\,
		fb=>(\UART_DEBUG:tmpFB_0__tx_net_0\),
		analog=>(open),
		io=>(\UART_DEBUG:tmpIO_0__tx_net_0\),
		annotation=>(open),
		siovref=>(\UART_DEBUG:tmpSIOVREF__tx_net_0\));
\UART_DEBUG:rx\:cy_mxs40_gpio_v1_0
	GENERIC MAP(cy_registers=>"",
		width=>1,
		sio_grp_cnt=>0,
		id=>"7044b1b0-1b4a-405b-85b7-9a2a1615224d/b7e8018e-1ef7-49c0-b5a5-61641a03e31c",
		drive_mode=>"0",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		intr_mode=>"0",
		io_voltage=>"",
		output_conn=>"0",
		oe_conn=>"0",
		output_sync=>"0",
		oe_sync=>"0",
		drive_strength=>"0",
		max_frequency=>"100",
		output_current_cap=>"8",
		i2c_mode=>"0",
		pin_aliases=>"",
		pin_mode=>"I",
		slew_rate=>"0",
		vtrip=>"0",
		use_annotation=>"0",
		hotswap_needed=>"0")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>\UART_DEBUG:Net_1172\,
		analog=>(open),
		io=>(\UART_DEBUG:tmpIO_0__rx_net_0\),
		annotation=>(open),
		siovref=>(\UART_DEBUG:tmpSIOVREF__rx_net_0\));
\UART_DEBUG:SCB_IRQ\:cy_mxs40_isr_v1_0
	GENERIC MAP(cy_registers=>"",
		deepsleep_required=>'0',
		int_type=>"10")
	PORT MAP(int_signal=>\UART_DEBUG:intr_wire\);
\UART_DEBUG:SCB\:cy_mxs40_scb_v1_10
	GENERIC MAP(cy_registers=>"",
		requires_io_preconfigure=>'0',
		mode=>2,
		master=>'0')
	PORT MAP(clock=>\UART_DEBUG:Net_847\,
		uart_rx=>\UART_DEBUG:Net_1172\,
		uart_tx=>\UART_DEBUG:tx_wire\,
		uart_rts=>\UART_DEBUG:rts_wire\,
		uart_cts=>zero,
		uart_tx_en=>\UART_DEBUG:tx_en_wire\,
		i2c_scl=>\UART_DEBUG:Net_145\,
		i2c_sda=>\UART_DEBUG:Net_146\,
		spi_clk_m=>\UART_DEBUG:Net_154\,
		spi_clk_s=>zero,
		spi_select_m=>(\UART_DEBUG:Net_155_3\, \UART_DEBUG:Net_155_2\, \UART_DEBUG:Net_155_1\, \UART_DEBUG:Net_155_0\),
		spi_select_s=>zero,
		spi_mosi_m=>\UART_DEBUG:Net_156\,
		spi_miso_m=>zero,
		spi_mosi_s=>zero,
		spi_miso_s=>\UART_DEBUG:Net_157\,
		interrupt=>\UART_DEBUG:intr_wire\,
		tr_tx_req=>Net_10,
		tr_rx_req=>Net_9,
		tr_i2c_scl_filtered=>\UART_DEBUG:Net_161\);
\TX_COUNTER:TCPWM\:cy_mxs40_tcpwm_v1_0
	GENERIC MAP(cy_registers=>"",
		width=>16,
		exact_width=>'0')
	PORT MAP(clock=>Net_23,
		capture=>zero,
		count=>one,
		reload=>zero,
		stop=>zero,
		start=>zero,
		tr_underflow=>Net_35,
		tr_compare_match=>Net_36,
		tr_overflow=>Net_34,
		line_compl=>\TX_COUNTER:Net_1\,
		line=>\TX_COUNTER:Net_2\,
		interrupt=>Net_33);
CLK0:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"5c5df7a1-e16d-474a-a6f8-30e83a927114",
		source_clock_id=>"2FB4EC85-8328-4C5A-9ED9-8B63060178EB",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>Net_23,
		dig_domain_out=>open);
INT_TX:cy_mxs40_isr_v1_0
	GENERIC MAP(cy_registers=>"",
		deepsleep_required=>'0',
		int_type=>"10")
	PORT MAP(int_signal=>Net_33);

END R_T_L;
