-- generated by newgenasym Mon Jul 26 17:56:37 2004

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity sn74cb3t3253 is
    port (    
	\ea*\:     IN     STD_LOGIC;    
	\eb*\:     IN     STD_LOGIC;    
	IA:        INOUT  STD_LOGIC_VECTOR (3 DOWNTO 0);    
	IB:        INOUT  STD_LOGIC_VECTOR (3 DOWNTO 0);    
	S:         IN     STD_LOGIC_VECTOR (1 DOWNTO 0);    
	YA:        INOUT  STD_LOGIC;    
	YB:        INOUT  STD_LOGIC);
end sn74cb3t3253;
