INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/justi/lab9/lab9.srcs/sources_1/new/carry_lookahead_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_lookahead_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/justi/lab9/lab9.srcs/sources_1/new/carry_lookahead_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_lookahead_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/justi/lab9/lab9.srcs/sources_1/new/generate_propogate_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generate_propogate_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/justi/lab9/lab9.srcs/sources_1/new/summation_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module summation_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/justi/Downloads/248NeededFiles/248NeededFiles/cla_4bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4bit_tb
