TimeQuest Timing Analyzer report for system
Fri Jan 20 19:51:05 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk_in'
 12. Slow Model Setup: 'FP_EXAMINE'
 13. Slow Model Setup: 'FP_ADDR_LOAD'
 14. Slow Model Setup: 'FP_DEPOSIT'
 15. Slow Model Hold: 'clk_in'
 16. Slow Model Hold: 'FP_DEPOSIT'
 17. Slow Model Hold: 'FP_EXAMINE'
 18. Slow Model Hold: 'FP_ADDR_LOAD'
 19. Slow Model Recovery: 'clk_in'
 20. Slow Model Removal: 'clk_in'
 21. Slow Model Minimum Pulse Width: 'clk_in'
 22. Slow Model Minimum Pulse Width: 'FP_ADDR_LOAD'
 23. Slow Model Minimum Pulse Width: 'FP_DEPOSIT'
 24. Slow Model Minimum Pulse Width: 'FP_EXAMINE'
 25. Setup Times
 26. Hold Times
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Fast Model Setup Summary
 30. Fast Model Hold Summary
 31. Fast Model Recovery Summary
 32. Fast Model Removal Summary
 33. Fast Model Minimum Pulse Width Summary
 34. Fast Model Setup: 'clk_in'
 35. Fast Model Setup: 'FP_EXAMINE'
 36. Fast Model Setup: 'FP_ADDR_LOAD'
 37. Fast Model Setup: 'FP_DEPOSIT'
 38. Fast Model Hold: 'clk_in'
 39. Fast Model Hold: 'FP_DEPOSIT'
 40. Fast Model Hold: 'FP_ADDR_LOAD'
 41. Fast Model Hold: 'FP_EXAMINE'
 42. Fast Model Recovery: 'clk_in'
 43. Fast Model Removal: 'clk_in'
 44. Fast Model Minimum Pulse Width: 'clk_in'
 45. Fast Model Minimum Pulse Width: 'FP_ADDR_LOAD'
 46. Fast Model Minimum Pulse Width: 'FP_DEPOSIT'
 47. Fast Model Minimum Pulse Width: 'FP_EXAMINE'
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Multicorner Timing Analysis Summary
 53. Setup Times
 54. Hold Times
 55. Clock to Output Times
 56. Minimum Clock to Output Times
 57. Setup Transfers
 58. Hold Transfers
 59. Recovery Transfers
 60. Removal Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths
 64. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; system                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5AT144A7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                     ;
+--------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; Clock Name   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets          ;
+--------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; clk_in       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_in }       ;
; FP_ADDR_LOAD ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FP_ADDR_LOAD } ;
; FP_DEPOSIT   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FP_DEPOSIT }   ;
; FP_EXAMINE   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FP_EXAMINE }   ;
+--------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+


+----------------------------------------------------+
; Slow Model Fmax Summary                            ;
+------------+-----------------+--------------+------+
; Fmax       ; Restricted Fmax ; Clock Name   ; Note ;
+------------+-----------------+--------------+------+
; 46.29 MHz  ; 46.29 MHz       ; clk_in       ;      ;
; 181.09 MHz ; 181.09 MHz      ; FP_EXAMINE   ;      ;
; 183.92 MHz ; 183.92 MHz      ; FP_DEPOSIT   ;      ;
; 197.32 MHz ; 197.32 MHz      ; FP_ADDR_LOAD ;      ;
+------------+-----------------+--------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------+
; Slow Model Setup Summary               ;
+--------------+---------+---------------+
; Clock        ; Slack   ; End Point TNS ;
+--------------+---------+---------------+
; clk_in       ; -20.604 ; -1160.578     ;
; FP_EXAMINE   ; -8.262  ; -8.262        ;
; FP_ADDR_LOAD ; -7.987  ; -7.987        ;
; FP_DEPOSIT   ; -7.665  ; -7.665        ;
+--------------+---------+---------------+


+---------------------------------------+
; Slow Model Hold Summary               ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; clk_in       ; -0.748 ; -2.117        ;
; FP_DEPOSIT   ; 0.973  ; 0.000         ;
; FP_EXAMINE   ; 1.003  ; 0.000         ;
; FP_ADDR_LOAD ; 1.006  ; 0.000         ;
+--------------+--------+---------------+


+----------------------------------+
; Slow Model Recovery Summary      ;
+--------+---------+---------------+
; Clock  ; Slack   ; End Point TNS ;
+--------+---------+---------------+
; clk_in ; -17.729 ; -26.991       ;
+--------+---------+---------------+


+---------------------------------+
; Slow Model Removal Summary      ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; clk_in ; -1.102 ; -2.040        ;
+--------+--------+---------------+


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+--------------+--------+----------------+
; Clock        ; Slack  ; End Point TNS  ;
+--------------+--------+----------------+
; clk_in       ; -2.064 ; -694.973       ;
; FP_ADDR_LOAD ; -1.631 ; -1.631         ;
; FP_DEPOSIT   ; -1.631 ; -1.631         ;
; FP_EXAMINE   ; -1.631 ; -1.631         ;
+--------------+--------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_in'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -20.604 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -1.340     ; 19.080     ;
; -20.431 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -1.342     ; 18.905     ;
; -20.398 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -1.008     ; 18.590     ;
; -20.270 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -1.345     ; 18.741     ;
; -20.225 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -1.010     ; 18.415     ;
; -20.064 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -1.013     ; 18.251     ;
; -20.049 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -1.413     ; 18.589     ;
; -19.908 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -1.343     ; 18.349     ;
; -19.876 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -1.415     ; 18.414     ;
; -19.846 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.242     ; 19.420     ;
; -19.760 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                      ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.332     ; 19.244     ;
; -19.735 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -1.345     ; 18.174     ;
; -19.730 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.201     ; 19.345     ;
; -19.715 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -1.418     ; 18.250     ;
; -19.640 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; 0.090      ; 18.930     ;
; -19.639 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.976     ; 17.630     ;
; -19.617 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.236     ; 19.197     ;
; -19.613 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.174     ; 19.255     ;
; -19.582 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.358     ; 19.040     ;
; -19.582 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.003      ; 19.401     ;
; -19.574 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -1.348     ; 18.010     ;
; -19.562 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.004      ; 19.382     ;
; -19.554 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                      ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; 0.000      ; 18.754     ;
; -19.550 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -1.262     ; 18.449     ;
; -19.550 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.199     ; 19.167     ;
; -19.536 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.148      ; 19.500     ;
; -19.524 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; 0.131      ; 18.855     ;
; -19.466 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.978     ; 17.455     ;
; -19.462 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.324      ; 19.602     ;
; -19.450 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -1.254     ; 17.935     ;
; -19.431 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1                                                                      ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.355     ; 18.892     ;
; -19.416 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -1.417     ; 17.925     ;
; -19.415 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.334     ; 18.897     ;
; -19.411 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; 0.096      ; 18.707     ;
; -19.407 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; 0.158      ; 18.765     ;
; -19.377 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -1.264     ; 18.274     ;
; -19.376 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.026     ; 18.550     ;
; -19.376 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; 0.335      ; 18.911     ;
; -19.356 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; 0.336      ; 18.892     ;
; -19.347 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -1.340     ; 17.740     ;
; -19.344 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; 0.133      ; 18.677     ;
; -19.330 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; 0.480      ; 19.010     ;
; -19.308 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -1.340     ; 17.251     ;
; -19.305 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.981     ; 17.291     ;
; -19.291 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.315     ; 18.929     ;
; -19.277 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -1.256     ; 17.760     ;
; -19.256 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; 0.656      ; 19.112     ;
; -19.243 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -1.419     ; 17.750     ;
; -19.225 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1                                                                      ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.023     ; 18.402     ;
; -19.221 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.153      ; 19.190     ;
; -19.216 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -1.267     ; 18.110     ;
; -19.209 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.002     ; 18.407     ;
; -19.205 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                      ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.405     ; 18.753     ;
; -19.184 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -1.406     ; 17.685     ;
; -19.175 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.274     ; 18.854     ;
; -19.174 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -1.342     ; 17.565     ;
; -19.150 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.245     ; 18.689     ;
; -19.135 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -1.342     ; 17.076     ;
; -19.116 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -1.259     ; 17.596     ;
; -19.107 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -1.106     ; 17.950     ;
; -19.082 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -1.422     ; 17.586     ;
; -19.064 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                      ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.335     ; 18.513     ;
; -19.062 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.309     ; 18.706     ;
; -19.060 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -1.006     ; 17.305     ;
; -19.058 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.247     ; 18.764     ;
; -19.034 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.204     ; 18.614     ;
; -19.027 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.431     ; 18.549     ;
; -19.027 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.070     ; 18.910     ;
; -19.015 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; 0.485      ; 18.700     ;
; -19.013 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -1.345     ; 17.401     ;
; -19.011 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -1.408     ; 17.510     ;
; -19.007 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.069     ; 18.891     ;
; -18.995 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.272     ; 18.676     ;
; -18.981 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; 0.075      ; 19.009     ;
; -18.974 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -1.345     ; 16.912     ;
; -18.972 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.982     ; 17.779     ;
; -18.934 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -1.108     ; 17.775     ;
; -18.921 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.239     ; 18.466     ;
; -18.917 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.177     ; 18.524     ;
; -18.907 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; 0.251      ; 19.111     ;
; -18.887 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -1.008     ; 17.130     ;
; -18.886 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.361     ; 18.309     ;
; -18.886 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; 0.000      ; 18.670     ;
; -18.881 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; 0.122      ; 17.970     ;
; -18.876 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1                                                                      ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.428     ; 18.401     ;
; -18.873 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -1.617     ; 17.037     ;
; -18.871 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.332     ; 18.355     ;
; -18.869 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -1.410     ; 17.381     ;
; -18.866 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; 0.001      ; 18.651     ;
; -18.860 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.407     ; 18.406     ;
; -18.854 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.202     ; 18.436     ;
; -18.850 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -1.411     ; 17.346     ;
; -18.840 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; 0.145      ; 18.769     ;
; -18.830 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -1.263     ; 17.466     ;
; -18.799 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.984     ; 17.604     ;
; -18.795 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                      ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; 0.032      ; 17.794     ;
; -18.792 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.164     ; 18.789     ;
; -18.773 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -1.111     ; 17.611     ;
; -18.766 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; 0.321      ; 18.871     ;
; -18.765 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; 0.163      ; 17.895     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'FP_EXAMINE'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.262 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -2.961     ; 4.804      ;
; -7.616 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -2.396     ; 4.723      ;
; -7.512 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -2.398     ; 4.617      ;
; -7.351 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -2.401     ; 4.453      ;
; -7.311 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -1.292     ; 5.522      ;
; -6.796 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -1.298     ; 5.001      ;
; -6.355 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.908     ; 4.950      ;
; -6.184 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.732     ; 4.955      ;
; -6.019 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -1.052     ; 4.470      ;
; -5.939 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.903     ; 4.539      ;
; -5.034 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_EXAMINE  ; 1.000        ; -0.311     ; 4.226      ;
; -4.522 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; 1.000        ; 0.000      ; 4.025      ;
; -4.343 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_EXAMINE  ; 1.000        ; 0.009      ; 3.855      ;
; -3.491 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.500        ; 2.720      ; 5.214      ;
; -2.991 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; 2.720      ; 5.214      ;
; -2.000 ; FP_EXAMINE                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; 0.500        ; 2.720      ; 3.723      ;
; -1.500 ; FP_EXAMINE                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; 1.000        ; 2.720      ; 3.723      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'FP_ADDR_LOAD'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -7.987 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -2.970     ; 4.811      ;
; -7.341 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -2.405     ; 4.730      ;
; -7.237 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -2.407     ; 4.624      ;
; -7.076 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -2.410     ; 4.460      ;
; -7.036 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -1.301     ; 5.529      ;
; -6.521 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -1.307     ; 5.008      ;
; -6.080 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.917     ; 4.957      ;
; -5.909 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.741     ; 4.962      ;
; -5.744 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -1.061     ; 4.477      ;
; -5.664 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.912     ; 4.546      ;
; -4.759 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_ADDR_LOAD ; 1.000        ; -0.320     ; 4.233      ;
; -4.247 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_ADDR_LOAD ; 1.000        ; -0.009     ; 4.032      ;
; -4.068 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 1.000        ; 0.000      ; 3.862      ;
; -3.216 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.500        ; 2.711      ; 5.221      ;
; -2.716 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; 2.711      ; 5.221      ;
; -1.712 ; FP_ADDR_LOAD                                                                                                                                                                                        ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 0.500        ; 2.711      ; 3.717      ;
; -1.212 ; FP_ADDR_LOAD                                                                                                                                                                                        ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 1.000        ; 2.711      ; 3.717      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'FP_DEPOSIT'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.665 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -2.650     ; 4.778      ;
; -7.019 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -2.085     ; 4.697      ;
; -6.915 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -2.087     ; 4.591      ;
; -6.754 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -2.090     ; 4.427      ;
; -6.714 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.981     ; 5.496      ;
; -6.199 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.987     ; 4.975      ;
; -5.758 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.597     ; 4.924      ;
; -5.587 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.421     ; 4.929      ;
; -5.422 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.741     ; 4.444      ;
; -5.342 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.592     ; 4.513      ;
; -4.437 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; 1.000        ; 0.000      ; 4.200      ;
; -3.925 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_DEPOSIT  ; 1.000        ; 0.311      ; 3.999      ;
; -3.746 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_DEPOSIT  ; 1.000        ; 0.320      ; 3.829      ;
; -2.894 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.500        ; 3.031      ; 5.188      ;
; -2.394 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; 3.031      ; 5.188      ;
; -1.710 ; FP_DEPOSIT                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; 0.500        ; 3.031      ; 4.004      ;
; -1.210 ; FP_DEPOSIT                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; 1.000        ; 3.031      ; 4.004      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_in'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                             ; To Node                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.748 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_datain_reg0                                                                               ; clk_in       ; clk_in      ; 0.000        ; 2.149      ; 1.659      ;
; -0.295 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clk_in       ; clk_in      ; 0.000        ; 1.975      ; 1.680      ;
; -0.294 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a4~porta_datain_reg0                                                                               ; clk_in       ; clk_in      ; 0.000        ; 1.859      ; 1.823      ;
; -0.273 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg9                                                                              ; clk_in       ; clk_in      ; 0.000        ; 1.675      ; 1.660      ;
; -0.243 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg9                                                                              ; clk_in       ; clk_in      ; 0.000        ; 1.671      ; 1.686      ;
; -0.118 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_datain_reg0                                                                               ; clk_in       ; clk_in      ; 0.000        ; 2.010      ; 2.150      ;
; -0.106 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_datain_reg0                                                                               ; clk_in       ; clk_in      ; 0.000        ; 1.948      ; 2.100      ;
; -0.040 ; clk_in                                                                                                                                                                ; top_level:cpu|register_array:register_array_0|register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                            ; clk_in       ; clk_in      ; 0.000        ; 5.688      ; 5.648      ;
; 0.092  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; clk_in       ; clk_in      ; 0.000        ; 1.789      ; 2.139      ;
; 0.126  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a2~porta_datain_reg0                                                                               ; clk_in       ; clk_in      ; 0.000        ; 1.801      ; 2.185      ;
; 0.141  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a4~porta_address_reg9                                                                              ; clk_in       ; clk_in      ; 0.000        ; 1.659      ; 2.058      ;
; 0.152  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_datain_reg0                                                                               ; clk_in       ; clk_in      ; 0.000        ; 1.617      ; 2.027      ;
; 0.154  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg9                                                                              ; clk_in       ; clk_in      ; 0.000        ; 1.661      ; 2.073      ;
; 0.156  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg4                                                                              ; clk_in       ; clk_in      ; 0.000        ; 1.875      ; 2.289      ;
; 0.163  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg9                                                                             ; clk_in       ; clk_in      ; 0.000        ; 1.676      ; 2.097      ;
; 0.163  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg9                                                                              ; clk_in       ; clk_in      ; 0.000        ; 1.683      ; 2.104      ;
; 0.269  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_datain_reg0                                                                               ; clk_in       ; clk_in      ; 0.000        ; 1.642      ; 2.169      ;
; 0.378  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a2~porta_address_reg9                                                                              ; clk_in       ; clk_in      ; 0.000        ; 1.679      ; 2.315      ;
; 0.383  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a3~porta_datain_reg0                                                                               ; clk_in       ; clk_in      ; 0.000        ; 1.795      ; 2.436      ;
; 0.460  ; clk_in                                                                                                                                                                ; top_level:cpu|register_array:register_array_0|register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                            ; clk_in       ; clk_in      ; -0.500       ; 5.688      ; 5.648      ;
; 0.519  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a2~porta_address_reg4                                                                              ; clk_in       ; clk_in      ; 0.000        ; 1.883      ; 2.660      ;
; 0.540  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a4~porta_address_reg4                                                                              ; clk_in       ; clk_in      ; 0.000        ; 1.863      ; 2.661      ;
; 0.557  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg4                                                                              ; clk_in       ; clk_in      ; 0.000        ; 1.887      ; 2.702      ;
; 0.558  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg4                                                                             ; clk_in       ; clk_in      ; 0.000        ; 1.880      ; 2.696      ;
; 0.561  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg4                                                                              ; clk_in       ; clk_in      ; 0.000        ; 1.865      ; 2.684      ;
; 0.646  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                               ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_datain_reg0                                                                               ; clk_in       ; clk_in      ; 0.000        ; 1.594      ; 2.498      ;
; 0.655  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                        ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a3~porta_address_reg10                                                                             ; clk_in       ; clk_in      ; 0.000        ; 1.541      ; 2.454      ;
; 0.669  ; clk_in                                                                                                                                                                ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clk_in       ; clk_in      ; 0.000        ; 5.681      ; 6.350      ;
; 0.689  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                        ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg10                                                                            ; clk_in       ; clk_in      ; 0.000        ; 1.536      ; 2.483      ;
; 0.691  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                        ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a4~porta_address_reg10                                                                             ; clk_in       ; clk_in      ; 0.000        ; 1.528      ; 2.477      ;
; 0.698  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg6                                                                              ; clk_in       ; clk_in      ; 0.000        ; 1.518      ; 2.474      ;
; 0.750  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a3~porta_address_reg7                                                                              ; clk_in       ; clk_in      ; 0.000        ; 1.674      ; 2.682      ;
; 0.760  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a3~porta_address_reg6                                                                              ; clk_in       ; clk_in      ; 0.000        ; 1.515      ; 2.533      ;
; 0.760  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a3~porta_address_reg3                                                                              ; clk_in       ; clk_in      ; 0.000        ; 1.699      ; 2.717      ;
; 0.761  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1                                        ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg11                                                                            ; clk_in       ; clk_in      ; 0.000        ; 1.513      ; 2.532      ;
; 0.774  ; clk_in                                                                                                                                                                ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 5.546      ; 6.320      ;
; 0.794  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a2~porta_address_reg0                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.107      ; 1.159      ;
; 0.803  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a2~porta_address_reg2                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.110      ; 1.171      ;
; 0.816  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg4                                                                              ; clk_in       ; clk_in      ; 0.000        ; 1.879      ; 2.953      ;
; 0.851  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1                                              ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_datain_reg0                                                                              ; clk_in       ; clk_in      ; 0.000        ; 2.021      ; 3.130      ;
; 0.871  ; clk_in                                                                                                                                                                ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 5.549      ; 6.420      ;
; 0.956  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                              ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_datain_reg0                                                                              ; clk_in       ; clk_in      ; 0.000        ; 1.614      ; 2.828      ;
; 1.037  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg7                                                                              ; clk_in       ; clk_in      ; 0.000        ; 1.673      ; 2.968      ;
; 1.066  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                        ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg10                                                                             ; clk_in       ; clk_in      ; 0.000        ; 1.544      ; 2.868      ;
; 1.071  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                        ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a2~porta_address_reg10                                                                             ; clk_in       ; clk_in      ; 0.000        ; 1.548      ; 2.877      ;
; 1.075  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a4~porta_address_reg7                                                                              ; clk_in       ; clk_in      ; 0.000        ; 1.661      ; 2.994      ;
; 1.082  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                        ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg10                                                                            ; clk_in       ; clk_in      ; 0.000        ; 1.545      ; 2.885      ;
; 1.083  ; clk_in                                                                                                                                                                ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                       ; clk_in       ; clk_in      ; 0.000        ; 3.776      ; 4.859      ;
; 1.084  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg4                                                                             ; clk_in       ; clk_in      ; 0.000        ; 1.871      ; 3.213      ;
; 1.085  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                        ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg10                                                                             ; clk_in       ; clk_in      ; 0.000        ; 1.530      ; 2.873      ;
; 1.085  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                        ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg10                                                                             ; clk_in       ; clk_in      ; 0.000        ; 1.524      ; 2.867      ;
; 1.089  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg5                                                                              ; clk_in       ; clk_in      ; 0.000        ; 1.530      ; 2.877      ;
; 1.090  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a4~porta_address_reg5                                                                              ; clk_in       ; clk_in      ; 0.000        ; 1.528      ; 2.876      ;
; 1.094  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg7                                                                             ; clk_in       ; clk_in      ; 0.000        ; 1.669      ; 3.021      ;
; 1.096  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg7                                                                             ; clk_in       ; clk_in      ; 0.000        ; 1.678      ; 3.032      ;
; 1.096  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                        ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg10                                                                             ; clk_in       ; clk_in      ; 0.000        ; 1.552      ; 2.906      ;
; 1.103  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1                                        ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a3~porta_address_reg11                                                                             ; clk_in       ; clk_in      ; 0.000        ; 1.518      ; 2.879      ;
; 1.104  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg6                                                                             ; clk_in       ; clk_in      ; 0.000        ; 1.510      ; 2.872      ;
; 1.105  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg7                                                                              ; clk_in       ; clk_in      ; 0.000        ; 1.663      ; 3.026      ;
; 1.117  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                        ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg10                                                                             ; clk_in       ; clk_in      ; 0.000        ; 1.519      ; 2.894      ;
; 1.122  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                                               ; top_level:cpu|register_array:register_array_0|register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                            ; clk_in       ; clk_in      ; 0.000        ; 2.190      ; 3.312      ;
; 1.128  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg5                                                                              ; clk_in       ; clk_in      ; 0.000        ; 1.524      ; 2.910      ;
; 1.129  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                        ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg10                                                                             ; clk_in       ; clk_in      ; 0.000        ; 1.540      ; 2.927      ;
; 1.129  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg7                                                                              ; clk_in       ; clk_in      ; 0.000        ; 1.657      ; 3.044      ;
; 1.133  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg3                                                                             ; clk_in       ; clk_in      ; 0.000        ; 1.694      ; 3.085      ;
; 1.133  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg6                                                                              ; clk_in       ; clk_in      ; 0.000        ; 1.498      ; 2.889      ;
; 1.135  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1                                        ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg11                                                                             ; clk_in       ; clk_in      ; 0.000        ; 1.501      ; 2.894      ;
; 1.151  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                                         ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 0.000      ; 1.151      ;
; 1.154  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1                                        ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg11                                                                             ; clk_in       ; clk_in      ; 0.000        ; 1.517      ; 2.929      ;
; 1.156  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg3                                                                              ; clk_in       ; clk_in      ; 0.000        ; 1.682      ; 3.096      ;
; 1.161  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                                         ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 0.000      ; 1.161      ;
; 1.165  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1                                        ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg11                                                                             ; clk_in       ; clk_in      ; 0.000        ; 1.496      ; 2.919      ;
; 1.168  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg0                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.103      ; 1.529      ;
; 1.169  ; clk_in                                                                                                                                                                ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clk_in       ; clk_in      ; -0.500       ; 5.681      ; 6.350      ;
; 1.173  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                        ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                      ; clk_in       ; clk_in      ; 0.000        ; 0.000      ; 1.173      ;
; 1.173  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                 ; clk_in       ; clk_in      ; 0.000        ; 0.000      ; 1.173      ;
; 1.173  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                         ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 0.000      ; 1.173      ;
; 1.176  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                         ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 0.000      ; 1.176      ;
; 1.178  ; top_level:cpu|register_array:register_array_0|register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                              ; top_level:cpu|register_array:register_array_0|register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                            ; clk_in       ; clk_in      ; 0.000        ; 0.000      ; 1.178      ;
; 1.181  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1                                        ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1                                                                      ; clk_in       ; clk_in      ; 0.000        ; 0.000      ; 1.181      ;
; 1.181  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg0                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.099      ; 1.538      ;
; 1.211  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg3                                                                              ; clk_in       ; clk_in      ; 0.000        ; 1.677      ; 3.146      ;
; 1.217  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a4~porta_address_reg0                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.087      ; 1.562      ;
; 1.221  ; clk_in                                                                                                                                                                ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; clk_in       ; clk_in      ; 0.000        ; 4.012      ; 5.233      ;
; 1.225  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a4~porta_address_reg2                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.090      ; 1.573      ;
; 1.236  ; clk_in                                                                                                                                                                ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; clk_in       ; clk_in      ; 0.000        ; 4.018      ; 5.254      ;
; 1.274  ; clk_in                                                                                                                                                                ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 5.546      ; 6.320      ;
; 1.276  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                               ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                                                             ; clk_in       ; clk_in      ; 0.000        ; 0.000      ; 1.276      ;
; 1.312  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; top_level:cpu|register_array:register_array_0|register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                            ; FP_ADDR_LOAD ; clk_in      ; 0.000        ; 2.977      ; 4.289      ;
; 1.321  ; clk_in                                                                                                                                                                ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                 ; clk_in       ; clk_in      ; 0.000        ; 3.706      ; 5.027      ;
; 1.346  ; clk_in                                                                                                                                                                ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 0.000        ; 5.116      ; 6.462      ;
; 1.358  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg6                                                                              ; clk_in       ; clk_in      ; 0.000        ; 1.493      ; 3.109      ;
; 1.370  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1                                        ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1                                                                      ; clk_in       ; clk_in      ; 0.000        ; 0.000      ; 1.370      ;
; 1.371  ; clk_in                                                                                                                                                                ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 5.549      ; 6.420      ;
; 1.385  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                        ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg10                                                                             ; clk_in       ; clk_in      ; 0.000        ; 1.540      ; 3.183      ;
; 1.395  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                                         ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 0.000      ; 1.395      ;
; 1.405  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg8                                                                              ; clk_in       ; clk_in      ; 0.000        ; 1.517      ; 3.180      ;
; 1.408  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg9                                                                              ; clk_in       ; clk_in      ; 0.000        ; 1.650      ; 3.316      ;
; 1.413  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg1                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.143      ; 1.814      ;
; 1.415  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                         ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg7                                                                              ; clk_in       ; clk_in      ; 0.000        ; 1.685      ; 3.358      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'FP_DEPOSIT'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.973 ; FP_DEPOSIT                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; 0.000        ; 3.031      ; 4.004      ;
; 1.334 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; 0.000        ; 0.000      ; 1.334      ;
; 1.473 ; FP_DEPOSIT                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; -0.500       ; 3.031      ; 4.004      ;
; 2.067 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; 3.031      ; 5.098      ;
; 2.567 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; -0.500       ; 3.031      ; 5.098      ;
; 3.419 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_DEPOSIT  ; 0.000        ; 0.320      ; 3.739      ;
; 3.431 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.592     ; 2.839      ;
; 3.524 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.421     ; 3.103      ;
; 3.598 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_DEPOSIT  ; 0.000        ; 0.311      ; 3.909      ;
; 4.038 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.597     ; 3.441      ;
; 4.105 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.741     ; 3.364      ;
; 4.662 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.987     ; 3.675      ;
; 5.177 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.981     ; 4.196      ;
; 5.287 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -2.090     ; 3.197      ;
; 5.448 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -2.087     ; 3.361      ;
; 5.553 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -2.085     ; 3.468      ;
; 7.338 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -2.650     ; 4.688      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'FP_EXAMINE'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.003 ; FP_EXAMINE                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; 0.000        ; 2.720      ; 3.723      ;
; 1.361 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; 0.000        ; 0.000      ; 1.361      ;
; 1.503 ; FP_EXAMINE                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; -0.500       ; 2.720      ; 3.723      ;
; 2.399 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; 2.720      ; 5.119      ;
; 2.899 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; -0.500       ; 2.720      ; 5.119      ;
; 3.751 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_EXAMINE  ; 0.000        ; 0.009      ; 3.760      ;
; 3.759 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.903     ; 2.856      ;
; 3.852 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.732     ; 3.120      ;
; 4.366 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.908     ; 3.458      ;
; 4.433 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -1.052     ; 3.381      ;
; 4.442 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_EXAMINE  ; 0.000        ; -0.311     ; 4.131      ;
; 4.990 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -1.298     ; 3.692      ;
; 5.505 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -1.292     ; 4.213      ;
; 5.615 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -2.401     ; 3.214      ;
; 5.776 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -2.398     ; 3.378      ;
; 5.881 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -2.396     ; 3.485      ;
; 7.670 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -2.961     ; 4.709      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'FP_ADDR_LOAD'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 1.006 ; FP_ADDR_LOAD                                                                                                                                                                                        ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 0.000        ; 2.711      ; 3.717      ;
; 1.357 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 0.000        ; 0.000      ; 1.357      ;
; 1.506 ; FP_ADDR_LOAD                                                                                                                                                                                        ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; -0.500       ; 2.711      ; 3.717      ;
; 2.411 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; 2.711      ; 5.122      ;
; 2.911 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; -0.500       ; 2.711      ; 5.122      ;
; 3.776 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.912     ; 2.864      ;
; 3.869 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.741     ; 3.128      ;
; 3.942 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_ADDR_LOAD ; 0.000        ; -0.009     ; 3.933      ;
; 4.383 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.917     ; 3.466      ;
; 4.450 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -1.061     ; 3.389      ;
; 4.454 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_ADDR_LOAD ; 0.000        ; -0.320     ; 4.134      ;
; 5.007 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -1.307     ; 3.700      ;
; 5.522 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -1.301     ; 4.221      ;
; 5.632 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -2.410     ; 3.222      ;
; 5.793 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -2.407     ; 3.386      ;
; 5.898 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -2.405     ; 3.493      ;
; 7.682 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -2.970     ; 4.712      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clk_in'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -17.729 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.096      ; 15.888     ;
; -17.556 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.094      ; 15.713     ;
; -17.395 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.091      ; 15.549     ;
; -16.971 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.194      ; 16.228     ;
; -16.885 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                      ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.104      ; 16.052     ;
; -16.855 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.235      ; 16.153     ;
; -16.742 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.200      ; 16.005     ;
; -16.738 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.262      ; 16.063     ;
; -16.707 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.078      ; 15.848     ;
; -16.707 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.439      ; 16.209     ;
; -16.687 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.440      ; 16.190     ;
; -16.675 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.237      ; 15.975     ;
; -16.661 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.584      ; 16.308     ;
; -16.587 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.760      ; 16.410     ;
; -16.556 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1                                                                      ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.081      ; 15.700     ;
; -16.540 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.102      ; 15.705     ;
; -16.346 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.589      ; 15.998     ;
; -15.996 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.104      ; 15.163     ;
; -14.214 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.501      ; 13.778     ;
; -14.021 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.350      ; 13.434     ;
; -13.753 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.228      ; 13.044     ;
; -13.353 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.228      ; 12.644     ;
; -13.244 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.506      ; 12.813     ;
; -12.988 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.358      ; 12.409     ;
; -12.863 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.228      ; 12.154     ;
; -12.693 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.436      ; 12.192     ;
; -12.536 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.502      ; 12.101     ;
; -12.513 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.359      ; 11.935     ;
; -12.394 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.169      ; 11.626     ;
; -12.344 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.436      ; 11.843     ;
; -12.329 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.193      ; 11.585     ;
; -12.078 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.501      ; 11.642     ;
; -12.064 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.170      ; 11.297     ;
; -12.000 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.527      ; 11.590     ;
; -11.966 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.714      ; 11.743     ;
; -11.802 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.198      ; 11.063     ;
; -11.792 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.202      ; 11.057     ;
; -11.769 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.509      ; 11.341     ;
; -11.728 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.591      ; 11.382     ;
; -11.722 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.161      ; 10.946     ;
; -11.608 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.924      ; 10.595     ;
; -11.491 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.513      ; 11.067     ;
; -11.424 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                            ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.174      ; 10.661     ;
; -11.420 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                      ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.201      ; 10.684     ;
; -10.954 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.072      ; 10.089     ;
; -10.615 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.530      ; 10.208     ;
; -10.580 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.713      ; 10.356     ;
; -10.512 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.071      ; 9.646      ;
; -10.402 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.434      ; 9.899      ;
; -10.242 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1                                                                      ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.338      ; 9.643      ;
; -9.908  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                            ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.203      ; 9.174      ;
; -9.900  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1                                                                            ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.590      ; 9.553      ;
; -9.654  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.718      ; 9.435      ;
; -9.636  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.442      ; 9.141      ;
; -9.262  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 0.899      ; 9.087      ;
; -9.246  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.325      ; 8.634      ;
; -9.089  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 0.897      ; 8.912      ;
; -8.928  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 0.894      ; 8.748      ;
; -8.617  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.436      ; 8.116      ;
; -8.603  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1                                                                            ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.323      ; 7.989      ;
; -8.344  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 2.003      ; 9.273      ;
; -7.829  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 1.997      ; 8.752      ;
; -7.422  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 2.387      ; 8.735      ;
; -7.022  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 2.563      ; 8.511      ;
; -6.777  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 2.392      ; 8.095      ;
; -6.448  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 2.243      ; 7.617      ;
; -6.270  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; -0.469     ; 3.864      ;
; -5.688  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 1.964      ; 6.578      ;
; -5.243  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 0.334      ; 4.503      ;
; -3.042  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; FP_DEPOSIT   ; clk_in      ; 0.500        ; 2.181      ; 3.286      ;
; -2.530  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; FP_EXAMINE   ; clk_in      ; 0.500        ; 2.492      ; 3.085      ;
; -2.351  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; FP_ADDR_LOAD ; clk_in      ; 0.500        ; 2.501      ; 2.915      ;
; -2.015  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; FP_DEPOSIT   ; clk_in      ; 0.500        ; 2.984      ; 3.925      ;
; -1.503  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; FP_EXAMINE   ; clk_in      ; 0.500        ; 3.295      ; 3.724      ;
; -1.324  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; FP_ADDR_LOAD ; clk_in      ; 0.500        ; 3.304      ; 3.554      ;
; -0.999  ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 5.212      ; 4.274      ;
; -0.499  ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 1.000        ; 5.212      ; 4.274      ;
; 0.028   ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 6.015      ; 4.913      ;
; 0.528   ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 1.000        ; 6.015      ; 4.913      ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clk_in'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.102 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.000        ; 6.015      ; 4.913      ;
; -0.938 ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 5.212      ; 4.274      ;
; -0.602 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 6.015      ; 4.913      ;
; -0.438 ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 5.212      ; 4.274      ;
; 0.750  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; FP_ADDR_LOAD ; clk_in      ; -0.500       ; 3.304      ; 3.554      ;
; 0.914  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; FP_ADDR_LOAD ; clk_in      ; -0.500       ; 2.501      ; 2.915      ;
; 0.929  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; FP_EXAMINE   ; clk_in      ; -0.500       ; 3.295      ; 3.724      ;
; 1.093  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; FP_EXAMINE   ; clk_in      ; -0.500       ; 2.492      ; 3.085      ;
; 1.441  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; FP_DEPOSIT   ; clk_in      ; -0.500       ; 2.984      ; 3.925      ;
; 1.495  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.262      ; 2.257      ;
; 1.605  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; FP_DEPOSIT   ; clk_in      ; -0.500       ; 2.181      ; 3.286      ;
; 2.147  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.714      ; 3.361      ;
; 2.423  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 1.964      ; 3.887      ;
; 3.060  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 2.563      ; 5.123      ;
; 3.183  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 2.243      ; 4.926      ;
; 3.260  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 2.392      ; 5.152      ;
; 3.378  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.169      ; 4.047      ;
; 3.509  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.589      ; 4.598      ;
; 3.533  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 0.897      ; 3.930      ;
; 3.567  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 2.387      ; 5.454      ;
; 3.720  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 1.997      ; 5.217      ;
; 3.761  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.760      ; 5.021      ;
; 3.868  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.591      ; 4.959      ;
; 3.897  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.584      ; 4.981      ;
; 3.908  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 2.003      ; 5.411      ;
; 4.050  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 0.894      ; 4.444      ;
; 4.259  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.434      ; 5.193      ;
; 4.349  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                            ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.174      ; 5.023      ;
; 4.384  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 0.899      ; 4.783      ;
; 4.448  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.440      ; 5.388      ;
; 4.456  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.096      ; 4.052      ;
; 4.537  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.513      ; 5.550      ;
; 4.669  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 0.334      ; 4.503      ;
; 4.815  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.509      ; 5.824      ;
; 4.833  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; -0.469     ; 3.864      ;
; 4.914  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.194      ; 5.608      ;
; 4.948  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.200      ; 5.648      ;
; 5.030  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.718      ; 6.248      ;
; 5.062  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.161      ; 5.723      ;
; 5.069  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1                                                                            ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.590      ; 6.159      ;
; 5.112  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.198      ; 5.810      ;
; 5.144  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.325      ; 5.969      ;
; 5.200  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.527      ; 6.227      ;
; 5.272  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.202      ; 5.974      ;
; 5.302  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.530      ; 6.332      ;
; 5.309  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1                                                                            ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.323      ; 6.132      ;
; 5.374  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.170      ; 6.044      ;
; 5.378  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.436      ; 6.314      ;
; 5.415  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.193      ; 6.108      ;
; 5.418  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.072      ; 5.990      ;
; 5.500  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.091      ; 5.091      ;
; 5.575  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.713      ; 6.788      ;
; 5.650  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.924      ; 6.074      ;
; 5.656  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.501      ; 6.657      ;
; 5.695  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.442      ; 6.637      ;
; 5.713  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.359      ; 6.572      ;
; 5.727  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.436      ; 6.663      ;
; 5.786  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1                                                                      ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.338      ; 6.624      ;
; 5.839  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.436      ; 6.775      ;
; 5.863  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                            ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.203      ; 6.566      ;
; 5.867  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.071      ; 6.438      ;
; 6.072  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                      ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.201      ; 6.773      ;
; 6.156  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.358      ; 7.014      ;
; 6.325  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.094      ; 5.919      ;
; 6.408  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.104      ; 7.012      ;
; 6.412  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.506      ; 7.418      ;
; 7.264  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1                                                                      ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.081      ; 7.845      ;
; 7.456  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.102      ; 8.058      ;
; 7.563  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.235      ; 8.298      ;
; 7.591  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.237      ; 8.328      ;
; 7.593  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                      ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.104      ; 8.197      ;
; 7.623  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.078      ; 8.201      ;
; 7.623  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.439      ; 8.562      ;
; 7.979  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.502      ; 8.981      ;
; 8.306  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.228      ; 9.034      ;
; 8.796  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.228      ; 9.524      ;
; 9.196  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.228      ; 9.924      ;
; 9.464  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.350      ; 10.314     ;
; 9.657  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.501      ; 10.658     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_in'                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                   ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg5   ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'FP_ADDR_LOAD'                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                                                                                                                                                                ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; FP_ADDR_LOAD ; Rise       ; FP_ADDR_LOAD                                                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_ADDR_LOAD ; Rise       ; FP_ADDR_LOAD|combout                                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_ADDR_LOAD ; Rise       ; FP_ADDR_LOAD|combout                                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_ADDR_LOAD ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_5|output~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_ADDR_LOAD ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_5|output~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_ADDR_LOAD ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_ADDR_LOAD ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'FP_DEPOSIT'                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; FP_DEPOSIT ; Rise       ; FP_DEPOSIT                                                                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_DEPOSIT ; Rise       ; FP_DEPOSIT|combout                                                                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_DEPOSIT ; Rise       ; FP_DEPOSIT|combout                                                                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_DEPOSIT ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_5|output~2|dataa                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_DEPOSIT ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_5|output~2|dataa                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_DEPOSIT ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_DEPOSIT ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'FP_EXAMINE'                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; FP_EXAMINE ; Rise       ; FP_EXAMINE                                                                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_EXAMINE ; Rise       ; FP_EXAMINE|combout                                                                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_EXAMINE ; Rise       ; FP_EXAMINE|combout                                                                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_EXAMINE ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_5|output~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_EXAMINE ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_5|output~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_EXAMINE ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_EXAMINE ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+--------------+--------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+--------------+--------+--------+------------+-----------------+
; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 2.212  ; 2.212  ; Rise       ; FP_ADDR_LOAD    ;
; IRQ          ; FP_ADDR_LOAD ; 9.882  ; 9.882  ; Rise       ; FP_ADDR_LOAD    ;
; clk_in       ; FP_ADDR_LOAD ; 3.716  ; 3.716  ; Rise       ; FP_ADDR_LOAD    ;
; not_reset    ; FP_ADDR_LOAD ; 5.339  ; 5.339  ; Rise       ; FP_ADDR_LOAD    ;
; FP_DEPOSIT   ; FP_DEPOSIT   ; 2.210  ; 2.210  ; Rise       ; FP_DEPOSIT      ;
; IRQ          ; FP_DEPOSIT   ; 9.560  ; 9.560  ; Rise       ; FP_DEPOSIT      ;
; clk_in       ; FP_DEPOSIT   ; 3.394  ; 3.394  ; Rise       ; FP_DEPOSIT      ;
; not_reset    ; FP_DEPOSIT   ; 4.541  ; 4.541  ; Rise       ; FP_DEPOSIT      ;
; FP_EXAMINE   ; FP_EXAMINE   ; 2.500  ; 2.500  ; Rise       ; FP_EXAMINE      ;
; IRQ          ; FP_EXAMINE   ; 10.157 ; 10.157 ; Rise       ; FP_EXAMINE      ;
; clk_in       ; FP_EXAMINE   ; 3.991  ; 3.991  ; Rise       ; FP_EXAMINE      ;
; not_reset    ; FP_EXAMINE   ; 4.699  ; 4.699  ; Rise       ; FP_EXAMINE      ;
; HRQ          ; clk_in       ; 5.834  ; 5.834  ; Rise       ; clk_in          ;
; IRQ          ; clk_in       ; 22.889 ; 22.889 ; Rise       ; clk_in          ;
; START        ; clk_in       ; 3.138  ; 3.138  ; Rise       ; clk_in          ;
; STEP         ; clk_in       ; 3.983  ; 3.983  ; Rise       ; clk_in          ;
; clk_in       ; clk_in       ; 6.500  ; 6.500  ; Rise       ; clk_in          ;
; not_reset    ; clk_in       ; 7.253  ; 7.253  ; Rise       ; clk_in          ;
+--------------+--------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+--------------+--------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+--------------+--------+--------+------------+-----------------+
; FP_ADDR_LOAD ; FP_ADDR_LOAD ; -1.006 ; -1.006 ; Rise       ; FP_ADDR_LOAD    ;
; IRQ          ; FP_ADDR_LOAD ; -6.093 ; -6.093 ; Rise       ; FP_ADDR_LOAD    ;
; clk_in       ; FP_ADDR_LOAD ; -2.411 ; -2.411 ; Rise       ; FP_ADDR_LOAD    ;
; not_reset    ; FP_ADDR_LOAD ; -4.133 ; -4.133 ; Rise       ; FP_ADDR_LOAD    ;
; FP_DEPOSIT   ; FP_DEPOSIT   ; -0.973 ; -0.973 ; Rise       ; FP_DEPOSIT      ;
; IRQ          ; FP_DEPOSIT   ; -5.748 ; -5.748 ; Rise       ; FP_DEPOSIT      ;
; clk_in       ; FP_DEPOSIT   ; -2.067 ; -2.067 ; Rise       ; FP_DEPOSIT      ;
; not_reset    ; FP_DEPOSIT   ; -3.304 ; -3.304 ; Rise       ; FP_DEPOSIT      ;
; FP_EXAMINE   ; FP_EXAMINE   ; -1.003 ; -1.003 ; Rise       ; FP_EXAMINE      ;
; IRQ          ; FP_EXAMINE   ; -6.076 ; -6.076 ; Rise       ; FP_EXAMINE      ;
; clk_in       ; FP_EXAMINE   ; -2.399 ; -2.399 ; Rise       ; FP_EXAMINE      ;
; not_reset    ; FP_EXAMINE   ; -3.202 ; -3.202 ; Rise       ; FP_EXAMINE      ;
; HRQ          ; clk_in       ; -4.777 ; -4.777 ; Rise       ; clk_in          ;
; IRQ          ; clk_in       ; -5.340 ; -5.340 ; Rise       ; clk_in          ;
; START        ; clk_in       ; -2.091 ; -2.091 ; Rise       ; clk_in          ;
; STEP         ; clk_in       ; -2.936 ; -2.936 ; Rise       ; clk_in          ;
; clk_in       ; clk_in       ; 0.040  ; 0.040  ; Rise       ; clk_in          ;
; not_reset    ; clk_in       ; 1.438  ; 1.438  ; Rise       ; clk_in          ;
+--------------+--------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Clock to Output Times                                                               ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; HLT_indicator         ; clk_in     ; 9.699  ; 9.699  ; Rise       ; clk_in          ;
; RUN_indicator         ; clk_in     ; 10.333 ; 10.333 ; Rise       ; clk_in          ;
; mem_data_bus_in[*]    ; clk_in     ; 14.266 ; 14.266 ; Rise       ; clk_in          ;
;  mem_data_bus_in[0]   ; clk_in     ; 13.293 ; 13.293 ; Rise       ; clk_in          ;
;  mem_data_bus_in[1]   ; clk_in     ; 13.598 ; 13.598 ; Rise       ; clk_in          ;
;  mem_data_bus_in[2]   ; clk_in     ; 13.576 ; 13.576 ; Rise       ; clk_in          ;
;  mem_data_bus_in[3]   ; clk_in     ; 13.560 ; 13.560 ; Rise       ; clk_in          ;
;  mem_data_bus_in[4]   ; clk_in     ; 13.424 ; 13.424 ; Rise       ; clk_in          ;
;  mem_data_bus_in[5]   ; clk_in     ; 14.186 ; 14.186 ; Rise       ; clk_in          ;
;  mem_data_bus_in[6]   ; clk_in     ; 13.878 ; 13.878 ; Rise       ; clk_in          ;
;  mem_data_bus_in[7]   ; clk_in     ; 13.379 ; 13.379 ; Rise       ; clk_in          ;
;  mem_data_bus_in[8]   ; clk_in     ; 13.373 ; 13.373 ; Rise       ; clk_in          ;
;  mem_data_bus_in[9]   ; clk_in     ; 13.609 ; 13.609 ; Rise       ; clk_in          ;
;  mem_data_bus_in[10]  ; clk_in     ; 13.432 ; 13.432 ; Rise       ; clk_in          ;
;  mem_data_bus_in[11]  ; clk_in     ; 14.266 ; 14.266 ; Rise       ; clk_in          ;
; mem_data_bus_out[*]   ; clk_in     ; 8.584  ; 8.584  ; Rise       ; clk_in          ;
;  mem_data_bus_out[0]  ; clk_in     ; 8.280  ; 8.280  ; Rise       ; clk_in          ;
;  mem_data_bus_out[1]  ; clk_in     ; 8.584  ; 8.584  ; Rise       ; clk_in          ;
;  mem_data_bus_out[2]  ; clk_in     ; 8.125  ; 8.125  ; Rise       ; clk_in          ;
;  mem_data_bus_out[3]  ; clk_in     ; 8.389  ; 8.389  ; Rise       ; clk_in          ;
;  mem_data_bus_out[4]  ; clk_in     ; 8.403  ; 8.403  ; Rise       ; clk_in          ;
;  mem_data_bus_out[5]  ; clk_in     ; 7.910  ; 7.910  ; Rise       ; clk_in          ;
;  mem_data_bus_out[6]  ; clk_in     ; 7.944  ; 7.944  ; Rise       ; clk_in          ;
;  mem_data_bus_out[7]  ; clk_in     ; 8.475  ; 8.475  ; Rise       ; clk_in          ;
;  mem_data_bus_out[8]  ; clk_in     ; 7.911  ; 7.911  ; Rise       ; clk_in          ;
;  mem_data_bus_out[9]  ; clk_in     ; 8.086  ; 8.086  ; Rise       ; clk_in          ;
;  mem_data_bus_out[10] ; clk_in     ; 8.440  ; 8.440  ; Rise       ; clk_in          ;
;  mem_data_bus_out[11] ; clk_in     ; 8.228  ; 8.228  ; Rise       ; clk_in          ;
+-----------------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                       ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; HLT_indicator         ; clk_in     ; 9.699  ; 9.699  ; Rise       ; clk_in          ;
; RUN_indicator         ; clk_in     ; 10.333 ; 10.333 ; Rise       ; clk_in          ;
; mem_data_bus_in[*]    ; clk_in     ; 13.293 ; 13.293 ; Rise       ; clk_in          ;
;  mem_data_bus_in[0]   ; clk_in     ; 13.293 ; 13.293 ; Rise       ; clk_in          ;
;  mem_data_bus_in[1]   ; clk_in     ; 13.598 ; 13.598 ; Rise       ; clk_in          ;
;  mem_data_bus_in[2]   ; clk_in     ; 13.576 ; 13.576 ; Rise       ; clk_in          ;
;  mem_data_bus_in[3]   ; clk_in     ; 13.560 ; 13.560 ; Rise       ; clk_in          ;
;  mem_data_bus_in[4]   ; clk_in     ; 13.424 ; 13.424 ; Rise       ; clk_in          ;
;  mem_data_bus_in[5]   ; clk_in     ; 14.186 ; 14.186 ; Rise       ; clk_in          ;
;  mem_data_bus_in[6]   ; clk_in     ; 13.878 ; 13.878 ; Rise       ; clk_in          ;
;  mem_data_bus_in[7]   ; clk_in     ; 13.379 ; 13.379 ; Rise       ; clk_in          ;
;  mem_data_bus_in[8]   ; clk_in     ; 13.373 ; 13.373 ; Rise       ; clk_in          ;
;  mem_data_bus_in[9]   ; clk_in     ; 13.609 ; 13.609 ; Rise       ; clk_in          ;
;  mem_data_bus_in[10]  ; clk_in     ; 13.432 ; 13.432 ; Rise       ; clk_in          ;
;  mem_data_bus_in[11]  ; clk_in     ; 14.266 ; 14.266 ; Rise       ; clk_in          ;
; mem_data_bus_out[*]   ; clk_in     ; 7.910  ; 7.910  ; Rise       ; clk_in          ;
;  mem_data_bus_out[0]  ; clk_in     ; 8.280  ; 8.280  ; Rise       ; clk_in          ;
;  mem_data_bus_out[1]  ; clk_in     ; 8.584  ; 8.584  ; Rise       ; clk_in          ;
;  mem_data_bus_out[2]  ; clk_in     ; 8.125  ; 8.125  ; Rise       ; clk_in          ;
;  mem_data_bus_out[3]  ; clk_in     ; 8.389  ; 8.389  ; Rise       ; clk_in          ;
;  mem_data_bus_out[4]  ; clk_in     ; 8.403  ; 8.403  ; Rise       ; clk_in          ;
;  mem_data_bus_out[5]  ; clk_in     ; 7.910  ; 7.910  ; Rise       ; clk_in          ;
;  mem_data_bus_out[6]  ; clk_in     ; 7.944  ; 7.944  ; Rise       ; clk_in          ;
;  mem_data_bus_out[7]  ; clk_in     ; 8.475  ; 8.475  ; Rise       ; clk_in          ;
;  mem_data_bus_out[8]  ; clk_in     ; 7.911  ; 7.911  ; Rise       ; clk_in          ;
;  mem_data_bus_out[9]  ; clk_in     ; 8.086  ; 8.086  ; Rise       ; clk_in          ;
;  mem_data_bus_out[10] ; clk_in     ; 8.440  ; 8.440  ; Rise       ; clk_in          ;
;  mem_data_bus_out[11] ; clk_in     ; 8.228  ; 8.228  ; Rise       ; clk_in          ;
+-----------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------+
; Fast Model Setup Summary              ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; clk_in       ; -6.217 ; -305.706      ;
; FP_EXAMINE   ; -2.092 ; -2.092        ;
; FP_ADDR_LOAD ; -2.008 ; -2.008        ;
; FP_DEPOSIT   ; -1.876 ; -1.876        ;
+--------------+--------+---------------+


+---------------------------------------+
; Fast Model Hold Summary               ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; clk_in       ; -0.690 ; -10.684       ;
; FP_DEPOSIT   ; 0.313  ; 0.000         ;
; FP_ADDR_LOAD ; 0.330  ; 0.000         ;
; FP_EXAMINE   ; 0.331  ; 0.000         ;
+--------------+--------+---------------+


+---------------------------------+
; Fast Model Recovery Summary     ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; clk_in ; -5.556 ; -8.290        ;
+--------+--------+---------------+


+---------------------------------+
; Fast Model Removal Summary      ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; clk_in ; -0.373 ; -0.632        ;
+--------+--------+---------------+


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+--------------+--------+----------------+
; Clock        ; Slack  ; End Point TNS  ;
+--------------+--------+----------------+
; clk_in       ; -2.000 ; -673.222       ;
; FP_ADDR_LOAD ; -1.380 ; -1.380         ;
; FP_DEPOSIT   ; -1.380 ; -1.380         ;
; FP_EXAMINE   ; -1.380 ; -1.380         ;
+--------------+--------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_in'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.217 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.473     ; 6.374      ;
; -6.176 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.475     ; 6.331      ;
; -6.102 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.478     ; 6.254      ;
; -6.100 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.359     ; 6.165      ;
; -6.059 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.361     ; 6.122      ;
; -5.985 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.364     ; 6.045      ;
; -5.972 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.476     ; 6.161      ;
; -5.931 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.478     ; 6.118      ;
; -5.921 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.474     ; 6.061      ;
; -5.907 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.075     ; 6.462      ;
; -5.880 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.476     ; 6.018      ;
; -5.874 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.075     ; 6.429      ;
; -5.866 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                      ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.109     ; 6.387      ;
; -5.857 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.481     ; 6.041      ;
; -5.854 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.001      ; 6.485      ;
; -5.833 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.063     ; 6.400      ;
; -5.832 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.130     ; 6.332      ;
; -5.831 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.331     ; 5.850      ;
; -5.831 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.043      ; 6.504      ;
; -5.830 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.000      ; 6.460      ;
; -5.825 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.070     ; 6.385      ;
; -5.817 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.077     ; 6.370      ;
; -5.813 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.435     ; 6.111      ;
; -5.806 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.479     ; 5.941      ;
; -5.793 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1                                                                      ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.127     ; 6.296      ;
; -5.790 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; 0.039      ; 6.253      ;
; -5.790 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.333     ; 5.807      ;
; -5.773 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.114      ; 6.517      ;
; -5.772 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.437     ; 6.068      ;
; -5.771 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.479     ; 5.945      ;
; -5.761 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.431     ; 5.934      ;
; -5.758 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.116     ; 6.272      ;
; -5.757 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; 0.039      ; 6.220      ;
; -5.749 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                      ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; 0.005      ; 6.178      ;
; -5.737 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; 0.115      ; 6.276      ;
; -5.735 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.473     ; 5.863      ;
; -5.734 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.474     ; 5.710      ;
; -5.730 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.481     ; 5.902      ;
; -5.720 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.433     ; 5.891      ;
; -5.716 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.336     ; 5.730      ;
; -5.716 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; 0.051      ; 6.191      ;
; -5.715 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.016     ; 6.123      ;
; -5.714 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; 0.157      ; 6.295      ;
; -5.713 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; 0.114      ; 6.251      ;
; -5.708 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; 0.044      ; 6.176      ;
; -5.704 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.048      ; 6.382      ;
; -5.700 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; 0.037      ; 6.161      ;
; -5.698 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.440     ; 5.991      ;
; -5.694 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.475     ; 5.820      ;
; -5.693 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.476     ; 5.667      ;
; -5.676 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.477     ; 5.850      ;
; -5.676 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1                                                                      ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.013     ; 6.087      ;
; -5.662 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.078     ; 6.249      ;
; -5.656 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.484     ; 5.825      ;
; -5.656 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; 0.228      ; 6.308      ;
; -5.651 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.357     ; 5.732      ;
; -5.646 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.436     ; 5.814      ;
; -5.641 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.002     ; 6.063      ;
; -5.636 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.374     ; 5.922      ;
; -5.635 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.479     ; 5.807      ;
; -5.629 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.078     ; 6.216      ;
; -5.621 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                      ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.112     ; 6.174      ;
; -5.620 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.478     ; 5.743      ;
; -5.619 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.479     ; 5.590      ;
; -5.611 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.076     ; 6.149      ;
; -5.610 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.359     ; 5.689      ;
; -5.609 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.002     ; 6.272      ;
; -5.595 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.343     ; 5.869      ;
; -5.595 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.376     ; 5.879      ;
; -5.590 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.114     ; 6.106      ;
; -5.589 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.481     ; 5.762      ;
; -5.588 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.066     ; 6.187      ;
; -5.587 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; 0.162      ; 6.173      ;
; -5.587 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.133     ; 6.119      ;
; -5.586 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; 0.040      ; 6.291      ;
; -5.585 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.003     ; 6.247      ;
; -5.583 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.560     ; 5.634      ;
; -5.580 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.073     ; 6.172      ;
; -5.578 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.076     ; 6.116      ;
; -5.572 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.080     ; 6.157      ;
; -5.570 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                      ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.110     ; 6.074      ;
; -5.561 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.482     ; 5.730      ;
; -5.560 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.436     ; 5.769      ;
; -5.558 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; 0.000      ; 6.172      ;
; -5.554 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.345     ; 5.826      ;
; -5.548 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1                                                                      ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.130     ; 6.083      ;
; -5.548 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.483     ; 5.719      ;
; -5.542 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.562     ; 5.591      ;
; -5.540 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.396     ; 5.805      ;
; -5.537 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.064     ; 6.087      ;
; -5.536 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.362     ; 5.612      ;
; -5.536 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.131     ; 6.019      ;
; -5.535 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; 0.042      ; 6.191      ;
; -5.534 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.001     ; 6.147      ;
; -5.530 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.478     ; 5.696      ;
; -5.529 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.071     ; 6.072      ;
; -5.528 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; 0.111      ; 6.304      ;
; -5.526 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.520     ; 5.664      ;
; -5.525 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.398     ; 5.684      ;
; -5.525 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.565     ; 5.569      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'FP_EXAMINE'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.092 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.987     ; 1.631      ;
; -1.856 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.815     ; 1.567      ;
; -1.808 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.817     ; 1.517      ;
; -1.741 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.820     ; 1.447      ;
; -1.700 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.412     ; 1.814      ;
; -1.539 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.417     ; 1.648      ;
; -1.419 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.299     ; 1.646      ;
; -1.378 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.228     ; 1.676      ;
; -1.305 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.342     ; 1.489      ;
; -1.279 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.294     ; 1.511      ;
; -1.021 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_EXAMINE  ; 1.000        ; -0.115     ; 1.432      ;
; -0.841 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; 1.000        ; 0.000      ; 1.367      ;
; -0.806 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.500        ; 1.138      ; 1.970      ;
; -0.800 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_EXAMINE  ; 1.000        ; 0.004      ; 1.330      ;
; -0.306 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; 1.138      ; 1.970      ;
; -0.305 ; FP_EXAMINE                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; 0.500        ; 1.138      ; 1.469      ;
; 0.195  ; FP_EXAMINE                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; 1.000        ; 1.138      ; 1.469      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'FP_ADDR_LOAD'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -2.008 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.991     ; 1.635      ;
; -1.772 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.819     ; 1.571      ;
; -1.724 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.821     ; 1.521      ;
; -1.657 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.824     ; 1.451      ;
; -1.616 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.416     ; 1.818      ;
; -1.455 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.421     ; 1.652      ;
; -1.335 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.303     ; 1.650      ;
; -1.294 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.232     ; 1.680      ;
; -1.221 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.346     ; 1.493      ;
; -1.195 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.298     ; 1.515      ;
; -0.937 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_ADDR_LOAD ; 1.000        ; -0.119     ; 1.436      ;
; -0.757 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_ADDR_LOAD ; 1.000        ; -0.004     ; 1.371      ;
; -0.722 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.500        ; 1.134      ; 1.974      ;
; -0.716 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 1.000        ; 0.000      ; 1.334      ;
; -0.222 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; 1.134      ; 1.974      ;
; -0.212 ; FP_ADDR_LOAD                                                                                                                                                                                        ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 0.500        ; 1.134      ; 1.464      ;
; 0.288  ; FP_ADDR_LOAD                                                                                                                                                                                        ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 1.000        ; 1.134      ; 1.464      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'FP_DEPOSIT'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.876 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.872     ; 1.615      ;
; -1.640 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.700     ; 1.551      ;
; -1.592 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.702     ; 1.501      ;
; -1.525 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.705     ; 1.431      ;
; -1.484 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.297     ; 1.798      ;
; -1.323 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.302     ; 1.632      ;
; -1.203 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.184     ; 1.630      ;
; -1.162 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.113     ; 1.660      ;
; -1.089 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.227     ; 1.473      ;
; -1.063 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.179     ; 1.495      ;
; -0.805 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; 1.000        ; 0.000      ; 1.416      ;
; -0.625 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_DEPOSIT  ; 1.000        ; 0.115      ; 1.351      ;
; -0.590 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.500        ; 1.253      ; 1.954      ;
; -0.584 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_DEPOSIT  ; 1.000        ; 0.119      ; 1.314      ;
; -0.202 ; FP_DEPOSIT                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; 0.500        ; 1.253      ; 1.566      ;
; -0.090 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; 1.253      ; 1.954      ;
; 0.298  ; FP_DEPOSIT                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; 1.000        ; 1.253      ; 1.566      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_in'                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.690 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1             ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_datain_reg0               ; clk_in       ; clk_in      ; 0.000        ; 1.113      ; 0.558      ;
; -0.526 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1             ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a4~porta_datain_reg0               ; clk_in       ; clk_in      ; 0.000        ; 1.013      ; 0.622      ;
; -0.500 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg9              ; clk_in       ; clk_in      ; 0.000        ; 0.955      ; 0.590      ;
; -0.485 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg9              ; clk_in       ; clk_in      ; 0.000        ; 0.951      ; 0.601      ;
; -0.453 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1             ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_datain_reg0               ; clk_in       ; clk_in      ; 0.000        ; 1.031      ; 0.713      ;
; -0.443 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1             ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_datain_reg0               ; clk_in       ; clk_in      ; 0.000        ; 1.057      ; 0.749      ;
; -0.384 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1             ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_datain_reg0               ; clk_in       ; clk_in      ; 0.000        ; 0.987      ; 0.738      ;
; -0.381 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1             ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_datain_reg0               ; clk_in       ; clk_in      ; 0.000        ; 0.915      ; 0.669      ;
; -0.381 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1             ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a2~porta_datain_reg0               ; clk_in       ; clk_in      ; 0.000        ; 0.995      ; 0.749      ;
; -0.358 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg4              ; clk_in       ; clk_in      ; 0.000        ; 1.027      ; 0.804      ;
; -0.341 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a4~porta_address_reg9              ; clk_in       ; clk_in      ; 0.000        ; 0.939      ; 0.733      ;
; -0.322 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg9             ; clk_in       ; clk_in      ; 0.000        ; 0.953      ; 0.766      ;
; -0.322 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg9              ; clk_in       ; clk_in      ; 0.000        ; 0.959      ; 0.772      ;
; -0.322 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg9              ; clk_in       ; clk_in      ; 0.000        ; 0.939      ; 0.752      ;
; -0.300 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1             ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_datain_reg0               ; clk_in       ; clk_in      ; 0.000        ; 0.921      ; 0.756      ;
; -0.283 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1             ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a3~porta_datain_reg0               ; clk_in       ; clk_in      ; 0.000        ; 0.989      ; 0.841      ;
; -0.277 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a2~porta_address_reg9              ; clk_in       ; clk_in      ; 0.000        ; 0.959      ; 0.817      ;
; -0.275 ; clk_in                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1            ; clk_in       ; clk_in      ; 0.000        ; 2.388      ; 2.113      ;
; -0.231 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a2~porta_address_reg4              ; clk_in       ; clk_in      ; 0.000        ; 1.035      ; 0.939      ;
; -0.216 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a4~porta_address_reg4              ; clk_in       ; clk_in      ; 0.000        ; 1.015      ; 0.934      ;
; -0.204 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1      ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a3~porta_address_reg10             ; clk_in       ; clk_in      ; 0.000        ; 0.918      ; 0.849      ;
; -0.202 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg4              ; clk_in       ; clk_in      ; 0.000        ; 1.035      ; 0.968      ;
; -0.200 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg4             ; clk_in       ; clk_in      ; 0.000        ; 1.029      ; 0.964      ;
; -0.195 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1      ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg10            ; clk_in       ; clk_in      ; 0.000        ; 0.913      ; 0.853      ;
; -0.195 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg4              ; clk_in       ; clk_in      ; 0.000        ; 1.015      ; 0.955      ;
; -0.188 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1      ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a4~porta_address_reg10             ; clk_in       ; clk_in      ; 0.000        ; 0.905      ; 0.852      ;
; -0.165 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a3~porta_address_reg7              ; clk_in       ; clk_in      ; 0.000        ; 0.950      ; 0.920      ;
; -0.164 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1             ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_datain_reg0               ; clk_in       ; clk_in      ; 0.000        ; 0.894      ; 0.865      ;
; -0.160 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a3~porta_address_reg3              ; clk_in       ; clk_in      ; 0.000        ; 0.964      ; 0.939      ;
; -0.154 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg6              ; clk_in       ; clk_in      ; 0.000        ; 0.900      ; 0.881      ;
; -0.132 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1      ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg11            ; clk_in       ; clk_in      ; 0.000        ; 0.895      ; 0.898      ;
; -0.128 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg4              ; clk_in       ; clk_in      ; 0.000        ; 1.031      ; 1.038      ;
; -0.115 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a3~porta_address_reg6              ; clk_in       ; clk_in      ; 0.000        ; 0.897      ; 0.917      ;
; -0.105 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1            ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_datain_reg0              ; clk_in       ; clk_in      ; 0.000        ; 1.066      ; 1.096      ;
; -0.104 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; clk_in      ; 0.000        ; 0.654      ; 0.550      ;
; -0.080 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg7              ; clk_in       ; clk_in      ; 0.000        ; 0.949      ; 1.004      ;
; -0.073 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1            ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_datain_reg0              ; clk_in       ; clk_in      ; 0.000        ; 0.913      ; 0.975      ;
; -0.056 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1      ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg10             ; clk_in       ; clk_in      ; 0.000        ; 0.921      ; 1.000      ;
; -0.052 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1      ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a2~porta_address_reg10             ; clk_in       ; clk_in      ; 0.000        ; 0.925      ; 1.008      ;
; -0.051 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a4~porta_address_reg7              ; clk_in       ; clk_in      ; 0.000        ; 0.937      ; 1.021      ;
; -0.045 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1      ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg10             ; clk_in       ; clk_in      ; 0.000        ; 0.902      ; 0.992      ;
; -0.044 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg7             ; clk_in       ; clk_in      ; 0.000        ; 0.945      ; 1.036      ;
; -0.042 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1      ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg10            ; clk_in       ; clk_in      ; 0.000        ; 0.919      ; 1.012      ;
; -0.040 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1      ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg10             ; clk_in       ; clk_in      ; 0.000        ; 0.905      ; 1.000      ;
; -0.039 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg7             ; clk_in       ; clk_in      ; 0.000        ; 0.951      ; 1.047      ;
; -0.036 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1      ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg10             ; clk_in       ; clk_in      ; 0.000        ; 0.925      ; 1.024      ;
; -0.030 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg7              ; clk_in       ; clk_in      ; 0.000        ; 0.937      ; 1.042      ;
; -0.026 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a4~porta_address_reg5              ; clk_in       ; clk_in      ; 0.000        ; 0.900      ; 1.009      ;
; -0.025 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg4             ; clk_in       ; clk_in      ; 0.000        ; 1.023      ; 1.133      ;
; -0.025 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg3             ; clk_in       ; clk_in      ; 0.000        ; 0.959      ; 1.069      ;
; -0.024 ; clk_in                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1       ; clk_in       ; clk_in      ; 0.000        ; 2.349      ; 2.325      ;
; -0.024 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1      ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a3~porta_address_reg11             ; clk_in       ; clk_in      ; 0.000        ; 0.900      ; 1.011      ;
; -0.018 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1      ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg10             ; clk_in       ; clk_in      ; 0.000        ; 0.898      ; 1.015      ;
; -0.018 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg5              ; clk_in       ; clk_in      ; 0.000        ; 0.900      ; 1.017      ;
; -0.015 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1      ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg10             ; clk_in       ; clk_in      ; 0.000        ; 0.917      ; 1.037      ;
; -0.014 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg7              ; clk_in       ; clk_in      ; 0.000        ; 0.934      ; 1.055      ;
; -0.004 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg3              ; clk_in       ; clk_in      ; 0.000        ; 0.948      ; 1.079      ;
; -0.002 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1      ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg11             ; clk_in       ; clk_in      ; 0.000        ; 0.884      ; 1.017      ;
; 0.000  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg6             ; clk_in       ; clk_in      ; 0.000        ; 0.892      ; 1.027      ;
; 0.002  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg5              ; clk_in       ; clk_in      ; 0.000        ; 0.897      ; 1.034      ;
; 0.016  ; clk_in                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1       ; clk_in       ; clk_in      ; 0.000        ; 2.352      ; 2.368      ;
; 0.017  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1      ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg11             ; clk_in       ; clk_in      ; 0.000        ; 0.899      ; 1.051      ;
; 0.024  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1      ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg11             ; clk_in       ; clk_in      ; 0.000        ; 0.880      ; 1.039      ;
; 0.026  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg6              ; clk_in       ; clk_in      ; 0.000        ; 0.881      ; 1.042      ;
; 0.030  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg3              ; clk_in       ; clk_in      ; 0.000        ; 0.944      ; 1.109      ;
; 0.057  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1      ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg10             ; clk_in       ; clk_in      ; 0.000        ; 0.917      ; 1.109      ;
; 0.067  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg7              ; clk_in       ; clk_in      ; 0.000        ; 0.957      ; 1.159      ;
; 0.084  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg5              ; clk_in       ; clk_in      ; 0.000        ; 0.912      ; 1.131      ;
; 0.096  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg5             ; clk_in       ; clk_in      ; 0.000        ; 0.914      ; 1.145      ;
; 0.098  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg5              ; clk_in       ; clk_in      ; 0.000        ; 0.920      ; 1.153      ;
; 0.098  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg8              ; clk_in       ; clk_in      ; 0.000        ; 0.891      ; 1.124      ;
; 0.098  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a2~porta_address_reg5              ; clk_in       ; clk_in      ; 0.000        ; 0.920      ; 1.153      ;
; 0.099  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a2~porta_address_reg7              ; clk_in       ; clk_in      ; 0.000        ; 0.957      ; 1.191      ;
; 0.101  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg5             ; clk_in       ; clk_in      ; 0.000        ; 0.908      ; 1.144      ;
; 0.101  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg8              ; clk_in       ; clk_in      ; 0.000        ; 0.910      ; 1.146      ;
; 0.102  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg7              ; clk_in       ; clk_in      ; 0.000        ; 0.953      ; 1.190      ;
; 0.104  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg7              ; clk_in       ; clk_in      ; 0.000        ; 0.949      ; 1.188      ;
; 0.107  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1             ; top_level:cpu|register_array:register_array_0|register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1            ; clk_in       ; clk_in      ; 0.000        ; 0.996      ; 1.103      ;
; 0.108  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a3~porta_address_reg5              ; clk_in       ; clk_in      ; 0.000        ; 0.913      ; 1.156      ;
; 0.110  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a2~porta_address_reg0              ; clk_in       ; clk_in      ; 0.000        ; 0.162      ; 0.407      ;
; 0.113  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a2~porta_address_reg2              ; clk_in       ; clk_in      ; 0.000        ; 0.165      ; 0.413      ;
; 0.119  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg8             ; clk_in       ; clk_in      ; 0.000        ; 0.906      ; 1.160      ;
; 0.119  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg8              ; clk_in       ; clk_in      ; 0.000        ; 0.895      ; 1.149      ;
; 0.121  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg5              ; clk_in       ; clk_in      ; 0.000        ; 0.893      ; 1.149      ;
; 0.121  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg4              ; clk_in       ; clk_in      ; 0.000        ; 1.012      ; 1.268      ;
; 0.125  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg5              ; clk_in       ; clk_in      ; 0.000        ; 0.912      ; 1.172      ;
; 0.125  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg3              ; clk_in       ; clk_in      ; 0.000        ; 0.963      ; 1.223      ;
; 0.129  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg4              ; clk_in       ; clk_in      ; 0.000        ; 1.027      ; 1.291      ;
; 0.131  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a3~porta_address_reg8              ; clk_in       ; clk_in      ; 0.000        ; 0.911      ; 1.177      ;
; 0.132  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg9              ; clk_in       ; clk_in      ; 0.000        ; 0.932      ; 1.199      ;
; 0.140  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg9              ; clk_in       ; clk_in      ; 0.000        ; 0.951      ; 1.226      ;
; 0.144  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg4              ; clk_in       ; clk_in      ; 0.000        ; 1.008      ; 1.287      ;
; 0.155  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg9              ; clk_in       ; clk_in      ; 0.000        ; 0.936      ; 1.226      ;
; 0.157  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg9             ; clk_in       ; clk_in      ; 0.000        ; 0.947      ; 1.239      ;
; 0.157  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg6              ; clk_in       ; clk_in      ; 0.000        ; 0.896      ; 1.188      ;
; 0.164  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a3~porta_address_reg9              ; clk_in       ; clk_in      ; 0.000        ; 0.952      ; 1.251      ;
; 0.166  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg6              ; clk_in       ; clk_in      ; 0.000        ; 0.877      ; 1.178      ;
; 0.189  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg8              ; clk_in       ; clk_in      ; 0.000        ; 0.918      ; 1.242      ;
; 0.210  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg5              ; clk_in       ; clk_in      ; 0.000        ; 0.916      ; 1.261      ;
; 0.215  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg7              ; clk_in       ; clk_in      ; 0.000        ; 0.930      ; 1.280      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'FP_DEPOSIT'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.313 ; FP_DEPOSIT                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; 0.000        ; 1.253      ; 1.566      ;
; 0.441 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; 0.000        ; 0.000      ; 0.441      ;
; 0.684 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; 1.253      ; 1.937      ;
; 0.813 ; FP_DEPOSIT                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; -0.500       ; 1.253      ; 1.566      ;
; 1.104 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.179     ; 0.925      ;
; 1.146 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.113     ; 1.033      ;
; 1.178 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_DEPOSIT  ; 0.000        ; 0.119      ; 1.297      ;
; 1.184 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; -0.500       ; 1.253      ; 1.937      ;
; 1.219 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_DEPOSIT  ; 0.000        ; 0.115      ; 1.334      ;
; 1.306 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.184     ; 1.122      ;
; 1.351 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.227     ; 1.124      ;
; 1.531 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.302     ; 1.229      ;
; 1.692 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.297     ; 1.395      ;
; 1.750 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.705     ; 1.045      ;
; 1.824 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.702     ; 1.122      ;
; 1.858 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.700     ; 1.158      ;
; 2.470 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.872     ; 1.598      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'FP_ADDR_LOAD'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.330 ; FP_ADDR_LOAD                                                                                                                                                                                        ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 0.000        ; 1.134      ; 1.464      ;
; 0.455 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 0.000        ; 0.000      ; 0.455      ;
; 0.814 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; 1.134      ; 1.948      ;
; 0.830 ; FP_ADDR_LOAD                                                                                                                                                                                        ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; -0.500       ; 1.134      ; 1.464      ;
; 1.237 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.298     ; 0.939      ;
; 1.279 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.232     ; 1.047      ;
; 1.314 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; -0.500       ; 1.134      ; 1.948      ;
; 1.349 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_ADDR_LOAD ; 0.000        ; -0.004     ; 1.345      ;
; 1.439 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.303     ; 1.136      ;
; 1.484 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.346     ; 1.138      ;
; 1.529 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_ADDR_LOAD ; 0.000        ; -0.119     ; 1.410      ;
; 1.664 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.421     ; 1.243      ;
; 1.825 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.416     ; 1.409      ;
; 1.883 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.824     ; 1.059      ;
; 1.957 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.821     ; 1.136      ;
; 1.991 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.819     ; 1.172      ;
; 2.600 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.991     ; 1.609      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'FP_EXAMINE'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.331 ; FP_EXAMINE                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; 0.000        ; 1.138      ; 1.469      ;
; 0.456 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; 0.000        ; 0.000      ; 0.456      ;
; 0.811 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; 1.138      ; 1.949      ;
; 0.831 ; FP_EXAMINE                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; -0.500       ; 1.138      ; 1.469      ;
; 1.225 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.294     ; 0.931      ;
; 1.267 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.228     ; 1.039      ;
; 1.305 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_EXAMINE  ; 0.000        ; 0.004      ; 1.309      ;
; 1.311 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; -0.500       ; 1.138      ; 1.949      ;
; 1.427 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.299     ; 1.128      ;
; 1.472 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.342     ; 1.130      ;
; 1.526 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_EXAMINE  ; 0.000        ; -0.115     ; 1.411      ;
; 1.652 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.417     ; 1.235      ;
; 1.813 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.412     ; 1.401      ;
; 1.871 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.820     ; 1.051      ;
; 1.945 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.817     ; 1.128      ;
; 1.979 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.815     ; 1.164      ;
; 2.597 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.987     ; 1.610      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clk_in'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.556 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; -0.007     ; 5.231      ;
; -5.515 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; -0.009     ; 5.188      ;
; -5.441 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; -0.012     ; 5.111      ;
; -5.246 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.391      ; 5.319      ;
; -5.213 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.391      ; 5.286      ;
; -5.205 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                      ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.357      ; 5.244      ;
; -5.193 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.467      ; 5.342      ;
; -5.172 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.403      ; 5.257      ;
; -5.171 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.336      ; 5.189      ;
; -5.170 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.509      ; 5.361      ;
; -5.169 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.466      ; 5.317      ;
; -5.164 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.396      ; 5.242      ;
; -5.156 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.389      ; 5.227      ;
; -5.132 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1                                                                      ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.339      ; 5.153      ;
; -5.112 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.580      ; 5.374      ;
; -5.097 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.350      ; 5.129      ;
; -5.043 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.514      ; 5.239      ;
; -4.929 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.352      ; 4.963      ;
; -4.365 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.471      ; 4.518      ;
; -4.282 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.424      ; 4.388      ;
; -4.189 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.381      ; 4.252      ;
; -4.055 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.474      ; 4.211      ;
; -4.051 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.381      ; 4.114      ;
; -3.950 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.428      ; 4.060      ;
; -3.901 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.382      ; 3.965      ;
; -3.847 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.467      ; 3.996      ;
; -3.822 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.347      ; 3.851      ;
; -3.805 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.470      ; 3.957      ;
; -3.796 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.429      ; 3.907      ;
; -3.721 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.466      ; 3.869      ;
; -3.717 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.391      ; 3.790      ;
; -3.670 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.471      ; 3.823      ;
; -3.665 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.348      ; 3.695      ;
; -3.665 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.554      ; 3.901      ;
; -3.605 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.483      ; 3.770      ;
; -3.595 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.375      ; 3.652      ;
; -3.574 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.367      ; 3.623      ;
; -3.570 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.364      ; 3.616      ;
; -3.557 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.469      ; 3.708      ;
; -3.550 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.513      ; 3.745      ;
; -3.514 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.274      ; 3.470      ;
; -3.466 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.472      ; 3.620      ;
; -3.446 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                            ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.352      ; 3.480      ;
; -3.436 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                      ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.364      ; 3.482      ;
; -3.313 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.324      ; 3.319      ;
; -3.172 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.323      ; 3.177      ;
; -3.162 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.486      ; 3.330      ;
; -3.162 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.553      ; 3.397      ;
; -3.133 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1                                                                      ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.413      ; 3.228      ;
; -3.130 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.464      ; 3.276      ;
; -2.984 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1                                                                            ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.511      ; 3.177      ;
; -2.956 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                            ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.365      ; 3.003      ;
; -2.861 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.558      ; 3.101      ;
; -2.844 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.472      ; 2.998      ;
; -2.747 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.406      ; 2.835      ;
; -2.734 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 0.285      ; 3.011      ;
; -2.693 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 0.283      ; 2.968      ;
; -2.619 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 0.280      ; 2.891      ;
; -2.562 ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.466      ; 2.710      ;
; -2.544 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1                                                                            ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 0.403      ; 2.629      ;
; -2.377 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 0.688      ; 3.057      ;
; -2.216 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 0.683      ; 2.891      ;
; -2.072 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 0.801      ; 2.865      ;
; -1.959 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 0.872      ; 2.823      ;
; -1.860 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 0.806      ; 2.658      ;
; -1.845 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; -0.179     ; 1.348      ;
; -1.747 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 0.758      ; 2.497      ;
; -1.488 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 0.667      ; 2.147      ;
; -1.421 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 0.113      ; 1.526      ;
; -0.774 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; FP_DEPOSIT   ; clk_in      ; 0.500        ; 0.693      ; 1.149      ;
; -0.594 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; FP_EXAMINE   ; clk_in      ; 0.500        ; 0.808      ; 1.084      ;
; -0.553 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; FP_ADDR_LOAD ; clk_in      ; 0.500        ; 0.812      ; 1.047      ;
; -0.350 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; FP_DEPOSIT   ; clk_in      ; 0.500        ; 0.985      ; 1.327      ;
; -0.170 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; FP_EXAMINE   ; clk_in      ; 0.500        ; 1.100      ; 1.262      ;
; -0.129 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; FP_ADDR_LOAD ; clk_in      ; 0.500        ; 1.104      ; 1.225      ;
; -0.059 ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.500        ; 1.946      ; 1.687      ;
; 0.365  ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 2.238      ; 1.865      ;
; 0.441  ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 1.000        ; 1.946      ; 1.687      ;
; 0.865  ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 1.000        ; 2.238      ; 1.865      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clk_in'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.373 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.000        ; 2.238      ; 1.865      ;
; -0.259 ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 1.946      ; 1.687      ;
; 0.127  ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 2.238      ; 1.865      ;
; 0.241  ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 1.946      ; 1.687      ;
; 0.621  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; FP_ADDR_LOAD ; clk_in      ; -0.500       ; 1.104      ; 1.225      ;
; 0.662  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; FP_EXAMINE   ; clk_in      ; -0.500       ; 1.100      ; 1.262      ;
; 0.735  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; FP_ADDR_LOAD ; clk_in      ; -0.500       ; 0.812      ; 1.047      ;
; 0.776  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; FP_EXAMINE   ; clk_in      ; -0.500       ; 0.808      ; 1.084      ;
; 0.842  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; FP_DEPOSIT   ; clk_in      ; -0.500       ; 0.985      ; 1.327      ;
; 0.872  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.403      ; 0.775      ;
; 0.956  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; FP_DEPOSIT   ; clk_in      ; -0.500       ; 0.693      ; 1.149      ;
; 1.070  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.554      ; 1.124      ;
; 1.121  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 0.667      ; 1.288      ;
; 1.348  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 0.872      ; 1.720      ;
; 1.380  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 0.758      ; 1.638      ;
; 1.422  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 0.806      ; 1.728      ;
; 1.508  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 0.801      ; 1.809      ;
; 1.533  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.514      ; 1.547      ;
; 1.554  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.347      ; 1.401      ;
; 1.561  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 0.683      ; 1.744      ;
; 1.573  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 0.283      ; 1.356      ;
; 1.588  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 0.688      ; 1.776      ;
; 1.628  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.513      ; 1.641      ;
; 1.634  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.580      ; 1.714      ;
; 1.678  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.509      ; 1.687      ;
; 1.725  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 0.280      ; 1.505      ;
; 1.730  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.464      ; 1.694      ;
; 1.824  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                            ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.352      ; 1.676      ;
; 1.840  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 0.285      ; 1.625      ;
; 1.842  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.466      ; 1.808      ;
; 1.873  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.472      ; 1.845      ;
; 1.880  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; -0.007     ; 1.373      ;
; 1.913  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 0.113      ; 1.526      ;
; 1.964  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.469      ; 1.933      ;
; 2.002  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.558      ; 2.060      ;
; 2.006  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.391      ; 1.897      ;
; 2.012  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.396      ; 1.908      ;
; 2.027  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; -0.179     ; 1.348      ;
; 2.036  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.364      ; 1.900      ;
; 2.046  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1                                                                            ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.511      ; 2.057      ;
; 2.054  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.375      ; 1.929      ;
; 2.055  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.406      ; 1.961      ;
; 2.080  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.483      ; 2.063      ;
; 2.117  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.367      ; 1.984      ;
; 2.124  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.466      ; 2.090      ;
; 2.126  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.486      ; 2.112      ;
; 2.131  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.348      ; 1.979      ;
; 2.137  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1                                                                            ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.403      ; 2.040      ;
; 2.146  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.391      ; 2.037      ;
; 2.168  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.324      ; 1.992      ;
; 2.181  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.553      ; 2.234      ;
; 2.219  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.472      ; 2.191      ;
; 2.234  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.471      ; 2.205      ;
; 2.235  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.274      ; 2.009      ;
; 2.250  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.467      ; 2.217      ;
; 2.253  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; -0.012     ; 1.741      ;
; 2.271  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.429      ; 2.200      ;
; 2.291  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1                                                                      ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.413      ; 2.204      ;
; 2.293  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.466      ; 2.259      ;
; 2.294  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.323      ; 2.117      ;
; 2.307  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                            ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.365      ; 2.172      ;
; 2.355  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                      ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.364      ; 2.219      ;
; 2.389  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.428      ; 2.317      ;
; 2.494  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.474      ; 2.468      ;
; 2.500  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; -0.009     ; 1.991      ;
; 2.512  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.352      ; 2.364      ;
; 2.790  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1                                                                      ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.339      ; 2.629      ;
; 2.841  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.350      ; 2.691      ;
; 2.863  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                      ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.357      ; 2.720      ;
; 2.871  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.391      ; 2.762      ;
; 2.900  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.389      ; 2.789      ;
; 2.915  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.336      ; 2.751      ;
; 2.937  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.467      ; 2.904      ;
; 2.971  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.470      ; 2.941      ;
; 3.067  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.382      ; 2.949      ;
; 3.217  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.381      ; 3.098      ;
; 3.355  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.381      ; 3.236      ;
; 3.448  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                             ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.424      ; 3.372      ;
; 3.531  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 0.471      ; 3.502      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_in'                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                   ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg5   ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'FP_ADDR_LOAD'                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                                                                                                                                                                ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; FP_ADDR_LOAD ; Rise       ; FP_ADDR_LOAD                                                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_ADDR_LOAD ; Rise       ; FP_ADDR_LOAD|combout                                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_ADDR_LOAD ; Rise       ; FP_ADDR_LOAD|combout                                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_ADDR_LOAD ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_5|output~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_ADDR_LOAD ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_5|output~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_ADDR_LOAD ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_ADDR_LOAD ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'FP_DEPOSIT'                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; FP_DEPOSIT ; Rise       ; FP_DEPOSIT                                                                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_DEPOSIT ; Rise       ; FP_DEPOSIT|combout                                                                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_DEPOSIT ; Rise       ; FP_DEPOSIT|combout                                                                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_DEPOSIT ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_5|output~2|dataa                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_DEPOSIT ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_5|output~2|dataa                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_DEPOSIT ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_DEPOSIT ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'FP_EXAMINE'                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; FP_EXAMINE ; Rise       ; FP_EXAMINE                                                                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_EXAMINE ; Rise       ; FP_EXAMINE|combout                                                                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_EXAMINE ; Rise       ; FP_EXAMINE|combout                                                                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_EXAMINE ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_5|output~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_EXAMINE ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_5|output~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_EXAMINE ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_EXAMINE ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+--------------+--------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+--------------+-------+-------+------------+-----------------+
; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 0.712 ; 0.712 ; Rise       ; FP_ADDR_LOAD    ;
; IRQ          ; FP_ADDR_LOAD ; 4.166 ; 4.166 ; Rise       ; FP_ADDR_LOAD    ;
; clk_in       ; FP_ADDR_LOAD ; 1.222 ; 1.222 ; Rise       ; FP_ADDR_LOAD    ;
; not_reset    ; FP_ADDR_LOAD ; 1.791 ; 1.791 ; Rise       ; FP_ADDR_LOAD    ;
; FP_DEPOSIT   ; FP_DEPOSIT   ; 0.702 ; 0.702 ; Rise       ; FP_DEPOSIT      ;
; IRQ          ; FP_DEPOSIT   ; 4.034 ; 4.034 ; Rise       ; FP_DEPOSIT      ;
; clk_in       ; FP_DEPOSIT   ; 1.090 ; 1.090 ; Rise       ; FP_DEPOSIT      ;
; not_reset    ; FP_DEPOSIT   ; 1.527 ; 1.527 ; Rise       ; FP_DEPOSIT      ;
; FP_EXAMINE   ; FP_EXAMINE   ; 0.805 ; 0.805 ; Rise       ; FP_EXAMINE      ;
; IRQ          ; FP_EXAMINE   ; 4.250 ; 4.250 ; Rise       ; FP_EXAMINE      ;
; clk_in       ; FP_EXAMINE   ; 1.306 ; 1.306 ; Rise       ; FP_EXAMINE      ;
; not_reset    ; FP_EXAMINE   ; 1.552 ; 1.552 ; Rise       ; FP_EXAMINE      ;
; HRQ          ; clk_in       ; 2.739 ; 2.739 ; Rise       ; clk_in          ;
; IRQ          ; clk_in       ; 8.547 ; 8.547 ; Rise       ; clk_in          ;
; START        ; clk_in       ; 1.853 ; 1.853 ; Rise       ; clk_in          ;
; STEP         ; clk_in       ; 2.127 ; 2.127 ; Rise       ; clk_in          ;
; clk_in       ; clk_in       ; 2.172 ; 2.172 ; Rise       ; clk_in          ;
; not_reset    ; clk_in       ; 2.471 ; 2.471 ; Rise       ; clk_in          ;
+--------------+--------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+--------------+--------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+--------------+--------+--------+------------+-----------------+
; FP_ADDR_LOAD ; FP_ADDR_LOAD ; -0.330 ; -0.330 ; Rise       ; FP_ADDR_LOAD    ;
; IRQ          ; FP_ADDR_LOAD ; -2.943 ; -2.943 ; Rise       ; FP_ADDR_LOAD    ;
; clk_in       ; FP_ADDR_LOAD ; -0.814 ; -0.814 ; Rise       ; FP_ADDR_LOAD    ;
; not_reset    ; FP_ADDR_LOAD ; -1.409 ; -1.409 ; Rise       ; FP_ADDR_LOAD    ;
; FP_DEPOSIT   ; FP_DEPOSIT   ; -0.313 ; -0.313 ; Rise       ; FP_DEPOSIT      ;
; IRQ          ; FP_DEPOSIT   ; -2.810 ; -2.810 ; Rise       ; FP_DEPOSIT      ;
; clk_in       ; FP_DEPOSIT   ; -0.684 ; -0.684 ; Rise       ; FP_DEPOSIT      ;
; not_reset    ; FP_DEPOSIT   ; -1.138 ; -1.138 ; Rise       ; FP_DEPOSIT      ;
; FP_EXAMINE   ; FP_EXAMINE   ; -0.331 ; -0.331 ; Rise       ; FP_EXAMINE      ;
; IRQ          ; FP_EXAMINE   ; -2.931 ; -2.931 ; Rise       ; FP_EXAMINE      ;
; clk_in       ; FP_EXAMINE   ; -0.811 ; -0.811 ; Rise       ; FP_EXAMINE      ;
; not_reset    ; FP_EXAMINE   ; -1.078 ; -1.078 ; Rise       ; FP_EXAMINE      ;
; HRQ          ; clk_in       ; -2.397 ; -2.397 ; Rise       ; clk_in          ;
; IRQ          ; clk_in       ; -2.676 ; -2.676 ; Rise       ; clk_in          ;
; START        ; clk_in       ; -1.519 ; -1.519 ; Rise       ; clk_in          ;
; STEP         ; clk_in       ; -1.793 ; -1.793 ; Rise       ; clk_in          ;
; clk_in       ; clk_in       ; 0.275  ; 0.275  ; Rise       ; clk_in          ;
; not_reset    ; clk_in       ; 0.703  ; 0.703  ; Rise       ; clk_in          ;
+--------------+--------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Clock to Output Times                                                             ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; HLT_indicator         ; clk_in     ; 4.191 ; 4.191 ; Rise       ; clk_in          ;
; RUN_indicator         ; clk_in     ; 4.086 ; 4.086 ; Rise       ; clk_in          ;
; mem_data_bus_in[*]    ; clk_in     ; 6.567 ; 6.567 ; Rise       ; clk_in          ;
;  mem_data_bus_in[0]   ; clk_in     ; 6.235 ; 6.235 ; Rise       ; clk_in          ;
;  mem_data_bus_in[1]   ; clk_in     ; 6.321 ; 6.321 ; Rise       ; clk_in          ;
;  mem_data_bus_in[2]   ; clk_in     ; 6.335 ; 6.335 ; Rise       ; clk_in          ;
;  mem_data_bus_in[3]   ; clk_in     ; 6.320 ; 6.320 ; Rise       ; clk_in          ;
;  mem_data_bus_in[4]   ; clk_in     ; 6.205 ; 6.205 ; Rise       ; clk_in          ;
;  mem_data_bus_in[5]   ; clk_in     ; 6.534 ; 6.534 ; Rise       ; clk_in          ;
;  mem_data_bus_in[6]   ; clk_in     ; 6.414 ; 6.414 ; Rise       ; clk_in          ;
;  mem_data_bus_in[7]   ; clk_in     ; 6.182 ; 6.182 ; Rise       ; clk_in          ;
;  mem_data_bus_in[8]   ; clk_in     ; 6.182 ; 6.182 ; Rise       ; clk_in          ;
;  mem_data_bus_in[9]   ; clk_in     ; 6.333 ; 6.333 ; Rise       ; clk_in          ;
;  mem_data_bus_in[10]  ; clk_in     ; 6.214 ; 6.214 ; Rise       ; clk_in          ;
;  mem_data_bus_in[11]  ; clk_in     ; 6.567 ; 6.567 ; Rise       ; clk_in          ;
; mem_data_bus_out[*]   ; clk_in     ; 3.580 ; 3.580 ; Rise       ; clk_in          ;
;  mem_data_bus_out[0]  ; clk_in     ; 3.401 ; 3.401 ; Rise       ; clk_in          ;
;  mem_data_bus_out[1]  ; clk_in     ; 3.580 ; 3.580 ; Rise       ; clk_in          ;
;  mem_data_bus_out[2]  ; clk_in     ; 3.422 ; 3.422 ; Rise       ; clk_in          ;
;  mem_data_bus_out[3]  ; clk_in     ; 3.503 ; 3.503 ; Rise       ; clk_in          ;
;  mem_data_bus_out[4]  ; clk_in     ; 3.516 ; 3.516 ; Rise       ; clk_in          ;
;  mem_data_bus_out[5]  ; clk_in     ; 3.338 ; 3.338 ; Rise       ; clk_in          ;
;  mem_data_bus_out[6]  ; clk_in     ; 3.365 ; 3.365 ; Rise       ; clk_in          ;
;  mem_data_bus_out[7]  ; clk_in     ; 3.480 ; 3.480 ; Rise       ; clk_in          ;
;  mem_data_bus_out[8]  ; clk_in     ; 3.268 ; 3.268 ; Rise       ; clk_in          ;
;  mem_data_bus_out[9]  ; clk_in     ; 3.344 ; 3.344 ; Rise       ; clk_in          ;
;  mem_data_bus_out[10] ; clk_in     ; 3.466 ; 3.466 ; Rise       ; clk_in          ;
;  mem_data_bus_out[11] ; clk_in     ; 3.457 ; 3.457 ; Rise       ; clk_in          ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                     ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; HLT_indicator         ; clk_in     ; 4.191 ; 4.191 ; Rise       ; clk_in          ;
; RUN_indicator         ; clk_in     ; 4.086 ; 4.086 ; Rise       ; clk_in          ;
; mem_data_bus_in[*]    ; clk_in     ; 6.182 ; 6.182 ; Rise       ; clk_in          ;
;  mem_data_bus_in[0]   ; clk_in     ; 6.235 ; 6.235 ; Rise       ; clk_in          ;
;  mem_data_bus_in[1]   ; clk_in     ; 6.321 ; 6.321 ; Rise       ; clk_in          ;
;  mem_data_bus_in[2]   ; clk_in     ; 6.335 ; 6.335 ; Rise       ; clk_in          ;
;  mem_data_bus_in[3]   ; clk_in     ; 6.320 ; 6.320 ; Rise       ; clk_in          ;
;  mem_data_bus_in[4]   ; clk_in     ; 6.205 ; 6.205 ; Rise       ; clk_in          ;
;  mem_data_bus_in[5]   ; clk_in     ; 6.534 ; 6.534 ; Rise       ; clk_in          ;
;  mem_data_bus_in[6]   ; clk_in     ; 6.414 ; 6.414 ; Rise       ; clk_in          ;
;  mem_data_bus_in[7]   ; clk_in     ; 6.182 ; 6.182 ; Rise       ; clk_in          ;
;  mem_data_bus_in[8]   ; clk_in     ; 6.182 ; 6.182 ; Rise       ; clk_in          ;
;  mem_data_bus_in[9]   ; clk_in     ; 6.333 ; 6.333 ; Rise       ; clk_in          ;
;  mem_data_bus_in[10]  ; clk_in     ; 6.214 ; 6.214 ; Rise       ; clk_in          ;
;  mem_data_bus_in[11]  ; clk_in     ; 6.567 ; 6.567 ; Rise       ; clk_in          ;
; mem_data_bus_out[*]   ; clk_in     ; 3.268 ; 3.268 ; Rise       ; clk_in          ;
;  mem_data_bus_out[0]  ; clk_in     ; 3.401 ; 3.401 ; Rise       ; clk_in          ;
;  mem_data_bus_out[1]  ; clk_in     ; 3.580 ; 3.580 ; Rise       ; clk_in          ;
;  mem_data_bus_out[2]  ; clk_in     ; 3.422 ; 3.422 ; Rise       ; clk_in          ;
;  mem_data_bus_out[3]  ; clk_in     ; 3.503 ; 3.503 ; Rise       ; clk_in          ;
;  mem_data_bus_out[4]  ; clk_in     ; 3.516 ; 3.516 ; Rise       ; clk_in          ;
;  mem_data_bus_out[5]  ; clk_in     ; 3.338 ; 3.338 ; Rise       ; clk_in          ;
;  mem_data_bus_out[6]  ; clk_in     ; 3.365 ; 3.365 ; Rise       ; clk_in          ;
;  mem_data_bus_out[7]  ; clk_in     ; 3.480 ; 3.480 ; Rise       ; clk_in          ;
;  mem_data_bus_out[8]  ; clk_in     ; 3.268 ; 3.268 ; Rise       ; clk_in          ;
;  mem_data_bus_out[9]  ; clk_in     ; 3.344 ; 3.344 ; Rise       ; clk_in          ;
;  mem_data_bus_out[10] ; clk_in     ; 3.466 ; 3.466 ; Rise       ; clk_in          ;
;  mem_data_bus_out[11] ; clk_in     ; 3.457 ; 3.457 ; Rise       ; clk_in          ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                               ;
+------------------+-----------+---------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack ; -20.604   ; -0.748  ; -17.729  ; -1.102  ; -2.064              ;
;  FP_ADDR_LOAD    ; -7.987    ; 0.330   ; N/A      ; N/A     ; -1.631              ;
;  FP_DEPOSIT      ; -7.665    ; 0.313   ; N/A      ; N/A     ; -1.631              ;
;  FP_EXAMINE      ; -8.262    ; 0.331   ; N/A      ; N/A     ; -1.631              ;
;  clk_in          ; -20.604   ; -0.748  ; -17.729  ; -1.102  ; -2.064              ;
; Design-wide TNS  ; -1184.492 ; -10.684 ; -26.991  ; -2.04   ; -699.866            ;
;  FP_ADDR_LOAD    ; -7.987    ; 0.000   ; N/A      ; N/A     ; -1.631              ;
;  FP_DEPOSIT      ; -7.665    ; 0.000   ; N/A      ; N/A     ; -1.631              ;
;  FP_EXAMINE      ; -8.262    ; 0.000   ; N/A      ; N/A     ; -1.631              ;
;  clk_in          ; -1160.578 ; -10.684 ; -26.991  ; -2.040  ; -694.973            ;
+------------------+-----------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+--------------+--------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+--------------+--------+--------+------------+-----------------+
; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 2.212  ; 2.212  ; Rise       ; FP_ADDR_LOAD    ;
; IRQ          ; FP_ADDR_LOAD ; 9.882  ; 9.882  ; Rise       ; FP_ADDR_LOAD    ;
; clk_in       ; FP_ADDR_LOAD ; 3.716  ; 3.716  ; Rise       ; FP_ADDR_LOAD    ;
; not_reset    ; FP_ADDR_LOAD ; 5.339  ; 5.339  ; Rise       ; FP_ADDR_LOAD    ;
; FP_DEPOSIT   ; FP_DEPOSIT   ; 2.210  ; 2.210  ; Rise       ; FP_DEPOSIT      ;
; IRQ          ; FP_DEPOSIT   ; 9.560  ; 9.560  ; Rise       ; FP_DEPOSIT      ;
; clk_in       ; FP_DEPOSIT   ; 3.394  ; 3.394  ; Rise       ; FP_DEPOSIT      ;
; not_reset    ; FP_DEPOSIT   ; 4.541  ; 4.541  ; Rise       ; FP_DEPOSIT      ;
; FP_EXAMINE   ; FP_EXAMINE   ; 2.500  ; 2.500  ; Rise       ; FP_EXAMINE      ;
; IRQ          ; FP_EXAMINE   ; 10.157 ; 10.157 ; Rise       ; FP_EXAMINE      ;
; clk_in       ; FP_EXAMINE   ; 3.991  ; 3.991  ; Rise       ; FP_EXAMINE      ;
; not_reset    ; FP_EXAMINE   ; 4.699  ; 4.699  ; Rise       ; FP_EXAMINE      ;
; HRQ          ; clk_in       ; 5.834  ; 5.834  ; Rise       ; clk_in          ;
; IRQ          ; clk_in       ; 22.889 ; 22.889 ; Rise       ; clk_in          ;
; START        ; clk_in       ; 3.138  ; 3.138  ; Rise       ; clk_in          ;
; STEP         ; clk_in       ; 3.983  ; 3.983  ; Rise       ; clk_in          ;
; clk_in       ; clk_in       ; 6.500  ; 6.500  ; Rise       ; clk_in          ;
; not_reset    ; clk_in       ; 7.253  ; 7.253  ; Rise       ; clk_in          ;
+--------------+--------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+--------------+--------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+--------------+--------+--------+------------+-----------------+
; FP_ADDR_LOAD ; FP_ADDR_LOAD ; -0.330 ; -0.330 ; Rise       ; FP_ADDR_LOAD    ;
; IRQ          ; FP_ADDR_LOAD ; -2.943 ; -2.943 ; Rise       ; FP_ADDR_LOAD    ;
; clk_in       ; FP_ADDR_LOAD ; -0.814 ; -0.814 ; Rise       ; FP_ADDR_LOAD    ;
; not_reset    ; FP_ADDR_LOAD ; -1.409 ; -1.409 ; Rise       ; FP_ADDR_LOAD    ;
; FP_DEPOSIT   ; FP_DEPOSIT   ; -0.313 ; -0.313 ; Rise       ; FP_DEPOSIT      ;
; IRQ          ; FP_DEPOSIT   ; -2.810 ; -2.810 ; Rise       ; FP_DEPOSIT      ;
; clk_in       ; FP_DEPOSIT   ; -0.684 ; -0.684 ; Rise       ; FP_DEPOSIT      ;
; not_reset    ; FP_DEPOSIT   ; -1.138 ; -1.138 ; Rise       ; FP_DEPOSIT      ;
; FP_EXAMINE   ; FP_EXAMINE   ; -0.331 ; -0.331 ; Rise       ; FP_EXAMINE      ;
; IRQ          ; FP_EXAMINE   ; -2.931 ; -2.931 ; Rise       ; FP_EXAMINE      ;
; clk_in       ; FP_EXAMINE   ; -0.811 ; -0.811 ; Rise       ; FP_EXAMINE      ;
; not_reset    ; FP_EXAMINE   ; -1.078 ; -1.078 ; Rise       ; FP_EXAMINE      ;
; HRQ          ; clk_in       ; -2.397 ; -2.397 ; Rise       ; clk_in          ;
; IRQ          ; clk_in       ; -2.676 ; -2.676 ; Rise       ; clk_in          ;
; START        ; clk_in       ; -1.519 ; -1.519 ; Rise       ; clk_in          ;
; STEP         ; clk_in       ; -1.793 ; -1.793 ; Rise       ; clk_in          ;
; clk_in       ; clk_in       ; 0.275  ; 0.275  ; Rise       ; clk_in          ;
; not_reset    ; clk_in       ; 1.438  ; 1.438  ; Rise       ; clk_in          ;
+--------------+--------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Clock to Output Times                                                               ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; HLT_indicator         ; clk_in     ; 9.699  ; 9.699  ; Rise       ; clk_in          ;
; RUN_indicator         ; clk_in     ; 10.333 ; 10.333 ; Rise       ; clk_in          ;
; mem_data_bus_in[*]    ; clk_in     ; 14.266 ; 14.266 ; Rise       ; clk_in          ;
;  mem_data_bus_in[0]   ; clk_in     ; 13.293 ; 13.293 ; Rise       ; clk_in          ;
;  mem_data_bus_in[1]   ; clk_in     ; 13.598 ; 13.598 ; Rise       ; clk_in          ;
;  mem_data_bus_in[2]   ; clk_in     ; 13.576 ; 13.576 ; Rise       ; clk_in          ;
;  mem_data_bus_in[3]   ; clk_in     ; 13.560 ; 13.560 ; Rise       ; clk_in          ;
;  mem_data_bus_in[4]   ; clk_in     ; 13.424 ; 13.424 ; Rise       ; clk_in          ;
;  mem_data_bus_in[5]   ; clk_in     ; 14.186 ; 14.186 ; Rise       ; clk_in          ;
;  mem_data_bus_in[6]   ; clk_in     ; 13.878 ; 13.878 ; Rise       ; clk_in          ;
;  mem_data_bus_in[7]   ; clk_in     ; 13.379 ; 13.379 ; Rise       ; clk_in          ;
;  mem_data_bus_in[8]   ; clk_in     ; 13.373 ; 13.373 ; Rise       ; clk_in          ;
;  mem_data_bus_in[9]   ; clk_in     ; 13.609 ; 13.609 ; Rise       ; clk_in          ;
;  mem_data_bus_in[10]  ; clk_in     ; 13.432 ; 13.432 ; Rise       ; clk_in          ;
;  mem_data_bus_in[11]  ; clk_in     ; 14.266 ; 14.266 ; Rise       ; clk_in          ;
; mem_data_bus_out[*]   ; clk_in     ; 8.584  ; 8.584  ; Rise       ; clk_in          ;
;  mem_data_bus_out[0]  ; clk_in     ; 8.280  ; 8.280  ; Rise       ; clk_in          ;
;  mem_data_bus_out[1]  ; clk_in     ; 8.584  ; 8.584  ; Rise       ; clk_in          ;
;  mem_data_bus_out[2]  ; clk_in     ; 8.125  ; 8.125  ; Rise       ; clk_in          ;
;  mem_data_bus_out[3]  ; clk_in     ; 8.389  ; 8.389  ; Rise       ; clk_in          ;
;  mem_data_bus_out[4]  ; clk_in     ; 8.403  ; 8.403  ; Rise       ; clk_in          ;
;  mem_data_bus_out[5]  ; clk_in     ; 7.910  ; 7.910  ; Rise       ; clk_in          ;
;  mem_data_bus_out[6]  ; clk_in     ; 7.944  ; 7.944  ; Rise       ; clk_in          ;
;  mem_data_bus_out[7]  ; clk_in     ; 8.475  ; 8.475  ; Rise       ; clk_in          ;
;  mem_data_bus_out[8]  ; clk_in     ; 7.911  ; 7.911  ; Rise       ; clk_in          ;
;  mem_data_bus_out[9]  ; clk_in     ; 8.086  ; 8.086  ; Rise       ; clk_in          ;
;  mem_data_bus_out[10] ; clk_in     ; 8.440  ; 8.440  ; Rise       ; clk_in          ;
;  mem_data_bus_out[11] ; clk_in     ; 8.228  ; 8.228  ; Rise       ; clk_in          ;
+-----------------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                     ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; HLT_indicator         ; clk_in     ; 4.191 ; 4.191 ; Rise       ; clk_in          ;
; RUN_indicator         ; clk_in     ; 4.086 ; 4.086 ; Rise       ; clk_in          ;
; mem_data_bus_in[*]    ; clk_in     ; 6.182 ; 6.182 ; Rise       ; clk_in          ;
;  mem_data_bus_in[0]   ; clk_in     ; 6.235 ; 6.235 ; Rise       ; clk_in          ;
;  mem_data_bus_in[1]   ; clk_in     ; 6.321 ; 6.321 ; Rise       ; clk_in          ;
;  mem_data_bus_in[2]   ; clk_in     ; 6.335 ; 6.335 ; Rise       ; clk_in          ;
;  mem_data_bus_in[3]   ; clk_in     ; 6.320 ; 6.320 ; Rise       ; clk_in          ;
;  mem_data_bus_in[4]   ; clk_in     ; 6.205 ; 6.205 ; Rise       ; clk_in          ;
;  mem_data_bus_in[5]   ; clk_in     ; 6.534 ; 6.534 ; Rise       ; clk_in          ;
;  mem_data_bus_in[6]   ; clk_in     ; 6.414 ; 6.414 ; Rise       ; clk_in          ;
;  mem_data_bus_in[7]   ; clk_in     ; 6.182 ; 6.182 ; Rise       ; clk_in          ;
;  mem_data_bus_in[8]   ; clk_in     ; 6.182 ; 6.182 ; Rise       ; clk_in          ;
;  mem_data_bus_in[9]   ; clk_in     ; 6.333 ; 6.333 ; Rise       ; clk_in          ;
;  mem_data_bus_in[10]  ; clk_in     ; 6.214 ; 6.214 ; Rise       ; clk_in          ;
;  mem_data_bus_in[11]  ; clk_in     ; 6.567 ; 6.567 ; Rise       ; clk_in          ;
; mem_data_bus_out[*]   ; clk_in     ; 3.268 ; 3.268 ; Rise       ; clk_in          ;
;  mem_data_bus_out[0]  ; clk_in     ; 3.401 ; 3.401 ; Rise       ; clk_in          ;
;  mem_data_bus_out[1]  ; clk_in     ; 3.580 ; 3.580 ; Rise       ; clk_in          ;
;  mem_data_bus_out[2]  ; clk_in     ; 3.422 ; 3.422 ; Rise       ; clk_in          ;
;  mem_data_bus_out[3]  ; clk_in     ; 3.503 ; 3.503 ; Rise       ; clk_in          ;
;  mem_data_bus_out[4]  ; clk_in     ; 3.516 ; 3.516 ; Rise       ; clk_in          ;
;  mem_data_bus_out[5]  ; clk_in     ; 3.338 ; 3.338 ; Rise       ; clk_in          ;
;  mem_data_bus_out[6]  ; clk_in     ; 3.365 ; 3.365 ; Rise       ; clk_in          ;
;  mem_data_bus_out[7]  ; clk_in     ; 3.480 ; 3.480 ; Rise       ; clk_in          ;
;  mem_data_bus_out[8]  ; clk_in     ; 3.268 ; 3.268 ; Rise       ; clk_in          ;
;  mem_data_bus_out[9]  ; clk_in     ; 3.344 ; 3.344 ; Rise       ; clk_in          ;
;  mem_data_bus_out[10] ; clk_in     ; 3.466 ; 3.466 ; Rise       ; clk_in          ;
;  mem_data_bus_out[11] ; clk_in     ; 3.457 ; 3.457 ; Rise       ; clk_in          ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Setup Transfers                                                         ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; clk_in       ; clk_in       ; 1338381  ; 86       ; 0        ; 0        ;
; FP_ADDR_LOAD ; clk_in       ; 84       ; 0        ; 0        ; 0        ;
; FP_DEPOSIT   ; clk_in       ; 84       ; 0        ; 0        ; 0        ;
; FP_EXAMINE   ; clk_in       ; 84       ; 0        ; 0        ; 0        ;
; clk_in       ; FP_ADDR_LOAD ; 50       ; 2        ; 0        ; 0        ;
; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 5        ; 1        ; 0        ; 0        ;
; FP_DEPOSIT   ; FP_ADDR_LOAD ; 2        ; 0        ; 0        ; 0        ;
; FP_EXAMINE   ; FP_ADDR_LOAD ; 2        ; 0        ; 0        ; 0        ;
; clk_in       ; FP_DEPOSIT   ; 50       ; 2        ; 0        ; 0        ;
; FP_ADDR_LOAD ; FP_DEPOSIT   ; 2        ; 0        ; 0        ; 0        ;
; FP_DEPOSIT   ; FP_DEPOSIT   ; 5        ; 1        ; 0        ; 0        ;
; FP_EXAMINE   ; FP_DEPOSIT   ; 2        ; 0        ; 0        ; 0        ;
; clk_in       ; FP_EXAMINE   ; 50       ; 2        ; 0        ; 0        ;
; FP_ADDR_LOAD ; FP_EXAMINE   ; 2        ; 0        ; 0        ; 0        ;
; FP_DEPOSIT   ; FP_EXAMINE   ; 2        ; 0        ; 0        ; 0        ;
; FP_EXAMINE   ; FP_EXAMINE   ; 5        ; 1        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------+
; Hold Transfers                                                          ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; clk_in       ; clk_in       ; 1338381  ; 86       ; 0        ; 0        ;
; FP_ADDR_LOAD ; clk_in       ; 84       ; 0        ; 0        ; 0        ;
; FP_DEPOSIT   ; clk_in       ; 84       ; 0        ; 0        ; 0        ;
; FP_EXAMINE   ; clk_in       ; 84       ; 0        ; 0        ; 0        ;
; clk_in       ; FP_ADDR_LOAD ; 50       ; 2        ; 0        ; 0        ;
; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 5        ; 1        ; 0        ; 0        ;
; FP_DEPOSIT   ; FP_ADDR_LOAD ; 2        ; 0        ; 0        ; 0        ;
; FP_EXAMINE   ; FP_ADDR_LOAD ; 2        ; 0        ; 0        ; 0        ;
; clk_in       ; FP_DEPOSIT   ; 50       ; 2        ; 0        ; 0        ;
; FP_ADDR_LOAD ; FP_DEPOSIT   ; 2        ; 0        ; 0        ; 0        ;
; FP_DEPOSIT   ; FP_DEPOSIT   ; 5        ; 1        ; 0        ; 0        ;
; FP_EXAMINE   ; FP_DEPOSIT   ; 2        ; 0        ; 0        ; 0        ;
; clk_in       ; FP_EXAMINE   ; 50       ; 2        ; 0        ; 0        ;
; FP_ADDR_LOAD ; FP_EXAMINE   ; 2        ; 0        ; 0        ; 0        ;
; FP_DEPOSIT   ; FP_EXAMINE   ; 2        ; 0        ; 0        ; 0        ;
; FP_EXAMINE   ; FP_EXAMINE   ; 5        ; 1        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Recovery Transfers                                                  ;
+--------------+----------+----------+----------+----------+----------+
; From Clock   ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+----------+----------+----------+----------+----------+
; clk_in       ; clk_in   ; 0        ; 0        ; 26404    ; 2        ;
; FP_ADDR_LOAD ; clk_in   ; 0        ; 0        ; 2        ; 0        ;
; FP_DEPOSIT   ; clk_in   ; 0        ; 0        ; 2        ; 0        ;
; FP_EXAMINE   ; clk_in   ; 0        ; 0        ; 2        ; 0        ;
+--------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Removal Transfers                                                   ;
+--------------+----------+----------+----------+----------+----------+
; From Clock   ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+----------+----------+----------+----------+----------+
; clk_in       ; clk_in   ; 0        ; 0        ; 26404    ; 2        ;
; FP_ADDR_LOAD ; clk_in   ; 0        ; 0        ; 2        ; 0        ;
; FP_DEPOSIT   ; clk_in   ; 0        ; 0        ; 2        ; 0        ;
; FP_EXAMINE   ; clk_in   ; 0        ; 0        ; 2        ; 0        ;
+--------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 130   ; 130  ;
; Unconstrained Output Ports      ; 26    ; 26   ;
; Unconstrained Output Port Paths ; 158   ; 158  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Jan 20 19:51:03 2017
Info: Command: quartus_sta system -c system
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 69 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'system.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_in clk_in
    Info (332105): create_clock -period 1.000 -name FP_ADDR_LOAD FP_ADDR_LOAD
    Info (332105): create_clock -period 1.000 -name FP_EXAMINE FP_EXAMINE
    Info (332105): create_clock -period 1.000 -name FP_DEPOSIT FP_DEPOSIT
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_11|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_11|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_11|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_11|nand_1|output~1|datab"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_11|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_11|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_4|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_4|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_1|output~1|datab"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_0|nand_1|output~1|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_3_3|output~0|dataa"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_3_3|output~0|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_1|output~1|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_3_3|output~0|datad"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_3_3|output~0|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_1|output~1|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_10|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_10|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_10|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_10|nand_1|output~1|datab"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_10|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_10|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~4|combout"
    Warning (332126): Node "cpu|register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~4|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_8|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_8|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_8|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_8|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_8|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_8|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_7|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_7|nand_1|output~1|dataa"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_7|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_7|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_6|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_6|nand_1|output~1|datad"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_6|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_6|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_6|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_6|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_3|nand_1|output~1|datab"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_3|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_2|nand_1|output~1|datad"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_2|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_1|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_1|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_1|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_1|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_2|nand_1|output~1|datad"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_2|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_3|nand_1|output~1|datab"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_3|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_4|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_4|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_5|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_5|nand_1|output~1|datab"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_5|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_5|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 7 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_0|nand_1|output~5|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_0|nand_1|output~4|datad"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_0|nand_1|output~4|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_0|nand_1|output~5|dataa"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_0|nand_1|output~2|datab"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_0|nand_1|output~5|datab"
Warning (332125): Found combinational loop of 7 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_1|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_1|nand_1|output~2|datab"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_1|nand_1|output~3|datab"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_1|nand_1|output~1|datab"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_1|nand_1|output~3|datac"
Warning (332125): Found combinational loop of 6 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_2|nand_3_3|output~0|datad"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_2|nand_3_3|output~0|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_2|nand_3_3|output~1|dataa"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_2|nand_3_3|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_2|nand_1|output~1|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_5|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_5|nand_1|output~1|datad"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_5|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_5|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_5|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_5|nand_1|output~3|datac"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_5|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_5|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_11|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_11|nand_1|output~1|dataa"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_11|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_11|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_0|nand_1|output~1|datab"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_0|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_0|nand_1|output~1|datad"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_0|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 13 nodes
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~8|combout"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~1|datab"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~8|dataa"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~4|datac"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~4|combout"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~5|datab"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~5|combout"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~6|dataa"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~6|combout"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~7|datac"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~7|combout"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~8|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_6|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_6|nand_1|output~3|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_7|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_7|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_7|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_7|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_7|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_7|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_7|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_7|nand_1|output~3|datac"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_8|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_8|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|datab"
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_9|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_9|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_10|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_10|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_10|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_10|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_1|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_1|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_0|nand_1|output~1|datad"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_0|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~1|dataa"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_9|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_9|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_9|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_9|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_8|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_8|nand_1|output~1|datad"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_8|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_8|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_10|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_10|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_4|nand_1|output~1|datad"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_4|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~1|datad"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_2|nand_1|output~1|datad"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_2|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~1|datac"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_3|output~1|datac"
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_3|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~1|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_3_3|output~1|datad"
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_3_3|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~1|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~1|datad"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~3|combout"
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~3|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_9|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_9|nand_1|output~3|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_9|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_9|nand_1|output~1|datad"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_9|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_9|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_3|nand_1|output~1|dataa"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_3|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~1|datad"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~0|combout"
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~0|datac"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_3_3|output~0|datac"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_3_3|output~0|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_1|output~1|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_6|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_6|nand_1|output~1|dataa"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_6|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_6|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_11|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_11|nand_1|output~3|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_4|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_4|nand_1|output~3|datab"
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -20.604
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -20.604     -1160.578 clk_in 
    Info (332119):    -8.262        -8.262 FP_EXAMINE 
    Info (332119):    -7.987        -7.987 FP_ADDR_LOAD 
    Info (332119):    -7.665        -7.665 FP_DEPOSIT 
Info (332146): Worst-case hold slack is -0.748
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.748        -2.117 clk_in 
    Info (332119):     0.973         0.000 FP_DEPOSIT 
    Info (332119):     1.003         0.000 FP_EXAMINE 
    Info (332119):     1.006         0.000 FP_ADDR_LOAD 
Info (332146): Worst-case recovery slack is -17.729
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -17.729       -26.991 clk_in 
Info (332146): Worst-case removal slack is -1.102
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.102        -2.040 clk_in 
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064      -694.973 clk_in 
    Info (332119):    -1.631        -1.631 FP_ADDR_LOAD 
    Info (332119):    -1.631        -1.631 FP_DEPOSIT 
    Info (332119):    -1.631        -1.631 FP_EXAMINE 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.217
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.217      -305.706 clk_in 
    Info (332119):    -2.092        -2.092 FP_EXAMINE 
    Info (332119):    -2.008        -2.008 FP_ADDR_LOAD 
    Info (332119):    -1.876        -1.876 FP_DEPOSIT 
Info (332146): Worst-case hold slack is -0.690
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.690       -10.684 clk_in 
    Info (332119):     0.313         0.000 FP_DEPOSIT 
    Info (332119):     0.330         0.000 FP_ADDR_LOAD 
    Info (332119):     0.331         0.000 FP_EXAMINE 
Info (332146): Worst-case recovery slack is -5.556
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.556        -8.290 clk_in 
Info (332146): Worst-case removal slack is -0.373
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.373        -0.632 clk_in 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -673.222 clk_in 
    Info (332119):    -1.380        -1.380 FP_ADDR_LOAD 
    Info (332119):    -1.380        -1.380 FP_DEPOSIT 
    Info (332119):    -1.380        -1.380 FP_EXAMINE 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 307 warnings
    Info: Peak virtual memory: 596 megabytes
    Info: Processing ended: Fri Jan 20 19:51:05 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


