Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Oct 17 00:39:35 2025
| Host         : Peter-PC_Rig running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file i2c_system_top_timing_summary_routed.rpt -pb i2c_system_top_timing_summary_routed.pb -rpx i2c_system_top_timing_summary_routed.rpx -warn_on_violation
| Design       : i2c_system_top
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  61          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (24)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (24)
-------------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.596        0.000                      0                 2929        0.025        0.000                      0                 2929        3.750        0.000                       0                  1310  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk_fpga_0   {0.000 5.000}        10.000          100.000         
clk_fpga_1   {0.000 162.500}      325.000         3.077           
sys_clk_pin  {0.000 4.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.596        0.000                      0                 2929        0.025        0.000                      0                 2929        3.750        0.000                       0                  1310  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.596ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.224ns  (logic 2.712ns (37.541%)  route 4.512ns (62.459%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 13.250 - 10.000 ) 
    Source Clock Delay      (SCD):    3.687ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.726     3.687    <hidden>
    SLICE_X0Y45          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.478     4.165 f  <hidden>
                         net (fo=8, routed)           0.861     5.025    <hidden>
    SLICE_X2Y44          LUT2 (Prop_lut2_I0_O)        0.321     5.346 f  <hidden>
                         net (fo=2, routed)           0.824     6.170    <hidden>
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.326     6.496 r  <hidden>
                         net (fo=3, routed)           0.673     7.169    <hidden>
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.124     7.293 r  <hidden>
                         net (fo=1, routed)           0.000     7.293    <hidden>
    SLICE_X3Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.843 r  <hidden>
                         net (fo=1, routed)           0.000     7.843    <hidden>
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.082 r  <hidden>
                         net (fo=1, routed)           0.541     8.624    <hidden>
    SLICE_X5Y46          LUT4 (Prop_lut4_I0_O)        0.302     8.926 f  <hidden>
                         net (fo=1, routed)           0.574     9.500    <hidden>
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124     9.624 f  <hidden>
                         net (fo=1, routed)           0.403    10.027    <hidden>
    SLICE_X5Y46          LUT4 (Prop_lut4_I3_O)        0.124    10.151 r  <hidden>
                         net (fo=12, routed)          0.636    10.787    <hidden>
    SLICE_X2Y45          LUT5 (Prop_lut5_I1_O)        0.124    10.911 r  <hidden>
                         net (fo=1, routed)           0.000    10.911    <hidden>
    SLICE_X2Y45          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.554    13.250    <hidden>
    SLICE_X2Y45          FDRE                                         r  <hidden>
                         clock pessimism              0.380    13.630    
                         clock uncertainty           -0.154    13.476    
    SLICE_X2Y45          FDRE (Setup_fdre_C_D)        0.031    13.507    <hidden>
  -------------------------------------------------------------------
                         required time                         13.507    
                         arrival time                         -10.911    
  -------------------------------------------------------------------
                         slack                                  2.596    

Slack (MET) :             2.608ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.210ns  (logic 2.712ns (37.614%)  route 4.498ns (62.386%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 13.250 - 10.000 ) 
    Source Clock Delay      (SCD):    3.687ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.726     3.687    <hidden>
    SLICE_X0Y45          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.478     4.165 f  <hidden>
                         net (fo=8, routed)           0.861     5.025    <hidden>
    SLICE_X2Y44          LUT2 (Prop_lut2_I0_O)        0.321     5.346 f  <hidden>
                         net (fo=2, routed)           0.824     6.170    <hidden>
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.326     6.496 r  <hidden>
                         net (fo=3, routed)           0.673     7.169    <hidden>
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.124     7.293 r  <hidden>
                         net (fo=1, routed)           0.000     7.293    <hidden>
    SLICE_X3Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.843 r  <hidden>
                         net (fo=1, routed)           0.000     7.843    <hidden>
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.082 r  <hidden>
                         net (fo=1, routed)           0.541     8.624    <hidden>
    SLICE_X5Y46          LUT4 (Prop_lut4_I0_O)        0.302     8.926 f  <hidden>
                         net (fo=1, routed)           0.574     9.500    <hidden>
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124     9.624 f  <hidden>
                         net (fo=1, routed)           0.403    10.027    <hidden>
    SLICE_X5Y46          LUT4 (Prop_lut4_I3_O)        0.124    10.151 r  <hidden>
                         net (fo=12, routed)          0.622    10.773    <hidden>
    SLICE_X2Y45          LUT5 (Prop_lut5_I1_O)        0.124    10.897 r  <hidden>
                         net (fo=1, routed)           0.000    10.897    <hidden>
    SLICE_X2Y45          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.554    13.250    <hidden>
    SLICE_X2Y45          FDRE                                         r  <hidden>
                         clock pessimism              0.380    13.630    
                         clock uncertainty           -0.154    13.476    
    SLICE_X2Y45          FDRE (Setup_fdre_C_D)        0.029    13.505    <hidden>
  -------------------------------------------------------------------
                         required time                         13.505    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                  2.608    

Slack (MET) :             2.628ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.242ns  (logic 2.712ns (37.448%)  route 4.530ns (62.552%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 13.250 - 10.000 ) 
    Source Clock Delay      (SCD):    3.687ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.726     3.687    <hidden>
    SLICE_X0Y45          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.478     4.165 f  <hidden>
                         net (fo=8, routed)           0.861     5.025    <hidden>
    SLICE_X2Y44          LUT2 (Prop_lut2_I0_O)        0.321     5.346 f  <hidden>
                         net (fo=2, routed)           0.824     6.170    <hidden>
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.326     6.496 r  <hidden>
                         net (fo=3, routed)           0.673     7.169    <hidden>
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.124     7.293 r  <hidden>
                         net (fo=1, routed)           0.000     7.293    <hidden>
    SLICE_X3Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.843 r  <hidden>
                         net (fo=1, routed)           0.000     7.843    <hidden>
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.082 r  <hidden>
                         net (fo=1, routed)           0.541     8.624    <hidden>
    SLICE_X5Y46          LUT4 (Prop_lut4_I0_O)        0.302     8.926 f  <hidden>
                         net (fo=1, routed)           0.574     9.500    <hidden>
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124     9.624 f  <hidden>
                         net (fo=1, routed)           0.403    10.027    <hidden>
    SLICE_X5Y46          LUT4 (Prop_lut4_I3_O)        0.124    10.151 r  <hidden>
                         net (fo=12, routed)          0.654    10.805    <hidden>
    SLICE_X4Y44          LUT5 (Prop_lut5_I1_O)        0.124    10.929 r  <hidden>
                         net (fo=1, routed)           0.000    10.929    <hidden>
    SLICE_X4Y44          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.554    13.250    <hidden>
    SLICE_X4Y44          FDRE                                         r  <hidden>
                         clock pessimism              0.380    13.630    
                         clock uncertainty           -0.154    13.476    
    SLICE_X4Y44          FDRE (Setup_fdre_C_D)        0.081    13.557    <hidden>
  -------------------------------------------------------------------
                         required time                         13.557    
                         arrival time                         -10.929    
  -------------------------------------------------------------------
                         slack                                  2.628    

Slack (MET) :             2.634ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.187ns  (logic 2.712ns (37.736%)  route 4.475ns (62.264%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.205ns = ( 13.205 - 10.000 ) 
    Source Clock Delay      (SCD):    3.687ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.726     3.687    <hidden>
    SLICE_X0Y45          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.478     4.165 f  <hidden>
                         net (fo=8, routed)           0.861     5.025    <hidden>
    SLICE_X2Y44          LUT2 (Prop_lut2_I0_O)        0.321     5.346 f  <hidden>
                         net (fo=2, routed)           0.824     6.170    <hidden>
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.326     6.496 r  <hidden>
                         net (fo=3, routed)           0.673     7.169    <hidden>
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.124     7.293 r  <hidden>
                         net (fo=1, routed)           0.000     7.293    <hidden>
    SLICE_X3Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.843 r  <hidden>
                         net (fo=1, routed)           0.000     7.843    <hidden>
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.082 r  <hidden>
                         net (fo=1, routed)           0.541     8.624    <hidden>
    SLICE_X5Y46          LUT4 (Prop_lut4_I0_O)        0.302     8.926 f  <hidden>
                         net (fo=1, routed)           0.574     9.500    <hidden>
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124     9.624 f  <hidden>
                         net (fo=1, routed)           0.403    10.027    <hidden>
    SLICE_X5Y46          LUT4 (Prop_lut4_I3_O)        0.124    10.151 r  <hidden>
                         net (fo=12, routed)          0.598    10.750    <hidden>
    SLICE_X6Y45          LUT5 (Prop_lut5_I1_O)        0.124    10.874 r  <hidden>
                         net (fo=1, routed)           0.000    10.874    <hidden>
    SLICE_X6Y45          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.509    13.205    <hidden>
    SLICE_X6Y45          FDRE                                         r  <hidden>
                         clock pessimism              0.380    13.585    
                         clock uncertainty           -0.154    13.431    
    SLICE_X6Y45          FDRE (Setup_fdre_C_D)        0.077    13.508    <hidden>
  -------------------------------------------------------------------
                         required time                         13.508    
                         arrival time                         -10.874    
  -------------------------------------------------------------------
                         slack                                  2.634    

Slack (MET) :             2.641ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.184ns  (logic 2.712ns (37.751%)  route 4.472ns (62.249%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.205ns = ( 13.205 - 10.000 ) 
    Source Clock Delay      (SCD):    3.687ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.726     3.687    <hidden>
    SLICE_X0Y45          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.478     4.165 f  <hidden>
                         net (fo=8, routed)           0.861     5.025    <hidden>
    SLICE_X2Y44          LUT2 (Prop_lut2_I0_O)        0.321     5.346 f  <hidden>
                         net (fo=2, routed)           0.824     6.170    <hidden>
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.326     6.496 r  <hidden>
                         net (fo=3, routed)           0.673     7.169    <hidden>
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.124     7.293 r  <hidden>
                         net (fo=1, routed)           0.000     7.293    <hidden>
    SLICE_X3Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.843 r  <hidden>
                         net (fo=1, routed)           0.000     7.843    <hidden>
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.082 r  <hidden>
                         net (fo=1, routed)           0.541     8.624    <hidden>
    SLICE_X5Y46          LUT4 (Prop_lut4_I0_O)        0.302     8.926 f  <hidden>
                         net (fo=1, routed)           0.574     9.500    <hidden>
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124     9.624 f  <hidden>
                         net (fo=1, routed)           0.403    10.027    <hidden>
    SLICE_X5Y46          LUT4 (Prop_lut4_I3_O)        0.124    10.151 r  <hidden>
                         net (fo=12, routed)          0.595    10.747    <hidden>
    SLICE_X6Y45          LUT5 (Prop_lut5_I1_O)        0.124    10.871 r  <hidden>
                         net (fo=1, routed)           0.000    10.871    <hidden>
    SLICE_X6Y45          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.509    13.205    <hidden>
    SLICE_X6Y45          FDRE                                         r  <hidden>
                         clock pessimism              0.380    13.585    
                         clock uncertainty           -0.154    13.431    
    SLICE_X6Y45          FDRE (Setup_fdre_C_D)        0.081    13.512    <hidden>
  -------------------------------------------------------------------
                         required time                         13.512    
                         arrival time                         -10.871    
  -------------------------------------------------------------------
                         slack                                  2.641    

Slack (MET) :             2.662ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.203ns  (logic 2.712ns (37.649%)  route 4.491ns (62.351%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 13.250 - 10.000 ) 
    Source Clock Delay      (SCD):    3.687ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.726     3.687    <hidden>
    SLICE_X0Y45          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.478     4.165 f  <hidden>
                         net (fo=8, routed)           0.861     5.025    <hidden>
    SLICE_X2Y44          LUT2 (Prop_lut2_I0_O)        0.321     5.346 f  <hidden>
                         net (fo=2, routed)           0.824     6.170    <hidden>
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.326     6.496 r  <hidden>
                         net (fo=3, routed)           0.673     7.169    <hidden>
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.124     7.293 r  <hidden>
                         net (fo=1, routed)           0.000     7.293    <hidden>
    SLICE_X3Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.843 r  <hidden>
                         net (fo=1, routed)           0.000     7.843    <hidden>
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.082 r  <hidden>
                         net (fo=1, routed)           0.541     8.624    <hidden>
    SLICE_X5Y46          LUT4 (Prop_lut4_I0_O)        0.302     8.926 f  <hidden>
                         net (fo=1, routed)           0.574     9.500    <hidden>
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124     9.624 f  <hidden>
                         net (fo=1, routed)           0.403    10.027    <hidden>
    SLICE_X5Y46          LUT4 (Prop_lut4_I3_O)        0.124    10.151 r  <hidden>
                         net (fo=12, routed)          0.615    10.766    <hidden>
    SLICE_X4Y44          LUT5 (Prop_lut5_I1_O)        0.124    10.890 r  <hidden>
                         net (fo=1, routed)           0.000    10.890    <hidden>
    SLICE_X4Y44          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.554    13.250    <hidden>
    SLICE_X4Y44          FDRE                                         r  <hidden>
                         clock pessimism              0.380    13.630    
                         clock uncertainty           -0.154    13.476    
    SLICE_X4Y44          FDRE (Setup_fdre_C_D)        0.077    13.553    <hidden>
  -------------------------------------------------------------------
                         required time                         13.553    
                         arrival time                         -10.890    
  -------------------------------------------------------------------
                         slack                                  2.662    

Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.082ns  (logic 2.712ns (38.292%)  route 4.370ns (61.708%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 13.251 - 10.000 ) 
    Source Clock Delay      (SCD):    3.687ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.726     3.687    <hidden>
    SLICE_X0Y45          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.478     4.165 f  <hidden>
                         net (fo=8, routed)           0.861     5.025    <hidden>
    SLICE_X2Y44          LUT2 (Prop_lut2_I0_O)        0.321     5.346 f  <hidden>
                         net (fo=2, routed)           0.824     6.170    <hidden>
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.326     6.496 r  <hidden>
                         net (fo=3, routed)           0.673     7.169    <hidden>
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.124     7.293 r  <hidden>
                         net (fo=1, routed)           0.000     7.293    <hidden>
    SLICE_X3Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.843 r  <hidden>
                         net (fo=1, routed)           0.000     7.843    <hidden>
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.082 r  <hidden>
                         net (fo=1, routed)           0.541     8.624    <hidden>
    SLICE_X5Y46          LUT4 (Prop_lut4_I0_O)        0.302     8.926 f  <hidden>
                         net (fo=1, routed)           0.574     9.500    <hidden>
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124     9.624 f  <hidden>
                         net (fo=1, routed)           0.403    10.027    <hidden>
    SLICE_X5Y46          LUT4 (Prop_lut4_I3_O)        0.124    10.151 r  <hidden>
                         net (fo=12, routed)          0.494    10.645    <hidden>
    SLICE_X5Y47          LUT4 (Prop_lut4_I0_O)        0.124    10.769 r  <hidden>
                         net (fo=1, routed)           0.000    10.769    <hidden>
    SLICE_X5Y47          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.555    13.251    <hidden>
    SLICE_X5Y47          FDRE                                         r  <hidden>
                         clock pessimism              0.380    13.631    
                         clock uncertainty           -0.154    13.477    
    SLICE_X5Y47          FDRE (Setup_fdre_C_D)        0.029    13.506    <hidden>
  -------------------------------------------------------------------
                         required time                         13.506    
                         arrival time                         -10.769    
  -------------------------------------------------------------------
                         slack                                  2.736    

Slack (MET) :             2.741ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.079ns  (logic 2.712ns (38.308%)  route 4.367ns (61.692%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 13.251 - 10.000 ) 
    Source Clock Delay      (SCD):    3.687ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.726     3.687    <hidden>
    SLICE_X0Y45          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.478     4.165 f  <hidden>
                         net (fo=8, routed)           0.861     5.025    <hidden>
    SLICE_X2Y44          LUT2 (Prop_lut2_I0_O)        0.321     5.346 f  <hidden>
                         net (fo=2, routed)           0.824     6.170    <hidden>
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.326     6.496 r  <hidden>
                         net (fo=3, routed)           0.673     7.169    <hidden>
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.124     7.293 r  <hidden>
                         net (fo=1, routed)           0.000     7.293    <hidden>
    SLICE_X3Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.843 r  <hidden>
                         net (fo=1, routed)           0.000     7.843    <hidden>
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.082 r  <hidden>
                         net (fo=1, routed)           0.541     8.624    <hidden>
    SLICE_X5Y46          LUT4 (Prop_lut4_I0_O)        0.302     8.926 f  <hidden>
                         net (fo=1, routed)           0.574     9.500    <hidden>
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124     9.624 f  <hidden>
                         net (fo=1, routed)           0.403    10.027    <hidden>
    SLICE_X5Y46          LUT4 (Prop_lut4_I3_O)        0.124    10.151 r  <hidden>
                         net (fo=12, routed)          0.491    10.642    <hidden>
    SLICE_X5Y47          LUT4 (Prop_lut4_I1_O)        0.124    10.766 r  <hidden>
                         net (fo=1, routed)           0.000    10.766    <hidden>
    SLICE_X5Y47          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.555    13.251    <hidden>
    SLICE_X5Y47          FDRE                                         r  <hidden>
                         clock pessimism              0.380    13.631    
                         clock uncertainty           -0.154    13.477    
    SLICE_X5Y47          FDRE (Setup_fdre_C_D)        0.031    13.508    <hidden>
  -------------------------------------------------------------------
                         required time                         13.508    
                         arrival time                         -10.766    
  -------------------------------------------------------------------
                         slack                                  2.741    

Slack (MET) :             2.759ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.059ns  (logic 2.712ns (38.418%)  route 4.347ns (61.582%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 13.250 - 10.000 ) 
    Source Clock Delay      (SCD):    3.687ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.726     3.687    <hidden>
    SLICE_X0Y45          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.478     4.165 f  <hidden>
                         net (fo=8, routed)           0.861     5.025    <hidden>
    SLICE_X2Y44          LUT2 (Prop_lut2_I0_O)        0.321     5.346 f  <hidden>
                         net (fo=2, routed)           0.824     6.170    <hidden>
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.326     6.496 r  <hidden>
                         net (fo=3, routed)           0.673     7.169    <hidden>
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.124     7.293 r  <hidden>
                         net (fo=1, routed)           0.000     7.293    <hidden>
    SLICE_X3Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.843 r  <hidden>
                         net (fo=1, routed)           0.000     7.843    <hidden>
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.082 r  <hidden>
                         net (fo=1, routed)           0.541     8.624    <hidden>
    SLICE_X5Y46          LUT4 (Prop_lut4_I0_O)        0.302     8.926 f  <hidden>
                         net (fo=1, routed)           0.574     9.500    <hidden>
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124     9.624 f  <hidden>
                         net (fo=1, routed)           0.403    10.027    <hidden>
    SLICE_X5Y46          LUT4 (Prop_lut4_I3_O)        0.124    10.151 r  <hidden>
                         net (fo=12, routed)          0.471    10.622    <hidden>
    SLICE_X5Y46          LUT4 (Prop_lut4_I1_O)        0.124    10.746 r  <hidden>
                         net (fo=1, routed)           0.000    10.746    <hidden>
    SLICE_X5Y46          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.554    13.250    <hidden>
    SLICE_X5Y46          FDRE                                         r  <hidden>
                         clock pessimism              0.380    13.630    
                         clock uncertainty           -0.154    13.476    
    SLICE_X5Y46          FDRE (Setup_fdre_C_D)        0.029    13.505    <hidden>
  -------------------------------------------------------------------
                         required time                         13.505    
                         arrival time                         -10.746    
  -------------------------------------------------------------------
                         slack                                  2.759    

Slack (MET) :             2.762ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.059ns  (logic 2.712ns (38.417%)  route 4.347ns (61.583%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 13.251 - 10.000 ) 
    Source Clock Delay      (SCD):    3.687ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.726     3.687    <hidden>
    SLICE_X0Y45          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.478     4.165 f  <hidden>
                         net (fo=8, routed)           0.861     5.025    <hidden>
    SLICE_X2Y44          LUT2 (Prop_lut2_I0_O)        0.321     5.346 f  <hidden>
                         net (fo=2, routed)           0.824     6.170    <hidden>
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.326     6.496 r  <hidden>
                         net (fo=3, routed)           0.673     7.169    <hidden>
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.124     7.293 r  <hidden>
                         net (fo=1, routed)           0.000     7.293    <hidden>
    SLICE_X3Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.843 r  <hidden>
                         net (fo=1, routed)           0.000     7.843    <hidden>
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.082 r  <hidden>
                         net (fo=1, routed)           0.541     8.624    <hidden>
    SLICE_X5Y46          LUT4 (Prop_lut4_I0_O)        0.302     8.926 f  <hidden>
                         net (fo=1, routed)           0.574     9.500    <hidden>
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124     9.624 f  <hidden>
                         net (fo=1, routed)           0.403    10.027    <hidden>
    SLICE_X5Y46          LUT4 (Prop_lut4_I3_O)        0.124    10.151 r  <hidden>
                         net (fo=12, routed)          0.471    10.622    <hidden>
    SLICE_X5Y47          LUT4 (Prop_lut4_I1_O)        0.124    10.746 r  <hidden>
                         net (fo=1, routed)           0.000    10.746    <hidden>
    SLICE_X5Y47          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605    11.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.555    13.251    <hidden>
    SLICE_X5Y47          FDRE                                         r  <hidden>
                         clock pessimism              0.380    13.631    
                         clock uncertainty           -0.154    13.477    
    SLICE_X5Y47          FDRE (Setup_fdre_C_D)        0.031    13.508    <hidden>
  -------------------------------------------------------------------
                         required time                         13.508    
                         arrival time                         -10.746    
  -------------------------------------------------------------------
                         slack                                  2.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.518%)  route 0.188ns (59.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.580     1.379    <hidden>
    SLICE_X1Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.507 r  <hidden>
                         net (fo=2, routed)           0.188     1.695    <hidden>
    SLICE_X1Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.854     1.762    <hidden>
    SLICE_X1Y49          FDRE                                         r  <hidden>
                         clock pessimism             -0.108     1.654    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.017     1.671    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.518%)  route 0.188ns (59.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.580     1.379    <hidden>
    SLICE_X1Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.507 r  <hidden>
                         net (fo=2, routed)           0.188     1.695    <hidden>
    SLICE_X0Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.854     1.762    <hidden>
    SLICE_X0Y49          FDRE                                         r  <hidden>
                         clock pessimism             -0.108     1.654    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.010     1.664    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.248ns (61.167%)  route 0.157ns (38.833%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.563     1.362    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X25Y49         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141     1.503 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out_reg[13]/Q
                         net (fo=2, routed)           0.157     1.661    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_41_in
    SLICE_X22Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.706 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_rdata[13]_i_2/O
                         net (fo=1, routed)           0.000     1.706    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_rdata[13]_i_2_n_0
    SLICE_X22Y50         MUXF7 (Prop_muxf7_I0_O)      0.062     1.768 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_rdata_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     1.768    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_rdata_0[13]
    SLICE_X22Y50         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.826     1.734    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X22Y50         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism             -0.108     1.626    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.105     1.731    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.215ns (51.015%)  route 0.206ns (48.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.563     1.362    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X12Y50         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.164     1.526 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.206     1.733    <hidden>
    SLICE_X9Y49          LUT3 (Prop_lut3_I2_O)        0.051     1.784 r  <hidden>
                         net (fo=1, routed)           0.000     1.784    <hidden>
    SLICE_X9Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.837     1.745    <hidden>
    SLICE_X9Y49          FDRE                                         r  <hidden>
                         clock pessimism             -0.108     1.637    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.107     1.744    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_edge_mode_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.274ns (63.341%)  route 0.159ns (36.659%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.557     1.356    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X24Y51         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_edge_mode_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y51         FDRE (Prop_fdre_C_Q)         0.164     1.520 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_edge_mode_reg[15]/Q
                         net (fo=2, routed)           0.159     1.679    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_edge_mode_reg_n_0_[15]
    SLICE_X23Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.724 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_rdata[15]_i_3/O
                         net (fo=1, routed)           0.000     1.724    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_rdata[15]_i_3_n_0
    SLICE_X23Y49         MUXF7 (Prop_muxf7_I1_O)      0.065     1.789 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_rdata_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.789    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_rdata_0[15]
    SLICE_X23Y49         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.831     1.739    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X23Y49         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism             -0.108     1.631    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.105     1.736    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/read_port_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/last_read_port_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.303%)  route 0.258ns (64.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.559     1.358    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X19Y54         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/read_port_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.141     1.499 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/read_port_data_reg[22]/Q
                         net (fo=3, routed)           0.258     1.758    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in258_in
    SLICE_X18Y49         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/last_read_port_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.834     1.742    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X18Y49         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/last_read_port_data_reg[22]/C
                         clock pessimism             -0.108     1.634    
    SLICE_X18Y49         FDRE (Hold_fdre_C_D)         0.066     1.700    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/last_read_port_data_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/system_i/i2c_0/inst/i2c_v1_0_AXI_inst/control_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.013%)  route 0.230ns (61.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.569     1.368    <hidden>
    SLICE_X7Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141     1.509 r  <hidden>
                         net (fo=10, routed)          0.230     1.739    system/system_i/i2c_0/inst/i2c_v1_0_AXI_inst/axi_wdata[27]
    SLICE_X9Y50          FDRE                                         r  system/system_i/i2c_0/inst/i2c_v1_0_AXI_inst/control_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.832     1.740    system/system_i/i2c_0/inst/i2c_v1_0_AXI_inst/axi_aclk
    SLICE_X9Y50          FDRE                                         r  system/system_i/i2c_0/inst/i2c_v1_0_AXI_inst/control_reg[27]/C
                         clock pessimism             -0.108     1.632    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.047     1.679    system/system_i/i2c_0/inst/i2c_v1_0_AXI_inst/control_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.781%)  route 0.253ns (64.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.585     1.384    <hidden>
    SLICE_X1Y46          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141     1.525 r  <hidden>
                         net (fo=2, routed)           0.253     1.778    <hidden>
    SLICE_X0Y52          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.849     1.757    <hidden>
    SLICE_X0Y52          FDRE                                         r  <hidden>
                         clock pessimism             -0.108     1.649    
    SLICE_X0Y52          FDRE (Hold_fdre_C_D)         0.059     1.708    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/read_port_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/last_read_port_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.060%)  route 0.237ns (64.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.557     1.356    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X22Y51         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/read_port_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y51         FDRE (Prop_fdre_C_Q)         0.128     1.484 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/read_port_data_reg[17]/Q
                         net (fo=3, routed)           0.237     1.721    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_0_in198_in
    SLICE_X18Y49         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/last_read_port_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.834     1.742    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X18Y49         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/last_read_port_data_reg[17]/C
                         clock pessimism             -0.108     1.634    
    SLICE_X18Y49         FDRE (Hold_fdre_C_D)         0.017     1.651    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/last_read_port_data_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 system/system_i/i2c_0/inst/i2c_v1_0_AXI_inst/rx_request_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/system_i/i2c_0/inst/tx_fifo/ed_read/prev_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.391%)  route 0.242ns (59.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.562     1.361    system/system_i/i2c_0/inst/i2c_v1_0_AXI_inst/axi_aclk
    SLICE_X20Y43         FDRE                                         r  system/system_i/i2c_0/inst/i2c_v1_0_AXI_inst/rx_request_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         FDRE (Prop_fdre_C_Q)         0.164     1.525 r  system/system_i/i2c_0/inst/i2c_v1_0_AXI_inst/rx_request_reg/Q
                         net (fo=3, routed)           0.242     1.767    system/system_i/i2c_0/inst/tx_fifo/ed_read/rd_request
    SLICE_X25Y42         FDRE                                         r  system/system_i/i2c_0/inst/tx_fifo/ed_read/prev_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.829     1.737    system/system_i/i2c_0/inst/tx_fifo/ed_read/axi_aclk
    SLICE_X25Y42         FDRE                                         r  system/system_i/i2c_0/inst/tx_fifo/ed_read/prev_signal_reg/C
                         clock pessimism             -0.113     1.624    
    SLICE_X25Y42         FDRE (Hold_fdre_C_D)         0.070     1.694    system/system_i/i2c_0/inst/tx_fifo/ed_read/prev_signal_reg
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X18Y36    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X21Y33    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X21Y33    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X21Y33    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X21Y33    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X21Y33    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X21Y33    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X21Y34    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X21Y34    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X24Y43    system/system_i/i2c_0/inst/tx_fifo/fifo_buffer_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X24Y43    system/system_i/i2c_0/inst/tx_fifo/fifo_buffer_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X24Y43    system/system_i/i2c_0/inst/tx_fifo/fifo_buffer_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X24Y43    system/system_i/i2c_0/inst/tx_fifo/fifo_buffer_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X24Y43    system/system_i/i2c_0/inst/tx_fifo/fifo_buffer_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X24Y43    system/system_i/i2c_0/inst/tx_fifo/fifo_buffer_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X24Y43    system/system_i/i2c_0/inst/tx_fifo/fifo_buffer_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X24Y43    system/system_i/i2c_0/inst/tx_fifo/fifo_buffer_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X24Y43    system/system_i/i2c_0/inst/tx_fifo/fifo_buffer_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X24Y43    system/system_i/i2c_0/inst/tx_fifo/fifo_buffer_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X24Y43    system/system_i/i2c_0/inst/tx_fifo/fifo_buffer_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X24Y43    system/system_i/i2c_0/inst/tx_fifo/fifo_buffer_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X24Y43    system/system_i/i2c_0/inst/tx_fifo/fifo_buffer_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X24Y43    system/system_i/i2c_0/inst/tx_fifo/fifo_buffer_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X24Y43    system/system_i/i2c_0/inst/tx_fifo/fifo_buffer_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X24Y43    system/system_i/i2c_0/inst/tx_fifo/fifo_buffer_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X24Y43    system/system_i/i2c_0/inst/tx_fifo/fifo_buffer_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X24Y43    system/system_i/i2c_0/inst/tx_fifo/fifo_buffer_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X24Y43    system/system_i/i2c_0/inst/tx_fifo/fifo_buffer_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X24Y43    system/system_i/i2c_0/inst/tx_fifo/fifo_buffer_reg_0_15_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system/system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system/system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.539ns  (logic 0.124ns (8.057%)  route 1.415ns (91.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system/system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.415     1.415    system/system_i/proc_sys_reset_0/U0/EXT_LPF/ext_reset_in
    SLICE_X26Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.539 r  system/system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     1.539    system/system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X26Y35         FDRE                                         r  system/system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.497     3.193    system/system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X26Y35         FDRE                                         r  system/system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system/system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system/system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.045ns (6.215%)  route 0.679ns (93.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system/system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.679     0.679    system/system_i/proc_sys_reset_0/U0/EXT_LPF/ext_reset_in
    SLICE_X26Y35         LUT1 (Prop_lut1_I0_O)        0.045     0.724 r  system/system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     0.724    system/system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X26Y35         FDRE                                         r  system/system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.828     1.736    system/system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X26Y35         FDRE                                         r  system/system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.956ns  (logic 0.609ns (12.288%)  route 4.347ns (87.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.177ns
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.672     3.633    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y36         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.456     4.089 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.811     7.900    <hidden>
    SLICE_X22Y53         LUT1 (Prop_lut1_I0_O)        0.153     8.053 f  <hidden>
                         net (fo=3, routed)           0.536     8.589    <hidden>
    SLICE_X22Y53         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.482     3.177    <hidden>
    SLICE_X22Y53         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.956ns  (logic 0.609ns (12.288%)  route 4.347ns (87.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.177ns
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.672     3.633    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y36         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.456     4.089 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.811     7.900    <hidden>
    SLICE_X22Y53         LUT1 (Prop_lut1_I0_O)        0.153     8.053 f  <hidden>
                         net (fo=3, routed)           0.536     8.589    <hidden>
    SLICE_X22Y53         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.482     3.177    <hidden>
    SLICE_X22Y53         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.956ns  (logic 0.609ns (12.288%)  route 4.347ns (87.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.177ns
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.672     3.633    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y36         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.456     4.089 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.811     7.900    <hidden>
    SLICE_X22Y53         LUT1 (Prop_lut1_I0_O)        0.153     8.053 f  <hidden>
                         net (fo=3, routed)           0.536     8.589    <hidden>
    SLICE_X22Y53         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.482     3.177    <hidden>
    SLICE_X22Y53         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.873ns  (logic 0.609ns (12.496%)  route 4.264ns (87.504%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.182ns
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.672     3.633    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y36         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.456     4.089 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.540     7.628    <hidden>
    SLICE_X20Y55         LUT1 (Prop_lut1_I0_O)        0.153     7.781 f  <hidden>
                         net (fo=3, routed)           0.725     8.506    <hidden>
    SLICE_X19Y55         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.487     3.182    <hidden>
    SLICE_X19Y55         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.873ns  (logic 0.609ns (12.496%)  route 4.264ns (87.504%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.182ns
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.672     3.633    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y36         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.456     4.089 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.540     7.628    <hidden>
    SLICE_X20Y55         LUT1 (Prop_lut1_I0_O)        0.153     7.781 f  <hidden>
                         net (fo=3, routed)           0.725     8.506    <hidden>
    SLICE_X19Y55         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.487     3.182    <hidden>
    SLICE_X19Y55         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.873ns  (logic 0.609ns (12.496%)  route 4.264ns (87.504%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.182ns
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.672     3.633    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y36         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.456     4.089 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.540     7.628    <hidden>
    SLICE_X20Y55         LUT1 (Prop_lut1_I0_O)        0.153     7.781 f  <hidden>
                         net (fo=3, routed)           0.725     8.506    <hidden>
    SLICE_X19Y55         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.487     3.182    <hidden>
    SLICE_X19Y55         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.741ns  (logic 0.580ns (12.233%)  route 4.161ns (87.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.672     3.633    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y36         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.456     4.089 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.540     7.628    <hidden>
    SLICE_X20Y55         LUT1 (Prop_lut1_I0_O)        0.124     7.752 f  <hidden>
                         net (fo=3, routed)           0.621     8.374    <hidden>
    SLICE_X20Y55         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.486     3.181    <hidden>
    SLICE_X20Y55         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.741ns  (logic 0.580ns (12.233%)  route 4.161ns (87.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.672     3.633    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y36         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.456     4.089 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.540     7.628    <hidden>
    SLICE_X20Y55         LUT1 (Prop_lut1_I0_O)        0.124     7.752 f  <hidden>
                         net (fo=3, routed)           0.621     8.374    <hidden>
    SLICE_X20Y55         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.486     3.181    <hidden>
    SLICE_X20Y55         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.741ns  (logic 0.580ns (12.233%)  route 4.161ns (87.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.672     3.633    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y36         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.456     4.089 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.540     7.628    <hidden>
    SLICE_X20Y55         LUT1 (Prop_lut1_I0_O)        0.124     7.752 f  <hidden>
                         net (fo=3, routed)           0.621     8.374    <hidden>
    SLICE_X20Y55         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.486     3.181    <hidden>
    SLICE_X20Y55         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.735ns  (logic 0.580ns (12.249%)  route 4.155ns (87.751%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.177ns
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.672     3.633    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y36         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.456     4.089 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.811     7.900    <hidden>
    SLICE_X22Y53         LUT1 (Prop_lut1_I0_O)        0.124     8.024 f  <hidden>
                         net (fo=3, routed)           0.344     8.368    <hidden>
    SLICE_X22Y54         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.482     3.177    <hidden>
    SLICE_X22Y54         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system/system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.130%)  route 0.277ns (59.870%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.558     1.357    system/system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X22Y36         FDRE                                         r  system/system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     1.498 f  system/system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          0.277     1.776    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/aresetn
    SLICE_X21Y34         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_i_1/O
                         net (fo=1, routed)           0.000     1.821    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/src_in
    SLICE_X21Y34         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.826     1.734    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/dest_clk
    SLICE_X21Y34         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.186ns (26.427%)  route 0.518ns (73.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.561     1.360    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y36         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.141     1.501 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.287     1.788    <hidden>
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.833 f  <hidden>
                         net (fo=3, routed)           0.231     2.064    <hidden>
    SLICE_X21Y38         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.830     1.738    <hidden>
    SLICE_X21Y38         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.186ns (26.427%)  route 0.518ns (73.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.561     1.360    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y36         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.141     1.501 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.287     1.788    <hidden>
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.833 f  <hidden>
                         net (fo=3, routed)           0.231     2.064    <hidden>
    SLICE_X21Y38         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.830     1.738    <hidden>
    SLICE_X21Y38         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.186ns (26.427%)  route 0.518ns (73.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.561     1.360    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y36         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.141     1.501 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.287     1.788    <hidden>
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.833 f  <hidden>
                         net (fo=3, routed)           0.231     2.064    <hidden>
    SLICE_X21Y38         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.830     1.738    <hidden>
    SLICE_X21Y38         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.715ns  (logic 0.192ns (26.864%)  route 0.523ns (73.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.561     1.360    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y36         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.141     1.501 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.287     1.788    <hidden>
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.051     1.839 f  <hidden>
                         net (fo=3, routed)           0.236     2.075    <hidden>
    SLICE_X20Y38         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.830     1.738    <hidden>
    SLICE_X20Y38         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.715ns  (logic 0.192ns (26.864%)  route 0.523ns (73.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.561     1.360    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y36         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.141     1.501 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.287     1.788    <hidden>
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.051     1.839 f  <hidden>
                         net (fo=3, routed)           0.236     2.075    <hidden>
    SLICE_X20Y38         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.830     1.738    <hidden>
    SLICE_X20Y38         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.715ns  (logic 0.192ns (26.864%)  route 0.523ns (73.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.561     1.360    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y36         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.141     1.501 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.287     1.788    <hidden>
    SLICE_X21Y38         LUT1 (Prop_lut1_I0_O)        0.051     1.839 f  <hidden>
                         net (fo=3, routed)           0.236     2.075    <hidden>
    SLICE_X20Y38         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.830     1.738    <hidden>
    SLICE_X20Y38         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.185ns (25.325%)  route 0.546ns (74.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.561     1.360    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y36         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.141     1.501 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.314     1.815    <hidden>
    SLICE_X19Y37         LUT1 (Prop_lut1_I0_O)        0.044     1.859 f  <hidden>
                         net (fo=3, routed)           0.232     2.091    <hidden>
    SLICE_X19Y37         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.829     1.737    <hidden>
    SLICE_X19Y37         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.185ns (25.325%)  route 0.546ns (74.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.561     1.360    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y36         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.141     1.501 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.314     1.815    <hidden>
    SLICE_X19Y37         LUT1 (Prop_lut1_I0_O)        0.044     1.859 f  <hidden>
                         net (fo=3, routed)           0.232     2.091    <hidden>
    SLICE_X19Y37         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.829     1.737    <hidden>
    SLICE_X19Y37         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.185ns (25.325%)  route 0.546ns (74.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.561     1.360    system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X18Y36         FDRE                                         r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.141     1.501 r  system/system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.314     1.815    <hidden>
    SLICE_X19Y37         LUT1 (Prop_lut1_I0_O)        0.044     1.859 f  <hidden>
                         net (fo=3, routed)           0.232     2.091    <hidden>
    SLICE_X19Y37         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.829     1.737    <hidden>
    SLICE_X19Y37         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.111ns  (logic 4.354ns (39.188%)  route 6.757ns (60.812%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.677     3.638    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X17Y44         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     4.094 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_status_reg[1]/Q
                         net (fo=3, routed)           0.839     4.932    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/int_status_reg_n_0_[1]
    SLICE_X18Y45         LUT4 (Prop_lut4_I0_O)        0.124     5.056 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/intr_INST_0_i_6/O
                         net (fo=1, routed)           0.958     6.015    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/intr_INST_0_i_6_n_0
    SLICE_X18Y48         LUT6 (Prop_lut6_I4_O)        0.124     6.139 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/intr_INST_0_i_2/O
                         net (fo=1, routed)           0.940     7.078    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/intr_INST_0_i_2_n_0
    SLICE_X15Y48         LUT6 (Prop_lut6_I1_O)        0.124     7.202 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/intr_INST_0/O
                         net (fo=2, routed)           4.020    11.222    LED_OBUF[8]
    W19                  OBUF (Prop_obuf_I_O)         3.526    14.749 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.749    LED[8]
    W19                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/i2c_0/inst/tx_fifo/wr_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.002ns  (logic 4.257ns (42.563%)  route 5.745ns (57.437%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.675     3.636    system/system_i/i2c_0/inst/tx_fifo/axi_aclk
    SLICE_X27Y41         FDRE                                         r  system/system_i/i2c_0/inst/tx_fifo/wr_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDRE (Prop_fdre_C_Q)         0.456     4.092 r  system/system_i/i2c_0/inst/tx_fifo/wr_index_reg[3]/Q
                         net (fo=20, routed)          2.036     6.128    system/system_i/i2c_0/inst/tx_fifo/Q[3]
    SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.124     6.252 r  system/system_i/i2c_0/inst/tx_fifo/tx_status[2]_INST_0_i_1/O
                         net (fo=3, routed)           0.725     6.977    system/system_i/i2c_0/inst/tx_fifo/rd_index_reg[1]_0
    SLICE_X27Y42         LUT3 (Prop_lut3_I0_O)        0.124     7.101 r  system/system_i/i2c_0/inst/tx_fifo/tx_status[2]_INST_0/O
                         net (fo=1, routed)           2.983    10.085    RGB0_OBUF[2]
    Y18                  OBUF (Prop_obuf_I_O)         3.553    13.638 r  RGB0_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.638    RGB0[2]
    Y18                                                               r  RGB0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.198ns  (logic 4.250ns (46.203%)  route 4.948ns (53.797%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.676     3.637    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X21Y45         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.419     4.056 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[4]/Q
                         net (fo=2, routed)           0.997     5.053    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_out[4]
    SLICE_X18Y44         LUT3 (Prop_lut3_I0_O)        0.299     5.352 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_oe[4]_INST_0/O
                         net (fo=1, routed)           3.951     9.303    GPIO_IOBUF[4]_inst/T
    E18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.532    12.834 r  GPIO_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.834    GPIO[4]
    E18                                                               r  GPIO[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.186ns  (logic 4.268ns (46.464%)  route 4.918ns (53.536%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.673     3.634    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X25Y49         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.419     4.053 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out_reg[14]/Q
                         net (fo=2, routed)           1.160     5.213    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_44_in
    SLICE_X25Y51         LUT3 (Prop_lut3_I2_O)        0.299     5.512 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_oe[14]_INST_0/O
                         net (fo=1, routed)           3.757     9.269    GPIO_IOBUF[14]_inst/T
    B19                  OBUFT (TriStatE_obuft_T_O)
                                                      3.550    12.820 r  GPIO_IOBUF[14]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.820    GPIO[14]
    B19                                                               r  GPIO[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.138ns  (logic 4.241ns (46.417%)  route 4.896ns (53.583%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.676     3.637    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X21Y45         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.419     4.056 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[6]/Q
                         net (fo=2, routed)           1.041     5.097    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_out[6]
    SLICE_X20Y45         LUT3 (Prop_lut3_I0_O)        0.297     5.394 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_oe[6]_INST_0/O
                         net (fo=1, routed)           3.855     9.249    GPIO_IOBUF[6]_inst/T
    E17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.525    12.774 r  GPIO_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.774    GPIO[6]
    E17                                                               r  GPIO[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.083ns  (logic 4.127ns (45.437%)  route 4.956ns (54.563%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.673     3.634    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X25Y49         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.456     4.090 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out_reg[13]/Q
                         net (fo=2, routed)           1.116     5.206    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_41_in
    SLICE_X25Y50         LUT3 (Prop_lut3_I2_O)        0.124     5.330 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_oe[13]_INST_0/O
                         net (fo=1, routed)           3.840     9.170    GPIO_IOBUF[13]_inst/T
    B20                  OBUFT (TriStatE_obuft_T_O)
                                                      3.547    12.717 r  GPIO_IOBUF[13]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.717    GPIO[13]
    B20                                                               r  GPIO[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.010ns  (logic 4.107ns (45.580%)  route 4.903ns (54.420%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.677     3.638    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X18Y44         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.456     4.094 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[1]/Q
                         net (fo=2, routed)           1.101     5.194    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg_n_0_[1]
    SLICE_X20Y45         LUT3 (Prop_lut3_I1_O)        0.124     5.318 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_oe[1]_INST_0/O
                         net (fo=1, routed)           3.802     9.121    GPIO_IOBUF[1]_inst/T
    F17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.527    12.647 r  GPIO_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.647    GPIO[1]
    F17                                                               r  GPIO[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.942ns  (logic 4.299ns (48.079%)  route 4.643ns (51.921%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.676     3.637    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X20Y45         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.478     4.115 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out_reg[7]/Q
                         net (fo=2, routed)           0.517     4.632    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_23_in
    SLICE_X21Y45         LUT3 (Prop_lut3_I2_O)        0.296     4.928 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_oe[7]_INST_0/O
                         net (fo=1, routed)           4.126     9.053    GPIO_IOBUF[7]_inst/T
    D18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.525    12.579 r  GPIO_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.579    GPIO[7]
    D18                                                               r  GPIO[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.925ns  (logic 4.261ns (47.739%)  route 4.664ns (52.261%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.677     3.638    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X18Y44         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.419     4.057 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/od_reg[5]/Q
                         net (fo=2, routed)           0.845     4.902    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_15_in
    SLICE_X20Y45         LUT3 (Prop_lut3_I1_O)        0.296     5.198 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_oe[5]_INST_0/O
                         net (fo=1, routed)           3.819     9.017    GPIO_IOBUF[5]_inst/T
    E19                  OBUFT (TriStatE_obuft_T_O)
                                                      3.546    12.562 r  GPIO_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.562    GPIO[5]
    E19                                                               r  GPIO[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.917ns  (logic 4.269ns (47.872%)  route 4.648ns (52.128%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.860     1.860    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.961 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.673     3.634    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X25Y49         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.419     4.053 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out_reg[15]/Q
                         net (fo=2, routed)           0.814     4.867    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_47_in
    SLICE_X25Y50         LUT3 (Prop_lut3_I2_O)        0.296     5.163 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_oe[15]_INST_0/O
                         net (fo=1, routed)           3.834     8.997    GPIO_IOBUF[15]_inst/T
    A20                  OBUFT (TriStatE_obuft_T_O)
                                                      3.554    12.551 r  GPIO_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.551    GPIO[15]
    A20                                                               r  GPIO[15] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system/system_i/i2c_0/inst/tx_fifo/rd_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.095ns  (logic 1.394ns (66.547%)  route 0.701ns (33.453%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.564     1.363    system/system_i/i2c_0/inst/tx_fifo/axi_aclk
    SLICE_X26Y42         FDRE                                         r  system/system_i/i2c_0/inst/tx_fifo/rd_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.141     1.504 r  system/system_i/i2c_0/inst/tx_fifo/rd_index_reg[2]/Q
                         net (fo=14, routed)          0.701     2.205    LED_OBUF[2]
    R19                  OBUF (Prop_obuf_I_O)         1.253     3.458 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.458    LED[2]
    R19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/i2c_0/inst/tx_fifo/wr_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.176ns  (logic 1.456ns (66.922%)  route 0.720ns (33.078%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.564     1.363    system/system_i/i2c_0/inst/tx_fifo/axi_aclk
    SLICE_X27Y42         FDRE                                         r  system/system_i/i2c_0/inst/tx_fifo/wr_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.128     1.491 r  system/system_i/i2c_0/inst/tx_fifo/wr_index_reg[1]/Q
                         net (fo=23, routed)          0.720     2.211    LED_OBUF[5]
    U13                  OBUF (Prop_obuf_I_O)         1.328     3.539 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.539    LED[5]
    U13                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.253ns  (logic 1.365ns (60.577%)  route 0.888ns (39.423%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.562     1.361    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X21Y45         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     1.502 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[2]/Q
                         net (fo=2, routed)           0.888     2.391    GPIO_IOBUF[2]_inst/I
    G19                  OBUFT (Prop_obuft_I_O)       1.224     3.615 r  GPIO_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.615    GPIO[2]
    G19                                                               r  GPIO[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.306ns  (logic 1.364ns (59.138%)  route 0.942ns (40.862%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.557     1.356    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X25Y50         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.141     1.497 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[11]/Q
                         net (fo=2, routed)           0.942     2.440    GPIO_IOBUF[11]_inst/I
    F20                  OBUFT (Prop_obuft_I_O)       1.223     3.662 r  GPIO_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.662    GPIO[11]
    F20                                                               r  GPIO[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.340ns  (logic 1.010ns (43.155%)  route 1.330ns (56.845%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.557     1.356    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X25Y50         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.141     1.497 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/latch_data_reg[10]/Q
                         net (fo=2, routed)           0.099     1.597    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_out[10]
    SLICE_X24Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.642 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_oe[10]_INST_0/O
                         net (fo=1, routed)           1.231     2.873    GPIO_IOBUF[10]_inst/T
    F19                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.697 r  GPIO_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.697    GPIO[10]
    F19                                                               r  GPIO[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/i2c_0/inst/tx_fifo/rd_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.352ns  (logic 1.391ns (59.112%)  route 0.962ns (40.888%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.564     1.363    system/system_i/i2c_0/inst/tx_fifo/axi_aclk
    SLICE_X26Y42         FDRE                                         r  system/system_i/i2c_0/inst/tx_fifo/rd_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.141     1.504 r  system/system_i/i2c_0/inst/tx_fifo/rd_index_reg[0]/Q
                         net (fo=18, routed)          0.962     2.466    LED_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         1.250     3.716 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.716    LED[0]
    N20                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/i2c_0/inst/tx_fifo/wr_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.376ns  (logic 1.386ns (58.340%)  route 0.990ns (41.660%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.564     1.363    system/system_i/i2c_0/inst/tx_fifo/axi_aclk
    SLICE_X27Y42         FDRE                                         r  system/system_i/i2c_0/inst/tx_fifo/wr_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141     1.504 r  system/system_i/i2c_0/inst/tx_fifo/wr_index_reg[2]/Q
                         net (fo=22, routed)          0.990     2.494    LED_OBUF[6]
    V20                  OBUF (Prop_obuf_I_O)         1.245     3.740 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.740    LED[6]
    V20                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/i2c_0/inst/tx_fifo/wr_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.377ns  (logic 1.388ns (58.396%)  route 0.989ns (41.604%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.564     1.363    system/system_i/i2c_0/inst/tx_fifo/axi_aclk
    SLICE_X27Y41         FDRE                                         r  system/system_i/i2c_0/inst/tx_fifo/wr_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDRE (Prop_fdre_C_Q)         0.141     1.504 r  system/system_i/i2c_0/inst/tx_fifo/wr_index_reg[3]/Q
                         net (fo=20, routed)          0.989     2.493    LED_OBUF[7]
    W20                  OBUF (Prop_obuf_I_O)         1.247     3.741 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.741    LED[7]
    W20                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/i2c_0/inst/tx_fifo/rd_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.391ns  (logic 1.432ns (59.874%)  route 0.959ns (40.126%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.564     1.363    system/system_i/i2c_0/inst/tx_fifo/axi_aclk
    SLICE_X26Y42         FDRE                                         r  system/system_i/i2c_0/inst/tx_fifo/rd_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_fdre_C_Q)         0.128     1.491 r  system/system_i/i2c_0/inst/tx_fifo/rd_index_reg[1]/Q
                         net (fo=15, routed)          0.959     2.451    LED_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         1.304     3.754 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.754    LED[1]
    P20                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.402ns  (logic 1.010ns (42.046%)  route 1.392ns (57.954%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.774     0.774    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.800 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.566     1.365    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X17Y48         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE (Prop_fdre_C_Q)         0.141     1.506 f  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/out_reg[16]/Q
                         net (fo=2, routed)           0.099     1.606    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/p_50_in
    SLICE_X16Y48         LUT3 (Prop_lut3_I2_O)        0.045     1.651 r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_oe[16]_INST_0/O
                         net (fo=1, routed)           1.293     2.943    GPIO_IOBUF[16]_inst/T
    V15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.767 r  GPIO_IOBUF[16]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.767    GPIO[16]
    V15                                                               r  GPIO[16] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GPIO[7]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.935ns  (logic 1.455ns (29.482%)  route 3.480ns (70.518%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  GPIO[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[7]_inst/IO
    D18                  IBUF (Prop_ibuf_I_O)         1.455     1.455 r  GPIO_IOBUF[7]_inst/IBUF/O
                         net (fo=1, routed)           3.480     4.935    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[7]
    SLICE_X21Y40         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.500     3.196    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X21Y40         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[7]/C

Slack:                    inf
  Source:                 GPIO[6]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.920ns  (logic 1.455ns (29.579%)  route 3.465ns (70.421%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  GPIO[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[6]_inst/IO
    E17                  IBUF (Prop_ibuf_I_O)         1.455     1.455 r  GPIO_IOBUF[6]_inst/IBUF/O
                         net (fo=1, routed)           3.465     4.920    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[6]
    SLICE_X20Y40         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.500     3.196    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X20Y40         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[6]/C

Slack:                    inf
  Source:                 GPIO[4]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.740ns  (logic 1.462ns (30.835%)  route 3.278ns (69.165%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 r  GPIO[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[4]_inst/IO
    E18                  IBUF (Prop_ibuf_I_O)         1.462     1.462 r  GPIO_IOBUF[4]_inst/IBUF/O
                         net (fo=1, routed)           3.278     4.740    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[4]
    SLICE_X15Y38         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.501     3.197    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X15Y38         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[4]/C

Slack:                    inf
  Source:                 GPIO[12]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.732ns  (logic 1.475ns (31.178%)  route 3.256ns (68.822%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.177ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C20                                               0.000     0.000 r  GPIO[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[12]_inst/IO
    C20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  GPIO_IOBUF[12]_inst/IBUF/O
                         net (fo=1, routed)           3.256     4.732    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[12]
    SLICE_X25Y53         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.482     3.177    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X25Y53         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[12]/C

Slack:                    inf
  Source:                 GPIO[5]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.620ns  (logic 1.475ns (31.938%)  route 3.144ns (68.062%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E19                                               0.000     0.000 r  GPIO[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[5]_inst/IO
    E19                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  GPIO_IOBUF[5]_inst/IBUF/O
                         net (fo=1, routed)           3.144     4.620    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[5]
    SLICE_X14Y44         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.504     3.200    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X14Y44         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[5]/C

Slack:                    inf
  Source:                 GPIO[21]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.520ns  (logic 1.431ns (31.655%)  route 3.089ns (68.345%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G14                                               0.000     0.000 r  GPIO[21] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[21]_inst/IO
    G14                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  GPIO_IOBUF[21]_inst/IBUF/O
                         net (fo=1, routed)           3.089     4.520    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[21]
    SLICE_X16Y57         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.486     3.181    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X16Y57         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[21]/C

Slack:                    inf
  Source:                 GPIO[1]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.450ns  (logic 1.456ns (32.726%)  route 2.994ns (67.274%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F17                                               0.000     0.000 r  GPIO[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[1]_inst/IO
    F17                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  GPIO_IOBUF[1]_inst/IBUF/O
                         net (fo=1, routed)           2.994     4.450    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[1]
    SLICE_X20Y40         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.500     3.196    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X20Y40         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[1]/C

Slack:                    inf
  Source:                 GPIO[20]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.343ns  (logic 1.546ns (35.600%)  route 2.797ns (64.400%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  GPIO[20] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[20]_inst/IO
    M19                  IBUF (Prop_ibuf_I_O)         1.546     1.546 r  GPIO_IOBUF[20]_inst/IBUF/O
                         net (fo=1, routed)           2.797     4.343    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[20]
    SLICE_X21Y55         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.486     3.181    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X21Y55         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[20]/C

Slack:                    inf
  Source:                 GPIO[0]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.325ns  (logic 1.459ns (33.741%)  route 2.866ns (66.259%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.199ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F16                                               0.000     0.000 r  GPIO[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[0]_inst/IO
    F16                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  GPIO_IOBUF[0]_inst/IBUF/O
                         net (fo=1, routed)           2.866     4.325    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[0]
    SLICE_X19Y46         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.503     3.199    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X19Y46         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[0]/C

Slack:                    inf
  Source:                 GPIO[18]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.293ns  (logic 1.471ns (34.264%)  route 2.822ns (65.736%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.199ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  GPIO[18] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[18]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  GPIO_IOBUF[18]_inst/IBUF/O
                         net (fo=1, routed)           2.822     4.293    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[18]
    SLICE_X18Y45         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.605     1.605    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.696 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        1.503     3.199    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X18Y45         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GPIO[11]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.235ns (23.040%)  route 0.785ns (76.960%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  GPIO[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[11]_inst/IO
    F20                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  GPIO_IOBUF[11]_inst/IBUF/O
                         net (fo=1, routed)           0.785     1.020    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[11]
    SLICE_X29Y50         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.829     1.737    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X29Y50         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[11]/C

Slack:                    inf
  Source:                 GPIO[23]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.038ns  (logic 0.220ns (21.251%)  route 0.817ns (78.749%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  GPIO[23] (INOUT)
                         net (fo=0)                   0.000     0.000    GPIO[23]
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  GPIO_IBUF[23]_inst/O
                         net (fo=1, routed)           0.817     1.038    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[23]
    SLICE_X21Y55         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.827     1.735    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X21Y55         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[23]/C

Slack:                    inf
  Source:                 GPIO[2]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.105ns  (logic 0.236ns (21.376%)  route 0.869ns (78.624%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G19                                               0.000     0.000 r  GPIO[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[2]_inst/IO
    G19                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  GPIO_IOBUF[2]_inst/IBUF/O
                         net (fo=1, routed)           0.869     1.105    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[2]
    SLICE_X26Y47         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.834     1.742    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X26Y47         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[2]/C

Slack:                    inf
  Source:                 GPIO[10]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.164ns  (logic 0.235ns (20.215%)  route 0.929ns (79.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F19                                               0.000     0.000 r  GPIO[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[10]_inst/IO
    F19                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  GPIO_IOBUF[10]_inst/IBUF/O
                         net (fo=1, routed)           0.929     1.164    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[10]
    SLICE_X25Y53         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.825     1.733    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X25Y53         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[10]/C

Slack:                    inf
  Source:                 GPIO[17]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.219ns  (logic 0.330ns (27.045%)  route 0.889ns (72.955%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  GPIO[17] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[17]_inst/IO
    W15                  IBUF (Prop_ibuf_I_O)         0.330     0.330 r  GPIO_IOBUF[17]_inst/IBUF/O
                         net (fo=1, routed)           0.889     1.219    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[17]
    SLICE_X22Y51         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.826     1.734    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X22Y51         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[17]/C

Slack:                    inf
  Source:                 GPIO[3]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.246ns  (logic 0.233ns (18.709%)  route 1.013ns (81.291%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G20                                               0.000     0.000 r  GPIO[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[3]_inst/IO
    G20                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  GPIO_IOBUF[3]_inst/IBUF/O
                         net (fo=1, routed)           1.013     1.246    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[3]
    SLICE_X22Y47         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.831     1.739    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X22Y47         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[3]/C

Slack:                    inf
  Source:                 GPIO[22]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.253ns  (logic 0.239ns (19.102%)  route 1.013ns (80.898%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  GPIO[22] (INOUT)
                         net (fo=0)                   0.000     0.000    GPIO[22]
    G17                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  GPIO_IBUF[22]_inst/O
                         net (fo=1, routed)           1.013     1.253    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[22]
    SLICE_X19Y54         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.828     1.736    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X19Y54         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[22]/C

Slack:                    inf
  Source:                 GPIO[13]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.329ns  (logic 0.245ns (18.440%)  route 1.084ns (81.560%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B20                                               0.000     0.000 r  GPIO[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[13]_inst/IO
    B20                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  GPIO_IOBUF[13]_inst/IBUF/O
                         net (fo=1, routed)           1.084     1.329    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[13]
    SLICE_X25Y53         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.825     1.733    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X25Y53         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[13]/C

Slack:                    inf
  Source:                 GPIO[19]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.332ns  (logic 0.296ns (22.182%)  route 1.037ns (77.818%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  GPIO[19] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[19]_inst/IO
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  GPIO_IOBUF[19]_inst/IBUF/O
                         net (fo=1, routed)           1.037     1.332    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[19]
    SLICE_X19Y47         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.834     1.742    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X19Y47         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[19]/C

Slack:                    inf
  Source:                 GPIO[14]
                            (input port)
  Destination:            system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.333ns  (logic 0.248ns (18.608%)  route 1.085ns (81.392%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  GPIO[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GPIO_IOBUF[14]_inst/IO
    B19                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  GPIO_IOBUF[14]_inst/IBUF/O
                         net (fo=1, routed)           1.085     1.333    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/gpio_data_in[14]
    SLICE_X29Y50         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.879     0.879    system/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.908 r  system/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1310, routed)        0.829     1.737    system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/axi_aclk
    SLICE_X29Y50         FDRE                                         r  system/system_i/gpio_0/inst/gpio_v1_0_AXI_inst/pre_read_port_data_reg[14]/C





