// Seed: 166373254
module module_0 (
    output tri1 id_0,
    output supply0 id_1,
    input supply1 id_2,
    output supply1 id_3,
    output supply0 id_4,
    input supply0 id_5,
    output uwire id_6,
    output tri1 id_7
);
  assign id_4 = id_2;
  assign id_3 = id_5;
  assign id_3 = 1;
  wire id_9, id_10;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input tri id_2,
    output tri1 id_3
);
  assign id_3 = (id_0) == 1'h0;
  id_5(
      .id_0(1), .id_1(id_0), .id_2(1), .id_3(1), .id_4(1)
  );
  wire id_6;
  module_0(
      id_3, id_3, id_2, id_3, id_3, id_2, id_3, id_3
  );
endmodule
