{
    "Citedpaper": [
        {
            "ArticleName": "Samira Khan , Chris Wilkerson , Zhe Wang , Alaa R. Alameldeen , Donghyuk Lee , Onur Mutlu, Detecting and mitigating data-dependent DRAM failures by exploiting current memory content, Proceedings of the 50th Annual IEEE/ACM International Symposium on Microarchitecture, October 14-18, 2017, Cambridge, Massachusetts", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=3123945"
        }, 
        {
            "ArticleName": "Rachata Ausavarungnirun , Vance Miller , Joshua Landgraf , Saugata Ghose , Jayneel Gandhi , Adwait Jog , Christopher J. Rossbach , Onur Mutlu, MASK: Redesigning the GPU Memory Hierarchy to Support Multi-Application Concurrency, Proceedings of the Twenty-Third International Conference on Architectural Support for Programming Languages and Operating Systems, March 24-28, 2018, Williamsburg, VA, USA", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=3173169"
        }
    ], 
    "Bibilometrics": {
        "Downloads_12Months": 616, 
        "Downloads_6Weeks": 48, 
        "Downloads_cumulative": 616, 
        "CitationCount": 2
    }, 
    "Title": "Banshee: bandwidth-efficient DRAM caching via software/hardware cooperation", 
    "Abstract": "Placing the DRAM in the same package as a processor enables several times higher memory bandwidth than conventional off-package DRAM. Yet, the latency of in-package DRAM is not appreciably lower than that of off-package DRAM. A promising use of in-package DRAM is as a large cache. Unfortunately, most previous DRAM cache designs optimize mainly for cache hit latency and do not consider bandwidth efficiency as a first-class design constraint. Hence, as we show in this paper, these designs are suboptimal for use with in-package DRAM. We propose a new DRAM cache design, Banshee, that optimizes for both in-package and off-package DRAM bandwidth efficiency without degrading access latency. Banshee is based on two key ideas. First, it eliminates the tag lookup overhead by tracking the contents of the DRAM cache using TLBs and page table entries, which is efficiently enabled by a new lightweight TLB coherence protocol we introduce. Second, it reduces unnecessary DRAM cache replacement traffic with a new bandwidth-aware frequency-based replacement policy. Our evaluations show that Banshee significantly improves performance (15% on average) and reduces DRAM traffic (35.8% on average) over the best-previous latency-optimized DRAM cache design.", 
    "Published": 2017, 
    "References": [
        {
            "ArticleName": "Hybrid Memory Cube Specification 2.1. http://www.hybridmemorycube.org, 2014."
        }, 
        {
            "ArticleName": "NVLink, Pascal and Stacked Memory: Feeding the Appetite for Big Data. https://goo.gl/y6oYqD, 2014."
        }, 
        {
            "ArticleName": "The Road to the AMD \"Fiji\" GPU. https://goo.gl/ci9BvG, 2015."
        }, 
        {
            "ArticleName": "Data Sheet: Tesla P100. https://goo.gl/Y6gfXZ, 2016."
        }, 
        {
            "ArticleName": "Intel\u00ae 64 and IA-32 Architectures Optimization Reference Manual. https://goo.gl/WKkFiw, 2016."
        }, 
        {
            "ArticleName": "NVidia Tesla V100 GPU Accelerator. https://goo.gl/5eqTg5, 2017."
        }, 
        {
            "ArticleName": "Neha Agarwal , David Nellans , Mark Stephenson , Mike O'Connor , Stephen W. Keckler, Page Placement Strategies for GPUs within Heterogeneous Memory Systems, Proceedings of the Twentieth International Conference on Architectural Support for Programming Languages and Operating Systems, March 14-18, 2015, Istanbul, Turkey", 
            "DOIhref": "http://doi.acm.org/10.1145/2694344.2694381", 
            "DOIname": "10.1145/2694344.2694381", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2694381"
        }, 
        {
            "ArticleName": "Agarwal, N., et al. Unlocking Bandwidth for GPUs in CC-NUMA Systems. In HPCA (2015)."
        }, 
        {
            "ArticleName": "Junwhan Ahn , Sungpack Hong , Sungjoo Yoo , Onur Mutlu , Kiyoung Choi, A scalable processing-in-memory accelerator for parallel graph processing, Proceedings of the 42nd Annual International Symposium on Computer Architecture, June 13-17, 2015, Portland, Oregon", 
            "DOIhref": "http://doi.acm.org/10.1145/2749469.2750386", 
            "DOIname": "10.1145/2749469.2750386", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2750386"
        }, 
        {
            "ArticleName": "Junwhan Ahn , Sungjoo Yoo , Onur Mutlu , Kiyoung Choi, PIM-enabled instructions: a low-overhead, locality-aware processing-in-memory architecture, Proceedings of the 42nd Annual International Symposium on Computer Architecture, June 13-17, 2015, Portland, Oregon", 
            "DOIhref": "http://doi.acm.org/10.1145/2749469.2750385", 
            "DOIname": "10.1145/2749469.2750385", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2750385"
        }, 
        {
            "ArticleName": "Bailey, L., and Chris, C. Configuring Huge Pages in Red Hat Enterprise Linux 4 or 5. https://goo.gl/lqB1uf, 2014."
        }, 
        {
            "ArticleName": "Daniel Bovet , Marco Cesati, Understanding The Linux Kernel, Oreilly & Associates Inc, 2005", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1077084"
        }, 
        {
            "ArticleName": "Chang, K., et al. Low-Cost Inter-Linked Subarrays (LISA): Enabling Fast Inter-Subarray Data Movement in DRAM. In HPCA (2016)."
        }, 
        {
            "ArticleName": "Kevin K. Chang , Abhijith Kashyap , Hasan Hassan , Saugata Ghose , Kevin Hsieh , Donghyuk Lee , Tianshi Li , Gennady Pekhimenko , Samira Khan , Onur Mutlu, Understanding Latency Variation in Modern DRAM Chips: Experimental Characterization, Analysis, and Optimization, Proceedings of the 2016 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Science, June 14-18, 2016, Antibes Juan-les-Pins, France", 
            "DOIhref": "http://doi.acm.org/10.1145/2896377.2901453", 
            "DOIname": "10.1145/2896377.2901453", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2901453"
        }, 
        {
            "ArticleName": "Kevin K. Chang , Abdullah Giray Ya\u011fl\u0131k\u00e7\u0131 , Saugata Ghose , Aditya Agrawal , Niladrish Chatterjee , Abhijith Kashyap , Donghyuk Lee , Mike O'Connor , Hasan Hassan , Onur Mutlu, Understanding Reduced-Voltage Operation in Modern DRAM Devices: Experimental Characterization, Analysis, and Mechanisms, Proceedings of the 2017 ACM SIGMETRICS / International Conference on Measurement and Modeling of Computer Systems, June 05-09, 2017, Urbana-Champaign, Illinois, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/3078505.3078590", 
            "DOIname": "10.1145/3078505.3078590", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=3078590"
        }, 
        {
            "ArticleName": "Niladrish Chatterjee , Manjunath Shevgoor , Rajeev Balasubramonian , Al Davis , Zhen Fang , Ramesh Illikkal , Ravi Iyer, Leveraging Heterogeneity in DRAM Main Memories to Accelerate Critical Word Access, Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, p.13-24, December 01-05, 2012, Vancouver, B.C., CANADA", 
            "DOIhref": "https://dx.doi.org/10.1109/MICRO.2012.11", 
            "DOIname": "10.1109/MICRO.2012.11", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2457482"
        }, 
        {
            "ArticleName": "Ping Chi , Shuangchen Li , Cong Xu , Tao Zhang , Jishen Zhao , Yongpan Liu , Yu Wang , Yuan Xie, PRIME: a novel processing-in-memory architecture for neural network computation in ReRAM-based main memory, Proceedings of the 43rd International Symposium on Computer Architecture, June 18-22, 2016, Seoul, Republic of Korea", 
            "DOIhref": "https://dx.doi.org/10.1109/ISCA.2016.13", 
            "DOIname": "10.1109/ISCA.2016.13", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=3001140"
        }, 
        {
            "ArticleName": "Chiachen Chou , Aamer Jaleel , Moinuddin K. Qureshi, CAMEO: A Two-Level Memory Organization with Capacity of Main Memory and Flexibility of Hardware-Managed Cache, Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture, December 13-17, 2014, Cambridge, United Kingdom", 
            "DOIhref": "https://dx.doi.org/10.1109/MICRO.2014.63", 
            "DOIname": "10.1109/MICRO.2014.63", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2742157"
        }, 
        {
            "ArticleName": "Chou, C., et al. BATMAN: Maximizing Bandwidth Utilization of Hybrid Memory Systems. Tech report, ECE, Georgia Institute of Technology, 2015."
        }, 
        {
            "ArticleName": "Chiachen Chou , Aamer Jaleel , Moinuddin K. Qureshi, BEAR: techniques for mitigating bandwidth bloat in gigascale DRAM caches, Proceedings of the 42nd Annual International Symposium on Computer Architecture, June 13-17, 2015, Portland, Oregon", 
            "DOIhref": "http://doi.acm.org/10.1145/2749469.2750387", 
            "DOIname": "10.1145/2749469.2750387", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2750387"
        }, 
        {
            "ArticleName": "Chou, C., et al. CANDY: Enabling Coherent DRAM Caches for Multi-Node Systems. In MICRO (2016)."
        }, 
        {
            "ArticleName": "Gaurav Dhiman , Raid Ayoub , Tajana Rosing, PDRAM: a hybrid PRAM and DRAM main memory system, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California", 
            "DOIhref": "http://doi.acm.org/10.1145/1629911.1630086", 
            "DOIname": "10.1145/1629911.1630086", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1630086"
        }, 
        {
            "ArticleName": "Franey, S., and Lipasti, M. Tag Tables. In HPCA (2015)."
        }, 
        {
            "ArticleName": "Gulur, N., et al. Bi-Modal DRAM Cache: Improving Hit Rate, Hit Latency and Bandwidth. In MICRO (2014)."
        }, 
        {
            "ArticleName": "John L. Henning, SPEC CPU2006 benchmark descriptions, ACM SIGARCH Computer Architecture News, v.34 n.4, p.1-17, September 2006", 
            "DOIhref": "http://doi.acm.org/10.1145/1186736.1186737", 
            "DOIname": "10.1145/1186736.1186737", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1186737"
        }, 
        {
            "ArticleName": "Huang, C.-C., et al. C3D: Mitigating the NUMA Bottleneck via Coherent DRAM Caches. In MICRO (2016)."
        }, 
        {
            "ArticleName": "Cheng-Chieh Huang , Vijay Nagarajan, ATCache: reducing DRAM cache latency via a small SRAM tag cache, Proceedings of the 23rd international conference on Parallel architectures and compilation, August 24-27, 2014, Edmonton, AB, Canada", 
            "DOIhref": "http://doi.acm.org/10.1145/2628071.2628089", 
            "DOIname": "10.1145/2628071.2628089", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2628089"
        }, 
        {
            "ArticleName": "Jang, H., et al. Efficient Footprint Caching for Tagless DRAM Caches. In HPCA (2016)."
        }, 
        {
            "ArticleName": "JEDEC. JESD235 High Bandwidth Memory (HBM) DRAM, 2013."
        }, 
        {
            "ArticleName": "James Jeffers , James Reinders , Avinash Sodani, Intel Xeon Phi Processor High Performance Programming: Knights Landing Edition 2nd Edition, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2016", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=3050856"
        }, 
        {
            "ArticleName": "Djordje Jevdjic , Stavros Volos , Babak Falsafi, Die-stacked DRAM caches for servers: hit ratio, latency, or bandwidth? have it all with footprint cache, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel", 
            "DOIhref": "http://doi.acm.org/10.1145/2485922.2485957", 
            "DOIname": "10.1145/2485922.2485957", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2485957"
        }, 
        {
            "ArticleName": "Djordje Jevdjic , Gabriel H. Loh , Cansu Kaynak , Babak Falsafi, Unison Cache: A Scalable and Effective Die-Stacked DRAM Cache, Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture, December 13-17, 2014, Cambridge, United Kingdom", 
            "DOIhref": "https://dx.doi.org/10.1109/MICRO.2014.51", 
            "DOIname": "10.1109/MICRO.2014.51", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2742159"
        }, 
        {
            "ArticleName": "Jiang, X., et al. CHOP: Adaptive Filter-Based DRAM Caching for CMP Server Platforms. In HPCA (2010)."
        }, 
        {
            "ArticleName": "Yoongu Kim , Weikun Yang , Onur Mutlu, Ramulator: A Fast and Extensible DRAM Simulator, IEEE Computer Architecture Letters, v.15 n.1, p.45-49, January 2016", 
            "DOIhref": "https://dx.doi.org/10.1109/LCA.2015.2414456", 
            "DOIname": "10.1109/LCA.2015.2414456", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2965092"
        }, 
        {
            "ArticleName": "Sanjeev Kumar , Christopher Wilkerson, Exploiting spatial locality in data caches using spatial footprints, ACM SIGARCH Computer Architecture News, v.26 n.3, p.357-368, June 1998", 
            "DOIhref": "http://doi.acm.org/10.1145/279361.279404", 
            "DOIname": "10.1145/279361.279404", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=279404"
        }, 
        {
            "ArticleName": "D. Lee , J. Choi , J. H. Kim , S. H. Noh , S. L. Min , Y. Cho , C. S. Kim, LRFU: A Spectrum of Policies that Subsumes the Least Recently Used and Least Frequently Used Policies, IEEE Transactions on Computers, v.50 n.12, p.1352-1361, December 2001", 
            "DOIhref": "https://dx.doi.org/10.1109/TC.2001.970573", 
            "DOIname": "10.1109/TC.2001.970573", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=627193"
        }, 
        {
            "ArticleName": "Donghyuk Lee , Yoongu Kim , Vivek Seshadri , Jamie Liu , Lavanya Subramanian , Onur Mutlu, Tiered-latency DRAM: A low latency and low cost DRAM architecture, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.615-626, February 23-27, 2013", 
            "DOIhref": "https://dx.doi.org/10.1109/HPCA.2013.6522354", 
            "DOIname": "10.1109/HPCA.2013.6522354", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2495482"
        }, 
        {
            "ArticleName": "Yongjun Lee , Jongwon Kim , Hakbeom Jang , Hyunggyun Yang , Jangwoo Kim , Jinkyu Jeong , Jae W. Lee, A fully associative, tagless DRAM cache, Proceedings of the 42nd Annual International Symposium on Computer Architecture, June 13-17, 2015, Portland, Oregon", 
            "DOIhref": "http://doi.acm.org/10.1145/2749469.2750383", 
            "DOIname": "10.1145/2749469.2750383", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2750383"
        }, 
        {
            "ArticleName": "Li, Y., et al. Utility-Based Hybrid Memory Management. In CLUSTER (2017)."
        }, 
        {
            "ArticleName": "J. S. Liptay, Structural aspects of the system/360 model 85: II the cache, IBM Systems Journal, v.7 n.1, p.15-21, March 1968", 
            "DOIhref": "https://dx.doi.org/10.1147/sj.71.0015", 
            "DOIname": "10.1147/sj.71.0015", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1663413"
        }, 
        {
            "ArticleName": "Gabriel H. Loh , Mark D. Hill, Efficiently enabling conventional block sizes for very large die-stacked DRAM caches, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil", 
            "DOIhref": "http://doi.acm.org/10.1145/2155620.2155673", 
            "DOIname": "10.1145/2155620.2155673", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2155673"
        }, 
        {
            "ArticleName": "Shih-Lien Lu , Ying-Chen Lin , Chia-Lin Yang, Improving DRAM latency with dynamic asymmetric subarray, Proceedings of the 48th International Symposium on Microarchitecture, December 05-09, 2015, Waikiki, Hawaii", 
            "DOIhref": "http://doi.acm.org/10.1145/2830772.2830827", 
            "DOIname": "10.1145/2830772.2830827", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2830827"
        }, 
        {
            "ArticleName": "Yixin Luo , Sriram Govindan , Bikash Sharma , Mark Santaniello , Justin Meza , Aman Kansal , Jie Liu , Badriddine Khessib , Kushagra Vaid , Onur Mutlu, Characterizing Application Memory Error Vulnerability to Optimize Datacenter Cost via Heterogeneous-Reliability Memory, Proceedings of the 2014 44th Annual IEEE/IFIP International Conference on Dependable Systems and Networks, p.467-478, June 23-26, 2014", 
            "DOIhref": "https://dx.doi.org/10.1109/DSN.2014.50", 
            "DOIname": "10.1109/DSN.2014.50", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2672438"
        }, 
        {
            "ArticleName": "Meswani, M., et al. Heterogeneous Memory Architectures: A HW/SW Approach for Mixing Die-stacked and Off-package Memories. In HPCA (2015)."
        }, 
        {
            "ArticleName": "Justin Meza , Jichuan Chang , HanBin Yoon , Onur Mutlu , Parthasarathy Ranganathan, Enabling Efficient and Scalable Hybrid Memories Using Fine-Granularity DRAM Cache Management, IEEE Computer Architecture Letters, v.11 n.2, p.61-64, July 2012", 
            "DOIhref": "https://dx.doi.org/10.1109/L-CA.2012.2", 
            "DOIname": "10.1109/L-CA.2012.2", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2420697"
        }, 
        {
            "ArticleName": "O'Connor, M. Highlights of the High-Bandwidth Memory (HBM) Standard."
        }, 
        {
            "ArticleName": "Phadke, S., and Narayanasamy, S. MLP Aware Heterogeneous Memory System. In DATE (2011)."
        }, 
        {
            "ArticleName": "Moinuddin K. Qureshi , Daniel N. Lynch , Onur Mutlu , Yale N. Patt, A Case for MLP-Aware Cache Replacement, ACM SIGARCH Computer Architecture News, v.34 n.2, p.167-178, May 2006", 
            "DOIhref": "http://doi.acm.org/10.1145/1150019.1136501", 
            "DOIname": "10.1145/1150019.1136501", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1136501"
        }, 
        {
            "ArticleName": "Moinuddin K. Qureshi , Aamer Jaleel , Yale N. Patt , Simon C. Steely , Joel Emer, Adaptive insertion policies for high performance caching, ACM SIGARCH Computer Architecture News, v.35 n.2, May 2007", 
            "DOIhref": "http://doi.acm.org/10.1145/1273440.1250709", 
            "DOIname": "10.1145/1273440.1250709", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1250709"
        }, 
        {
            "ArticleName": "Moinuddin K. Qureshi , Gabe H. Loh, Fundamental Latency Trade-off in Architecting DRAM Caches: Outperforming Impractical SRAM-Tags with a Simple and Practical Design, Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, p.235-246, December 01-05, 2012, Vancouver, B.C., CANADA", 
            "DOIhref": "https://dx.doi.org/10.1109/MICRO.2012.30", 
            "DOIname": "10.1109/MICRO.2012.30", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2457502"
        }, 
        {
            "ArticleName": "John T. Robinson , Murthy V. Devarakonda, Data cache management using frequency-based replacement, ACM SIGMETRICS Performance Evaluation Review, v.18 n.1, p.134-142, May 1990", 
            "DOIhref": "http://doi.acm.org/10.1145/98460.98523", 
            "DOIname": "10.1145/98460.98523", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=98523"
        }, 
        {
            "ArticleName": "Jeffrey B. Rothman , Alan Jay Smith, Sector Cache Design and Performance, Proceedings of the 8th International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems, p.124, August 29-September 01, 2000", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=823755"
        }, 
        {
            "ArticleName": "Daniel Sanchez , Christos Kozyrakis, ZSim: fast and accurate microarchitectural simulation of thousand-core systems, ACM SIGARCH Computer Architecture News, v.41 n.3, June 2013", 
            "DOIhref": "http://doi.acm.org/10.1145/2508148.2485963", 
            "DOIname": "10.1145/2508148.2485963", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2485963"
        }, 
        {
            "ArticleName": "Jaewoong Sim , Alaa R. Alameldeen , Zeshan Chishti , Chris Wilkerson , Hyesoon Kim, Transparent Hardware Management of Stacked DRAM as Part of Memory, Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture, December 13-17, 2014, Cambridge, United Kingdom", 
            "DOIhref": "https://dx.doi.org/10.1109/MICRO.2014.56", 
            "DOIname": "10.1109/MICRO.2014.56", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2742158"
        }, 
        {
            "ArticleName": "Sodani, A. Intel\u00aeXeon Phi\u2122 Processor \"Knights Landing\" Architectural Overview. https://goo.gl/dp1dVm, 2015."
        }, 
        {
            "ArticleName": "Avinash Sodani , Roger Gramunt , Jesus Corbal , Ho-Seop Kim , Krishna Vinod , Sundaram Chinthamani , Steven Hutsell , Rajat Agarwal , Yen-Chen Liu, Knights Landing: Second-Generation Intel Xeon Phi Product, IEEE Micro, v.36 n.2, p.34-46, March 2016", 
            "DOIhref": "https://dx.doi.org/10.1109/MM.2016.25", 
            "DOIname": "10.1109/MM.2016.25", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2927563"
        }, 
        {
            "ArticleName": "William Stallings, Operating systems (3rd ed.): internals and design principles, Prentice-Hall, Inc., Upper Saddle River, NJ, 1998", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=272982"
        }, 
        {
            "ArticleName": "Carlos Villavieja , Vasileios Karakostas , Lluis Vilanova , Yoav Etsion , Alex Ramirez , Avi Mendelson , Nacho Navarro , Adrian Cristal , Osman S. Unsal, DiDi: Mitigating the Performance Impact of TLB Shootdowns Using a Shared TLB Directory, Proceedings of the 2011 International Conference on Parallel Architectures and Compilation Techniques, p.340-349, October 10-14, 2011", 
            "DOIhref": "https://dx.doi.org/10.1109/PACT.2011.65", 
            "DOIname": "10.1109/PACT.2011.65", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2121461"
        }, 
        {
            "ArticleName": "HanBin Yoon, Row buffer locality aware caching policies for hybrid memories, Proceedings of the 2012 IEEE 30th International Conference on Computer Design (ICCD 2012), p.337-344, September 30-October 03, 2012", 
            "DOIhref": "https://dx.doi.org/10.1109/ICCD.2012.6378661", 
            "DOIname": "10.1109/ICCD.2012.6378661", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2417550"
        }, 
        {
            "ArticleName": "Xiangyao Yu , Christopher J. Hughes , Nadathur Satish , Srinivas Devadas, IMP: indirect memory prefetcher, Proceedings of the 48th International Symposium on Microarchitecture, December 05-09, 2015, Waikiki, Hawaii", 
            "DOIhref": "http://doi.acm.org/10.1145/2830772.2830807", 
            "DOIname": "10.1145/2830772.2830807", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2830807"
        }, 
        {
            "ArticleName": "Yu, X., et al. Banshee: Bandwidth-Efficient DRAM Caching Via Software/Hardware Cooperation. arXiv.1704.02677 (2017)."
        }
    ], 
    "Authors": [
        {
            "Affiliation": "MIT", 
            "Name": "Xiangyao Yu"
        }, 
        {
            "Affiliation": "Intel Labs", 
            "Name": "Christopher J. Hughes"
        }, 
        {
            "Affiliation": "Intel Labs", 
            "Name": "Nadathur Satish"
        }, 
        {
            "Affiliation": "ETH Z\u00fcrich", 
            "Name": "Onur Mutlu"
        }, 
        {
            "Affiliation": "MIT", 
            "Name": "Srinivas Devadas"
        }
    ], 
    "Link": "https://dl.acm.org/citation.cfm?id=3124555&preflayout=flat"
}