

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2'
================================================================
* Date:           Tue Jan 27 15:47:10 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.715 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_46_1_VITIS_LOOP_47_2  |       64|       64|         1|          1|          1|    64|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.71>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%b = alloca i32 1" [top.cpp:47]   --->   Operation 4 'alloca' 'b' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%u = alloca i32 1" [top.cpp:46]   --->   Operation 5 'alloca' 'u' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.48ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 8 [1/1] (0.48ns)   --->   "%store_ln46 = store i5 0, i5 %u" [top.cpp:46]   --->   Operation 8 'store' 'store_ln46' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%store_ln47 = store i3 0, i3 %b" [top.cpp:47]   --->   Operation 9 'store' 'store_ln47' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [top.cpp:46]   --->   Operation 11 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.89ns)   --->   "%icmp_ln46 = icmp_eq  i7 %indvar_flatten_load, i7 64" [top.cpp:46]   --->   Operation 12 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.89ns)   --->   "%add_ln46_1 = add i7 %indvar_flatten_load, i7 1" [top.cpp:46]   --->   Operation 13 'add' 'add_ln46_1' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %for.inc7, void %VITIS_LOOP_62_3.exitStub" [top.cpp:46]   --->   Operation 14 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%b_load = load i3 %b" [top.cpp:46]   --->   Operation 15 'load' 'b_load' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%u_load = load i5 %u" [top.cpp:46]   --->   Operation 16 'load' 'u_load' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i3 %b_load" [top.cpp:46]   --->   Operation 17 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.87ns)   --->   "%add_ln46 = add i5 %u_load, i5 1" [top.cpp:46]   --->   Operation 18 'add' 'add_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_46_1_VITIS_LOOP_47_2_str"   --->   Operation 19 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.74ns)   --->   "%icmp_ln47 = icmp_eq  i3 %b_load, i3 4" [top.cpp:47]   --->   Operation 21 'icmp' 'icmp_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i2 %trunc_ln46" [top.cpp:46]   --->   Operation 22 'zext' 'zext_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.48ns)   --->   "%select_ln46 = select i1 %icmp_ln47, i5 %add_ln46, i5 %u_load" [top.cpp:46]   --->   Operation 23 'select' 'select_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln46_1 = trunc i5 %select_ln46" [top.cpp:46]   --->   Operation 24 'trunc' 'trunc_ln46_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [top.cpp:48]   --->   Operation 25 'specpipeline' 'specpipeline_ln48' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.62ns)   --->   "%icmp_ln49 = icmp_ne  i2 %trunc_ln46, i2 3" [top.cpp:49]   --->   Operation 26 'icmp' 'icmp_ln49' <Predicate = (!icmp_ln46)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.86ns)   --->   "%switch_ln49 = switch i4 %trunc_ln46_1, void %arrayidx610.case.15, i4 0, void %arrayidx610.case.0, i4 1, void %arrayidx610.case.1, i4 2, void %arrayidx610.case.2, i4 3, void %arrayidx610.case.3, i4 4, void %arrayidx610.case.4, i4 5, void %arrayidx610.case.5, i4 6, void %arrayidx610.case.6, i4 7, void %arrayidx610.case.7, i4 8, void %arrayidx610.case.8, i4 9, void %arrayidx610.case.9, i4 10, void %arrayidx610.case.10, i4 11, void %arrayidx610.case.11, i4 12, void %arrayidx610.case.12, i4 13, void %arrayidx610.case.13, i4 14, void %arrayidx610.case.14" [top.cpp:49]   --->   Operation 27 'switch' 'switch_ln49' <Predicate = (!icmp_ln46)> <Delay = 0.86>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.3126, void %arrayidx610.exit" [top.cpp:49]   --->   Operation 28 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 14)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx610.exit" [top.cpp:49]   --->   Operation 29 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 14 & !icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.3120, void %arrayidx610.exit" [top.cpp:49]   --->   Operation 30 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 13)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx610.exit" [top.cpp:49]   --->   Operation 31 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 13 & !icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.3114, void %arrayidx610.exit" [top.cpp:49]   --->   Operation 32 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 12)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx610.exit" [top.cpp:49]   --->   Operation 33 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 12 & !icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.3108, void %arrayidx610.exit" [top.cpp:49]   --->   Operation 34 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 11)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx610.exit" [top.cpp:49]   --->   Operation 35 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 11 & !icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.3102, void %arrayidx610.exit" [top.cpp:49]   --->   Operation 36 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 10)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx610.exit" [top.cpp:49]   --->   Operation 37 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 10 & !icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.396, void %arrayidx610.exit" [top.cpp:49]   --->   Operation 38 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 9)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx610.exit" [top.cpp:49]   --->   Operation 39 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 9 & !icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.390, void %arrayidx610.exit" [top.cpp:49]   --->   Operation 40 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 8)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx610.exit" [top.cpp:49]   --->   Operation 41 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 8 & !icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.384, void %arrayidx610.exit" [top.cpp:49]   --->   Operation 42 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 7)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx610.exit" [top.cpp:49]   --->   Operation 43 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 7 & !icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.378, void %arrayidx610.exit" [top.cpp:49]   --->   Operation 44 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 6)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx610.exit" [top.cpp:49]   --->   Operation 45 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 6 & !icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.372, void %arrayidx610.exit" [top.cpp:49]   --->   Operation 46 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 5)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx610.exit" [top.cpp:49]   --->   Operation 47 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 5 & !icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.366, void %arrayidx610.exit" [top.cpp:49]   --->   Operation 48 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 4)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx610.exit" [top.cpp:49]   --->   Operation 49 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 4 & !icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.360, void %arrayidx610.exit" [top.cpp:49]   --->   Operation 50 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 3)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx610.exit" [top.cpp:49]   --->   Operation 51 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 3 & !icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.354, void %arrayidx610.exit" [top.cpp:49]   --->   Operation 52 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 2)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx610.exit" [top.cpp:49]   --->   Operation 53 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 2 & !icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.348, void %arrayidx610.exit" [top.cpp:49]   --->   Operation 54 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 1)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx610.exit" [top.cpp:49]   --->   Operation 55 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 1 & !icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.342, void %arrayidx610.exit" [top.cpp:49]   --->   Operation 56 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 0)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx610.exit" [top.cpp:49]   --->   Operation 57 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 0 & !icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.3132, void %arrayidx610.exit" [top.cpp:49]   --->   Operation 58 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 15)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx610.exit" [top.cpp:49]   --->   Operation 59 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 15 & !icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.62ns)   --->   "%add_ln47 = add i3 %zext_ln46, i3 1" [top.cpp:47]   --->   Operation 60 'add' 'add_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.48ns)   --->   "%store_ln46 = store i7 %add_ln46_1, i7 %indvar_flatten" [top.cpp:46]   --->   Operation 61 'store' 'store_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.48>
ST_1 : Operation 62 [1/1] (0.48ns)   --->   "%store_ln46 = store i5 %select_ln46, i5 %u" [top.cpp:46]   --->   Operation 62 'store' 'store_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.48>
ST_1 : Operation 63 [1/1] (0.48ns)   --->   "%store_ln47 = store i3 %add_ln47, i3 %b" [top.cpp:47]   --->   Operation 63 'store' 'store_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.48>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln47 = br void %for.inc" [top.cpp:47]   --->   Operation 64 'br' 'br_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (icmp_ln46)> <Delay = 0.48>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b                     (alloca           ) [ 01]
u                     (alloca           ) [ 01]
indvar_flatten        (alloca           ) [ 01]
store_ln0             (store            ) [ 00]
store_ln46            (store            ) [ 00]
store_ln47            (store            ) [ 00]
br_ln0                (br               ) [ 00]
indvar_flatten_load   (load             ) [ 00]
icmp_ln46             (icmp             ) [ 01]
add_ln46_1            (add              ) [ 00]
br_ln46               (br               ) [ 00]
b_load                (load             ) [ 00]
u_load                (load             ) [ 00]
trunc_ln46            (trunc            ) [ 00]
add_ln46              (add              ) [ 00]
specloopname_ln0      (specloopname     ) [ 00]
speclooptripcount_ln0 (speclooptripcount) [ 00]
icmp_ln47             (icmp             ) [ 00]
zext_ln46             (zext             ) [ 00]
select_ln46           (select           ) [ 00]
trunc_ln46_1          (trunc            ) [ 01]
specpipeline_ln48     (specpipeline     ) [ 00]
icmp_ln49             (icmp             ) [ 01]
switch_ln49           (switch           ) [ 00]
br_ln49               (br               ) [ 00]
br_ln49               (br               ) [ 00]
br_ln49               (br               ) [ 00]
br_ln49               (br               ) [ 00]
br_ln49               (br               ) [ 00]
br_ln49               (br               ) [ 00]
br_ln49               (br               ) [ 00]
br_ln49               (br               ) [ 00]
br_ln49               (br               ) [ 00]
br_ln49               (br               ) [ 00]
br_ln49               (br               ) [ 00]
br_ln49               (br               ) [ 00]
br_ln49               (br               ) [ 00]
br_ln49               (br               ) [ 00]
br_ln49               (br               ) [ 00]
br_ln49               (br               ) [ 00]
br_ln49               (br               ) [ 00]
br_ln49               (br               ) [ 00]
br_ln49               (br               ) [ 00]
br_ln49               (br               ) [ 00]
br_ln49               (br               ) [ 00]
br_ln49               (br               ) [ 00]
br_ln49               (br               ) [ 00]
br_ln49               (br               ) [ 00]
br_ln49               (br               ) [ 00]
br_ln49               (br               ) [ 00]
br_ln49               (br               ) [ 00]
br_ln49               (br               ) [ 00]
br_ln49               (br               ) [ 00]
br_ln49               (br               ) [ 00]
br_ln49               (br               ) [ 00]
br_ln49               (br               ) [ 00]
add_ln47              (add              ) [ 00]
store_ln46            (store            ) [ 00]
store_ln46            (store            ) [ 00]
store_ln47            (store            ) [ 00]
br_ln47               (br               ) [ 00]
ret_ln0               (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1001" name="const_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_46_1_VITIS_LOOP_47_2_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="b_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="u_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="indvar_flatten_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="store_ln0_store_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="7" slack="0"/>
<pin id="79" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln46_store_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="0"/>
<pin id="83" dir="0" index="1" bw="5" slack="0"/>
<pin id="84" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln47_store_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="3" slack="0"/>
<pin id="89" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="indvar_flatten_load_load_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="7" slack="0"/>
<pin id="93" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="icmp_ln46_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="7" slack="0"/>
<pin id="96" dir="0" index="1" bw="7" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="add_ln46_1_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="7" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="b_load_load_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="3" slack="0"/>
<pin id="108" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="u_load_load_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="5" slack="0"/>
<pin id="111" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_load/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="trunc_ln46_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="3" slack="0"/>
<pin id="114" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="add_ln46_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="5" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="icmp_ln47_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="3" slack="0"/>
<pin id="124" dir="0" index="1" bw="3" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln46_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="2" slack="0"/>
<pin id="130" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="select_ln46_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="5" slack="0"/>
<pin id="135" dir="0" index="2" bw="5" slack="0"/>
<pin id="136" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="trunc_ln46_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="5" slack="0"/>
<pin id="142" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46_1/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="icmp_ln49_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="2" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="switch_ln49_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="1" slack="0"/>
<pin id="154" dir="0" index="3" bw="3" slack="0"/>
<pin id="155" dir="0" index="4" bw="3" slack="0"/>
<pin id="156" dir="0" index="5" bw="4" slack="0"/>
<pin id="157" dir="0" index="6" bw="4" slack="0"/>
<pin id="158" dir="0" index="7" bw="4" slack="0"/>
<pin id="159" dir="0" index="8" bw="4" slack="0"/>
<pin id="160" dir="0" index="9" bw="4" slack="0"/>
<pin id="161" dir="0" index="10" bw="4" slack="0"/>
<pin id="162" dir="0" index="11" bw="4" slack="0"/>
<pin id="163" dir="0" index="12" bw="4" slack="0"/>
<pin id="164" dir="0" index="13" bw="3" slack="0"/>
<pin id="165" dir="0" index="14" bw="3" slack="0"/>
<pin id="166" dir="0" index="15" bw="2" slack="0"/>
<pin id="167" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln49/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="add_ln47_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="2" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln46_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="7" slack="0"/>
<pin id="192" dir="0" index="1" bw="7" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln46_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="0"/>
<pin id="197" dir="0" index="1" bw="5" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln47_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="0"/>
<pin id="202" dir="0" index="1" bw="3" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/1 "/>
</bind>
</comp>

<comp id="205" class="1005" name="b_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="3" slack="0"/>
<pin id="207" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="b "/>
</bind>
</comp>

<comp id="212" class="1005" name="u_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="0"/>
<pin id="214" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

<comp id="219" class="1005" name="indvar_flatten_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="7" slack="0"/>
<pin id="221" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="98"><net_src comp="91" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="91" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="115"><net_src comp="106" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="109" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="106" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="112" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="122" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="116" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="109" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="143"><net_src comp="132" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="112" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="168"><net_src comp="140" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="169"><net_src comp="32" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="171"><net_src comp="36" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="172"><net_src comp="38" pin="0"/><net_sink comp="150" pin=4"/></net>

<net id="173"><net_src comp="40" pin="0"/><net_sink comp="150" pin=5"/></net>

<net id="174"><net_src comp="42" pin="0"/><net_sink comp="150" pin=6"/></net>

<net id="175"><net_src comp="44" pin="0"/><net_sink comp="150" pin=7"/></net>

<net id="176"><net_src comp="46" pin="0"/><net_sink comp="150" pin=8"/></net>

<net id="177"><net_src comp="48" pin="0"/><net_sink comp="150" pin=9"/></net>

<net id="178"><net_src comp="50" pin="0"/><net_sink comp="150" pin=10"/></net>

<net id="179"><net_src comp="52" pin="0"/><net_sink comp="150" pin=11"/></net>

<net id="180"><net_src comp="54" pin="0"/><net_sink comp="150" pin=12"/></net>

<net id="181"><net_src comp="56" pin="0"/><net_sink comp="150" pin=13"/></net>

<net id="182"><net_src comp="58" pin="0"/><net_sink comp="150" pin=14"/></net>

<net id="183"><net_src comp="60" pin="0"/><net_sink comp="150" pin=15"/></net>

<net id="188"><net_src comp="128" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="62" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="100" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="132" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="184" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="64" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="210"><net_src comp="205" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="211"><net_src comp="205" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="215"><net_src comp="68" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="218"><net_src comp="212" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="222"><net_src comp="72" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="224"><net_src comp="219" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="225"><net_src comp="219" pin="1"/><net_sink comp="190" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln46 : 1
		store_ln47 : 1
		indvar_flatten_load : 1
		icmp_ln46 : 2
		add_ln46_1 : 2
		br_ln46 : 3
		b_load : 1
		u_load : 1
		trunc_ln46 : 2
		add_ln46 : 2
		icmp_ln47 : 2
		zext_ln46 : 3
		select_ln46 : 3
		trunc_ln46_1 : 4
		icmp_ln49 : 3
		switch_ln49 : 5
		br_ln49 : 4
		br_ln49 : 4
		br_ln49 : 4
		br_ln49 : 4
		br_ln49 : 4
		br_ln49 : 4
		br_ln49 : 4
		br_ln49 : 4
		br_ln49 : 4
		br_ln49 : 4
		br_ln49 : 4
		br_ln49 : 4
		br_ln49 : 4
		br_ln49 : 4
		br_ln49 : 4
		br_ln49 : 4
		add_ln47 : 4
		store_ln46 : 3
		store_ln46 : 4
		store_ln47 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |  add_ln46_1_fu_100  |    0    |    14   |
|    add   |   add_ln46_fu_116   |    0    |    12   |
|          |   add_ln47_fu_184   |    0    |    9    |
|----------|---------------------|---------|---------|
|          |   icmp_ln46_fu_94   |    0    |    14   |
|   icmp   |   icmp_ln47_fu_122  |    0    |    10   |
|          |   icmp_ln49_fu_144  |    0    |    9    |
|----------|---------------------|---------|---------|
|  select  |  select_ln46_fu_132 |    0    |    5    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln46_fu_112  |    0    |    0    |
|          | trunc_ln46_1_fu_140 |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |   zext_ln46_fu_128  |    0    |    0    |
|----------|---------------------|---------|---------|
|  switch  |  switch_ln49_fu_150 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    73   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|       b_reg_205      |    3   |
|indvar_flatten_reg_219|    7   |
|       u_reg_212      |    5   |
+----------------------+--------+
|         Total        |   15   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   73   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   15   |    -   |
+-----------+--------+--------+
|   Total   |   15   |   73   |
+-----------+--------+--------+
