// Seed: 3308245838
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout tri1 id_1;
  assign id_1 = 1;
  logic id_5;
  tri   id_6 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd83
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout logic [7:0] id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire _id_3;
  output wire id_2;
  output wire id_1;
  wire id_9;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_6,
      id_1
  );
  assign id_8[id_3] = id_4 / id_9 && {-1, -1};
endmodule
