// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _exp_generic_double_s_HH_
#define _exp_generic_double_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myip_v1_0_HLS_maceOg.h"
#include "exp_generic_doublbkb.h"
#include "exp_generic_doublcud.h"
#include "exp_generic_doubldEe.h"

namespace ap_rtl {

struct exp_generic_double_s : public sc_module {
    // Port declarations 8
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<64> > x;
    sc_out< sc_lv<64> > ap_return;


    // Module declarations
    exp_generic_double_s(sc_module_name name);
    SC_HAS_PROCESS(exp_generic_double_s);

    ~exp_generic_double_s();

    sc_trace_file* mVcdFile;

    exp_generic_doublbkb* table_exp_Z1_array_s_U;
    exp_generic_doublcud* table_f_Z3_array_V_U;
    exp_generic_doubldEe* table_f_Z2_array_V_U;
    myip_v1_0_HLS_maceOg<1,1,16,16,19,31>* myip_v1_0_HLS_maceOg_U1;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<8> > table_exp_Z1_array_s_address0;
    sc_signal< sc_logic > table_exp_Z1_array_s_ce0;
    sc_signal< sc_lv<58> > table_exp_Z1_array_s_q0;
    sc_signal< sc_lv<8> > table_f_Z3_array_V_address0;
    sc_signal< sc_logic > table_f_Z3_array_V_ce0;
    sc_signal< sc_lv<26> > table_f_Z3_array_V_q0;
    sc_signal< sc_lv<8> > table_f_Z3_array_V_address1;
    sc_signal< sc_logic > table_f_Z3_array_V_ce1;
    sc_signal< sc_lv<26> > table_f_Z3_array_V_q1;
    sc_signal< sc_lv<8> > table_f_Z2_array_V_address0;
    sc_signal< sc_logic > table_f_Z2_array_V_ce0;
    sc_signal< sc_lv<42> > table_f_Z2_array_V_q0;
    sc_signal< sc_lv<1> > p_Result_22_fu_265_p3;
    sc_signal< sc_lv<1> > p_Result_22_reg_1149;
    sc_signal< sc_lv<1> > p_Result_22_reg_1149_pp0_iter1_reg;
    sc_signal< sc_lv<1> > p_Result_22_reg_1149_pp0_iter2_reg;
    sc_signal< sc_lv<1> > p_Result_22_reg_1149_pp0_iter3_reg;
    sc_signal< sc_lv<1> > p_Result_22_reg_1149_pp0_iter4_reg;
    sc_signal< sc_lv<1> > p_Result_22_reg_1149_pp0_iter5_reg;
    sc_signal< sc_lv<1> > and_ln209_fu_299_p2;
    sc_signal< sc_lv<1> > and_ln209_reg_1154;
    sc_signal< sc_lv<1> > and_ln209_reg_1154_pp0_iter1_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1154_pp0_iter2_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1154_pp0_iter3_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1154_pp0_iter4_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1154_pp0_iter5_reg;
    sc_signal< sc_lv<1> > and_ln18_fu_311_p2;
    sc_signal< sc_lv<1> > and_ln18_reg_1161;
    sc_signal< sc_lv<1> > and_ln18_reg_1161_pp0_iter1_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1161_pp0_iter2_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1161_pp0_iter3_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1161_pp0_iter4_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1161_pp0_iter5_reg;
    sc_signal< sc_lv<54> > select_ln253_fu_341_p3;
    sc_signal< sc_lv<54> > select_ln253_reg_1167;
    sc_signal< sc_lv<54> > select_ln253_reg_1167_pp0_iter1_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1167_pp0_iter2_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1167_pp0_iter3_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1167_pp0_iter4_reg;
    sc_signal< sc_lv<71> > r_V_13_fu_415_p3;
    sc_signal< sc_lv<71> > r_V_13_reg_1172;
    sc_signal< sc_lv<13> > r_exp_V_3_fu_522_p3;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1177;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1177_pp0_iter1_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1177_pp0_iter2_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1177_pp0_iter3_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1177_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln338_fu_530_p2;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1184;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1184_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1184_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1184_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1184_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_fu_552_p2;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1192;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1192_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1192_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1192_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1192_pp0_iter4_reg;
    sc_signal< sc_lv<8> > m_diff_hi_V_reg_1197;
    sc_signal< sc_lv<8> > m_diff_hi_V_reg_1197_pp0_iter2_reg;
    sc_signal< sc_lv<8> > Z2_V_reg_1202;
    sc_signal< sc_lv<8> > Z2_V_reg_1202_pp0_iter2_reg;
    sc_signal< sc_lv<8> > Z2_V_reg_1202_pp0_iter3_reg;
    sc_signal< sc_lv<8> > Z3_V_reg_1209;
    sc_signal< sc_lv<8> > Z3_V_reg_1209_pp0_iter2_reg;
    sc_signal< sc_lv<35> > Z4_V_fu_628_p1;
    sc_signal< sc_lv<35> > Z4_V_reg_1215;
    sc_signal< sc_lv<35> > Z4_V_reg_1215_pp0_iter2_reg;
    sc_signal< sc_lv<8> > Z4_ind_V_reg_1220;
    sc_signal< sc_lv<43> > tmp_i_fu_677_p4;
    sc_signal< sc_lv<43> > tmp_i_reg_1240;
    sc_signal< sc_lv<36> > add_ln657_fu_714_p2;
    sc_signal< sc_lv<36> > add_ln657_reg_1245;
    sc_signal< sc_lv<58> > exp_Z1_V_reg_1255;
    sc_signal< sc_lv<50> > exp_Z1P_m_1_V_reg_1260;
    sc_signal< sc_lv<50> > exp_Z1_hi_V_reg_1265;
    sc_signal< sc_lv<1> > or_ln214_1_fu_834_p2;
    sc_signal< sc_lv<1> > or_ln214_1_reg_1270;
    sc_signal< sc_lv<64> > sel_tmp6_fu_1047_p3;
    sc_signal< sc_lv<64> > sel_tmp6_reg_1275;
    sc_signal< sc_lv<1> > sel_tmp16_fu_1089_p2;
    sc_signal< sc_lv<1> > sel_tmp16_reg_1280;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<64> > zext_ln498_1_fu_642_p1;
    sc_signal< sc_lv<64> > zext_ln498_2_fu_646_p1;
    sc_signal< sc_lv<64> > zext_ln498_fu_650_p1;
    sc_signal< sc_lv<64> > zext_ln498_3_fu_720_p1;
    sc_signal< sc_lv<64> > p_Val2_s_fu_261_p1;
    sc_signal< sc_lv<11> > tmp_V_fu_273_p4;
    sc_signal< sc_lv<52> > tmp_V_3_fu_283_p1;
    sc_signal< sc_lv<1> > icmp_ln833_fu_287_p2;
    sc_signal< sc_lv<1> > icmp_ln837_fu_293_p2;
    sc_signal< sc_lv<1> > icmp_ln833_3_fu_305_p2;
    sc_signal< sc_lv<12> > zext_ln502_fu_317_p1;
    sc_signal< sc_lv<54> > p_Result_s_fu_327_p3;
    sc_signal< sc_lv<54> > e_frac_V_fu_335_p2;
    sc_signal< sc_lv<61> > m_frac_l_V_fu_349_p3;
    sc_signal< sc_lv<12> > m_exp_fu_321_p2;
    sc_signal< sc_lv<11> > sub_ln1311_fu_369_p2;
    sc_signal< sc_lv<1> > isNeg_fu_361_p3;
    sc_signal< sc_lv<12> > sext_ln1311_fu_375_p1;
    sc_signal< sc_lv<12> > m_exp_2_fu_379_p3;
    sc_signal< sc_lv<32> > sext_ln1311_1_fu_387_p1;
    sc_signal< sc_lv<61> > zext_ln1285_fu_395_p1;
    sc_signal< sc_lv<61> > r_V_fu_399_p2;
    sc_signal< sc_lv<71> > sext_ln682_fu_357_p1;
    sc_signal< sc_lv<71> > zext_ln1287_fu_391_p1;
    sc_signal< sc_lv<71> > sext_ln1287_fu_405_p1;
    sc_signal< sc_lv<71> > r_V_1_fu_409_p2;
    sc_signal< sc_lv<64> > m_fix_l_V_fu_423_p4;
    sc_signal< sc_lv<64> > zext_ln1253_fu_433_p1;
    sc_signal< sc_lv<16> > m_fix_hi_V_fu_449_p4;
    sc_signal< sc_lv<1> > p_Result_23_fu_459_p3;
    sc_signal< sc_lv<19> > rhs_V_fu_471_p3;
    sc_signal< sc_lv<31> > grp_fu_1138_p3;
    sc_signal< sc_lv<18> > trunc_ln805_fu_499_p1;
    sc_signal< sc_lv<13> > tmp_5_fu_483_p4;
    sc_signal< sc_lv<1> > icmp_ln805_fu_502_p2;
    sc_signal< sc_lv<13> > add_ln805_fu_508_p2;
    sc_signal< sc_lv<1> > p_Result_15_fu_492_p3;
    sc_signal< sc_lv<13> > select_ln805_fu_514_p3;
    sc_signal< sc_lv<64> > r_V_3_fu_437_p2;
    sc_signal< sc_lv<64> > r_V_4_fu_443_p2;
    sc_signal< sc_lv<64> > select_ln1322_fu_536_p3;
    sc_signal< sc_lv<71> > shl_ln_fu_544_p3;
    sc_signal< sc_lv<13> > r_V_15_fu_561_p1;
    sc_signal< sc_lv<84> > r_V_15_fu_561_p2;
    sc_signal< sc_lv<71> > tmp_9_fu_570_p4;
    sc_signal< sc_lv<72> > rhs_V_1_fu_580_p3;
    sc_signal< sc_lv<73> > lhs_V_fu_567_p1;
    sc_signal< sc_lv<73> > sext_ln682_2_fu_588_p1;
    sc_signal< sc_lv<73> > ret_V_3_fu_592_p2;
    sc_signal< sc_lv<10> > f_Z4_V_fu_654_p4;
    sc_signal< sc_lv<36> > rhs_V_2_fu_667_p1;
    sc_signal< sc_lv<36> > lhs_V_1_fu_664_p1;
    sc_signal< sc_lv<36> > ret_V_4_fu_671_p2;
    sc_signal< sc_lv<36> > r_V_16_fu_694_p0;
    sc_signal< sc_lv<43> > r_V_16_fu_694_p1;
    sc_signal< sc_lv<79> > r_V_16_fu_694_p2;
    sc_signal< sc_lv<20> > tmp_s_fu_700_p4;
    sc_signal< sc_lv<36> > zext_ln657_fu_710_p1;
    sc_signal< sc_lv<44> > ret_V_5_fu_724_p1;
    sc_signal< sc_lv<44> > zext_ln657_1_fu_727_p1;
    sc_signal< sc_lv<40> > tmp_1_fu_736_p4;
    sc_signal< sc_lv<49> > lshr_ln662_6_fu_746_p4;
    sc_signal< sc_lv<44> > exp_Z2P_m_1_V_fu_730_p2;
    sc_signal< sc_lv<44> > r_V_17_fu_763_p0;
    sc_signal< sc_lv<49> > r_V_17_fu_763_p1;
    sc_signal< sc_lv<93> > r_V_17_fu_763_p2;
    sc_signal< sc_lv<51> > lhs_V_2_fu_779_p5;
    sc_signal< sc_lv<36> > tmp_2_fu_769_p4;
    sc_signal< sc_lv<44> > zext_ln657_2_fu_794_p1;
    sc_signal< sc_lv<44> > add_ln657_2_fu_798_p2;
    sc_signal< sc_lv<52> > zext_ln682_fu_790_p1;
    sc_signal< sc_lv<52> > zext_ln657_3_fu_804_p1;
    sc_signal< sc_lv<52> > exp_Z1P_m_1_l_V_fu_808_p2;
    sc_signal< sc_lv<59> > lhs_V_3_fu_838_p1;
    sc_signal< sc_lv<50> > r_V_18_fu_853_p0;
    sc_signal< sc_lv<50> > r_V_18_fu_853_p1;
    sc_signal< sc_lv<59> > ret_V_6_fu_841_p2;
    sc_signal< sc_lv<100> > r_V_18_fu_853_p2;
    sc_signal< sc_lv<58> > trunc_ln1146_fu_875_p1;
    sc_signal< sc_lv<108> > zext_ln657_5_fu_867_p1;
    sc_signal< sc_lv<108> > lhs_V_4_fu_859_p3;
    sc_signal< sc_lv<107> > trunc_ln_fu_879_p3;
    sc_signal< sc_lv<107> > zext_ln1146_fu_871_p1;
    sc_signal< sc_lv<107> > add_ln1146_1_fu_893_p2;
    sc_signal< sc_lv<1> > tmp_7_fu_899_p3;
    sc_signal< sc_lv<13> > r_exp_V_fu_907_p2;
    sc_signal< sc_lv<13> > r_exp_V_2_fu_912_p3;
    sc_signal< sc_lv<3> > tmp_8_fu_919_p4;
    sc_signal< sc_lv<1> > icmp_ln849_fu_929_p2;
    sc_signal< sc_lv<1> > tmp_10_fu_940_p3;
    sc_signal< sc_lv<108> > ret_V_7_fu_887_p2;
    sc_signal< sc_lv<52> > tmp_fu_961_p4;
    sc_signal< sc_lv<52> > tmp_6_fu_971_p4;
    sc_signal< sc_lv<11> > trunc_ln168_fu_989_p1;
    sc_signal< sc_lv<11> > out_exp_V_fu_993_p2;
    sc_signal< sc_lv<52> > tmp_V_4_fu_981_p3;
    sc_signal< sc_lv<64> > p_Result_24_fu_999_p4;
    sc_signal< sc_lv<1> > or_ln338_fu_935_p2;
    sc_signal< sc_lv<1> > xor_ln338_fu_1024_p2;
    sc_signal< sc_lv<1> > and_ln338_fu_1019_p2;
    sc_signal< sc_lv<1> > and_ln849_fu_1029_p2;
    sc_signal< sc_lv<1> > or_ln849_fu_1035_p2;
    sc_signal< sc_lv<1> > xor_ln214_fu_1013_p2;
    sc_signal< sc_lv<1> > sel_tmp5_fu_1041_p2;
    sc_signal< sc_lv<64> > select_ln339_fu_947_p3;
    sc_signal< sc_lv<64> > bitcast_ln512_fu_1009_p1;
    sc_signal< sc_lv<1> > xor_ln338_1_fu_1055_p2;
    sc_signal< sc_lv<1> > or_ln849_1_fu_1066_p2;
    sc_signal< sc_lv<1> > and_ln338_1_fu_1061_p2;
    sc_signal< sc_lv<1> > xor_ln849_fu_1071_p2;
    sc_signal< sc_lv<1> > or_ln849_2_fu_1077_p2;
    sc_signal< sc_lv<1> > tmp19_fu_1083_p2;
    sc_signal< sc_lv<1> > icmp_ln853_fu_955_p2;
    sc_signal< sc_lv<1> > xor_ln936_fu_1095_p2;
    sc_signal< sc_lv<1> > x_is_pinf_fu_1100_p2;
    sc_signal< sc_lv<1> > or_ln214_fu_1105_p2;
    sc_signal< sc_lv<64> > select_ln214_fu_1110_p3;
    sc_signal< sc_lv<64> > select_ln214_1_fu_1117_p3;
    sc_signal< sc_lv<64> > select_ln214_2_fu_1125_p3;
    sc_signal< sc_lv<16> > grp_fu_1138_p0;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to5;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<79> > r_V_16_fu_694_p00;
    sc_signal< sc_lv<79> > r_V_16_fu_694_p10;
    sc_signal< sc_lv<93> > r_V_17_fu_763_p00;
    sc_signal< sc_lv<93> > r_V_17_fu_763_p10;
    sc_signal< sc_lv<100> > r_V_18_fu_853_p00;
    sc_signal< sc_lv<100> > r_V_18_fu_853_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<11> ap_const_lv11_7FF;
    static const sc_lv<52> ap_const_lv52_0;
    static const sc_lv<12> ap_const_lv12_C01;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<11> ap_const_lv11_3FF;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_46;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<18> ap_const_lv18_20000;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<18> ap_const_lv18_0;
    static const sc_lv<13> ap_const_lv13_1;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<84> ap_const_lv84_58B90BFBE8E7BCD5E4;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_53;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<32> ap_const_lv32_3A;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_32;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_3B;
    static const sc_lv<32> ap_const_lv32_4E;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_39;
    static const sc_lv<32> ap_const_lv32_5C;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<59> ap_const_lv59_10;
    static const sc_lv<49> ap_const_lv49_0;
    static const sc_lv<32> ap_const_lv32_6A;
    static const sc_lv<13> ap_const_lv13_1FFF;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_7FF0000000000000;
    static const sc_lv<13> ap_const_lv13_1C02;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<32> ap_const_lv32_69;
    static const sc_lv<32> ap_const_lv32_68;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<64> ap_const_lv64_7FFFFFFFFFFFFFFF;
    static const sc_lv<31> ap_const_lv31_5C55;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_Z4_V_fu_628_p1();
    void thread_add_ln1146_1_fu_893_p2();
    void thread_add_ln657_2_fu_798_p2();
    void thread_add_ln657_fu_714_p2();
    void thread_add_ln805_fu_508_p2();
    void thread_and_ln18_fu_311_p2();
    void thread_and_ln209_fu_299_p2();
    void thread_and_ln338_1_fu_1061_p2();
    void thread_and_ln338_fu_1019_p2();
    void thread_and_ln849_fu_1029_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to5();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return();
    void thread_bitcast_ln512_fu_1009_p1();
    void thread_e_frac_V_fu_335_p2();
    void thread_exp_Z1P_m_1_l_V_fu_808_p2();
    void thread_exp_Z2P_m_1_V_fu_730_p2();
    void thread_f_Z4_V_fu_654_p4();
    void thread_grp_fu_1138_p0();
    void thread_icmp_ln338_1_fu_552_p2();
    void thread_icmp_ln338_fu_530_p2();
    void thread_icmp_ln805_fu_502_p2();
    void thread_icmp_ln833_3_fu_305_p2();
    void thread_icmp_ln833_fu_287_p2();
    void thread_icmp_ln837_fu_293_p2();
    void thread_icmp_ln849_fu_929_p2();
    void thread_icmp_ln853_fu_955_p2();
    void thread_isNeg_fu_361_p3();
    void thread_lhs_V_1_fu_664_p1();
    void thread_lhs_V_2_fu_779_p5();
    void thread_lhs_V_3_fu_838_p1();
    void thread_lhs_V_4_fu_859_p3();
    void thread_lhs_V_fu_567_p1();
    void thread_lshr_ln662_6_fu_746_p4();
    void thread_m_exp_2_fu_379_p3();
    void thread_m_exp_fu_321_p2();
    void thread_m_fix_hi_V_fu_449_p4();
    void thread_m_fix_l_V_fu_423_p4();
    void thread_m_frac_l_V_fu_349_p3();
    void thread_or_ln214_1_fu_834_p2();
    void thread_or_ln214_fu_1105_p2();
    void thread_or_ln338_fu_935_p2();
    void thread_or_ln849_1_fu_1066_p2();
    void thread_or_ln849_2_fu_1077_p2();
    void thread_or_ln849_fu_1035_p2();
    void thread_out_exp_V_fu_993_p2();
    void thread_p_Result_15_fu_492_p3();
    void thread_p_Result_22_fu_265_p3();
    void thread_p_Result_23_fu_459_p3();
    void thread_p_Result_24_fu_999_p4();
    void thread_p_Result_s_fu_327_p3();
    void thread_p_Val2_s_fu_261_p1();
    void thread_r_V_13_fu_415_p3();
    void thread_r_V_15_fu_561_p1();
    void thread_r_V_15_fu_561_p2();
    void thread_r_V_16_fu_694_p0();
    void thread_r_V_16_fu_694_p00();
    void thread_r_V_16_fu_694_p1();
    void thread_r_V_16_fu_694_p10();
    void thread_r_V_16_fu_694_p2();
    void thread_r_V_17_fu_763_p0();
    void thread_r_V_17_fu_763_p00();
    void thread_r_V_17_fu_763_p1();
    void thread_r_V_17_fu_763_p10();
    void thread_r_V_17_fu_763_p2();
    void thread_r_V_18_fu_853_p0();
    void thread_r_V_18_fu_853_p00();
    void thread_r_V_18_fu_853_p1();
    void thread_r_V_18_fu_853_p10();
    void thread_r_V_18_fu_853_p2();
    void thread_r_V_1_fu_409_p2();
    void thread_r_V_3_fu_437_p2();
    void thread_r_V_4_fu_443_p2();
    void thread_r_V_fu_399_p2();
    void thread_r_exp_V_2_fu_912_p3();
    void thread_r_exp_V_3_fu_522_p3();
    void thread_r_exp_V_fu_907_p2();
    void thread_ret_V_3_fu_592_p2();
    void thread_ret_V_4_fu_671_p2();
    void thread_ret_V_5_fu_724_p1();
    void thread_ret_V_6_fu_841_p2();
    void thread_ret_V_7_fu_887_p2();
    void thread_rhs_V_1_fu_580_p3();
    void thread_rhs_V_2_fu_667_p1();
    void thread_rhs_V_fu_471_p3();
    void thread_sel_tmp16_fu_1089_p2();
    void thread_sel_tmp5_fu_1041_p2();
    void thread_sel_tmp6_fu_1047_p3();
    void thread_select_ln1322_fu_536_p3();
    void thread_select_ln214_1_fu_1117_p3();
    void thread_select_ln214_2_fu_1125_p3();
    void thread_select_ln214_fu_1110_p3();
    void thread_select_ln253_fu_341_p3();
    void thread_select_ln339_fu_947_p3();
    void thread_select_ln805_fu_514_p3();
    void thread_sext_ln1287_fu_405_p1();
    void thread_sext_ln1311_1_fu_387_p1();
    void thread_sext_ln1311_fu_375_p1();
    void thread_sext_ln682_2_fu_588_p1();
    void thread_sext_ln682_fu_357_p1();
    void thread_shl_ln_fu_544_p3();
    void thread_sub_ln1311_fu_369_p2();
    void thread_table_exp_Z1_array_s_address0();
    void thread_table_exp_Z1_array_s_ce0();
    void thread_table_f_Z2_array_V_address0();
    void thread_table_f_Z2_array_V_ce0();
    void thread_table_f_Z3_array_V_address0();
    void thread_table_f_Z3_array_V_address1();
    void thread_table_f_Z3_array_V_ce0();
    void thread_table_f_Z3_array_V_ce1();
    void thread_tmp19_fu_1083_p2();
    void thread_tmp_10_fu_940_p3();
    void thread_tmp_1_fu_736_p4();
    void thread_tmp_2_fu_769_p4();
    void thread_tmp_5_fu_483_p4();
    void thread_tmp_6_fu_971_p4();
    void thread_tmp_7_fu_899_p3();
    void thread_tmp_8_fu_919_p4();
    void thread_tmp_9_fu_570_p4();
    void thread_tmp_V_3_fu_283_p1();
    void thread_tmp_V_4_fu_981_p3();
    void thread_tmp_V_fu_273_p4();
    void thread_tmp_fu_961_p4();
    void thread_tmp_i_fu_677_p4();
    void thread_tmp_s_fu_700_p4();
    void thread_trunc_ln1146_fu_875_p1();
    void thread_trunc_ln168_fu_989_p1();
    void thread_trunc_ln805_fu_499_p1();
    void thread_trunc_ln_fu_879_p3();
    void thread_x_is_pinf_fu_1100_p2();
    void thread_xor_ln214_fu_1013_p2();
    void thread_xor_ln338_1_fu_1055_p2();
    void thread_xor_ln338_fu_1024_p2();
    void thread_xor_ln849_fu_1071_p2();
    void thread_xor_ln936_fu_1095_p2();
    void thread_zext_ln1146_fu_871_p1();
    void thread_zext_ln1253_fu_433_p1();
    void thread_zext_ln1285_fu_395_p1();
    void thread_zext_ln1287_fu_391_p1();
    void thread_zext_ln498_1_fu_642_p1();
    void thread_zext_ln498_2_fu_646_p1();
    void thread_zext_ln498_3_fu_720_p1();
    void thread_zext_ln498_fu_650_p1();
    void thread_zext_ln502_fu_317_p1();
    void thread_zext_ln657_1_fu_727_p1();
    void thread_zext_ln657_2_fu_794_p1();
    void thread_zext_ln657_3_fu_804_p1();
    void thread_zext_ln657_5_fu_867_p1();
    void thread_zext_ln657_fu_710_p1();
    void thread_zext_ln682_fu_790_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
