$date
	Sun Oct 23 03:18:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#654984
b100 !
1"
#654986
b100 &
b100 %
1$
#654987
0"
#654990
b10 &
b10 %
#654994
b1 &
b1 %
1#
#654998
b0 &
0#
b0 %
0$
#1664829
b110 !
1"
#1664830
b110 &
b110 %
1$
#1664831
0"
#1664834
b11 &
b11 %
#1664838
b1010 &
b1010 %
#1664842
b101 &
b101 %
#1664846
b10000 &
b10000 %
#1664850
b1000 &
b1000 %
#1664854
b100 &
b100 %
#1664858
b10 &
b10 %
#1664862
b1 &
1#
b1 %
#1664866
b0 &
b0 %
0#
0$
#2666185
b10100 !
1"
#2666186
b10100 &
b10100 %
1$
#2666187
0"
#2666190
b1010 &
b1010 %
#2666194
b101 &
b101 %
#2666198
b10000 &
b10000 %
#2666202
b1000 &
b1000 %
#2666206
b100 &
b100 %
#2666210
b10 &
b10 %
#2666214
b1 &
1#
b1 %
#2666218
b0 &
b0 %
0#
0$
#4500012
