// Seed: 3406490163
module module_0 (
    output tri0  id_0,
    input  wand  id_1,
    output wire  id_2,
    output uwire id_3,
    input  tri0  id_4,
    input  wor   id_5,
    output tri0  id_6,
    input  wand  id_7,
    input  tri   id_8,
    input  uwire id_9,
    input  tri1  id_10
);
  wire id_12;
  assign module_1._id_3 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd11,
    parameter id_3 = 32'd27
) (
    input  wand _id_0,
    output tri0 id_1,
    output wor  id_2,
    input  tri1 _id_3,
    output wire id_4,
    input  tri0 id_5,
    output tri0 id_6
);
  supply0 [id_3 : id_0] id_8 = 1;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_4,
      id_2,
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
