# Hi, I'm K ðŸ‘‹
I'm a Verification Engineer passionate about digital design and SoC verification.

ðŸ”­ Iâ€™m currently working on UVM verification projects  
ðŸŒ± Iâ€™m learning advanced SystemVerilog and SoC design  
ðŸ’¬ Ask me about RTL, verification, or Python automation
### Languages and Tools:

[<img align="left" alt="System Verilog" width="130px" src="https://upload.wikimedia.org/wikipedia/en/thumb/e/ef/SystemVerilog_logo.png/240px-SystemVerilog_logo.png" style="padding-right:10px;" />][webdevplaylist]
[<img align="left" alt="UVM" width="50px" src="https://s3.amazonaws.com/images.verification.academy/uvm.jpg" style="padding-right:10px;" />][webdevplaylist]
[<img align="left" alt="RISC-V" width="150px" src="https://upload.wikimedia.org/wikipedia/commons/thumb/9/9a/RISC-V-logo.svg/2560px-RISC-V-logo.svg.png" style="padding-right:10px;" />][webdevplaylist]
[<img align="left" alt="Python" width="120px" src="https://upload.wikimedia.org/wikipedia/commons/thumb/f/f8/Python_logo_and_wordmark.svg/2560px-Python_logo_and_wordmark.svg.png" />][webdevplaylist] 
[<img align="left" alt="synosys" width="110px" src="https://upload.wikimedia.org/wikipedia/commons/thumb/6/6c/Synopsys_Logo.svg/2560px-Synopsys_Logo.svg.png" />][webdevplaylist]
[<img align="left" alt="cadence" width="100px" src="https://logos-download.com/wp-content/uploads/2019/07/Cadence_Logo.png" />][webdevplaylist]
[webdevplaylist]: https://github.com/AuringzaibSabir
