================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                        | Instructions | Description                                                                            |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                             | 143          | After all functions are compiled and linked into a single design                       |
|               |                             |              |                                                                                        |
| Unroll/Inline |                             |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                  |  82          | user unroll pragmas are applied                                                        |
|               | (2) simplification          |  59          | simplification of applied user unroll pragmas                                          |
|               | (3) inline                  |  70          | user inline pragmas are applied                                                        |
|               | (4) simplification          |  70          | simplification of applied user inline pragmas                                          |
|               |                             |              |                                                                                        |
| Array/Struct  |                             |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition         |  66          | user array partition pragmas are applied                                               |
|               | (2) simplification          |  66          | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate  |  66          | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape           |  66          | apply array reshape pragmas                                                            |
|               | (5) access patterns         |  73          | array access pattern optmizations                                                      |
|               |                             |              |                                                                                        |
| Performance   |                             |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification     |  73          | loop and instruction simplification                                                    |
|               | (2) parallelization         |  73          | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition         |  72          | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification          |  72          | simplification of design after performance transformations                             |
|               |                             |              |                                                                                        |
| HW Transforms |                             |              | After hardware transfomations                                                          |
|               | (1) lowering                |  89          | initial conversion to HW specific instructions                                         |
|               | (2) optimizations           | 112          | high level synthesis optimizations                                                     |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+

* Instructions per Function for each Compilation Phase
+-----------------+-------------------+---------------+---------------+--------------+--------------+---------------+
| Function        | Location          | Compile/Link  | Unroll/Inline | Array/Struct | Performance  | HW Transforms |
+-----------------+-------------------+---------------+---------------+--------------+--------------+---------------+
| + kernel_mul    | kernel_mul.cpp:31 | 143           | 70            | 73           | 72           | 112           |
|    load_vec     | kernel_mul.cpp:6  |  38 (2 calls) | 26 (2 calls)  | 28 (2 calls) | 28 (2 calls) |  40 (2 calls) |
|    compute_mul  | kernel_mul.cpp:13 |  50           | 13            | 13           | 12           |  22           |
|    store_result | kernel_mul.cpp:22 |  26           | 13            | 14           | 14           |  21           |
+-----------------+-------------------+---------------+---------------+--------------+--------------+---------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


