[13:45:25.143] <TB2>     INFO: *** Welcome to pxar ***
[13:45:25.143] <TB2>     INFO: *** Today: 2016/04/14
[13:45:25.149] <TB2>     INFO: *** Version: b2a7-dirty
[13:45:25.149] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C15.dat
[13:45:25.150] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:45:25.150] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//defaultMaskFile.dat
[13:45:25.150] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters_C15.dat
[13:45:25.227] <TB2>     INFO:         clk: 4
[13:45:25.227] <TB2>     INFO:         ctr: 4
[13:45:25.227] <TB2>     INFO:         sda: 19
[13:45:25.227] <TB2>     INFO:         tin: 9
[13:45:25.227] <TB2>     INFO:         level: 15
[13:45:25.227] <TB2>     INFO:         triggerdelay: 0
[13:45:25.227] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:45:25.227] <TB2>     INFO: Log level: DEBUG
[13:45:25.237] <TB2>     INFO: Found DTB DTB_WWXLHF
[13:45:25.245] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[13:45:25.248] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[13:45:25.251] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[13:45:26.818] <TB2>     INFO: DUT info: 
[13:45:26.818] <TB2>     INFO: The DUT currently contains the following objects:
[13:45:26.818] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:45:26.818] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[13:45:26.818] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[13:45:26.818] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:45:26.818] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:26.818] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:26.818] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:26.818] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:26.818] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:26.818] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:26.818] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:26.818] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:26.818] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:26.818] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:26.818] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:26.818] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:26.818] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:26.818] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:26.818] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:26.818] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:45:26.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:45:26.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:45:26.822] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31195136
[13:45:26.822] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x18eaf90
[13:45:26.822] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x185f770
[13:45:26.822] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f1859d94010
[13:45:26.822] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f185ffff510
[13:45:26.822] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31260672 fPxarMemory = 0x7f1859d94010
[13:45:26.823] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 377mA
[13:45:26.824] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 466.3mA
[13:45:26.824] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.5 C
[13:45:26.824] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:45:27.225] <TB2>     INFO: enter 'restricted' command line mode
[13:45:27.225] <TB2>     INFO: enter test to run
[13:45:27.225] <TB2>     INFO:   test: FPIXTest no parameter change
[13:45:27.225] <TB2>     INFO:   running: fpixtest
[13:45:27.225] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:45:27.228] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:45:27.228] <TB2>     INFO: ######################################################################
[13:45:27.228] <TB2>     INFO: PixTestFPIXTest::doTest()
[13:45:27.228] <TB2>     INFO: ######################################################################
[13:45:27.232] <TB2>     INFO: ######################################################################
[13:45:27.232] <TB2>     INFO: PixTestPretest::doTest()
[13:45:27.232] <TB2>     INFO: ######################################################################
[13:45:27.234] <TB2>     INFO:    ----------------------------------------------------------------------
[13:45:27.234] <TB2>     INFO:    PixTestPretest::programROC() 
[13:45:27.234] <TB2>     INFO:    ----------------------------------------------------------------------
[13:45:45.251] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:45:45.251] <TB2>     INFO: IA differences per ROC:  18.5 17.7 19.3 17.7 16.9 19.3 17.7 17.7 18.5 16.9 17.7 20.1 18.5 19.3 19.3 18.5
[13:45:45.317] <TB2>     INFO:    ----------------------------------------------------------------------
[13:45:45.317] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:45:45.317] <TB2>     INFO:    ----------------------------------------------------------------------
[13:45:45.420] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 73.0312 mA
[13:45:45.521] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 24.1688 mA
[13:45:45.624] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.3688 mA
[13:45:45.725] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  82 Ia 24.9688 mA
[13:45:45.826] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  77 Ia 23.3688 mA
[13:45:45.926] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  81 Ia 24.9688 mA
[13:45:46.027] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  76 Ia 23.3688 mA
[13:45:46.128] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  80 Ia 24.1688 mA
[13:45:46.229] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 24.9688 mA
[13:45:46.330] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  73 Ia 24.1688 mA
[13:45:46.432] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.3688 mA
[13:45:46.533] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  82 Ia 24.9688 mA
[13:45:46.634] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  77 Ia 23.3688 mA
[13:45:46.734] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  81 Ia 24.9688 mA
[13:45:46.836] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  76 Ia 23.3688 mA
[13:45:46.937] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  80 Ia 24.9688 mA
[13:45:47.038] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  75 Ia 23.3688 mA
[13:45:47.139] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  79 Ia 23.3688 mA
[13:45:47.240] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  83 Ia 24.9688 mA
[13:45:47.340] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  78 Ia 23.3688 mA
[13:45:47.442] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  82 Ia 24.9688 mA
[13:45:47.543] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  77 Ia 23.3688 mA
[13:45:47.644] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.5688 mA
[13:45:47.744] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  87 Ia 24.9688 mA
[13:45:47.846] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  82 Ia 24.1688 mA
[13:45:47.947] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 24.9688 mA
[13:45:48.048] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  73 Ia 23.3688 mA
[13:45:48.148] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  77 Ia 24.1688 mA
[13:45:48.250] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 24.1688 mA
[13:45:48.351] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.5688 mA
[13:45:48.452] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  87 Ia 24.9688 mA
[13:45:48.552] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  82 Ia 24.1688 mA
[13:45:48.654] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 24.1688 mA
[13:45:48.755] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.5688 mA
[13:45:48.856] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  87 Ia 24.9688 mA
[13:45:48.957] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  82 Ia 24.1688 mA
[13:45:49.058] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 23.3688 mA
[13:45:49.159] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  82 Ia 24.9688 mA
[13:45:49.264] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  77 Ia 23.3688 mA
[13:45:49.365] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  81 Ia 24.1688 mA
[13:45:49.467] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 25.7688 mA
[13:45:49.568] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  68 Ia 24.1688 mA
[13:45:49.669] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 24.1688 mA
[13:45:49.771] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 24.9688 mA
[13:45:49.872] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  73 Ia 24.1688 mA
[13:45:49.973] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 24.9688 mA
[13:45:50.074] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  73 Ia 24.1688 mA
[13:45:50.175] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 24.1688 mA
[13:45:50.204] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  78
[13:45:50.204] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  80
[13:45:50.204] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  73
[13:45:50.205] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  77
[13:45:50.205] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  82
[13:45:50.205] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  77
[13:45:50.205] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  78
[13:45:50.205] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  82
[13:45:50.205] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  78
[13:45:50.205] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  82
[13:45:50.205] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  81
[13:45:50.205] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  68
[13:45:50.206] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  78
[13:45:50.206] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  73
[13:45:50.206] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  73
[13:45:50.206] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  78
[13:45:52.041] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 379.4 mA = 23.7125 mA/ROC
[13:45:52.041] <TB2>     INFO: i(loss) [mA/ROC]:     19.3  19.3  18.5  17.6  18.5  19.3  18.5  19.3  18.5  19.3  19.3  18.5  19.3  18.5  18.5  18.5
[13:45:52.076] <TB2>     INFO:    ----------------------------------------------------------------------
[13:45:52.076] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[13:45:52.076] <TB2>     INFO:    ----------------------------------------------------------------------
[13:45:52.212] <TB2>     INFO: Expecting 231680 events.
[13:46:00.427] <TB2>     INFO: 231680 events read in total (7498ms).
[13:46:00.582] <TB2>     INFO: Test took 8503ms.
[13:46:00.784] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 105 and Delta(CalDel) = 57
[13:46:00.788] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 88 and Delta(CalDel) = 63
[13:46:00.791] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 89 and Delta(CalDel) = 62
[13:46:00.795] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 90 and Delta(CalDel) = 63
[13:46:00.798] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 79 and Delta(CalDel) = 58
[13:46:00.802] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 109 and Delta(CalDel) = 65
[13:46:00.806] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 83 and Delta(CalDel) = 64
[13:46:00.810] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 81 and Delta(CalDel) = 62
[13:46:00.813] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 86 and Delta(CalDel) = 62
[13:46:00.817] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 105 and Delta(CalDel) = 61
[13:46:00.820] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 89 and Delta(CalDel) = 58
[13:46:00.823] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 100 and Delta(CalDel) = 61
[13:46:00.827] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 92 and Delta(CalDel) = 62
[13:46:00.830] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 94 and Delta(CalDel) = 61
[13:46:00.835] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 79 and Delta(CalDel) = 60
[13:46:00.838] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 95 and Delta(CalDel) = 63
[13:46:00.879] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:46:00.914] <TB2>     INFO:    ----------------------------------------------------------------------
[13:46:00.914] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:46:00.914] <TB2>     INFO:    ----------------------------------------------------------------------
[13:46:01.052] <TB2>     INFO: Expecting 231680 events.
[13:46:09.122] <TB2>     INFO: 231680 events read in total (7355ms).
[13:46:09.127] <TB2>     INFO: Test took 8208ms.
[13:46:09.147] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 29
[13:46:09.472] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 31.5
[13:46:09.476] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 30.5
[13:46:09.480] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 31.5
[13:46:09.484] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 119 +/- 28.5
[13:46:09.487] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 33
[13:46:09.491] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[13:46:09.494] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 30.5
[13:46:09.498] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 31
[13:46:09.501] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 30.5
[13:46:09.505] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 120 +/- 28
[13:46:09.508] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30.5
[13:46:09.512] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 30.5
[13:46:09.515] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29.5
[13:46:09.519] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 29
[13:46:09.522] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 31.5
[13:46:09.573] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:46:09.574] <TB2>     INFO: CalDel:      126   146   137   137   119   145   143   138   138   133   120   132   137   135   136   137
[13:46:09.574] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:46:09.578] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C0.dat
[13:46:09.579] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C1.dat
[13:46:09.579] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C2.dat
[13:46:09.579] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C3.dat
[13:46:09.579] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C4.dat
[13:46:09.579] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C5.dat
[13:46:09.579] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C6.dat
[13:46:09.579] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C7.dat
[13:46:09.579] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C8.dat
[13:46:09.580] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C9.dat
[13:46:09.580] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C10.dat
[13:46:09.580] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C11.dat
[13:46:09.580] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C12.dat
[13:46:09.580] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C13.dat
[13:46:09.580] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C14.dat
[13:46:09.580] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters_C15.dat
[13:46:09.580] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:46:09.580] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:46:09.580] <TB2>     INFO: PixTestPretest::doTest() done, duration: 42 seconds
[13:46:09.581] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:46:09.669] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:46:09.669] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:46:09.669] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:46:09.669] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:46:09.672] <TB2>     INFO: ######################################################################
[13:46:09.672] <TB2>     INFO: PixTestTiming::doTest()
[13:46:09.672] <TB2>     INFO: ######################################################################
[13:46:09.672] <TB2>     INFO:    ----------------------------------------------------------------------
[13:46:09.672] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[13:46:09.672] <TB2>     INFO:    ----------------------------------------------------------------------
[13:46:09.672] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:46:11.190] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:46:22.671] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:46:24.947] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:46:27.220] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:46:29.497] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:46:31.774] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:46:34.047] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:46:36.324] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:46:38.221] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:46:40.502] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:46:42.792] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:46:45.066] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:46:47.340] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:46:49.616] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:46:51.889] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:46:54.163] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:47:07.268] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:47:08.788] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:47:10.310] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:47:11.829] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:47:13.349] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:47:14.870] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:47:16.390] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:47:17.910] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:47:43.937] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:47:45.460] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:47:46.981] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:47:48.504] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:47:50.025] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:47:51.546] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:47:53.069] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:47:54.591] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:47:56.110] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:47:57.630] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:47:59.150] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:48:00.671] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:48:02.191] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:48:03.713] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:48:05.233] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:48:06.753] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:48:09.283] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:48:11.556] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:48:13.829] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:48:16.102] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:48:18.376] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:48:20.649] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:48:22.922] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:48:25.196] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:48:28.978] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:48:31.252] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:48:33.525] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:48:35.799] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:48:38.072] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:48:40.346] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:48:42.619] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:48:44.893] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:48:50.069] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:48:52.342] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:48:54.616] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:48:56.889] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:48:59.162] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:49:01.436] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:49:03.709] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:49:05.982] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:49:07.501] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:49:09.775] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:49:12.048] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:49:14.321] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:49:16.594] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:49:18.868] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:49:21.141] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:49:23.414] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:49:24.933] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:49:27.207] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:49:29.481] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:49:31.754] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:49:34.027] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:49:36.301] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:49:38.574] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:49:40.848] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:49:43.388] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:49:44.907] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:49:46.427] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:49:47.946] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:49:49.466] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:49:50.987] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:49:52.506] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:49:54.026] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:50:01.071] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:50:02.592] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:50:04.113] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:50:05.634] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:50:07.156] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:50:08.677] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:50:10.198] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:50:11.720] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:50:16.697] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:50:18.219] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:50:19.740] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:50:21.261] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:50:22.782] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:50:24.303] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:50:25.824] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:50:27.346] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:50:30.266] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:50:32.540] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:50:34.813] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:50:37.086] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:50:39.359] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:50:41.633] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:50:43.907] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:50:46.180] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:50:50.338] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:50:52.611] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:50:54.885] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:50:57.157] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:50:59.430] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:51:01.703] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:51:03.976] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:51:06.250] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:51:10.970] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:51:13.244] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:51:15.516] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:51:17.789] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:51:20.063] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:51:22.336] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:51:24.609] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:51:27.267] <TB2>     INFO: TBM Phase Settings: 240
[13:51:27.267] <TB2>     INFO: 400MHz Phase: 4
[13:51:27.267] <TB2>     INFO: 160MHz Phase: 7
[13:51:27.267] <TB2>     INFO: Functional Phase Area: 5
[13:51:27.271] <TB2>     INFO: Test took 317599 ms.
[13:51:27.271] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:51:27.271] <TB2>     INFO:    ----------------------------------------------------------------------
[13:51:27.271] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[13:51:27.272] <TB2>     INFO:    ----------------------------------------------------------------------
[13:51:27.272] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:51:28.413] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:51:33.504] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:51:37.280] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:51:41.056] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:51:44.831] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:51:48.607] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:51:52.383] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:51:56.159] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:51:57.679] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:52:01.831] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:52:03.352] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:52:04.873] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:52:06.394] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:52:07.914] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:52:09.434] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:52:10.956] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:52:12.474] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:52:16.002] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:52:18.522] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:52:20.041] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:52:21.560] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:52:23.080] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:52:24.601] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:52:26.120] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:52:27.640] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:52:31.604] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:52:33.876] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:52:36.150] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:52:38.423] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:52:40.697] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:52:42.970] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:52:44.491] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:52:46.010] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:52:50.161] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:52:52.435] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:52:54.709] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:52:56.982] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:52:59.255] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:53:01.530] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:53:03.049] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:53:04.569] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:53:08.918] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:53:11.191] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:53:13.465] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:53:15.738] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:53:18.011] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:53:20.285] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:53:21.805] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:53:23.324] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:53:27.476] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:53:29.749] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:53:32.024] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:53:34.297] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:53:36.570] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:53:38.843] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:53:40.363] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:53:41.884] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:53:46.224] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:53:47.744] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:53:49.265] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:53:50.785] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:53:52.304] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:53:53.823] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:53:55.725] <TB2>     INFO: ROC Delay Settings: 228
[13:53:55.725] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[13:53:55.725] <TB2>     INFO: ROC Port 0 Delay: 4
[13:53:55.726] <TB2>     INFO: ROC Port 1 Delay: 4
[13:53:55.726] <TB2>     INFO: Functional ROC Area: 4
[13:53:55.729] <TB2>     INFO: Test took 148458 ms.
[13:53:55.729] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[13:53:55.729] <TB2>     INFO:    ----------------------------------------------------------------------
[13:53:55.729] <TB2>     INFO:    PixTestTiming::TimingTest()
[13:53:55.729] <TB2>     INFO:    ----------------------------------------------------------------------
[13:53:56.868] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 460b 460b 4608 4608 4609 4608 460b 4608 e062 c000 a101 80b1 4608 4608 4608 4608 4608 4608 4608 4609 e062 c000 
[13:53:56.868] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4608 4608 4608 4608 4608 4609 4608 4608 e022 c000 a102 80c0 4608 4608 4608 4608 4608 4608 4608 460b e022 c000 
[13:53:56.868] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4608 4608 4609 4609 4608 4608 4609 4608 e022 c000 a103 8000 4609 4609 4608 4609 4609 4609 4609 4609 e022 c000 
[13:53:56.868] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:54:11.024] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:11.024] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:54:25.234] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:25.234] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:54:39.392] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:39.392] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:54:53.477] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:53.477] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:55:07.568] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:07.568] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:55:21.644] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:21.645] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:55:35.756] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:35.756] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:55:49.845] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:49.845] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:56:03.813] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:03.813] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:56:17.961] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:18.340] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:18.353] <TB2>     INFO: Decoding statistics:
[13:56:18.353] <TB2>     INFO:   General information:
[13:56:18.353] <TB2>     INFO: 	 16bit words read:         240000000
[13:56:18.353] <TB2>     INFO: 	 valid events total:       20000000
[13:56:18.353] <TB2>     INFO: 	 empty events:             20000000
[13:56:18.353] <TB2>     INFO: 	 valid events with pixels: 0
[13:56:18.353] <TB2>     INFO: 	 valid pixel hits:         0
[13:56:18.353] <TB2>     INFO:   Event errors: 	           0
[13:56:18.353] <TB2>     INFO: 	 start marker:             0
[13:56:18.353] <TB2>     INFO: 	 stop marker:              0
[13:56:18.353] <TB2>     INFO: 	 overflow:                 0
[13:56:18.353] <TB2>     INFO: 	 invalid 5bit words:       0
[13:56:18.353] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[13:56:18.353] <TB2>     INFO:   TBM errors: 		           0
[13:56:18.353] <TB2>     INFO: 	 flawed TBM headers:       0
[13:56:18.353] <TB2>     INFO: 	 flawed TBM trailers:      0
[13:56:18.353] <TB2>     INFO: 	 event ID mismatches:      0
[13:56:18.353] <TB2>     INFO:   ROC errors: 		           0
[13:56:18.353] <TB2>     INFO: 	 missing ROC header(s):    0
[13:56:18.353] <TB2>     INFO: 	 misplaced readback start: 0
[13:56:18.354] <TB2>     INFO:   Pixel decoding errors:	   0
[13:56:18.354] <TB2>     INFO: 	 pixel data incomplete:    0
[13:56:18.354] <TB2>     INFO: 	 pixel address:            0
[13:56:18.354] <TB2>     INFO: 	 pulse height fill bit:    0
[13:56:18.354] <TB2>     INFO: 	 buffer corruption:        0
[13:56:18.354] <TB2>     INFO:    ----------------------------------------------------------------------
[13:56:18.354] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:56:18.354] <TB2>     INFO:    ----------------------------------------------------------------------
[13:56:18.354] <TB2>     INFO:    ----------------------------------------------------------------------
[13:56:18.354] <TB2>     INFO:    Read back bit status: 1
[13:56:18.354] <TB2>     INFO:    ----------------------------------------------------------------------
[13:56:18.354] <TB2>     INFO:    ----------------------------------------------------------------------
[13:56:18.354] <TB2>     INFO:    Timings are good!
[13:56:18.354] <TB2>     INFO:    ----------------------------------------------------------------------
[13:56:18.354] <TB2>     INFO: Test took 142625 ms.
[13:56:18.354] <TB2>     INFO: PixTestTiming::TimingTest() done.
[13:56:18.354] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:56:18.354] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:56:18.354] <TB2>     INFO: PixTestTiming::doTest took 608684 ms.
[13:56:18.354] <TB2>     INFO: PixTestTiming::doTest() done
[13:56:18.354] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:56:18.354] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[13:56:18.355] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[13:56:18.355] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[13:56:18.355] <TB2>     INFO: Write out ROCDelayScan3_V0
[13:56:18.355] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:56:18.355] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:56:18.707] <TB2>     INFO: ######################################################################
[13:56:18.707] <TB2>     INFO: PixTestAlive::doTest()
[13:56:18.707] <TB2>     INFO: ######################################################################
[13:56:18.710] <TB2>     INFO:    ----------------------------------------------------------------------
[13:56:18.710] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:56:18.710] <TB2>     INFO:    ----------------------------------------------------------------------
[13:56:18.711] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:56:19.062] <TB2>     INFO: Expecting 41600 events.
[13:56:23.130] <TB2>     INFO: 41600 events read in total (3353ms).
[13:56:23.131] <TB2>     INFO: Test took 4420ms.
[13:56:23.139] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:23.139] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66540
[13:56:23.139] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:56:23.514] <TB2>     INFO: PixTestAlive::aliveTest() done
[13:56:23.514] <TB2>     INFO: number of dead pixels (per ROC):     1    0   10    0    1    0    0    0    0    0    0    0    0    8    0    0
[13:56:23.514] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     1    0   10    0    1    0    0    0    0    0    0    0    0    8    0    0
[13:56:23.517] <TB2>     INFO:    ----------------------------------------------------------------------
[13:56:23.518] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:56:23.518] <TB2>     INFO:    ----------------------------------------------------------------------
[13:56:23.519] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:56:23.862] <TB2>     INFO: Expecting 41600 events.
[13:56:26.830] <TB2>     INFO: 41600 events read in total (2253ms).
[13:56:26.831] <TB2>     INFO: Test took 3312ms.
[13:56:26.831] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:26.831] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:56:26.831] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:56:26.832] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:56:27.236] <TB2>     INFO: PixTestAlive::maskTest() done
[13:56:27.236] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:56:27.239] <TB2>     INFO:    ----------------------------------------------------------------------
[13:56:27.239] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:56:27.239] <TB2>     INFO:    ----------------------------------------------------------------------
[13:56:27.241] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:56:27.584] <TB2>     INFO: Expecting 41600 events.
[13:56:31.701] <TB2>     INFO: 41600 events read in total (3402ms).
[13:56:31.702] <TB2>     INFO: Test took 4461ms.
[13:56:31.710] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:31.710] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66540
[13:56:31.710] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:56:32.086] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[13:56:32.086] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:56:32.086] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:56:32.086] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:56:32.095] <TB2>     INFO: ######################################################################
[13:56:32.095] <TB2>     INFO: PixTestTrim::doTest()
[13:56:32.095] <TB2>     INFO: ######################################################################
[13:56:32.098] <TB2>     INFO:    ----------------------------------------------------------------------
[13:56:32.098] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:56:32.098] <TB2>     INFO:    ----------------------------------------------------------------------
[13:56:32.177] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:56:32.177] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:56:32.197] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:56:32.197] <TB2>     INFO:     run 1 of 1
[13:56:32.197] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:56:32.540] <TB2>     INFO: Expecting 5025280 events.
[13:57:17.745] <TB2>     INFO: 1400104 events read in total (44491ms).
[13:58:01.682] <TB2>     INFO: 2786568 events read in total (88428ms).
[13:58:46.315] <TB2>     INFO: 4182016 events read in total (133062ms).
[13:59:13.202] <TB2>     INFO: 5025280 events read in total (159948ms).
[13:59:13.247] <TB2>     INFO: Test took 161050ms.
[13:59:13.310] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:13.419] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:59:14.799] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:59:16.154] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:59:17.445] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:59:18.749] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:59:20.036] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:59:21.418] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:59:22.756] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:59:24.091] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:59:25.409] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:59:26.754] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:59:28.161] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:59:29.570] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:59:30.930] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:59:32.231] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:59:33.527] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:59:34.875] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 229240832
[13:59:34.878] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.351 minThrLimit = 100.213 minThrNLimit = 122.222 -> result = 100.351 -> 100
[13:59:34.879] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.6401 minThrLimit = 93.6377 minThrNLimit = 116.177 -> result = 93.6401 -> 93
[13:59:34.879] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.9505 minThrLimit = 82.923 minThrNLimit = 104.738 -> result = 82.9505 -> 82
[13:59:34.880] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.9503 minThrLimit = 85.9285 minThrNLimit = 107.651 -> result = 85.9503 -> 85
[13:59:34.880] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.1261 minThrLimit = 82.1014 minThrNLimit = 104.345 -> result = 82.1261 -> 82
[13:59:34.881] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.6387 minThrLimit = 99.6136 minThrNLimit = 122.989 -> result = 99.6387 -> 99
[13:59:34.881] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.4283 minThrLimit = 91.4269 minThrNLimit = 114.334 -> result = 91.4283 -> 91
[13:59:34.881] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.8509 minThrLimit = 87.8287 minThrNLimit = 112.522 -> result = 87.8509 -> 87
[13:59:34.882] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.7857 minThrLimit = 87.7455 minThrNLimit = 109.989 -> result = 87.7857 -> 87
[13:59:34.882] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.7023 minThrLimit = 93.6921 minThrNLimit = 116.821 -> result = 93.7023 -> 93
[13:59:34.883] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.8022 minThrLimit = 99.7738 minThrNLimit = 126.936 -> result = 99.8022 -> 99
[13:59:34.883] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.838 minThrLimit = 100.825 minThrNLimit = 127.506 -> result = 100.838 -> 100
[13:59:34.883] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.3007 minThrLimit = 94.2967 minThrNLimit = 117.361 -> result = 94.3007 -> 94
[13:59:34.884] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.0675 minThrLimit = 88.8598 minThrNLimit = 109.122 -> result = 89.0675 -> 89
[13:59:34.884] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.6166 minThrLimit = 84.6145 minThrNLimit = 107.545 -> result = 84.6166 -> 84
[13:59:34.884] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.5485 minThrLimit = 90.363 minThrNLimit = 114.793 -> result = 90.5485 -> 90
[13:59:34.884] <TB2>     INFO: ROC 0 VthrComp = 100
[13:59:34.885] <TB2>     INFO: ROC 1 VthrComp = 93
[13:59:34.885] <TB2>     INFO: ROC 2 VthrComp = 82
[13:59:34.885] <TB2>     INFO: ROC 3 VthrComp = 85
[13:59:34.885] <TB2>     INFO: ROC 4 VthrComp = 82
[13:59:34.885] <TB2>     INFO: ROC 5 VthrComp = 99
[13:59:34.885] <TB2>     INFO: ROC 6 VthrComp = 91
[13:59:34.885] <TB2>     INFO: ROC 7 VthrComp = 87
[13:59:34.885] <TB2>     INFO: ROC 8 VthrComp = 87
[13:59:34.885] <TB2>     INFO: ROC 9 VthrComp = 93
[13:59:34.886] <TB2>     INFO: ROC 10 VthrComp = 99
[13:59:34.886] <TB2>     INFO: ROC 11 VthrComp = 100
[13:59:34.886] <TB2>     INFO: ROC 12 VthrComp = 94
[13:59:34.886] <TB2>     INFO: ROC 13 VthrComp = 89
[13:59:34.886] <TB2>     INFO: ROC 14 VthrComp = 84
[13:59:34.886] <TB2>     INFO: ROC 15 VthrComp = 90
[13:59:34.886] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:59:34.886] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:59:34.903] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:59:34.903] <TB2>     INFO:     run 1 of 1
[13:59:34.903] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:59:35.245] <TB2>     INFO: Expecting 5025280 events.
[14:00:10.733] <TB2>     INFO: 886072 events read in total (34774ms).
[14:00:46.392] <TB2>     INFO: 1769720 events read in total (70432ms).
[14:01:22.182] <TB2>     INFO: 2653160 events read in total (106222ms).
[14:01:57.670] <TB2>     INFO: 3527904 events read in total (141710ms).
[14:02:32.177] <TB2>     INFO: 4397776 events read in total (176217ms).
[14:02:57.698] <TB2>     INFO: 5025280 events read in total (201738ms).
[14:02:57.767] <TB2>     INFO: Test took 202864ms.
[14:02:57.932] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:58.287] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:02:59.903] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:03:01.455] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:03:03.017] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:03:04.581] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:03:06.147] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:03:07.723] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:03:09.293] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:03:10.870] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:03:12.440] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:03:14.011] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:03:15.575] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:03:17.148] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:03:18.708] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:03:20.306] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:03:21.864] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:03:23.414] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 401580032
[14:03:23.418] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 62.348 for pixel 2/16 mean/min/max = 46.973/31.0946/62.8515
[14:03:23.418] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.3596 for pixel 17/47 mean/min/max = 45.0285/33.5259/56.5311
[14:03:23.418] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.9184 for pixel 17/1 mean/min/max = 44.9604/33.6972/56.2235
[14:03:23.419] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.2437 for pixel 10/2 mean/min/max = 45.0529/32.8408/57.265
[14:03:23.419] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 53.7785 for pixel 9/79 mean/min/max = 43.2462/32.593/53.8995
[14:03:23.419] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 58.8758 for pixel 0/12 mean/min/max = 45.3756/31.8573/58.8939
[14:03:23.420] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 57.7641 for pixel 0/73 mean/min/max = 45.6487/33.456/57.8413
[14:03:23.420] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.2598 for pixel 0/11 mean/min/max = 44.9317/32.5772/57.2862
[14:03:23.420] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.6856 for pixel 0/78 mean/min/max = 44.6774/32.4924/56.8625
[14:03:23.421] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.1727 for pixel 28/20 mean/min/max = 45.1547/33.745/56.5644
[14:03:23.421] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.8215 for pixel 1/0 mean/min/max = 45.0587/32.2184/57.899
[14:03:23.421] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.2349 for pixel 14/2 mean/min/max = 45.1968/32.1545/58.2391
[14:03:23.422] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.1654 for pixel 18/18 mean/min/max = 45.152/33.1062/57.1979
[14:03:23.422] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.9157 for pixel 22/67 mean/min/max = 45.7357/33.3232/58.1483
[14:03:23.422] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 54.201 for pixel 0/31 mean/min/max = 43.6088/32.9242/54.2934
[14:03:23.423] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.8281 for pixel 25/4 mean/min/max = 44.881/33.8909/55.871
[14:03:23.423] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:23.555] <TB2>     INFO: Expecting 411648 events.
[14:03:31.204] <TB2>     INFO: 411648 events read in total (6925ms).
[14:03:31.210] <TB2>     INFO: Expecting 411648 events.
[14:03:38.747] <TB2>     INFO: 411648 events read in total (6866ms).
[14:03:38.757] <TB2>     INFO: Expecting 411648 events.
[14:03:46.212] <TB2>     INFO: 411648 events read in total (6789ms).
[14:03:46.223] <TB2>     INFO: Expecting 411648 events.
[14:03:53.668] <TB2>     INFO: 411648 events read in total (6784ms).
[14:03:53.681] <TB2>     INFO: Expecting 411648 events.
[14:04:01.111] <TB2>     INFO: 411648 events read in total (6769ms).
[14:04:01.127] <TB2>     INFO: Expecting 411648 events.
[14:04:08.697] <TB2>     INFO: 411648 events read in total (6907ms).
[14:04:08.715] <TB2>     INFO: Expecting 411648 events.
[14:04:16.254] <TB2>     INFO: 411648 events read in total (6887ms).
[14:04:16.275] <TB2>     INFO: Expecting 411648 events.
[14:04:23.745] <TB2>     INFO: 411648 events read in total (6817ms).
[14:04:23.769] <TB2>     INFO: Expecting 411648 events.
[14:04:31.182] <TB2>     INFO: 411648 events read in total (6762ms).
[14:04:31.207] <TB2>     INFO: Expecting 411648 events.
[14:04:38.724] <TB2>     INFO: 411648 events read in total (6866ms).
[14:04:38.753] <TB2>     INFO: Expecting 411648 events.
[14:04:46.396] <TB2>     INFO: 411648 events read in total (6999ms).
[14:04:46.427] <TB2>     INFO: Expecting 411648 events.
[14:04:54.078] <TB2>     INFO: 411648 events read in total (7013ms).
[14:04:54.111] <TB2>     INFO: Expecting 411648 events.
[14:05:01.785] <TB2>     INFO: 411648 events read in total (7040ms).
[14:05:01.822] <TB2>     INFO: Expecting 411648 events.
[14:05:09.367] <TB2>     INFO: 411648 events read in total (6915ms).
[14:05:09.405] <TB2>     INFO: Expecting 411648 events.
[14:05:16.990] <TB2>     INFO: 411648 events read in total (6936ms).
[14:05:17.031] <TB2>     INFO: Expecting 411648 events.
[14:05:24.629] <TB2>     INFO: 411648 events read in total (6967ms).
[14:05:24.673] <TB2>     INFO: Test took 121250ms.
[14:05:25.165] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2755 < 35 for itrim = 110; old thr = 33.3219 ... break
[14:05:25.204] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3703 < 35 for itrim+1 = 100; old thr = 34.9224 ... break
[14:05:25.247] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3543 < 35 for itrim+1 = 103; old thr = 34.8951 ... break
[14:05:25.286] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5034 < 35 for itrim+1 = 102; old thr = 34.6319 ... break
[14:05:25.321] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3489 < 35 for itrim = 91; old thr = 34.1871 ... break
[14:05:25.351] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9158 < 35 for itrim+1 = 98; old thr = 34.5909 ... break
[14:05:25.383] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.23 < 35 for itrim = 97; old thr = 34.5533 ... break
[14:05:25.415] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6572 < 35 for itrim = 94; old thr = 34.1721 ... break
[14:05:25.444] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8195 < 35 for itrim+1 = 91; old thr = 34.3603 ... break
[14:05:25.481] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1027 < 35 for itrim = 107; old thr = 34.6384 ... break
[14:05:25.524] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8325 < 35 for itrim+1 = 118; old thr = 34.8461 ... break
[14:05:25.573] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5127 < 35 for itrim+1 = 117; old thr = 34.9484 ... break
[14:05:25.615] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.4363 < 35 for itrim+1 = 114; old thr = 34.2805 ... break
[14:05:25.630] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.9155 < 35 for itrim = 81; old thr = 33.9809 ... break
[14:05:25.667] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.9881 < 35 for itrim = 92; old thr = 34.0024 ... break
[14:05:25.707] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3015 < 35 for itrim = 99; old thr = 33.7801 ... break
[14:05:25.786] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:05:25.796] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:05:25.796] <TB2>     INFO:     run 1 of 1
[14:05:25.796] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:05:26.138] <TB2>     INFO: Expecting 5025280 events.
[14:06:01.930] <TB2>     INFO: 872344 events read in total (35077ms).
[14:06:37.112] <TB2>     INFO: 1742840 events read in total (70259ms).
[14:07:12.612] <TB2>     INFO: 2612384 events read in total (105759ms).
[14:07:47.698] <TB2>     INFO: 3471568 events read in total (140845ms).
[14:08:21.896] <TB2>     INFO: 4326528 events read in total (175043ms).
[14:08:50.536] <TB2>     INFO: 5025280 events read in total (203683ms).
[14:08:50.621] <TB2>     INFO: Test took 204826ms.
[14:08:50.806] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:51.186] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:08:52.836] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:08:54.415] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:08:55.985] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:08:57.579] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:08:59.167] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:09:00.770] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:09:02.384] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:09:03.981] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:09:05.586] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:09:07.167] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:09:08.756] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:09:10.343] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:09:11.916] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:09:13.541] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:09:15.119] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:09:16.709] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 274038784
[14:09:16.710] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 9.273939 .. 61.196829
[14:09:16.784] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 9 .. 71 (-1/-1) hits flags = 528 (plus default)
[14:09:16.794] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:09:16.794] <TB2>     INFO:     run 1 of 1
[14:09:16.794] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:09:17.138] <TB2>     INFO: Expecting 2096640 events.
[14:09:55.323] <TB2>     INFO: 1018456 events read in total (37470ms).
[14:10:33.339] <TB2>     INFO: 2022936 events read in total (75486ms).
[14:10:36.491] <TB2>     INFO: 2096640 events read in total (78638ms).
[14:10:36.517] <TB2>     INFO: Test took 79723ms.
[14:10:36.580] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:36.718] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:37.815] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:38.915] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:40.013] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:10:41.111] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:10:42.216] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:10:43.319] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:10:44.427] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:10:45.535] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:10:46.639] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:10:47.743] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:10:48.852] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:10:49.955] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:10:51.061] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:10:52.163] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:10:53.272] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:10:54.380] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 252948480
[14:10:54.465] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.304415 .. 48.990906
[14:10:54.539] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 58 (-1/-1) hits flags = 528 (plus default)
[14:10:54.549] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:10:54.550] <TB2>     INFO:     run 1 of 1
[14:10:54.550] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:10:54.893] <TB2>     INFO: Expecting 1697280 events.
[14:11:34.576] <TB2>     INFO: 1109256 events read in total (38970ms).
[14:11:55.907] <TB2>     INFO: 1697280 events read in total (60300ms).
[14:11:55.925] <TB2>     INFO: Test took 61375ms.
[14:11:55.964] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:56.044] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:11:57.070] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:11:58.106] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:11:59.136] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:12:00.171] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:12:01.204] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:12:02.235] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:12:03.261] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:12:04.301] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:12:05.346] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:12:06.389] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:12:07.433] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:12:08.477] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:12:09.526] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:12:10.569] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:12:11.621] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:12:12.678] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 306229248
[14:12:12.761] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.984698 .. 46.227579
[14:12:12.838] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 56 (-1/-1) hits flags = 528 (plus default)
[14:12:12.849] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:12:12.849] <TB2>     INFO:     run 1 of 1
[14:12:12.849] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:12:13.202] <TB2>     INFO: Expecting 1497600 events.
[14:12:52.482] <TB2>     INFO: 1094288 events read in total (38565ms).
[14:13:07.225] <TB2>     INFO: 1497600 events read in total (53309ms).
[14:13:07.250] <TB2>     INFO: Test took 54402ms.
[14:13:07.293] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:07.375] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:13:08.401] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:13:09.427] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:13:10.454] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:13:11.488] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:13:12.513] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:13:13.546] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:13:14.603] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:13:15.630] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:13:16.664] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:13:17.714] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:13:18.765] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:13:19.831] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:13:20.898] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:13:21.939] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:13:22.953] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:13:23.990] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 347283456
[14:13:24.081] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.803665 .. 45.589129
[14:13:24.161] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:13:24.173] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:13:24.174] <TB2>     INFO:     run 1 of 1
[14:13:24.175] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:13:24.529] <TB2>     INFO: Expecting 1364480 events.
[14:14:04.876] <TB2>     INFO: 1078288 events read in total (39632ms).
[14:14:15.671] <TB2>     INFO: 1364480 events read in total (50427ms).
[14:14:15.691] <TB2>     INFO: Test took 51515ms.
[14:14:15.732] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:15.820] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:14:16.776] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:14:17.741] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:14:18.700] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:14:19.659] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:14:20.617] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:14:21.576] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:14:22.544] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:14:23.512] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:14:24.474] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:14:25.450] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:14:26.623] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:14:27.753] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:14:28.930] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:14:29.987] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:14:31.095] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:14:32.151] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 353333248
[14:14:32.240] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:14:32.241] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:14:32.262] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:14:32.262] <TB2>     INFO:     run 1 of 1
[14:14:32.263] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:14:32.610] <TB2>     INFO: Expecting 1364480 events.
[14:15:12.851] <TB2>     INFO: 1075136 events read in total (39525ms).
[14:15:23.728] <TB2>     INFO: 1364480 events read in total (50402ms).
[14:15:23.744] <TB2>     INFO: Test took 51482ms.
[14:15:23.781] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:23.855] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:15:24.823] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:15:25.788] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:15:26.750] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:15:27.713] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:15:28.678] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:15:29.642] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:15:30.609] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:15:31.573] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:15:32.539] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:15:33.503] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:15:34.470] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:15:35.443] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:15:36.410] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:15:37.376] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:15:38.341] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:15:39.330] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 357150720
[14:15:39.373] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C0.dat
[14:15:39.374] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C1.dat
[14:15:39.374] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C2.dat
[14:15:39.374] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C3.dat
[14:15:39.374] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C4.dat
[14:15:39.374] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C5.dat
[14:15:39.374] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C6.dat
[14:15:39.374] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C7.dat
[14:15:39.374] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C8.dat
[14:15:39.374] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C9.dat
[14:15:39.374] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C10.dat
[14:15:39.375] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C11.dat
[14:15:39.375] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C12.dat
[14:15:39.375] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C13.dat
[14:15:39.375] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C14.dat
[14:15:39.375] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C15.dat
[14:15:39.375] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C0.dat
[14:15:39.382] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C1.dat
[14:15:39.389] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C2.dat
[14:15:39.396] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C3.dat
[14:15:39.403] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C4.dat
[14:15:39.410] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C5.dat
[14:15:39.417] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C6.dat
[14:15:39.424] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C7.dat
[14:15:39.431] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C8.dat
[14:15:39.437] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C9.dat
[14:15:39.444] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C10.dat
[14:15:39.451] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C11.dat
[14:15:39.458] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C12.dat
[14:15:39.465] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C13.dat
[14:15:39.472] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C14.dat
[14:15:39.479] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//trimParameters35_C15.dat
[14:15:39.486] <TB2>     INFO: PixTestTrim::trimTest() done
[14:15:39.486] <TB2>     INFO: vtrim:     110 100 103 102  91  98  97  94  91 107 118 117 114  81  92  99 
[14:15:39.486] <TB2>     INFO: vthrcomp:  100  93  82  85  82  99  91  87  87  93  99 100  94  89  84  90 
[14:15:39.486] <TB2>     INFO: vcal mean:  34.96  34.94  34.93  34.91  34.95  34.96  34.97  34.95  34.91  35.00  34.96  34.97  34.93  34.94  34.97  34.96 
[14:15:39.486] <TB2>     INFO: vcal RMS:    1.12   0.81   1.89   0.82   0.95   0.84   0.77   0.80   0.81   0.79   0.85   0.80   0.82   1.75   0.75   0.77 
[14:15:39.486] <TB2>     INFO: bits mean:   9.50   9.75   9.47   9.62  10.20   9.32   9.05   8.92   9.32   9.76   9.61   9.70   9.77   7.88   9.76   9.55 
[14:15:39.486] <TB2>     INFO: bits RMS:    2.73   2.44   2.63   2.60   2.44   2.85   2.73   2.99   2.80   2.36   2.66   2.61   2.53   3.26   2.58   2.50 
[14:15:39.507] <TB2>     INFO:    ----------------------------------------------------------------------
[14:15:39.507] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:15:39.507] <TB2>     INFO:    ----------------------------------------------------------------------
[14:15:39.509] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:15:39.510] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:15:39.522] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:15:39.522] <TB2>     INFO:     run 1 of 1
[14:15:39.522] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:15:39.881] <TB2>     INFO: Expecting 4160000 events.
[14:16:26.034] <TB2>     INFO: 1131070 events read in total (45438ms).
[14:17:11.014] <TB2>     INFO: 2252515 events read in total (90419ms).
[14:17:56.423] <TB2>     INFO: 3358660 events read in total (135827ms).
[14:18:29.363] <TB2>     INFO: 4160000 events read in total (168767ms).
[14:18:29.433] <TB2>     INFO: Test took 169911ms.
[14:18:29.565] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:29.827] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:31.714] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:33.541] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:35.433] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:37.385] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:39.903] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:18:42.211] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:44.202] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:46.211] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:48.825] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:51.207] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:53.440] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:55.390] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:57.306] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:59.244] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:19:01.211] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:19:03.109] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 413691904
[14:19:03.110] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:19:03.184] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:19:03.184] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 188 (-1/-1) hits flags = 528 (plus default)
[14:19:03.195] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:19:03.195] <TB2>     INFO:     run 1 of 1
[14:19:03.195] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:03.537] <TB2>     INFO: Expecting 3931200 events.
[14:19:49.001] <TB2>     INFO: 1118615 events read in total (45749ms).
[14:20:35.533] <TB2>     INFO: 2224120 events read in total (91282ms).
[14:21:20.358] <TB2>     INFO: 3315720 events read in total (136106ms).
[14:21:45.971] <TB2>     INFO: 3931200 events read in total (161719ms).
[14:21:46.037] <TB2>     INFO: Test took 162842ms.
[14:21:46.178] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:46.442] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:21:48.295] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:21:50.158] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:21:51.997] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:21:53.878] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:21:55.835] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:21:57.714] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:21:59.656] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:22:01.560] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:22:03.468] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:22:05.377] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:22:07.245] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:22:09.116] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:22:11.041] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:22:12.963] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:22:14.876] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:22:16.783] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 414167040
[14:22:16.784] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:22:16.858] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:22:16.858] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 172 (-1/-1) hits flags = 528 (plus default)
[14:22:16.869] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:22:16.869] <TB2>     INFO:     run 1 of 1
[14:22:16.869] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:22:17.212] <TB2>     INFO: Expecting 3598400 events.
[14:23:04.807] <TB2>     INFO: 1169270 events read in total (46880ms).
[14:23:51.294] <TB2>     INFO: 2319055 events read in total (93367ms).
[14:24:40.025] <TB2>     INFO: 3456140 events read in total (142098ms).
[14:24:45.844] <TB2>     INFO: 3598400 events read in total (147917ms).
[14:24:45.892] <TB2>     INFO: Test took 149023ms.
[14:24:45.996] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:24:46.202] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:24:47.910] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:24:49.655] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:24:51.394] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:24:53.144] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:24:54.908] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:24:56.608] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:24:58.349] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:25:00.094] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:25:01.849] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:25:03.591] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:25:05.289] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:25:06.988] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:25:08.726] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:25:10.485] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:25:12.232] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:25:13.989] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 414167040
[14:25:13.990] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:25:14.069] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:25:14.069] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 172 (-1/-1) hits flags = 528 (plus default)
[14:25:14.080] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:25:14.080] <TB2>     INFO:     run 1 of 1
[14:25:14.080] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:25:14.422] <TB2>     INFO: Expecting 3598400 events.
[14:26:01.896] <TB2>     INFO: 1169540 events read in total (46759ms).
[14:26:48.383] <TB2>     INFO: 2318710 events read in total (93246ms).
[14:27:33.663] <TB2>     INFO: 3455480 events read in total (138526ms).
[14:27:39.776] <TB2>     INFO: 3598400 events read in total (144639ms).
[14:27:39.828] <TB2>     INFO: Test took 145748ms.
[14:27:39.939] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:40.149] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:27:41.854] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:27:43.600] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:27:45.345] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:27:47.096] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:27:48.869] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:27:50.567] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:27:52.319] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:27:54.070] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:27:55.816] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:27:57.564] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:27:59.268] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:28:00.989] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:28:02.740] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:28:04.500] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:28:06.245] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:28:07.997] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 351690752
[14:28:07.998] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:28:08.071] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:28:08.072] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 171 (-1/-1) hits flags = 528 (plus default)
[14:28:08.082] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:28:08.082] <TB2>     INFO:     run 1 of 1
[14:28:08.082] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:28:08.431] <TB2>     INFO: Expecting 3577600 events.
[14:28:56.097] <TB2>     INFO: 1172640 events read in total (46951ms).
[14:29:46.540] <TB2>     INFO: 2324460 events read in total (97394ms).
[14:30:33.081] <TB2>     INFO: 3464540 events read in total (143935ms).
[14:30:37.973] <TB2>     INFO: 3577600 events read in total (148827ms).
[14:30:38.023] <TB2>     INFO: Test took 149941ms.
[14:30:38.125] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:30:38.338] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:30:40.044] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:30:41.782] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:30:43.516] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:30:45.262] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:30:47.032] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:30:48.730] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:30:50.472] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:30:52.211] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:30:53.959] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:30:55.689] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:30:57.384] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:30:59.081] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:31:00.820] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:31:02.571] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:31:04.316] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:31:06.054] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 404099072
[14:31:06.055] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 11.3928, thr difference RMS: 1.69038
[14:31:06.055] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.95681, thr difference RMS: 1.59514
[14:31:06.056] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.41149, thr difference RMS: 1.42017
[14:31:06.056] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.90071, thr difference RMS: 1.39065
[14:31:06.056] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.54078, thr difference RMS: 1.22648
[14:31:06.056] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.28168, thr difference RMS: 1.62261
[14:31:06.057] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.90305, thr difference RMS: 1.49613
[14:31:06.057] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.58404, thr difference RMS: 1.4758
[14:31:06.057] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.43533, thr difference RMS: 1.40903
[14:31:06.057] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.47474, thr difference RMS: 1.52439
[14:31:06.058] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.51733, thr difference RMS: 1.71512
[14:31:06.058] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.69633, thr difference RMS: 1.59289
[14:31:06.058] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.23221, thr difference RMS: 1.54973
[14:31:06.058] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.6579, thr difference RMS: 1.76186
[14:31:06.058] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.28331, thr difference RMS: 1.1439
[14:31:06.059] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.75351, thr difference RMS: 1.60937
[14:31:06.059] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 11.4613, thr difference RMS: 1.6763
[14:31:06.059] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.94347, thr difference RMS: 1.59266
[14:31:06.059] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.49942, thr difference RMS: 2.99631
[14:31:06.059] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.82411, thr difference RMS: 1.37898
[14:31:06.060] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.52349, thr difference RMS: 1.20304
[14:31:06.060] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.28585, thr difference RMS: 1.62172
[14:31:06.060] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.84041, thr difference RMS: 1.48095
[14:31:06.060] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.50637, thr difference RMS: 1.4698
[14:31:06.060] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.28721, thr difference RMS: 1.4078
[14:31:06.061] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.39394, thr difference RMS: 1.51154
[14:31:06.061] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.47603, thr difference RMS: 1.70963
[14:31:06.061] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.7408, thr difference RMS: 1.5799
[14:31:06.061] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.18617, thr difference RMS: 1.55363
[14:31:06.061] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.58701, thr difference RMS: 1.76441
[14:31:06.062] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.25842, thr difference RMS: 1.12051
[14:31:06.062] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.71761, thr difference RMS: 1.63956
[14:31:06.062] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 11.6529, thr difference RMS: 1.67623
[14:31:06.062] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.00245, thr difference RMS: 1.5895
[14:31:06.062] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.51456, thr difference RMS: 3.00008
[14:31:06.062] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.86013, thr difference RMS: 1.38751
[14:31:06.063] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.59553, thr difference RMS: 1.19454
[14:31:06.063] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.34351, thr difference RMS: 1.58703
[14:31:06.063] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.90002, thr difference RMS: 1.49297
[14:31:06.063] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.5224, thr difference RMS: 1.45889
[14:31:06.063] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.20723, thr difference RMS: 1.38385
[14:31:06.064] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.31275, thr difference RMS: 1.50415
[14:31:06.064] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.44706, thr difference RMS: 1.69481
[14:31:06.064] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.79505, thr difference RMS: 1.58498
[14:31:06.064] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.1451, thr difference RMS: 1.54305
[14:31:06.064] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.53955, thr difference RMS: 1.74878
[14:31:06.065] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.30477, thr difference RMS: 1.1197
[14:31:06.065] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.84967, thr difference RMS: 1.61418
[14:31:06.065] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 11.6674, thr difference RMS: 1.69013
[14:31:06.065] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.05103, thr difference RMS: 1.565
[14:31:06.065] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.46801, thr difference RMS: 2.99747
[14:31:06.066] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.97073, thr difference RMS: 1.35351
[14:31:06.066] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.67813, thr difference RMS: 1.19594
[14:31:06.066] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.45702, thr difference RMS: 1.60196
[14:31:06.066] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.96191, thr difference RMS: 1.50116
[14:31:06.066] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.54176, thr difference RMS: 1.45453
[14:31:06.067] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.20512, thr difference RMS: 1.39135
[14:31:06.067] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.2984, thr difference RMS: 1.48656
[14:31:06.067] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.49297, thr difference RMS: 1.70537
[14:31:06.067] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.93845, thr difference RMS: 1.572
[14:31:06.067] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.3429, thr difference RMS: 1.57576
[14:31:06.068] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.57472, thr difference RMS: 1.75662
[14:31:06.068] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.50915, thr difference RMS: 1.1083
[14:31:06.068] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.92096, thr difference RMS: 1.60802
[14:31:06.168] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[14:31:06.171] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2074 seconds
[14:31:06.171] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:31:06.882] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:31:06.882] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:31:06.886] <TB2>     INFO: ######################################################################
[14:31:06.886] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[14:31:06.886] <TB2>     INFO: ######################################################################
[14:31:06.887] <TB2>     INFO:    ----------------------------------------------------------------------
[14:31:06.887] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:31:06.887] <TB2>     INFO:    ----------------------------------------------------------------------
[14:31:06.887] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:31:06.896] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:31:06.897] <TB2>     INFO:     run 1 of 1
[14:31:06.897] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:31:07.240] <TB2>     INFO: Expecting 59072000 events.
[14:31:36.275] <TB2>     INFO: 1073200 events read in total (28320ms).
[14:32:05.896] <TB2>     INFO: 2141800 events read in total (57941ms).
[14:32:35.124] <TB2>     INFO: 3213200 events read in total (87169ms).
[14:33:03.493] <TB2>     INFO: 4284000 events read in total (115538ms).
[14:33:31.957] <TB2>     INFO: 5352400 events read in total (144002ms).
[14:34:00.438] <TB2>     INFO: 6423200 events read in total (172483ms).
[14:34:28.825] <TB2>     INFO: 7493000 events read in total (200870ms).
[14:34:57.240] <TB2>     INFO: 8561400 events read in total (229285ms).
[14:35:25.700] <TB2>     INFO: 9632200 events read in total (257745ms).
[14:35:54.062] <TB2>     INFO: 10702200 events read in total (286107ms).
[14:36:22.535] <TB2>     INFO: 11770600 events read in total (314580ms).
[14:36:51.020] <TB2>     INFO: 12841600 events read in total (343065ms).
[14:37:19.401] <TB2>     INFO: 13911800 events read in total (371446ms).
[14:37:47.808] <TB2>     INFO: 14980400 events read in total (399853ms).
[14:38:16.231] <TB2>     INFO: 16053000 events read in total (428276ms).
[14:38:44.646] <TB2>     INFO: 17121200 events read in total (456691ms).
[14:39:13.069] <TB2>     INFO: 18189600 events read in total (485114ms).
[14:39:41.478] <TB2>     INFO: 19261200 events read in total (513524ms).
[14:40:09.921] <TB2>     INFO: 20330000 events read in total (541966ms).
[14:40:38.402] <TB2>     INFO: 21398200 events read in total (570447ms).
[14:41:06.773] <TB2>     INFO: 22469200 events read in total (598818ms).
[14:41:35.217] <TB2>     INFO: 23539400 events read in total (627262ms).
[14:42:03.642] <TB2>     INFO: 24607600 events read in total (655687ms).
[14:42:32.077] <TB2>     INFO: 25679000 events read in total (684122ms).
[14:43:00.510] <TB2>     INFO: 26749000 events read in total (712555ms).
[14:43:28.998] <TB2>     INFO: 27818000 events read in total (741043ms).
[14:43:57.410] <TB2>     INFO: 28890600 events read in total (769455ms).
[14:44:25.782] <TB2>     INFO: 29958800 events read in total (797827ms).
[14:44:54.184] <TB2>     INFO: 31026200 events read in total (826229ms).
[14:45:22.580] <TB2>     INFO: 32097800 events read in total (854625ms).
[14:45:50.996] <TB2>     INFO: 33167000 events read in total (883041ms).
[14:46:19.436] <TB2>     INFO: 34235000 events read in total (911481ms).
[14:46:47.862] <TB2>     INFO: 35305600 events read in total (939907ms).
[14:47:16.347] <TB2>     INFO: 36374800 events read in total (968392ms).
[14:47:44.882] <TB2>     INFO: 37442800 events read in total (996927ms).
[14:48:13.354] <TB2>     INFO: 38510800 events read in total (1025399ms).
[14:48:41.920] <TB2>     INFO: 39582400 events read in total (1053965ms).
[14:49:10.373] <TB2>     INFO: 40650800 events read in total (1082418ms).
[14:49:38.913] <TB2>     INFO: 41718600 events read in total (1110958ms).
[14:50:07.576] <TB2>     INFO: 42788800 events read in total (1139621ms).
[14:50:36.213] <TB2>     INFO: 43858400 events read in total (1168258ms).
[14:51:04.679] <TB2>     INFO: 44925800 events read in total (1196724ms).
[14:51:33.253] <TB2>     INFO: 45993600 events read in total (1225298ms).
[14:52:01.787] <TB2>     INFO: 47064000 events read in total (1253832ms).
[14:52:30.372] <TB2>     INFO: 48133000 events read in total (1282417ms).
[14:52:58.955] <TB2>     INFO: 49201000 events read in total (1311000ms).
[14:53:27.537] <TB2>     INFO: 50268200 events read in total (1339582ms).
[14:53:56.162] <TB2>     INFO: 51338000 events read in total (1368207ms).
[14:54:24.789] <TB2>     INFO: 52407200 events read in total (1396834ms).
[14:54:53.319] <TB2>     INFO: 53475000 events read in total (1425364ms).
[14:55:21.001] <TB2>     INFO: 54542200 events read in total (1454046ms).
[14:55:50.713] <TB2>     INFO: 55613400 events read in total (1482758ms).
[14:56:19.030] <TB2>     INFO: 56681200 events read in total (1511075ms).
[14:56:47.748] <TB2>     INFO: 57748600 events read in total (1539793ms).
[14:57:16.139] <TB2>     INFO: 58817000 events read in total (1568184ms).
[14:57:23.180] <TB2>     INFO: 59072000 events read in total (1575225ms).
[14:57:23.200] <TB2>     INFO: Test took 1576304ms.
[14:57:23.257] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:57:23.382] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:57:23.383] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:57:24.544] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:57:24.544] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:57:25.700] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:57:25.700] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:57:26.845] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:57:26.846] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:57:28.020] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:57:28.020] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:57:29.184] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:57:29.184] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:57:30.349] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:57:30.349] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:57:31.502] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:57:31.502] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:57:32.653] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:57:32.653] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:57:33.806] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:57:33.806] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:57:34.965] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:57:34.965] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:57:36.139] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:57:36.139] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:57:37.312] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:57:37.312] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:57:38.517] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:57:38.518] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:57:39.731] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:57:39.731] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:57:40.960] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:57:40.960] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:57:42.195] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 503398400
[14:57:42.231] <TB2>     INFO: PixTestScurves::scurves() done 
[14:57:42.231] <TB2>     INFO: Vcal mean:  35.14  35.06  34.93  35.12  35.04  35.07  35.11  35.06  35.06  35.07  35.03  35.01  35.08  35.03  35.03  35.02 
[14:57:42.231] <TB2>     INFO: Vcal RMS:    1.00   0.69   1.84   0.71   0.83   0.71   0.65   0.66   0.67   0.65   0.73   0.69   0.71   1.70   0.62   0.65 
[14:57:42.231] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:57:42.305] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:57:42.305] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:57:42.305] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:57:42.305] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:57:42.305] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:57:42.306] <TB2>     INFO: ######################################################################
[14:57:42.306] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:57:42.306] <TB2>     INFO: ######################################################################
[14:57:42.309] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:57:42.652] <TB2>     INFO: Expecting 41600 events.
[14:57:46.724] <TB2>     INFO: 41600 events read in total (3349ms).
[14:57:46.725] <TB2>     INFO: Test took 4416ms.
[14:57:46.733] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:57:46.733] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66540
[14:57:46.733] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:57:46.737] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 39, 79] has eff 0/10
[14:57:46.737] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 39, 79]
[14:57:46.737] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 11, 76] has eff 0/10
[14:57:46.737] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 11, 76]
[14:57:46.737] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 12, 78] has eff 0/10
[14:57:46.737] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 12, 78]
[14:57:46.737] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 0, 79] has eff 0/10
[14:57:46.737] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 0, 79]
[14:57:46.737] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 1, 79] has eff 0/10
[14:57:46.737] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 1, 79]
[14:57:46.737] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 2, 79] has eff 0/10
[14:57:46.737] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 2, 79]
[14:57:46.737] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 9, 79] has eff 0/10
[14:57:46.737] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 9, 79]
[14:57:46.737] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 10, 79] has eff 0/10
[14:57:46.737] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 10, 79]
[14:57:46.737] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 11, 79] has eff 8/10
[14:57:46.737] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 11, 79]
[14:57:46.737] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 12, 79] has eff 0/10
[14:57:46.737] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 12, 79]
[14:57:46.737] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 13, 79] has eff 0/10
[14:57:46.737] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 13, 79]
[14:57:46.737] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 14, 79] has eff 0/10
[14:57:46.737] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 14, 79]
[14:57:46.737] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 51, 79] has eff 0/10
[14:57:46.738] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 51, 79]
[14:57:46.739] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [13, 22, 74] has eff 0/10
[14:57:46.739] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [13, 22, 74]
[14:57:46.739] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [13, 23, 74] has eff 0/10
[14:57:46.739] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [13, 23, 74]
[14:57:46.739] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [13, 22, 75] has eff 0/10
[14:57:46.739] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [13, 22, 75]
[14:57:46.739] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [13, 2, 76] has eff 0/10
[14:57:46.739] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [13, 2, 76]
[14:57:46.739] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [13, 21, 76] has eff 0/10
[14:57:46.739] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [13, 21, 76]
[14:57:46.739] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [13, 17, 77] has eff 0/10
[14:57:46.739] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [13, 17, 77]
[14:57:46.739] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [13, 22, 77] has eff 0/10
[14:57:46.739] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [13, 22, 77]
[14:57:46.739] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [13, 1, 78] has eff 0/10
[14:57:46.739] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [13, 1, 78]
[14:57:46.743] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 21
[14:57:46.743] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:57:46.743] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:57:46.743] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:57:47.081] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:57:47.434] <TB2>     INFO: Expecting 41600 events.
[14:57:51.587] <TB2>     INFO: 41600 events read in total (3439ms).
[14:57:51.587] <TB2>     INFO: Test took 4506ms.
[14:57:51.595] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:57:51.595] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66540
[14:57:51.595] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:57:51.600] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.238
[14:57:51.600] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [12 ,6] phvalue 167
[14:57:51.600] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.83
[14:57:51.600] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 167
[14:57:51.600] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.624
[14:57:51.600] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 173
[14:57:51.600] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.313
[14:57:51.600] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[14:57:51.600] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.259
[14:57:51.601] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 171
[14:57:51.601] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.284
[14:57:51.601] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 166
[14:57:51.601] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.918
[14:57:51.601] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 173
[14:57:51.601] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.157
[14:57:51.601] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[14:57:51.601] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.101
[14:57:51.601] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 172
[14:57:51.601] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.436
[14:57:51.601] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 178
[14:57:51.601] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.287
[14:57:51.601] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[14:57:51.602] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.305
[14:57:51.602] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 176
[14:57:51.602] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.413
[14:57:51.602] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 175
[14:57:51.602] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.99
[14:57:51.602] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 182
[14:57:51.602] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.779
[14:57:51.602] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 181
[14:57:51.602] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.502
[14:57:51.602] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 172
[14:57:51.602] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:57:51.602] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:57:51.602] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:57:51.691] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:57:52.035] <TB2>     INFO: Expecting 41600 events.
[14:57:56.153] <TB2>     INFO: 41600 events read in total (3403ms).
[14:57:56.154] <TB2>     INFO: Test took 4463ms.
[14:57:56.161] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:57:56.161] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66540
[14:57:56.161] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:57:56.165] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:57:56.166] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 53minph_roc = 15
[14:57:56.166] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.7531
[14:57:56.166] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 62
[14:57:56.166] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.1827
[14:57:56.166] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 63
[14:57:56.166] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.2753
[14:57:56.166] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,45] phvalue 70
[14:57:56.166] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.1762
[14:57:56.166] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 69
[14:57:56.167] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.7529
[14:57:56.167] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,7] phvalue 66
[14:57:56.167] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.3775
[14:57:56.167] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,9] phvalue 59
[14:57:56.167] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.0686
[14:57:56.167] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 71
[14:57:56.167] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.8784
[14:57:56.167] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 73
[14:57:56.167] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.1369
[14:57:56.167] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 69
[14:57:56.167] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.4693
[14:57:56.167] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,43] phvalue 65
[14:57:56.168] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.5714
[14:57:56.168] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 72
[14:57:56.168] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.0444
[14:57:56.168] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 67
[14:57:56.168] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.8109
[14:57:56.168] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 76
[14:57:56.168] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.8656
[14:57:56.168] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,42] phvalue 71
[14:57:56.168] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.5089
[14:57:56.168] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,10] phvalue 73
[14:57:56.168] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.1007
[14:57:56.168] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 59
[14:57:56.170] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 0 0
[14:57:56.580] <TB2>     INFO: Expecting 2560 events.
[14:57:57.538] <TB2>     INFO: 2560 events read in total (243ms).
[14:57:57.538] <TB2>     INFO: Test took 1368ms.
[14:57:57.539] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:57:57.539] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 1 1
[14:57:58.046] <TB2>     INFO: Expecting 2560 events.
[14:57:58.003] <TB2>     INFO: 2560 events read in total (242ms).
[14:57:58.003] <TB2>     INFO: Test took 1464ms.
[14:57:58.003] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:57:58.003] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 45, 2 2
[14:57:59.511] <TB2>     INFO: Expecting 2560 events.
[14:58:00.467] <TB2>     INFO: 2560 events read in total (242ms).
[14:58:00.467] <TB2>     INFO: Test took 1463ms.
[14:58:00.467] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:58:00.468] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 3 3
[14:58:00.974] <TB2>     INFO: Expecting 2560 events.
[14:58:01.932] <TB2>     INFO: 2560 events read in total (243ms).
[14:58:01.932] <TB2>     INFO: Test took 1464ms.
[14:58:01.932] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:58:01.932] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 7, 4 4
[14:58:02.440] <TB2>     INFO: Expecting 2560 events.
[14:58:03.397] <TB2>     INFO: 2560 events read in total (243ms).
[14:58:03.397] <TB2>     INFO: Test took 1465ms.
[14:58:03.397] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:58:03.398] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 9, 5 5
[14:58:03.905] <TB2>     INFO: Expecting 2560 events.
[14:58:04.862] <TB2>     INFO: 2560 events read in total (242ms).
[14:58:04.862] <TB2>     INFO: Test took 1464ms.
[14:58:04.862] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:58:04.862] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 6 6
[14:58:05.370] <TB2>     INFO: Expecting 2560 events.
[14:58:06.326] <TB2>     INFO: 2560 events read in total (241ms).
[14:58:06.326] <TB2>     INFO: Test took 1464ms.
[14:58:06.326] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:58:06.327] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 7 7
[14:58:06.835] <TB2>     INFO: Expecting 2560 events.
[14:58:07.794] <TB2>     INFO: 2560 events read in total (245ms).
[14:58:07.794] <TB2>     INFO: Test took 1467ms.
[14:58:07.794] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:58:07.795] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 8 8
[14:58:08.302] <TB2>     INFO: Expecting 2560 events.
[14:58:09.260] <TB2>     INFO: 2560 events read in total (243ms).
[14:58:09.260] <TB2>     INFO: Test took 1465ms.
[14:58:09.260] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:58:09.261] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 43, 9 9
[14:58:09.768] <TB2>     INFO: Expecting 2560 events.
[14:58:10.727] <TB2>     INFO: 2560 events read in total (244ms).
[14:58:10.727] <TB2>     INFO: Test took 1466ms.
[14:58:10.727] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:58:10.727] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 10 10
[14:58:11.235] <TB2>     INFO: Expecting 2560 events.
[14:58:12.195] <TB2>     INFO: 2560 events read in total (245ms).
[14:58:12.195] <TB2>     INFO: Test took 1468ms.
[14:58:12.195] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:58:12.195] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 11 11
[14:58:12.702] <TB2>     INFO: Expecting 2560 events.
[14:58:13.659] <TB2>     INFO: 2560 events read in total (243ms).
[14:58:13.660] <TB2>     INFO: Test took 1465ms.
[14:58:13.660] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:58:13.660] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 12 12
[14:58:14.168] <TB2>     INFO: Expecting 2560 events.
[14:58:15.125] <TB2>     INFO: 2560 events read in total (243ms).
[14:58:15.126] <TB2>     INFO: Test took 1466ms.
[14:58:15.126] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:58:15.126] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 42, 13 13
[14:58:15.633] <TB2>     INFO: Expecting 2560 events.
[14:58:16.590] <TB2>     INFO: 2560 events read in total (242ms).
[14:58:16.591] <TB2>     INFO: Test took 1465ms.
[14:58:16.591] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:58:16.591] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 10, 14 14
[14:58:17.099] <TB2>     INFO: Expecting 2560 events.
[14:58:18.063] <TB2>     INFO: 2560 events read in total (250ms).
[14:58:18.063] <TB2>     INFO: Test took 1472ms.
[14:58:18.064] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:58:18.064] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 15 15
[14:58:18.571] <TB2>     INFO: Expecting 2560 events.
[14:58:19.529] <TB2>     INFO: 2560 events read in total (243ms).
[14:58:19.529] <TB2>     INFO: Test took 1465ms.
[14:58:19.529] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:58:19.530] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[14:58:19.530] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC1
[14:58:19.530] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[14:58:19.530] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[14:58:19.530] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC4
[14:58:19.530] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC5
[14:58:19.530] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[14:58:19.530] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[14:58:19.530] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC8
[14:58:19.530] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[14:58:19.530] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC10
[14:58:19.530] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[14:58:19.530] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[14:58:19.530] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[14:58:19.530] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[14:58:19.530] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC15
[14:58:19.534] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:20.039] <TB2>     INFO: Expecting 655360 events.
[14:58:31.803] <TB2>     INFO: 655360 events read in total (11049ms).
[14:58:31.814] <TB2>     INFO: Expecting 655360 events.
[14:58:43.419] <TB2>     INFO: 655360 events read in total (11034ms).
[14:58:43.436] <TB2>     INFO: Expecting 655360 events.
[14:58:55.377] <TB2>     INFO: 655360 events read in total (11386ms).
[14:58:55.400] <TB2>     INFO: Expecting 655360 events.
[14:59:06.993] <TB2>     INFO: 655360 events read in total (11040ms).
[14:59:07.016] <TB2>     INFO: Expecting 655360 events.
[14:59:18.682] <TB2>     INFO: 655360 events read in total (11106ms).
[14:59:18.710] <TB2>     INFO: Expecting 655360 events.
[14:59:30.385] <TB2>     INFO: 655360 events read in total (11121ms).
[14:59:30.416] <TB2>     INFO: Expecting 655360 events.
[14:59:42.056] <TB2>     INFO: 655360 events read in total (11091ms).
[14:59:42.092] <TB2>     INFO: Expecting 655360 events.
[14:59:53.681] <TB2>     INFO: 655360 events read in total (11043ms).
[14:59:53.723] <TB2>     INFO: Expecting 655360 events.
[15:00:05.375] <TB2>     INFO: 655360 events read in total (11118ms).
[15:00:05.421] <TB2>     INFO: Expecting 655360 events.
[15:00:17.030] <TB2>     INFO: 655360 events read in total (11074ms).
[15:00:17.079] <TB2>     INFO: Expecting 655360 events.
[15:00:28.708] <TB2>     INFO: 655360 events read in total (11097ms).
[15:00:28.762] <TB2>     INFO: Expecting 655360 events.
[15:00:40.391] <TB2>     INFO: 655360 events read in total (11102ms).
[15:00:40.448] <TB2>     INFO: Expecting 655360 events.
[15:00:52.065] <TB2>     INFO: 655360 events read in total (11090ms).
[15:00:52.128] <TB2>     INFO: Expecting 655360 events.
[15:01:03.761] <TB2>     INFO: 655360 events read in total (11107ms).
[15:01:03.826] <TB2>     INFO: Expecting 655360 events.
[15:01:15.474] <TB2>     INFO: 655360 events read in total (11121ms).
[15:01:15.543] <TB2>     INFO: Expecting 655360 events.
[15:01:27.162] <TB2>     INFO: 655360 events read in total (11092ms).
[15:01:27.240] <TB2>     INFO: Test took 187706ms.
[15:01:27.337] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:27.644] <TB2>     INFO: Expecting 655360 events.
[15:01:39.426] <TB2>     INFO: 655360 events read in total (11067ms).
[15:01:39.437] <TB2>     INFO: Expecting 655360 events.
[15:01:51.082] <TB2>     INFO: 655360 events read in total (11072ms).
[15:01:51.097] <TB2>     INFO: Expecting 655360 events.
[15:02:02.664] <TB2>     INFO: 655360 events read in total (11000ms).
[15:02:02.684] <TB2>     INFO: Expecting 655360 events.
[15:02:14.408] <TB2>     INFO: 655360 events read in total (11159ms).
[15:02:14.432] <TB2>     INFO: Expecting 655360 events.
[15:02:25.997] <TB2>     INFO: 655360 events read in total (11008ms).
[15:02:26.024] <TB2>     INFO: Expecting 655360 events.
[15:02:37.672] <TB2>     INFO: 655360 events read in total (11096ms).
[15:02:37.704] <TB2>     INFO: Expecting 655360 events.
[15:02:49.304] <TB2>     INFO: 655360 events read in total (11052ms).
[15:02:49.342] <TB2>     INFO: Expecting 655360 events.
[15:03:00.920] <TB2>     INFO: 655360 events read in total (11040ms).
[15:03:00.960] <TB2>     INFO: Expecting 655360 events.
[15:03:12.566] <TB2>     INFO: 655360 events read in total (11065ms).
[15:03:12.610] <TB2>     INFO: Expecting 655360 events.
[15:03:24.219] <TB2>     INFO: 655360 events read in total (11070ms).
[15:03:24.269] <TB2>     INFO: Expecting 655360 events.
[15:03:35.891] <TB2>     INFO: 655360 events read in total (11095ms).
[15:03:35.945] <TB2>     INFO: Expecting 655360 events.
[15:03:47.619] <TB2>     INFO: 655360 events read in total (11140ms).
[15:03:47.678] <TB2>     INFO: Expecting 655360 events.
[15:03:59.479] <TB2>     INFO: 655360 events read in total (11275ms).
[15:03:59.540] <TB2>     INFO: Expecting 655360 events.
[15:04:11.247] <TB2>     INFO: 655360 events read in total (11180ms).
[15:04:11.313] <TB2>     INFO: Expecting 655360 events.
[15:04:23.035] <TB2>     INFO: 655360 events read in total (11196ms).
[15:04:23.108] <TB2>     INFO: Expecting 655360 events.
[15:04:34.895] <TB2>     INFO: 655360 events read in total (11260ms).
[15:04:34.977] <TB2>     INFO: Test took 187640ms.
[15:04:35.155] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:04:35.155] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:04:35.155] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:04:35.156] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:04:35.156] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:04:35.156] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:04:35.156] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:04:35.157] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:04:35.157] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:04:35.158] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:04:35.158] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:04:35.159] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:04:35.159] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:04:35.159] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:04:35.159] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:04:35.159] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:04:35.159] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:04:35.160] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:04:35.160] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:04:35.160] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:04:35.160] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:04:35.161] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:04:35.161] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:04:35.161] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:04:35.161] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:04:35.162] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:04:35.162] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:04:35.162] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:04:35.162] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:04:35.162] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:04:35.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:04:35.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:04:35.163] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:04:35.171] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:04:35.178] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:04:35.184] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:04:35.191] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:04:35.198] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:04:35.205] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:04:35.212] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:04:35.219] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:04:35.226] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:04:35.233] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:04:35.240] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:04:35.247] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:04:35.254] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:04:35.261] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:04:35.268] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:04:35.275] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:04:35.282] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:04:35.289] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:04:35.295] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:04:35.302] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:04:35.309] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:04:35.316] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:04:35.323] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:04:35.330] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:04:35.337] <TB2>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:04:35.344] <TB2>     INFO: safety margin for low PH: adding 7, margin is now 27
[15:04:35.351] <TB2>     INFO: safety margin for low PH: adding 8, margin is now 28
[15:04:35.358] <TB2>     INFO: safety margin for low PH: adding 9, margin is now 29
[15:04:35.364] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:04:35.371] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:04:35.378] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:04:35.412] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C0.dat
[15:04:35.412] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C1.dat
[15:04:35.412] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C2.dat
[15:04:35.412] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C3.dat
[15:04:35.412] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C4.dat
[15:04:35.413] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C5.dat
[15:04:35.413] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C6.dat
[15:04:35.413] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C7.dat
[15:04:35.413] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C8.dat
[15:04:35.413] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C9.dat
[15:04:35.413] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C10.dat
[15:04:35.413] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C11.dat
[15:04:35.414] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C12.dat
[15:04:35.414] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C13.dat
[15:04:35.414] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C14.dat
[15:04:35.414] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//dacParameters35_C15.dat
[15:04:35.764] <TB2>     INFO: Expecting 41600 events.
[15:04:39.651] <TB2>     INFO: 41600 events read in total (3170ms).
[15:04:39.651] <TB2>     INFO: Test took 4234ms.
[15:04:40.319] <TB2>     INFO: Expecting 41600 events.
[15:04:44.174] <TB2>     INFO: 41600 events read in total (3139ms).
[15:04:44.175] <TB2>     INFO: Test took 4215ms.
[15:04:44.828] <TB2>     INFO: Expecting 41600 events.
[15:04:48.655] <TB2>     INFO: 41600 events read in total (3112ms).
[15:04:48.656] <TB2>     INFO: Test took 4173ms.
[15:04:48.960] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:49.091] <TB2>     INFO: Expecting 2560 events.
[15:04:50.049] <TB2>     INFO: 2560 events read in total (243ms).
[15:04:50.050] <TB2>     INFO: Test took 1090ms.
[15:04:50.052] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:50.558] <TB2>     INFO: Expecting 2560 events.
[15:04:51.517] <TB2>     INFO: 2560 events read in total (244ms).
[15:04:51.517] <TB2>     INFO: Test took 1465ms.
[15:04:51.519] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:52.026] <TB2>     INFO: Expecting 2560 events.
[15:04:52.985] <TB2>     INFO: 2560 events read in total (244ms).
[15:04:52.985] <TB2>     INFO: Test took 1466ms.
[15:04:52.987] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:53.494] <TB2>     INFO: Expecting 2560 events.
[15:04:54.451] <TB2>     INFO: 2560 events read in total (242ms).
[15:04:54.451] <TB2>     INFO: Test took 1464ms.
[15:04:54.454] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:54.960] <TB2>     INFO: Expecting 2560 events.
[15:04:55.848] <TB2>     INFO: 2560 events read in total (244ms).
[15:04:55.848] <TB2>     INFO: Test took 1394ms.
[15:04:55.851] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:56.358] <TB2>     INFO: Expecting 2560 events.
[15:04:57.318] <TB2>     INFO: 2560 events read in total (246ms).
[15:04:57.318] <TB2>     INFO: Test took 1467ms.
[15:04:57.320] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:57.826] <TB2>     INFO: Expecting 2560 events.
[15:04:58.784] <TB2>     INFO: 2560 events read in total (243ms).
[15:04:58.785] <TB2>     INFO: Test took 1465ms.
[15:04:58.787] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:59.293] <TB2>     INFO: Expecting 2560 events.
[15:05:00.252] <TB2>     INFO: 2560 events read in total (244ms).
[15:05:00.252] <TB2>     INFO: Test took 1465ms.
[15:05:00.255] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:00.761] <TB2>     INFO: Expecting 2560 events.
[15:05:01.720] <TB2>     INFO: 2560 events read in total (243ms).
[15:05:01.721] <TB2>     INFO: Test took 1466ms.
[15:05:01.723] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:02.229] <TB2>     INFO: Expecting 2560 events.
[15:05:03.189] <TB2>     INFO: 2560 events read in total (245ms).
[15:05:03.189] <TB2>     INFO: Test took 1467ms.
[15:05:03.191] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:03.699] <TB2>     INFO: Expecting 2560 events.
[15:05:04.658] <TB2>     INFO: 2560 events read in total (244ms).
[15:05:04.658] <TB2>     INFO: Test took 1467ms.
[15:05:04.661] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:05.167] <TB2>     INFO: Expecting 2560 events.
[15:05:06.125] <TB2>     INFO: 2560 events read in total (243ms).
[15:05:06.125] <TB2>     INFO: Test took 1464ms.
[15:05:06.128] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:06.633] <TB2>     INFO: Expecting 2560 events.
[15:05:07.593] <TB2>     INFO: 2560 events read in total (245ms).
[15:05:07.593] <TB2>     INFO: Test took 1465ms.
[15:05:07.595] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:08.101] <TB2>     INFO: Expecting 2560 events.
[15:05:09.059] <TB2>     INFO: 2560 events read in total (243ms).
[15:05:09.060] <TB2>     INFO: Test took 1465ms.
[15:05:09.062] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:09.573] <TB2>     INFO: Expecting 2560 events.
[15:05:10.532] <TB2>     INFO: 2560 events read in total (245ms).
[15:05:10.533] <TB2>     INFO: Test took 1471ms.
[15:05:10.535] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:11.041] <TB2>     INFO: Expecting 2560 events.
[15:05:11.001] <TB2>     INFO: 2560 events read in total (244ms).
[15:05:11.002] <TB2>     INFO: Test took 1467ms.
[15:05:11.004] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:12.510] <TB2>     INFO: Expecting 2560 events.
[15:05:13.468] <TB2>     INFO: 2560 events read in total (243ms).
[15:05:13.468] <TB2>     INFO: Test took 1464ms.
[15:05:13.470] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:13.977] <TB2>     INFO: Expecting 2560 events.
[15:05:14.935] <TB2>     INFO: 2560 events read in total (243ms).
[15:05:14.935] <TB2>     INFO: Test took 1465ms.
[15:05:14.938] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:15.445] <TB2>     INFO: Expecting 2560 events.
[15:05:16.403] <TB2>     INFO: 2560 events read in total (243ms).
[15:05:16.404] <TB2>     INFO: Test took 1466ms.
[15:05:16.405] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:16.912] <TB2>     INFO: Expecting 2560 events.
[15:05:17.870] <TB2>     INFO: 2560 events read in total (243ms).
[15:05:17.871] <TB2>     INFO: Test took 1466ms.
[15:05:17.873] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:18.379] <TB2>     INFO: Expecting 2560 events.
[15:05:19.337] <TB2>     INFO: 2560 events read in total (243ms).
[15:05:19.337] <TB2>     INFO: Test took 1464ms.
[15:05:19.339] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:19.846] <TB2>     INFO: Expecting 2560 events.
[15:05:20.807] <TB2>     INFO: 2560 events read in total (246ms).
[15:05:20.807] <TB2>     INFO: Test took 1468ms.
[15:05:20.809] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:21.315] <TB2>     INFO: Expecting 2560 events.
[15:05:22.271] <TB2>     INFO: 2560 events read in total (241ms).
[15:05:22.271] <TB2>     INFO: Test took 1462ms.
[15:05:22.273] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:22.780] <TB2>     INFO: Expecting 2560 events.
[15:05:23.738] <TB2>     INFO: 2560 events read in total (243ms).
[15:05:23.738] <TB2>     INFO: Test took 1465ms.
[15:05:23.741] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:24.247] <TB2>     INFO: Expecting 2560 events.
[15:05:25.207] <TB2>     INFO: 2560 events read in total (245ms).
[15:05:25.207] <TB2>     INFO: Test took 1467ms.
[15:05:25.209] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:25.716] <TB2>     INFO: Expecting 2560 events.
[15:05:26.674] <TB2>     INFO: 2560 events read in total (243ms).
[15:05:26.675] <TB2>     INFO: Test took 1466ms.
[15:05:26.677] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:27.183] <TB2>     INFO: Expecting 2560 events.
[15:05:28.142] <TB2>     INFO: 2560 events read in total (245ms).
[15:05:28.142] <TB2>     INFO: Test took 1465ms.
[15:05:28.144] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:28.651] <TB2>     INFO: Expecting 2560 events.
[15:05:29.610] <TB2>     INFO: 2560 events read in total (244ms).
[15:05:29.610] <TB2>     INFO: Test took 1466ms.
[15:05:29.612] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:30.119] <TB2>     INFO: Expecting 2560 events.
[15:05:31.078] <TB2>     INFO: 2560 events read in total (244ms).
[15:05:31.078] <TB2>     INFO: Test took 1466ms.
[15:05:31.080] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:31.587] <TB2>     INFO: Expecting 2560 events.
[15:05:32.547] <TB2>     INFO: 2560 events read in total (245ms).
[15:05:32.547] <TB2>     INFO: Test took 1467ms.
[15:05:32.550] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:33.056] <TB2>     INFO: Expecting 2560 events.
[15:05:34.016] <TB2>     INFO: 2560 events read in total (245ms).
[15:05:34.016] <TB2>     INFO: Test took 1466ms.
[15:05:34.018] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:34.525] <TB2>     INFO: Expecting 2560 events.
[15:05:35.484] <TB2>     INFO: 2560 events read in total (244ms).
[15:05:35.485] <TB2>     INFO: Test took 1467ms.
[15:05:36.505] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[15:05:36.505] <TB2>     INFO: PH scale (per ROC):    69  77  80  81  82  73  79  74  78  85  74  80  78  85  83  83
[15:05:36.505] <TB2>     INFO: PH offset (per ROC):  189 184 176 175 176 190 176 177 176 176 180 177 173 176 171 184
[15:05:36.688] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:05:36.691] <TB2>     INFO: ######################################################################
[15:05:36.691] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:05:36.691] <TB2>     INFO: ######################################################################
[15:05:36.691] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:05:36.704] <TB2>     INFO: scanning low vcal = 10
[15:05:37.056] <TB2>     INFO: Expecting 41600 events.
[15:05:40.778] <TB2>     INFO: 41600 events read in total (3007ms).
[15:05:40.778] <TB2>     INFO: Test took 4074ms.
[15:05:40.780] <TB2>     INFO: scanning low vcal = 20
[15:05:41.286] <TB2>     INFO: Expecting 41600 events.
[15:05:45.007] <TB2>     INFO: 41600 events read in total (3006ms).
[15:05:45.008] <TB2>     INFO: Test took 4228ms.
[15:05:45.009] <TB2>     INFO: scanning low vcal = 30
[15:05:45.517] <TB2>     INFO: Expecting 41600 events.
[15:05:49.238] <TB2>     INFO: 41600 events read in total (3007ms).
[15:05:49.238] <TB2>     INFO: Test took 4228ms.
[15:05:49.240] <TB2>     INFO: scanning low vcal = 40
[15:05:49.743] <TB2>     INFO: Expecting 41600 events.
[15:05:53.970] <TB2>     INFO: 41600 events read in total (3512ms).
[15:05:53.971] <TB2>     INFO: Test took 4731ms.
[15:05:53.974] <TB2>     INFO: scanning low vcal = 50
[15:05:54.391] <TB2>     INFO: Expecting 41600 events.
[15:05:58.646] <TB2>     INFO: 41600 events read in total (3540ms).
[15:05:58.647] <TB2>     INFO: Test took 4673ms.
[15:05:58.650] <TB2>     INFO: scanning low vcal = 60
[15:05:59.072] <TB2>     INFO: Expecting 41600 events.
[15:06:03.329] <TB2>     INFO: 41600 events read in total (3543ms).
[15:06:03.329] <TB2>     INFO: Test took 4679ms.
[15:06:03.332] <TB2>     INFO: scanning low vcal = 70
[15:06:03.756] <TB2>     INFO: Expecting 41600 events.
[15:06:08.025] <TB2>     INFO: 41600 events read in total (3554ms).
[15:06:08.026] <TB2>     INFO: Test took 4694ms.
[15:06:08.029] <TB2>     INFO: scanning low vcal = 80
[15:06:08.448] <TB2>     INFO: Expecting 41600 events.
[15:06:12.727] <TB2>     INFO: 41600 events read in total (3564ms).
[15:06:12.727] <TB2>     INFO: Test took 4698ms.
[15:06:12.731] <TB2>     INFO: scanning low vcal = 90
[15:06:13.155] <TB2>     INFO: Expecting 41600 events.
[15:06:17.415] <TB2>     INFO: 41600 events read in total (3545ms).
[15:06:17.416] <TB2>     INFO: Test took 4685ms.
[15:06:17.420] <TB2>     INFO: scanning low vcal = 100
[15:06:17.842] <TB2>     INFO: Expecting 41600 events.
[15:06:22.240] <TB2>     INFO: 41600 events read in total (3683ms).
[15:06:22.241] <TB2>     INFO: Test took 4821ms.
[15:06:22.244] <TB2>     INFO: scanning low vcal = 110
[15:06:22.666] <TB2>     INFO: Expecting 41600 events.
[15:06:26.946] <TB2>     INFO: 41600 events read in total (3565ms).
[15:06:26.947] <TB2>     INFO: Test took 4703ms.
[15:06:26.949] <TB2>     INFO: scanning low vcal = 120
[15:06:27.372] <TB2>     INFO: Expecting 41600 events.
[15:06:31.648] <TB2>     INFO: 41600 events read in total (3561ms).
[15:06:31.649] <TB2>     INFO: Test took 4699ms.
[15:06:31.652] <TB2>     INFO: scanning low vcal = 130
[15:06:32.074] <TB2>     INFO: Expecting 41600 events.
[15:06:36.334] <TB2>     INFO: 41600 events read in total (3545ms).
[15:06:36.335] <TB2>     INFO: Test took 4683ms.
[15:06:36.338] <TB2>     INFO: scanning low vcal = 140
[15:06:36.764] <TB2>     INFO: Expecting 41600 events.
[15:06:41.027] <TB2>     INFO: 41600 events read in total (3548ms).
[15:06:41.027] <TB2>     INFO: Test took 4689ms.
[15:06:41.030] <TB2>     INFO: scanning low vcal = 150
[15:06:41.450] <TB2>     INFO: Expecting 41600 events.
[15:06:45.663] <TB2>     INFO: 41600 events read in total (3498ms).
[15:06:45.664] <TB2>     INFO: Test took 4634ms.
[15:06:45.667] <TB2>     INFO: scanning low vcal = 160
[15:06:46.091] <TB2>     INFO: Expecting 41600 events.
[15:06:50.300] <TB2>     INFO: 41600 events read in total (3494ms).
[15:06:50.301] <TB2>     INFO: Test took 4634ms.
[15:06:50.305] <TB2>     INFO: scanning low vcal = 170
[15:06:50.729] <TB2>     INFO: Expecting 41600 events.
[15:06:54.961] <TB2>     INFO: 41600 events read in total (3517ms).
[15:06:54.962] <TB2>     INFO: Test took 4657ms.
[15:06:54.966] <TB2>     INFO: scanning low vcal = 180
[15:06:55.386] <TB2>     INFO: Expecting 41600 events.
[15:06:59.628] <TB2>     INFO: 41600 events read in total (3527ms).
[15:06:59.628] <TB2>     INFO: Test took 4662ms.
[15:06:59.631] <TB2>     INFO: scanning low vcal = 190
[15:07:00.057] <TB2>     INFO: Expecting 41600 events.
[15:07:04.268] <TB2>     INFO: 41600 events read in total (3496ms).
[15:07:04.268] <TB2>     INFO: Test took 4637ms.
[15:07:04.271] <TB2>     INFO: scanning low vcal = 200
[15:07:04.696] <TB2>     INFO: Expecting 41600 events.
[15:07:08.917] <TB2>     INFO: 41600 events read in total (3506ms).
[15:07:08.917] <TB2>     INFO: Test took 4646ms.
[15:07:08.920] <TB2>     INFO: scanning low vcal = 210
[15:07:09.346] <TB2>     INFO: Expecting 41600 events.
[15:07:13.567] <TB2>     INFO: 41600 events read in total (3506ms).
[15:07:13.568] <TB2>     INFO: Test took 4648ms.
[15:07:13.572] <TB2>     INFO: scanning low vcal = 220
[15:07:13.996] <TB2>     INFO: Expecting 41600 events.
[15:07:18.219] <TB2>     INFO: 41600 events read in total (3508ms).
[15:07:18.220] <TB2>     INFO: Test took 4648ms.
[15:07:18.223] <TB2>     INFO: scanning low vcal = 230
[15:07:18.647] <TB2>     INFO: Expecting 41600 events.
[15:07:22.859] <TB2>     INFO: 41600 events read in total (3498ms).
[15:07:22.860] <TB2>     INFO: Test took 4637ms.
[15:07:22.863] <TB2>     INFO: scanning low vcal = 240
[15:07:23.289] <TB2>     INFO: Expecting 41600 events.
[15:07:27.560] <TB2>     INFO: 41600 events read in total (3556ms).
[15:07:27.560] <TB2>     INFO: Test took 4697ms.
[15:07:27.564] <TB2>     INFO: scanning low vcal = 250
[15:07:27.986] <TB2>     INFO: Expecting 41600 events.
[15:07:32.263] <TB2>     INFO: 41600 events read in total (3562ms).
[15:07:32.264] <TB2>     INFO: Test took 4700ms.
[15:07:32.268] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:07:32.700] <TB2>     INFO: Expecting 41600 events.
[15:07:36.963] <TB2>     INFO: 41600 events read in total (3548ms).
[15:07:36.963] <TB2>     INFO: Test took 4695ms.
[15:07:36.967] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:07:37.389] <TB2>     INFO: Expecting 41600 events.
[15:07:41.656] <TB2>     INFO: 41600 events read in total (3552ms).
[15:07:41.657] <TB2>     INFO: Test took 4690ms.
[15:07:41.660] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:07:42.082] <TB2>     INFO: Expecting 41600 events.
[15:07:46.360] <TB2>     INFO: 41600 events read in total (3563ms).
[15:07:46.361] <TB2>     INFO: Test took 4701ms.
[15:07:46.364] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:07:46.786] <TB2>     INFO: Expecting 41600 events.
[15:07:51.069] <TB2>     INFO: 41600 events read in total (3568ms).
[15:07:51.069] <TB2>     INFO: Test took 4705ms.
[15:07:51.072] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:07:51.493] <TB2>     INFO: Expecting 41600 events.
[15:07:55.732] <TB2>     INFO: 41600 events read in total (3524ms).
[15:07:55.732] <TB2>     INFO: Test took 4660ms.
[15:07:56.278] <TB2>     INFO: PixTestGainPedestal::measure() done 
[15:07:56.281] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:07:56.281] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:07:56.281] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:07:56.282] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:07:56.282] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:07:56.282] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:07:56.283] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:07:56.283] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:07:56.284] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:07:56.284] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:07:56.284] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:07:56.284] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:07:56.285] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:07:56.285] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:07:56.285] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:07:56.285] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:08:35.385] <TB2>     INFO: PixTestGainPedestal::fit() done
[15:08:35.385] <TB2>     INFO: non-linearity mean:  0.969 0.960 0.954 0.959 0.967 0.960 0.964 0.959 0.957 0.966 0.962 0.961 0.965 0.974 0.962 0.960
[15:08:35.385] <TB2>     INFO: non-linearity RMS:   0.004 0.007 0.007 0.007 0.005 0.006 0.005 0.005 0.006 0.005 0.005 0.006 0.005 0.003 0.006 0.006
[15:08:35.385] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:08:35.408] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:08:35.430] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:08:35.452] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:08:35.474] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:08:35.497] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:08:35.519] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:08:35.541] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:08:35.563] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:08:35.585] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:08:35.607] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:08:35.629] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:08:35.651] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:08:35.673] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:08:35.695] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:08:35.717] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-12_FPIXTest-17C-Nebraska-160414-1343_2016-04-14_13h43m_1460659391//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:08:35.739] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[15:08:35.739] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:08:35.746] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:08:35.746] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:08:35.749] <TB2>     INFO: ######################################################################
[15:08:35.749] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:08:35.749] <TB2>     INFO: ######################################################################
[15:08:35.751] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:08:35.762] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:08:35.762] <TB2>     INFO:     run 1 of 1
[15:08:35.763] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:08:36.105] <TB2>     INFO: Expecting 3120000 events.
[15:09:28.629] <TB2>     INFO: 1282105 events read in total (51810ms).
[15:10:19.089] <TB2>     INFO: 2566435 events read in total (102269ms).
[15:10:40.654] <TB2>     INFO: 3120000 events read in total (123835ms).
[15:10:40.698] <TB2>     INFO: Test took 124936ms.
[15:10:40.773] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:10:40.909] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:10:42.413] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:10:43.907] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:10:45.279] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:10:46.637] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:10:48.031] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:10:49.509] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:10:50.908] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:10:52.307] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:10:53.716] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:10:55.129] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:10:56.625] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:10:58.150] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:10:59.589] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:11:00.981] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:11:02.348] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:11:03.766] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 416133120
[15:11:03.799] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:11:03.799] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.3265, RMS = 1.48048
[15:11:03.799] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:11:03.799] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:11:03.799] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.1387, RMS = 1.44342
[15:11:03.799] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:11:03.800] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:11:03.800] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.6687, RMS = 1.53438
[15:11:03.800] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:11:03.801] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:11:03.801] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.5461, RMS = 1.1633
[15:11:03.801] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:11:03.802] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:11:03.802] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.6768, RMS = 1.26604
[15:11:03.802] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:11:03.802] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:11:03.802] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.2595, RMS = 1.22393
[15:11:03.802] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:11:03.803] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:11:03.803] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.072, RMS = 1.65108
[15:11:03.803] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:11:03.803] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:11:03.803] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.5791, RMS = 1.66022
[15:11:03.803] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:11:03.804] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:11:03.804] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.0168, RMS = 1.91516
[15:11:03.804] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 79
[15:11:03.804] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:11:03.804] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.1817, RMS = 2.01338
[15:11:03.804] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 78
[15:11:03.805] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:11:03.805] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.3142, RMS = 1.74237
[15:11:03.806] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:11:03.806] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:11:03.806] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.4139, RMS = 1.90801
[15:11:03.806] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:11:03.807] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:11:03.807] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.6609, RMS = 1.2125
[15:11:03.807] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:11:03.807] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:11:03.807] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.1406, RMS = 1.39464
[15:11:03.807] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:11:03.808] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:11:03.808] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.5322, RMS = 1.35447
[15:11:03.808] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:11:03.808] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:11:03.808] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.9115, RMS = 1.88918
[15:11:03.808] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:11:03.809] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:11:03.809] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.7866, RMS = 2.31353
[15:11:03.809] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:11:03.809] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:11:03.809] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.2196, RMS = 2.29916
[15:11:03.809] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:11:03.810] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:11:03.810] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.9134, RMS = 1.16594
[15:11:03.811] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:11:03.811] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:11:03.811] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.9876, RMS = 1.21842
[15:11:03.811] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:11:03.812] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:11:03.812] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.9494, RMS = 1.85191
[15:11:03.812] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:11:03.812] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:11:03.812] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.9278, RMS = 1.78397
[15:11:03.812] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:11:03.813] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:11:03.813] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.6218, RMS = 1.77079
[15:11:03.813] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:11:03.813] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:11:03.813] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.7266, RMS = 1.96426
[15:11:03.813] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:11:03.814] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:11:03.814] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2041, RMS = 1.34847
[15:11:03.814] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:11:03.814] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:11:03.814] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.7092, RMS = 1.6431
[15:11:03.814] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:11:03.815] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:11:03.815] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.8398, RMS = 2.26521
[15:11:03.815] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:11:03.815] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:11:03.815] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.9984, RMS = 2.22316
[15:11:03.815] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:11:03.816] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:11:03.816] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.128, RMS = 1.37036
[15:11:03.816] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:11:03.816] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:11:03.816] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.6639, RMS = 1.35324
[15:11:03.816] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:11:03.817] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:11:03.817] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.5265, RMS = 0.854185
[15:11:03.817] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:11:03.818] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:11:03.818] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.3611, RMS = 0.930187
[15:11:03.818] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:11:03.820] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 148 seconds
[15:11:03.820] <TB2>     INFO: number of dead bumps (per ROC):     0    1    0    0    0    0    1    1    0    0    0    0    0    1    0    0
[15:11:03.821] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:11:03.917] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:11:03.917] <TB2>     INFO: enter test to run
[15:11:03.917] <TB2>     INFO:   test:  no parameter change
[15:11:03.918] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 381.9mA
[15:11:03.918] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 467.1mA
[15:11:03.918] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.2 C
[15:11:03.919] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:11:04.459] <TB2>    QUIET: Connection to board 141 closed.
[15:11:04.461] <TB2>     INFO: pXar: this is the end, my friend
[15:11:04.461] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
