

================================================================
== Vitis HLS Report for 'dataflow_in_loop_row_loop'
================================================================
* Date:           Tue Sep  2 16:52:46 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+
        |                       |                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance       |       Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+
        |set_tile_broadcast_U0  |set_tile_broadcast  |       27|       27|  0.108 us|  0.108 us|   27|   27|       no|
        |pu_kernel_U0           |pu_kernel           |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |pu_kernel_1_U0         |pu_kernel_1         |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |pu_kernel_2_U0         |pu_kernel_2         |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |pu_kernel_3_U0         |pu_kernel_3         |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-----------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       28|    -|
|FIFO                 |        0|     -|     6208|     3328|    -|
|Instance             |      256|    40|    11288|    13419|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|        5|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      256|    40|    17501|    16820|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       19|     1|        2|        3|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        6|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+------+------+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------+--------------------+---------+----+------+------+-----+
    |pu_kernel_U0           |pu_kernel           |       64|  10|  2615|  3054|    0|
    |pu_kernel_1_U0         |pu_kernel_1         |       64|  10|  2615|  3054|    0|
    |pu_kernel_2_U0         |pu_kernel_2         |       64|  10|  2615|  3054|    0|
    |pu_kernel_3_U0         |pu_kernel_3         |       64|  10|  2615|  3054|    0|
    |set_tile_broadcast_U0  |set_tile_broadcast  |        0|   0|   828|  1203|    0|
    +-----------------------+--------------------+---------+----+------+------+-----+
    |Total                  |                    |      256|  40| 11288| 13419|    0|
    +-----------------------+--------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------+---------+------+----+-----+------+-----+---------+
    |  Name  | BRAM_18K|  FF  | LUT| URAM| Depth| Bits| Size:D*B|
    +--------+---------+------+----+-----+------+-----+---------+
    |s_01_U  |        0|  1552|   0|    -|    16|  388|     6208|
    |s_12_U  |        0|  1552|   0|    -|    16|  388|     6208|
    |s_23_U  |        0|  1552|   0|    -|    16|  388|     6208|
    |s_34_U  |        0|  1552|   0|    -|    16|  388|     6208|
    +--------+---------+------+----+-----+------+-----+---------+
    |Total   |        0|  6208|   0|    0|    64| 1552|    24832|
    +--------+---------+------+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                 |       and|   0|  0|   2|           1|           1|
    |ap_sync_continue                        |       and|   0|  0|   2|           1|           1|
    |ap_sync_done                            |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                           |       and|   0|  0|   2|           1|           1|
    |pu_kernel_1_U0_ap_start                 |       and|   0|  0|   2|           1|           1|
    |pu_kernel_2_U0_ap_start                 |       and|   0|  0|   2|           1|           1|
    |pu_kernel_3_U0_ap_start                 |       and|   0|  0|   2|           1|           1|
    |pu_kernel_U0_ap_start                   |       and|   0|  0|   2|           1|           1|
    |set_tile_broadcast_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_pu_kernel_1_U0_ap_ready         |        or|   0|  0|   2|           1|           1|
    |ap_sync_pu_kernel_2_U0_ap_ready         |        or|   0|  0|   2|           1|           1|
    |ap_sync_pu_kernel_3_U0_ap_ready         |        or|   0|  0|   2|           1|           1|
    |ap_sync_pu_kernel_U0_ap_ready           |        or|   0|  0|   2|           1|           1|
    |ap_sync_set_tile_broadcast_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                   |          |   0|  0|  28|          14|          14|
    +----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_pu_kernel_1_U0_ap_ready         |   9|          2|    1|          2|
    |ap_sync_reg_pu_kernel_2_U0_ap_ready         |   9|          2|    1|          2|
    |ap_sync_reg_pu_kernel_3_U0_ap_ready         |   9|          2|    1|          2|
    |ap_sync_reg_pu_kernel_U0_ap_ready           |   9|          2|    1|          2|
    |ap_sync_reg_set_tile_broadcast_U0_ap_ready  |   9|          2|    1|          2|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       |  45|         10|    5|         10|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+---+----+-----+-----------+
    |                    Name                    | FF| LUT| Bits| Const Bits|
    +--------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_pu_kernel_1_U0_ap_ready         |  1|   0|    1|          0|
    |ap_sync_reg_pu_kernel_2_U0_ap_ready         |  1|   0|    1|          0|
    |ap_sync_reg_pu_kernel_3_U0_ap_ready         |  1|   0|    1|          0|
    |ap_sync_reg_pu_kernel_U0_ap_ready           |  1|   0|    1|          0|
    |ap_sync_reg_set_tile_broadcast_U0_ap_ready  |  1|   0|    1|          0|
    +--------------------------------------------+---+----+-----+-----------+
    |Total                                       |  5|   0|    5|          0|
    +--------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------+-----+-----+------------+---------------------------+--------------+
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|   32|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|   32|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|    9|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|                      gmem1|       pointer|
|col_idx               |   in|   64|     ap_none|                    col_idx|        scalar|
|col_idx_ap_vld        |   in|    1|     ap_none|                    col_idx|        scalar|
|m_axi_gmem2_AWVALID   |  out|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_AWREADY   |   in|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_AWADDR    |  out|   64|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_AWID      |  out|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_AWLEN     |  out|   32|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_AWSIZE    |  out|    3|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_AWBURST   |  out|    2|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_AWLOCK    |  out|    2|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_AWCACHE   |  out|    4|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_AWPROT    |  out|    3|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_AWQOS     |  out|    4|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_AWREGION  |  out|    4|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_AWUSER    |  out|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_WVALID    |  out|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_WREADY    |   in|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_WDATA     |  out|   32|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_WSTRB     |  out|    4|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_WLAST     |  out|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_WID       |  out|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_WUSER     |  out|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_ARVALID   |  out|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_ARREADY   |   in|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_ARADDR    |  out|   64|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_ARID      |  out|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_ARLEN     |  out|   32|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_ARSIZE    |  out|    3|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_ARBURST   |  out|    2|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_ARLOCK    |  out|    2|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_ARCACHE   |  out|    4|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_ARPROT    |  out|    3|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_ARQOS     |  out|    4|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_ARREGION  |  out|    4|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_ARUSER    |  out|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_RVALID    |   in|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_RREADY    |  out|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_RDATA     |   in|   32|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_RLAST     |   in|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_RID       |   in|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_RFIFONUM  |   in|    9|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_RUSER     |   in|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_RRESP     |   in|    2|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_BVALID    |   in|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_BREADY    |  out|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_BRESP     |   in|    2|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_BID       |   in|    1|       m_axi|                      gmem2|       pointer|
|m_axi_gmem2_BUSER     |   in|    1|       m_axi|                      gmem2|       pointer|
|a_val                 |   in|   64|     ap_none|                      a_val|        scalar|
|a_val_ap_vld          |   in|    1|     ap_none|                      a_val|        scalar|
|i                     |   in|   32|     ap_none|                          i|        scalar|
|i_ap_vld              |   in|    1|     ap_none|                          i|        scalar|
|nnz                   |   in|   32|     ap_none|                        nnz|        scalar|
|nnz_ap_vld            |   in|    1|     ap_none|                        nnz|        scalar|
|m_axi_gmem3_AWVALID   |  out|    1|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_AWREADY   |   in|    1|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_AWADDR    |  out|   64|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_AWID      |  out|    1|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_AWLEN     |  out|   32|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_AWSIZE    |  out|    3|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_AWBURST   |  out|    2|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_AWLOCK    |  out|    2|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_AWCACHE   |  out|    4|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_AWPROT    |  out|    3|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_AWQOS     |  out|    4|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_AWREGION  |  out|    4|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_AWUSER    |  out|    1|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_WVALID    |  out|    1|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_WREADY    |   in|    1|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_WDATA     |  out|   32|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_WSTRB     |  out|    4|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_WLAST     |  out|    1|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_WID       |  out|    1|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_WUSER     |  out|    1|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_ARVALID   |  out|    1|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_ARREADY   |   in|    1|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_ARADDR    |  out|   64|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_ARID      |  out|    1|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_ARLEN     |  out|   32|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_ARSIZE    |  out|    3|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_ARBURST   |  out|    2|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_ARLOCK    |  out|    2|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_ARCACHE   |  out|    4|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_ARPROT    |  out|    3|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_ARQOS     |  out|    4|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_ARREGION  |  out|    4|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_ARUSER    |  out|    1|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_RVALID    |   in|    1|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_RREADY    |  out|    1|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_RDATA     |   in|   32|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_RLAST     |   in|    1|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_RID       |   in|    1|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_RFIFONUM  |   in|    9|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_RUSER     |   in|    1|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_RRESP     |   in|    2|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_BVALID    |   in|    1|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_BREADY    |  out|    1|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_BRESP     |   in|    2|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_BID       |   in|    1|       m_axi|                      gmem3|       pointer|
|m_axi_gmem3_BUSER     |   in|    1|       m_axi|                      gmem3|       pointer|
|B1                    |   in|   64|     ap_none|                         B1|        scalar|
|B1_ap_vld             |   in|    1|     ap_none|                         B1|        scalar|
|K                     |   in|   32|     ap_none|                          K|        scalar|
|K_ap_vld              |   in|    1|     ap_none|                          K|        scalar|
|m_axi_gmem4_AWVALID   |  out|    1|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_AWREADY   |   in|    1|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_AWADDR    |  out|   64|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_AWID      |  out|    1|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_AWLEN     |  out|   32|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_AWSIZE    |  out|    3|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_AWBURST   |  out|    2|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_AWLOCK    |  out|    2|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_AWCACHE   |  out|    4|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_AWPROT    |  out|    3|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_AWQOS     |  out|    4|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_AWREGION  |  out|    4|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_AWUSER    |  out|    1|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_WVALID    |  out|    1|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_WREADY    |   in|    1|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_WDATA     |  out|   32|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_WSTRB     |  out|    4|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_WLAST     |  out|    1|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_WID       |  out|    1|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_WUSER     |  out|    1|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_ARVALID   |  out|    1|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_ARREADY   |   in|    1|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_ARADDR    |  out|   64|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_ARID      |  out|    1|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_ARLEN     |  out|   32|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_ARSIZE    |  out|    3|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_ARBURST   |  out|    2|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_ARLOCK    |  out|    2|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_ARCACHE   |  out|    4|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_ARPROT    |  out|    3|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_ARQOS     |  out|    4|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_ARREGION  |  out|    4|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_ARUSER    |  out|    1|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_RVALID    |   in|    1|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_RREADY    |  out|    1|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_RDATA     |   in|   32|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_RLAST     |   in|    1|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_RID       |   in|    1|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_RFIFONUM  |   in|    9|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_RUSER     |   in|    1|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_RRESP     |   in|    2|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_BVALID    |   in|    1|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_BREADY    |  out|    1|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_BRESP     |   in|    2|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_BID       |   in|    1|       m_axi|                      gmem4|       pointer|
|m_axi_gmem4_BUSER     |   in|    1|       m_axi|                      gmem4|       pointer|
|B2                    |   in|   64|     ap_none|                         B2|        scalar|
|B2_ap_vld             |   in|    1|     ap_none|                         B2|        scalar|
|m_axi_gmem5_AWVALID   |  out|    1|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_AWREADY   |   in|    1|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_AWADDR    |  out|   64|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_AWID      |  out|    1|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_AWLEN     |  out|   32|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_AWSIZE    |  out|    3|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_AWBURST   |  out|    2|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_AWLOCK    |  out|    2|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_AWCACHE   |  out|    4|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_AWPROT    |  out|    3|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_AWQOS     |  out|    4|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_AWREGION  |  out|    4|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_AWUSER    |  out|    1|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_WVALID    |  out|    1|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_WREADY    |   in|    1|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_WDATA     |  out|   32|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_WSTRB     |  out|    4|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_WLAST     |  out|    1|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_WID       |  out|    1|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_WUSER     |  out|    1|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_ARVALID   |  out|    1|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_ARREADY   |   in|    1|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_ARADDR    |  out|   64|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_ARID      |  out|    1|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_ARLEN     |  out|   32|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_ARSIZE    |  out|    3|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_ARBURST   |  out|    2|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_ARLOCK    |  out|    2|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_ARCACHE   |  out|    4|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_ARPROT    |  out|    3|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_ARQOS     |  out|    4|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_ARREGION  |  out|    4|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_ARUSER    |  out|    1|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_RVALID    |   in|    1|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_RREADY    |  out|    1|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_RDATA     |   in|   32|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_RLAST     |   in|    1|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_RID       |   in|    1|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_RFIFONUM  |   in|    9|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_RUSER     |   in|    1|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_RRESP     |   in|    2|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_BVALID    |   in|    1|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_BREADY    |  out|    1|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_BRESP     |   in|    2|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_BID       |   in|    1|       m_axi|                      gmem5|       pointer|
|m_axi_gmem5_BUSER     |   in|    1|       m_axi|                      gmem5|       pointer|
|B3                    |   in|   64|     ap_none|                         B3|        scalar|
|B3_ap_vld             |   in|    1|     ap_none|                         B3|        scalar|
|m_axi_gmem6_AWVALID   |  out|    1|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_AWREADY   |   in|    1|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_AWADDR    |  out|   64|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_AWID      |  out|    1|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_AWLEN     |  out|   32|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_AWSIZE    |  out|    3|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_AWBURST   |  out|    2|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_AWLOCK    |  out|    2|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_AWCACHE   |  out|    4|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_AWPROT    |  out|    3|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_AWQOS     |  out|    4|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_AWREGION  |  out|    4|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_AWUSER    |  out|    1|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_WVALID    |  out|    1|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_WREADY    |   in|    1|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_WDATA     |  out|   32|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_WSTRB     |  out|    4|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_WLAST     |  out|    1|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_WID       |  out|    1|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_WUSER     |  out|    1|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_ARVALID   |  out|    1|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_ARREADY   |   in|    1|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_ARADDR    |  out|   64|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_ARID      |  out|    1|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_ARLEN     |  out|   32|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_ARSIZE    |  out|    3|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_ARBURST   |  out|    2|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_ARLOCK    |  out|    2|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_ARCACHE   |  out|    4|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_ARPROT    |  out|    3|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_ARQOS     |  out|    4|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_ARREGION  |  out|    4|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_ARUSER    |  out|    1|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_RVALID    |   in|    1|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_RREADY    |  out|    1|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_RDATA     |   in|   32|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_RLAST     |   in|    1|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_RID       |   in|    1|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_RFIFONUM  |   in|    9|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_RUSER     |   in|    1|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_RRESP     |   in|    2|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_BVALID    |   in|    1|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_BREADY    |  out|    1|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_BRESP     |   in|    2|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_BID       |   in|    1|       m_axi|                      gmem6|       pointer|
|m_axi_gmem6_BUSER     |   in|    1|       m_axi|                      gmem6|       pointer|
|B4                    |   in|   64|     ap_none|                         B4|        scalar|
|B4_ap_vld             |   in|    1|     ap_none|                         B4|        scalar|
|ap_clk                |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_row_loop|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_row_loop|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_row_loop|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_row_loop|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_row_loop|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_row_loop|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_row_loop|  return value|
+----------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.12>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%nnz_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nnz"   --->   Operation 5 'read' 'nnz_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %i"   --->   Operation 6 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%a_val_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %a_val"   --->   Operation 7 'read' 'a_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%col_idx_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %col_idx"   --->   Operation 8 'read' 'col_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%s_01 = alloca i64 1"   --->   Operation 9 'alloca' 's_01' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 388> <Depth = 16> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%s_12 = alloca i64 1"   --->   Operation 10 'alloca' 's_12' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 388> <Depth = 16> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%s_23 = alloca i64 1"   --->   Operation 11 'alloca' 's_23' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 388> <Depth = 16> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%s_34 = alloca i64 1"   --->   Operation 12 'alloca' 's_34' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 388> <Depth = 16> <FIFO>
ST_1 : Operation 13 [2/2] (2.12ns)   --->   "%call_ln313 = call void @set_tile_broadcast, i32 %gmem1, i64 %col_idx_read, i32 %gmem2, i64 %a_val_read, i388 %s_01, i388 %s_12, i388 %s_23, i388 %s_34, i32 %i_read, i32 %nnz_read" [src/spmm_device_fpga.cpp:313]   --->   Operation 13 'call' 'call_ln313' <Predicate = true> <Delay = 2.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln313 = call void @set_tile_broadcast, i32 %gmem1, i64 %col_idx_read, i32 %gmem2, i64 %a_val_read, i388 %s_01, i388 %s_12, i388 %s_23, i388 %s_34, i32 %i_read, i32 %nnz_read" [src/spmm_device_fpga.cpp:313]   --->   Operation 14 'call' 'call_ln313' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.08>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%B4_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B4"   --->   Operation 15 'read' 'B4_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%B3_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B3"   --->   Operation 16 'read' 'B3_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%B2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B2"   --->   Operation 17 'read' 'B2_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%K_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %K"   --->   Operation 18 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%B1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B1"   --->   Operation 19 'read' 'B1_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [2/2] (2.08ns)   --->   "%call_ln314 = call void @pu_kernel, i388 %s_01, i32 %gmem3, i64 %B1_read, i32 %K_read" [src/spmm_device_fpga.cpp:314]   --->   Operation 20 'call' 'call_ln314' <Predicate = true> <Delay = 2.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 21 [2/2] (2.08ns)   --->   "%call_ln315 = call void @pu_kernel.1, i388 %s_12, i32 %gmem4, i64 %B2_read, i32 %K_read" [src/spmm_device_fpga.cpp:315]   --->   Operation 21 'call' 'call_ln315' <Predicate = true> <Delay = 2.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 22 [2/2] (2.08ns)   --->   "%call_ln316 = call void @pu_kernel.2, i388 %s_23, i32 %gmem5, i64 %B3_read, i32 %K_read" [src/spmm_device_fpga.cpp:316]   --->   Operation 22 'call' 'call_ln316' <Predicate = true> <Delay = 2.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 23 [2/2] (2.08ns)   --->   "%call_ln317 = call void @pu_kernel.3, i388 %s_34, i32 %gmem6, i64 %B4_read, i32 %K_read" [src/spmm_device_fpga.cpp:317]   --->   Operation 23 'call' 'call_ln317' <Predicate = true> <Delay = 2.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem6, void @empty_14, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_37, void @empty_27, void @empty_28, i32 16, i32 16, i32 16, i32 16, void @empty_28, void @empty_28, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem5, void @empty_14, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_2, void @empty_27, void @empty_28, i32 16, i32 16, i32 16, i32 16, void @empty_28, void @empty_28, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem4, void @empty_14, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_1, void @empty_27, void @empty_28, i32 16, i32 16, i32 16, i32 16, void @empty_28, void @empty_28, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_14, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_0, void @empty_27, void @empty_28, i32 16, i32 16, i32 16, i32 16, void @empty_28, void @empty_28, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_14, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty, void @empty_27, void @empty_28, i32 16, i32 16, i32 16, i32 16, void @empty_28, void @empty_28, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_14, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_15, void @empty_27, void @empty_28, i32 16, i32 16, i32 16, i32 16, void @empty_28, void @empty_28, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln312 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_28" [src/spmm_device_fpga.cpp:312]   --->   Operation 30 'specdataflowpipeline' 'specdataflowpipeline_ln312' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @s_0_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i388 %s_01, i388 %s_01"   --->   Operation 31 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%empty_52 = specchannel i32 @_ssdm_op_SpecChannel, void @s_0_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i388 %s_01, i388 %s_01"   --->   Operation 32 'specchannel' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i388 %s_01, void @empty_22, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%empty_53 = specchannel i32 @_ssdm_op_SpecChannel, void @s_1_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i388 %s_12, i388 %s_12"   --->   Operation 34 'specchannel' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%empty_54 = specchannel i32 @_ssdm_op_SpecChannel, void @s_1_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i388 %s_12, i388 %s_12"   --->   Operation 35 'specchannel' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i388 %s_12, void @empty_22, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%empty_55 = specchannel i32 @_ssdm_op_SpecChannel, void @s_2_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i388 %s_23, i388 %s_23"   --->   Operation 37 'specchannel' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%empty_56 = specchannel i32 @_ssdm_op_SpecChannel, void @s_2_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i388 %s_23, i388 %s_23"   --->   Operation 38 'specchannel' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i388 %s_23, void @empty_22, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%empty_57 = specchannel i32 @_ssdm_op_SpecChannel, void @s_3_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i388 %s_34, i388 %s_34"   --->   Operation 40 'specchannel' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty_58 = specchannel i32 @_ssdm_op_SpecChannel, void @s_3_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i388 %s_34, i388 %s_34"   --->   Operation 41 'specchannel' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i388 %s_34, void @empty_22, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln314 = call void @pu_kernel, i388 %s_01, i32 %gmem3, i64 %B1_read, i32 %K_read" [src/spmm_device_fpga.cpp:314]   --->   Operation 43 'call' 'call_ln314' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln315 = call void @pu_kernel.1, i388 %s_12, i32 %gmem4, i64 %B2_read, i32 %K_read" [src/spmm_device_fpga.cpp:315]   --->   Operation 44 'call' 'call_ln315' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln316 = call void @pu_kernel.2, i388 %s_23, i32 %gmem5, i64 %B3_read, i32 %K_read" [src/spmm_device_fpga.cpp:316]   --->   Operation 45 'call' 'call_ln316' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln317 = call void @pu_kernel.3, i388 %s_34, i32 %gmem6, i64 %B4_read, i32 %K_read" [src/spmm_device_fpga.cpp:317]   --->   Operation 46 'call' 'call_ln317' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln317 = ret" [src/spmm_device_fpga.cpp:317]   --->   Operation 47 'ret' 'ret_ln317' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ col_idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ a_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nnz]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ B1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ B2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ B3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ B4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
nnz_read                   (read                ) [ 00100]
i_read                     (read                ) [ 00100]
a_val_read                 (read                ) [ 00100]
col_idx_read               (read                ) [ 00100]
s_01                       (alloca              ) [ 01111]
s_12                       (alloca              ) [ 01111]
s_23                       (alloca              ) [ 01111]
s_34                       (alloca              ) [ 01111]
call_ln313                 (call                ) [ 00000]
B4_read                    (read                ) [ 00001]
B3_read                    (read                ) [ 00001]
B2_read                    (read                ) [ 00001]
K_read                     (read                ) [ 00001]
B1_read                    (read                ) [ 00001]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specdataflowpipeline_ln312 (specdataflowpipeline) [ 00000]
empty                      (specchannel         ) [ 00000]
empty_52                   (specchannel         ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
empty_53                   (specchannel         ) [ 00000]
empty_54                   (specchannel         ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
empty_55                   (specchannel         ) [ 00000]
empty_56                   (specchannel         ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
empty_57                   (specchannel         ) [ 00000]
empty_58                   (specchannel         ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
call_ln314                 (call                ) [ 00000]
call_ln315                 (call                ) [ 00000]
call_ln316                 (call                ) [ 00000]
call_ln317                 (call                ) [ 00000]
ret_ln317                  (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="col_idx">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_idx"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="nnz">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnz"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="gmem3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="B1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="K">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="gmem4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="B2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="gmem5">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="B3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="gmem6">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="B4">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="set_tile_broadcast"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pu_kernel"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pu_kernel.1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pu_kernel.2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pu_kernel.3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_0_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_1_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_2_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_3_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="s_01_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="388" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_01/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="s_12_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="388" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_12/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="s_23_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="388" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_23/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="s_34_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="388" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_34/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="nnz_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nnz_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="i_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="a_val_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_val_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="col_idx_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_idx_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="B4_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B4_read/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="B3_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B3_read/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="B2_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B2_read/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="K_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K_read/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="B1_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B1_read/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_set_tile_broadcast_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="64" slack="0"/>
<pin id="164" dir="0" index="3" bw="32" slack="0"/>
<pin id="165" dir="0" index="4" bw="64" slack="0"/>
<pin id="166" dir="0" index="5" bw="388" slack="0"/>
<pin id="167" dir="0" index="6" bw="388" slack="0"/>
<pin id="168" dir="0" index="7" bw="388" slack="0"/>
<pin id="169" dir="0" index="8" bw="388" slack="0"/>
<pin id="170" dir="0" index="9" bw="32" slack="0"/>
<pin id="171" dir="0" index="10" bw="32" slack="0"/>
<pin id="172" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln313/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_pu_kernel_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="388" slack="2"/>
<pin id="183" dir="0" index="2" bw="32" slack="0"/>
<pin id="184" dir="0" index="3" bw="64" slack="0"/>
<pin id="185" dir="0" index="4" bw="32" slack="0"/>
<pin id="186" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln314/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_pu_kernel_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="0" slack="0"/>
<pin id="193" dir="0" index="1" bw="388" slack="2"/>
<pin id="194" dir="0" index="2" bw="32" slack="0"/>
<pin id="195" dir="0" index="3" bw="64" slack="0"/>
<pin id="196" dir="0" index="4" bw="32" slack="0"/>
<pin id="197" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln315/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_pu_kernel_2_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="388" slack="2"/>
<pin id="205" dir="0" index="2" bw="32" slack="0"/>
<pin id="206" dir="0" index="3" bw="64" slack="0"/>
<pin id="207" dir="0" index="4" bw="32" slack="0"/>
<pin id="208" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln316/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_pu_kernel_3_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="0" slack="0"/>
<pin id="215" dir="0" index="1" bw="388" slack="2"/>
<pin id="216" dir="0" index="2" bw="32" slack="0"/>
<pin id="217" dir="0" index="3" bw="64" slack="0"/>
<pin id="218" dir="0" index="4" bw="32" slack="0"/>
<pin id="219" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln317/3 "/>
</bind>
</comp>

<comp id="224" class="1005" name="nnz_read_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nnz_read "/>
</bind>
</comp>

<comp id="229" class="1005" name="i_read_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_read "/>
</bind>
</comp>

<comp id="234" class="1005" name="a_val_read_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="1"/>
<pin id="236" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="a_val_read "/>
</bind>
</comp>

<comp id="239" class="1005" name="col_idx_read_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="64" slack="1"/>
<pin id="241" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="col_idx_read "/>
</bind>
</comp>

<comp id="244" class="1005" name="s_01_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="388" slack="0"/>
<pin id="246" dir="1" index="1" bw="388" slack="0"/>
</pin_list>
<bind>
<opset="s_01 "/>
</bind>
</comp>

<comp id="250" class="1005" name="s_12_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="388" slack="0"/>
<pin id="252" dir="1" index="1" bw="388" slack="0"/>
</pin_list>
<bind>
<opset="s_12 "/>
</bind>
</comp>

<comp id="256" class="1005" name="s_23_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="388" slack="0"/>
<pin id="258" dir="1" index="1" bw="388" slack="0"/>
</pin_list>
<bind>
<opset="s_23 "/>
</bind>
</comp>

<comp id="262" class="1005" name="s_34_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="388" slack="0"/>
<pin id="264" dir="1" index="1" bw="388" slack="0"/>
</pin_list>
<bind>
<opset="s_34 "/>
</bind>
</comp>

<comp id="268" class="1005" name="B4_read_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="1"/>
<pin id="270" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="B4_read "/>
</bind>
</comp>

<comp id="273" class="1005" name="B3_read_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="1"/>
<pin id="275" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="B3_read "/>
</bind>
</comp>

<comp id="278" class="1005" name="B2_read_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="1"/>
<pin id="280" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="B2_read "/>
</bind>
</comp>

<comp id="283" class="1005" name="K_read_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="K_read "/>
</bind>
</comp>

<comp id="291" class="1005" name="B1_read_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="1"/>
<pin id="293" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="B1_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="34" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="34" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="34" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="34" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="30" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="30" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="32" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="32" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="32" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="32" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="14" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="173"><net_src comp="36" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="174"><net_src comp="0" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="175"><net_src comp="124" pin="2"/><net_sink comp="160" pin=2"/></net>

<net id="176"><net_src comp="4" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="177"><net_src comp="118" pin="2"/><net_sink comp="160" pin=4"/></net>

<net id="178"><net_src comp="112" pin="2"/><net_sink comp="160" pin=9"/></net>

<net id="179"><net_src comp="106" pin="2"/><net_sink comp="160" pin=10"/></net>

<net id="187"><net_src comp="38" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="12" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="189"><net_src comp="154" pin="2"/><net_sink comp="180" pin=3"/></net>

<net id="190"><net_src comp="148" pin="2"/><net_sink comp="180" pin=4"/></net>

<net id="198"><net_src comp="40" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="18" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="200"><net_src comp="142" pin="2"/><net_sink comp="191" pin=3"/></net>

<net id="201"><net_src comp="148" pin="2"/><net_sink comp="191" pin=4"/></net>

<net id="209"><net_src comp="42" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="22" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="211"><net_src comp="136" pin="2"/><net_sink comp="202" pin=3"/></net>

<net id="212"><net_src comp="148" pin="2"/><net_sink comp="202" pin=4"/></net>

<net id="220"><net_src comp="44" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="26" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="222"><net_src comp="130" pin="2"/><net_sink comp="213" pin=3"/></net>

<net id="223"><net_src comp="148" pin="2"/><net_sink comp="213" pin=4"/></net>

<net id="227"><net_src comp="106" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="160" pin=10"/></net>

<net id="232"><net_src comp="112" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="160" pin=9"/></net>

<net id="237"><net_src comp="118" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="160" pin=4"/></net>

<net id="242"><net_src comp="124" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="247"><net_src comp="90" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="160" pin=5"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="253"><net_src comp="94" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="160" pin=6"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="259"><net_src comp="98" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="160" pin=7"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="265"><net_src comp="102" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="160" pin=8"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="271"><net_src comp="130" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="213" pin=3"/></net>

<net id="276"><net_src comp="136" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="202" pin=3"/></net>

<net id="281"><net_src comp="142" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="191" pin=3"/></net>

<net id="286"><net_src comp="148" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="180" pin=4"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="191" pin=4"/></net>

<net id="289"><net_src comp="283" pin="1"/><net_sink comp="202" pin=4"/></net>

<net id="290"><net_src comp="283" pin="1"/><net_sink comp="213" pin=4"/></net>

<net id="294"><net_src comp="154" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="180" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {}
	Port: gmem2 | {}
	Port: gmem3 | {}
	Port: gmem4 | {}
	Port: gmem5 | {}
	Port: gmem6 | {}
 - Input state : 
	Port: dataflow_in_loop_row_loop : gmem1 | {1 2 }
	Port: dataflow_in_loop_row_loop : col_idx | {1 }
	Port: dataflow_in_loop_row_loop : gmem2 | {1 2 }
	Port: dataflow_in_loop_row_loop : a_val | {1 }
	Port: dataflow_in_loop_row_loop : i | {1 }
	Port: dataflow_in_loop_row_loop : nnz | {1 }
	Port: dataflow_in_loop_row_loop : gmem3 | {3 4 }
	Port: dataflow_in_loop_row_loop : B1 | {3 }
	Port: dataflow_in_loop_row_loop : K | {3 }
	Port: dataflow_in_loop_row_loop : gmem4 | {3 4 }
	Port: dataflow_in_loop_row_loop : B2 | {3 }
	Port: dataflow_in_loop_row_loop : gmem5 | {3 4 }
	Port: dataflow_in_loop_row_loop : B3 | {3 }
	Port: dataflow_in_loop_row_loop : gmem6 | {3 4 }
	Port: dataflow_in_loop_row_loop : B4 | {3 }
  - Chain level:
	State 1
		call_ln313 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          | grp_set_tile_broadcast_fu_160 |    0    |    0    | 4.26429 |   756   |   784   |    0    |
|          |      grp_pu_kernel_fu_180     |    64   |    10   | 12.3913 |   2955  |   1813  |    0    |
|   call   |     grp_pu_kernel_1_fu_191    |    64   |    10   | 12.3913 |   2955  |   1813  |    0    |
|          |     grp_pu_kernel_2_fu_202    |    64   |    10   | 12.3913 |   2955  |   1813  |    0    |
|          |     grp_pu_kernel_3_fu_213    |    64   |    10   | 12.3913 |   2955  |   1813  |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |      nnz_read_read_fu_106     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       i_read_read_fu_112      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     a_val_read_read_fu_118    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    col_idx_read_read_fu_124   |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |      B4_read_read_fu_130      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      B3_read_read_fu_136      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      B2_read_read_fu_142      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       K_read_read_fu_148      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      B1_read_read_fu_154      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                               |   256   |    40   | 53.8294 |  12576  |   8036  |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   B1_read_reg_291  |   64   |
|   B2_read_reg_278  |   64   |
|   B3_read_reg_273  |   64   |
|   B4_read_reg_268  |   64   |
|   K_read_reg_283   |   32   |
| a_val_read_reg_234 |   64   |
|col_idx_read_reg_239|   64   |
|   i_read_reg_229   |   32   |
|  nnz_read_reg_224  |   32   |
|    s_01_reg_244    |   388  |
|    s_12_reg_250    |   388  |
|    s_23_reg_256    |   388  |
|    s_34_reg_262    |   388  |
+--------------------+--------+
|        Total       |  2032  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------|------|------|------|--------||---------||---------|
|              Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------|------|------|------|--------||---------||---------|
| grp_set_tile_broadcast_fu_160 |  p2  |   2  |  64  |   128  ||    9    |
| grp_set_tile_broadcast_fu_160 |  p4  |   2  |  64  |   128  ||    9    |
| grp_set_tile_broadcast_fu_160 |  p9  |   2  |  32  |   64   ||    9    |
| grp_set_tile_broadcast_fu_160 |  p10 |   2  |  32  |   64   ||    9    |
|      grp_pu_kernel_fu_180     |  p3  |   2  |  64  |   128  ||    9    |
|      grp_pu_kernel_fu_180     |  p4  |   2  |  32  |   64   ||    9    |
|     grp_pu_kernel_1_fu_191    |  p3  |   2  |  64  |   128  ||    9    |
|     grp_pu_kernel_1_fu_191    |  p4  |   2  |  32  |   64   ||    9    |
|     grp_pu_kernel_2_fu_202    |  p3  |   2  |  64  |   128  ||    9    |
|     grp_pu_kernel_2_fu_202    |  p4  |   2  |  32  |   64   ||    9    |
|     grp_pu_kernel_3_fu_213    |  p3  |   2  |  64  |   128  ||    9    |
|     grp_pu_kernel_3_fu_213    |  p4  |   2  |  32  |   64   ||    9    |
|-------------------------------|------|------|------|--------||---------||---------|
|             Total             |      |      |      |  1152  ||  4.644  ||   108   |
|-------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   256  |   40   |   53   |  12576 |  8036  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    4   |    -   |   108  |    -   |
|  Register |    -   |    -   |    -   |  2032  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   256  |   40   |   58   |  14608 |  8144  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
