Microchip MPLAB XC8 Compiler V1.35 ()

Linker command line:

--edf=C:\Program Files (x86)\Microchip\xc8\v1.35\dat\en_msgs.txt -cs \
  -h+dist/default/production\PIC_Flasher.X.production.sym \
  --cmf=dist/default/production\PIC_Flasher.X.production.cmf -z -Q10F320 \
  -oC:\Users\MACFRE~1\AppData\Local\Temp\s392g.2 \
  -Mdist/default/production/PIC_Flasher.X.production.map -E1 -ver=XC8 \
  -ASTACK=05Eh-07dh -pstack=STACK -ACODE=00h-0FFh -ASTRCODE=00h-0FFh \
  -ASTRING=00h-0FFh -ACONST=00h-0FFh -AENTRY=00h-0FFh -ABANK0=040h-07Dh \
  -ARAM=040h-07Dh -AABS1=040h-07Fh -ACOMMON=07Eh-07Fh -ASFR0=00h-03Fh \
  -preset_vec=00h,intentry,init,end_init -ppowerup=CODE -pcinit=CODE \
  -pfunctab=CODE -ACONFIG=02007h-02007h -pconfig=CONFIG -DCONFIG=2 \
  -AIDLOC=02000h-02003h -pidloc=IDLOC -DIDLOC=2 -DCODE=2 -DSTRCODE=2 \
  -DSTRING=2 -DCONST=2 -DENTRY=2 -k \
  C:\Users\MACFRE~1\AppData\Local\Temp\s392g.obj \
  dist/default/production\PIC_Flasher.X.production.obj 

Object code version is 3.11

Machine type is 10F320



                Name                               Link     Load   Length Selector   Space Scale
C:\Users\MACFRE~1\AppData\Local\Temp\s392g.obj
                end_init                              0        0        1        0       0
                config                             2007     2007        1     400E       0
dist/default/production\PIC_Flasher.X.production.obj
                cinit                                 1        1        2        0       0
                text3                                 3        3       5E        0       0
                text2                                61       61       51        0       0
                text1                                E3       E3        D        0       0
                maintext                             B2       B2       31        0       0
                cstackBANK0                          40       40       1A       40       1
                nvBANK0                              5A       5A        4       40       1

TOTAL           Name                               Link     Load   Length     Space
        CLASS   STACK          

        CLASS   CODE           
                end_init                              0        0        1         0
                cinit                                 1        1        2         0
                text3                                 3        3       5E         0
                text2                                61       61       51         0
                text1                                E3       E3        D         0
                maintext                             B2       B2       31         0

        CLASS   STRCODE        

        CLASS   STRING         

        CLASS   CONST          

        CLASS   ENTRY          

        CLASS   BANK0          
                cstackBANK0                          40       40       1A         1
                nvBANK0                              5A       5A        4         1

        CLASS   RAM            

        CLASS   ABS1           
                abs_s1                               7E       7E        2         1

        CLASS   COMMON         

        CLASS   SFR0           

        CLASS   CONFIG         
                config                             2007     2007        1         0

        CLASS   IDLOC          

        CLASS   EEDATA         



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class     Delta

                reset_vec                      000000  0000F0  0000F0         0       0  CODE        2
                cstackBANK0                    000040  00001E  00005E        40       1  BANK0       1
                config                         002007  000001  002008      400E       0  CONFIG      2


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            005E-007D             20           1
        CODE             00F0-00FF             10           2
        CONST            00F0-00FF             10           2
        ENTRY            00F0-00FF             10           2
        IDLOC            2000-2003              4           2
        RAM              005E-007D             20           1
        SFR0             0000-003F             40           1
        STACK            005E-007D             20           1
        STRCODE          00F0-00FF             10           2
        STRING           00F0-00FF             10           2

                                  Symbol Table

?___lldiv                cstackBANK0  0040
_OSCCON                  (abs)        0010
_PORTA                   (abs)        0005
_TRISA                   (abs)        0006
__CFG_BOREN$ON           (abs)        0000
__CFG_BORV$LO            (abs)        0000
__CFG_CP$OFF             (abs)        0000
__CFG_FOSC$INTOSC        (abs)        0000
__CFG_LPBOR$ON           (abs)        0000
__CFG_LVP$OFF            (abs)        0000
__CFG_MCLRE$ON           (abs)        0000
__CFG_PWRTE$OFF          (abs)        0000
__CFG_WDTE$OFF           (abs)        0000
__CFG_WRT$OFF            (abs)        0000
__Habs1                  abs1         0000
__Hbank0                 bank0        0000
__Hcinit                 cinit        0003
__Hclrtext               clrtext      0000
__Hcode                  code         0000
__Hcommon                common       0000
__Hconfig                config       2008
__HcstackBANK0           cstackBANK0  0000
__HcstackCOMMON          cstackCOMMON 0000
__Heeprom_data           eeprom_data  0000
__Hend_init              end_init     0001
__Hfunctab               functab      0000
__Hidloc                 idloc        0000
__Hinit                  init         0000
__Hintentry              intentry     0000
__Hmaintext              maintext     0000
__HnvBANK0               nvBANK0      0000
__Hpowerup               powerup      0000
__Hram                   ram          0000
__Hreset_vec             reset_vec    0000
__Hsfr0                  sfr0         0000
__Hspace_0               (abs)        2008
__Hspace_1               (abs)        005E
__Hspace_2               (abs)        0000
__Hspace_3               (abs)        0000
__Hstack                 stack        0000
__Hstrings               strings      0000
__Htext                  text         0000
__Labs1                  abs1         0000
__Lbank0                 bank0        0000
__Lcinit                 cinit        0001
__Lclrtext               clrtext      0000
__Lcode                  code         0000
__Lcommon                common       0000
__Lconfig                config       2007
__LcstackBANK0           cstackBANK0  0000
__LcstackCOMMON          cstackCOMMON 0000
__Leeprom_data           eeprom_data  0000
__Lend_init              end_init     0000
__Lfunctab               functab      0000
__Lidloc                 idloc        0000
__Linit                  init         0000
__Lintentry              intentry     0000
__Lmaintext              maintext     0000
__LnvBANK0               nvBANK0      0000
__Lpowerup               powerup      0000
__Lram                   ram          0000
__Lreset_vec             reset_vec    0000
__Lsfr0                  sfr0         0000
__Lspace_0               (abs)        0000
__Lspace_1               (abs)        0000
__Lspace_2               (abs)        0000
__Lspace_3               (abs)        0000
__Lstack                 stack        0000
__Lstrings               strings      0000
__Ltext                  text         0000
__S0                     (abs)        2008
__S1                     (abs)        005E
__S2                     (abs)        0000
___int_sp                stack        0000
___latbits               (abs)        0000
___lldiv                 text3        0003
___lldiv@counter         cstackBANK0  004D
___lldiv@dividend        cstackBANK0  0044
___lldiv@divisor         cstackBANK0  0040
___lldiv@quotient        cstackBANK0  0049
___sp                    stack        0000
__end_of___lldiv         text3        0061
__end_of__initialization cinit        0001
__end_of_main            maintext     00E3
__end_of_pause           text2        00B2
__end_of_setup           text1        00F0
__initialization         cinit        0001
__pcstackBANK0           cstackBANK0  0040
__pcstackCOMMON          cstackCOMMON 0000
__pmaintext              maintext     00B2
__pnvBANK0               nvBANK0      005A
__ptext1                 text1        00E3
__ptext2                 text2        0061
__ptext3                 text3        0003
__size_of___lldiv        (abs)        0000
__size_of_main           (abs)        0000
__size_of_pause          (abs)        0000
__size_of_setup          (abs)        0000
_flasherIncrement        nvBANK0      005A
_flasherSpeed            nvBANK0      005C
_main                    maintext     00B2
_pause                   text2        0061
_pause$318               cstackBANK0  0052
_setup                   text1        00E3
btemp                    (abs)        007E
end_of_initialization    cinit        0001
intlevel0                functab      0000
intlevel1                functab      0000
intlevel2                functab      0000
intlevel3                functab      0000
intlevel4                functab      0000
intlevel5                functab      0000
ltemp                    (abs)        007E
ltemp0                   (abs)        007E
ltemp1                   (abs)        0082
ltemp2                   (abs)        0086
ltemp3                   (abs)        0080
pause@cycles             cstackBANK0  0056
pause@delay              cstackBANK0  004E
reset_vec                reset_vec    0000
stackhi                  (abs)        0000
stacklo                  (abs)        0000
start                    init         0000
start_initialization     cinit        0001
ttemp                    (abs)        007E
ttemp0                   (abs)        007E
ttemp1                   (abs)        0081
ttemp2                   (abs)        0084
ttemp3                   (abs)        0087
ttemp4                   (abs)        007F
wtemp                    (abs)        007E
wtemp0                   (abs)        007E
wtemp1                   (abs)        0080
wtemp2                   (abs)        0082
wtemp3                   (abs)        0084
wtemp4                   (abs)        0086
wtemp5                   (abs)        0088
wtemp6                   (abs)        007F


FUNCTION INFORMATION:

 *************** function _main *****************
 Defined at:
		line 72 in file "Main.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
		None               void
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0
      Params:         0       0
      Locals:         0       0
      Temps:          0       0
      Totals:         0       0
Total ram usage:        0 bytes
 Hardware stack levels required when called:    2
 This function calls:
		_pause
		_setup
 This function is called by:
		Startup code after reset
 This function uses a non-reentrant model


 *************** function _setup *****************
 Defined at:
		line 49 in file "Main.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
		None               void
 Registers used:
		wreg
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0
      Params:         0       0
      Locals:         0       0
      Temps:          0       0
      Totals:         0       0
Total ram usage:        0 bytes
 Hardware stack levels used:    1
 This function calls:
		Nothing
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _pause *****************
 Defined at:
		line 66 in file "Main.c"
 Parameters:    Size  Location     Type
  delay           4   14[BANK0 ] unsigned long 
 Auto vars:     Size  Location     Type
  cycles          4   22[BANK0 ] unsigned long 
 Return value:  Size  Location     Type
		None               void
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0
      Params:         0       4
      Locals:         0       8
      Temps:          0       0
      Totals:         0      12
Total ram usage:       12 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    1
 This function calls:
		___lldiv
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function ___lldiv *****************
 Defined at:
		line 6 in file "C:\Program Files (x86)\Microchip\xc8\v1.35\sources\common\lldiv.c"
 Parameters:    Size  Location     Type
  divisor         4    0[BANK0 ] unsigned long 
  dividend        4    4[BANK0 ] unsigned long 
 Auto vars:     Size  Location     Type
  quotient        4    9[BANK0 ] unsigned long 
  counter         1   13[BANK0 ] unsigned char 
 Return value:  Size  Location     Type
                  4    0[BANK0 ] unsigned long 
 Registers used:
		wreg, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0
      Params:         0       8
      Locals:         0       5
      Temps:          0       1
      Totals:         0      14
Total ram usage:       14 bytes
 Hardware stack levels used:    1
 This function calls:
		Nothing
 This function is called by:
		_pause
 This function uses a non-reentrant model



MODULE INFORMATION

Module		Function		Class		Link	Load	Size
Main.c
		_main          		CODE           	00B2	0000	50
		_pause         		CODE           	0061	0000	82
		_setup         		CODE           	00E3	0000	14

Main.c estimated size: 146

shared
		__initialization		CODE           	0001	0000	1

shared estimated size: 1

C:\Program Files (x86)\Microchip\xc8\v1.35\sources\common\lldiv.c
		___lldiv       		CODE           	0003	0000	95

C:\Program Files (x86)\Microchip\xc8\v1.35\sources\common\lldiv.c estimated size: 95

