#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Sep 16 17:37:07 2023
# Process ID: 15524
# Current directory: c:/MicroZed_projects/board_demo/board_demo_MicroZed_7010_hw
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7180 C:\MicroZed_projects\board_demo\board_demo_MicroZed_7010_hw\board_demo_MicroZed_7010_hw.xpr
# Log file: c:/MicroZed_projects/board_demo/board_demo_MicroZed_7010_hw/vivado.log
# Journal file: c:/MicroZed_projects/board_demo/board_demo_MicroZed_7010_hw\vivado.jou
# Running On: VIKTOR-PC, OS: Windows, CPU Frequency: 3187 MHz, CPU Physical cores: 24, Host memory: 34109 MB
#-----------------------------------------------------------
start_gui
open_project C:/MicroZed_projects/board_demo/board_demo_MicroZed_7010_hw/board_demo_MicroZed_7010_hw.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/MicroZed_projects/board_demo/board_demo_MicroZed_7010_hw/board_demo_MicroZed_7010_hw.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2924.871 ; gain = 369.891
update_compile_order -fileset sources_1
save_project_as board_demo_MicroZed_7020_hw C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw -exclude_run_results -force
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.cache/ip 
INFO: [IP_Flow 19-5107] Inferred bus interface 'out_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'out_clk' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'out_clk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'sys_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'sys_clk' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:clock_generator:1.0'. The one found in IP location 'c:/MicroZed_projects/board_demo/board_demo_MicroZed_7010_hw/board_demo_MicroZed_7010_hw.gen/sources_1/bd/mref/clock_generator' will take precedence over the same IP in location c:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.gen/sources_1/bd/mref/clock_generator
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'IN_RESET' by 0 for port or parameter 'state'
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:clock_generator:1.0'. The one found in IP location 'c:/MicroZed_projects/board_demo/board_demo_MicroZed_7010_hw/board_demo_MicroZed_7010_hw.gen/sources_1/bd/mref/clock_generator' will take precedence over the same IP in location c:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.gen/sources_1/bd/mref/clock_generator
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:write_generator:1.0'. The one found in IP location 'c:/MicroZed_projects/board_demo/board_demo_MicroZed_7010_hw/board_demo_MicroZed_7010_hw.gen/sources_1/bd/mref/write_generator' will take precedence over the same IP in location c:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.gen/sources_1/bd/mref/write_generator
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'IN_RESET' by 0 for port or parameter 'state'
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'M_AXI_ARESETN'.
WARNING: [IP_Flow 19-11770] Clock interface 'M_AXI_ACLK' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:clock_generator:1.0'. The one found in IP location 'c:/MicroZed_projects/board_demo/board_demo_MicroZed_7010_hw/board_demo_MicroZed_7010_hw.gen/sources_1/bd/mref/clock_generator' will take precedence over the same IP in location c:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.gen/sources_1/bd/mref/clock_generator
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:write_generator:1.0'. The one found in IP location 'c:/MicroZed_projects/board_demo/board_demo_MicroZed_7010_hw/board_demo_MicroZed_7010_hw.gen/sources_1/bd/mref/write_generator' will take precedence over the same IP in location c:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.gen/sources_1/bd/mref/write_generator
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:write_to_uart:1.0'. The one found in IP location 'c:/MicroZed_projects/board_demo/board_demo_MicroZed_7010_hw/board_demo_MicroZed_7010_hw.gen/sources_1/bd/mref/write_to_uart' will take precedence over the same IP in location c:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.gen/sources_1/bd/mref/write_to_uart
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
INFO: [Coretcl 2-133] re-setting run 'system_processing_system7_0_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'system_util_vector_logic_0_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'system_util_vector_logic_1_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'system_rst_ps7_0_100M_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'system_axi_uartlite_0_2_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'system_clock_generator_0_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'system_write_generator_0_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'system_write_to_uart_0_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'system_util_vector_logic_NOT_0_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'system_util_vector_logic_AND_1_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_processing_system7_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_util_vector_logic_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_util_vector_logic_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_rst_ps7_0_100M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_axi_uartlite_0_2_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_clock_generator_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_write_generator_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_write_to_uart_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_util_vector_logic_NOT_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_util_vector_logic_AND_1_0_impl_1'...
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
set_property board_part avnet.com:microzed_7020:part0:1.3 [current_project]
WARNING: [Project 1-153] The current project device 'xc7z010clg400-1' does not match with the device on the 'AVNET.COM:MICROZED_7020:PART0:1.3' board part. A device change to match the device on 'AVNET.COM:MICROZED_7020:PART0:1.3' board part is being done. Please upgrade the IP in the project via the upgrade_ip command or by selecting Reports => Reports IP Status.
CRITICAL WARNING: [Runs 36-291] Incremental checkpoint part, 'xc7z010clg400-1', does not match run part, 'xc7z020clg400-1', for run 'synth_1'.
INFO: [Project 1-152] Project part set to zynq (xc7z020clg400-1)
launch_runs impl_1 -jobs 16
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_uartlite_0_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_clock_generator_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_rst_ps7_0_100M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_util_vector_logic_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_util_vector_logic_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_util_vector_logic_AND_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_util_vector_logic_NOT_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_write_generator_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_write_to_uart_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_uartlite_0_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_clock_generator_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rst_ps7_0_100M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_util_vector_logic_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_util_vector_logic_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_util_vector_logic_AND_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_util_vector_logic_NOT_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_write_generator_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_write_to_uart_0_0
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_2/system_axi_uartlite_0_2.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/ip/system_util_vector_logic_0_0/system_util_vector_logic_0_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/ip/system_util_vector_logic_1_0/system_util_vector_logic_1_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/ip/system_util_vector_logic_NOT_0_0/system_util_vector_logic_NOT_0_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/ip/system_util_vector_logic_AND_1_0/system_util_vector_logic_AND_1_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/ip/system_clock_generator_0_0/system_clock_generator_0_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/ip/system_write_generator_0_0/system_write_generator_0_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/ip/system_write_to_uart_0_0/system_write_to_uart_0_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xci' in run system_processing_system7_0_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/ip/system_util_vector_logic_0_0/system_util_vector_logic_0_0.xci' in run system_util_vector_logic_0_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/ip/system_util_vector_logic_1_0/system_util_vector_logic_1_0.xci' in run system_util_vector_logic_1_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xci' in run system_rst_ps7_0_100M_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_2/system_axi_uartlite_0_2.xci' in run system_axi_uartlite_0_2_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/ip/system_clock_generator_0_0/system_clock_generator_0_0.xci' in run system_clock_generator_0_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/ip/system_write_generator_0_0/system_write_generator_0_0.xci' in run system_write_generator_0_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/ip/system_write_to_uart_0_0/system_write_to_uart_0_0.xci' in run system_write_to_uart_0_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/ip/system_util_vector_logic_NOT_0_0/system_util_vector_logic_NOT_0_0.xci' in run system_util_vector_logic_NOT_0_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/ip/system_util_vector_logic_AND_1_0/system_util_vector_logic_AND_1_0.xci' in run system_util_vector_logic_AND_1_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/system.bd

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/system.bd

WARNING: [Project 1-576] IP 'C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xci' in run system_processing_system7_0_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/ip/system_util_vector_logic_0_0/system_util_vector_logic_0_0.xci' in run system_util_vector_logic_0_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/ip/system_util_vector_logic_1_0/system_util_vector_logic_1_0.xci' in run system_util_vector_logic_1_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xci' in run system_rst_ps7_0_100M_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_2/system_axi_uartlite_0_2.xci' in run system_axi_uartlite_0_2_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/ip/system_clock_generator_0_0/system_clock_generator_0_0.xci' in run system_clock_generator_0_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/ip/system_write_generator_0_0/system_write_generator_0_0.xci' in run system_write_generator_0_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/ip/system_write_to_uart_0_0/system_write_to_uart_0_0.xci' in run system_write_to_uart_0_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/ip/system_util_vector_logic_NOT_0_0/system_util_vector_logic_NOT_0_0.xci' in run system_util_vector_logic_NOT_0_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/ip/system_util_vector_logic_AND_1_0/system_util_vector_logic_AND_1_0.xci' in run system_util_vector_logic_AND_1_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
[Sat Sep 16 17:38:53 2023] Launched system_processing_system7_0_0_synth_1, system_util_vector_logic_0_0_synth_1, system_util_vector_logic_1_0_synth_1, system_rst_ps7_0_100M_0_synth_1, system_axi_uartlite_0_2_synth_1, system_clock_generator_0_0_synth_1, system_write_generator_0_0_synth_1, system_write_to_uart_0_0_synth_1, system_util_vector_logic_NOT_0_0_synth_1, system_util_vector_logic_AND_1_0_synth_1, synth_1...
Run output will be captured here:
system_processing_system7_0_0_synth_1: C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.runs/system_processing_system7_0_0_synth_1/runme.log
system_util_vector_logic_0_0_synth_1: C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.runs/system_util_vector_logic_0_0_synth_1/runme.log
system_util_vector_logic_1_0_synth_1: C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.runs/system_util_vector_logic_1_0_synth_1/runme.log
system_rst_ps7_0_100M_0_synth_1: C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.runs/system_rst_ps7_0_100M_0_synth_1/runme.log
system_axi_uartlite_0_2_synth_1: C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.runs/system_axi_uartlite_0_2_synth_1/runme.log
system_clock_generator_0_0_synth_1: C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.runs/system_clock_generator_0_0_synth_1/runme.log
system_write_generator_0_0_synth_1: C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.runs/system_write_generator_0_0_synth_1/runme.log
system_write_to_uart_0_0_synth_1: C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.runs/system_write_to_uart_0_0_synth_1/runme.log
system_util_vector_logic_NOT_0_0_synth_1: C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.runs/system_util_vector_logic_NOT_0_0_synth_1/runme.log
system_util_vector_logic_AND_1_0_synth_1: C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.runs/system_util_vector_logic_AND_1_0_synth_1/runme.log
synth_1: C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.runs/synth_1/runme.log
[Sat Sep 16 17:38:54 2023] Launched impl_1...
Run output will be captured here: C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.runs/impl_1/runme.log
open_bd_design {C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/system.bd}
Reading block design file <C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_1
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_NOT_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_AND_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_HIGH_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_NOT_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_AND_2
Adding component instance block -- xilinx.com:module_ref:clock_generator:1.0 - clock_generator_0
Adding component instance block -- xilinx.com:module_ref:write_generator:1.0 - write_generator
Adding component instance block -- xilinx.com:module_ref:write_to_uart:1.0 - write_to_uart
Successfully read diagram <system> from block design file <C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/system.bd>
report_ip_status -name ip_status 
upgrade_ip [get_ips  {system_xlslice_0_0 system_processing_system7_0_0 system_write_generator_0_0 system_util_vector_logic_AND_1_0 system_write_to_uart_0_0 system_xlslice_1_0 system_util_vector_logic_0_0 system_axi_uartlite_0_2 system_util_vector_logic_1_0 system_util_vector_logic_NOT_0_0 system_xlconstant_0_0 system_clock_generator_0_0 system_xlslice_0_1 system_rst_ps7_0_100M_0}] -log ip_upgrade.log
INFO: [IP_Flow 19-5107] Inferred bus interface 'out_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'out_clk' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'out_clk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'sys_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'sys_clk' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:clock_generator:1.0'. The one found in IP location 'c:/MicroZed_projects/board_demo/board_demo_MicroZed_7010_hw/board_demo_MicroZed_7010_hw.gen/sources_1/bd/mref/clock_generator' will take precedence over the same IP in location c:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.gen/sources_1/bd/mref/clock_generator
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:write_generator:1.0'. The one found in IP location 'c:/MicroZed_projects/board_demo/board_demo_MicroZed_7010_hw/board_demo_MicroZed_7010_hw.gen/sources_1/bd/mref/write_generator' will take precedence over the same IP in location c:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.gen/sources_1/bd/mref/write_generator
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:write_to_uart:1.0'. The one found in IP location 'c:/MicroZed_projects/board_demo/board_demo_MicroZed_7010_hw/board_demo_MicroZed_7010_hw.gen/sources_1/bd/mref/write_to_uart' will take precedence over the same IP in location c:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.gen/sources_1/bd/mref/write_to_uart
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'IN_RESET' by 0 for port or parameter 'state'
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:clock_generator:1.0'. The one found in IP location 'c:/MicroZed_projects/board_demo/board_demo_MicroZed_7010_hw/board_demo_MicroZed_7010_hw.gen/sources_1/bd/mref/clock_generator' will take precedence over the same IP in location c:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.gen/sources_1/bd/mref/clock_generator
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:write_generator:1.0'. The one found in IP location 'c:/MicroZed_projects/board_demo/board_demo_MicroZed_7010_hw/board_demo_MicroZed_7010_hw.gen/sources_1/bd/mref/write_generator' will take precedence over the same IP in location c:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.gen/sources_1/bd/mref/write_generator
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:write_to_uart:1.0'. The one found in IP location 'c:/MicroZed_projects/board_demo/board_demo_MicroZed_7010_hw/board_demo_MicroZed_7010_hw.gen/sources_1/bd/mref/write_to_uart' will take precedence over the same IP in location c:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.gen/sources_1/bd/mref/write_to_uart
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'IN_RESET' by 0 for port or parameter 'state'
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'M_AXI_ARESETN'.
WARNING: [IP_Flow 19-11770] Clock interface 'M_AXI_ACLK' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:clock_generator:1.0'. The one found in IP location 'c:/MicroZed_projects/board_demo/board_demo_MicroZed_7010_hw/board_demo_MicroZed_7010_hw.gen/sources_1/bd/mref/clock_generator' will take precedence over the same IP in location c:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.gen/sources_1/bd/mref/clock_generator
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:write_generator:1.0'. The one found in IP location 'c:/MicroZed_projects/board_demo/board_demo_MicroZed_7010_hw/board_demo_MicroZed_7010_hw.gen/sources_1/bd/mref/write_generator' will take precedence over the same IP in location c:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.gen/sources_1/bd/mref/write_generator
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:write_to_uart:1.0'. The one found in IP location 'c:/MicroZed_projects/board_demo/board_demo_MicroZed_7010_hw/board_demo_MicroZed_7010_hw.gen/sources_1/bd/mref/write_to_uart' will take precedence over the same IP in location c:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.gen/sources_1/bd/mref/write_to_uart
Upgrading 'C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'system_axi_uartlite_0_2'. Sub-design: 'C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_2/system_axi_uartlite_0_2.xci'.
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'system_clock_generator_0_0'. Sub-design: 'C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/ip/system_clock_generator_0_0/system_clock_generator_0_0.xci'.
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'system_processing_system7_0_0'. Sub-design: 'C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xci'.
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'system_rst_ps7_0_100M_0'. Sub-design: 'C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xci'.
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'system_util_vector_logic_0_0'. Sub-design: 'C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/ip/system_util_vector_logic_0_0/system_util_vector_logic_0_0.xci'.
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'system_util_vector_logic_1_0'. Sub-design: 'C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/ip/system_util_vector_logic_1_0/system_util_vector_logic_1_0.xci'.
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'system_util_vector_logic_AND_1_0'. Sub-design: 'C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/ip/system_util_vector_logic_AND_1_0/system_util_vector_logic_AND_1_0.xci'.
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'system_util_vector_logic_NOT_0_0'. Sub-design: 'C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/ip/system_util_vector_logic_NOT_0_0/system_util_vector_logic_NOT_0_0.xci'.
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'system_write_generator_0_0'. Sub-design: 'C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/ip/system_write_generator_0_0/system_write_generator_0_0.xci'.
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'system_write_to_uart_0_0'. Sub-design: 'C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/ip/system_write_to_uart_0_0/system_write_to_uart_0_0.xci'.
INFO: [IP_Flow 19-3420] Updated system_axi_uartlite_0_2 to use current project options
INFO: [IP_Flow 19-3420] Updated system_clock_generator_0_0 to use current project options
INFO: [PS7-6] Configuring Board Preset part0. Please wait ......
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.072 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.072 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [IP_Flow 19-3420] Updated system_processing_system7_0_0 to use current project options
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3420] Updated system_rst_ps7_0_100M_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_util_vector_logic_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_util_vector_logic_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_util_vector_logic_AND_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_util_vector_logic_NOT_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_write_generator_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_write_to_uart_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_xlconstant_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_xlslice_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_xlslice_0_1 to use current project options
INFO: [IP_Flow 19-3420] Updated system_xlslice_1_0 to use current project options
Wrote  : <C:\MicroZed_projects\board_demo\board_demo_MicroZed_7020_hw\board_demo_MicroZed_7020_hw.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2924.871 ; gain = 0.000
export_ip_user_files -of_objects [get_ips {system_xlslice_0_0 system_processing_system7_0_0 system_write_generator_0_0 system_util_vector_logic_AND_1_0 system_write_to_uart_0_0 system_xlslice_1_0 system_util_vector_logic_0_0 system_axi_uartlite_0_2 system_util_vector_logic_1_0 system_util_vector_logic_NOT_0_0 system_xlconstant_0_0 system_clock_generator_0_0 system_xlslice_0_1 system_rst_ps7_0_100M_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/system.bd]
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_uartlite_1/S_AXI/Reg> is not assigned into address space </write_to_uart/M_AXI>. Please use Address Editor to either assign or exclude it.
WARNING: [BD 5-700] No address spaces matched 'get_bd_addr_spaces -of_objects /processing_system7_0 -filter {path == /processing_system7_0/Data}'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects {}'
Wrote  : <C:\MicroZed_projects\board_demo\board_demo_MicroZed_7020_hw\board_demo_MicroZed_7020_hw.srcs\sources_1\bd\system\system.bd> 
Verilog Output written to : c:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.gen/sources_1/bd/system/synth/system.v
Verilog Output written to : c:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.gen/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.gen/sources_1/bd/system/ip/system_axi_uartlite_0_2/system_axi_uartlite_0_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_NOT_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_AND_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_HIGH_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_NOT_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_AND_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clock_generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block write_generator .
INFO: [BD 41-1029] Generation completed for the IP Integrator block write_to_uart .
Exporting to file c:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.gen/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 3035.961 ; gain = 111.090
catch { config_ip_cache -export [get_ips -all system_axi_uartlite_0_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_uartlite_0_2
catch { config_ip_cache -export [get_ips -all system_rst_ps7_0_100M_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rst_ps7_0_100M_0
catch { config_ip_cache -export [get_ips -all system_util_vector_logic_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_util_vector_logic_0_0
catch { config_ip_cache -export [get_ips -all system_util_vector_logic_1_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_util_vector_logic_1_0
catch { config_ip_cache -export [get_ips -all system_util_vector_logic_NOT_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_util_vector_logic_NOT_0_0
catch { config_ip_cache -export [get_ips -all system_util_vector_logic_AND_1_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_util_vector_logic_AND_1_0
catch { config_ip_cache -export [get_ips -all system_clock_generator_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_clock_generator_0_0
catch { config_ip_cache -export [get_ips -all system_write_generator_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_write_generator_0_0
catch { config_ip_cache -export [get_ips -all system_write_to_uart_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_write_to_uart_0_0
export_ip_user_files -of_objects [get_files C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/system.bd]
launch_runs system_axi_uartlite_0_2_synth_1 system_clock_generator_0_0_synth_1 system_processing_system7_0_0_synth_1 system_rst_ps7_0_100M_0_synth_1 system_util_vector_logic_0_0_synth_1 system_util_vector_logic_1_0_synth_1 system_util_vector_logic_AND_1_0_synth_1 system_util_vector_logic_NOT_0_0_synth_1 system_write_generator_0_0_synth_1 system_write_to_uart_0_0_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_uartlite_0_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_clock_generator_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rst_ps7_0_100M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_util_vector_logic_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_util_vector_logic_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_util_vector_logic_AND_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_util_vector_logic_NOT_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_write_generator_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_write_to_uart_0_0
[Sat Sep 16 17:40:32 2023] Launched system_axi_uartlite_0_2_synth_1, system_clock_generator_0_0_synth_1, system_processing_system7_0_0_synth_1, system_rst_ps7_0_100M_0_synth_1, system_util_vector_logic_0_0_synth_1, system_util_vector_logic_1_0_synth_1, system_util_vector_logic_AND_1_0_synth_1, system_util_vector_logic_NOT_0_0_synth_1, system_write_generator_0_0_synth_1, system_write_to_uart_0_0_synth_1...
Run output will be captured here:
system_axi_uartlite_0_2_synth_1: C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.runs/system_axi_uartlite_0_2_synth_1/runme.log
system_clock_generator_0_0_synth_1: C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.runs/system_clock_generator_0_0_synth_1/runme.log
system_processing_system7_0_0_synth_1: C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.runs/system_processing_system7_0_0_synth_1/runme.log
system_rst_ps7_0_100M_0_synth_1: C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.runs/system_rst_ps7_0_100M_0_synth_1/runme.log
system_util_vector_logic_0_0_synth_1: C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.runs/system_util_vector_logic_0_0_synth_1/runme.log
system_util_vector_logic_1_0_synth_1: C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.runs/system_util_vector_logic_1_0_synth_1/runme.log
system_util_vector_logic_AND_1_0_synth_1: C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.runs/system_util_vector_logic_AND_1_0_synth_1/runme.log
system_util_vector_logic_NOT_0_0_synth_1: C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.runs/system_util_vector_logic_NOT_0_0_synth_1/runme.log
system_write_generator_0_0_synth_1: C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.runs/system_write_generator_0_0_synth_1/runme.log
system_write_to_uart_0_0_synth_1: C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.runs/system_write_to_uart_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.srcs/sources_1/bd/system/system.bd] -directory C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.ip_user_files/sim_scripts -ip_user_files_dir C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.ip_user_files -ipstatic_source_dir C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.cache/compile_simlib/modelsim} {questa=C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.cache/compile_simlib/questa} {riviera=C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.cache/compile_simlib/riviera} {activehdl=C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run impl_1
launch_runs impl_1 -jobs 16
[Sat Sep 16 17:41:45 2023] Launched synth_1...
Run output will be captured here: C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.runs/synth_1/runme.log
[Sat Sep 16 17:41:46 2023] Launched impl_1...
Run output will be captured here: C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Sep 16 17:45:51 2023] Launched impl_1...
Run output will be captured here: C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/board_demo_MicroZed_7020_hw.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/system_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/system_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/MicroZed_projects/board_demo/board_demo_MicroZed_7020_hw/system_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2023.1/data/embeddedsw) loading 0 seconds
exit
INFO: [Common 17-206] Exiting Vivado at Sat Sep 16 18:38:16 2023...
