
---------- Begin Simulation Statistics ----------
final_tick                               994122253500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60384                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701932                       # Number of bytes of host memory used
host_op_rate                                    60582                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18311.31                       # Real time elapsed on the host
host_tick_rate                               54290069                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105710602                       # Number of instructions simulated
sim_ops                                    1109335962                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.994122                       # Number of seconds simulated
sim_ticks                                994122253500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            89.166535                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              150279777                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           168538316                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         25013226                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        220267677                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          17643213                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       17967261                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          324048                       # Number of indirect misses.
system.cpu0.branchPred.lookups              282868655                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1860921                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811472                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13540974                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260660640                       # Number of branches committed
system.cpu0.commit.bw_lim_events             27857362                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441378                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       68500851                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050650683                       # Number of instructions committed
system.cpu0.commit.committedOps            1052464673                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1787306879                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.588855                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.337215                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1275696253     71.38%     71.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    301447349     16.87%     88.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     77533903      4.34%     92.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     68477477      3.83%     96.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     22468913      1.26%     97.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7481051      0.42%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4034713      0.23%     98.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2309858      0.13%     98.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     27857362      1.56%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1787306879                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20856021                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015848660                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326204640                       # Number of loads committed
system.cpu0.commit.membars                    3625345                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625351      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583839817     55.47%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8031605      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328016104     31.17%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127140709     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052464673                       # Class of committed instruction
system.cpu0.commit.refs                     455156841                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050650683                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052464673                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.888615                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.888615                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            324485223                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             11480449                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           146743552                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1150812539                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               667823127                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                795600592                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13548870                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             16115453                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5033533                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  282868655                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                197441233                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1138122695                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              6121672                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          146                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1180213671                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           34                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               50042252                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.142555                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         643347329                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         167922990                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.594783                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1806491345                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.654323                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.911337                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               974236250     53.93%     53.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               620158696     34.33%     88.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               109602893      6.07%     94.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                78660748      4.35%     98.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                18596446      1.03%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2972192      0.16%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  338341      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     691      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1925088      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1806491345                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       53                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      26                       # number of floating regfile writes
system.cpu0.idleCycles                      177783434                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            14508359                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               265252538                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.558724                       # Inst execution rate
system.cpu0.iew.exec_refs                   494780635                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 130944566                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              277314028                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            366100338                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816639                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          7275776                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           131918530                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1120950778                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            363836069                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10859045                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1108661376                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1677486                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2140378                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13548870                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5768637                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        79295                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        16437075                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        47695                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8422                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3787301                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     39895698                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2966329                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8422                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1183378                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      13324981                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                493939157                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1096284678                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.837885                       # average fanout of values written-back
system.cpu0.iew.wb_producers                413864320                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.552486                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1096405432                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1353731322                       # number of integer regfile reads
system.cpu0.int_regfile_writes              708044018                       # number of integer regfile writes
system.cpu0.ipc                              0.529489                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.529489                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626830      0.32%      0.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            605575474     54.09%     54.42% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8140580      0.73%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811519      0.16%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              3      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           370932316     33.13%     88.44% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          129433647     11.56%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1119520421                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     59                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                114                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           54                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                60                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2063608                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001843                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 331172     16.05%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     3      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1534121     74.34%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               198308      9.61%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1117957140                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4047709825                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1096284624                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1189444428                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1115507649                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1119520421                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5443129                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       68486102                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           114144                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1751                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     22627537                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1806491345                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.619721                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.844037                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1020381699     56.48%     56.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          532564681     29.48%     85.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          186331225     10.31%     96.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           57351538      3.17%     99.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8411832      0.47%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             531641      0.03%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             624685      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             167319      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             126725      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1806491345                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.564196                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17093952                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3807710                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           366100338                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          131918530                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1503                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1984274779                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3969754                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              297069929                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670552289                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12148418                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               683258469                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5579315                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                32346                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1390479401                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1141936069                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          745834261                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                784174283                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              10226749                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13548870                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             28303484                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                75281968                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               53                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1390479348                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        136310                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4683                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 24291166                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4677                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2880396009                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2261130520                       # The number of ROB writes
system.cpu0.timesIdled                       19607693                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1467                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.511599                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                8786732                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             9296988                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1611351                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         16989196                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            314295                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         473259                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          158964                       # Number of indirect misses.
system.cpu1.branchPred.lookups               18594818                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4706                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811199                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           927964                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12199063                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1111380                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434251                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       17478818                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55059919                       # Number of instructions committed
system.cpu1.commit.committedOps              56871289                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    327747502                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.173522                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.809647                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    303669173     92.65%     92.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     12049475      3.68%     96.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4108775      1.25%     97.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3723146      1.14%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       905757      0.28%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       342125      0.10%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1653564      0.50%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       184107      0.06%     99.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1111380      0.34%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    327747502                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              501928                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52957473                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16123220                       # Number of loads committed
system.cpu1.commit.membars                    3622517                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622517      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        31999932     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17934419     31.54%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3314280      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56871289                       # Class of committed instruction
system.cpu1.commit.refs                      21248711                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55059919                       # Number of Instructions Simulated
system.cpu1.committedOps                     56871289                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.015149                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.015149                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            284885168                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               690076                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             7977292                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              79046608                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                13107175                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 27456490                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                928411                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1047253                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4182321                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   18594818                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 13122023                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    314479369                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               128424                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      89243510                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           97                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                3223626                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.056145                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          14468228                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9101027                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.269460                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         330559565                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.280178                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.760919                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               276518408     83.65%     83.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                30818342      9.32%     92.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                13584214      4.11%     97.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5888763      1.78%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2536516      0.77%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  471036      0.14%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  738509      0.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      12      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3765      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           330559565                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         634025                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              970337                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14257945                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.189067                       # Inst execution rate
system.cpu1.iew.exec_refs                    22255468                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5205788                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              246965304                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             21164195                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2535204                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1508149                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6736553                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           74341232                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17049680                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           714486                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             62617746                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1689677                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1529836                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                928411                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5146007                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        15961                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          299143                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        10011                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          496                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2580                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5040975                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1611062                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           496                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       193024                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        777313                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 35459875                       # num instructions consuming a value
system.cpu1.iew.wb_count                     62286613                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.852350                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30224208                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.188067                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      62301649                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                78132446                       # number of integer regfile reads
system.cpu1.int_regfile_writes               41299278                       # number of integer regfile writes
system.cpu1.ipc                              0.166247                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.166247                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622632      5.72%      5.72% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             37350594     58.98%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            18950650     29.92%     94.62% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3408210      5.38%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              63332232                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1846244                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029152                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 245033     13.27%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1435425     77.75%     91.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               165782      8.98%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              61555828                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         459166207                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     62286601                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         91811542                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  66733756                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 63332232                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            7607476                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       17469942                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            95962                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2173225                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     11918384                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    330559565                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.191591                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.625028                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          289722925     87.65%     87.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           28403689      8.59%     96.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6642607      2.01%     98.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2844314      0.86%     99.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2240183      0.68%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             236236      0.07%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             359715      0.11%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              68983      0.02%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              40913      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      330559565                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.191224                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15063166                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1730184                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            21164195                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6736553                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    100                       # number of misc regfile reads
system.cpu1.numCycles                       331193590                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1657030344                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              264590327                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             37984491                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              11565501                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                15000302                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1886768                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                15863                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             95635801                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              77428921                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           52151135                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 28181729                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7342274                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                928411                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             21838127                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14166644                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        95635789                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         20669                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               621                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22373033                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           621                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   400986021                       # The number of ROB reads
system.cpu1.rob.rob_writes                  151515809                       # The number of ROB writes
system.cpu1.timesIdled                          23557                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          7732541                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 1968                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             7770292                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                170320                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10003413                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      19952056                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       342963                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       101674                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     46169674                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4318390                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     92321098                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4420064                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 994122253500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7678835                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2784702                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7163803                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              332                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            255                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2323777                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2323776                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7678835                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           352                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     29954667                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               29954667                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    818388032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               818388032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              515                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10003551                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10003551    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10003551                       # Request fanout histogram
system.membus.respLayer1.occupancy        51763840494                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         33833033792                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   994122253500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 994122253500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 994122253500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 994122253500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 994122253500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   994122253500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 994122253500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 994122253500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 994122253500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 994122253500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       396975900                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   442373289.775643                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        46500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1048211500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   992137374000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1984879500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 994122253500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    169805002                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       169805002                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    169805002                       # number of overall hits
system.cpu0.icache.overall_hits::total      169805002                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     27636231                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      27636231                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     27636231                       # number of overall misses
system.cpu0.icache.overall_misses::total     27636231                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 399633004495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 399633004495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 399633004495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 399633004495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    197441233                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    197441233                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    197441233                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    197441233                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.139972                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.139972                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.139972                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.139972                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14460.474169                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14460.474169                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14460.474169                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14460.474169                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3717                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               72                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    51.625000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     24724771                       # number of writebacks
system.cpu0.icache.writebacks::total         24724771                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2911424                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2911424                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2911424                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2911424                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     24724807                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     24724807                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     24724807                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     24724807                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 337252140996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 337252140996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 337252140996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 337252140996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.125226                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.125226                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.125226                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.125226                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13640.233511                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13640.233511                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13640.233511                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13640.233511                       # average overall mshr miss latency
system.cpu0.icache.replacements              24724771                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    169805002                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      169805002                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     27636231                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     27636231                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 399633004495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 399633004495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    197441233                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    197441233                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.139972                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.139972                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14460.474169                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14460.474169                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2911424                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2911424                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     24724807                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     24724807                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 337252140996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 337252140996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.125226                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.125226                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13640.233511                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13640.233511                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 994122253500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999958                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          194528404                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         24724774                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.867753                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999958                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        419607272                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       419607272                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 994122253500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    444078555                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       444078555                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    444078555                       # number of overall hits
system.cpu0.dcache.overall_hits::total      444078555                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     26377863                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      26377863                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     26377863                       # number of overall misses
system.cpu0.dcache.overall_misses::total     26377863                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 770733914421                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 770733914421                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 770733914421                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 770733914421                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    470456418                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    470456418                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    470456418                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    470456418                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.056069                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.056069                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.056069                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.056069                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29218.967223                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29218.967223                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29218.967223                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29218.967223                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4437820                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       232696                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            93834                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2814                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    47.294371                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    82.692253                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     19686501                       # number of writebacks
system.cpu0.dcache.writebacks::total         19686501                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7442261                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7442261                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7442261                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7442261                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     18935602                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     18935602                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     18935602                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     18935602                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 377561388507                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 377561388507                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 377561388507                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 377561388507                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.040249                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.040249                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.040249                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.040249                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19939.233435                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19939.233435                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19939.233435                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19939.233435                       # average overall mshr miss latency
system.cpu0.dcache.replacements              19686501                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    322505230                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      322505230                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     20813548                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     20813548                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 504764485000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 504764485000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    343318778                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    343318778                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.060625                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.060625                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24251.727048                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24251.727048                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4166298                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4166298                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     16647250                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     16647250                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 284135363500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 284135363500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.048489                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.048489                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17068.006037                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17068.006037                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    121573325                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     121573325                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5564315                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5564315                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 265969429421                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 265969429421                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127137640                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127137640                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.043766                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.043766                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 47799.132404                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 47799.132404                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3275963                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3275963                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2288352                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2288352                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  93426025007                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  93426025007                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.017999                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017999                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 40826.771846                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40826.771846                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1817                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1817                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1337                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1337                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9783500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9783500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.423906                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.423906                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7317.501870                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7317.501870                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1323                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1323                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       966500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       966500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004439                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004439                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 69035.714286                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69035.714286                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2948                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2948                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       569500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       569500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.045337                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.045337                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4067.857143                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4067.857143                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          140                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          140                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       430500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       430500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.045337                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.045337                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data         3075                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         3075                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1050948                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1050948                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       760524                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       760524                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  64834057500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  64834057500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811472                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811472                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419838                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419838                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 85249.193319                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 85249.193319                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       760524                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       760524                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  64073533500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  64073533500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419838                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419838                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 84249.193319                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 84249.193319                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 994122253500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987033                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          464830531                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         19695895                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            23.600376                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987033                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999595                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999595                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        964244191                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       964244191                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 994122253500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            24149648                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            17716573                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               26059                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              287327                       # number of demand (read+write) hits
system.l2.demand_hits::total                 42179607                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           24149648                       # number of overall hits
system.l2.overall_hits::.cpu0.data           17716573                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              26059                       # number of overall hits
system.l2.overall_hits::.cpu1.data             287327                       # number of overall hits
system.l2.overall_hits::total                42179607                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            575151                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1968821                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3528                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1422806                       # number of demand (read+write) misses
system.l2.demand_misses::total                3970306                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           575151                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1968821                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3528                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1422806                       # number of overall misses
system.l2.overall_misses::total               3970306                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  45071021000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 188140152499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    336751000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 144372922000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     377920846499                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  45071021000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 188140152499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    336751000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 144372922000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    377920846499                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        24724799                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        19685394                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           29587                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1710133                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             46149913                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       24724799                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       19685394                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          29587                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1710133                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            46149913                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.023262                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.100014                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.119242                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.831986                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.086031                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.023262                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.100014                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.119242                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.831986                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.086031                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 78363.805331                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 95559.805843                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95450.963719                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101470.560287                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95186.831065                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 78363.805331                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 95559.805843                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95450.963719                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101470.560287                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95186.831065                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                900                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         8                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     112.500000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5690799                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2784703                       # number of writebacks
system.l2.writebacks::total                   2784703                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            148                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         201648                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            111                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          96989                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              298896                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           148                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        201648                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           111                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         96989                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             298896                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       575003                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1767173                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3417                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1325817                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3671410                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       575003                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1767173                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3417                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1325817                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6628655                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10300065                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  39311272500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 156401932499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    296841000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 123529198000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 319539243999                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  39311272500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 156401932499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    296841000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 123529198000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 502589210232                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 822128454231                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.023256                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.089771                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.115490                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.775271                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.079554                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.023256                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.089771                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.115490                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.775271                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.223187                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 68367.073737                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88504.030165                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86871.817384                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93172.133107                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87034.475583                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 68367.073737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88504.030165                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86871.817384                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93172.133107                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 75820.692166                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79817.792823                       # average overall mshr miss latency
system.l2.replacements                       14039760                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4526187                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4526187                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4526187                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4526187                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     41461293                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         41461293                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     41461293                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     41461293                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6628655                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6628655                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 502589210232                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 502589210232                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 75820.692166                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 75820.692166                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu1.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 50                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       206500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        91500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       298000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.925926                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6883.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         4575                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         5960                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           30                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            50                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       595000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       394000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       989000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.925926                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19833.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19700                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19780                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.782609                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       363000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       363000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.782609                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1661648                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           117628                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1779276                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1376964                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1097673                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2474637                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 133892299499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 112172926000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  246065225499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3038612                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1215301                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4253913                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.453156                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.903211                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.581732                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97237.327555                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102191.568892                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99434.876913                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       113533                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        58878                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           172411                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1263431                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1038795                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2302226                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 112351065999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  96771583500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 209122649499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.415792                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.854764                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.541202                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88925.367510                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93157.536858                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90834.978625                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      24149648                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         26059                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           24175707                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       575151                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3528                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           578679                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  45071021000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    336751000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  45407772000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     24724799                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        29587                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       24754386                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.023262                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.119242                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.023377                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 78363.805331                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95450.963719                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78467.979657                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          148                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          111                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           259                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       575003                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3417                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       578420                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  39311272500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    296841000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  39608113500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.023256                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.115490                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.023366                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 68367.073737                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86871.817384                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68476.389993                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     16054925                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       169699                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16224624                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       591857                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       325133                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          916990                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  54247853000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  32199996000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  86447849000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     16646782                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       494832                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      17141614                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.035554                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.657057                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.053495                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91657.026951                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99036.382034                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94273.491532                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        88115                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        38111                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       126226                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       503742                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       287022                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       790764                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  44050866500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  26757614500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  70808481000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.030261                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.580039                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.046131                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87447.277575                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93224.960108                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89544.391247                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          117                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               123                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          614                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           17                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             631                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     19481000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       651500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     20132500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          731                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           23                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           754                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.839945                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.739130                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.836870                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 31728.013029                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 38323.529412                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 31905.705230                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          282                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           11                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          293                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          332                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          338                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      6674486                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       113500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      6787986                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.454172                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.260870                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.448276                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20103.873494                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 18916.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20082.798817                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 994122253500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 994122253500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999939                       # Cycle average of tags in use
system.l2.tags.total_refs                    98169681                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  14040162                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.992062                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.656989                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.821654                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.533022                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.011977                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.350641                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    24.625657                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.416515                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.059713                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.133328                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000187                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.005479                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.384776                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            55                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.859375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.140625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 751146034                       # Number of tag accesses
system.l2.tags.data_accesses                751146034                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 994122253500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      36800320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     113845568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        218688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      85578048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    403724480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          640167104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     36800320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       218688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      37019008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    178220928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       178220928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         575005                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1778837                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3417                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1337157                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      6308195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10002611                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2784702                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2784702                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         37017902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        114518680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           219981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         86084028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    406111500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             643952091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     37017902                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       219981                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         37237883                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      179274659                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            179274659                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      179274659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        37017902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       114518680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          219981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        86084028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    406111500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            823226750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2732651.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    575005.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1712200.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3416.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1310929.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   6291838.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007674393250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       168254                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       168254                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            19428324                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2572111                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10002611                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2784702                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10002611                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2784702                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 109223                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 52051                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            468226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            458234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            496472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            862919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            573577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            981236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            651866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            640408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            673785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            650131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           703701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           478093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           574428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           726507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           425647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           528158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            142195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            135765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            133861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            123952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            176206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            208604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            210784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            208833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            221042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            211331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           195165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           150939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           178910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           159701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           127090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           148244                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.96                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 285351274662                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                49466940000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            470852299662                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28842.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47592.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7793284                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1629400                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.63                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              10002611                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2784702                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2295057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2118543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2143833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1211651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  966471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  675906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  187782                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  134975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   92930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   25949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  16879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  10993                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   5419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   3327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  64154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 130769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 167400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 180811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 181710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 181147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 181150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 182237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 185421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 191372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 181357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 178611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 174056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 171543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 170915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 173353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3203318                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    252.257940                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   178.761602                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   243.685392                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       874997     27.32%     27.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1419508     44.31%     71.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       303081      9.46%     81.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       216867      6.77%     87.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        91151      2.85%     90.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        48771      1.52%     92.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        44709      1.40%     93.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        38221      1.19%     94.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       166013      5.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3203318                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       168254                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      58.800237                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    312.807594                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       168250    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::122880-126975            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        168254                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       168254                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.241052                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.225517                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.744452                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           150092     89.21%     89.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2022      1.20%     90.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11720      6.97%     97.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3108      1.85%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              944      0.56%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              264      0.16%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               64      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               29      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               10      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        168254                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              633176832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6990272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               174887808                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               640167104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            178220928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       636.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       175.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    643.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    179.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  994122245500                       # Total gap between requests
system.mem_ctrls.avgGap                      77742.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     36800320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    109580800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       218624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     83899456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    402677632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    174887808                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 37017901.842995002866                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 110228696.334077179432                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 219916.614108870242                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 84395511.421875640750                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 405058462.962975978851                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 175921831.931911379099                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       575005                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1778837                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3417                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1337157                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      6308195                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2784702                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  15680755667                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  83290989609                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    153114103                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  68217477453                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 303509962830                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 23722218630912                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     27270.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46823.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44809.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51016.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48113.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8518763.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11406542700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6062709840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         33989613000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7268442840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     78474776640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     193947809550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     218418474240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       549568368810                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        552.817691                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 565634629592                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  33195760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 395291863908                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11465204940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6093881970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         36649177320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6995844000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     78474776640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     297564162300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     131162598240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       568405645410                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        571.766343                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 337820178649                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  33195760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 623106314851                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                167                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9859472672.619047                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   45108415309.403336                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           80     95.24%     95.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.19%     96.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.19%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.19%     98.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.19%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        97500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 332546993000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   165926549000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 828195704500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 994122253500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     13088834                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13088834                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     13088834                       # number of overall hits
system.cpu1.icache.overall_hits::total       13088834                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        33189                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         33189                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        33189                       # number of overall misses
system.cpu1.icache.overall_misses::total        33189                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    780318000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    780318000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    780318000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    780318000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     13122023                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13122023                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     13122023                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13122023                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002529                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002529                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002529                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002529                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 23511.344120                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 23511.344120                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 23511.344120                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 23511.344120                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          125                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    31.250000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        29555                       # number of writebacks
system.cpu1.icache.writebacks::total            29555                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3602                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3602                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3602                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3602                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        29587                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        29587                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        29587                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        29587                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    683301000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    683301000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    683301000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    683301000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002255                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002255                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002255                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002255                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 23094.636158                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 23094.636158                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 23094.636158                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 23094.636158                       # average overall mshr miss latency
system.cpu1.icache.replacements                 29555                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     13088834                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13088834                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        33189                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        33189                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    780318000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    780318000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     13122023                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13122023                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002529                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002529                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 23511.344120                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 23511.344120                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3602                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3602                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        29587                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        29587                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    683301000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    683301000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002255                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002255                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 23094.636158                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 23094.636158                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 994122253500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.989343                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13031281                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            29555                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           440.916292                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        329810000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.989343                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999667                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999667                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         26273633                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        26273633                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 994122253500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16339724                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16339724                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16339724                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16339724                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3665317                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3665317                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3665317                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3665317                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 318286733812                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 318286733812                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 318286733812                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 318286733812                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20005041                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20005041                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20005041                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20005041                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.183220                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.183220                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.183220                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.183220                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 86837.436929                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86837.436929                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 86837.436929                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86837.436929                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1027669                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       158366                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            17371                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1649                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    59.160037                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    96.037599                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1709786                       # number of writebacks
system.cpu1.dcache.writebacks::total          1709786                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2654189                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2654189                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2654189                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2654189                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1011128                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1011128                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1011128                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1011128                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  88355378819                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  88355378819                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  88355378819                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  88355378819                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050544                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050544                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050544                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050544                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 87382.981006                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87382.981006                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 87382.981006                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87382.981006                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1709786                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14475398                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14475398                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2215786                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2215786                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 158866626500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 158866626500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16691184                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16691184                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.132752                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.132752                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 71697.639799                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 71697.639799                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1720732                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1720732                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       495054                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       495054                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  35032800500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  35032800500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029660                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029660                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 70765.614458                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 70765.614458                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1864326                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1864326                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1449531                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1449531                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 159420107312                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 159420107312                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3313857                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3313857                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.437415                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.437415                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 109980.474589                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 109980.474589                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       933457                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       933457                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       516074                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       516074                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  53322578319                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  53322578319                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.155732                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.155732                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 103323.512363                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 103323.512363                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          288                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          288                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          165                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          165                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7005000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7005000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          453                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          453                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.364238                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.364238                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42454.545455                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42454.545455                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          120                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          120                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3197500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3197500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.099338                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.099338                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 71055.555556                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71055.555556                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          313                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          313                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          122                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          122                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1054000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1054000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          435                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          435                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.280460                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.280460                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8639.344262                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8639.344262                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          122                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          122                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       932000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       932000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.280460                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.280460                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7639.344262                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7639.344262                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1102681                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1102681                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       708518                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       708518                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  63108192500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  63108192500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811199                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811199                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.391187                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.391187                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89070.697569                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89070.697569                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       708518                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       708518                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  62399674500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  62399674500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.391187                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.391187                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88070.697569                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88070.697569                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 994122253500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.847145                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19155314                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1719546                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.139751                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        329821500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.847145                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.901473                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.901473                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45353829                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45353829                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 994122253500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          41896734                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7310890                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     41624421                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11255057                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         10038310                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              16                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             331                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           261                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            592                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4272405                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4272404                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      24754394                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     17142341                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          754                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          754                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     74174376                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     59068942                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        88729                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5139807                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             138471854                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3164772416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2519801600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3785088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    218875136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5907234240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        24097828                       # Total snoops (count)
system.tol2bus.snoopTraffic                 179452608                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         70248559                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.069521                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.259971                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               65466556     93.19%     93.19% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4680296      6.66%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 101681      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     26      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           70248559                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        92311159994                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       29546674759                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       37098704962                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2580408578                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          44521717                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            24008                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1066109754000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 507024                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707412                       # Number of bytes of host memory used
host_op_rate                                   508687                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2413.22                       # Real time elapsed on the host
host_tick_rate                               29830526                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1223557862                       # Number of instructions simulated
sim_ops                                    1227570412                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.071988                       # Number of seconds simulated
sim_ticks                                 71987500500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.722846                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               12651407                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            13498744                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2266761                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         22585619                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             32148                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          49229                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           17081                       # Number of indirect misses.
system.cpu0.branchPred.lookups               24660130                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10395                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4959                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1670448                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  12666754                       # Number of branches committed
system.cpu0.commit.bw_lim_events              3180054                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         513303                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       36257141                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            60369337                       # Number of instructions committed
system.cpu0.commit.committedOps              60621735                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    126525511                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.479127                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.510850                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    104870854     82.89%     82.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12016348      9.50%     92.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2309375      1.83%     94.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1766692      1.40%     95.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       697164      0.55%     96.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       426483      0.34%     96.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       484729      0.38%     96.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       773812      0.61%     97.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      3180054      2.51%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    126525511                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3067                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               65222                       # Number of function calls committed.
system.cpu0.commit.int_insts                 59364349                       # Number of committed integer instructions.
system.cpu0.commit.loads                     14222768                       # Number of loads committed
system.cpu0.commit.membars                     379660                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       380299      0.63%      0.63% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        43697350     72.08%     72.71% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6283      0.01%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1778      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           426      0.00%     72.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1279      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           213      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          295      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       14227183     23.47%     96.20% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2305775      3.80%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          544      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          294      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         60621735                       # Class of committed instruction
system.cpu0.commit.refs                      16533796                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   60369337                       # Number of Instructions Simulated
system.cpu0.committedOps                     60621735                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.346224                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.346224                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             63652488                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               599660                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            11407394                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             104900039                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12101299                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 53700013                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1672123                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1877496                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1896650                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   24660130                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  8154704                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    119304652                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               105001                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          627                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     117237545                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 139                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                4536876                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.174104                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          11448699                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          12683555                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.827715                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         133022573                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.884808                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.024182                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                59679643     44.86%     44.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                41933961     31.52%     76.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                21558326     16.21%     92.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 8242997      6.20%     98.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  711647      0.53%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  653254      0.49%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   46616      0.04%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   41819      0.03%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  154310      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           133022573                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2668                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2059                       # number of floating regfile writes
system.cpu0.idleCycles                        8617433                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1855051                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                17698799                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.608444                       # Inst execution rate
system.cpu0.iew.exec_refs                    24268749                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2413530                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               25809064                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             22957618                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            172713                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           973187                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2536733                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           96834826                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             21855219                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1968772                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             86180007                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                294571                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5057885                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1672123                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5554146                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       259558                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           51717                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          216                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          350                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      8734850                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       225705                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           350                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       512460                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1342591                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 64035964                       # num instructions consuming a value
system.cpu0.iew.wb_count                     83273894                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.809567                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 51841405                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.587926                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      83490052                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               111179126                       # number of integer regfile reads
system.cpu0.int_regfile_writes               63174724                       # number of integer regfile writes
system.cpu0.ipc                              0.426217                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.426217                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           381743      0.43%      0.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             62820409     71.27%     71.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6679      0.01%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1850      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 20      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                426      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1286      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              7      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                213      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               295      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.71% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            22521600     25.55%     97.26% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2413147      2.74%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            798      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           306      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              88148779                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3383                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6738                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3224                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3615                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     699135                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.007931                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 460005     65.80%     65.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    19      0.00%     65.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     43      0.01%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     65.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                222331     31.80%     97.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                16705      2.39%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              88462788                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         310216119                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     83270670                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        133044643                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  96213419                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 88148779                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             621407                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       36213093                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           203591                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        108104                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     15570649                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    133022573                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.662660                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.189640                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           86912482     65.34%     65.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           24488074     18.41%     83.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11129824      8.37%     92.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            4670957      3.51%     95.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3695426      2.78%     98.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             849793      0.64%     99.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             674348      0.51%     99.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             501923      0.38%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              99746      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      133022573                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.622344                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           595397                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           86767                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            22957618                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2536733                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   4702                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2229                       # number of misc regfile writes
system.cpu0.numCycles                       141640006                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2335005                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               38260443                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             45430240                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               1155697                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                14579084                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               9456664                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               304315                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            130911959                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             101317737                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           77054065                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 52502384                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                687731                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1672123                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             12052001                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                31623829                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2752                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       130909207                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      13956538                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            165637                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  6183803                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        165774                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   220208304                       # The number of ROB reads
system.cpu0.rob.rob_writes                  200278348                       # The number of ROB writes
system.cpu0.timesIdled                         106251                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1375                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.025169                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12674359                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13062960                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2345519                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         22186085                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             12768                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          16356                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3588                       # Number of indirect misses.
system.cpu1.branchPred.lookups               24167132                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1326                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4341                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1718439                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12017074                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2934525                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         276004                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       36959669                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57477923                       # Number of instructions committed
system.cpu1.commit.committedOps              57612715                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    115116251                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.500474                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.527796                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     94116816     81.76%     81.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11795051     10.25%     92.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2244359      1.95%     93.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1752464      1.52%     95.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       682823      0.59%     96.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       405081      0.35%     96.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       457267      0.40%     96.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       727865      0.63%     97.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2934525      2.55%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    115116251                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               22108                       # Number of function calls committed.
system.cpu1.commit.int_insts                 56543874                       # Number of committed integer instructions.
system.cpu1.commit.loads                     13507402                       # Number of loads committed
system.cpu1.commit.membars                     203245                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       203245      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        41966530     72.84%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            265      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             318      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       13511743     23.45%     96.65% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1930614      3.35%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         57612715                       # Class of committed instruction
system.cpu1.commit.refs                      15442357                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57477923                       # Number of Instructions Simulated
system.cpu1.committedOps                     57612715                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.152879                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.152879                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             53872697                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               630380                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11389671                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             102741437                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10341724                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 54014223                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1719180                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1973467                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1761160                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   24167132                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  7591762                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    110373294                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                82976                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     115041464                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                4692520                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.195301                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           8989430                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          12687127                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.929680                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         121708984                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.948892                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.019361                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                49446688     40.63%     40.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                41473345     34.08%     74.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                21119567     17.35%     92.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 8130923      6.68%     98.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  692354      0.57%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  629833      0.52%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  119542      0.10%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   26276      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   70456      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           121708984                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2034055                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1908952                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17155676                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.674652                       # Inst execution rate
system.cpu1.iew.exec_refs                    23085267                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2072644                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               26130635                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22260584                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             99435                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1007003                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2265618                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           94535466                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             21012623                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2013429                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             83483490                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                287105                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3777803                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1719180                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4271177                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       217534                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           36109                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           79                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           99                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8753182                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       330663                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            99                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       525299                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1383653                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 62190755                       # num instructions consuming a value
system.cpu1.iew.wb_count                     80704700                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.809659                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 50353282                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.652196                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      80951735                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               107714281                       # number of integer regfile reads
system.cpu1.int_regfile_writes               61615280                       # number of integer regfile writes
system.cpu1.ipc                              0.464494                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.464494                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           203913      0.24%      0.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             61543412     71.98%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 296      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  318      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     72.22% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            21676490     25.35%     97.58% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2072490      2.42%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              85496919                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     645177                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007546                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 451843     70.03%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     70.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                191485     29.68%     99.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1849      0.29%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              85938183                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         293554777                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     80704700                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        131458314                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  94195462                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 85496919                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             340004                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       36922751                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           206778                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         64000                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     16009860                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    121708984                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.702470                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.203715                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           76843988     63.14%     63.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23524510     19.33%     82.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11243466      9.24%     91.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4652282      3.82%     95.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3541406      2.91%     98.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             710144      0.58%     99.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             627972      0.52%     99.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             477273      0.39%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              87943      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      121708984                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.690923                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           350543                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           25588                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22260584                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2265618                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    668                       # number of misc regfile reads
system.cpu1.numCycles                       123743039                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    20157434                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               37152688                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             43542249                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               1119381                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                12829310                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8844521                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               311508                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            128341838                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              99217567                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           75826185                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 52659101                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                206140                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1719180                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             10835244                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                32283936                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       128341838                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       6513461                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             97484                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  5361087                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         97476                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   206751315                       # The number of ROB reads
system.cpu1.rob.rob_writes                  195760263                       # The number of ROB writes
system.cpu1.timesIdled                          20268                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3803468                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 7380                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3858075                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 85613                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4747005                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9298218                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       509023                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       184076                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3211669                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2052602                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6425041                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2236678                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  71987500500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4624425                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       352489                       # Transaction distribution
system.membus.trans_dist::WritebackClean            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4199054                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            40635                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           8857                       # Transaction distribution
system.membus.trans_dist::ReadExReq             72512                       # Transaction distribution
system.membus.trans_dist::ReadExResp            72368                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4624428                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           240                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13995011                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13995011                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    323154240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               323154240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            44927                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4746672                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4746672    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4746672                       # Request fanout histogram
system.membus.respLayer1.occupancy        24192670531                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             33.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11592057159                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    71987500500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  71987500500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  71987500500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  71987500500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  71987500500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    71987500500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  71987500500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  71987500500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  71987500500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  71987500500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                282                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          141                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    8280659.574468                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   13024200.354165                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          141    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        66000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     41295000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            141                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    70819927500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1167573000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  71987500500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      8047454                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         8047454                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      8047454                       # number of overall hits
system.cpu0.icache.overall_hits::total        8047454                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       107248                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        107248                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       107248                       # number of overall misses
system.cpu0.icache.overall_misses::total       107248                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6837497490                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6837497490                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6837497490                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6837497490                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      8154702                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      8154702                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      8154702                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      8154702                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.013152                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.013152                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.013152                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.013152                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 63754.079237                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 63754.079237                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 63754.079237                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 63754.079237                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        22343                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              393                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    56.852417                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       100023                       # number of writebacks
system.cpu0.icache.writebacks::total           100023                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7162                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7162                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7162                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7162                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       100086                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       100086                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       100086                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       100086                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6373780990                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6373780990                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6373780990                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6373780990                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.012273                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.012273                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.012273                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.012273                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 63683.042483                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 63683.042483                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 63683.042483                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 63683.042483                       # average overall mshr miss latency
system.cpu0.icache.replacements                100023                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      8047454                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        8047454                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       107248                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       107248                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6837497490                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6837497490                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      8154702                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      8154702                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.013152                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.013152                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 63754.079237                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 63754.079237                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7162                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7162                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       100086                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       100086                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6373780990                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6373780990                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.012273                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.012273                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 63683.042483                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 63683.042483                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  71987500500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.988981                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            8148943                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           100117                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            81.394199                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.988981                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999656                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999656                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         16409489                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        16409489                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  71987500500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16630702                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16630702                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16630702                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16630702                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      6112589                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6112589                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      6112589                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6112589                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 362746829534                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 362746829534                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 362746829534                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 362746829534                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     22743291                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     22743291                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     22743291                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     22743291                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.268764                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.268764                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.268764                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.268764                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 59344.220515                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 59344.220515                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 59344.220515                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 59344.220515                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11382725                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        30708                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           284851                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            416                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    39.960277                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    73.817308                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1587824                       # number of writebacks
system.cpu0.dcache.writebacks::total          1587824                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4467913                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4467913                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4467913                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4467913                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1644676                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1644676                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1644676                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1644676                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 104393820847                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 104393820847                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 104393820847                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 104393820847                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.072315                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.072315                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.072315                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.072315                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 63473.791097                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 63473.791097                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 63473.791097                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 63473.791097                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1587795                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     15063229                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       15063229                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5500662                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5500662                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 324904298000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 324904298000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     20563891                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20563891                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.267491                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.267491                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 59066.399281                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 59066.399281                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3977125                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3977125                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1523537                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1523537                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  98105273500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  98105273500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.074088                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.074088                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 64393.102038                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 64393.102038                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1567473                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1567473                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       611927                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       611927                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  37842531534                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  37842531534                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2179400                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2179400                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.280778                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.280778                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 61841.578381                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 61841.578381                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       490788                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       490788                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       121139                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       121139                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   6288547347                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6288547347                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.055584                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.055584                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 51911.831425                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 51911.831425                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       125973                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       125973                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1306                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1306                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     41777500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     41777500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       127279                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       127279                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.010261                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.010261                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 31988.897397                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 31988.897397                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          975                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          975                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          331                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          331                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3784000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3784000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002601                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002601                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 11432.024169                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11432.024169                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       121884                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       121884                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         4707                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         4707                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     30038500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     30038500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       126591                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       126591                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.037183                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037183                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6381.665604                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6381.665604                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         4626                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         4626                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     25433500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     25433500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.036543                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.036543                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5497.946390                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5497.946390                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       394000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       394000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       373000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       373000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2073                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2073                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2886                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2886                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     50670000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     50670000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4959                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4959                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.581972                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.581972                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 17557.172557                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 17557.172557                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2886                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2886                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     47784000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     47784000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.581972                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.581972                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 16557.172557                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 16557.172557                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  71987500500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.856653                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           18538304                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1625468                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.404902                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.856653                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995520                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995520                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         47629676                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        47629676                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  71987500500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               37365                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              576434                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5365                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              554319                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1173483                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              37365                       # number of overall hits
system.l2.overall_hits::.cpu0.data             576434                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5365                       # number of overall hits
system.l2.overall_hits::.cpu1.data             554319                       # number of overall hits
system.l2.overall_hits::total                 1173483                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             62663                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1009779                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             13976                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            885422                       # number of demand (read+write) misses
system.l2.demand_misses::total                1971840                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            62663                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1009779                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            13976                       # number of overall misses
system.l2.overall_misses::.cpu1.data           885422                       # number of overall misses
system.l2.overall_misses::total               1971840                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5814406000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  94028942496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1331147000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  82964910500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     184139405996                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5814406000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  94028942496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1331147000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  82964910500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    184139405996                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          100028                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1586213                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           19341                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1439741                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3145323                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         100028                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1586213                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          19341                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1439741                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3145323                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.626455                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.636597                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.722610                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.614987                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.626912                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.626455                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.636597                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.722610                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.614987                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.626912                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 92788.503583                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 93118.338266                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95245.206068                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 93700.981566                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93384.557569                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 92788.503583                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 93118.338266                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95245.206068                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 93700.981566                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93384.557569                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               4180                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        96                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      43.541667                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2601238                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              352487                       # number of writebacks
system.l2.writebacks::total                    352487                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            456                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         137818                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            431                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         110002                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              248707                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           456                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        137818                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           431                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        110002                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             248707                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        62207                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       871961                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        13545                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       775420                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1723133                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        62207                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       871961                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        13545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       775420                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3157681                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4880814                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5163910501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  77876656016                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1175905008                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  69458660015                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 153675131540                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5163910501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  77876656016                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1175905008                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  69458660015                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 220839375189                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 374514506729                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.621896                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.549712                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.700326                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.538583                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.547840                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.621896                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.549712                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.700326                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.538583                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.551769                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 83011.726992                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89312.086224                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86814.692359                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89575.533279                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89183.557822                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 83011.726992                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89312.086224                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86814.692359                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89575.533279                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 69937.202393                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76731.976824                       # average overall mshr miss latency
system.l2.replacements                        6570640                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       466004                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           466004                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       466005                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       466005                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      2246203                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2246203                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            3                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              3                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      2246206                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2246206                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3157681                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3157681                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 220839375189                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 220839375189                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 69937.202393                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 69937.202393                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            3327                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            3291                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 6618                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          2017                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          2147                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4164                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1354500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1722500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3077000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         5344                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         5438                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            10782                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.377433                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.394814                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.386199                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data   671.541894                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   802.282254                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   738.952930                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         2015                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         2144                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4159                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     40496984                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     42975984                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     83472968                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.377058                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.394263                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.385735                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20097.758809                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20044.768657                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20070.441933                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           114                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           148                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                262                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          363                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          169                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              532                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1145000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       517000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1662000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          477                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          317                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            794                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.761006                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.533123                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.670025                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3154.269972                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3059.171598                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3124.060150                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          359                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          165                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          524                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      7246500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3431000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     10677500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.752621                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.520505                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.659950                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20185.236769                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20793.939394                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20376.908397                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            25114                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            23531                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 48645                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          65329                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          35647                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              100976                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   5553306000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   3176915000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8730221000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        90443                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        59178                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            149621                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.722322                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.602369                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.674879                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 85005.219734                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 89121.524953                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86458.376248                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        22380                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         6793                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            29173                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        42949                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        28854                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          71803                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3764866501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2517632500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6282499001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.474874                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.487580                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.479899                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87659.002561                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 87254.193526                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87496.330251                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         37365                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5365                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              42730                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        62663                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        13976                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            76639                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5814406000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1331147000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7145553000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       100028                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        19341                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         119369                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.626455                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.722610                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.642034                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 92788.503583                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95245.206068                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93236.511437                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          456                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          431                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           887                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        62207                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        13545                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        75752                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5163910501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1175905008                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6339815509                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.621896                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.700326                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.634604                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 83011.726992                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86814.692359                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83691.724430                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       551320                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       530788                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1082108                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       944450                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       849775                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1794225                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  88475636496                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  79787995500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 168263631996                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1495770                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1380563                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2876333                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.631414                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.615528                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.623789                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 93679.534646                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 93893.084052                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93780.675220                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       115438                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       103209                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       218647                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       829012                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       746566                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1575578                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  74111789515                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  66941027515                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 141052817030                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.554238                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.540769                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.547773                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89397.728278                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 89665.250648                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89524.490079                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          109                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           17                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               126                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          511                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           75                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             586                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     19350000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       440000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     19790000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          620                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           92                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           712                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.824194                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.815217                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.823034                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 37866.927593                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  5866.666667                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 33771.331058                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          356                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            7                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          363                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          155                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           68                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          223                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3179483                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1333000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4512483                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.250000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.739130                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.313202                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20512.793548                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19602.941176                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20235.349776                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  71987500500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  71987500500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999849                       # Cycle average of tags in use
system.l2.tags.total_refs                     8589828                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6571176                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.307198                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.761745                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.120008                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.490005                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.030179                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.353070                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    41.244842                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.277527                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001875                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.038906                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000472                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.036767                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.644451                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            47                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.734375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  53530936                       # Number of tag accesses
system.l2.tags.data_accesses                 53530936                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  71987500500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3981440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      56019904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        866880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      49763456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    189963072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          300594752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3981440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       866880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4848320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22559296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22559296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          62210                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         875311                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          13545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         777554                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2968173                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4696793                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       352489                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             352489                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         55307379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        778189319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         12042091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        691279120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2638834113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4175652022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     55307379                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     12042091                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         67349470                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      313377959                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            313377959                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      313377959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        55307379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       778189319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        12042091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       691279120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2638834113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4489029981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    340153.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     62211.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    861003.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     13545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    767244.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2958117.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000513460250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        20847                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        20847                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8169071                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             320967                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4696796                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     352492                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4696796                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   352492                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  34676                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 12339                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            176694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            205012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            200116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            200233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            272758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            265191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            257734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            227299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            224282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            205164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           337231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           212971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           194238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           339924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           619361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           723912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             14728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             18664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            23345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            18542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            26916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            24099                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.62                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 122504249387                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                23310600000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            209918999387                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26276.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45026.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4117985                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  304059                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.39                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4696796                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               352492                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  583141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  676897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  774912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  612183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  541021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  446693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  319289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  239637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  169643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  112138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  75674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  49892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  28708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  16113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   8700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   4327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   2111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  19757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  23100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  21391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  21242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       580246                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    551.744136                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   402.877804                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   377.848738                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        32998      5.69%      5.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       166038     28.62%     34.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        58923     10.15%     44.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        52450      9.04%     53.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        28971      4.99%     58.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18504      3.19%     61.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        16620      2.86%     64.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13471      2.32%     66.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       192271     33.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       580246                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        20847                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     223.634240                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    133.124643                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    292.208922                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         14280     68.50%     68.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         4299     20.62%     89.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         1641      7.87%     96.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          438      2.10%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           77      0.37%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           33      0.16%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           17      0.08%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           12      0.06%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            9      0.04%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            6      0.03%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            7      0.03%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            2      0.01%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            9      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375           13      0.06%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20847                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20847                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.317216                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.296879                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.853380                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            17892     85.83%     85.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              497      2.38%     88.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1581      7.58%     95.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              648      3.11%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              168      0.81%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               38      0.18%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               18      0.09%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20847                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              298375680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2219264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                21770560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               300594944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22559488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4144.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       302.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4175.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    313.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        34.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    32.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   71987472000                       # Total gap between requests
system.mem_ctrls.avgGap                      14256.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3981504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     55104192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       866880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     49103616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    189319488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     21770560                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 55308268.412514202297                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 765468888.588512659073                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 12042090.557096090168                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 682113084.340246081352                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2629893893.871200561523                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 302421390.502369225025                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        62211                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       875311                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        13545                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       777554                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2968175                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       352492                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2580003128                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  41670526871                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    611409435                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  37273570579                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 127783489374                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1775885413707                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     41471.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47606.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45139.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     47936.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     43051.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5038087.14                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2548987140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1354826385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         20399572620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          894619260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       5682961440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      31989986310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        704264640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        63575217795                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        883.142453                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1527086282                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2403960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  68056454218                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1593933600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            847207185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         12887964180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          881042040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       5682961440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29540857620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2766688800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        54200654865                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        752.917583                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6835293753                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2403960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  62748246747                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                906                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          454                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    22282396.475771                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   66813310.445732                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          454    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        20500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    700772500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            454                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    61871292500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  10116208000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  71987500500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      7571579                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7571579                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      7571579                       # number of overall hits
system.cpu1.icache.overall_hits::total        7571579                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        20183                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         20183                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        20183                       # number of overall misses
system.cpu1.icache.overall_misses::total        20183                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1497257500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1497257500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1497257500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1497257500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      7591762                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7591762                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      7591762                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7591762                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002659                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002659                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002659                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002659                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 74184.090571                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74184.090571                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 74184.090571                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74184.090571                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           88                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           44                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        19341                       # number of writebacks
system.cpu1.icache.writebacks::total            19341                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          842                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          842                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          842                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          842                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        19341                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        19341                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        19341                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        19341                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1421008500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1421008500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1421008500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1421008500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002548                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002548                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002548                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002548                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 73471.304483                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 73471.304483                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 73471.304483                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 73471.304483                       # average overall mshr miss latency
system.cpu1.icache.replacements                 19341                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      7571579                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7571579                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        20183                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        20183                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1497257500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1497257500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      7591762                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7591762                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002659                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002659                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 74184.090571                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74184.090571                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          842                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          842                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        19341                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        19341                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1421008500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1421008500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 73471.304483                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 73471.304483                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  71987500500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7678060                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            19373                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           396.327879                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         15202865                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        15202865                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  71987500500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16087882                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16087882                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16087882                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16087882                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5737909                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5737909                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5737909                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5737909                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 337897090909                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 337897090909                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 337897090909                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 337897090909                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     21825791                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21825791                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     21825791                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21825791                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.262896                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.262896                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.262896                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.262896                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 58888.541263                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 58888.541263                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 58888.541263                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 58888.541263                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      8946320                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        35493                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           236040                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            488                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    37.901712                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    72.731557                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1438910                       # number of writebacks
system.cpu1.dcache.writebacks::total          1438910                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4241292                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4241292                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4241292                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4241292                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1496617                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1496617                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1496617                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1496617                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  92758606393                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  92758606393                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  92758606393                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  92758606393                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.068571                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.068571                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.068571                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.068571                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 61978.853904                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 61978.853904                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 61978.853904                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 61978.853904                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1438883                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14651597                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14651597                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5311330                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5311330                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 312783641000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 312783641000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     19962927                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     19962927                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.266060                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.266060                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 58889.890291                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 58889.890291                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3903638                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3903638                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1407692                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1407692                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  88959907000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  88959907000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.070515                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.070515                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 63195.576163                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 63195.576163                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1436285                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1436285                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       426579                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       426579                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  25113449909                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  25113449909                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1862864                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1862864                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.228991                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.228991                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 58871.744528                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 58871.744528                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       337654                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       337654                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        88925                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        88925                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3798699393                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3798699393                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047736                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047736                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 42718.013978                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 42718.013978                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        67177                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        67177                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          737                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          737                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     38962500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     38962500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        67914                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        67914                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.010852                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.010852                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 52866.350068                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 52866.350068                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          172                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          172                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          565                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          565                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     23902500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     23902500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008319                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008319                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 42305.309735                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42305.309735                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        63037                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        63037                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         4632                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         4632                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     24513500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     24513500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        67669                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        67669                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.068451                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.068451                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5292.206390                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5292.206390                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         4550                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         4550                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     19994500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     19994500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.067239                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.067239                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4394.395604                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4394.395604                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       674500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       674500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       643500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       643500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1512                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1512                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2829                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2829                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     54585500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     54585500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4341                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4341                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.651693                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.651693                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 19294.980559                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 19294.980559                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2829                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2829                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     51756500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     51756500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.651693                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.651693                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 18294.980559                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 18294.980559                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  71987500500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.203601                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           17736634                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1477739                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.002548                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.203601                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.975113                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.975113                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45409142                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45409142                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  71987500500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3052141                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       818492                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2680040                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6218154                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4861945                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           47235                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          9124                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          56359                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           52                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           52                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           169724                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          169725                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        119426                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2932715                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          712                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          712                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       300136                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4834214                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        58023                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4390274                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9582647                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     12803264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    203137024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2475648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    184231808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              402647744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11553965                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27461312                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         14711577                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.203612                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.432985                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11901650     80.90%     80.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2625133     17.84%     98.74% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 184061      1.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    733      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14711577                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6361578462                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2458158246                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         150233787                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2236826131                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          29231060                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
