--
-- VHDL Architecture vlsi.Adder.behavioral
--
-- Created:
--          by - Omar EL-Ganayni.UNKNOWN (OMAREL-GANAYNI)
--          at - 18:47:39 11/22/2013
--
-- using Mentor Graphics HDL Designer(TM) 2007.1 (Build 19)
--
library IEEE;
 use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;



entity Adder is
   
   port
   (
      A,B : in std_logic_vector (31 downto 0);
      clk : in std_logic;  
 
      result     : out std_logic_vector(31 downto 0)); 
    
      
   
end entity Adder;


 
architecture Behavioral of Adder is
   
begin

   Result <= std_logic_vector(unsigned(A) + unsigned(B));
 
end architecture Behavioral;