// Seed: 757352431
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  logic id_3;
  ;
  logic id_4 = id_2 == -1;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1
);
  logic id_3;
  ;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
module module_2 #(
    parameter id_16 = 32'd42,
    parameter id_17 = 32'd32,
    parameter id_5  = 32'd7,
    parameter id_6  = 32'd96,
    parameter id_7  = 32'd61
) (
    input wire id_0,
    output logic id_1,
    inout tri id_2[1 'b0 : id_5],
    output wire id_3,
    output logic id_4,
    input tri1 _id_5,
    input uwire _id_6,
    input uwire _id_7,
    input tri0 id_8,
    input wand id_9,
    output supply0 id_10[id_7 : id_6]
);
  logic id_12;
  always_ff id_1 = "";
  wire id_13;
  bit  id_14;
  tri  id_15;
  always id_4 = ~id_0;
  assign id_15 = 1;
  wire _id_16;
  module_0 modCall_1 (
      id_15,
      id_15
  );
  logic _id_17;
  always id_14 = 1'h0;
  wire [~  ~&  id_16 : id_17] id_18;
  logic id_19;
  ;
  parameter id_20 = 1'h0;
endmodule
