0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/danny/OneDrive/Desktop/FPGA/RSIC-16bit-project/RSIC-16bit-project.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/danny/OneDrive/Desktop/FPGA/RSIC-16bit-project/RSIC-16bit-project.srcs/sim_1/new/ALU_tb.v,1721189495,systemVerilog,,,,ALU_tb,,uvm,,,,,,
C:/Users/danny/OneDrive/Desktop/FPGA/RSIC-16bit-project/RSIC-16bit-project.srcs/sim_1/new/GPR_tb.v,1721164746,verilog,,,,GPR_tb,,,,,,,,
C:/Users/danny/OneDrive/Desktop/FPGA/RSIC-16bit-project/RSIC-16bit-project.srcs/sim_1/new/Risc_16_bit_tb.v,1721335398,verilog,,,C:/Users/danny/OneDrive/Desktop/FPGA/RSIC-16bit-project/RSIC-16bit-project.srcs/sources_1/new/parameter.v,test_Risc_16_bit,,,,,,,,
C:/Users/danny/OneDrive/Desktop/FPGA/RSIC-16bit-project/RSIC-16bit-project.srcs/sources_1/new/ALU.v,1721186936,verilog,,C:/Users/danny/OneDrive/Desktop/FPGA/RSIC-16bit-project/RSIC-16bit-project.srcs/sources_1/new/Control_Unit.v,,ALU,,,,,,,,
C:/Users/danny/OneDrive/Desktop/FPGA/RSIC-16bit-project/RSIC-16bit-project.srcs/sources_1/new/Control_Unit.v,1721332088,verilog,,C:/Users/danny/OneDrive/Desktop/FPGA/RSIC-16bit-project/RSIC-16bit-project.srcs/sources_1/new/Data_Memory.v,,Control_Unit,,,,,,,,
C:/Users/danny/OneDrive/Desktop/FPGA/RSIC-16bit-project/RSIC-16bit-project.srcs/sources_1/new/Data_Memory.v,1721336664,verilog,,C:/Users/danny/OneDrive/Desktop/FPGA/RSIC-16bit-project/RSIC-16bit-project.srcs/sources_1/new/Datapath_Unit.v,C:/Users/danny/OneDrive/Desktop/FPGA/RSIC-16bit-project/RSIC-16bit-project.srcs/sources_1/new/parameter.v,Data_Memory,,,,,,,,
C:/Users/danny/OneDrive/Desktop/FPGA/RSIC-16bit-project/RSIC-16bit-project.srcs/sources_1/new/Datapath_Unit.v,1721335565,verilog,,C:/Users/danny/OneDrive/Desktop/FPGA/RSIC-16bit-project/RSIC-16bit-project.srcs/sources_1/new/GPR.v,,Datapath_Unit,,,,,,,,
C:/Users/danny/OneDrive/Desktop/FPGA/RSIC-16bit-project/RSIC-16bit-project.srcs/sources_1/new/GPR.v,1721161814,verilog,,C:/Users/danny/OneDrive/Desktop/FPGA/RSIC-16bit-project/RSIC-16bit-project.srcs/sources_1/new/Instruction_Memory.v,,GPR,,,,,,,,
C:/Users/danny/OneDrive/Desktop/FPGA/RSIC-16bit-project/RSIC-16bit-project.srcs/sources_1/new/Instruction_Memory.v,1721336293,verilog,,C:/Users/danny/OneDrive/Desktop/FPGA/RSIC-16bit-project/RSIC-16bit-project.srcs/sources_1/new/Risc_16_bit.v,C:/Users/danny/OneDrive/Desktop/FPGA/RSIC-16bit-project/RSIC-16bit-project.srcs/sources_1/new/parameter.v,Instruction_Memory,,,,,,,,
C:/Users/danny/OneDrive/Desktop/FPGA/RSIC-16bit-project/RSIC-16bit-project.srcs/sources_1/new/Risc_16_bit.v,1721332694,verilog,,C:/Users/danny/OneDrive/Desktop/FPGA/RSIC-16bit-project/RSIC-16bit-project.srcs/sources_1/new/alu_control.v,,Risc_16_bit,,,,,,,,
C:/Users/danny/OneDrive/Desktop/FPGA/RSIC-16bit-project/RSIC-16bit-project.srcs/sources_1/new/alu_control.v,1721252976,verilog,,C:/Users/danny/OneDrive/Desktop/FPGA/RSIC-16bit-project/RSIC-16bit-project.srcs/sim_1/new/Risc_16_bit_tb.v,,alu_control,,,,,,,,
C:/Users/danny/OneDrive/Desktop/FPGA/RSIC-16bit-project/RSIC-16bit-project.srcs/sources_1/new/parameter.v,1721336640,verilog,,,,,,,,,,,,
