// Seed: 659118342
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_6;
endprogram
module module_1 #(
    parameter id_0 = 32'd72
) (
    input  tri1  _id_0,
    output logic id_1 [id_0 : (  -1  |  -1  )],
    input  tri1  id_2
);
  always if (1) id_1 <= id_0;
  logic id_4;
  always begin : LABEL_0
    return id_0 !== id_2;
  end
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
