Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Dec  8 16:21:07 2019
| Host         : DESKTOP-MNS355G running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   187 |
| Unused register locations in slices containing registers |   273 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            7 |
|      2 |            1 |
|      3 |            1 |
|      4 |            7 |
|      5 |            4 |
|      6 |            2 |
|      7 |            2 |
|      8 |           92 |
|      9 |            1 |
|     10 |            7 |
|     11 |            1 |
|     12 |            1 |
|     13 |            1 |
|     14 |            2 |
|    16+ |           58 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             545 |          190 |
| No           | No                    | Yes                    |             270 |           93 |
| No           | Yes                   | No                     |             133 |           59 |
| Yes          | No                    | No                     |            1034 |          261 |
| Yes          | No                    | Yes                    |             616 |          186 |
| Yes          | Yes                   | No                     |            1009 |          250 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                                                                         Enable Signal                                                                        |                                                                   Set/Reset Signal                                                                  | Slice Load Count | Bel Load Count |
+----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                              | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                               |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                              | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                              |                1 |              1 |
|  MCLK_IBUF_BUFG                                    |                                                                                                                                                              |                                                                                                                                                     |                1 |              1 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/ACC_FILTER_GEN[0].filter_acc/SIGN0_out                                                                                                             | RESET_IBUF                                                                                                                                          |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                        | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0               |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                              | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                        |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                              | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                        |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                     |                1 |              2 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/I_MPU6050_0/COMPLETED_reg_1                                                                                                                        | RESET_IBUF                                                                                                                                          |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                              | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                            |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                              | system_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                              | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/I_I2CMASTER_0/counter[3]_i_1__0_n_0                                                                                                                | RESET_IBUF                                                                                                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                              | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                4 |              4 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/I_MPU6050_0/adr_i[3]_i_1_n_0                                                                                                                       | RESET_IBUF                                                                                                                                          |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                  | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                   | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/I_I2CMASTER_0/state[4]_i_1_n_0                                                                                                                     | RESET_IBUF                                                                                                                                          |                3 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                          | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                              | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                     |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | system_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                          |                3 |              7 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/I_I2CMASTER_0/p_0_out[7]                                                                                                                           | RESET_IBUF                                                                                                                                          |                3 |              7 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/I_MPU6050_0/adr_i_reg[1]_0[1]                                                                                                                      | RESET_IBUF                                                                                                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S02_AXI_inst/p_1_in[31]                                                                                                 | system_i/mpu_data_0/U0/mpu_data_v1_0_S02_AXI_inst/axi_awready_i_1__1_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S02_AXI_inst/slv_reg2[15]_i_1__1_n_0                                                                                    | system_i/mpu_data_0/U0/mpu_data_v1_0_S02_AXI_inst/axi_awready_i_1__1_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg0[15]_i_1__2_n_0                                                                                    | system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/axi_awready_i_1__2_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg0[23]_i_1__2_n_0                                                                                    | system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/axi_awready_i_1__2_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg0[31]_i_1__2_n_0                                                                                    | system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/axi_awready_i_1__2_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg0[7]_i_1__2_n_0                                                                                     | system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/axi_awready_i_1__2_n_0                                                                            |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg2[15]_i_1__2_n_0                                                                                    | system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/axi_awready_i_1__2_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg2[23]_i_1__2_n_0                                                                                    | system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/axi_awready_i_1__2_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg2[7]_i_1__2_n_0                                                                                     | system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/axi_awready_i_1__2_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg2[31]_i_1__2_n_0                                                                                    | system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/axi_awready_i_1__2_n_0                                                                            |                1 |              8 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/I_I2CMASTER_0/DOUT[7]_i_1_n_0                                                                                                                      | RESET_IBUF                                                                                                                                          |                3 |              8 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/I_MPU6050_0/DATA[7]_i_1_n_0                                                                                                                        | RESET_IBUF                                                                                                                                          |                5 |              8 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/I_MPU6050_0/adr_i_reg[0]_0[0]                                                                                                                      | RESET_IBUF                                                                                                                                          |                2 |              8 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/I_MPU6050_0/adr_i_reg[3]_1[1]                                                                                                                      | RESET_IBUF                                                                                                                                          |                3 |              8 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/I_MPU6050_0/E[0]                                                                                                                                   | RESET_IBUF                                                                                                                                          |                2 |              8 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/I_MPU6050_0/adr_i_reg[0]_0[1]                                                                                                                      | RESET_IBUF                                                                                                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S02_AXI_inst/slv_reg2[23]_i_1__1_n_0                                                                                    | system_i/mpu_data_0/U0/mpu_data_v1_0_S02_AXI_inst/axi_awready_i_1__1_n_0                                                                            |                2 |              8 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/I_MPU6050_0/adr_i_reg[3]_0[1]                                                                                                                      | RESET_IBUF                                                                                                                                          |                2 |              8 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/I_MPU6050_0/adr_i_reg[3]_1[0]                                                                                                                      | RESET_IBUF                                                                                                                                          |                3 |              8 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/I_MPU6050_0/adr_i_reg[0]_1[0]                                                                                                                      | RESET_IBUF                                                                                                                                          |                1 |              8 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/I_MPU6050_0/adr_i_reg[0]_1[1]                                                                                                                      | RESET_IBUF                                                                                                                                          |                2 |              8 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/I_MPU6050_0/adr_i_reg[3]_0[0]                                                                                                                      | RESET_IBUF                                                                                                                                          |                2 |              8 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/I_MPU6050_0/E[1]                                                                                                                                   | RESET_IBUF                                                                                                                                          |                2 |              8 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/I_MPU6050_0/adr_i_reg[1]_0[0]                                                                                                                      | RESET_IBUF                                                                                                                                          |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/p_1_in[15]                                                                                                 | system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/axi_awready_i_1__2_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/p_1_in[7]                                                                                                  | system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/axi_awready_i_1__2_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/p_1_in[23]                                                                                                 | system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/axi_awready_i_1__2_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/p_1_in[31]                                                                                                 | system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/axi_awready_i_1__2_n_0                                                                            |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S04_AXI_inst/slv_reg0[15]_i_1__3_n_0                                                                                    | system_i/mpu_data_0/U0/mpu_data_v1_0_S04_AXI_inst/axi_awready_i_1__3_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S04_AXI_inst/slv_reg2[7]_i_1__3_n_0                                                                                     | system_i/mpu_data_0/U0/mpu_data_v1_0_S04_AXI_inst/axi_awready_i_1__3_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S04_AXI_inst/slv_reg0[31]_i_1__3_n_0                                                                                    | system_i/mpu_data_0/U0/mpu_data_v1_0_S04_AXI_inst/axi_awready_i_1__3_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S04_AXI_inst/p_1_in[15]                                                                                                 | system_i/mpu_data_0/U0/mpu_data_v1_0_S04_AXI_inst/axi_awready_i_1__3_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S04_AXI_inst/slv_reg0[23]_i_1__3_n_0                                                                                    | system_i/mpu_data_0/U0/mpu_data_v1_0_S04_AXI_inst/axi_awready_i_1__3_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S04_AXI_inst/slv_reg0[7]_i_1__3_n_0                                                                                     | system_i/mpu_data_0/U0/mpu_data_v1_0_S04_AXI_inst/axi_awready_i_1__3_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S04_AXI_inst/slv_reg2[23]_i_1__3_n_0                                                                                    | system_i/mpu_data_0/U0/mpu_data_v1_0_S04_AXI_inst/axi_awready_i_1__3_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S04_AXI_inst/p_1_in[7]                                                                                                  | system_i/mpu_data_0/U0/mpu_data_v1_0_S04_AXI_inst/axi_awready_i_1__3_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S04_AXI_inst/p_1_in[31]                                                                                                 | system_i/mpu_data_0/U0/mpu_data_v1_0_S04_AXI_inst/axi_awready_i_1__3_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S04_AXI_inst/slv_reg2[15]_i_1__3_n_0                                                                                    | system_i/mpu_data_0/U0/mpu_data_v1_0_S04_AXI_inst/axi_awready_i_1__3_n_0                                                                            |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S04_AXI_inst/p_1_in[23]                                                                                                 | system_i/mpu_data_0/U0/mpu_data_v1_0_S04_AXI_inst/axi_awready_i_1__3_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S04_AXI_inst/slv_reg2[31]_i_1__3_n_0                                                                                    | system_i/mpu_data_0/U0/mpu_data_v1_0_S04_AXI_inst/axi_awready_i_1__3_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S05_AXI_inst/slv_reg0[15]_i_1__4_n_0                                                                                    | system_i/mpu_data_0/U0/mpu_data_v1_0_S05_AXI_inst/axi_awready_i_1__4_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S05_AXI_inst/slv_reg0[23]_i_1__4_n_0                                                                                    | system_i/mpu_data_0/U0/mpu_data_v1_0_S05_AXI_inst/axi_awready_i_1__4_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S05_AXI_inst/slv_reg0[31]_i_1__4_n_0                                                                                    | system_i/mpu_data_0/U0/mpu_data_v1_0_S05_AXI_inst/axi_awready_i_1__4_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S05_AXI_inst/p_1_in[23]                                                                                                 | system_i/mpu_data_0/U0/mpu_data_v1_0_S05_AXI_inst/axi_awready_i_1__4_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S05_AXI_inst/slv_reg2[15]_i_1__4_n_0                                                                                    | system_i/mpu_data_0/U0/mpu_data_v1_0_S05_AXI_inst/axi_awready_i_1__4_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S05_AXI_inst/p_1_in[15]                                                                                                 | system_i/mpu_data_0/U0/mpu_data_v1_0_S05_AXI_inst/axi_awready_i_1__4_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S05_AXI_inst/slv_reg2[31]_i_1__4_n_0                                                                                    | system_i/mpu_data_0/U0/mpu_data_v1_0_S05_AXI_inst/axi_awready_i_1__4_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S05_AXI_inst/p_1_in[7]                                                                                                  | system_i/mpu_data_0/U0/mpu_data_v1_0_S05_AXI_inst/axi_awready_i_1__4_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S05_AXI_inst/slv_reg2[23]_i_1__4_n_0                                                                                    | system_i/mpu_data_0/U0/mpu_data_v1_0_S05_AXI_inst/axi_awready_i_1__4_n_0                                                                            |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S05_AXI_inst/slv_reg2[7]_i_1__4_n_0                                                                                     | system_i/mpu_data_0/U0/mpu_data_v1_0_S05_AXI_inst/axi_awready_i_1__4_n_0                                                                            |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S05_AXI_inst/slv_reg0[7]_i_1__4_n_0                                                                                     | system_i/mpu_data_0/U0/mpu_data_v1_0_S05_AXI_inst/axi_awready_i_1__4_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S05_AXI_inst/p_1_in[31]                                                                                                 | system_i/mpu_data_0/U0/mpu_data_v1_0_S05_AXI_inst/axi_awready_i_1__4_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                     |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                     |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                     |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                              | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                            |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                        | system_i/mpu_data_0/U0/mpu_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                        | system_i/mpu_data_0/U0/mpu_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                       | system_i/mpu_data_0/U0/mpu_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                  | system_i/mpu_data_0/U0/mpu_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                 | system_i/mpu_data_0/U0/mpu_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                       | system_i/mpu_data_0/U0/mpu_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                       | system_i/mpu_data_0/U0/mpu_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                 | system_i/mpu_data_0/U0/mpu_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                       | system_i/mpu_data_0/U0/mpu_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                       | system_i/mpu_data_0/U0/mpu_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                       | system_i/mpu_data_0/U0/mpu_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                 | system_i/mpu_data_0/U0/mpu_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/slv_reg0[15]_i_1__0_n_0                                                                                    | system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/axi_awready_i_1__0_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/slv_reg0[7]_i_1__0_n_0                                                                                     | system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/axi_awready_i_1__0_n_0                                                                            |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/slv_reg2[23]_i_1__0_n_0                                                                                    | system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/axi_awready_i_1__0_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/slv_reg2[31]_i_1__0_n_0                                                                                    | system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/axi_awready_i_1__0_n_0                                                                            |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/slv_reg2[7]_i_1__0_n_0                                                                                     | system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/axi_awready_i_1__0_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/p_1_in[7]                                                                                                  | system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/axi_awready_i_1__0_n_0                                                                            |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/slv_reg0[23]_i_1__0_n_0                                                                                    | system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/axi_awready_i_1__0_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/slv_reg0[31]_i_1__0_n_0                                                                                    | system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/axi_awready_i_1__0_n_0                                                                            |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/slv_reg2[15]_i_1__0_n_0                                                                                    | system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/axi_awready_i_1__0_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/p_1_in[15]                                                                                                 | system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/axi_awready_i_1__0_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/p_1_in[31]                                                                                                 | system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/axi_awready_i_1__0_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/p_1_in[23]                                                                                                 | system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/axi_awready_i_1__0_n_0                                                                            |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S02_AXI_inst/slv_reg0[31]_i_1__1_n_0                                                                                    | system_i/mpu_data_0/U0/mpu_data_v1_0_S02_AXI_inst/axi_awready_i_1__1_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S02_AXI_inst/slv_reg0[15]_i_1__1_n_0                                                                                    | system_i/mpu_data_0/U0/mpu_data_v1_0_S02_AXI_inst/axi_awready_i_1__1_n_0                                                                            |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S02_AXI_inst/p_1_in[15]                                                                                                 | system_i/mpu_data_0/U0/mpu_data_v1_0_S02_AXI_inst/axi_awready_i_1__1_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S02_AXI_inst/slv_reg0[7]_i_1__1_n_0                                                                                     | system_i/mpu_data_0/U0/mpu_data_v1_0_S02_AXI_inst/axi_awready_i_1__1_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S02_AXI_inst/slv_reg2[31]_i_1__1_n_0                                                                                    | system_i/mpu_data_0/U0/mpu_data_v1_0_S02_AXI_inst/axi_awready_i_1__1_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S02_AXI_inst/slv_reg2[7]_i_1__1_n_0                                                                                     | system_i/mpu_data_0/U0/mpu_data_v1_0_S02_AXI_inst/axi_awready_i_1__1_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S02_AXI_inst/p_1_in[23]                                                                                                 | system_i/mpu_data_0/U0/mpu_data_v1_0_S02_AXI_inst/axi_awready_i_1__1_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S02_AXI_inst/slv_reg0[23]_i_1__1_n_0                                                                                    | system_i/mpu_data_0/U0/mpu_data_v1_0_S02_AXI_inst/axi_awready_i_1__1_n_0                                                                            |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S02_AXI_inst/p_1_in[7]                                                                                                  | system_i/mpu_data_0/U0/mpu_data_v1_0_S02_AXI_inst/axi_awready_i_1__1_n_0                                                                            |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                              | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                            |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                              | system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/axi_awready_i_1__2_n_0                                                                            |                4 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                              | system_i/mpu_data_0/U0/mpu_data_v1_0_S02_AXI_inst/axi_awready_i_1__1_n_0                                                                            |                4 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                              | system_i/mpu_data_0/U0/mpu_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |                4 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                              | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                              | system_i/mpu_data_0/U0/mpu_data_v1_0_S05_AXI_inst/axi_awready_i_1__4_n_0                                                                            |                4 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                              | system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/axi_awready_i_1__0_n_0                                                                            |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                              | system_i/mpu_data_0/U0/mpu_data_v1_0_S04_AXI_inst/axi_awready_i_1__3_n_0                                                                            |                4 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                              | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                          |                4 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                              | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                            |                5 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                     |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                     |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                     |                2 |             14 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/ACC_FILTER_GEN[0].filter_acc/sum_stg_a                                                                                                             |                                                                                                                                                     |                4 |             16 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/ACC_FILTER_GEN[0].filter_acc/trunc_out                                                                                                             |                                                                                                                                                     |                6 |             16 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/GYR_FILTER_GEN[2].filter_gyr/sum_stg_a                                                                                                             |                                                                                                                                                     |                4 |             16 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/ACC_FILTER_GEN[1].filter_acc/sum_stg_a                                                                                                             |                                                                                                                                                     |                4 |             16 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/ACC_FILTER_GEN[1].filter_acc/trunc_out                                                                                                             |                                                                                                                                                     |                6 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                     |                3 |             16 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/ACC_FILTER_GEN[2].filter_acc/sum_stg_a                                                                                                             |                                                                                                                                                     |                4 |             16 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/ACC_FILTER_GEN[2].filter_acc/trunc_out                                                                                                             |                                                                                                                                                     |                3 |             16 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/GYR_FILTER_GEN[1].filter_gyr/sum_stg_a                                                                                                             |                                                                                                                                                     |                4 |             16 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/GYR_FILTER_GEN[0].filter_gyr/sum_stg_a                                                                                                             |                                                                                                                                                     |                4 |             16 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/GYR_FILTER_GEN[0].filter_gyr/trunc_out                                                                                                             |                                                                                                                                                     |                5 |             16 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/GYR_FILTER_GEN[1].filter_gyr/trunc_out                                                                                                             |                                                                                                                                                     |                4 |             16 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/GYR_FILTER_GEN[2].filter_gyr/trunc_out                                                                                                             |                                                                                                                                                     |                7 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                          |                                                                                                                                                     |                6 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                              | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                8 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                7 |             19 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                        |                                                                                                                                                     |                8 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/generateOutPre0_reg                                                                     | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                            |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S04_AXI_inst/slv_reg_rden                                                                                               | system_i/mpu_data_0/U0/mpu_data_v1_0_S04_AXI_inst/axi_awready_i_1__3_n_0                                                                            |               13 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                         | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                            |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                         | system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                          |               32 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/slv_reg_rden                                                                                               | system_i/mpu_data_0/U0/mpu_data_v1_0_S01_AXI_inst/axi_awready_i_1__0_n_0                                                                            |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/slv_reg_rden                                                                                               | system_i/mpu_data_0/U0/mpu_data_v1_0_S03_AXI_inst/axi_awready_i_1__2_n_0                                                                            |               12 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S02_AXI_inst/slv_reg_rden                                                                                               | system_i/mpu_data_0/U0/mpu_data_v1_0_S02_AXI_inst/axi_awready_i_1__1_n_0                                                                            |               14 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S05_AXI_inst/slv_reg_rden                                                                                               | system_i/mpu_data_0/U0/mpu_data_v1_0_S05_AXI_inst/axi_awready_i_1__4_n_0                                                                            |               12 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/mpu_data_0/U0/mpu_data_v1_0_S00_AXI_inst/slv_reg_rden                                                                                               | system_i/mpu_data_0/U0/mpu_data_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                               |               10 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/TCSR0_GENERATE[20].TCSR0_FF_I                                                           | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                            |                5 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                       | system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                            |               10 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                     |                9 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                     |                7 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                     |                8 |             35 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                     |                9 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]       |                                                                                                                                                     |               11 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                     |               10 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                     |               11 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                     |               12 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                     |               10 |             47 |
|  ACC_FILTER_GEN[0].filter_acc/mul_coefs            |                                                                                                                                                              |                                                                                                                                                     |               18 |             60 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/ACC_FILTER_GEN[2].filter_acc/trunc_prods                                                                                                           |                                                                                                                                                     |               16 |             60 |
|  ACC_FILTER_GEN[1].filter_acc/mul_coefs            |                                                                                                                                                              |                                                                                                                                                     |               26 |             60 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/ACC_FILTER_GEN[1].filter_acc/trunc_prods                                                                                                           |                                                                                                                                                     |               14 |             60 |
|  ACC_FILTER_GEN[2].filter_acc/mul_coefs            |                                                                                                                                                              |                                                                                                                                                     |               25 |             60 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/ACC_FILTER_GEN[0].filter_acc/trunc_prods                                                                                                           |                                                                                                                                                     |               14 |             60 |
|  GYR_FILTER_GEN[0].filter_gyr/mul_coefs            |                                                                                                                                                              |                                                                                                                                                     |               26 |             75 |
|  GYR_FILTER_GEN[1].filter_gyr/mul_coefs            |                                                                                                                                                              |                                                                                                                                                     |               23 |             75 |
|  GYR_FILTER_GEN[2].filter_gyr/mul_coefs            |                                                                                                                                                              |                                                                                                                                                     |               25 |             75 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/GYR_FILTER_GEN[1].filter_gyr/trunc_prods                                                                                                           |                                                                                                                                                     |               20 |             75 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/GYR_FILTER_GEN[0].filter_gyr/trunc_prods                                                                                                           |                                                                                                                                                     |               16 |             75 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/GYR_FILTER_GEN[2].filter_gyr/trunc_prods                                                                                                           |                                                                                                                                                     |               17 |             75 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/GYR_FILTER_GEN[0].filter_gyr/clk_enable                                                                                                            | RESET_IBUF                                                                                                                                          |               23 |             80 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/ACC_FILTER_GEN[2].filter_acc/clk_enable                                                                                                            | RESET_IBUF                                                                                                                                          |               19 |             80 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/GYR_FILTER_GEN[1].filter_gyr/clk_enable                                                                                                            | RESET_IBUF                                                                                                                                          |               32 |             80 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/GYR_FILTER_GEN[2].filter_gyr/clk_enable                                                                                                            | RESET_IBUF                                                                                                                                          |               24 |             80 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/ACC_FILTER_GEN[1].filter_acc/clk_enable                                                                                                            | RESET_IBUF                                                                                                                                          |               22 |             80 |
|  MCLK_IBUF_BUFG                                    | MPU6050_1/ACC_FILTER_GEN[0].filter_acc/clk_enable                                                                                                            | RESET_IBUF                                                                                                                                          |               23 |             80 |
|  NEW_READ_BUFG                                     |                                                                                                                                                              | RESET_IBUF                                                                                                                                          |               33 |             96 |
|  system_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                              |                                                                                                                                                     |               47 |            140 |
|  MCLK_IBUF_BUFG                                    |                                                                                                                                                              | RESET_IBUF                                                                                                                                          |               60 |            174 |
+----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


