{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712896404381 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712896404381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 11:33:23 2024 " "Processing started: Fri Apr 12 11:33:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712896404381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712896404381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Equalizer -c Equalizer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Equalizer -c Equalizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712896404381 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712896404612 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712896404613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coeffs.v 1 1 " "Found 1 design units, including 1 entities, in source file coeffs.v" { { "Info" "ISGN_ENTITY_NAME" "1 coeffs " "Found entity 1: coeffs" {  } { { "coeffs.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/coeffs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712896411282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712896411282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "delay.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712896411283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712896411283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712896411284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712896411284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac.v 1 1 " "Found 1 design units, including 1 entities, in source file mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac " "Found entity 1: mac" {  } { { "mac.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712896411285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712896411285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_filter.v 2 2 " "Found 2 design units, including 2 entities, in source file fir_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_filter " "Found entity 1: FIR_filter" {  } { { "FIR_filter.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/FIR_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712896411286 ""} { "Info" "ISGN_ENTITY_NAME" "2 FIR_filter_tb " "Found entity 2: FIR_filter_tb" {  } { { "FIR_filter.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/FIR_filter.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712896411286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712896411286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 2 2 " "Found 2 design units, including 2 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/multiplier.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712896411286 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplier_tb " "Found entity 2: multiplier_tb" {  } { { "multiplier.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/multiplier.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712896411286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712896411286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712896411287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712896411287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712896411288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712896411288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equalizer.v 1 1 " "Found 1 design units, including 1 entities, in source file equalizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Equalizer " "Found entity 1: Equalizer" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712896411288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712896411288 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Equalizer " "Elaborating entity \"Equalizer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712896411307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter " "Elaborating entity \"counter\" for hierarchy \"counter:counter\"" {  } { { "Equalizer.v" "counter" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712896411315 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 counter.v(19) " "Verilog HDL assignment warning at counter.v(19): truncated value with size 32 to match size of target (5)" {  } { { "counter.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/counter.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712896411315 "|Equalizer|counter:counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 counter.v(24) " "Verilog HDL assignment warning at counter.v(24): truncated value with size 32 to match size of target (1)" {  } { { "counter.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/counter.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712896411315 "|Equalizer|counter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_filter FIR_filter:filter_block\[0\].filter " "Elaborating entity \"FIR_filter\" for hierarchy \"FIR_filter:filter_block\[0\].filter\"" {  } { { "Equalizer.v" "filter_block\[0\].filter" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712896411316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coeffs FIR_filter:filter_block\[0\].filter\|coeffs:coeffs " "Elaborating entity \"coeffs\" for hierarchy \"FIR_filter:filter_block\[0\].filter\|coeffs:coeffs\"" {  } { { "FIR_filter.v" "coeffs" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/FIR_filter.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712896411322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay FIR_filter:filter_block\[0\].filter\|delay:delay " "Elaborating entity \"delay\" for hierarchy \"FIR_filter:filter_block\[0\].filter\|delay:delay\"" {  } { { "FIR_filter.v" "delay" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/FIR_filter.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712896411323 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "delay.v(32) " "Verilog HDL or VHDL warning at the delay.v(32): index expression is not wide enough to address all of the elements in the array" {  } { { "delay.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/delay.v" 32 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1712896411323 "|FIR_filter|delay:delay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac FIR_filter:filter_block\[0\].filter\|mac:mac " "Elaborating entity \"mac\" for hierarchy \"FIR_filter:filter_block\[0\].filter\|mac:mac\"" {  } { { "FIR_filter.v" "mac" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/FIR_filter.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712896411324 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sign_bit mac.v(15) " "Verilog HDL or VHDL warning at mac.v(15): object \"sign_bit\" assigned a value but never read" {  } { { "mac.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712896411324 "|FIR_filter|mac:mac"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mac.v(22) " "Verilog HDL assignment warning at mac.v(22): truncated value with size 32 to match size of target (1)" {  } { { "mac.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712896411324 "|FIR_filter|mac:mac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier FIR_filter:filter_block\[0\].filter\|mac:mac\|multiplier:mul " "Elaborating entity \"multiplier\" for hierarchy \"FIR_filter:filter_block\[0\].filter\|mac:mac\|multiplier:mul\"" {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712896411324 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A mul 15 4 " "Port \"A\" on the entity instantiation of \"mul\" is connected to a signal of width 15. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1712896411350 "|Equalizer|FIR_filter:filter_block[0].filter|mac:mac|multiplier:mul"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B mul 15 4 " "Port \"B\" on the entity instantiation of \"mul\" is connected to a signal of width 15. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1712896411350 "|Equalizer|FIR_filter:filter_block[0].filter|mac:mac|multiplier:mul"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "product mul 32 8 " "Port \"product\" on the entity instantiation of \"mul\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712896411350 "|Equalizer|FIR_filter:filter_block[0].filter|mac:mac|multiplier:mul"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "count delay 5 1 " "Port \"count\" on the entity instantiation of \"delay\" is connected to a signal of width 5. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "FIR_filter.v" "delay" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/FIR_filter.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1712896411350 "|Equalizer|FIR_filter:filter_block[0].filter|delay:delay"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A mul 15 4 " "Port \"A\" on the entity instantiation of \"mul\" is connected to a signal of width 15. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1712896411351 "|Equalizer|FIR_filter:filter_block[0].filter|mac:mac|multiplier:mul"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B mul 15 4 " "Port \"B\" on the entity instantiation of \"mul\" is connected to a signal of width 15. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1712896411351 "|Equalizer|FIR_filter:filter_block[0].filter|mac:mac|multiplier:mul"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "product mul 32 8 " "Port \"product\" on the entity instantiation of \"mul\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712896411351 "|Equalizer|FIR_filter:filter_block[0].filter|mac:mac|multiplier:mul"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "count delay 5 1 " "Port \"count\" on the entity instantiation of \"delay\" is connected to a signal of width 5. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "FIR_filter.v" "delay" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/FIR_filter.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1712896411351 "|Equalizer|FIR_filter:filter_block[0].filter|delay:delay"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A mul 15 4 " "Port \"A\" on the entity instantiation of \"mul\" is connected to a signal of width 15. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1712896411352 "|Equalizer|FIR_filter:filter_block[0].filter|mac:mac|multiplier:mul"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B mul 15 4 " "Port \"B\" on the entity instantiation of \"mul\" is connected to a signal of width 15. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1712896411352 "|Equalizer|FIR_filter:filter_block[0].filter|mac:mac|multiplier:mul"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "product mul 32 8 " "Port \"product\" on the entity instantiation of \"mul\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712896411352 "|Equalizer|FIR_filter:filter_block[0].filter|mac:mac|multiplier:mul"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "count delay 5 1 " "Port \"count\" on the entity instantiation of \"delay\" is connected to a signal of width 5. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "FIR_filter.v" "delay" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/FIR_filter.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1712896411352 "|Equalizer|FIR_filter:filter_block[0].filter|delay:delay"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A mul 15 4 " "Port \"A\" on the entity instantiation of \"mul\" is connected to a signal of width 15. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1712896411352 "|Equalizer|FIR_filter:filter_block[0].filter|mac:mac|multiplier:mul"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B mul 15 4 " "Port \"B\" on the entity instantiation of \"mul\" is connected to a signal of width 15. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1712896411352 "|Equalizer|FIR_filter:filter_block[0].filter|mac:mac|multiplier:mul"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "product mul 32 8 " "Port \"product\" on the entity instantiation of \"mul\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712896411352 "|Equalizer|FIR_filter:filter_block[0].filter|mac:mac|multiplier:mul"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "count delay 5 1 " "Port \"count\" on the entity instantiation of \"delay\" is connected to a signal of width 5. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "FIR_filter.v" "delay" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/FIR_filter.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1712896411352 "|Equalizer|FIR_filter:filter_block[0].filter|delay:delay"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A mul 15 4 " "Port \"A\" on the entity instantiation of \"mul\" is connected to a signal of width 15. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1712896411353 "|Equalizer|FIR_filter:filter_block[0].filter|mac:mac|multiplier:mul"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B mul 15 4 " "Port \"B\" on the entity instantiation of \"mul\" is connected to a signal of width 15. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1712896411353 "|Equalizer|FIR_filter:filter_block[0].filter|mac:mac|multiplier:mul"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "product mul 32 8 " "Port \"product\" on the entity instantiation of \"mul\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712896411353 "|Equalizer|FIR_filter:filter_block[0].filter|mac:mac|multiplier:mul"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "count delay 5 1 " "Port \"count\" on the entity instantiation of \"delay\" is connected to a signal of width 5. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "FIR_filter.v" "delay" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/FIR_filter.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1712896411353 "|Equalizer|FIR_filter:filter_block[0].filter|delay:delay"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A mul 15 4 " "Port \"A\" on the entity instantiation of \"mul\" is connected to a signal of width 15. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1712896411353 "|Equalizer|FIR_filter:filter_block[0].filter|mac:mac|multiplier:mul"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B mul 15 4 " "Port \"B\" on the entity instantiation of \"mul\" is connected to a signal of width 15. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1712896411353 "|Equalizer|FIR_filter:filter_block[0].filter|mac:mac|multiplier:mul"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "product mul 32 8 " "Port \"product\" on the entity instantiation of \"mul\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712896411353 "|Equalizer|FIR_filter:filter_block[0].filter|mac:mac|multiplier:mul"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "count delay 5 1 " "Port \"count\" on the entity instantiation of \"delay\" is connected to a signal of width 5. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "FIR_filter.v" "delay" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/FIR_filter.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1712896411354 "|Equalizer|FIR_filter:filter_block[0].filter|delay:delay"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "A mul 15 4 " "Port \"A\" on the entity instantiation of \"mul\" is connected to a signal of width 15. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1712896411354 "|Equalizer|FIR_filter:filter_block[0].filter|mac:mac|multiplier:mul"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "B mul 15 4 " "Port \"B\" on the entity instantiation of \"mul\" is connected to a signal of width 15. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1712896411354 "|Equalizer|FIR_filter:filter_block[0].filter|mac:mac|multiplier:mul"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "product mul 32 8 " "Port \"product\" on the entity instantiation of \"mul\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "mac.v" "mul" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/mac.v" 21 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1712896411354 "|Equalizer|FIR_filter:filter_block[0].filter|mac:mac|multiplier:mul"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "count delay 5 1 " "Port \"count\" on the entity instantiation of \"delay\" is connected to a signal of width 5. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "FIR_filter.v" "delay" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/FIR_filter.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1712896411354 "|Equalizer|FIR_filter:filter_block[0].filter|delay:delay"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1712896411718 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[0\] GND " "Pin \"data_out\[0\]\" is stuck at GND" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712896411732 "|Equalizer|data_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[1\] GND " "Pin \"data_out\[1\]\" is stuck at GND" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712896411732 "|Equalizer|data_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[2\] GND " "Pin \"data_out\[2\]\" is stuck at GND" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712896411732 "|Equalizer|data_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[3\] GND " "Pin \"data_out\[3\]\" is stuck at GND" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712896411732 "|Equalizer|data_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[4\] GND " "Pin \"data_out\[4\]\" is stuck at GND" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712896411732 "|Equalizer|data_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[5\] GND " "Pin \"data_out\[5\]\" is stuck at GND" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712896411732 "|Equalizer|data_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[6\] GND " "Pin \"data_out\[6\]\" is stuck at GND" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712896411732 "|Equalizer|data_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[7\] GND " "Pin \"data_out\[7\]\" is stuck at GND" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712896411732 "|Equalizer|data_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[8\] GND " "Pin \"data_out\[8\]\" is stuck at GND" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712896411732 "|Equalizer|data_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[9\] GND " "Pin \"data_out\[9\]\" is stuck at GND" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712896411732 "|Equalizer|data_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[10\] GND " "Pin \"data_out\[10\]\" is stuck at GND" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712896411732 "|Equalizer|data_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[11\] GND " "Pin \"data_out\[11\]\" is stuck at GND" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712896411732 "|Equalizer|data_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[12\] GND " "Pin \"data_out\[12\]\" is stuck at GND" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712896411732 "|Equalizer|data_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[13\] GND " "Pin \"data_out\[13\]\" is stuck at GND" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712896411732 "|Equalizer|data_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[14\] GND " "Pin \"data_out\[14\]\" is stuck at GND" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712896411732 "|Equalizer|data_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[15\] GND " "Pin \"data_out\[15\]\" is stuck at GND" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712896411732 "|Equalizer|data_out[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1712896411732 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712896411756 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712896411892 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712896411892 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "58 " "Design contains 58 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_n " "No output dependent on input pin \"rst_n\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|rst_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[0\] " "No output dependent on input pin \"gain\[0\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|gain[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[1\] " "No output dependent on input pin \"gain\[1\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|gain[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[2\] " "No output dependent on input pin \"gain\[2\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|gain[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[3\] " "No output dependent on input pin \"gain\[3\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|gain[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[4\] " "No output dependent on input pin \"gain\[4\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|gain[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[5\] " "No output dependent on input pin \"gain\[5\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|gain[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[6\] " "No output dependent on input pin \"gain\[6\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|gain[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[7\] " "No output dependent on input pin \"gain\[7\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|gain[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[8\] " "No output dependent on input pin \"gain\[8\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|gain[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[9\] " "No output dependent on input pin \"gain\[9\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|gain[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[10\] " "No output dependent on input pin \"gain\[10\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|gain[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[11\] " "No output dependent on input pin \"gain\[11\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|gain[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[12\] " "No output dependent on input pin \"gain\[12\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|gain[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[13\] " "No output dependent on input pin \"gain\[13\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|gain[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[14\] " "No output dependent on input pin \"gain\[14\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|gain[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[15\] " "No output dependent on input pin \"gain\[15\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|gain[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[16\] " "No output dependent on input pin \"gain\[16\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|gain[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[17\] " "No output dependent on input pin \"gain\[17\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|gain[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[18\] " "No output dependent on input pin \"gain\[18\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|gain[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[19\] " "No output dependent on input pin \"gain\[19\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|gain[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[20\] " "No output dependent on input pin \"gain\[20\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|gain[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[21\] " "No output dependent on input pin \"gain\[21\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|gain[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[22\] " "No output dependent on input pin \"gain\[22\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|gain[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[23\] " "No output dependent on input pin \"gain\[23\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|gain[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[24\] " "No output dependent on input pin \"gain\[24\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|gain[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[25\] " "No output dependent on input pin \"gain\[25\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|gain[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[26\] " "No output dependent on input pin \"gain\[26\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|gain[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[27\] " "No output dependent on input pin \"gain\[27\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|gain[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[28\] " "No output dependent on input pin \"gain\[28\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|gain[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[29\] " "No output dependent on input pin \"gain\[29\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|gain[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[30\] " "No output dependent on input pin \"gain\[30\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|gain[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[31\] " "No output dependent on input pin \"gain\[31\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|gain[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[32\] " "No output dependent on input pin \"gain\[32\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|gain[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[33\] " "No output dependent on input pin \"gain\[33\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|gain[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[34\] " "No output dependent on input pin \"gain\[34\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|gain[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[35\] " "No output dependent on input pin \"gain\[35\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|gain[35]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[36\] " "No output dependent on input pin \"gain\[36\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|gain[36]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[37\] " "No output dependent on input pin \"gain\[37\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|gain[37]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[38\] " "No output dependent on input pin \"gain\[38\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|gain[38]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[39\] " "No output dependent on input pin \"gain\[39\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|gain[39]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[0\] " "No output dependent on input pin \"data_in\[0\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|data_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[1\] " "No output dependent on input pin \"data_in\[1\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|data_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[2\] " "No output dependent on input pin \"data_in\[2\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|data_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[3\] " "No output dependent on input pin \"data_in\[3\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|data_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[4\] " "No output dependent on input pin \"data_in\[4\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|data_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[5\] " "No output dependent on input pin \"data_in\[5\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|data_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[6\] " "No output dependent on input pin \"data_in\[6\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|data_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[7\] " "No output dependent on input pin \"data_in\[7\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|data_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[8\] " "No output dependent on input pin \"data_in\[8\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|data_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[9\] " "No output dependent on input pin \"data_in\[9\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|data_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[10\] " "No output dependent on input pin \"data_in\[10\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|data_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[11\] " "No output dependent on input pin \"data_in\[11\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|data_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[12\] " "No output dependent on input pin \"data_in\[12\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|data_in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[13\] " "No output dependent on input pin \"data_in\[13\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|data_in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[14\] " "No output dependent on input pin \"data_in\[14\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|data_in[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[15\] " "No output dependent on input pin \"data_in\[15\]\"" {  } { { "Equalizer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Midterm/Equalizer.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712896411964 "|Equalizer|data_in[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1712896411964 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "58 " "Implemented 58 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712896411965 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712896411965 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712896411965 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 111 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 111 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712896411976 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 11:33:31 2024 " "Processing ended: Fri Apr 12 11:33:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712896411976 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712896411976 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712896411976 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712896411976 ""}
