// Seed: 2406504646
module module_0 (
    output tri id_0,
    output tri id_1,
    input supply0 id_2,
    input wor id_3,
    output uwire id_4,
    input wor id_5,
    output uwire id_6
);
  assign id_4 = id_3 & id_5;
endmodule
module module_1 (
    output tri1 id_0,
    output supply1 id_1,
    input wor id_2,
    input uwire id_3,
    output tri0 id_4,
    output tri id_5,
    input tri id_6,
    input supply0 id_7,
    input tri1 id_8,
    input uwire id_9,
    input tri1 id_10,
    input tri id_11,
    output wor id_12,
    input tri1 id_13
);
  module_0(
      id_0, id_4, id_6, id_9, id_5, id_9, id_4
  );
endmodule
