  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_solution2/yuv_filter_solution2 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=E:\robot\project\xilinx_fpga_class\hls\lab2/yuv_filter.c' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_solution2/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=E:\robot\project\xilinx_fpga_class\hls\lab2/image_aux.c' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_solution2/hls_config.cfg(8)
INFO: [HLS 200-10] Adding test bench file 'E:/robot/project/xilinx_fpga_class/hls/lab2/image_aux.c' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=E:\robot\project\xilinx_fpga_class\hls\lab2/yuv_filter_test.c' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_solution2/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter_test.c' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=E:\robot\project\xilinx_fpga_class\hls\lab2/test_data' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_solution2/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'E:/robot/project/xilinx_fpga_class/hls/lab2/test_data' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=yuv_filter' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_solution2/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_solution2/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_solution2/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1465] Applying ini 'clock=10' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_solution2/hls_config.cfg(12)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=0' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_solution2/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_solution2/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying ini 'syn.directive.pipeline=rgb2yuv/RGB2YUV_LOOP_X off' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_solution2/hls_config.cfg(14)
INFO: [HLS 200-1465] Applying ini 'syn.directive.pipeline=rgb2yuv/RGB2YUV_LOOP_Y off' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_solution2/hls_config.cfg(15)
INFO: [HLS 200-1465] Applying ini 'syn.directive.pipeline=yuv2rgb/YUV2RGB_LOOP_X off' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_solution2/hls_config.cfg(16)
INFO: [HLS 200-1465] Applying ini 'syn.directive.pipeline=yuv_scale/YUV_SCALE_LOOP_X off' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_solution2/hls_config.cfg(17)
INFO: [HLS 200-1465] Applying ini 'syn.directive.pipeline=yuv_scale/YUV_SCALE_LOOP_Y off' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_solution2/hls_config.cfg(18)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 5 seconds. CPU system time: 2 seconds. Elapsed time: 6.454 seconds; current allocated memory: 619.562 MB.
INFO: [HLS 200-10] Analyzing design file 'E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.404 seconds; current allocated memory: 621.977 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 455 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_solution2/yuv_filter_solution2/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 326 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_solution2/yuv_filter_solution2/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 197 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_solution2/yuv_filter_solution2/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_solution2/yuv_filter_solution2/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 221 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_solution2/yuv_filter_solution2/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_solution2/yuv_filter_solution2/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_solution2/yuv_filter_solution2/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_solution2/yuv_filter_solution2/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_solution2/yuv_filter_solution2/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 231 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_solution2/yuv_filter_solution2/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 231 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_solution2/yuv_filter_solution2/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 229 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_solution2/yuv_filter_solution2/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 226 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_solution2/yuv_filter_solution2/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 226 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_solution2/yuv_filter_solution2/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 275 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_solution2/yuv_filter_solution2/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 299 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_solution2/yuv_filter_solution2/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-210] Disaggregating variable 'out'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'out_channels'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'in'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'in_channels'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-178] Inlining function 'rgb2yuv' into 'yuv_filter' (E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:37:0)
INFO: [HLS 214-178] Inlining function 'yuv_scale' into 'yuv_filter' (E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:37:0)
INFO: [HLS 214-178] Inlining function 'yuv2rgb' into 'yuv_filter' (E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:37:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< YUV2RGB_LOOP_Y> at E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:118:7 
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_channels_ch1' since this interface mode only supports scalar types (E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:37:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_channels_ch2' since this interface mode only supports scalar types (E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:37:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_channels_ch3' since this interface mode only supports scalar types (E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:37:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'out_channels_ch1' since this interface mode only supports scalar types (E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:37:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'out_channels_ch2' since this interface mode only supports scalar types (E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:37:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'out_channels_ch3' since this interface mode only supports scalar types (E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:37:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.059 seconds; current allocated memory: 625.125 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 625.125 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 630.188 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 631.539 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'yuv_filter' (E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:14:7)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 653.348 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'YUV2RGB_LOOP_X'(E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:115:4) and 'YUV2RGB_LOOP_Y'(E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:118:7) in function 'yuv_filter' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'YUV2RGB_LOOP_X' (E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:115:4) in function 'yuv_filter'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 653.359 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'yuv_filter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'yuv_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln83_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln126_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln126) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y'.
WARNING: [HLS 200-885] The II Violation in module 'yuv_filter' (loop 'YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y'): Unable to schedule bus request operation ('empty_41', E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51) on port 'gmem' (E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'yuv_filter' (loop 'YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y'): Unable to schedule bus request operation ('empty_43', E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51) on port 'gmem' (E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 80, loop 'YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.708 seconds; current allocated memory: 655.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.531 seconds; current allocated memory: 659.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'yuv_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/in_channels_ch1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/in_channels_ch2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/in_channels_ch3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/in_width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/in_height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/out_channels_ch1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/out_channels_ch2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/out_channels_ch3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/out_width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/out_height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/Y_scale' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/U_scale' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/V_scale' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'yuv_filter' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'in_channels_ch1', 'in_channels_ch2', 'in_channels_ch3', 'in_width', 'in_height', 'out_channels_ch1', 'out_channels_ch2', 'out_channels_ch3', 'out_width', 'out_height', 'Y_scale', 'U_scale', 'V_scale' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_5ns_8ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_7ns_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_7s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_18s_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8s_18s_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_8s_18s_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_9ns_8ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_15_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8s_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'yuv_filter'.
INFO: [RTMG 210-278] Implementing memory 'yuv_filter_p_yuv_channels_ch1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.799 seconds; current allocated memory: 669.852 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.027 seconds; current allocated memory: 679.965 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.965 seconds; current allocated memory: 686.332 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for yuv_filter.
INFO: [VLOG 209-307] Generating Verilog RTL for yuv_filter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-112] Total CPU user time: 11 seconds. Total CPU system time: 3 seconds. Total elapsed time: 27.651 seconds; peak allocated memory: 686.387 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 33s
