\doxysubsubsection{Nested Vectored Interrupt Controller (NVIC)}
\label{group___c_m_s_i_s___n_v_i_c}\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}


Type definitions for the NVIC Registers.  


\doxysubsubsubsubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\textbf{ System Control Block (\+SCB)}
\begin{DoxyCompactList}\small\item\em Type definitions for the System Control Block Registers. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ NVIC\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em Structure type to access the Nested Vectored Interrupt Controller (NVIC). \end{DoxyCompactList}\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}~0U
\item 
\#define \textbf{ NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk}~(0x1\+FFUL /$\ast$$<$$<$ \textbf{ NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}~0U
\item 
\#define \textbf{ NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk}~(0x1\+FFUL /$\ast$$<$$<$ \textbf{ NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}~0U
\item 
\#define \textbf{ NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk}~(0x1\+FFUL /$\ast$$<$$<$ \textbf{ NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}~0U
\item 
\#define \textbf{ NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk}~(0x1\+FFUL /$\ast$$<$$<$ \textbf{ NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}~0U
\item 
\#define \textbf{ NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk}~(0x1\+FFUL /$\ast$$<$$<$ \textbf{ NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}~0U
\item 
\#define \textbf{ NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk}~(0x1\+FFUL /$\ast$$<$$<$ \textbf{ NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}~0U
\item 
\#define \textbf{ NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk}~(0x1\+FFUL /$\ast$$<$$<$ \textbf{ NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}~0U
\item 
\#define \textbf{ NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk}~(0x1\+FFUL /$\ast$$<$$<$ \textbf{ NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}$\ast$/)
\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}
Type definitions for the NVIC Registers. 



\doxysubsubsubsection{Macro Definition Documentation}
\label{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}}
\index{NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{NVIC\_STIR\_INTID\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk~(0x1\+FFUL /$\ast$$<$$<$ \textbf{ NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}$\ast$/)}

STIR\+: INTLINESNUM Mask \label{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}}
\index{NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{NVIC\_STIR\_INTID\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk~(0x1\+FFUL /$\ast$$<$$<$ \textbf{ NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}$\ast$/)}

STIR\+: INTLINESNUM Mask \label{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}}
\index{NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{NVIC\_STIR\_INTID\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk~(0x1\+FFUL /$\ast$$<$$<$ \textbf{ NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}$\ast$/)}

STIR\+: INTLINESNUM Mask \label{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}}
\index{NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{NVIC\_STIR\_INTID\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk~(0x1\+FFUL /$\ast$$<$$<$ \textbf{ NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}$\ast$/)}

STIR\+: INTLINESNUM Mask \label{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}}
\index{NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{NVIC\_STIR\_INTID\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk~(0x1\+FFUL /$\ast$$<$$<$ \textbf{ NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}$\ast$/)}

STIR\+: INTLINESNUM Mask \label{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}}
\index{NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{NVIC\_STIR\_INTID\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk~(0x1\+FFUL /$\ast$$<$$<$ \textbf{ NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}$\ast$/)}

STIR\+: INTLINESNUM Mask \label{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}}
\index{NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{NVIC\_STIR\_INTID\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk~(0x1\+FFUL /$\ast$$<$$<$ \textbf{ NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}$\ast$/)}

STIR\+: INTLINESNUM Mask \label{group___c_m_s_i_s___c_o_r_e_gae4060c4dfcebb08871ca4244176ce752} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}}
\index{NVIC\_STIR\_INTID\_Msk@{NVIC\_STIR\_INTID\_Msk}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{NVIC\_STIR\_INTID\_Msk\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Msk~(0x1\+FFUL /$\ast$$<$$<$ \textbf{ NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos}$\ast$/)}

STIR\+: INTLINESNUM Mask \label{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}}
\index{NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{NVIC\_STIR\_INTID\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos~0U}

STIR\+: INTLINESNUM Position \label{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}}
\index{NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{NVIC\_STIR\_INTID\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos~0U}

STIR\+: INTLINESNUM Position \label{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}}
\index{NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{NVIC\_STIR\_INTID\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos~0U}

STIR\+: INTLINESNUM Position \label{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}}
\index{NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{NVIC\_STIR\_INTID\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos~0U}

STIR\+: INTLINESNUM Position \label{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}}
\index{NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{NVIC\_STIR\_INTID\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos~0U}

STIR\+: INTLINESNUM Position \label{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}}
\index{NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{NVIC\_STIR\_INTID\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos~0U}

STIR\+: INTLINESNUM Position \label{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}}
\index{NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{NVIC\_STIR\_INTID\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos~0U}

STIR\+: INTLINESNUM Position \label{group___c_m_s_i_s___c_o_r_e_ga9eebe495e2e48d302211108837a2b3e8} 
\index{Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}!NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}}
\index{NVIC\_STIR\_INTID\_Pos@{NVIC\_STIR\_INTID\_Pos}!Nested Vectored Interrupt Controller (NVIC)@{Nested Vectored Interrupt Controller (NVIC)}}
\doxysubsubsubsubsection{NVIC\_STIR\_INTID\_Pos\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+STIR\+\_\+\+INTID\+\_\+\+Pos~0U}

STIR\+: INTLINESNUM Position \input{group___c_m_s_i_s___s_c_b}
