

================================================================
== Vivado HLS Report for 'pack_weight_data_2'
================================================================
* Date:           Tue May 10 21:15:02 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.135 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.13>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%w0_V_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %w0_V)" [./src/conv2d_DSPopt.hpp:199]   --->   Operation 2 'read' 'w0_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%w1_V_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %w1_V)" [./src/conv2d_DSPopt.hpp:199]   --->   Operation 3 'read' 'w1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%w2_V_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %w2_V)" [./src/conv2d_DSPopt.hpp:199]   --->   Operation 4 'read' 'w2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i64 %w2_V_read to i4" [./src/conv2d_DSPopt.hpp:199]   --->   Operation 5 'trunc' 'trunc_ln647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i64 %w0_V_read to i4" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 6 'trunc' 'trunc_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%shl_ln = call i26 @_ssdm_op_BitConcatenate.i26.i4.i22(i4 %trunc_ln68, i22 0)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 7 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln68_2 = trunc i64 %w1_V_read to i4" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 8 'trunc' 'trunc_ln68_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%shl_ln68_s = call i15 @_ssdm_op_BitConcatenate.i15.i4.i11(i4 %trunc_ln68_2, i11 0)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 9 'bitconcatenate' 'shl_ln68_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i15 %shl_ln68_s to i16" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 10 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln68_14 = sext i4 %trunc_ln647 to i16" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 11 'sext' 'sext_ln68_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%add_ln68 = add i16 %sext_ln68, %sext_ln68_14" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 12 'add' 'add_ln68' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln68_15 = sext i16 %add_ln68 to i26" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 13 'sext' 'sext_ln68_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.13ns)   --->   "%add_ln68_16 = add i26 %shl_ln, %sext_ln68_15" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 14 'add' 'add_ln68_16' <Predicate = true> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Result_1 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w2_V_read, i32 4, i32 7)" [./src/conv2d_DSPopt.hpp:199]   --->   Operation 15 'partselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_s = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w0_V_read, i32 4, i32 7)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 16 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln68_2 = call i26 @_ssdm_op_BitConcatenate.i26.i4.i22(i4 %tmp_s, i22 0)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 17 'bitconcatenate' 'shl_ln68_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_2 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w1_V_read, i32 4, i32 7)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 18 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln68_3 = call i15 @_ssdm_op_BitConcatenate.i15.i4.i11(i4 %tmp_2, i11 0)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 19 'bitconcatenate' 'shl_ln68_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln68_16 = sext i15 %shl_ln68_3 to i16" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 20 'sext' 'sext_ln68_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln68_17 = sext i4 %p_Result_1 to i16" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 21 'sext' 'sext_ln68_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%add_ln68_1 = add i16 %sext_ln68_16, %sext_ln68_17" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 22 'add' 'add_ln68_1' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln68_18 = sext i16 %add_ln68_1 to i26" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 23 'sext' 'sext_ln68_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.13ns)   --->   "%add_ln68_17 = add i26 %shl_ln68_2, %sext_ln68_18" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 24 'add' 'add_ln68_17' <Predicate = true> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_2 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w2_V_read, i32 8, i32 11)" [./src/conv2d_DSPopt.hpp:199]   --->   Operation 25 'partselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_3 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w0_V_read, i32 8, i32 11)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 26 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln68_4 = call i26 @_ssdm_op_BitConcatenate.i26.i4.i22(i4 %tmp_3, i22 0)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 27 'bitconcatenate' 'shl_ln68_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_4 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w1_V_read, i32 8, i32 11)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 28 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln68_5 = call i15 @_ssdm_op_BitConcatenate.i15.i4.i11(i4 %tmp_4, i11 0)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 29 'bitconcatenate' 'shl_ln68_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln68_19 = sext i15 %shl_ln68_5 to i16" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 30 'sext' 'sext_ln68_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln68_20 = sext i4 %p_Result_2 to i16" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 31 'sext' 'sext_ln68_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%add_ln68_2 = add i16 %sext_ln68_19, %sext_ln68_20" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 32 'add' 'add_ln68_2' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln68_21 = sext i16 %add_ln68_2 to i26" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 33 'sext' 'sext_ln68_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.13ns)   --->   "%add_ln68_18 = add i26 %shl_ln68_4, %sext_ln68_21" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 34 'add' 'add_ln68_18' <Predicate = true> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_3 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w2_V_read, i32 12, i32 15)" [./src/conv2d_DSPopt.hpp:199]   --->   Operation 35 'partselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_5 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w0_V_read, i32 12, i32 15)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 36 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln68_6 = call i26 @_ssdm_op_BitConcatenate.i26.i4.i22(i4 %tmp_5, i22 0)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 37 'bitconcatenate' 'shl_ln68_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_6 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w1_V_read, i32 12, i32 15)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 38 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln68_7 = call i15 @_ssdm_op_BitConcatenate.i15.i4.i11(i4 %tmp_6, i11 0)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 39 'bitconcatenate' 'shl_ln68_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln68_22 = sext i15 %shl_ln68_7 to i16" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 40 'sext' 'sext_ln68_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln68_23 = sext i4 %p_Result_3 to i16" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 41 'sext' 'sext_ln68_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%add_ln68_19 = add i16 %sext_ln68_22, %sext_ln68_23" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 42 'add' 'add_ln68_19' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln68_24 = sext i16 %add_ln68_19 to i26" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 43 'sext' 'sext_ln68_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.13ns)   --->   "%add_ln68_20 = add i26 %shl_ln68_6, %sext_ln68_24" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 44 'add' 'add_ln68_20' <Predicate = true> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_4 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w2_V_read, i32 16, i32 19)" [./src/conv2d_DSPopt.hpp:199]   --->   Operation 45 'partselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_7 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w0_V_read, i32 16, i32 19)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 46 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln68_8 = call i26 @_ssdm_op_BitConcatenate.i26.i4.i22(i4 %tmp_7, i22 0)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 47 'bitconcatenate' 'shl_ln68_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_8 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w1_V_read, i32 16, i32 19)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 48 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln68_9 = call i15 @_ssdm_op_BitConcatenate.i15.i4.i11(i4 %tmp_8, i11 0)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 49 'bitconcatenate' 'shl_ln68_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln68_25 = sext i15 %shl_ln68_9 to i16" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 50 'sext' 'sext_ln68_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln68_26 = sext i4 %p_Result_4 to i16" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 51 'sext' 'sext_ln68_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.00ns)   --->   "%add_ln68_4 = add i16 %sext_ln68_25, %sext_ln68_26" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 52 'add' 'add_ln68_4' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln68_27 = sext i16 %add_ln68_4 to i26" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 53 'sext' 'sext_ln68_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.13ns)   --->   "%add_ln68_21 = add i26 %shl_ln68_8, %sext_ln68_27" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 54 'add' 'add_ln68_21' <Predicate = true> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_5 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w2_V_read, i32 20, i32 23)" [./src/conv2d_DSPopt.hpp:199]   --->   Operation 55 'partselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_9 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w0_V_read, i32 20, i32 23)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 56 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln68_1 = call i26 @_ssdm_op_BitConcatenate.i26.i4.i22(i4 %tmp_9, i22 0)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 57 'bitconcatenate' 'shl_ln68_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_10 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w1_V_read, i32 20, i32 23)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 58 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln68_10 = call i15 @_ssdm_op_BitConcatenate.i15.i4.i11(i4 %tmp_10, i11 0)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 59 'bitconcatenate' 'shl_ln68_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln68_28 = sext i15 %shl_ln68_10 to i16" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 60 'sext' 'sext_ln68_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln68_29 = sext i4 %p_Result_5 to i16" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 61 'sext' 'sext_ln68_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.00ns)   --->   "%add_ln68_5 = add i16 %sext_ln68_28, %sext_ln68_29" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 62 'add' 'add_ln68_5' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln68_30 = sext i16 %add_ln68_5 to i26" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 63 'sext' 'sext_ln68_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.13ns)   --->   "%add_ln68_22 = add i26 %shl_ln68_1, %sext_ln68_30" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 64 'add' 'add_ln68_22' <Predicate = true> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_6 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w2_V_read, i32 24, i32 27)" [./src/conv2d_DSPopt.hpp:199]   --->   Operation 65 'partselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_11 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w0_V_read, i32 24, i32 27)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 66 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%shl_ln68_11 = call i26 @_ssdm_op_BitConcatenate.i26.i4.i22(i4 %tmp_11, i22 0)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 67 'bitconcatenate' 'shl_ln68_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_12 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w1_V_read, i32 24, i32 27)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 68 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln68_12 = call i15 @_ssdm_op_BitConcatenate.i15.i4.i11(i4 %tmp_12, i11 0)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 69 'bitconcatenate' 'shl_ln68_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln68_31 = sext i15 %shl_ln68_12 to i16" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 70 'sext' 'sext_ln68_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln68_32 = sext i4 %p_Result_6 to i16" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 71 'sext' 'sext_ln68_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (1.00ns)   --->   "%add_ln68_6 = add i16 %sext_ln68_31, %sext_ln68_32" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 72 'add' 'add_ln68_6' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln68_33 = sext i16 %add_ln68_6 to i26" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 73 'sext' 'sext_ln68_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.13ns)   --->   "%add_ln68_23 = add i26 %shl_ln68_11, %sext_ln68_33" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 74 'add' 'add_ln68_23' <Predicate = true> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_7 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w2_V_read, i32 28, i32 31)" [./src/conv2d_DSPopt.hpp:199]   --->   Operation 75 'partselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_13 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w0_V_read, i32 28, i32 31)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 76 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln68_13 = call i26 @_ssdm_op_BitConcatenate.i26.i4.i22(i4 %tmp_13, i22 0)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 77 'bitconcatenate' 'shl_ln68_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_14 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w1_V_read, i32 28, i32 31)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 78 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln68_14 = call i15 @_ssdm_op_BitConcatenate.i15.i4.i11(i4 %tmp_14, i11 0)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 79 'bitconcatenate' 'shl_ln68_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln68_34 = sext i15 %shl_ln68_14 to i16" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 80 'sext' 'sext_ln68_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln68_35 = sext i4 %p_Result_7 to i16" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 81 'sext' 'sext_ln68_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (1.00ns)   --->   "%add_ln68_7 = add i16 %sext_ln68_34, %sext_ln68_35" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 82 'add' 'add_ln68_7' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln68_36 = sext i16 %add_ln68_7 to i26" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 83 'sext' 'sext_ln68_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (1.13ns)   --->   "%add_ln68_24 = add i26 %shl_ln68_13, %sext_ln68_36" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 84 'add' 'add_ln68_24' <Predicate = true> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%p_Result_8 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w2_V_read, i32 32, i32 35)" [./src/conv2d_DSPopt.hpp:199]   --->   Operation 85 'partselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_15 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w0_V_read, i32 32, i32 35)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 86 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln68_15 = call i26 @_ssdm_op_BitConcatenate.i26.i4.i22(i4 %tmp_15, i22 0)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 87 'bitconcatenate' 'shl_ln68_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_16 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w1_V_read, i32 32, i32 35)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 88 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%shl_ln68_16 = call i15 @_ssdm_op_BitConcatenate.i15.i4.i11(i4 %tmp_16, i11 0)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 89 'bitconcatenate' 'shl_ln68_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln68_37 = sext i15 %shl_ln68_16 to i16" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 90 'sext' 'sext_ln68_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln68_38 = sext i4 %p_Result_8 to i16" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 91 'sext' 'sext_ln68_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (1.00ns)   --->   "%add_ln68_8 = add i16 %sext_ln68_37, %sext_ln68_38" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 92 'add' 'add_ln68_8' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln68_39 = sext i16 %add_ln68_8 to i26" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 93 'sext' 'sext_ln68_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (1.13ns)   --->   "%add_ln68_25 = add i26 %shl_ln68_15, %sext_ln68_39" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 94 'add' 'add_ln68_25' <Predicate = true> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_9 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w2_V_read, i32 36, i32 39)" [./src/conv2d_DSPopt.hpp:199]   --->   Operation 95 'partselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_17 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w0_V_read, i32 36, i32 39)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 96 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln68_17 = call i26 @_ssdm_op_BitConcatenate.i26.i4.i22(i4 %tmp_17, i22 0)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 97 'bitconcatenate' 'shl_ln68_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_18 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w1_V_read, i32 36, i32 39)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 98 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%shl_ln68_18 = call i15 @_ssdm_op_BitConcatenate.i15.i4.i11(i4 %tmp_18, i11 0)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 99 'bitconcatenate' 'shl_ln68_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln68_40 = sext i15 %shl_ln68_18 to i16" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 100 'sext' 'sext_ln68_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln68_41 = sext i4 %p_Result_9 to i16" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 101 'sext' 'sext_ln68_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (1.00ns)   --->   "%add_ln68_9 = add i16 %sext_ln68_40, %sext_ln68_41" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 102 'add' 'add_ln68_9' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln68_42 = sext i16 %add_ln68_9 to i26" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 103 'sext' 'sext_ln68_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (1.13ns)   --->   "%add_ln68_26 = add i26 %shl_ln68_17, %sext_ln68_42" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 104 'add' 'add_ln68_26' <Predicate = true> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%p_Result_s = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w2_V_read, i32 40, i32 43)" [./src/conv2d_DSPopt.hpp:199]   --->   Operation 105 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_19 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w0_V_read, i32 40, i32 43)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 106 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%shl_ln68_19 = call i26 @_ssdm_op_BitConcatenate.i26.i4.i22(i4 %tmp_19, i22 0)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 107 'bitconcatenate' 'shl_ln68_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_20 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w1_V_read, i32 40, i32 43)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 108 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%shl_ln68_20 = call i15 @_ssdm_op_BitConcatenate.i15.i4.i11(i4 %tmp_20, i11 0)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 109 'bitconcatenate' 'shl_ln68_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln68_43 = sext i15 %shl_ln68_20 to i16" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 110 'sext' 'sext_ln68_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln68_44 = sext i4 %p_Result_s to i16" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 111 'sext' 'sext_ln68_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (1.00ns)   --->   "%add_ln68_10 = add i16 %sext_ln68_43, %sext_ln68_44" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 112 'add' 'add_ln68_10' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln68_45 = sext i16 %add_ln68_10 to i26" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 113 'sext' 'sext_ln68_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (1.13ns)   --->   "%add_ln68_27 = add i26 %shl_ln68_19, %sext_ln68_45" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 114 'add' 'add_ln68_27' <Predicate = true> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%p_Result_10 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w2_V_read, i32 44, i32 47)" [./src/conv2d_DSPopt.hpp:199]   --->   Operation 115 'partselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_21 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w0_V_read, i32 44, i32 47)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 116 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%shl_ln68_21 = call i26 @_ssdm_op_BitConcatenate.i26.i4.i22(i4 %tmp_21, i22 0)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 117 'bitconcatenate' 'shl_ln68_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_22 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w1_V_read, i32 44, i32 47)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 118 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%shl_ln68_22 = call i15 @_ssdm_op_BitConcatenate.i15.i4.i11(i4 %tmp_22, i11 0)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 119 'bitconcatenate' 'shl_ln68_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln68_46 = sext i15 %shl_ln68_22 to i16" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 120 'sext' 'sext_ln68_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln68_47 = sext i4 %p_Result_10 to i16" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 121 'sext' 'sext_ln68_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (1.00ns)   --->   "%add_ln68_11 = add i16 %sext_ln68_46, %sext_ln68_47" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 122 'add' 'add_ln68_11' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln68_48 = sext i16 %add_ln68_11 to i26" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 123 'sext' 'sext_ln68_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (1.13ns)   --->   "%add_ln68_28 = add i26 %shl_ln68_21, %sext_ln68_48" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 124 'add' 'add_ln68_28' <Predicate = true> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%p_Result_11 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w2_V_read, i32 48, i32 51)" [./src/conv2d_DSPopt.hpp:199]   --->   Operation 125 'partselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_23 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w0_V_read, i32 48, i32 51)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 126 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln68_23 = call i26 @_ssdm_op_BitConcatenate.i26.i4.i22(i4 %tmp_23, i22 0)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 127 'bitconcatenate' 'shl_ln68_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_24 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w1_V_read, i32 48, i32 51)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 128 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln68_24 = call i15 @_ssdm_op_BitConcatenate.i15.i4.i11(i4 %tmp_24, i11 0)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 129 'bitconcatenate' 'shl_ln68_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln68_49 = sext i15 %shl_ln68_24 to i16" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 130 'sext' 'sext_ln68_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln68_50 = sext i4 %p_Result_11 to i16" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 131 'sext' 'sext_ln68_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (1.00ns)   --->   "%add_ln68_12 = add i16 %sext_ln68_49, %sext_ln68_50" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 132 'add' 'add_ln68_12' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln68_51 = sext i16 %add_ln68_12 to i26" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 133 'sext' 'sext_ln68_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (1.13ns)   --->   "%add_ln68_29 = add i26 %shl_ln68_23, %sext_ln68_51" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 134 'add' 'add_ln68_29' <Predicate = true> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%p_Result_12 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w2_V_read, i32 52, i32 55)" [./src/conv2d_DSPopt.hpp:199]   --->   Operation 135 'partselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_25 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w0_V_read, i32 52, i32 55)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 136 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%shl_ln68_25 = call i26 @_ssdm_op_BitConcatenate.i26.i4.i22(i4 %tmp_25, i22 0)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 137 'bitconcatenate' 'shl_ln68_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_26 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w1_V_read, i32 52, i32 55)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 138 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%shl_ln68_26 = call i15 @_ssdm_op_BitConcatenate.i15.i4.i11(i4 %tmp_26, i11 0)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 139 'bitconcatenate' 'shl_ln68_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln68_52 = sext i15 %shl_ln68_26 to i16" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 140 'sext' 'sext_ln68_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln68_53 = sext i4 %p_Result_12 to i16" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 141 'sext' 'sext_ln68_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (1.00ns)   --->   "%add_ln68_13 = add i16 %sext_ln68_52, %sext_ln68_53" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 142 'add' 'add_ln68_13' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln68_54 = sext i16 %add_ln68_13 to i26" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 143 'sext' 'sext_ln68_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (1.13ns)   --->   "%add_ln68_30 = add i26 %shl_ln68_25, %sext_ln68_54" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 144 'add' 'add_ln68_30' <Predicate = true> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%p_Result_13 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w2_V_read, i32 56, i32 59)" [./src/conv2d_DSPopt.hpp:199]   --->   Operation 145 'partselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_27 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w0_V_read, i32 56, i32 59)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 146 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%shl_ln68_27 = call i26 @_ssdm_op_BitConcatenate.i26.i4.i22(i4 %tmp_27, i22 0)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 147 'bitconcatenate' 'shl_ln68_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_28 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w1_V_read, i32 56, i32 59)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 148 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln68_28 = call i15 @_ssdm_op_BitConcatenate.i15.i4.i11(i4 %tmp_28, i11 0)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 149 'bitconcatenate' 'shl_ln68_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln68_55 = sext i15 %shl_ln68_28 to i16" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 150 'sext' 'sext_ln68_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln68_56 = sext i4 %p_Result_13 to i16" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 151 'sext' 'sext_ln68_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (1.00ns)   --->   "%add_ln68_14 = add i16 %sext_ln68_55, %sext_ln68_56" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 152 'add' 'add_ln68_14' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln68_57 = sext i16 %add_ln68_14 to i26" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 153 'sext' 'sext_ln68_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (1.13ns)   --->   "%add_ln68_31 = add i26 %shl_ln68_27, %sext_ln68_57" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 154 'add' 'add_ln68_31' <Predicate = true> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%p_Result_14 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w2_V_read, i32 60, i32 63)" [./src/conv2d_DSPopt.hpp:199]   --->   Operation 155 'partselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_29 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w0_V_read, i32 60, i32 63)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 156 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%shl_ln68_29 = call i26 @_ssdm_op_BitConcatenate.i26.i4.i22(i4 %tmp_29, i22 0)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 157 'bitconcatenate' 'shl_ln68_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_30 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %w1_V_read, i32 60, i32 63)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 158 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%shl_ln68_30 = call i15 @_ssdm_op_BitConcatenate.i15.i4.i11(i4 %tmp_30, i11 0)" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 159 'bitconcatenate' 'shl_ln68_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln68_58 = sext i15 %shl_ln68_30 to i16" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 160 'sext' 'sext_ln68_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln68_59 = sext i4 %p_Result_14 to i16" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 161 'sext' 'sext_ln68_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (1.00ns)   --->   "%add_ln68_15 = add i16 %sext_ln68_58, %sext_ln68_59" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 162 'add' 'add_ln68_15' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln68_60 = sext i16 %add_ln68_15 to i26" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 163 'sext' 'sext_ln68_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (1.13ns)   --->   "%add_ln68_32 = add i26 %shl_ln68_29, %sext_ln68_60" [./src/conv2d_DSPopt.hpp:203]   --->   Operation 164 'add' 'add_ln68_32' <Predicate = true> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } undef, i26 %add_ln68_16, 0" [./src/conv2d_DSPopt.hpp:205]   --->   Operation 165 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %mrv, i26 %add_ln68_17, 1" [./src/conv2d_DSPopt.hpp:205]   --->   Operation 166 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %mrv_1, i26 %add_ln68_18, 2" [./src/conv2d_DSPopt.hpp:205]   --->   Operation 167 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %mrv_2, i26 %add_ln68_20, 3" [./src/conv2d_DSPopt.hpp:205]   --->   Operation 168 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %mrv_3, i26 %add_ln68_21, 4" [./src/conv2d_DSPopt.hpp:205]   --->   Operation 169 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %mrv_4, i26 %add_ln68_22, 5" [./src/conv2d_DSPopt.hpp:205]   --->   Operation 170 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %mrv_5, i26 %add_ln68_23, 6" [./src/conv2d_DSPopt.hpp:205]   --->   Operation 171 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %mrv_6, i26 %add_ln68_24, 7" [./src/conv2d_DSPopt.hpp:205]   --->   Operation 172 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %mrv_7, i26 %add_ln68_25, 8" [./src/conv2d_DSPopt.hpp:205]   --->   Operation 173 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %mrv_8, i26 %add_ln68_26, 9" [./src/conv2d_DSPopt.hpp:205]   --->   Operation 174 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %mrv_9, i26 %add_ln68_27, 10" [./src/conv2d_DSPopt.hpp:205]   --->   Operation 175 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %mrv_s, i26 %add_ln68_28, 11" [./src/conv2d_DSPopt.hpp:205]   --->   Operation 176 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %mrv_10, i26 %add_ln68_29, 12" [./src/conv2d_DSPopt.hpp:205]   --->   Operation 177 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %mrv_11, i26 %add_ln68_30, 13" [./src/conv2d_DSPopt.hpp:205]   --->   Operation 178 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %mrv_12, i26 %add_ln68_31, 14" [./src/conv2d_DSPopt.hpp:205]   --->   Operation 179 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %mrv_13, i26 %add_ln68_32, 15" [./src/conv2d_DSPopt.hpp:205]   --->   Operation 180 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "ret { i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26, i26 } %mrv_14" [./src/conv2d_DSPopt.hpp:205]   --->   Operation 181 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 2.14ns
The critical path consists of the following:
	wire read on port 'w1_V' (./src/conv2d_DSPopt.hpp:199) [5]  (0 ns)
	'add' operation ('add_ln68', ./src/conv2d_DSPopt.hpp:203) [14]  (1 ns)
	'add' operation ('wpack[0].V', ./src/conv2d_DSPopt.hpp:203) [16]  (1.13 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
