#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\prg\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\prg\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\prg\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\prg\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\prg\iverilog\lib\ivl\va_math.vpi";
S_00000262d8c98fd0 .scope module, "tb_top" "tb_top" 2 3;
 .timescale -9 -12;
v00000262d8cfdb60_0 .var "clk", 0 0;
v00000262d8cfe600_0 .var/i "cycle_count", 31 0;
v00000262d8cfdfc0_0 .net "data_addr", 31 0, v00000262d8cf7760_0;  1 drivers
v00000262d8cfe1a0_0 .net "pc", 31 0, v00000262d8cf6e00_0;  1 drivers
v00000262d8cfc9e0_0 .var "reset", 0 0;
v00000262d8cfe4c0_0 .net "write_data", 31 0, v00000262d8cfadc0_0;  1 drivers
S_00000262d8c9f610 .scope module, "uut" "top_module" 2 13, 3 6 0, S_00000262d8c98fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /OUTPUT 32 "write_data";
    .port_info 4 /OUTPUT 32 "data_addr";
v00000262d8cfe100_0 .net "clk", 0 0, v00000262d8cfdb60_0;  1 drivers
v00000262d8cfd200_0 .net "data_addr", 31 0, v00000262d8cf7760_0;  alias, 1 drivers
v00000262d8cfd020_0 .net "instr", 31 0, v00000262d8c92600_0;  1 drivers
v00000262d8cfd480_0 .net "mem_write", 0 0, v00000262d8cf6ea0_0;  1 drivers
v00000262d8cfd7a0_0 .net "pc", 31 0, v00000262d8cf6e00_0;  alias, 1 drivers
v00000262d8cfdf20_0 .net "read_data", 31 0, v00000262d8c92740_0;  1 drivers
v00000262d8cfdd40_0 .net "reset", 0 0, v00000262d8cfc9e0_0;  1 drivers
v00000262d8cfe2e0_0 .net "write_data", 31 0, v00000262d8cfadc0_0;  alias, 1 drivers
S_00000262d8c9cca0 .scope module, "data_mem" "dm" 3 34, 4 7 0, S_00000262d8c9f610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_write";
    .port_info 2 /INPUT 32 "rw_addr";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /OUTPUT 32 "read_data";
v00000262d8c92ec0 .array "RAM", 63 0, 31 0;
v00000262d8c92ba0_0 .net "clk", 0 0, v00000262d8cfdb60_0;  alias, 1 drivers
v00000262d8c92420_0 .net "mem_write", 0 0, v00000262d8cf6ea0_0;  alias, 1 drivers
v00000262d8c92740_0 .var "read_data", 31 0;
v00000262d8c92100_0 .net "rw_addr", 31 0, v00000262d8cf7760_0;  alias, 1 drivers
v00000262d8c924c0_0 .net "write_data", 31 0, v00000262d8cfadc0_0;  alias, 1 drivers
E_00000262d8c3c5d0 .event posedge, v00000262d8c92ba0_0;
v00000262d8c92ec0_0 .array/port v00000262d8c92ec0, 0;
v00000262d8c92ec0_1 .array/port v00000262d8c92ec0, 1;
v00000262d8c92ec0_2 .array/port v00000262d8c92ec0, 2;
E_00000262d8c3c350/0 .event anyedge, v00000262d8c92100_0, v00000262d8c92ec0_0, v00000262d8c92ec0_1, v00000262d8c92ec0_2;
v00000262d8c92ec0_3 .array/port v00000262d8c92ec0, 3;
v00000262d8c92ec0_4 .array/port v00000262d8c92ec0, 4;
v00000262d8c92ec0_5 .array/port v00000262d8c92ec0, 5;
v00000262d8c92ec0_6 .array/port v00000262d8c92ec0, 6;
E_00000262d8c3c350/1 .event anyedge, v00000262d8c92ec0_3, v00000262d8c92ec0_4, v00000262d8c92ec0_5, v00000262d8c92ec0_6;
v00000262d8c92ec0_7 .array/port v00000262d8c92ec0, 7;
v00000262d8c92ec0_8 .array/port v00000262d8c92ec0, 8;
v00000262d8c92ec0_9 .array/port v00000262d8c92ec0, 9;
v00000262d8c92ec0_10 .array/port v00000262d8c92ec0, 10;
E_00000262d8c3c350/2 .event anyedge, v00000262d8c92ec0_7, v00000262d8c92ec0_8, v00000262d8c92ec0_9, v00000262d8c92ec0_10;
v00000262d8c92ec0_11 .array/port v00000262d8c92ec0, 11;
v00000262d8c92ec0_12 .array/port v00000262d8c92ec0, 12;
v00000262d8c92ec0_13 .array/port v00000262d8c92ec0, 13;
v00000262d8c92ec0_14 .array/port v00000262d8c92ec0, 14;
E_00000262d8c3c350/3 .event anyedge, v00000262d8c92ec0_11, v00000262d8c92ec0_12, v00000262d8c92ec0_13, v00000262d8c92ec0_14;
v00000262d8c92ec0_15 .array/port v00000262d8c92ec0, 15;
v00000262d8c92ec0_16 .array/port v00000262d8c92ec0, 16;
v00000262d8c92ec0_17 .array/port v00000262d8c92ec0, 17;
v00000262d8c92ec0_18 .array/port v00000262d8c92ec0, 18;
E_00000262d8c3c350/4 .event anyedge, v00000262d8c92ec0_15, v00000262d8c92ec0_16, v00000262d8c92ec0_17, v00000262d8c92ec0_18;
v00000262d8c92ec0_19 .array/port v00000262d8c92ec0, 19;
v00000262d8c92ec0_20 .array/port v00000262d8c92ec0, 20;
v00000262d8c92ec0_21 .array/port v00000262d8c92ec0, 21;
v00000262d8c92ec0_22 .array/port v00000262d8c92ec0, 22;
E_00000262d8c3c350/5 .event anyedge, v00000262d8c92ec0_19, v00000262d8c92ec0_20, v00000262d8c92ec0_21, v00000262d8c92ec0_22;
v00000262d8c92ec0_23 .array/port v00000262d8c92ec0, 23;
v00000262d8c92ec0_24 .array/port v00000262d8c92ec0, 24;
v00000262d8c92ec0_25 .array/port v00000262d8c92ec0, 25;
v00000262d8c92ec0_26 .array/port v00000262d8c92ec0, 26;
E_00000262d8c3c350/6 .event anyedge, v00000262d8c92ec0_23, v00000262d8c92ec0_24, v00000262d8c92ec0_25, v00000262d8c92ec0_26;
v00000262d8c92ec0_27 .array/port v00000262d8c92ec0, 27;
v00000262d8c92ec0_28 .array/port v00000262d8c92ec0, 28;
v00000262d8c92ec0_29 .array/port v00000262d8c92ec0, 29;
v00000262d8c92ec0_30 .array/port v00000262d8c92ec0, 30;
E_00000262d8c3c350/7 .event anyedge, v00000262d8c92ec0_27, v00000262d8c92ec0_28, v00000262d8c92ec0_29, v00000262d8c92ec0_30;
v00000262d8c92ec0_31 .array/port v00000262d8c92ec0, 31;
v00000262d8c92ec0_32 .array/port v00000262d8c92ec0, 32;
v00000262d8c92ec0_33 .array/port v00000262d8c92ec0, 33;
v00000262d8c92ec0_34 .array/port v00000262d8c92ec0, 34;
E_00000262d8c3c350/8 .event anyedge, v00000262d8c92ec0_31, v00000262d8c92ec0_32, v00000262d8c92ec0_33, v00000262d8c92ec0_34;
v00000262d8c92ec0_35 .array/port v00000262d8c92ec0, 35;
v00000262d8c92ec0_36 .array/port v00000262d8c92ec0, 36;
v00000262d8c92ec0_37 .array/port v00000262d8c92ec0, 37;
v00000262d8c92ec0_38 .array/port v00000262d8c92ec0, 38;
E_00000262d8c3c350/9 .event anyedge, v00000262d8c92ec0_35, v00000262d8c92ec0_36, v00000262d8c92ec0_37, v00000262d8c92ec0_38;
v00000262d8c92ec0_39 .array/port v00000262d8c92ec0, 39;
v00000262d8c92ec0_40 .array/port v00000262d8c92ec0, 40;
v00000262d8c92ec0_41 .array/port v00000262d8c92ec0, 41;
v00000262d8c92ec0_42 .array/port v00000262d8c92ec0, 42;
E_00000262d8c3c350/10 .event anyedge, v00000262d8c92ec0_39, v00000262d8c92ec0_40, v00000262d8c92ec0_41, v00000262d8c92ec0_42;
v00000262d8c92ec0_43 .array/port v00000262d8c92ec0, 43;
v00000262d8c92ec0_44 .array/port v00000262d8c92ec0, 44;
v00000262d8c92ec0_45 .array/port v00000262d8c92ec0, 45;
v00000262d8c92ec0_46 .array/port v00000262d8c92ec0, 46;
E_00000262d8c3c350/11 .event anyedge, v00000262d8c92ec0_43, v00000262d8c92ec0_44, v00000262d8c92ec0_45, v00000262d8c92ec0_46;
v00000262d8c92ec0_47 .array/port v00000262d8c92ec0, 47;
v00000262d8c92ec0_48 .array/port v00000262d8c92ec0, 48;
v00000262d8c92ec0_49 .array/port v00000262d8c92ec0, 49;
v00000262d8c92ec0_50 .array/port v00000262d8c92ec0, 50;
E_00000262d8c3c350/12 .event anyedge, v00000262d8c92ec0_47, v00000262d8c92ec0_48, v00000262d8c92ec0_49, v00000262d8c92ec0_50;
v00000262d8c92ec0_51 .array/port v00000262d8c92ec0, 51;
v00000262d8c92ec0_52 .array/port v00000262d8c92ec0, 52;
v00000262d8c92ec0_53 .array/port v00000262d8c92ec0, 53;
v00000262d8c92ec0_54 .array/port v00000262d8c92ec0, 54;
E_00000262d8c3c350/13 .event anyedge, v00000262d8c92ec0_51, v00000262d8c92ec0_52, v00000262d8c92ec0_53, v00000262d8c92ec0_54;
v00000262d8c92ec0_55 .array/port v00000262d8c92ec0, 55;
v00000262d8c92ec0_56 .array/port v00000262d8c92ec0, 56;
v00000262d8c92ec0_57 .array/port v00000262d8c92ec0, 57;
v00000262d8c92ec0_58 .array/port v00000262d8c92ec0, 58;
E_00000262d8c3c350/14 .event anyedge, v00000262d8c92ec0_55, v00000262d8c92ec0_56, v00000262d8c92ec0_57, v00000262d8c92ec0_58;
v00000262d8c92ec0_59 .array/port v00000262d8c92ec0, 59;
v00000262d8c92ec0_60 .array/port v00000262d8c92ec0, 60;
v00000262d8c92ec0_61 .array/port v00000262d8c92ec0, 61;
v00000262d8c92ec0_62 .array/port v00000262d8c92ec0, 62;
E_00000262d8c3c350/15 .event anyedge, v00000262d8c92ec0_59, v00000262d8c92ec0_60, v00000262d8c92ec0_61, v00000262d8c92ec0_62;
v00000262d8c92ec0_63 .array/port v00000262d8c92ec0, 63;
E_00000262d8c3c350/16 .event anyedge, v00000262d8c92ec0_63;
E_00000262d8c3c350 .event/or E_00000262d8c3c350/0, E_00000262d8c3c350/1, E_00000262d8c3c350/2, E_00000262d8c3c350/3, E_00000262d8c3c350/4, E_00000262d8c3c350/5, E_00000262d8c3c350/6, E_00000262d8c3c350/7, E_00000262d8c3c350/8, E_00000262d8c3c350/9, E_00000262d8c3c350/10, E_00000262d8c3c350/11, E_00000262d8c3c350/12, E_00000262d8c3c350/13, E_00000262d8c3c350/14, E_00000262d8c3c350/15, E_00000262d8c3c350/16;
S_00000262d8c7ad00 .scope module, "instr_mem" "im" 3 29, 5 7 0, S_00000262d8c9f610;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_addr";
    .port_info 1 /OUTPUT 32 "instr";
v00000262d8c927e0 .array "RAM", 63 0, 31 0;
v00000262d8c92600_0 .var "instr", 31 0;
v00000262d8c92880_0 .net "instr_addr", 31 0, v00000262d8cf6e00_0;  alias, 1 drivers
v00000262d8c927e0_0 .array/port v00000262d8c927e0, 0;
v00000262d8c927e0_1 .array/port v00000262d8c927e0, 1;
v00000262d8c927e0_2 .array/port v00000262d8c927e0, 2;
E_00000262d8c3c750/0 .event anyedge, v00000262d8c92880_0, v00000262d8c927e0_0, v00000262d8c927e0_1, v00000262d8c927e0_2;
v00000262d8c927e0_3 .array/port v00000262d8c927e0, 3;
v00000262d8c927e0_4 .array/port v00000262d8c927e0, 4;
v00000262d8c927e0_5 .array/port v00000262d8c927e0, 5;
v00000262d8c927e0_6 .array/port v00000262d8c927e0, 6;
E_00000262d8c3c750/1 .event anyedge, v00000262d8c927e0_3, v00000262d8c927e0_4, v00000262d8c927e0_5, v00000262d8c927e0_6;
v00000262d8c927e0_7 .array/port v00000262d8c927e0, 7;
v00000262d8c927e0_8 .array/port v00000262d8c927e0, 8;
v00000262d8c927e0_9 .array/port v00000262d8c927e0, 9;
v00000262d8c927e0_10 .array/port v00000262d8c927e0, 10;
E_00000262d8c3c750/2 .event anyedge, v00000262d8c927e0_7, v00000262d8c927e0_8, v00000262d8c927e0_9, v00000262d8c927e0_10;
v00000262d8c927e0_11 .array/port v00000262d8c927e0, 11;
v00000262d8c927e0_12 .array/port v00000262d8c927e0, 12;
v00000262d8c927e0_13 .array/port v00000262d8c927e0, 13;
v00000262d8c927e0_14 .array/port v00000262d8c927e0, 14;
E_00000262d8c3c750/3 .event anyedge, v00000262d8c927e0_11, v00000262d8c927e0_12, v00000262d8c927e0_13, v00000262d8c927e0_14;
v00000262d8c927e0_15 .array/port v00000262d8c927e0, 15;
v00000262d8c927e0_16 .array/port v00000262d8c927e0, 16;
v00000262d8c927e0_17 .array/port v00000262d8c927e0, 17;
v00000262d8c927e0_18 .array/port v00000262d8c927e0, 18;
E_00000262d8c3c750/4 .event anyedge, v00000262d8c927e0_15, v00000262d8c927e0_16, v00000262d8c927e0_17, v00000262d8c927e0_18;
v00000262d8c927e0_19 .array/port v00000262d8c927e0, 19;
v00000262d8c927e0_20 .array/port v00000262d8c927e0, 20;
v00000262d8c927e0_21 .array/port v00000262d8c927e0, 21;
v00000262d8c927e0_22 .array/port v00000262d8c927e0, 22;
E_00000262d8c3c750/5 .event anyedge, v00000262d8c927e0_19, v00000262d8c927e0_20, v00000262d8c927e0_21, v00000262d8c927e0_22;
v00000262d8c927e0_23 .array/port v00000262d8c927e0, 23;
v00000262d8c927e0_24 .array/port v00000262d8c927e0, 24;
v00000262d8c927e0_25 .array/port v00000262d8c927e0, 25;
v00000262d8c927e0_26 .array/port v00000262d8c927e0, 26;
E_00000262d8c3c750/6 .event anyedge, v00000262d8c927e0_23, v00000262d8c927e0_24, v00000262d8c927e0_25, v00000262d8c927e0_26;
v00000262d8c927e0_27 .array/port v00000262d8c927e0, 27;
v00000262d8c927e0_28 .array/port v00000262d8c927e0, 28;
v00000262d8c927e0_29 .array/port v00000262d8c927e0, 29;
v00000262d8c927e0_30 .array/port v00000262d8c927e0, 30;
E_00000262d8c3c750/7 .event anyedge, v00000262d8c927e0_27, v00000262d8c927e0_28, v00000262d8c927e0_29, v00000262d8c927e0_30;
v00000262d8c927e0_31 .array/port v00000262d8c927e0, 31;
v00000262d8c927e0_32 .array/port v00000262d8c927e0, 32;
v00000262d8c927e0_33 .array/port v00000262d8c927e0, 33;
v00000262d8c927e0_34 .array/port v00000262d8c927e0, 34;
E_00000262d8c3c750/8 .event anyedge, v00000262d8c927e0_31, v00000262d8c927e0_32, v00000262d8c927e0_33, v00000262d8c927e0_34;
v00000262d8c927e0_35 .array/port v00000262d8c927e0, 35;
v00000262d8c927e0_36 .array/port v00000262d8c927e0, 36;
v00000262d8c927e0_37 .array/port v00000262d8c927e0, 37;
v00000262d8c927e0_38 .array/port v00000262d8c927e0, 38;
E_00000262d8c3c750/9 .event anyedge, v00000262d8c927e0_35, v00000262d8c927e0_36, v00000262d8c927e0_37, v00000262d8c927e0_38;
v00000262d8c927e0_39 .array/port v00000262d8c927e0, 39;
v00000262d8c927e0_40 .array/port v00000262d8c927e0, 40;
v00000262d8c927e0_41 .array/port v00000262d8c927e0, 41;
v00000262d8c927e0_42 .array/port v00000262d8c927e0, 42;
E_00000262d8c3c750/10 .event anyedge, v00000262d8c927e0_39, v00000262d8c927e0_40, v00000262d8c927e0_41, v00000262d8c927e0_42;
v00000262d8c927e0_43 .array/port v00000262d8c927e0, 43;
v00000262d8c927e0_44 .array/port v00000262d8c927e0, 44;
v00000262d8c927e0_45 .array/port v00000262d8c927e0, 45;
v00000262d8c927e0_46 .array/port v00000262d8c927e0, 46;
E_00000262d8c3c750/11 .event anyedge, v00000262d8c927e0_43, v00000262d8c927e0_44, v00000262d8c927e0_45, v00000262d8c927e0_46;
v00000262d8c927e0_47 .array/port v00000262d8c927e0, 47;
v00000262d8c927e0_48 .array/port v00000262d8c927e0, 48;
v00000262d8c927e0_49 .array/port v00000262d8c927e0, 49;
v00000262d8c927e0_50 .array/port v00000262d8c927e0, 50;
E_00000262d8c3c750/12 .event anyedge, v00000262d8c927e0_47, v00000262d8c927e0_48, v00000262d8c927e0_49, v00000262d8c927e0_50;
v00000262d8c927e0_51 .array/port v00000262d8c927e0, 51;
v00000262d8c927e0_52 .array/port v00000262d8c927e0, 52;
v00000262d8c927e0_53 .array/port v00000262d8c927e0, 53;
v00000262d8c927e0_54 .array/port v00000262d8c927e0, 54;
E_00000262d8c3c750/13 .event anyedge, v00000262d8c927e0_51, v00000262d8c927e0_52, v00000262d8c927e0_53, v00000262d8c927e0_54;
v00000262d8c927e0_55 .array/port v00000262d8c927e0, 55;
v00000262d8c927e0_56 .array/port v00000262d8c927e0, 56;
v00000262d8c927e0_57 .array/port v00000262d8c927e0, 57;
v00000262d8c927e0_58 .array/port v00000262d8c927e0, 58;
E_00000262d8c3c750/14 .event anyedge, v00000262d8c927e0_55, v00000262d8c927e0_56, v00000262d8c927e0_57, v00000262d8c927e0_58;
v00000262d8c927e0_59 .array/port v00000262d8c927e0, 59;
v00000262d8c927e0_60 .array/port v00000262d8c927e0, 60;
v00000262d8c927e0_61 .array/port v00000262d8c927e0, 61;
v00000262d8c927e0_62 .array/port v00000262d8c927e0, 62;
E_00000262d8c3c750/15 .event anyedge, v00000262d8c927e0_59, v00000262d8c927e0_60, v00000262d8c927e0_61, v00000262d8c927e0_62;
v00000262d8c927e0_63 .array/port v00000262d8c927e0, 63;
E_00000262d8c3c750/16 .event anyedge, v00000262d8c927e0_63;
E_00000262d8c3c750 .event/or E_00000262d8c3c750/0, E_00000262d8c3c750/1, E_00000262d8c3c750/2, E_00000262d8c3c750/3, E_00000262d8c3c750/4, E_00000262d8c3c750/5, E_00000262d8c3c750/6, E_00000262d8c3c750/7, E_00000262d8c3c750/8, E_00000262d8c3c750/9, E_00000262d8c3c750/10, E_00000262d8c3c750/11, E_00000262d8c3c750/12, E_00000262d8c3c750/13, E_00000262d8c3c750/14, E_00000262d8c3c750/15, E_00000262d8c3c750/16;
S_00000262d8c5cc00 .scope module, "riscv" "processor" 3 18, 6 7 0, S_00000262d8c9f610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instr";
    .port_info 3 /INPUT 32 "read_data";
    .port_info 4 /OUTPUT 32 "pc";
    .port_info 5 /OUTPUT 32 "data_addr";
    .port_info 6 /OUTPUT 32 "write_data";
    .port_info 7 /OUTPUT 1 "mem_write";
v00000262d8cf99c0_0 .net "alu_control", 3 0, v00000262d8c921a0_0;  1 drivers
v00000262d8cfafa0_0 .net "alu_src", 0 0, v00000262d8cf7da0_0;  1 drivers
v00000262d8cfa3c0_0 .net "clk", 0 0, v00000262d8cfdb60_0;  alias, 1 drivers
v00000262d8cf9a60_0 .net "data_addr", 31 0, v00000262d8cf7760_0;  alias, 1 drivers
v00000262d8cf9ce0_0 .net "imm_src", 1 0, v00000262d8cf7440_0;  1 drivers
v00000262d8cfabe0_0 .net "instr", 31 0, v00000262d8c92600_0;  alias, 1 drivers
v00000262d8cfa640_0 .net "mem_write", 0 0, v00000262d8cf6ea0_0;  alias, 1 drivers
v00000262d8cfa6e0_0 .net "pc", 31 0, v00000262d8cf6e00_0;  alias, 1 drivers
v00000262d8cfad20_0 .net "pc_src", 0 0, L_00000262d8c7eba0;  1 drivers
v00000262d8cf9d80_0 .net "read_data", 31 0, v00000262d8c92740_0;  alias, 1 drivers
v00000262d8cfa320_0 .net "reg_write", 0 0, v00000262d8cf7ee0_0;  1 drivers
v00000262d8cfa460_0 .net "reset", 0 0, v00000262d8cfc9e0_0;  alias, 1 drivers
v00000262d8cfa5a0_0 .net "result_src", 1 0, v00000262d8cf7300_0;  1 drivers
v00000262d8cfda20_0 .net "write_data", 31 0, v00000262d8cfadc0_0;  alias, 1 drivers
v00000262d8cfd2a0_0 .net "zero", 0 0, L_00000262d8cfe740;  1 drivers
L_00000262d8cfcbc0 .part v00000262d8c92600_0, 0, 7;
L_00000262d8cfe060 .part v00000262d8c92600_0, 25, 7;
L_00000262d8cfd8e0 .part v00000262d8c92600_0, 12, 3;
S_00000262d8c5cd90 .scope module, "control_unit_inst" "main_control_unit" 6 27, 7 7 0, S_00000262d8c5cc00;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 7 "funct7";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /OUTPUT 1 "reg_write";
    .port_info 5 /OUTPUT 2 "imm_src";
    .port_info 6 /OUTPUT 1 "alu_src";
    .port_info 7 /OUTPUT 1 "pc_src";
    .port_info 8 /OUTPUT 1 "mem_write";
    .port_info 9 /OUTPUT 2 "result_src";
    .port_info 10 /OUTPUT 4 "alu_control";
L_00000262d8c7e820 .functor AND 1, v00000262d8cf7b20_0, L_00000262d8cfe740, C4<1>, C4<1>;
L_00000262d8c7eba0 .functor OR 1, L_00000262d8c7e820, v00000262d8cf8700_0, C4<0>, C4<0>;
v00000262d8cf7620_0 .net *"_ivl_0", 0 0, L_00000262d8c7e820;  1 drivers
v00000262d8cf71c0_0 .net "alu_control", 3 0, v00000262d8c921a0_0;  alias, 1 drivers
v00000262d8cf6f40_0 .net "alu_op", 1 0, v00000262d8cf8520_0;  1 drivers
v00000262d8cf6fe0_0 .net "alu_src", 0 0, v00000262d8cf7da0_0;  alias, 1 drivers
v00000262d8cf7080_0 .net "branch", 0 0, v00000262d8cf7b20_0;  1 drivers
v00000262d8cf7f80_0 .net "funct3", 2 0, L_00000262d8cfd8e0;  1 drivers
v00000262d8cf80c0_0 .net "funct7", 6 0, L_00000262d8cfe060;  1 drivers
v00000262d8cf8020_0 .net "imm_src", 1 0, v00000262d8cf7440_0;  alias, 1 drivers
v00000262d8cf87a0_0 .net "jump", 0 0, v00000262d8cf8700_0;  1 drivers
v00000262d8cf8160_0 .net "mem_write", 0 0, v00000262d8cf6ea0_0;  alias, 1 drivers
v00000262d8cf7580_0 .net "opcode", 6 0, L_00000262d8cfcbc0;  1 drivers
v00000262d8cf6c20_0 .net "pc_src", 0 0, L_00000262d8c7eba0;  alias, 1 drivers
v00000262d8cf76c0_0 .net "reg_write", 0 0, v00000262d8cf7ee0_0;  alias, 1 drivers
v00000262d8cf7800_0 .net "result_src", 1 0, v00000262d8cf7300_0;  alias, 1 drivers
v00000262d8cf8200_0 .net "zero", 0 0, L_00000262d8cfe740;  alias, 1 drivers
S_00000262d8c74260 .scope module, "alu_ctl" "alu_control" 7 36, 8 7 0, S_00000262d8c5cd90;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 7 "funct7";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 2 "alu_op";
    .port_info 4 /OUTPUT 4 "alu_control";
v00000262d8c921a0_0 .var "alu_control", 3 0;
v00000262d8c92920_0 .net "alu_op", 1 0, v00000262d8cf8520_0;  alias, 1 drivers
v00000262d8c922e0_0 .net "funct3", 2 0, L_00000262d8cfd8e0;  alias, 1 drivers
v00000262d8c91fc0_0 .net "funct7", 6 0, L_00000262d8cfe060;  alias, 1 drivers
v00000262d8c92240_0 .net "opcode", 6 0, L_00000262d8cfcbc0;  alias, 1 drivers
E_00000262d8c3bc50 .event anyedge, v00000262d8c92920_0, v00000262d8c922e0_0, v00000262d8c91fc0_0, v00000262d8c92240_0;
S_00000262d8c743f0 .scope module, "control" "control_unit" 7 24, 9 7 0, S_00000262d8c5cd90;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 2 "imm_src";
    .port_info 3 /OUTPUT 1 "alu_src";
    .port_info 4 /OUTPUT 1 "mem_write";
    .port_info 5 /OUTPUT 2 "result_src";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 2 "alu_op";
    .port_info 8 /OUTPUT 1 "jump";
v00000262d8cf8520_0 .var "alu_op", 1 0;
v00000262d8cf7da0_0 .var "alu_src", 0 0;
v00000262d8cf7b20_0 .var "branch", 0 0;
v00000262d8cf6900_0 .var "controls", 10 0;
v00000262d8cf7440_0 .var "imm_src", 1 0;
v00000262d8cf8700_0 .var "jump", 0 0;
v00000262d8cf6ea0_0 .var "mem_write", 0 0;
v00000262d8cf74e0_0 .net "opcode", 6 0, L_00000262d8cfcbc0;  alias, 1 drivers
v00000262d8cf7ee0_0 .var "reg_write", 0 0;
v00000262d8cf7300_0 .var "result_src", 1 0;
E_00000262d8c3bad0 .event anyedge, v00000262d8cf6900_0;
E_00000262d8c3c490 .event anyedge, v00000262d8c92240_0;
S_00000262d8c4a990 .scope module, "data_path" "datapath" 6 41, 10 6 0, S_00000262d8c5cc00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "read_data";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 2 "result_src";
    .port_info 5 /INPUT 1 "pc_src";
    .port_info 6 /INPUT 1 "alu_src";
    .port_info 7 /INPUT 2 "imm_src";
    .port_info 8 /INPUT 4 "alu_control";
    .port_info 9 /INPUT 1 "reg_write";
    .port_info 10 /OUTPUT 32 "alu_res";
    .port_info 11 /OUTPUT 1 "zero";
    .port_info 12 /OUTPUT 32 "PC";
    .port_info 13 /OUTPUT 32 "write_data";
v00000262d8cfb2c0_0 .net "PC", 31 0, v00000262d8cf6e00_0;  alias, 1 drivers
v00000262d8cfa0a0_0 .net "alu_control", 3 0, v00000262d8c921a0_0;  alias, 1 drivers
v00000262d8cf9b00_0 .net "alu_res", 31 0, v00000262d8cf7760_0;  alias, 1 drivers
v00000262d8cfaf00_0 .net "alu_src", 0 0, v00000262d8cf7da0_0;  alias, 1 drivers
v00000262d8cfa1e0_0 .net "clk", 0 0, v00000262d8cfdb60_0;  alias, 1 drivers
v00000262d8cfa820_0 .net "imm_src", 1 0, v00000262d8cf7440_0;  alias, 1 drivers
v00000262d8cfb360_0 .net "immext", 31 0, v00000262d8cf6b80_0;  1 drivers
v00000262d8cfa500_0 .net "instr", 31 0, v00000262d8c92600_0;  alias, 1 drivers
v00000262d8cfa000_0 .net "pc_next", 31 0, v00000262d8cf6ae0_0;  1 drivers
v00000262d8cfb4a0_0 .net "pc_plus4", 31 0, L_00000262d8cfe240;  1 drivers
v00000262d8cf9c40_0 .net "pc_src", 0 0, L_00000262d8c7eba0;  alias, 1 drivers
v00000262d8cfb540_0 .net "pc_target", 31 0, L_00000262d8cfce40;  1 drivers
v00000262d8cfa280_0 .net "read_data", 31 0, v00000262d8c92740_0;  alias, 1 drivers
v00000262d8cfaa00_0 .net "reg_write", 0 0, v00000262d8cf7ee0_0;  alias, 1 drivers
v00000262d8cf9f60_0 .net "reset", 0 0, v00000262d8cfc9e0_0;  alias, 1 drivers
v00000262d8cf9ec0_0 .net "result", 31 0, v00000262d8cfa140_0;  1 drivers
v00000262d8cfb680_0 .net "result_src", 1 0, v00000262d8cf7300_0;  alias, 1 drivers
v00000262d8cfaaa0_0 .net "srcA", 31 0, v00000262d8cfb0e0_0;  1 drivers
v00000262d8cfb720_0 .net "srcB", 31 0, v00000262d8cf7260_0;  1 drivers
v00000262d8cfb040_0 .net "write_data", 31 0, v00000262d8cfadc0_0;  alias, 1 drivers
v00000262d8cfb7c0_0 .net "zero", 0 0, L_00000262d8cfe740;  alias, 1 drivers
L_00000262d8cfdc00 .part v00000262d8c92600_0, 15, 5;
L_00000262d8cfd5c0 .part v00000262d8c92600_0, 20, 5;
L_00000262d8cfca80 .part v00000262d8c92600_0, 7, 5;
L_00000262d8cfcb20 .part v00000262d8c92600_0, 7, 25;
S_00000262d8c4ab20 .scope module, "ALU" "alu" 10 83, 11 7 0, S_00000262d8c4a990;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "r1";
    .port_info 1 /INPUT 32 "r2";
    .port_info 2 /INPUT 4 "alu_op";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_00000262d8d008e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000262d8cf6cc0_0 .net/2u *"_ivl_0", 31 0, L_00000262d8d008e0;  1 drivers
v00000262d8cf82a0_0 .net "alu_op", 3 0, v00000262d8c921a0_0;  alias, 1 drivers
v00000262d8cf8480_0 .net "r1", 31 0, v00000262d8cfb0e0_0;  alias, 1 drivers
v00000262d8cf8660_0 .net "r2", 31 0, v00000262d8cf7260_0;  alias, 1 drivers
v00000262d8cf7760_0 .var "result", 31 0;
v00000262d8cf7120_0 .net "zero", 0 0, L_00000262d8cfe740;  alias, 1 drivers
E_00000262d8c3c690 .event anyedge, v00000262d8c921a0_0, v00000262d8cf8480_0, v00000262d8cf8660_0;
L_00000262d8cfe740 .cmp/eq 32, v00000262d8cf7760_0, L_00000262d8d008e0;
S_00000262d8c72670 .scope module, "alumux" "mux2" 10 73, 12 1 0, S_00000262d8c4a990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "out";
P_00000262d8c3bd90 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000100000>;
v00000262d8cf8340_0 .net "a", 31 0, v00000262d8cfadc0_0;  alias, 1 drivers
v00000262d8cf83e0_0 .net "b", 31 0, v00000262d8cf6b80_0;  alias, 1 drivers
v00000262d8cf7260_0 .var "out", 31 0;
v00000262d8cf78a0_0 .net "sel", 0 0, v00000262d8cf7da0_0;  alias, 1 drivers
E_00000262d8c3b990 .event anyedge, v00000262d8cf7da0_0, v00000262d8c924c0_0, v00000262d8cf83e0_0;
S_00000262d8c72800 .scope module, "imm_extend" "extend" 10 67, 13 8 0, S_00000262d8c4a990;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 2 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
v00000262d8cf6b80_0 .var "immext", 31 0;
v00000262d8cf85c0_0 .net "immsrc", 1 0, v00000262d8cf7440_0;  alias, 1 drivers
v00000262d8cf73a0_0 .net "instr", 31 7, L_00000262d8cfcb20;  1 drivers
E_00000262d8c3bfd0 .event anyedge, v00000262d8cf7440_0, v00000262d8cf73a0_0;
S_00000262d8c71ea0 .scope module, "pcadd4" "adder" 10 34, 14 1 0, S_00000262d8c4a990;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_00000262d8c3c810 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
v00000262d8cf7940_0 .net "a", 31 0, v00000262d8cf6e00_0;  alias, 1 drivers
L_00000262d8d00898 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000262d8cf79e0_0 .net "b", 31 0, L_00000262d8d00898;  1 drivers
v00000262d8cf69a0_0 .net "out", 31 0, L_00000262d8cfe240;  alias, 1 drivers
L_00000262d8cfe240 .arith/sum 32, v00000262d8cf6e00_0, L_00000262d8d00898;
S_00000262d8c72030 .scope module, "pcaddtarget" "adder" 10 40, 14 1 0, S_00000262d8c4a990;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_00000262d8c3cb50 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
v00000262d8cf7a80_0 .net "a", 31 0, v00000262d8cf6e00_0;  alias, 1 drivers
v00000262d8cf7bc0_0 .net "b", 31 0, v00000262d8cf6b80_0;  alias, 1 drivers
v00000262d8cf7c60_0 .net "out", 31 0, L_00000262d8cfce40;  alias, 1 drivers
L_00000262d8cfce40 .arith/sum 32, v00000262d8cf6e00_0, v00000262d8cf6b80_0;
S_00000262d8c4d970 .scope module, "pcmux" "mux2" 10 46, 12 1 0, S_00000262d8c4a990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "out";
P_00000262d8c3d610 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000100000>;
v00000262d8cf6a40_0 .net "a", 31 0, L_00000262d8cfe240;  alias, 1 drivers
v00000262d8cf7d00_0 .net "b", 31 0, L_00000262d8cfce40;  alias, 1 drivers
v00000262d8cf6ae0_0 .var "out", 31 0;
v00000262d8cf7e40_0 .net "sel", 0 0, L_00000262d8c7eba0;  alias, 1 drivers
E_00000262d8c3cd10 .event anyedge, v00000262d8cf6c20_0, v00000262d8cf69a0_0, v00000262d8cf7c60_0;
S_00000262d8c4db00 .scope module, "program_counter" "pc" 10 27, 15 5 0, S_00000262d8c4a990;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "next_inst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cur_inst";
v00000262d8cf6d60_0 .net "clk", 0 0, v00000262d8cfdb60_0;  alias, 1 drivers
v00000262d8cf6e00_0 .var "cur_inst", 31 0;
v00000262d8cfac80_0 .net "next_inst", 31 0, v00000262d8cf6ae0_0;  alias, 1 drivers
v00000262d8cf9e20_0 .net "rst", 0 0, v00000262d8cfc9e0_0;  alias, 1 drivers
S_00000262d8c6a670 .scope module, "reg_file" "register_file" 10 56, 16 14 0, S_00000262d8c4a990;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "reg1_addr";
    .port_info 1 /INPUT 5 "reg2_addr";
    .port_info 2 /INPUT 5 "regw_addr";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 1 "write_ena";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "reg1_data";
    .port_info 7 /OUTPUT 32 "reg2_data";
v00000262d8cfa780_0 .net "clk", 0 0, v00000262d8cfdb60_0;  alias, 1 drivers
v00000262d8cfa8c0_0 .net "reg1_addr", 4 0, L_00000262d8cfdc00;  1 drivers
v00000262d8cfb0e0_0 .var "reg1_data", 31 0;
v00000262d8cfae60_0 .net "reg2_addr", 4 0, L_00000262d8cfd5c0;  1 drivers
v00000262d8cfadc0_0 .var "reg2_data", 31 0;
v00000262d8cfab40 .array "reg_mem", 0 31, 31 0;
v00000262d8cfb180_0 .net "regw_addr", 4 0, L_00000262d8cfca80;  1 drivers
v00000262d8cfa960_0 .net "write_data", 31 0, v00000262d8cfa140_0;  alias, 1 drivers
v00000262d8cfb400_0 .net "write_ena", 0 0, v00000262d8cf7ee0_0;  alias, 1 drivers
v00000262d8cfab40_0 .array/port v00000262d8cfab40, 0;
v00000262d8cfab40_1 .array/port v00000262d8cfab40, 1;
v00000262d8cfab40_2 .array/port v00000262d8cfab40, 2;
E_00000262d8c3ce50/0 .event anyedge, v00000262d8cfa8c0_0, v00000262d8cfab40_0, v00000262d8cfab40_1, v00000262d8cfab40_2;
v00000262d8cfab40_3 .array/port v00000262d8cfab40, 3;
v00000262d8cfab40_4 .array/port v00000262d8cfab40, 4;
v00000262d8cfab40_5 .array/port v00000262d8cfab40, 5;
v00000262d8cfab40_6 .array/port v00000262d8cfab40, 6;
E_00000262d8c3ce50/1 .event anyedge, v00000262d8cfab40_3, v00000262d8cfab40_4, v00000262d8cfab40_5, v00000262d8cfab40_6;
v00000262d8cfab40_7 .array/port v00000262d8cfab40, 7;
v00000262d8cfab40_8 .array/port v00000262d8cfab40, 8;
v00000262d8cfab40_9 .array/port v00000262d8cfab40, 9;
v00000262d8cfab40_10 .array/port v00000262d8cfab40, 10;
E_00000262d8c3ce50/2 .event anyedge, v00000262d8cfab40_7, v00000262d8cfab40_8, v00000262d8cfab40_9, v00000262d8cfab40_10;
v00000262d8cfab40_11 .array/port v00000262d8cfab40, 11;
v00000262d8cfab40_12 .array/port v00000262d8cfab40, 12;
v00000262d8cfab40_13 .array/port v00000262d8cfab40, 13;
v00000262d8cfab40_14 .array/port v00000262d8cfab40, 14;
E_00000262d8c3ce50/3 .event anyedge, v00000262d8cfab40_11, v00000262d8cfab40_12, v00000262d8cfab40_13, v00000262d8cfab40_14;
v00000262d8cfab40_15 .array/port v00000262d8cfab40, 15;
v00000262d8cfab40_16 .array/port v00000262d8cfab40, 16;
v00000262d8cfab40_17 .array/port v00000262d8cfab40, 17;
v00000262d8cfab40_18 .array/port v00000262d8cfab40, 18;
E_00000262d8c3ce50/4 .event anyedge, v00000262d8cfab40_15, v00000262d8cfab40_16, v00000262d8cfab40_17, v00000262d8cfab40_18;
v00000262d8cfab40_19 .array/port v00000262d8cfab40, 19;
v00000262d8cfab40_20 .array/port v00000262d8cfab40, 20;
v00000262d8cfab40_21 .array/port v00000262d8cfab40, 21;
v00000262d8cfab40_22 .array/port v00000262d8cfab40, 22;
E_00000262d8c3ce50/5 .event anyedge, v00000262d8cfab40_19, v00000262d8cfab40_20, v00000262d8cfab40_21, v00000262d8cfab40_22;
v00000262d8cfab40_23 .array/port v00000262d8cfab40, 23;
v00000262d8cfab40_24 .array/port v00000262d8cfab40, 24;
v00000262d8cfab40_25 .array/port v00000262d8cfab40, 25;
v00000262d8cfab40_26 .array/port v00000262d8cfab40, 26;
E_00000262d8c3ce50/6 .event anyedge, v00000262d8cfab40_23, v00000262d8cfab40_24, v00000262d8cfab40_25, v00000262d8cfab40_26;
v00000262d8cfab40_27 .array/port v00000262d8cfab40, 27;
v00000262d8cfab40_28 .array/port v00000262d8cfab40, 28;
v00000262d8cfab40_29 .array/port v00000262d8cfab40, 29;
v00000262d8cfab40_30 .array/port v00000262d8cfab40, 30;
E_00000262d8c3ce50/7 .event anyedge, v00000262d8cfab40_27, v00000262d8cfab40_28, v00000262d8cfab40_29, v00000262d8cfab40_30;
v00000262d8cfab40_31 .array/port v00000262d8cfab40, 31;
E_00000262d8c3ce50/8 .event anyedge, v00000262d8cfab40_31, v00000262d8cfae60_0;
E_00000262d8c3ce50 .event/or E_00000262d8c3ce50/0, E_00000262d8c3ce50/1, E_00000262d8c3ce50/2, E_00000262d8c3ce50/3, E_00000262d8c3ce50/4, E_00000262d8c3ce50/5, E_00000262d8c3ce50/6, E_00000262d8c3ce50/7, E_00000262d8c3ce50/8;
S_00000262d8cfbde0 .scope module, "resultmux" "mux3" 10 91, 17 1 0, S_00000262d8c4a990;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 32 "c";
    .port_info 4 /OUTPUT 32 "out";
P_00000262d8c3ce90 .param/l "WIDTH" 0 17 1, +C4<00000000000000000000000000100000>;
v00000262d8cf9920_0 .net "a", 31 0, v00000262d8cf7760_0;  alias, 1 drivers
v00000262d8cfb5e0_0 .net "b", 31 0, v00000262d8c92740_0;  alias, 1 drivers
v00000262d8cfb220_0 .net "c", 31 0, L_00000262d8cfe240;  alias, 1 drivers
v00000262d8cfa140_0 .var "out", 31 0;
v00000262d8cf9ba0_0 .net "sel", 1 0, v00000262d8cf7300_0;  alias, 1 drivers
E_00000262d8c3cf90 .event anyedge, v00000262d8cf7300_0, v00000262d8c92100_0, v00000262d8c92740_0, v00000262d8cf69a0_0;
    .scope S_00000262d8c743f0;
T_0 ;
    %wait E_00000262d8c3c490;
    %load/vec4 v00000262d8cf74e0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v00000262d8cf6900_0, 0, 11;
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 1168, 0, 11;
    %store/vec4 v00000262d8cf6900_0, 0, 11;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 448, 0, 11;
    %store/vec4 v00000262d8cf6900_0, 0, 11;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 1028, 0, 11;
    %store/vec4 v00000262d8cf6900_0, 0, 11;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 522, 0, 11;
    %store/vec4 v00000262d8cf6900_0, 0, 11;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 1156, 0, 11;
    %store/vec4 v00000262d8cf6900_0, 0, 11;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 1825, 0, 11;
    %store/vec4 v00000262d8cf6900_0, 0, 11;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000262d8c743f0;
T_1 ;
    %wait E_00000262d8c3bad0;
    %load/vec4 v00000262d8cf6900_0;
    %split/vec4 1;
    %store/vec4 v00000262d8cf8700_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000262d8cf8520_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000262d8cf7b20_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000262d8cf7300_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000262d8cf6ea0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000262d8cf7da0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000262d8cf7440_0, 0, 2;
    %store/vec4 v00000262d8cf7ee0_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000262d8c74260;
T_2 ;
    %wait E_00000262d8c3bc50;
    %load/vec4 v00000262d8c92920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000262d8c921a0_0, 0, 4;
    %jmp T_2.4;
T_2.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000262d8c921a0_0, 0, 4;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000262d8c921a0_0, 0, 4;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v00000262d8c922e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000262d8c921a0_0, 0, 4;
    %jmp T_2.10;
T_2.5 ;
    %load/vec4 v00000262d8c91fc0_0;
    %cmpi/e 32, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_2.13, 4;
    %load/vec4 v00000262d8c92240_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000262d8c921a0_0, 0, 4;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000262d8c921a0_0, 0, 4;
T_2.12 ;
    %jmp T_2.10;
T_2.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000262d8c921a0_0, 0, 4;
    %jmp T_2.10;
T_2.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000262d8c921a0_0, 0, 4;
    %jmp T_2.10;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000262d8c921a0_0, 0, 4;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000262d8c4db00;
T_3 ;
    %wait E_00000262d8c3c5d0;
    %load/vec4 v00000262d8cf9e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000262d8cf6e00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000262d8cfac80_0;
    %assign/vec4 v00000262d8cf6e00_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000262d8c4d970;
T_4 ;
    %wait E_00000262d8c3cd10;
    %load/vec4 v00000262d8cf7e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %load/vec4 v00000262d8cf6a40_0;
    %store/vec4 v00000262d8cf6ae0_0, 0, 32;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v00000262d8cf6a40_0;
    %store/vec4 v00000262d8cf6ae0_0, 0, 32;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v00000262d8cf7d00_0;
    %store/vec4 v00000262d8cf6ae0_0, 0, 32;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000262d8c6a670;
T_5 ;
    %wait E_00000262d8c3ce50;
    %load/vec4 v00000262d8cfa8c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v00000262d8cfa8c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000262d8cfab40, 4;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %store/vec4 v00000262d8cfb0e0_0, 0, 32;
    %load/vec4 v00000262d8cfae60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %load/vec4 v00000262d8cfae60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000262d8cfab40, 4;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %store/vec4 v00000262d8cfadc0_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000262d8c6a670;
T_6 ;
    %wait E_00000262d8c3c5d0;
    %load/vec4 v00000262d8cfb400_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v00000262d8cfb180_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v00000262d8cfa960_0;
    %load/vec4 v00000262d8cfb180_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262d8cfab40, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000262d8c72800;
T_7 ;
    %wait E_00000262d8c3bfd0;
    %load/vec4 v00000262d8cf85c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v00000262d8cf73a0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v00000262d8cf73a0_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000262d8cf6b80_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v00000262d8cf73a0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v00000262d8cf73a0_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000262d8cf73a0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000262d8cf6b80_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v00000262d8cf73a0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v00000262d8cf73a0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000262d8cf73a0_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000262d8cf73a0_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v00000262d8cf6b80_0, 0, 32;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v00000262d8cf73a0_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v00000262d8cf73a0_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000262d8cf73a0_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000262d8cf73a0_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v00000262d8cf6b80_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000262d8c72670;
T_8 ;
    %wait E_00000262d8c3b990;
    %load/vec4 v00000262d8cf78a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %load/vec4 v00000262d8cf8340_0;
    %store/vec4 v00000262d8cf7260_0, 0, 32;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v00000262d8cf8340_0;
    %store/vec4 v00000262d8cf7260_0, 0, 32;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v00000262d8cf83e0_0;
    %store/vec4 v00000262d8cf7260_0, 0, 32;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000262d8c4ab20;
T_9 ;
    %wait E_00000262d8c3c690;
    %load/vec4 v00000262d8cf82a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000262d8cf7760_0, 0, 32;
    %jmp T_9.7;
T_9.0 ;
    %load/vec4 v00000262d8cf8480_0;
    %load/vec4 v00000262d8cf8660_0;
    %and;
    %store/vec4 v00000262d8cf7760_0, 0, 32;
    %jmp T_9.7;
T_9.1 ;
    %load/vec4 v00000262d8cf8480_0;
    %load/vec4 v00000262d8cf8660_0;
    %or;
    %store/vec4 v00000262d8cf7760_0, 0, 32;
    %jmp T_9.7;
T_9.2 ;
    %load/vec4 v00000262d8cf8480_0;
    %load/vec4 v00000262d8cf8660_0;
    %add;
    %store/vec4 v00000262d8cf7760_0, 0, 32;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v00000262d8cf8480_0;
    %load/vec4 v00000262d8cf8660_0;
    %sub;
    %store/vec4 v00000262d8cf7760_0, 0, 32;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v00000262d8cf8480_0;
    %load/vec4 v00000262d8cf8660_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %store/vec4 v00000262d8cf7760_0, 0, 32;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v00000262d8cf8480_0;
    %load/vec4 v00000262d8cf8660_0;
    %or;
    %inv;
    %store/vec4 v00000262d8cf7760_0, 0, 32;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000262d8cfbde0;
T_10 ;
    %wait E_00000262d8c3cf90;
    %load/vec4 v00000262d8cf9ba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %load/vec4 v00000262d8cf9920_0;
    %store/vec4 v00000262d8cfa140_0, 0, 32;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v00000262d8cf9920_0;
    %store/vec4 v00000262d8cfa140_0, 0, 32;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v00000262d8cfb5e0_0;
    %store/vec4 v00000262d8cfa140_0, 0, 32;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v00000262d8cfb220_0;
    %store/vec4 v00000262d8cfa140_0, 0, 32;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000262d8c7ad00;
T_11 ;
    %vpi_call 5 15 "$readmemh", "riscv_program.txt", v00000262d8c927e0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_00000262d8c7ad00;
T_12 ;
    %wait E_00000262d8c3c750;
    %load/vec4 v00000262d8c92880_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v00000262d8c927e0, 4;
    %store/vec4 v00000262d8c92600_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000262d8c9cca0;
T_13 ;
    %wait E_00000262d8c3c350;
    %load/vec4 v00000262d8c92100_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v00000262d8c92ec0, 4;
    %store/vec4 v00000262d8c92740_0, 0, 32;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000262d8c9cca0;
T_14 ;
    %wait E_00000262d8c3c5d0;
    %load/vec4 v00000262d8c92420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v00000262d8c924c0_0;
    %load/vec4 v00000262d8c92100_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000262d8c92ec0, 0, 4;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000262d8c98fd0;
T_15 ;
    %delay 5000, 0;
    %load/vec4 v00000262d8cfdb60_0;
    %inv;
    %store/vec4 v00000262d8cfdb60_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_00000262d8c98fd0;
T_16 ;
    %vpi_call 2 26 "$dumpfile", "tb_top.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000262d8c98fd0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262d8cfdb60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000262d8cfc9e0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000262d8cfc9e0_0, 0, 1;
    %delay 200000, 0;
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_16;
    .scope S_00000262d8c98fd0;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000262d8cfe600_0, 0, 32;
    %vpi_call 2 47 "$display", "Time  | PC       | Instr     | WriteData | DataAddr | RegWrite | ALUControl | Zero | PC_src" {0 0 0};
    %vpi_call 2 48 "$monitor", "%0t | %h | %h | %h | %h | %b | %b | %b | %b", $time, v00000262d8cfd7a0_0, v00000262d8cfabe0_0, v00000262d8cfe2e0_0, v00000262d8cfd200_0, v00000262d8cfa320_0, v00000262d8cf99c0_0, v00000262d8cfd2a0_0, v00000262d8cfad20_0 {0 0 0};
    %end;
    .thread T_17;
    .scope S_00000262d8c98fd0;
T_18 ;
    %wait E_00000262d8c3c5d0;
    %load/vec4 v00000262d8cfe600_0;
    %addi 1, 0, 32;
    %store/vec4 v00000262d8cfe600_0, 0, 32;
    %load/vec4 v00000262d8cfe600_0;
    %cmpi/s 20, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_18.0, 5;
    %vpi_call 2 55 "$finish" {0 0 0};
T_18.0 ;
    %jmp T_18;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "processor/integration_tb.v";
    "processor/integration.v";
    "data_memory/dm.v";
    "instruction_memory/im.v";
    "processor/processor.v";
    "control/main_control_unit.v";
    "control/alu_control.v";
    "control/control_unit.v";
    "datapath/datapath.v";
    "alu/alu.v";
    "datapath/mux2.v";
    "datapath/extend.v";
    "datapath/adder.v";
    "pc/pc.v";
    "register_file/register_file.v";
    "datapath/mux3.v";
