%Warning-WIDTHTRUNC: /home/nakanomiku/DigitalDesign/clk_int_div/clk_int_div.sv:233:27: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'DivResetValue' generates 32 bits.
                                                                                     : ... note: In instance 'clk_int_div'
  233 |       div_q               <= DivResetValue;
      |                           ^~
                     ... For warning description see https://verilator.org/warn/WIDTHTRUNC?v=5.018
                     ... Use "/* verilator lint_off WIDTHTRUNC */" and lint_on around source to disable this message.
%Warning-UNUSEDPARAM: /home/nakanomiku/DigitalDesign/clk_int_div/tc_clk.sv:21:17: Parameter is not used: 'IS_FUNCTIONAL'
                                                                                : ... note: In instance 'clk_int_div.i_clk_gate'
   21 |   parameter bit IS_FUNCTIONAL = 1'b1
      |                 ^~~~~~~~~~~~~
%Warning-BLKSEQ: /home/nakanomiku/DigitalDesign/clk_int_div/clk_int_div.sv:293:17: Blocking assignment '=' in sequential logic process
                                                                                 : ... Suggest using delayed assignment '<='
  293 |         t_ff1_q = t_ff1_d;  
      |                 ^
%Warning-BLKSEQ: /home/nakanomiku/DigitalDesign/clk_int_div/clk_int_div.sv:290:15: Blocking assignment '=' in sequential logic process
                                                                                 : ... Suggest using delayed assignment '<='
  290 |       t_ff1_q = '0;  
      |               ^
%Warning-BLKSEQ: /home/nakanomiku/DigitalDesign/clk_int_div/clk_int_div.sv:305:17: Blocking assignment '=' in sequential logic process
                                                                                 : ... Suggest using delayed assignment '<='
  305 |         t_ff2_q = t_ff2_d;  
      |                 ^
%Warning-BLKSEQ: /home/nakanomiku/DigitalDesign/clk_int_div/clk_int_div.sv:302:15: Blocking assignment '=' in sequential logic process
                                                                                 : ... Suggest using delayed assignment '<='
  302 |       t_ff2_q = '0;  
      |               ^
%Warning-COMBDLY: /home/nakanomiku/DigitalDesign/clk_int_div/tc_clk.sv:32:31: Non-blocking assignment '<=' in combinational logic process
                                                                            : ... This will be executed as a blocking assignment '='!
   32 |     if (clk_i == 1'b0) clk_en <= en_i | test_en_i;
      |                               ^~
                  *** See https://verilator.org/warn/COMBDLY before disabling this,
                  else you may end up with different sim results.
