{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1721050125143 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1721050125145 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 15 10:28:44 2024 " "Processing started: Mon Jul 15 10:28:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1721050125145 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1721050125145 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MC1 -c MC1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MC1 -c MC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1721050125145 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1721050125413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DECODER2_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DECODER2_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER2_4 " "Found entity 1: DECODER2_4" {  } { { "DECODER2_4.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/DECODER2_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721050125512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721050125512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DECODER3_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DECODER3_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER3_8 " "Found entity 1: DECODER3_8" {  } { { "DECODER3_8.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/DECODER3_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721050125514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721050125514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FULL_ADDER_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file FULL_ADDER_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER_1bit " "Found entity 1: FULL_ADDER_1bit" {  } { { "FULL_ADDER_1bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/FULL_ADDER_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721050125516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721050125516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FULL_ADDER_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file FULL_ADDER_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER_8bit " "Found entity 1: FULL_ADDER_8bit" {  } { { "FULL_ADDER_8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/FULL_ADDER_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721050125518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721050125518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_1bit " "Found entity 1: ULA_1bit" {  } { { "ULA_1bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/ULA_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721050125520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721050125520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_8bit " "Found entity 1: ULA_8bit" {  } { { "ULA_8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/ULA_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721050125522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721050125522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_32bit " "Found entity 1: ULA_32bit" {  } { { "ULA_32bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/ULA_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721050125524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721050125524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SHIFTER.bdf 1 1 " "Found 1 design units, including 1 entities, in source file SHIFTER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTER " "Found entity 1: SHIFTER" {  } { { "SHIFTER.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/SHIFTER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721050125527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721050125527 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SHIFTER " "Elaborating entity \"SHIFTER\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1721050125599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER2_4 DECODER2_4:inst27 " "Elaborating entity \"DECODER2_4\" for hierarchy \"DECODER2_4:inst27\"" {  } { { "SHIFTER.bdf" "inst27" { Schematic "/home/radsfer/shared/Projeto MC1/SHIFTER.bdf" { { 952 240 336 1080 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721050125617 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1721050126247 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721050126247 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "34 " "Design contains 34 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[35\] " "No output dependent on input pin \"MIR\[35\]\"" {  } { { "SHIFTER.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/SHIFTER.bdf" { { 960 -104 64 976 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721050126303 "|SHIFTER|MIR[35]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[34\] " "No output dependent on input pin \"MIR\[34\]\"" {  } { { "SHIFTER.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/SHIFTER.bdf" { { 960 -104 64 976 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721050126303 "|SHIFTER|MIR[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[33\] " "No output dependent on input pin \"MIR\[33\]\"" {  } { { "SHIFTER.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/SHIFTER.bdf" { { 960 -104 64 976 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721050126303 "|SHIFTER|MIR[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[32\] " "No output dependent on input pin \"MIR\[32\]\"" {  } { { "SHIFTER.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/SHIFTER.bdf" { { 960 -104 64 976 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721050126303 "|SHIFTER|MIR[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[31\] " "No output dependent on input pin \"MIR\[31\]\"" {  } { { "SHIFTER.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/SHIFTER.bdf" { { 960 -104 64 976 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721050126303 "|SHIFTER|MIR[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[30\] " "No output dependent on input pin \"MIR\[30\]\"" {  } { { "SHIFTER.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/SHIFTER.bdf" { { 960 -104 64 976 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721050126303 "|SHIFTER|MIR[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[29\] " "No output dependent on input pin \"MIR\[29\]\"" {  } { { "SHIFTER.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/SHIFTER.bdf" { { 960 -104 64 976 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721050126303 "|SHIFTER|MIR[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[28\] " "No output dependent on input pin \"MIR\[28\]\"" {  } { { "SHIFTER.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/SHIFTER.bdf" { { 960 -104 64 976 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721050126303 "|SHIFTER|MIR[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[27\] " "No output dependent on input pin \"MIR\[27\]\"" {  } { { "SHIFTER.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/SHIFTER.bdf" { { 960 -104 64 976 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721050126303 "|SHIFTER|MIR[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[26\] " "No output dependent on input pin \"MIR\[26\]\"" {  } { { "SHIFTER.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/SHIFTER.bdf" { { 960 -104 64 976 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721050126303 "|SHIFTER|MIR[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[25\] " "No output dependent on input pin \"MIR\[25\]\"" {  } { { "SHIFTER.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/SHIFTER.bdf" { { 960 -104 64 976 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721050126303 "|SHIFTER|MIR[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[24\] " "No output dependent on input pin \"MIR\[24\]\"" {  } { { "SHIFTER.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/SHIFTER.bdf" { { 960 -104 64 976 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721050126303 "|SHIFTER|MIR[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[21\] " "No output dependent on input pin \"MIR\[21\]\"" {  } { { "SHIFTER.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/SHIFTER.bdf" { { 960 -104 64 976 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721050126303 "|SHIFTER|MIR[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[20\] " "No output dependent on input pin \"MIR\[20\]\"" {  } { { "SHIFTER.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/SHIFTER.bdf" { { 960 -104 64 976 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721050126303 "|SHIFTER|MIR[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[19\] " "No output dependent on input pin \"MIR\[19\]\"" {  } { { "SHIFTER.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/SHIFTER.bdf" { { 960 -104 64 976 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721050126303 "|SHIFTER|MIR[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[18\] " "No output dependent on input pin \"MIR\[18\]\"" {  } { { "SHIFTER.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/SHIFTER.bdf" { { 960 -104 64 976 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721050126303 "|SHIFTER|MIR[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[17\] " "No output dependent on input pin \"MIR\[17\]\"" {  } { { "SHIFTER.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/SHIFTER.bdf" { { 960 -104 64 976 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721050126303 "|SHIFTER|MIR[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[16\] " "No output dependent on input pin \"MIR\[16\]\"" {  } { { "SHIFTER.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/SHIFTER.bdf" { { 960 -104 64 976 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721050126303 "|SHIFTER|MIR[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[15\] " "No output dependent on input pin \"MIR\[15\]\"" {  } { { "SHIFTER.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/SHIFTER.bdf" { { 960 -104 64 976 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721050126303 "|SHIFTER|MIR[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[14\] " "No output dependent on input pin \"MIR\[14\]\"" {  } { { "SHIFTER.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/SHIFTER.bdf" { { 960 -104 64 976 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721050126303 "|SHIFTER|MIR[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[13\] " "No output dependent on input pin \"MIR\[13\]\"" {  } { { "SHIFTER.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/SHIFTER.bdf" { { 960 -104 64 976 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721050126303 "|SHIFTER|MIR[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[12\] " "No output dependent on input pin \"MIR\[12\]\"" {  } { { "SHIFTER.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/SHIFTER.bdf" { { 960 -104 64 976 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721050126303 "|SHIFTER|MIR[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[11\] " "No output dependent on input pin \"MIR\[11\]\"" {  } { { "SHIFTER.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/SHIFTER.bdf" { { 960 -104 64 976 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721050126303 "|SHIFTER|MIR[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[10\] " "No output dependent on input pin \"MIR\[10\]\"" {  } { { "SHIFTER.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/SHIFTER.bdf" { { 960 -104 64 976 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721050126303 "|SHIFTER|MIR[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[9\] " "No output dependent on input pin \"MIR\[9\]\"" {  } { { "SHIFTER.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/SHIFTER.bdf" { { 960 -104 64 976 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721050126303 "|SHIFTER|MIR[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[8\] " "No output dependent on input pin \"MIR\[8\]\"" {  } { { "SHIFTER.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/SHIFTER.bdf" { { 960 -104 64 976 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721050126303 "|SHIFTER|MIR[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[7\] " "No output dependent on input pin \"MIR\[7\]\"" {  } { { "SHIFTER.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/SHIFTER.bdf" { { 960 -104 64 976 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721050126303 "|SHIFTER|MIR[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[6\] " "No output dependent on input pin \"MIR\[6\]\"" {  } { { "SHIFTER.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/SHIFTER.bdf" { { 960 -104 64 976 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721050126303 "|SHIFTER|MIR[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[5\] " "No output dependent on input pin \"MIR\[5\]\"" {  } { { "SHIFTER.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/SHIFTER.bdf" { { 960 -104 64 976 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721050126303 "|SHIFTER|MIR[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[4\] " "No output dependent on input pin \"MIR\[4\]\"" {  } { { "SHIFTER.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/SHIFTER.bdf" { { 960 -104 64 976 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721050126303 "|SHIFTER|MIR[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[3\] " "No output dependent on input pin \"MIR\[3\]\"" {  } { { "SHIFTER.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/SHIFTER.bdf" { { 960 -104 64 976 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721050126303 "|SHIFTER|MIR[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[2\] " "No output dependent on input pin \"MIR\[2\]\"" {  } { { "SHIFTER.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/SHIFTER.bdf" { { 960 -104 64 976 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721050126303 "|SHIFTER|MIR[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[1\] " "No output dependent on input pin \"MIR\[1\]\"" {  } { { "SHIFTER.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/SHIFTER.bdf" { { 960 -104 64 976 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721050126303 "|SHIFTER|MIR[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[0\] " "No output dependent on input pin \"MIR\[0\]\"" {  } { { "SHIFTER.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/SHIFTER.bdf" { { 960 -104 64 976 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721050126303 "|SHIFTER|MIR[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1721050126303 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "168 " "Implemented 168 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1721050126305 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1721050126305 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Implemented 66 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1721050126305 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1721050126305 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "342 " "Peak virtual memory: 342 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1721050126313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 15 10:28:46 2024 " "Processing ended: Mon Jul 15 10:28:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1721050126313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1721050126313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1721050126313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1721050126313 ""}
