

================================================================
== Vitis HLS Report for 'tensor_weight_x'
================================================================
* Date:           Fri Dec 13 11:12:54 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.733 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   446903|   446903|  4.469 ms|  4.469 ms|  446903|  446903|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                   Loop Name                   |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER  |   446901|   446901|         2|          1|          1|  446900|       yes|
        +-----------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.03>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%r_V = alloca i32 1"   --->   Operation 5 'alloca' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%r_V_37 = alloca i32 1"   --->   Operation 6 'alloca' 'r_V_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r_V_39 = alloca i32 1"   --->   Operation 7 'alloca' 'r_V_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%r_V_41 = alloca i32 1"   --->   Operation 8 'alloca' 'r_V_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%r_V_43 = alloca i32 1"   --->   Operation 9 'alloca' 'r_V_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%r_V_45 = alloca i32 1"   --->   Operation 10 'alloca' 'r_V_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 11 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%r_V_47 = alloca i32 1"   --->   Operation 13 'alloca' 'r_V_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%r_V_49 = alloca i32 1"   --->   Operation 14 'alloca' 'r_V_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%r_V_51 = alloca i32 1"   --->   Operation 15 'alloca' 'r_V_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%r_V_53 = alloca i32 1"   --->   Operation 16 'alloca' 'r_V_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%r_V_55 = alloca i32 1"   --->   Operation 17 'alloca' 'r_V_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%r_V_57 = alloca i32 1"   --->   Operation 18 'alloca' 'r_V_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %tensor, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %tensor, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %tensor, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %tensor_y, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %tensor_y, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %tensor_y, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %tensor, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %tensor_y, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln316 = store i19 0, i19 %indvar_flatten" [optical_flow.cpp:316]   --->   Operation 27 'store' 'store_ln316' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln316 = store i11 0, i11 %c" [optical_flow.cpp:316]   --->   Operation 28 'store' 'store_ln316' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln316 = br void %for.body5.i.i" [optical_flow.cpp:316]   --->   Operation 29 'br' 'br_ln316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i19 %indvar_flatten" [optical_flow.cpp:316]   --->   Operation 30 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.71ns)   --->   "%icmp_ln316 = icmp_eq  i19 %indvar_flatten_load, i19 446900" [optical_flow.cpp:316]   --->   Operation 31 'icmp' 'icmp_ln316' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.80ns)   --->   "%add_ln316 = add i19 %indvar_flatten_load, i19 1" [optical_flow.cpp:316]   --->   Operation 32 'add' 'add_ln316' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln316 = br i1 %icmp_ln316, void %for.inc65.i, void %tensor_weight_x.exit" [optical_flow.cpp:316]   --->   Operation 33 'br' 'br_ln316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%c_load = load i11 %c" [optical_flow.cpp:318]   --->   Operation 34 'load' 'c_load' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER_str"   --->   Operation 35 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 446900, i64 446900, i64 446900"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.61ns)   --->   "%icmp_ln318 = icmp_eq  i11 %c_load, i11 1025" [optical_flow.cpp:318]   --->   Operation 37 'icmp' 'icmp_ln318' <Predicate = (!icmp_ln316)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.30ns)   --->   "%select_ln316 = select i1 %icmp_ln318, i11 0, i11 %c_load" [optical_flow.cpp:316]   --->   Operation 38 'select' 'select_ln316' <Predicate = (!icmp_ln316)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln320 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [optical_flow.cpp:320]   --->   Operation 39 'specpipeline' 'specpipeline_ln320' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [./xf_video_mem.hpp:121]   --->   Operation 40 'specloopname' 'specloopname_ln121' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %select_ln316, i32 10" [optical_flow.cpp:323]   --->   Operation 41 'bitselect' 'tmp_25' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.12ns)   --->   "%xor_ln323 = xor i1 %tmp_25, i1 1" [optical_flow.cpp:323]   --->   Operation 42 'xor' 'xor_ln323' <Predicate = (!icmp_ln316)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%br_ln323 = br i1 %tmp_25, void %if.then.i, void %for.body18.i_ifconv" [optical_flow.cpp:323]   --->   Operation 43 'br' 'br_ln323' <Predicate = (!icmp_ln316)> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %select_ln316, i32 1, i32 10" [optical_flow.cpp:337]   --->   Operation 44 'partselect' 'tmp_26' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.60ns)   --->   "%icmp_ln337 = icmp_ne  i10 %tmp_26, i10 0" [optical_flow.cpp:337]   --->   Operation 45 'icmp' 'icmp_ln337' <Predicate = (!icmp_ln316)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.12ns)   --->   "%and_ln337 = and i1 %icmp_ln337, i1 %xor_ln323" [optical_flow.cpp:337]   --->   Operation 46 'and' 'and_ln337' <Predicate = (!icmp_ln316)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.61ns)   --->   "%icmp_ln348 = icmp_eq  i11 %select_ln316, i11 0" [optical_flow.cpp:348]   --->   Operation 47 'icmp' 'icmp_ln348' <Predicate = (!icmp_ln316)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln348 = br i1 %icmp_ln348, void %if.then56.i, void %for.inc62.i" [optical_flow.cpp:348]   --->   Operation 48 'br' 'br_ln348' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.73ns)   --->   "%add_ln318 = add i11 %select_ln316, i11 1" [optical_flow.cpp:318]   --->   Operation 49 'add' 'add_ln318' <Predicate = (!icmp_ln316)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln318 = store i19 %add_ln316, i19 %indvar_flatten" [optical_flow.cpp:318]   --->   Operation 50 'store' 'store_ln318' <Predicate = (!icmp_ln316)> <Delay = 0.38>
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln318 = store i11 %add_ln318, i11 %c" [optical_flow.cpp:318]   --->   Operation 51 'store' 'store_ln318' <Predicate = (!icmp_ln316)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 6.73>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_val_V_65 = load i32 %r_V_47"   --->   Operation 52 'load' 'tmp_val_V_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_val_V_66 = load i32 %r_V_49"   --->   Operation 53 'load' 'tmp_val_V_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_val_V_67 = load i32 %r_V_51"   --->   Operation 54 'load' 'tmp_val_V_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_val_V_68 = load i32 %r_V_53"   --->   Operation 55 'load' 'tmp_val_V_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_val_V_69 = load i32 %r_V_55"   --->   Operation 56 'load' 'tmp_val_V_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_val_V_70 = load i32 %r_V_57"   --->   Operation 57 'load' 'tmp_val_V_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.98ns)   --->   "%tensor_y_read = read i192 @_ssdm_op_Read.ap_fifo.volatile.i192P0A, i192 %tensor_y" [optical_flow.cpp:325]   --->   Operation 58 'read' 'tensor_y_read' <Predicate = (!icmp_ln316 & !tmp_25)> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 1024> <FIFO>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_val_V = trunc i192 %tensor_y_read" [optical_flow.cpp:325]   --->   Operation 59 'trunc' 'tmp_val_V' <Predicate = (!icmp_ln316 & !tmp_25)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_val_V_42 = partselect i32 @_ssdm_op_PartSelect.i32.i192.i32.i32, i192 %tensor_y_read, i32 32, i32 63" [optical_flow.cpp:325]   --->   Operation 60 'partselect' 'tmp_val_V_42' <Predicate = (!icmp_ln316 & !tmp_25)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_val_V_43 = partselect i32 @_ssdm_op_PartSelect.i32.i192.i32.i32, i192 %tensor_y_read, i32 64, i32 95" [optical_flow.cpp:325]   --->   Operation 61 'partselect' 'tmp_val_V_43' <Predicate = (!icmp_ln316 & !tmp_25)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_val_V_44 = partselect i32 @_ssdm_op_PartSelect.i32.i192.i32.i32, i192 %tensor_y_read, i32 96, i32 127" [optical_flow.cpp:325]   --->   Operation 62 'partselect' 'tmp_val_V_44' <Predicate = (!icmp_ln316 & !tmp_25)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_val_V_45 = partselect i32 @_ssdm_op_PartSelect.i32.i192.i32.i32, i192 %tensor_y_read, i32 128, i32 159" [optical_flow.cpp:325]   --->   Operation 63 'partselect' 'tmp_val_V_45' <Predicate = (!icmp_ln316 & !tmp_25)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_val_V_46 = partselect i32 @_ssdm_op_PartSelect.i32.i192.i32.i32, i192 %tensor_y_read, i32 160, i32 191" [optical_flow.cpp:325]   --->   Operation 64 'partselect' 'tmp_val_V_46' <Predicate = (!icmp_ln316 & !tmp_25)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.38ns)   --->   "%br_ln326 = br void %for.body18.i_ifconv" [optical_flow.cpp:326]   --->   Operation 65 'br' 'br_ln326' <Predicate = (!icmp_ln316 & !tmp_25)> <Delay = 0.38>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_val_V_64 = phi i32 %tmp_val_V_46, void %if.then.i, i32 0, void %for.inc65.i"   --->   Operation 66 'phi' 'tmp_val_V_64' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_val_V_63 = phi i32 %tmp_val_V_45, void %if.then.i, i32 0, void %for.inc65.i"   --->   Operation 67 'phi' 'tmp_val_V_63' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_val_V_62 = phi i32 %tmp_val_V_44, void %if.then.i, i32 0, void %for.inc65.i"   --->   Operation 68 'phi' 'tmp_val_V_62' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_val_V_61 = phi i32 %tmp_val_V_43, void %if.then.i, i32 0, void %for.inc65.i"   --->   Operation 69 'phi' 'tmp_val_V_61' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_val_V_60 = phi i32 %tmp_val_V_42, void %if.then.i, i32 0, void %for.inc65.i"   --->   Operation 70 'phi' 'tmp_val_V_60' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_val_V_59 = phi i32 %tmp_val_V, void %if.then.i, i32 0, void %for.inc65.i"   --->   Operation 71 'phi' 'tmp_val_V_59' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%r_V_load = load i32 %r_V"   --->   Operation 72 'load' 'r_V_load' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%r_V_37_load = load i32 %r_V_37"   --->   Operation 73 'load' 'r_V_37_load' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%r_V_39_load = load i32 %r_V_39"   --->   Operation 74 'load' 'r_V_39_load' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%r_V_41_load = load i32 %r_V_41"   --->   Operation 75 'load' 'r_V_41_load' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%r_V_43_load = load i32 %r_V_43"   --->   Operation 76 'load' 'r_V_43_load' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%r_V_45_load = load i32 %r_V_45"   --->   Operation 77 'load' 'r_V_45_load' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i32 %r_V_load"   --->   Operation 78 'sext' 'sext_ln1270' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (3.17ns)   --->   "%r_V_59 = mul i51 %sext_ln1270, i51 170026"   --->   Operation 79 'mul' 'r_V_59' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %r_V_59, i32 19, i32 50"   --->   Operation 80 'partselect' 'tmp' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%lhs = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp, i19 0"   --->   Operation 81 'bitconcatenate' 'lhs' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln1270_18 = sext i32 %r_V_37_load"   --->   Operation 82 'sext' 'sext_ln1270_18' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (3.17ns)   --->   "%r_V_61 = mul i51 %sext_ln1270_18, i51 170026"   --->   Operation 83 'mul' 'r_V_61' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %r_V_61, i32 19, i32 50"   --->   Operation 84 'partselect' 'tmp_s' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%lhs_16 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_s, i19 0"   --->   Operation 85 'bitconcatenate' 'lhs_16' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1270_19 = sext i32 %r_V_39_load"   --->   Operation 86 'sext' 'sext_ln1270_19' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (3.17ns)   --->   "%r_V_63 = mul i51 %sext_ln1270_19, i51 170026"   --->   Operation 87 'mul' 'r_V_63' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %r_V_63, i32 19, i32 50"   --->   Operation 88 'partselect' 'tmp_13' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%lhs_11 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_13, i19 0"   --->   Operation 89 'bitconcatenate' 'lhs_11' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1270_20 = sext i32 %r_V_41_load"   --->   Operation 90 'sext' 'sext_ln1270_20' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (3.17ns)   --->   "%r_V_65 = mul i51 %sext_ln1270_20, i51 170026"   --->   Operation 91 'mul' 'r_V_65' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %r_V_65, i32 19, i32 50"   --->   Operation 92 'partselect' 'tmp_14' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%lhs_12 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_14, i19 0"   --->   Operation 93 'bitconcatenate' 'lhs_12' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln1270_21 = sext i32 %r_V_43_load"   --->   Operation 94 'sext' 'sext_ln1270_21' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (3.17ns)   --->   "%r_V_67 = mul i51 %sext_ln1270_21, i51 170026"   --->   Operation 95 'mul' 'r_V_67' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %r_V_67, i32 19, i32 50"   --->   Operation 96 'partselect' 'tmp_15' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%lhs_13 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_15, i19 0"   --->   Operation 97 'bitconcatenate' 'lhs_13' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln1270_22 = sext i32 %r_V_45_load"   --->   Operation 98 'sext' 'sext_ln1270_22' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (3.17ns)   --->   "%r_V_69 = mul i51 %sext_ln1270_22, i51 170026"   --->   Operation 99 'mul' 'r_V_69' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %r_V_69, i32 19, i32 50"   --->   Operation 100 'partselect' 'tmp_16' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%lhs_14 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_16, i19 0"   --->   Operation 101 'bitconcatenate' 'lhs_14' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln1270_23 = sext i32 %tmp_val_V_65"   --->   Operation 102 'sext' 'sext_ln1270_23' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (3.17ns)   --->   "%r_V_72 = mul i51 %sext_ln1270_23, i51 184182"   --->   Operation 103 'mul' 'r_V_72' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.97ns)   --->   "%ret_V = add i51 %lhs, i51 %r_V_72"   --->   Operation 104 'add' 'ret_V' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V, i32 19, i32 50"   --->   Operation 105 'partselect' 'tmp_17' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%lhs_15 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_17, i19 0"   --->   Operation 106 'bitconcatenate' 'lhs_15' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1270_24 = sext i32 %tmp_val_V_66"   --->   Operation 107 'sext' 'sext_ln1270_24' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (3.17ns)   --->   "%r_V_74 = mul i51 %sext_ln1270_24, i51 184182"   --->   Operation 108 'mul' 'r_V_74' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.97ns)   --->   "%ret_V_12 = add i51 %lhs_16, i51 %r_V_74"   --->   Operation 109 'add' 'ret_V_12' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_12, i32 19, i32 50"   --->   Operation 110 'partselect' 'tmp_18' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%lhs_21 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_18, i19 0"   --->   Operation 111 'bitconcatenate' 'lhs_21' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln1270_25 = sext i32 %tmp_val_V_67"   --->   Operation 112 'sext' 'sext_ln1270_25' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (3.17ns)   --->   "%r_V_76 = mul i51 %sext_ln1270_25, i51 184182"   --->   Operation 113 'mul' 'r_V_76' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.97ns)   --->   "%ret_V_13 = add i51 %lhs_11, i51 %r_V_76"   --->   Operation 114 'add' 'ret_V_13' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_13, i32 19, i32 50"   --->   Operation 115 'partselect' 'tmp_19' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%lhs_17 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_19, i19 0"   --->   Operation 116 'bitconcatenate' 'lhs_17' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln1270_26 = sext i32 %tmp_val_V_68"   --->   Operation 117 'sext' 'sext_ln1270_26' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (3.17ns)   --->   "%r_V_78 = mul i51 %sext_ln1270_26, i51 184182"   --->   Operation 118 'mul' 'r_V_78' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.97ns)   --->   "%ret_V_14 = add i51 %lhs_12, i51 %r_V_78"   --->   Operation 119 'add' 'ret_V_14' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_14, i32 19, i32 50"   --->   Operation 120 'partselect' 'tmp_20' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%lhs_18 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_20, i19 0"   --->   Operation 121 'bitconcatenate' 'lhs_18' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1270_27 = sext i32 %tmp_val_V_69"   --->   Operation 122 'sext' 'sext_ln1270_27' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (3.17ns)   --->   "%r_V_80 = mul i51 %sext_ln1270_27, i51 184182"   --->   Operation 123 'mul' 'r_V_80' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.97ns)   --->   "%ret_V_15 = add i51 %lhs_13, i51 %r_V_80"   --->   Operation 124 'add' 'ret_V_15' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_15, i32 19, i32 50"   --->   Operation 125 'partselect' 'tmp_21' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%lhs_19 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_21, i19 0"   --->   Operation 126 'bitconcatenate' 'lhs_19' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln1270_28 = sext i32 %tmp_val_V_70"   --->   Operation 127 'sext' 'sext_ln1270_28' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (3.17ns)   --->   "%r_V_82 = mul i51 %sext_ln1270_28, i51 184182"   --->   Operation 128 'mul' 'r_V_82' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.97ns)   --->   "%ret_V_16 = add i51 %lhs_14, i51 %r_V_82"   --->   Operation 129 'add' 'ret_V_16' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_16, i32 19, i32 50"   --->   Operation 130 'partselect' 'tmp_22' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%lhs_20 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_22, i19 0"   --->   Operation 131 'bitconcatenate' 'lhs_20' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1270_29 = sext i32 %tmp_val_V_59"   --->   Operation 132 'sext' 'sext_ln1270_29' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (3.17ns)   --->   "%r_V_84 = mul i51 %sext_ln1270_29, i51 170026"   --->   Operation 133 'mul' 'r_V_84' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.97ns)   --->   "%ret_V_17 = add i51 %r_V_84, i51 %lhs_15"   --->   Operation 134 'add' 'ret_V_17' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%acc_val_V = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_17, i32 19, i32 50"   --->   Operation 135 'partselect' 'acc_val_V' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln1270_30 = sext i32 %tmp_val_V_60"   --->   Operation 136 'sext' 'sext_ln1270_30' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (3.17ns)   --->   "%r_V_86 = mul i51 %sext_ln1270_30, i51 170026"   --->   Operation 137 'mul' 'r_V_86' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.97ns)   --->   "%ret_V_18 = add i51 %r_V_86, i51 %lhs_21"   --->   Operation 138 'add' 'ret_V_18' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%acc_val_V_12 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_18, i32 19, i32 50"   --->   Operation 139 'partselect' 'acc_val_V_12' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln1270_31 = sext i32 %tmp_val_V_61"   --->   Operation 140 'sext' 'sext_ln1270_31' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (3.17ns)   --->   "%r_V_88 = mul i51 %sext_ln1270_31, i51 170026"   --->   Operation 141 'mul' 'r_V_88' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.97ns)   --->   "%ret_V_19 = add i51 %r_V_88, i51 %lhs_17"   --->   Operation 142 'add' 'ret_V_19' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%acc_val_V_13 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_19, i32 19, i32 50"   --->   Operation 143 'partselect' 'acc_val_V_13' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln1270_32 = sext i32 %tmp_val_V_62"   --->   Operation 144 'sext' 'sext_ln1270_32' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (3.17ns)   --->   "%r_V_90 = mul i51 %sext_ln1270_32, i51 170026"   --->   Operation 145 'mul' 'r_V_90' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.97ns)   --->   "%ret_V_20 = add i51 %r_V_90, i51 %lhs_18"   --->   Operation 146 'add' 'ret_V_20' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%acc_val_V_14 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_20, i32 19, i32 50"   --->   Operation 147 'partselect' 'acc_val_V_14' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln1270_33 = sext i32 %tmp_val_V_63"   --->   Operation 148 'sext' 'sext_ln1270_33' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (3.17ns)   --->   "%r_V_92 = mul i51 %sext_ln1270_33, i51 170026"   --->   Operation 149 'mul' 'r_V_92' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.97ns)   --->   "%ret_V_21 = add i51 %r_V_92, i51 %lhs_19"   --->   Operation 150 'add' 'ret_V_21' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%acc_val_V_15 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_21, i32 19, i32 50"   --->   Operation 151 'partselect' 'acc_val_V_15' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln1270_34 = sext i32 %tmp_val_V_64"   --->   Operation 152 'sext' 'sext_ln1270_34' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (3.17ns)   --->   "%r_V_94 = mul i51 %sext_ln1270_34, i51 170026"   --->   Operation 153 'mul' 'r_V_94' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.97ns)   --->   "%ret_V_22 = add i51 %r_V_94, i51 %lhs_20"   --->   Operation 154 'add' 'ret_V_22' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%acc_val_V_16 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_22, i32 19, i32 50"   --->   Operation 155 'partselect' 'acc_val_V_16' <Predicate = (!icmp_ln316 & and_ln337)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.22ns)   --->   "%acc_val_V_22 = select i1 %and_ln337, i32 %acc_val_V_16, i32 0" [optical_flow.cpp:337]   --->   Operation 156 'select' 'acc_val_V_22' <Predicate = (!icmp_ln316)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.22ns)   --->   "%acc_val_V_21 = select i1 %and_ln337, i32 %acc_val_V_15, i32 0" [optical_flow.cpp:337]   --->   Operation 157 'select' 'acc_val_V_21' <Predicate = (!icmp_ln316)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.22ns)   --->   "%acc_val_V_20 = select i1 %and_ln337, i32 %acc_val_V_14, i32 0" [optical_flow.cpp:337]   --->   Operation 158 'select' 'acc_val_V_20' <Predicate = (!icmp_ln316)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.22ns)   --->   "%acc_val_V_19 = select i1 %and_ln337, i32 %acc_val_V_13, i32 0" [optical_flow.cpp:337]   --->   Operation 159 'select' 'acc_val_V_19' <Predicate = (!icmp_ln316)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.22ns)   --->   "%acc_val_V_18 = select i1 %and_ln337, i32 %acc_val_V_12, i32 0" [optical_flow.cpp:337]   --->   Operation 160 'select' 'acc_val_V_18' <Predicate = (!icmp_ln316)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.22ns)   --->   "%acc_val_V_17 = select i1 %and_ln337, i32 %acc_val_V, i32 0" [optical_flow.cpp:337]   --->   Operation 161 'select' 'acc_val_V_17' <Predicate = (!icmp_ln316)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%or_ln350_4_i = bitconcatenate i192 @_ssdm_op_BitConcatenate.i192.i32.i32.i32.i32.i32.i32, i32 %acc_val_V_22, i32 %acc_val_V_21, i32 %acc_val_V_20, i32 %acc_val_V_19, i32 %acc_val_V_18, i32 %acc_val_V_17" [optical_flow.cpp:350]   --->   Operation 162 'bitconcatenate' 'or_ln350_4_i' <Predicate = (!icmp_ln316 & !icmp_ln348)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.98ns)   --->   "%write_ln350 = write void @_ssdm_op_Write.ap_fifo.volatile.i192P0A, i192 %tensor, i192 %or_ln350_4_i" [optical_flow.cpp:350]   --->   Operation 163 'write' 'write_ln350' <Predicate = (!icmp_ln316 & !icmp_ln348)> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 1024> <FIFO>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln351 = br void %for.inc62.i" [optical_flow.cpp:351]   --->   Operation 164 'br' 'br_ln351' <Predicate = (!icmp_ln316 & !icmp_ln348)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%store_ln318 = store i32 %tmp_val_V_64, i32 %r_V_57" [optical_flow.cpp:318]   --->   Operation 165 'store' 'store_ln318' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%store_ln318 = store i32 %tmp_val_V_63, i32 %r_V_55" [optical_flow.cpp:318]   --->   Operation 166 'store' 'store_ln318' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%store_ln318 = store i32 %tmp_val_V_62, i32 %r_V_53" [optical_flow.cpp:318]   --->   Operation 167 'store' 'store_ln318' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%store_ln318 = store i32 %tmp_val_V_61, i32 %r_V_51" [optical_flow.cpp:318]   --->   Operation 168 'store' 'store_ln318' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%store_ln318 = store i32 %tmp_val_V_60, i32 %r_V_49" [optical_flow.cpp:318]   --->   Operation 169 'store' 'store_ln318' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%store_ln318 = store i32 %tmp_val_V_59, i32 %r_V_47" [optical_flow.cpp:318]   --->   Operation 170 'store' 'store_ln318' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%store_ln318 = store i32 %tmp_val_V_70, i32 %r_V_45" [optical_flow.cpp:318]   --->   Operation 171 'store' 'store_ln318' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%store_ln318 = store i32 %tmp_val_V_69, i32 %r_V_43" [optical_flow.cpp:318]   --->   Operation 172 'store' 'store_ln318' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%store_ln318 = store i32 %tmp_val_V_68, i32 %r_V_41" [optical_flow.cpp:318]   --->   Operation 173 'store' 'store_ln318' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%store_ln318 = store i32 %tmp_val_V_67, i32 %r_V_39" [optical_flow.cpp:318]   --->   Operation 174 'store' 'store_ln318' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%store_ln318 = store i32 %tmp_val_V_66, i32 %r_V_37" [optical_flow.cpp:318]   --->   Operation 175 'store' 'store_ln318' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%store_ln318 = store i32 %tmp_val_V_65, i32 %r_V" [optical_flow.cpp:318]   --->   Operation 176 'store' 'store_ln318' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln318 = br void %for.body5.i.i" [optical_flow.cpp:318]   --->   Operation 177 'br' 'br_ln318' <Predicate = (!icmp_ln316)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 178 'ret' 'ret_ln0' <Predicate = (icmp_ln316)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.04ns
The critical path consists of the following:
	'alloca' operation ('c') [9]  (0 ns)
	'load' operation ('c_load', optical_flow.cpp:318) on local variable 'c' [40]  (0 ns)
	'icmp' operation ('icmp_ln318', optical_flow.cpp:318) [43]  (0.617 ns)
	'select' operation ('select_ln316', optical_flow.cpp:316) [44]  (0.301 ns)
	'add' operation ('add_ln318', optical_flow.cpp:318) [166]  (0.735 ns)
	'store' operation ('store_ln318', optical_flow.cpp:318) of variable 'add_ln318', optical_flow.cpp:318 on local variable 'c' [174]  (0.387 ns)

 <State 2>: 6.73ns
The critical path consists of the following:
	fifo read operation ('tensor_y_read', optical_flow.cpp:325) on port 'tensor_y' (optical_flow.cpp:325) [51]  (0.989 ns)
	multiplexor before 'phi' operation ('tmp.val.V') with incoming values : ('tmp.val.V', optical_flow.cpp:325) [60]  (0.387 ns)
	'phi' operation ('tmp.val.V') with incoming values : ('tmp.val.V', optical_flow.cpp:325) [60]  (0 ns)
	'mul' operation ('r.V') [150]  (3.17 ns)
	'add' operation ('ret.V') [151]  (0.971 ns)
	'select' operation ('acc.val.V', optical_flow.cpp:337) [153]  (0.227 ns)
	fifo write operation ('write_ln350', optical_flow.cpp:350) on port 'tensor' (optical_flow.cpp:350) [163]  (0.989 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
