{
  "module_name": "sdma1_4_2_offset.h",
  "hash_id": "0db0c832de89a7a9f6379ca7deb5f7c5fa548ccde3e8c29111e48e9d7ecb1c0c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/sdma1/sdma1_4_2_offset.h",
  "human_readable_source": " \n#ifndef _sdma1_4_2_0_OFFSET_HEADER\n#define _sdma1_4_2_0_OFFSET_HEADER\n\n\n\n\n\n#define mmSDMA1_UCODE_ADDR                                                                             0x0000\n#define mmSDMA1_UCODE_ADDR_BASE_IDX                                                                    0\n#define mmSDMA1_UCODE_DATA                                                                             0x0001\n#define mmSDMA1_UCODE_DATA_BASE_IDX                                                                    0\n#define mmSDMA1_VM_CNTL                                                                                0x0004\n#define mmSDMA1_VM_CNTL_BASE_IDX                                                                       0\n#define mmSDMA1_VM_CTX_LO                                                                              0x0005\n#define mmSDMA1_VM_CTX_LO_BASE_IDX                                                                     0\n#define mmSDMA1_VM_CTX_HI                                                                              0x0006\n#define mmSDMA1_VM_CTX_HI_BASE_IDX                                                                     0\n#define mmSDMA1_ACTIVE_FCN_ID                                                                          0x0007\n#define mmSDMA1_ACTIVE_FCN_ID_BASE_IDX                                                                 0\n#define mmSDMA1_VM_CTX_CNTL                                                                            0x0008\n#define mmSDMA1_VM_CTX_CNTL_BASE_IDX                                                                   0\n#define mmSDMA1_VIRT_RESET_REQ                                                                         0x0009\n#define mmSDMA1_VIRT_RESET_REQ_BASE_IDX                                                                0\n#define mmSDMA1_VF_ENABLE                                                                              0x000a\n#define mmSDMA1_VF_ENABLE_BASE_IDX                                                                     0\n#define mmSDMA1_CONTEXT_REG_TYPE0                                                                      0x000b\n#define mmSDMA1_CONTEXT_REG_TYPE0_BASE_IDX                                                             0\n#define mmSDMA1_CONTEXT_REG_TYPE1                                                                      0x000c\n#define mmSDMA1_CONTEXT_REG_TYPE1_BASE_IDX                                                             0\n#define mmSDMA1_CONTEXT_REG_TYPE2                                                                      0x000d\n#define mmSDMA1_CONTEXT_REG_TYPE2_BASE_IDX                                                             0\n#define mmSDMA1_CONTEXT_REG_TYPE3                                                                      0x000e\n#define mmSDMA1_CONTEXT_REG_TYPE3_BASE_IDX                                                             0\n#define mmSDMA1_PUB_REG_TYPE0                                                                          0x000f\n#define mmSDMA1_PUB_REG_TYPE0_BASE_IDX                                                                 0\n#define mmSDMA1_PUB_REG_TYPE1                                                                          0x0010\n#define mmSDMA1_PUB_REG_TYPE1_BASE_IDX                                                                 0\n#define mmSDMA1_PUB_REG_TYPE2                                                                          0x0011\n#define mmSDMA1_PUB_REG_TYPE2_BASE_IDX                                                                 0\n#define mmSDMA1_PUB_REG_TYPE3                                                                          0x0012\n#define mmSDMA1_PUB_REG_TYPE3_BASE_IDX                                                                 0\n#define mmSDMA1_MMHUB_CNTL                                                                             0x0013\n#define mmSDMA1_MMHUB_CNTL_BASE_IDX                                                                    0\n#define mmSDMA1_CONTEXT_GROUP_BOUNDARY                                                                 0x0019\n#define mmSDMA1_CONTEXT_GROUP_BOUNDARY_BASE_IDX                                                        0\n#define mmSDMA1_POWER_CNTL                                                                             0x001a\n#define mmSDMA1_POWER_CNTL_BASE_IDX                                                                    0\n#define mmSDMA1_CLK_CTRL                                                                               0x001b\n#define mmSDMA1_CLK_CTRL_BASE_IDX                                                                      0\n#define mmSDMA1_CNTL                                                                                   0x001c\n#define mmSDMA1_CNTL_BASE_IDX                                                                          0\n#define mmSDMA1_CHICKEN_BITS                                                                           0x001d\n#define mmSDMA1_CHICKEN_BITS_BASE_IDX                                                                  0\n#define mmSDMA1_GB_ADDR_CONFIG                                                                         0x001e\n#define mmSDMA1_GB_ADDR_CONFIG_BASE_IDX                                                                0\n#define mmSDMA1_GB_ADDR_CONFIG_READ                                                                    0x001f\n#define mmSDMA1_GB_ADDR_CONFIG_READ_BASE_IDX                                                           0\n#define mmSDMA1_RB_RPTR_FETCH_HI                                                                       0x0020\n#define mmSDMA1_RB_RPTR_FETCH_HI_BASE_IDX                                                              0\n#define mmSDMA1_SEM_WAIT_FAIL_TIMER_CNTL                                                               0x0021\n#define mmSDMA1_SEM_WAIT_FAIL_TIMER_CNTL_BASE_IDX                                                      0\n#define mmSDMA1_RB_RPTR_FETCH                                                                          0x0022\n#define mmSDMA1_RB_RPTR_FETCH_BASE_IDX                                                                 0\n#define mmSDMA1_IB_OFFSET_FETCH                                                                        0x0023\n#define mmSDMA1_IB_OFFSET_FETCH_BASE_IDX                                                               0\n#define mmSDMA1_PROGRAM                                                                                0x0024\n#define mmSDMA1_PROGRAM_BASE_IDX                                                                       0\n#define mmSDMA1_STATUS_REG                                                                             0x0025\n#define mmSDMA1_STATUS_REG_BASE_IDX                                                                    0\n#define mmSDMA1_STATUS1_REG                                                                            0x0026\n#define mmSDMA1_STATUS1_REG_BASE_IDX                                                                   0\n#define mmSDMA1_RD_BURST_CNTL                                                                          0x0027\n#define mmSDMA1_RD_BURST_CNTL_BASE_IDX                                                                 0\n#define mmSDMA1_HBM_PAGE_CONFIG                                                                        0x0028\n#define mmSDMA1_HBM_PAGE_CONFIG_BASE_IDX                                                               0\n#define mmSDMA1_UCODE_CHECKSUM                                                                         0x0029\n#define mmSDMA1_UCODE_CHECKSUM_BASE_IDX                                                                0\n#define mmSDMA1_F32_CNTL                                                                               0x002a\n#define mmSDMA1_F32_CNTL_BASE_IDX                                                                      0\n#define mmSDMA1_FREEZE                                                                                 0x002b\n#define mmSDMA1_FREEZE_BASE_IDX                                                                        0\n#define mmSDMA1_PHASE0_QUANTUM                                                                         0x002c\n#define mmSDMA1_PHASE0_QUANTUM_BASE_IDX                                                                0\n#define mmSDMA1_PHASE1_QUANTUM                                                                         0x002d\n#define mmSDMA1_PHASE1_QUANTUM_BASE_IDX                                                                0\n#define mmSDMA1_EDC_CONFIG                                                                             0x0032\n#define mmSDMA1_EDC_CONFIG_BASE_IDX                                                                    0\n#define mmSDMA1_BA_THRESHOLD                                                                           0x0033\n#define mmSDMA1_BA_THRESHOLD_BASE_IDX                                                                  0\n#define mmSDMA1_ID                                                                                     0x0034\n#define mmSDMA1_ID_BASE_IDX                                                                            0\n#define mmSDMA1_VERSION                                                                                0x0035\n#define mmSDMA1_VERSION_BASE_IDX                                                                       0\n#define mmSDMA1_EDC_COUNTER                                                                            0x0036\n#define mmSDMA1_EDC_COUNTER_BASE_IDX                                                                   0\n#define mmSDMA1_EDC_COUNTER_CLEAR                                                                      0x0037\n#define mmSDMA1_EDC_COUNTER_CLEAR_BASE_IDX                                                             0\n#define mmSDMA1_STATUS2_REG                                                                            0x0038\n#define mmSDMA1_STATUS2_REG_BASE_IDX                                                                   0\n#define mmSDMA1_ATOMIC_CNTL                                                                            0x0039\n#define mmSDMA1_ATOMIC_CNTL_BASE_IDX                                                                   0\n#define mmSDMA1_ATOMIC_PREOP_LO                                                                        0x003a\n#define mmSDMA1_ATOMIC_PREOP_LO_BASE_IDX                                                               0\n#define mmSDMA1_ATOMIC_PREOP_HI                                                                        0x003b\n#define mmSDMA1_ATOMIC_PREOP_HI_BASE_IDX                                                               0\n#define mmSDMA1_UTCL1_CNTL                                                                             0x003c\n#define mmSDMA1_UTCL1_CNTL_BASE_IDX                                                                    0\n#define mmSDMA1_UTCL1_WATERMK                                                                          0x003d\n#define mmSDMA1_UTCL1_WATERMK_BASE_IDX                                                                 0\n#define mmSDMA1_UTCL1_RD_STATUS                                                                        0x003e\n#define mmSDMA1_UTCL1_RD_STATUS_BASE_IDX                                                               0\n#define mmSDMA1_UTCL1_WR_STATUS                                                                        0x003f\n#define mmSDMA1_UTCL1_WR_STATUS_BASE_IDX                                                               0\n#define mmSDMA1_UTCL1_INV0                                                                             0x0040\n#define mmSDMA1_UTCL1_INV0_BASE_IDX                                                                    0\n#define mmSDMA1_UTCL1_INV1                                                                             0x0041\n#define mmSDMA1_UTCL1_INV1_BASE_IDX                                                                    0\n#define mmSDMA1_UTCL1_INV2                                                                             0x0042\n#define mmSDMA1_UTCL1_INV2_BASE_IDX                                                                    0\n#define mmSDMA1_UTCL1_RD_XNACK0                                                                        0x0043\n#define mmSDMA1_UTCL1_RD_XNACK0_BASE_IDX                                                               0\n#define mmSDMA1_UTCL1_RD_XNACK1                                                                        0x0044\n#define mmSDMA1_UTCL1_RD_XNACK1_BASE_IDX                                                               0\n#define mmSDMA1_UTCL1_WR_XNACK0                                                                        0x0045\n#define mmSDMA1_UTCL1_WR_XNACK0_BASE_IDX                                                               0\n#define mmSDMA1_UTCL1_WR_XNACK1                                                                        0x0046\n#define mmSDMA1_UTCL1_WR_XNACK1_BASE_IDX                                                               0\n#define mmSDMA1_UTCL1_TIMEOUT                                                                          0x0047\n#define mmSDMA1_UTCL1_TIMEOUT_BASE_IDX                                                                 0\n#define mmSDMA1_UTCL1_PAGE                                                                             0x0048\n#define mmSDMA1_UTCL1_PAGE_BASE_IDX                                                                    0\n#define mmSDMA1_POWER_CNTL_IDLE                                                                        0x0049\n#define mmSDMA1_POWER_CNTL_IDLE_BASE_IDX                                                               0\n#define mmSDMA1_RELAX_ORDERING_LUT                                                                     0x004a\n#define mmSDMA1_RELAX_ORDERING_LUT_BASE_IDX                                                            0\n#define mmSDMA1_CHICKEN_BITS_2                                                                         0x004b\n#define mmSDMA1_CHICKEN_BITS_2_BASE_IDX                                                                0\n#define mmSDMA1_STATUS3_REG                                                                            0x004c\n#define mmSDMA1_STATUS3_REG_BASE_IDX                                                                   0\n#define mmSDMA1_PHYSICAL_ADDR_LO                                                                       0x004d\n#define mmSDMA1_PHYSICAL_ADDR_LO_BASE_IDX                                                              0\n#define mmSDMA1_PHYSICAL_ADDR_HI                                                                       0x004e\n#define mmSDMA1_PHYSICAL_ADDR_HI_BASE_IDX                                                              0\n#define mmSDMA1_PHASE2_QUANTUM                                                                         0x004f\n#define mmSDMA1_PHASE2_QUANTUM_BASE_IDX                                                                0\n#define mmSDMA1_ERROR_LOG                                                                              0x0050\n#define mmSDMA1_ERROR_LOG_BASE_IDX                                                                     0\n#define mmSDMA1_PUB_DUMMY_REG0                                                                         0x0051\n#define mmSDMA1_PUB_DUMMY_REG0_BASE_IDX                                                                0\n#define mmSDMA1_PUB_DUMMY_REG1                                                                         0x0052\n#define mmSDMA1_PUB_DUMMY_REG1_BASE_IDX                                                                0\n#define mmSDMA1_PUB_DUMMY_REG2                                                                         0x0053\n#define mmSDMA1_PUB_DUMMY_REG2_BASE_IDX                                                                0\n#define mmSDMA1_PUB_DUMMY_REG3                                                                         0x0054\n#define mmSDMA1_PUB_DUMMY_REG3_BASE_IDX                                                                0\n#define mmSDMA1_F32_COUNTER                                                                            0x0055\n#define mmSDMA1_F32_COUNTER_BASE_IDX                                                                   0\n#define mmSDMA1_PERFMON_CNTL                                                                           0x0057\n#define mmSDMA1_PERFMON_CNTL_BASE_IDX                                                                  0\n#define mmSDMA1_PERFCOUNTER0_RESULT                                                                    0x0058\n#define mmSDMA1_PERFCOUNTER0_RESULT_BASE_IDX                                                           0\n#define mmSDMA1_PERFCOUNTER1_RESULT                                                                    0x0059\n#define mmSDMA1_PERFCOUNTER1_RESULT_BASE_IDX                                                           0\n#define mmSDMA1_PERFCOUNTER_TAG_DELAY_RANGE                                                            0x005a\n#define mmSDMA1_PERFCOUNTER_TAG_DELAY_RANGE_BASE_IDX                                                   0\n#define mmSDMA1_CRD_CNTL                                                                               0x005b\n#define mmSDMA1_CRD_CNTL_BASE_IDX                                                                      0\n#define mmSDMA1_GPU_IOV_VIOLATION_LOG                                                                  0x005d\n#define mmSDMA1_GPU_IOV_VIOLATION_LOG_BASE_IDX                                                         0\n#define mmSDMA1_ULV_CNTL                                                                               0x005e\n#define mmSDMA1_ULV_CNTL_BASE_IDX                                                                      0\n#define mmSDMA1_EA_DBIT_ADDR_DATA                                                                      0x0060\n#define mmSDMA1_EA_DBIT_ADDR_DATA_BASE_IDX                                                             0\n#define mmSDMA1_EA_DBIT_ADDR_INDEX                                                                     0x0061\n#define mmSDMA1_EA_DBIT_ADDR_INDEX_BASE_IDX                                                            0\n#define mmSDMA1_GFX_RB_CNTL                                                                            0x0080\n#define mmSDMA1_GFX_RB_CNTL_BASE_IDX                                                                   0\n#define mmSDMA1_GFX_RB_BASE                                                                            0x0081\n#define mmSDMA1_GFX_RB_BASE_BASE_IDX                                                                   0\n#define mmSDMA1_GFX_RB_BASE_HI                                                                         0x0082\n#define mmSDMA1_GFX_RB_BASE_HI_BASE_IDX                                                                0\n#define mmSDMA1_GFX_RB_RPTR                                                                            0x0083\n#define mmSDMA1_GFX_RB_RPTR_BASE_IDX                                                                   0\n#define mmSDMA1_GFX_RB_RPTR_HI                                                                         0x0084\n#define mmSDMA1_GFX_RB_RPTR_HI_BASE_IDX                                                                0\n#define mmSDMA1_GFX_RB_WPTR                                                                            0x0085\n#define mmSDMA1_GFX_RB_WPTR_BASE_IDX                                                                   0\n#define mmSDMA1_GFX_RB_WPTR_HI                                                                         0x0086\n#define mmSDMA1_GFX_RB_WPTR_HI_BASE_IDX                                                                0\n#define mmSDMA1_GFX_RB_WPTR_POLL_CNTL                                                                  0x0087\n#define mmSDMA1_GFX_RB_WPTR_POLL_CNTL_BASE_IDX                                                         0\n#define mmSDMA1_GFX_RB_RPTR_ADDR_HI                                                                    0x0088\n#define mmSDMA1_GFX_RB_RPTR_ADDR_HI_BASE_IDX                                                           0\n#define mmSDMA1_GFX_RB_RPTR_ADDR_LO                                                                    0x0089\n#define mmSDMA1_GFX_RB_RPTR_ADDR_LO_BASE_IDX                                                           0\n#define mmSDMA1_GFX_IB_CNTL                                                                            0x008a\n#define mmSDMA1_GFX_IB_CNTL_BASE_IDX                                                                   0\n#define mmSDMA1_GFX_IB_RPTR                                                                            0x008b\n#define mmSDMA1_GFX_IB_RPTR_BASE_IDX                                                                   0\n#define mmSDMA1_GFX_IB_OFFSET                                                                          0x008c\n#define mmSDMA1_GFX_IB_OFFSET_BASE_IDX                                                                 0\n#define mmSDMA1_GFX_IB_BASE_LO                                                                         0x008d\n#define mmSDMA1_GFX_IB_BASE_LO_BASE_IDX                                                                0\n#define mmSDMA1_GFX_IB_BASE_HI                                                                         0x008e\n#define mmSDMA1_GFX_IB_BASE_HI_BASE_IDX                                                                0\n#define mmSDMA1_GFX_IB_SIZE                                                                            0x008f\n#define mmSDMA1_GFX_IB_SIZE_BASE_IDX                                                                   0\n#define mmSDMA1_GFX_SKIP_CNTL                                                                          0x0090\n#define mmSDMA1_GFX_SKIP_CNTL_BASE_IDX                                                                 0\n#define mmSDMA1_GFX_CONTEXT_STATUS                                                                     0x0091\n#define mmSDMA1_GFX_CONTEXT_STATUS_BASE_IDX                                                            0\n#define mmSDMA1_GFX_DOORBELL                                                                           0x0092\n#define mmSDMA1_GFX_DOORBELL_BASE_IDX                                                                  0\n#define mmSDMA1_GFX_CONTEXT_CNTL                                                                       0x0093\n#define mmSDMA1_GFX_CONTEXT_CNTL_BASE_IDX                                                              0\n#define mmSDMA1_GFX_STATUS                                                                             0x00a8\n#define mmSDMA1_GFX_STATUS_BASE_IDX                                                                    0\n#define mmSDMA1_GFX_DOORBELL_LOG                                                                       0x00a9\n#define mmSDMA1_GFX_DOORBELL_LOG_BASE_IDX                                                              0\n#define mmSDMA1_GFX_WATERMARK                                                                          0x00aa\n#define mmSDMA1_GFX_WATERMARK_BASE_IDX                                                                 0\n#define mmSDMA1_GFX_DOORBELL_OFFSET                                                                    0x00ab\n#define mmSDMA1_GFX_DOORBELL_OFFSET_BASE_IDX                                                           0\n#define mmSDMA1_GFX_CSA_ADDR_LO                                                                        0x00ac\n#define mmSDMA1_GFX_CSA_ADDR_LO_BASE_IDX                                                               0\n#define mmSDMA1_GFX_CSA_ADDR_HI                                                                        0x00ad\n#define mmSDMA1_GFX_CSA_ADDR_HI_BASE_IDX                                                               0\n#define mmSDMA1_GFX_IB_SUB_REMAIN                                                                      0x00af\n#define mmSDMA1_GFX_IB_SUB_REMAIN_BASE_IDX                                                             0\n#define mmSDMA1_GFX_PREEMPT                                                                            0x00b0\n#define mmSDMA1_GFX_PREEMPT_BASE_IDX                                                                   0\n#define mmSDMA1_GFX_DUMMY_REG                                                                          0x00b1\n#define mmSDMA1_GFX_DUMMY_REG_BASE_IDX                                                                 0\n#define mmSDMA1_GFX_RB_WPTR_POLL_ADDR_HI                                                               0x00b2\n#define mmSDMA1_GFX_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                      0\n#define mmSDMA1_GFX_RB_WPTR_POLL_ADDR_LO                                                               0x00b3\n#define mmSDMA1_GFX_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                      0\n#define mmSDMA1_GFX_RB_AQL_CNTL                                                                        0x00b4\n#define mmSDMA1_GFX_RB_AQL_CNTL_BASE_IDX                                                               0\n#define mmSDMA1_GFX_MINOR_PTR_UPDATE                                                                   0x00b5\n#define mmSDMA1_GFX_MINOR_PTR_UPDATE_BASE_IDX                                                          0\n#define mmSDMA1_GFX_MIDCMD_DATA0                                                                       0x00c0\n#define mmSDMA1_GFX_MIDCMD_DATA0_BASE_IDX                                                              0\n#define mmSDMA1_GFX_MIDCMD_DATA1                                                                       0x00c1\n#define mmSDMA1_GFX_MIDCMD_DATA1_BASE_IDX                                                              0\n#define mmSDMA1_GFX_MIDCMD_DATA2                                                                       0x00c2\n#define mmSDMA1_GFX_MIDCMD_DATA2_BASE_IDX                                                              0\n#define mmSDMA1_GFX_MIDCMD_DATA3                                                                       0x00c3\n#define mmSDMA1_GFX_MIDCMD_DATA3_BASE_IDX                                                              0\n#define mmSDMA1_GFX_MIDCMD_DATA4                                                                       0x00c4\n#define mmSDMA1_GFX_MIDCMD_DATA4_BASE_IDX                                                              0\n#define mmSDMA1_GFX_MIDCMD_DATA5                                                                       0x00c5\n#define mmSDMA1_GFX_MIDCMD_DATA5_BASE_IDX                                                              0\n#define mmSDMA1_GFX_MIDCMD_DATA6                                                                       0x00c6\n#define mmSDMA1_GFX_MIDCMD_DATA6_BASE_IDX                                                              0\n#define mmSDMA1_GFX_MIDCMD_DATA7                                                                       0x00c7\n#define mmSDMA1_GFX_MIDCMD_DATA7_BASE_IDX                                                              0\n#define mmSDMA1_GFX_MIDCMD_DATA8                                                                       0x00c8\n#define mmSDMA1_GFX_MIDCMD_DATA8_BASE_IDX                                                              0\n#define mmSDMA1_GFX_MIDCMD_CNTL                                                                        0x00c9\n#define mmSDMA1_GFX_MIDCMD_CNTL_BASE_IDX                                                               0\n#define mmSDMA1_PAGE_RB_CNTL                                                                           0x00e0\n#define mmSDMA1_PAGE_RB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA1_PAGE_RB_BASE                                                                           0x00e1\n#define mmSDMA1_PAGE_RB_BASE_BASE_IDX                                                                  0\n#define mmSDMA1_PAGE_RB_BASE_HI                                                                        0x00e2\n#define mmSDMA1_PAGE_RB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA1_PAGE_RB_RPTR                                                                           0x00e3\n#define mmSDMA1_PAGE_RB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA1_PAGE_RB_RPTR_HI                                                                        0x00e4\n#define mmSDMA1_PAGE_RB_RPTR_HI_BASE_IDX                                                               0\n#define mmSDMA1_PAGE_RB_WPTR                                                                           0x00e5\n#define mmSDMA1_PAGE_RB_WPTR_BASE_IDX                                                                  0\n#define mmSDMA1_PAGE_RB_WPTR_HI                                                                        0x00e6\n#define mmSDMA1_PAGE_RB_WPTR_HI_BASE_IDX                                                               0\n#define mmSDMA1_PAGE_RB_WPTR_POLL_CNTL                                                                 0x00e7\n#define mmSDMA1_PAGE_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define mmSDMA1_PAGE_RB_RPTR_ADDR_HI                                                                   0x00e8\n#define mmSDMA1_PAGE_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define mmSDMA1_PAGE_RB_RPTR_ADDR_LO                                                                   0x00e9\n#define mmSDMA1_PAGE_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define mmSDMA1_PAGE_IB_CNTL                                                                           0x00ea\n#define mmSDMA1_PAGE_IB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA1_PAGE_IB_RPTR                                                                           0x00eb\n#define mmSDMA1_PAGE_IB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA1_PAGE_IB_OFFSET                                                                         0x00ec\n#define mmSDMA1_PAGE_IB_OFFSET_BASE_IDX                                                                0\n#define mmSDMA1_PAGE_IB_BASE_LO                                                                        0x00ed\n#define mmSDMA1_PAGE_IB_BASE_LO_BASE_IDX                                                               0\n#define mmSDMA1_PAGE_IB_BASE_HI                                                                        0x00ee\n#define mmSDMA1_PAGE_IB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA1_PAGE_IB_SIZE                                                                           0x00ef\n#define mmSDMA1_PAGE_IB_SIZE_BASE_IDX                                                                  0\n#define mmSDMA1_PAGE_SKIP_CNTL                                                                         0x00f0\n#define mmSDMA1_PAGE_SKIP_CNTL_BASE_IDX                                                                0\n#define mmSDMA1_PAGE_CONTEXT_STATUS                                                                    0x00f1\n#define mmSDMA1_PAGE_CONTEXT_STATUS_BASE_IDX                                                           0\n#define mmSDMA1_PAGE_DOORBELL                                                                          0x00f2\n#define mmSDMA1_PAGE_DOORBELL_BASE_IDX                                                                 0\n#define mmSDMA1_PAGE_STATUS                                                                            0x0108\n#define mmSDMA1_PAGE_STATUS_BASE_IDX                                                                   0\n#define mmSDMA1_PAGE_DOORBELL_LOG                                                                      0x0109\n#define mmSDMA1_PAGE_DOORBELL_LOG_BASE_IDX                                                             0\n#define mmSDMA1_PAGE_WATERMARK                                                                         0x010a\n#define mmSDMA1_PAGE_WATERMARK_BASE_IDX                                                                0\n#define mmSDMA1_PAGE_DOORBELL_OFFSET                                                                   0x010b\n#define mmSDMA1_PAGE_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define mmSDMA1_PAGE_CSA_ADDR_LO                                                                       0x010c\n#define mmSDMA1_PAGE_CSA_ADDR_LO_BASE_IDX                                                              0\n#define mmSDMA1_PAGE_CSA_ADDR_HI                                                                       0x010d\n#define mmSDMA1_PAGE_CSA_ADDR_HI_BASE_IDX                                                              0\n#define mmSDMA1_PAGE_IB_SUB_REMAIN                                                                     0x010f\n#define mmSDMA1_PAGE_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define mmSDMA1_PAGE_PREEMPT                                                                           0x0110\n#define mmSDMA1_PAGE_PREEMPT_BASE_IDX                                                                  0\n#define mmSDMA1_PAGE_DUMMY_REG                                                                         0x0111\n#define mmSDMA1_PAGE_DUMMY_REG_BASE_IDX                                                                0\n#define mmSDMA1_PAGE_RB_WPTR_POLL_ADDR_HI                                                              0x0112\n#define mmSDMA1_PAGE_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define mmSDMA1_PAGE_RB_WPTR_POLL_ADDR_LO                                                              0x0113\n#define mmSDMA1_PAGE_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define mmSDMA1_PAGE_RB_AQL_CNTL                                                                       0x0114\n#define mmSDMA1_PAGE_RB_AQL_CNTL_BASE_IDX                                                              0\n#define mmSDMA1_PAGE_MINOR_PTR_UPDATE                                                                  0x0115\n#define mmSDMA1_PAGE_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define mmSDMA1_PAGE_MIDCMD_DATA0                                                                      0x0120\n#define mmSDMA1_PAGE_MIDCMD_DATA0_BASE_IDX                                                             0\n#define mmSDMA1_PAGE_MIDCMD_DATA1                                                                      0x0121\n#define mmSDMA1_PAGE_MIDCMD_DATA1_BASE_IDX                                                             0\n#define mmSDMA1_PAGE_MIDCMD_DATA2                                                                      0x0122\n#define mmSDMA1_PAGE_MIDCMD_DATA2_BASE_IDX                                                             0\n#define mmSDMA1_PAGE_MIDCMD_DATA3                                                                      0x0123\n#define mmSDMA1_PAGE_MIDCMD_DATA3_BASE_IDX                                                             0\n#define mmSDMA1_PAGE_MIDCMD_DATA4                                                                      0x0124\n#define mmSDMA1_PAGE_MIDCMD_DATA4_BASE_IDX                                                             0\n#define mmSDMA1_PAGE_MIDCMD_DATA5                                                                      0x0125\n#define mmSDMA1_PAGE_MIDCMD_DATA5_BASE_IDX                                                             0\n#define mmSDMA1_PAGE_MIDCMD_DATA6                                                                      0x0126\n#define mmSDMA1_PAGE_MIDCMD_DATA6_BASE_IDX                                                             0\n#define mmSDMA1_PAGE_MIDCMD_DATA7                                                                      0x0127\n#define mmSDMA1_PAGE_MIDCMD_DATA7_BASE_IDX                                                             0\n#define mmSDMA1_PAGE_MIDCMD_DATA8                                                                      0x0128\n#define mmSDMA1_PAGE_MIDCMD_DATA8_BASE_IDX                                                             0\n#define mmSDMA1_PAGE_MIDCMD_CNTL                                                                       0x0129\n#define mmSDMA1_PAGE_MIDCMD_CNTL_BASE_IDX                                                              0\n#define mmSDMA1_RLC0_RB_CNTL                                                                           0x0140\n#define mmSDMA1_RLC0_RB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA1_RLC0_RB_BASE                                                                           0x0141\n#define mmSDMA1_RLC0_RB_BASE_BASE_IDX                                                                  0\n#define mmSDMA1_RLC0_RB_BASE_HI                                                                        0x0142\n#define mmSDMA1_RLC0_RB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC0_RB_RPTR                                                                           0x0143\n#define mmSDMA1_RLC0_RB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC0_RB_RPTR_HI                                                                        0x0144\n#define mmSDMA1_RLC0_RB_RPTR_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC0_RB_WPTR                                                                           0x0145\n#define mmSDMA1_RLC0_RB_WPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC0_RB_WPTR_HI                                                                        0x0146\n#define mmSDMA1_RLC0_RB_WPTR_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC0_RB_WPTR_POLL_CNTL                                                                 0x0147\n#define mmSDMA1_RLC0_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define mmSDMA1_RLC0_RB_RPTR_ADDR_HI                                                                   0x0148\n#define mmSDMA1_RLC0_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define mmSDMA1_RLC0_RB_RPTR_ADDR_LO                                                                   0x0149\n#define mmSDMA1_RLC0_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define mmSDMA1_RLC0_IB_CNTL                                                                           0x014a\n#define mmSDMA1_RLC0_IB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA1_RLC0_IB_RPTR                                                                           0x014b\n#define mmSDMA1_RLC0_IB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC0_IB_OFFSET                                                                         0x014c\n#define mmSDMA1_RLC0_IB_OFFSET_BASE_IDX                                                                0\n#define mmSDMA1_RLC0_IB_BASE_LO                                                                        0x014d\n#define mmSDMA1_RLC0_IB_BASE_LO_BASE_IDX                                                               0\n#define mmSDMA1_RLC0_IB_BASE_HI                                                                        0x014e\n#define mmSDMA1_RLC0_IB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC0_IB_SIZE                                                                           0x014f\n#define mmSDMA1_RLC0_IB_SIZE_BASE_IDX                                                                  0\n#define mmSDMA1_RLC0_SKIP_CNTL                                                                         0x0150\n#define mmSDMA1_RLC0_SKIP_CNTL_BASE_IDX                                                                0\n#define mmSDMA1_RLC0_CONTEXT_STATUS                                                                    0x0151\n#define mmSDMA1_RLC0_CONTEXT_STATUS_BASE_IDX                                                           0\n#define mmSDMA1_RLC0_DOORBELL                                                                          0x0152\n#define mmSDMA1_RLC0_DOORBELL_BASE_IDX                                                                 0\n#define mmSDMA1_RLC0_STATUS                                                                            0x0168\n#define mmSDMA1_RLC0_STATUS_BASE_IDX                                                                   0\n#define mmSDMA1_RLC0_DOORBELL_LOG                                                                      0x0169\n#define mmSDMA1_RLC0_DOORBELL_LOG_BASE_IDX                                                             0\n#define mmSDMA1_RLC0_WATERMARK                                                                         0x016a\n#define mmSDMA1_RLC0_WATERMARK_BASE_IDX                                                                0\n#define mmSDMA1_RLC0_DOORBELL_OFFSET                                                                   0x016b\n#define mmSDMA1_RLC0_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define mmSDMA1_RLC0_CSA_ADDR_LO                                                                       0x016c\n#define mmSDMA1_RLC0_CSA_ADDR_LO_BASE_IDX                                                              0\n#define mmSDMA1_RLC0_CSA_ADDR_HI                                                                       0x016d\n#define mmSDMA1_RLC0_CSA_ADDR_HI_BASE_IDX                                                              0\n#define mmSDMA1_RLC0_IB_SUB_REMAIN                                                                     0x016f\n#define mmSDMA1_RLC0_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define mmSDMA1_RLC0_PREEMPT                                                                           0x0170\n#define mmSDMA1_RLC0_PREEMPT_BASE_IDX                                                                  0\n#define mmSDMA1_RLC0_DUMMY_REG                                                                         0x0171\n#define mmSDMA1_RLC0_DUMMY_REG_BASE_IDX                                                                0\n#define mmSDMA1_RLC0_RB_WPTR_POLL_ADDR_HI                                                              0x0172\n#define mmSDMA1_RLC0_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define mmSDMA1_RLC0_RB_WPTR_POLL_ADDR_LO                                                              0x0173\n#define mmSDMA1_RLC0_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define mmSDMA1_RLC0_RB_AQL_CNTL                                                                       0x0174\n#define mmSDMA1_RLC0_RB_AQL_CNTL_BASE_IDX                                                              0\n#define mmSDMA1_RLC0_MINOR_PTR_UPDATE                                                                  0x0175\n#define mmSDMA1_RLC0_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define mmSDMA1_RLC0_MIDCMD_DATA0                                                                      0x0180\n#define mmSDMA1_RLC0_MIDCMD_DATA0_BASE_IDX                                                             0\n#define mmSDMA1_RLC0_MIDCMD_DATA1                                                                      0x0181\n#define mmSDMA1_RLC0_MIDCMD_DATA1_BASE_IDX                                                             0\n#define mmSDMA1_RLC0_MIDCMD_DATA2                                                                      0x0182\n#define mmSDMA1_RLC0_MIDCMD_DATA2_BASE_IDX                                                             0\n#define mmSDMA1_RLC0_MIDCMD_DATA3                                                                      0x0183\n#define mmSDMA1_RLC0_MIDCMD_DATA3_BASE_IDX                                                             0\n#define mmSDMA1_RLC0_MIDCMD_DATA4                                                                      0x0184\n#define mmSDMA1_RLC0_MIDCMD_DATA4_BASE_IDX                                                             0\n#define mmSDMA1_RLC0_MIDCMD_DATA5                                                                      0x0185\n#define mmSDMA1_RLC0_MIDCMD_DATA5_BASE_IDX                                                             0\n#define mmSDMA1_RLC0_MIDCMD_DATA6                                                                      0x0186\n#define mmSDMA1_RLC0_MIDCMD_DATA6_BASE_IDX                                                             0\n#define mmSDMA1_RLC0_MIDCMD_DATA7                                                                      0x0187\n#define mmSDMA1_RLC0_MIDCMD_DATA7_BASE_IDX                                                             0\n#define mmSDMA1_RLC0_MIDCMD_DATA8                                                                      0x0188\n#define mmSDMA1_RLC0_MIDCMD_DATA8_BASE_IDX                                                             0\n#define mmSDMA1_RLC0_MIDCMD_CNTL                                                                       0x0189\n#define mmSDMA1_RLC0_MIDCMD_CNTL_BASE_IDX                                                              0\n#define mmSDMA1_RLC1_RB_CNTL                                                                           0x01a0\n#define mmSDMA1_RLC1_RB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA1_RLC1_RB_BASE                                                                           0x01a1\n#define mmSDMA1_RLC1_RB_BASE_BASE_IDX                                                                  0\n#define mmSDMA1_RLC1_RB_BASE_HI                                                                        0x01a2\n#define mmSDMA1_RLC1_RB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC1_RB_RPTR                                                                           0x01a3\n#define mmSDMA1_RLC1_RB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC1_RB_RPTR_HI                                                                        0x01a4\n#define mmSDMA1_RLC1_RB_RPTR_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC1_RB_WPTR                                                                           0x01a5\n#define mmSDMA1_RLC1_RB_WPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC1_RB_WPTR_HI                                                                        0x01a6\n#define mmSDMA1_RLC1_RB_WPTR_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC1_RB_WPTR_POLL_CNTL                                                                 0x01a7\n#define mmSDMA1_RLC1_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define mmSDMA1_RLC1_RB_RPTR_ADDR_HI                                                                   0x01a8\n#define mmSDMA1_RLC1_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define mmSDMA1_RLC1_RB_RPTR_ADDR_LO                                                                   0x01a9\n#define mmSDMA1_RLC1_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define mmSDMA1_RLC1_IB_CNTL                                                                           0x01aa\n#define mmSDMA1_RLC1_IB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA1_RLC1_IB_RPTR                                                                           0x01ab\n#define mmSDMA1_RLC1_IB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC1_IB_OFFSET                                                                         0x01ac\n#define mmSDMA1_RLC1_IB_OFFSET_BASE_IDX                                                                0\n#define mmSDMA1_RLC1_IB_BASE_LO                                                                        0x01ad\n#define mmSDMA1_RLC1_IB_BASE_LO_BASE_IDX                                                               0\n#define mmSDMA1_RLC1_IB_BASE_HI                                                                        0x01ae\n#define mmSDMA1_RLC1_IB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC1_IB_SIZE                                                                           0x01af\n#define mmSDMA1_RLC1_IB_SIZE_BASE_IDX                                                                  0\n#define mmSDMA1_RLC1_SKIP_CNTL                                                                         0x01b0\n#define mmSDMA1_RLC1_SKIP_CNTL_BASE_IDX                                                                0\n#define mmSDMA1_RLC1_CONTEXT_STATUS                                                                    0x01b1\n#define mmSDMA1_RLC1_CONTEXT_STATUS_BASE_IDX                                                           0\n#define mmSDMA1_RLC1_DOORBELL                                                                          0x01b2\n#define mmSDMA1_RLC1_DOORBELL_BASE_IDX                                                                 0\n#define mmSDMA1_RLC1_STATUS                                                                            0x01c8\n#define mmSDMA1_RLC1_STATUS_BASE_IDX                                                                   0\n#define mmSDMA1_RLC1_DOORBELL_LOG                                                                      0x01c9\n#define mmSDMA1_RLC1_DOORBELL_LOG_BASE_IDX                                                             0\n#define mmSDMA1_RLC1_WATERMARK                                                                         0x01ca\n#define mmSDMA1_RLC1_WATERMARK_BASE_IDX                                                                0\n#define mmSDMA1_RLC1_DOORBELL_OFFSET                                                                   0x01cb\n#define mmSDMA1_RLC1_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define mmSDMA1_RLC1_CSA_ADDR_LO                                                                       0x01cc\n#define mmSDMA1_RLC1_CSA_ADDR_LO_BASE_IDX                                                              0\n#define mmSDMA1_RLC1_CSA_ADDR_HI                                                                       0x01cd\n#define mmSDMA1_RLC1_CSA_ADDR_HI_BASE_IDX                                                              0\n#define mmSDMA1_RLC1_IB_SUB_REMAIN                                                                     0x01cf\n#define mmSDMA1_RLC1_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define mmSDMA1_RLC1_PREEMPT                                                                           0x01d0\n#define mmSDMA1_RLC1_PREEMPT_BASE_IDX                                                                  0\n#define mmSDMA1_RLC1_DUMMY_REG                                                                         0x01d1\n#define mmSDMA1_RLC1_DUMMY_REG_BASE_IDX                                                                0\n#define mmSDMA1_RLC1_RB_WPTR_POLL_ADDR_HI                                                              0x01d2\n#define mmSDMA1_RLC1_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define mmSDMA1_RLC1_RB_WPTR_POLL_ADDR_LO                                                              0x01d3\n#define mmSDMA1_RLC1_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define mmSDMA1_RLC1_RB_AQL_CNTL                                                                       0x01d4\n#define mmSDMA1_RLC1_RB_AQL_CNTL_BASE_IDX                                                              0\n#define mmSDMA1_RLC1_MINOR_PTR_UPDATE                                                                  0x01d5\n#define mmSDMA1_RLC1_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define mmSDMA1_RLC1_MIDCMD_DATA0                                                                      0x01e0\n#define mmSDMA1_RLC1_MIDCMD_DATA0_BASE_IDX                                                             0\n#define mmSDMA1_RLC1_MIDCMD_DATA1                                                                      0x01e1\n#define mmSDMA1_RLC1_MIDCMD_DATA1_BASE_IDX                                                             0\n#define mmSDMA1_RLC1_MIDCMD_DATA2                                                                      0x01e2\n#define mmSDMA1_RLC1_MIDCMD_DATA2_BASE_IDX                                                             0\n#define mmSDMA1_RLC1_MIDCMD_DATA3                                                                      0x01e3\n#define mmSDMA1_RLC1_MIDCMD_DATA3_BASE_IDX                                                             0\n#define mmSDMA1_RLC1_MIDCMD_DATA4                                                                      0x01e4\n#define mmSDMA1_RLC1_MIDCMD_DATA4_BASE_IDX                                                             0\n#define mmSDMA1_RLC1_MIDCMD_DATA5                                                                      0x01e5\n#define mmSDMA1_RLC1_MIDCMD_DATA5_BASE_IDX                                                             0\n#define mmSDMA1_RLC1_MIDCMD_DATA6                                                                      0x01e6\n#define mmSDMA1_RLC1_MIDCMD_DATA6_BASE_IDX                                                             0\n#define mmSDMA1_RLC1_MIDCMD_DATA7                                                                      0x01e7\n#define mmSDMA1_RLC1_MIDCMD_DATA7_BASE_IDX                                                             0\n#define mmSDMA1_RLC1_MIDCMD_DATA8                                                                      0x01e8\n#define mmSDMA1_RLC1_MIDCMD_DATA8_BASE_IDX                                                             0\n#define mmSDMA1_RLC1_MIDCMD_CNTL                                                                       0x01e9\n#define mmSDMA1_RLC1_MIDCMD_CNTL_BASE_IDX                                                              0\n#define mmSDMA1_RLC2_RB_CNTL                                                                           0x0200\n#define mmSDMA1_RLC2_RB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA1_RLC2_RB_BASE                                                                           0x0201\n#define mmSDMA1_RLC2_RB_BASE_BASE_IDX                                                                  0\n#define mmSDMA1_RLC2_RB_BASE_HI                                                                        0x0202\n#define mmSDMA1_RLC2_RB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC2_RB_RPTR                                                                           0x0203\n#define mmSDMA1_RLC2_RB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC2_RB_RPTR_HI                                                                        0x0204\n#define mmSDMA1_RLC2_RB_RPTR_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC2_RB_WPTR                                                                           0x0205\n#define mmSDMA1_RLC2_RB_WPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC2_RB_WPTR_HI                                                                        0x0206\n#define mmSDMA1_RLC2_RB_WPTR_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC2_RB_WPTR_POLL_CNTL                                                                 0x0207\n#define mmSDMA1_RLC2_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define mmSDMA1_RLC2_RB_RPTR_ADDR_HI                                                                   0x0208\n#define mmSDMA1_RLC2_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define mmSDMA1_RLC2_RB_RPTR_ADDR_LO                                                                   0x0209\n#define mmSDMA1_RLC2_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define mmSDMA1_RLC2_IB_CNTL                                                                           0x020a\n#define mmSDMA1_RLC2_IB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA1_RLC2_IB_RPTR                                                                           0x020b\n#define mmSDMA1_RLC2_IB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC2_IB_OFFSET                                                                         0x020c\n#define mmSDMA1_RLC2_IB_OFFSET_BASE_IDX                                                                0\n#define mmSDMA1_RLC2_IB_BASE_LO                                                                        0x020d\n#define mmSDMA1_RLC2_IB_BASE_LO_BASE_IDX                                                               0\n#define mmSDMA1_RLC2_IB_BASE_HI                                                                        0x020e\n#define mmSDMA1_RLC2_IB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC2_IB_SIZE                                                                           0x020f\n#define mmSDMA1_RLC2_IB_SIZE_BASE_IDX                                                                  0\n#define mmSDMA1_RLC2_SKIP_CNTL                                                                         0x0210\n#define mmSDMA1_RLC2_SKIP_CNTL_BASE_IDX                                                                0\n#define mmSDMA1_RLC2_CONTEXT_STATUS                                                                    0x0211\n#define mmSDMA1_RLC2_CONTEXT_STATUS_BASE_IDX                                                           0\n#define mmSDMA1_RLC2_DOORBELL                                                                          0x0212\n#define mmSDMA1_RLC2_DOORBELL_BASE_IDX                                                                 0\n#define mmSDMA1_RLC2_STATUS                                                                            0x0228\n#define mmSDMA1_RLC2_STATUS_BASE_IDX                                                                   0\n#define mmSDMA1_RLC2_DOORBELL_LOG                                                                      0x0229\n#define mmSDMA1_RLC2_DOORBELL_LOG_BASE_IDX                                                             0\n#define mmSDMA1_RLC2_WATERMARK                                                                         0x022a\n#define mmSDMA1_RLC2_WATERMARK_BASE_IDX                                                                0\n#define mmSDMA1_RLC2_DOORBELL_OFFSET                                                                   0x022b\n#define mmSDMA1_RLC2_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define mmSDMA1_RLC2_CSA_ADDR_LO                                                                       0x022c\n#define mmSDMA1_RLC2_CSA_ADDR_LO_BASE_IDX                                                              0\n#define mmSDMA1_RLC2_CSA_ADDR_HI                                                                       0x022d\n#define mmSDMA1_RLC2_CSA_ADDR_HI_BASE_IDX                                                              0\n#define mmSDMA1_RLC2_IB_SUB_REMAIN                                                                     0x022f\n#define mmSDMA1_RLC2_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define mmSDMA1_RLC2_PREEMPT                                                                           0x0230\n#define mmSDMA1_RLC2_PREEMPT_BASE_IDX                                                                  0\n#define mmSDMA1_RLC2_DUMMY_REG                                                                         0x0231\n#define mmSDMA1_RLC2_DUMMY_REG_BASE_IDX                                                                0\n#define mmSDMA1_RLC2_RB_WPTR_POLL_ADDR_HI                                                              0x0232\n#define mmSDMA1_RLC2_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define mmSDMA1_RLC2_RB_WPTR_POLL_ADDR_LO                                                              0x0233\n#define mmSDMA1_RLC2_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define mmSDMA1_RLC2_RB_AQL_CNTL                                                                       0x0234\n#define mmSDMA1_RLC2_RB_AQL_CNTL_BASE_IDX                                                              0\n#define mmSDMA1_RLC2_MINOR_PTR_UPDATE                                                                  0x0235\n#define mmSDMA1_RLC2_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define mmSDMA1_RLC2_MIDCMD_DATA0                                                                      0x0240\n#define mmSDMA1_RLC2_MIDCMD_DATA0_BASE_IDX                                                             0\n#define mmSDMA1_RLC2_MIDCMD_DATA1                                                                      0x0241\n#define mmSDMA1_RLC2_MIDCMD_DATA1_BASE_IDX                                                             0\n#define mmSDMA1_RLC2_MIDCMD_DATA2                                                                      0x0242\n#define mmSDMA1_RLC2_MIDCMD_DATA2_BASE_IDX                                                             0\n#define mmSDMA1_RLC2_MIDCMD_DATA3                                                                      0x0243\n#define mmSDMA1_RLC2_MIDCMD_DATA3_BASE_IDX                                                             0\n#define mmSDMA1_RLC2_MIDCMD_DATA4                                                                      0x0244\n#define mmSDMA1_RLC2_MIDCMD_DATA4_BASE_IDX                                                             0\n#define mmSDMA1_RLC2_MIDCMD_DATA5                                                                      0x0245\n#define mmSDMA1_RLC2_MIDCMD_DATA5_BASE_IDX                                                             0\n#define mmSDMA1_RLC2_MIDCMD_DATA6                                                                      0x0246\n#define mmSDMA1_RLC2_MIDCMD_DATA6_BASE_IDX                                                             0\n#define mmSDMA1_RLC2_MIDCMD_DATA7                                                                      0x0247\n#define mmSDMA1_RLC2_MIDCMD_DATA7_BASE_IDX                                                             0\n#define mmSDMA1_RLC2_MIDCMD_DATA8                                                                      0x0248\n#define mmSDMA1_RLC2_MIDCMD_DATA8_BASE_IDX                                                             0\n#define mmSDMA1_RLC2_MIDCMD_CNTL                                                                       0x0249\n#define mmSDMA1_RLC2_MIDCMD_CNTL_BASE_IDX                                                              0\n#define mmSDMA1_RLC3_RB_CNTL                                                                           0x0260\n#define mmSDMA1_RLC3_RB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA1_RLC3_RB_BASE                                                                           0x0261\n#define mmSDMA1_RLC3_RB_BASE_BASE_IDX                                                                  0\n#define mmSDMA1_RLC3_RB_BASE_HI                                                                        0x0262\n#define mmSDMA1_RLC3_RB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC3_RB_RPTR                                                                           0x0263\n#define mmSDMA1_RLC3_RB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC3_RB_RPTR_HI                                                                        0x0264\n#define mmSDMA1_RLC3_RB_RPTR_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC3_RB_WPTR                                                                           0x0265\n#define mmSDMA1_RLC3_RB_WPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC3_RB_WPTR_HI                                                                        0x0266\n#define mmSDMA1_RLC3_RB_WPTR_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC3_RB_WPTR_POLL_CNTL                                                                 0x0267\n#define mmSDMA1_RLC3_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define mmSDMA1_RLC3_RB_RPTR_ADDR_HI                                                                   0x0268\n#define mmSDMA1_RLC3_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define mmSDMA1_RLC3_RB_RPTR_ADDR_LO                                                                   0x0269\n#define mmSDMA1_RLC3_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define mmSDMA1_RLC3_IB_CNTL                                                                           0x026a\n#define mmSDMA1_RLC3_IB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA1_RLC3_IB_RPTR                                                                           0x026b\n#define mmSDMA1_RLC3_IB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC3_IB_OFFSET                                                                         0x026c\n#define mmSDMA1_RLC3_IB_OFFSET_BASE_IDX                                                                0\n#define mmSDMA1_RLC3_IB_BASE_LO                                                                        0x026d\n#define mmSDMA1_RLC3_IB_BASE_LO_BASE_IDX                                                               0\n#define mmSDMA1_RLC3_IB_BASE_HI                                                                        0x026e\n#define mmSDMA1_RLC3_IB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC3_IB_SIZE                                                                           0x026f\n#define mmSDMA1_RLC3_IB_SIZE_BASE_IDX                                                                  0\n#define mmSDMA1_RLC3_SKIP_CNTL                                                                         0x0270\n#define mmSDMA1_RLC3_SKIP_CNTL_BASE_IDX                                                                0\n#define mmSDMA1_RLC3_CONTEXT_STATUS                                                                    0x0271\n#define mmSDMA1_RLC3_CONTEXT_STATUS_BASE_IDX                                                           0\n#define mmSDMA1_RLC3_DOORBELL                                                                          0x0272\n#define mmSDMA1_RLC3_DOORBELL_BASE_IDX                                                                 0\n#define mmSDMA1_RLC3_STATUS                                                                            0x0288\n#define mmSDMA1_RLC3_STATUS_BASE_IDX                                                                   0\n#define mmSDMA1_RLC3_DOORBELL_LOG                                                                      0x0289\n#define mmSDMA1_RLC3_DOORBELL_LOG_BASE_IDX                                                             0\n#define mmSDMA1_RLC3_WATERMARK                                                                         0x028a\n#define mmSDMA1_RLC3_WATERMARK_BASE_IDX                                                                0\n#define mmSDMA1_RLC3_DOORBELL_OFFSET                                                                   0x028b\n#define mmSDMA1_RLC3_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define mmSDMA1_RLC3_CSA_ADDR_LO                                                                       0x028c\n#define mmSDMA1_RLC3_CSA_ADDR_LO_BASE_IDX                                                              0\n#define mmSDMA1_RLC3_CSA_ADDR_HI                                                                       0x028d\n#define mmSDMA1_RLC3_CSA_ADDR_HI_BASE_IDX                                                              0\n#define mmSDMA1_RLC3_IB_SUB_REMAIN                                                                     0x028f\n#define mmSDMA1_RLC3_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define mmSDMA1_RLC3_PREEMPT                                                                           0x0290\n#define mmSDMA1_RLC3_PREEMPT_BASE_IDX                                                                  0\n#define mmSDMA1_RLC3_DUMMY_REG                                                                         0x0291\n#define mmSDMA1_RLC3_DUMMY_REG_BASE_IDX                                                                0\n#define mmSDMA1_RLC3_RB_WPTR_POLL_ADDR_HI                                                              0x0292\n#define mmSDMA1_RLC3_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define mmSDMA1_RLC3_RB_WPTR_POLL_ADDR_LO                                                              0x0293\n#define mmSDMA1_RLC3_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define mmSDMA1_RLC3_RB_AQL_CNTL                                                                       0x0294\n#define mmSDMA1_RLC3_RB_AQL_CNTL_BASE_IDX                                                              0\n#define mmSDMA1_RLC3_MINOR_PTR_UPDATE                                                                  0x0295\n#define mmSDMA1_RLC3_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define mmSDMA1_RLC3_MIDCMD_DATA0                                                                      0x02a0\n#define mmSDMA1_RLC3_MIDCMD_DATA0_BASE_IDX                                                             0\n#define mmSDMA1_RLC3_MIDCMD_DATA1                                                                      0x02a1\n#define mmSDMA1_RLC3_MIDCMD_DATA1_BASE_IDX                                                             0\n#define mmSDMA1_RLC3_MIDCMD_DATA2                                                                      0x02a2\n#define mmSDMA1_RLC3_MIDCMD_DATA2_BASE_IDX                                                             0\n#define mmSDMA1_RLC3_MIDCMD_DATA3                                                                      0x02a3\n#define mmSDMA1_RLC3_MIDCMD_DATA3_BASE_IDX                                                             0\n#define mmSDMA1_RLC3_MIDCMD_DATA4                                                                      0x02a4\n#define mmSDMA1_RLC3_MIDCMD_DATA4_BASE_IDX                                                             0\n#define mmSDMA1_RLC3_MIDCMD_DATA5                                                                      0x02a5\n#define mmSDMA1_RLC3_MIDCMD_DATA5_BASE_IDX                                                             0\n#define mmSDMA1_RLC3_MIDCMD_DATA6                                                                      0x02a6\n#define mmSDMA1_RLC3_MIDCMD_DATA6_BASE_IDX                                                             0\n#define mmSDMA1_RLC3_MIDCMD_DATA7                                                                      0x02a7\n#define mmSDMA1_RLC3_MIDCMD_DATA7_BASE_IDX                                                             0\n#define mmSDMA1_RLC3_MIDCMD_DATA8                                                                      0x02a8\n#define mmSDMA1_RLC3_MIDCMD_DATA8_BASE_IDX                                                             0\n#define mmSDMA1_RLC3_MIDCMD_CNTL                                                                       0x02a9\n#define mmSDMA1_RLC3_MIDCMD_CNTL_BASE_IDX                                                              0\n#define mmSDMA1_RLC4_RB_CNTL                                                                           0x02c0\n#define mmSDMA1_RLC4_RB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA1_RLC4_RB_BASE                                                                           0x02c1\n#define mmSDMA1_RLC4_RB_BASE_BASE_IDX                                                                  0\n#define mmSDMA1_RLC4_RB_BASE_HI                                                                        0x02c2\n#define mmSDMA1_RLC4_RB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC4_RB_RPTR                                                                           0x02c3\n#define mmSDMA1_RLC4_RB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC4_RB_RPTR_HI                                                                        0x02c4\n#define mmSDMA1_RLC4_RB_RPTR_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC4_RB_WPTR                                                                           0x02c5\n#define mmSDMA1_RLC4_RB_WPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC4_RB_WPTR_HI                                                                        0x02c6\n#define mmSDMA1_RLC4_RB_WPTR_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC4_RB_WPTR_POLL_CNTL                                                                 0x02c7\n#define mmSDMA1_RLC4_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define mmSDMA1_RLC4_RB_RPTR_ADDR_HI                                                                   0x02c8\n#define mmSDMA1_RLC4_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define mmSDMA1_RLC4_RB_RPTR_ADDR_LO                                                                   0x02c9\n#define mmSDMA1_RLC4_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define mmSDMA1_RLC4_IB_CNTL                                                                           0x02ca\n#define mmSDMA1_RLC4_IB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA1_RLC4_IB_RPTR                                                                           0x02cb\n#define mmSDMA1_RLC4_IB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC4_IB_OFFSET                                                                         0x02cc\n#define mmSDMA1_RLC4_IB_OFFSET_BASE_IDX                                                                0\n#define mmSDMA1_RLC4_IB_BASE_LO                                                                        0x02cd\n#define mmSDMA1_RLC4_IB_BASE_LO_BASE_IDX                                                               0\n#define mmSDMA1_RLC4_IB_BASE_HI                                                                        0x02ce\n#define mmSDMA1_RLC4_IB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC4_IB_SIZE                                                                           0x02cf\n#define mmSDMA1_RLC4_IB_SIZE_BASE_IDX                                                                  0\n#define mmSDMA1_RLC4_SKIP_CNTL                                                                         0x02d0\n#define mmSDMA1_RLC4_SKIP_CNTL_BASE_IDX                                                                0\n#define mmSDMA1_RLC4_CONTEXT_STATUS                                                                    0x02d1\n#define mmSDMA1_RLC4_CONTEXT_STATUS_BASE_IDX                                                           0\n#define mmSDMA1_RLC4_DOORBELL                                                                          0x02d2\n#define mmSDMA1_RLC4_DOORBELL_BASE_IDX                                                                 0\n#define mmSDMA1_RLC4_STATUS                                                                            0x02e8\n#define mmSDMA1_RLC4_STATUS_BASE_IDX                                                                   0\n#define mmSDMA1_RLC4_DOORBELL_LOG                                                                      0x02e9\n#define mmSDMA1_RLC4_DOORBELL_LOG_BASE_IDX                                                             0\n#define mmSDMA1_RLC4_WATERMARK                                                                         0x02ea\n#define mmSDMA1_RLC4_WATERMARK_BASE_IDX                                                                0\n#define mmSDMA1_RLC4_DOORBELL_OFFSET                                                                   0x02eb\n#define mmSDMA1_RLC4_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define mmSDMA1_RLC4_CSA_ADDR_LO                                                                       0x02ec\n#define mmSDMA1_RLC4_CSA_ADDR_LO_BASE_IDX                                                              0\n#define mmSDMA1_RLC4_CSA_ADDR_HI                                                                       0x02ed\n#define mmSDMA1_RLC4_CSA_ADDR_HI_BASE_IDX                                                              0\n#define mmSDMA1_RLC4_IB_SUB_REMAIN                                                                     0x02ef\n#define mmSDMA1_RLC4_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define mmSDMA1_RLC4_PREEMPT                                                                           0x02f0\n#define mmSDMA1_RLC4_PREEMPT_BASE_IDX                                                                  0\n#define mmSDMA1_RLC4_DUMMY_REG                                                                         0x02f1\n#define mmSDMA1_RLC4_DUMMY_REG_BASE_IDX                                                                0\n#define mmSDMA1_RLC4_RB_WPTR_POLL_ADDR_HI                                                              0x02f2\n#define mmSDMA1_RLC4_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define mmSDMA1_RLC4_RB_WPTR_POLL_ADDR_LO                                                              0x02f3\n#define mmSDMA1_RLC4_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define mmSDMA1_RLC4_RB_AQL_CNTL                                                                       0x02f4\n#define mmSDMA1_RLC4_RB_AQL_CNTL_BASE_IDX                                                              0\n#define mmSDMA1_RLC4_MINOR_PTR_UPDATE                                                                  0x02f5\n#define mmSDMA1_RLC4_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define mmSDMA1_RLC4_MIDCMD_DATA0                                                                      0x0300\n#define mmSDMA1_RLC4_MIDCMD_DATA0_BASE_IDX                                                             0\n#define mmSDMA1_RLC4_MIDCMD_DATA1                                                                      0x0301\n#define mmSDMA1_RLC4_MIDCMD_DATA1_BASE_IDX                                                             0\n#define mmSDMA1_RLC4_MIDCMD_DATA2                                                                      0x0302\n#define mmSDMA1_RLC4_MIDCMD_DATA2_BASE_IDX                                                             0\n#define mmSDMA1_RLC4_MIDCMD_DATA3                                                                      0x0303\n#define mmSDMA1_RLC4_MIDCMD_DATA3_BASE_IDX                                                             0\n#define mmSDMA1_RLC4_MIDCMD_DATA4                                                                      0x0304\n#define mmSDMA1_RLC4_MIDCMD_DATA4_BASE_IDX                                                             0\n#define mmSDMA1_RLC4_MIDCMD_DATA5                                                                      0x0305\n#define mmSDMA1_RLC4_MIDCMD_DATA5_BASE_IDX                                                             0\n#define mmSDMA1_RLC4_MIDCMD_DATA6                                                                      0x0306\n#define mmSDMA1_RLC4_MIDCMD_DATA6_BASE_IDX                                                             0\n#define mmSDMA1_RLC4_MIDCMD_DATA7                                                                      0x0307\n#define mmSDMA1_RLC4_MIDCMD_DATA7_BASE_IDX                                                             0\n#define mmSDMA1_RLC4_MIDCMD_DATA8                                                                      0x0308\n#define mmSDMA1_RLC4_MIDCMD_DATA8_BASE_IDX                                                             0\n#define mmSDMA1_RLC4_MIDCMD_CNTL                                                                       0x0309\n#define mmSDMA1_RLC4_MIDCMD_CNTL_BASE_IDX                                                              0\n#define mmSDMA1_RLC5_RB_CNTL                                                                           0x0320\n#define mmSDMA1_RLC5_RB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA1_RLC5_RB_BASE                                                                           0x0321\n#define mmSDMA1_RLC5_RB_BASE_BASE_IDX                                                                  0\n#define mmSDMA1_RLC5_RB_BASE_HI                                                                        0x0322\n#define mmSDMA1_RLC5_RB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC5_RB_RPTR                                                                           0x0323\n#define mmSDMA1_RLC5_RB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC5_RB_RPTR_HI                                                                        0x0324\n#define mmSDMA1_RLC5_RB_RPTR_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC5_RB_WPTR                                                                           0x0325\n#define mmSDMA1_RLC5_RB_WPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC5_RB_WPTR_HI                                                                        0x0326\n#define mmSDMA1_RLC5_RB_WPTR_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC5_RB_WPTR_POLL_CNTL                                                                 0x0327\n#define mmSDMA1_RLC5_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define mmSDMA1_RLC5_RB_RPTR_ADDR_HI                                                                   0x0328\n#define mmSDMA1_RLC5_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define mmSDMA1_RLC5_RB_RPTR_ADDR_LO                                                                   0x0329\n#define mmSDMA1_RLC5_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define mmSDMA1_RLC5_IB_CNTL                                                                           0x032a\n#define mmSDMA1_RLC5_IB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA1_RLC5_IB_RPTR                                                                           0x032b\n#define mmSDMA1_RLC5_IB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC5_IB_OFFSET                                                                         0x032c\n#define mmSDMA1_RLC5_IB_OFFSET_BASE_IDX                                                                0\n#define mmSDMA1_RLC5_IB_BASE_LO                                                                        0x032d\n#define mmSDMA1_RLC5_IB_BASE_LO_BASE_IDX                                                               0\n#define mmSDMA1_RLC5_IB_BASE_HI                                                                        0x032e\n#define mmSDMA1_RLC5_IB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC5_IB_SIZE                                                                           0x032f\n#define mmSDMA1_RLC5_IB_SIZE_BASE_IDX                                                                  0\n#define mmSDMA1_RLC5_SKIP_CNTL                                                                         0x0330\n#define mmSDMA1_RLC5_SKIP_CNTL_BASE_IDX                                                                0\n#define mmSDMA1_RLC5_CONTEXT_STATUS                                                                    0x0331\n#define mmSDMA1_RLC5_CONTEXT_STATUS_BASE_IDX                                                           0\n#define mmSDMA1_RLC5_DOORBELL                                                                          0x0332\n#define mmSDMA1_RLC5_DOORBELL_BASE_IDX                                                                 0\n#define mmSDMA1_RLC5_STATUS                                                                            0x0348\n#define mmSDMA1_RLC5_STATUS_BASE_IDX                                                                   0\n#define mmSDMA1_RLC5_DOORBELL_LOG                                                                      0x0349\n#define mmSDMA1_RLC5_DOORBELL_LOG_BASE_IDX                                                             0\n#define mmSDMA1_RLC5_WATERMARK                                                                         0x034a\n#define mmSDMA1_RLC5_WATERMARK_BASE_IDX                                                                0\n#define mmSDMA1_RLC5_DOORBELL_OFFSET                                                                   0x034b\n#define mmSDMA1_RLC5_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define mmSDMA1_RLC5_CSA_ADDR_LO                                                                       0x034c\n#define mmSDMA1_RLC5_CSA_ADDR_LO_BASE_IDX                                                              0\n#define mmSDMA1_RLC5_CSA_ADDR_HI                                                                       0x034d\n#define mmSDMA1_RLC5_CSA_ADDR_HI_BASE_IDX                                                              0\n#define mmSDMA1_RLC5_IB_SUB_REMAIN                                                                     0x034f\n#define mmSDMA1_RLC5_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define mmSDMA1_RLC5_PREEMPT                                                                           0x0350\n#define mmSDMA1_RLC5_PREEMPT_BASE_IDX                                                                  0\n#define mmSDMA1_RLC5_DUMMY_REG                                                                         0x0351\n#define mmSDMA1_RLC5_DUMMY_REG_BASE_IDX                                                                0\n#define mmSDMA1_RLC5_RB_WPTR_POLL_ADDR_HI                                                              0x0352\n#define mmSDMA1_RLC5_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define mmSDMA1_RLC5_RB_WPTR_POLL_ADDR_LO                                                              0x0353\n#define mmSDMA1_RLC5_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define mmSDMA1_RLC5_RB_AQL_CNTL                                                                       0x0354\n#define mmSDMA1_RLC5_RB_AQL_CNTL_BASE_IDX                                                              0\n#define mmSDMA1_RLC5_MINOR_PTR_UPDATE                                                                  0x0355\n#define mmSDMA1_RLC5_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define mmSDMA1_RLC5_MIDCMD_DATA0                                                                      0x0360\n#define mmSDMA1_RLC5_MIDCMD_DATA0_BASE_IDX                                                             0\n#define mmSDMA1_RLC5_MIDCMD_DATA1                                                                      0x0361\n#define mmSDMA1_RLC5_MIDCMD_DATA1_BASE_IDX                                                             0\n#define mmSDMA1_RLC5_MIDCMD_DATA2                                                                      0x0362\n#define mmSDMA1_RLC5_MIDCMD_DATA2_BASE_IDX                                                             0\n#define mmSDMA1_RLC5_MIDCMD_DATA3                                                                      0x0363\n#define mmSDMA1_RLC5_MIDCMD_DATA3_BASE_IDX                                                             0\n#define mmSDMA1_RLC5_MIDCMD_DATA4                                                                      0x0364\n#define mmSDMA1_RLC5_MIDCMD_DATA4_BASE_IDX                                                             0\n#define mmSDMA1_RLC5_MIDCMD_DATA5                                                                      0x0365\n#define mmSDMA1_RLC5_MIDCMD_DATA5_BASE_IDX                                                             0\n#define mmSDMA1_RLC5_MIDCMD_DATA6                                                                      0x0366\n#define mmSDMA1_RLC5_MIDCMD_DATA6_BASE_IDX                                                             0\n#define mmSDMA1_RLC5_MIDCMD_DATA7                                                                      0x0367\n#define mmSDMA1_RLC5_MIDCMD_DATA7_BASE_IDX                                                             0\n#define mmSDMA1_RLC5_MIDCMD_DATA8                                                                      0x0368\n#define mmSDMA1_RLC5_MIDCMD_DATA8_BASE_IDX                                                             0\n#define mmSDMA1_RLC5_MIDCMD_CNTL                                                                       0x0369\n#define mmSDMA1_RLC5_MIDCMD_CNTL_BASE_IDX                                                              0\n#define mmSDMA1_RLC6_RB_CNTL                                                                           0x0380\n#define mmSDMA1_RLC6_RB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA1_RLC6_RB_BASE                                                                           0x0381\n#define mmSDMA1_RLC6_RB_BASE_BASE_IDX                                                                  0\n#define mmSDMA1_RLC6_RB_BASE_HI                                                                        0x0382\n#define mmSDMA1_RLC6_RB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC6_RB_RPTR                                                                           0x0383\n#define mmSDMA1_RLC6_RB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC6_RB_RPTR_HI                                                                        0x0384\n#define mmSDMA1_RLC6_RB_RPTR_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC6_RB_WPTR                                                                           0x0385\n#define mmSDMA1_RLC6_RB_WPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC6_RB_WPTR_HI                                                                        0x0386\n#define mmSDMA1_RLC6_RB_WPTR_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC6_RB_WPTR_POLL_CNTL                                                                 0x0387\n#define mmSDMA1_RLC6_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define mmSDMA1_RLC6_RB_RPTR_ADDR_HI                                                                   0x0388\n#define mmSDMA1_RLC6_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define mmSDMA1_RLC6_RB_RPTR_ADDR_LO                                                                   0x0389\n#define mmSDMA1_RLC6_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define mmSDMA1_RLC6_IB_CNTL                                                                           0x038a\n#define mmSDMA1_RLC6_IB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA1_RLC6_IB_RPTR                                                                           0x038b\n#define mmSDMA1_RLC6_IB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC6_IB_OFFSET                                                                         0x038c\n#define mmSDMA1_RLC6_IB_OFFSET_BASE_IDX                                                                0\n#define mmSDMA1_RLC6_IB_BASE_LO                                                                        0x038d\n#define mmSDMA1_RLC6_IB_BASE_LO_BASE_IDX                                                               0\n#define mmSDMA1_RLC6_IB_BASE_HI                                                                        0x038e\n#define mmSDMA1_RLC6_IB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC6_IB_SIZE                                                                           0x038f\n#define mmSDMA1_RLC6_IB_SIZE_BASE_IDX                                                                  0\n#define mmSDMA1_RLC6_SKIP_CNTL                                                                         0x0390\n#define mmSDMA1_RLC6_SKIP_CNTL_BASE_IDX                                                                0\n#define mmSDMA1_RLC6_CONTEXT_STATUS                                                                    0x0391\n#define mmSDMA1_RLC6_CONTEXT_STATUS_BASE_IDX                                                           0\n#define mmSDMA1_RLC6_DOORBELL                                                                          0x0392\n#define mmSDMA1_RLC6_DOORBELL_BASE_IDX                                                                 0\n#define mmSDMA1_RLC6_STATUS                                                                            0x03a8\n#define mmSDMA1_RLC6_STATUS_BASE_IDX                                                                   0\n#define mmSDMA1_RLC6_DOORBELL_LOG                                                                      0x03a9\n#define mmSDMA1_RLC6_DOORBELL_LOG_BASE_IDX                                                             0\n#define mmSDMA1_RLC6_WATERMARK                                                                         0x03aa\n#define mmSDMA1_RLC6_WATERMARK_BASE_IDX                                                                0\n#define mmSDMA1_RLC6_DOORBELL_OFFSET                                                                   0x03ab\n#define mmSDMA1_RLC6_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define mmSDMA1_RLC6_CSA_ADDR_LO                                                                       0x03ac\n#define mmSDMA1_RLC6_CSA_ADDR_LO_BASE_IDX                                                              0\n#define mmSDMA1_RLC6_CSA_ADDR_HI                                                                       0x03ad\n#define mmSDMA1_RLC6_CSA_ADDR_HI_BASE_IDX                                                              0\n#define mmSDMA1_RLC6_IB_SUB_REMAIN                                                                     0x03af\n#define mmSDMA1_RLC6_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define mmSDMA1_RLC6_PREEMPT                                                                           0x03b0\n#define mmSDMA1_RLC6_PREEMPT_BASE_IDX                                                                  0\n#define mmSDMA1_RLC6_DUMMY_REG                                                                         0x03b1\n#define mmSDMA1_RLC6_DUMMY_REG_BASE_IDX                                                                0\n#define mmSDMA1_RLC6_RB_WPTR_POLL_ADDR_HI                                                              0x03b2\n#define mmSDMA1_RLC6_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define mmSDMA1_RLC6_RB_WPTR_POLL_ADDR_LO                                                              0x03b3\n#define mmSDMA1_RLC6_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define mmSDMA1_RLC6_RB_AQL_CNTL                                                                       0x03b4\n#define mmSDMA1_RLC6_RB_AQL_CNTL_BASE_IDX                                                              0\n#define mmSDMA1_RLC6_MINOR_PTR_UPDATE                                                                  0x03b5\n#define mmSDMA1_RLC6_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define mmSDMA1_RLC6_MIDCMD_DATA0                                                                      0x03c0\n#define mmSDMA1_RLC6_MIDCMD_DATA0_BASE_IDX                                                             0\n#define mmSDMA1_RLC6_MIDCMD_DATA1                                                                      0x03c1\n#define mmSDMA1_RLC6_MIDCMD_DATA1_BASE_IDX                                                             0\n#define mmSDMA1_RLC6_MIDCMD_DATA2                                                                      0x03c2\n#define mmSDMA1_RLC6_MIDCMD_DATA2_BASE_IDX                                                             0\n#define mmSDMA1_RLC6_MIDCMD_DATA3                                                                      0x03c3\n#define mmSDMA1_RLC6_MIDCMD_DATA3_BASE_IDX                                                             0\n#define mmSDMA1_RLC6_MIDCMD_DATA4                                                                      0x03c4\n#define mmSDMA1_RLC6_MIDCMD_DATA4_BASE_IDX                                                             0\n#define mmSDMA1_RLC6_MIDCMD_DATA5                                                                      0x03c5\n#define mmSDMA1_RLC6_MIDCMD_DATA5_BASE_IDX                                                             0\n#define mmSDMA1_RLC6_MIDCMD_DATA6                                                                      0x03c6\n#define mmSDMA1_RLC6_MIDCMD_DATA6_BASE_IDX                                                             0\n#define mmSDMA1_RLC6_MIDCMD_DATA7                                                                      0x03c7\n#define mmSDMA1_RLC6_MIDCMD_DATA7_BASE_IDX                                                             0\n#define mmSDMA1_RLC6_MIDCMD_DATA8                                                                      0x03c8\n#define mmSDMA1_RLC6_MIDCMD_DATA8_BASE_IDX                                                             0\n#define mmSDMA1_RLC6_MIDCMD_CNTL                                                                       0x03c9\n#define mmSDMA1_RLC6_MIDCMD_CNTL_BASE_IDX                                                              0\n#define mmSDMA1_RLC7_RB_CNTL                                                                           0x03e0\n#define mmSDMA1_RLC7_RB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA1_RLC7_RB_BASE                                                                           0x03e1\n#define mmSDMA1_RLC7_RB_BASE_BASE_IDX                                                                  0\n#define mmSDMA1_RLC7_RB_BASE_HI                                                                        0x03e2\n#define mmSDMA1_RLC7_RB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC7_RB_RPTR                                                                           0x03e3\n#define mmSDMA1_RLC7_RB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC7_RB_RPTR_HI                                                                        0x03e4\n#define mmSDMA1_RLC7_RB_RPTR_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC7_RB_WPTR                                                                           0x03e5\n#define mmSDMA1_RLC7_RB_WPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC7_RB_WPTR_HI                                                                        0x03e6\n#define mmSDMA1_RLC7_RB_WPTR_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC7_RB_WPTR_POLL_CNTL                                                                 0x03e7\n#define mmSDMA1_RLC7_RB_WPTR_POLL_CNTL_BASE_IDX                                                        0\n#define mmSDMA1_RLC7_RB_RPTR_ADDR_HI                                                                   0x03e8\n#define mmSDMA1_RLC7_RB_RPTR_ADDR_HI_BASE_IDX                                                          0\n#define mmSDMA1_RLC7_RB_RPTR_ADDR_LO                                                                   0x03e9\n#define mmSDMA1_RLC7_RB_RPTR_ADDR_LO_BASE_IDX                                                          0\n#define mmSDMA1_RLC7_IB_CNTL                                                                           0x03ea\n#define mmSDMA1_RLC7_IB_CNTL_BASE_IDX                                                                  0\n#define mmSDMA1_RLC7_IB_RPTR                                                                           0x03eb\n#define mmSDMA1_RLC7_IB_RPTR_BASE_IDX                                                                  0\n#define mmSDMA1_RLC7_IB_OFFSET                                                                         0x03ec\n#define mmSDMA1_RLC7_IB_OFFSET_BASE_IDX                                                                0\n#define mmSDMA1_RLC7_IB_BASE_LO                                                                        0x03ed\n#define mmSDMA1_RLC7_IB_BASE_LO_BASE_IDX                                                               0\n#define mmSDMA1_RLC7_IB_BASE_HI                                                                        0x03ee\n#define mmSDMA1_RLC7_IB_BASE_HI_BASE_IDX                                                               0\n#define mmSDMA1_RLC7_IB_SIZE                                                                           0x03ef\n#define mmSDMA1_RLC7_IB_SIZE_BASE_IDX                                                                  0\n#define mmSDMA1_RLC7_SKIP_CNTL                                                                         0x03f0\n#define mmSDMA1_RLC7_SKIP_CNTL_BASE_IDX                                                                0\n#define mmSDMA1_RLC7_CONTEXT_STATUS                                                                    0x03f1\n#define mmSDMA1_RLC7_CONTEXT_STATUS_BASE_IDX                                                           0\n#define mmSDMA1_RLC7_DOORBELL                                                                          0x03f2\n#define mmSDMA1_RLC7_DOORBELL_BASE_IDX                                                                 0\n#define mmSDMA1_RLC7_STATUS                                                                            0x0408\n#define mmSDMA1_RLC7_STATUS_BASE_IDX                                                                   0\n#define mmSDMA1_RLC7_DOORBELL_LOG                                                                      0x0409\n#define mmSDMA1_RLC7_DOORBELL_LOG_BASE_IDX                                                             0\n#define mmSDMA1_RLC7_WATERMARK                                                                         0x040a\n#define mmSDMA1_RLC7_WATERMARK_BASE_IDX                                                                0\n#define mmSDMA1_RLC7_DOORBELL_OFFSET                                                                   0x040b\n#define mmSDMA1_RLC7_DOORBELL_OFFSET_BASE_IDX                                                          0\n#define mmSDMA1_RLC7_CSA_ADDR_LO                                                                       0x040c\n#define mmSDMA1_RLC7_CSA_ADDR_LO_BASE_IDX                                                              0\n#define mmSDMA1_RLC7_CSA_ADDR_HI                                                                       0x040d\n#define mmSDMA1_RLC7_CSA_ADDR_HI_BASE_IDX                                                              0\n#define mmSDMA1_RLC7_IB_SUB_REMAIN                                                                     0x040f\n#define mmSDMA1_RLC7_IB_SUB_REMAIN_BASE_IDX                                                            0\n#define mmSDMA1_RLC7_PREEMPT                                                                           0x0410\n#define mmSDMA1_RLC7_PREEMPT_BASE_IDX                                                                  0\n#define mmSDMA1_RLC7_DUMMY_REG                                                                         0x0411\n#define mmSDMA1_RLC7_DUMMY_REG_BASE_IDX                                                                0\n#define mmSDMA1_RLC7_RB_WPTR_POLL_ADDR_HI                                                              0x0412\n#define mmSDMA1_RLC7_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                     0\n#define mmSDMA1_RLC7_RB_WPTR_POLL_ADDR_LO                                                              0x0413\n#define mmSDMA1_RLC7_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                     0\n#define mmSDMA1_RLC7_RB_AQL_CNTL                                                                       0x0414\n#define mmSDMA1_RLC7_RB_AQL_CNTL_BASE_IDX                                                              0\n#define mmSDMA1_RLC7_MINOR_PTR_UPDATE                                                                  0x0415\n#define mmSDMA1_RLC7_MINOR_PTR_UPDATE_BASE_IDX                                                         0\n#define mmSDMA1_RLC7_MIDCMD_DATA0                                                                      0x0420\n#define mmSDMA1_RLC7_MIDCMD_DATA0_BASE_IDX                                                             0\n#define mmSDMA1_RLC7_MIDCMD_DATA1                                                                      0x0421\n#define mmSDMA1_RLC7_MIDCMD_DATA1_BASE_IDX                                                             0\n#define mmSDMA1_RLC7_MIDCMD_DATA2                                                                      0x0422\n#define mmSDMA1_RLC7_MIDCMD_DATA2_BASE_IDX                                                             0\n#define mmSDMA1_RLC7_MIDCMD_DATA3                                                                      0x0423\n#define mmSDMA1_RLC7_MIDCMD_DATA3_BASE_IDX                                                             0\n#define mmSDMA1_RLC7_MIDCMD_DATA4                                                                      0x0424\n#define mmSDMA1_RLC7_MIDCMD_DATA4_BASE_IDX                                                             0\n#define mmSDMA1_RLC7_MIDCMD_DATA5                                                                      0x0425\n#define mmSDMA1_RLC7_MIDCMD_DATA5_BASE_IDX                                                             0\n#define mmSDMA1_RLC7_MIDCMD_DATA6                                                                      0x0426\n#define mmSDMA1_RLC7_MIDCMD_DATA6_BASE_IDX                                                             0\n#define mmSDMA1_RLC7_MIDCMD_DATA7                                                                      0x0427\n#define mmSDMA1_RLC7_MIDCMD_DATA7_BASE_IDX                                                             0\n#define mmSDMA1_RLC7_MIDCMD_DATA8                                                                      0x0428\n#define mmSDMA1_RLC7_MIDCMD_DATA8_BASE_IDX                                                             0\n#define mmSDMA1_RLC7_MIDCMD_CNTL                                                                       0x0429\n#define mmSDMA1_RLC7_MIDCMD_CNTL_BASE_IDX                                                              0\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}