// Seed: 1477958521
module module_0 (
    output reg id_0,
    input reg id_1,
    input id_2
);
  assign id_0 = id_2;
  assign id_0 = id_1;
  assign id_0 = id_1;
  genvar id_3;
  always @(*) id_0 <= #1 id_3;
endmodule
