<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AMDGPUBaseInfo.cpp source code [llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::AMDGPU::MUBUFInfo "/>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>AMDGPU</a>/<a href='./'>Utils</a>/<a href='AMDGPUBaseInfo.cpp.html'>AMDGPUBaseInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- AMDGPUBaseInfo.cpp - AMDGPU Base encoding information --------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#include <a href="AMDGPUBaseInfo.h.html">"AMDGPUBaseInfo.h"</a></u></td></tr>
<tr><th id="10">10</th><td><u>#include <a href="../AMDGPUTargetTransformInfo.h.html">"AMDGPUTargetTransformInfo.h"</a></u></td></tr>
<tr><th id="11">11</th><td><u>#include <a href="../AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="../SIDefines.h.html">"SIDefines.h"</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="AMDGPUAsmUtils.h.html">"AMDGPUAsmUtils.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../../../include/llvm/ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../../include/llvm/ADT/Triple.h.html">"llvm/ADT/Triple.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../../include/llvm/BinaryFormat/ELF.h.html">"llvm/BinaryFormat/ELF.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../../include/llvm/CodeGen/MachineMemOperand.h.html">"llvm/CodeGen/MachineMemOperand.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../../include/llvm/IR/Attributes.h.html">"llvm/IR/Attributes.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../../include/llvm/IR/Constants.h.html">"llvm/IR/Constants.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../../include/llvm/IR/GlobalValue.h.html">"llvm/IR/GlobalValue.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../../include/llvm/IR/Instruction.h.html">"llvm/IR/Instruction.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../../include/llvm/IR/LLVMContext.h.html">"llvm/IR/LLVMContext.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../../include/llvm/IR/Module.h.html">"llvm/IR/Module.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../../include/llvm/MC/MCContext.h.html">"llvm/MC/MCContext.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../../include/llvm/MC/MCInstrInfo.h.html">"llvm/MC/MCInstrInfo.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../../include/llvm/MC/MCSectionELF.h.html">"llvm/MC/MCSectionELF.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../../include/llvm/MC/MCSubtargetInfo.h.html">"llvm/MC/MCSubtargetInfo.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../../include/llvm/MC/SubtargetFeature.h.html">"llvm/MC/SubtargetFeature.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../../include/llvm/Support/Casting.h.html">"llvm/Support/Casting.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../../../../include/c++/7/cstring.html">&lt;cstring&gt;</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_NAMED_OPS" data-ref="_M/GET_INSTRINFO_NAMED_OPS">GET_INSTRINFO_NAMED_OPS</dfn></u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRMAP_INFO" data-ref="_M/GET_INSTRMAP_INFO">GET_INSTRMAP_INFO</dfn></u></td></tr>
<tr><th id="45">45</th><td><u>#include <span class='error' title="&apos;AMDGPUGenInstrInfo.inc&apos; file not found">"AMDGPUGenInstrInfo.inc"</span></u></td></tr>
<tr><th id="46">46</th><td><u>#undef <a class="macro" href="#44" data-ref="_M/GET_INSTRMAP_INFO">GET_INSTRMAP_INFO</a></u></td></tr>
<tr><th id="47">47</th><td><u>#undef <a class="macro" href="#43" data-ref="_M/GET_INSTRINFO_NAMED_OPS">GET_INSTRINFO_NAMED_OPS</a></u></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><b>namespace</b> {</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_110getBitMaskEjj">/// <span class="command">\returns</span> Bit mask for given bit<span class="command"> \p</span> <span class="arg">Shift</span> and bit<span class="command"> \p</span> <span class="arg">Width.</span></i></td></tr>
<tr><th id="52">52</th><td><em>unsigned</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_110getBitMaskEjj" title='(anonymous namespace)::getBitMask' data-type='unsigned int (anonymous namespace)::getBitMask(unsigned int Shift, unsigned int Width)' data-ref="_ZN12_GLOBAL__N_110getBitMaskEjj">getBitMask</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="1Shift" title='Shift' data-type='unsigned int' data-ref="1Shift">Shift</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="2Width" title='Width' data-type='unsigned int' data-ref="2Width">Width</dfn>) {</td></tr>
<tr><th id="53">53</th><td>  <b>return</b> ((<var>1</var> &lt;&lt; <a class="local col2 ref" href="#2Width" title='Width' data-ref="2Width">Width</a>) - <var>1</var>) &lt;&lt; <a class="local col1 ref" href="#1Shift" title='Shift' data-ref="1Shift">Shift</a>;</td></tr>
<tr><th id="54">54</th><td>}</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18packBitsEjjjj">/// Packs<span class="command"> \p</span> <span class="arg">Src</span> into<span class="command"> \p</span> <span class="arg">Dst</span> for given bit<span class="command"> \p</span> <span class="arg">Shift</span> and bit<span class="command"> \p</span> <span class="arg">Width.</span></i></td></tr>
<tr><th id="57">57</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18packBitsEjjjj">///</i></td></tr>
<tr><th id="58">58</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18packBitsEjjjj">/// <span class="command">\returns</span> Packed<span class="command"> \p</span> <span class="arg">Dst.</span></i></td></tr>
<tr><th id="59">59</th><td><em>unsigned</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_18packBitsEjjjj" title='(anonymous namespace)::packBits' data-type='unsigned int (anonymous namespace)::packBits(unsigned int Src, unsigned int Dst, unsigned int Shift, unsigned int Width)' data-ref="_ZN12_GLOBAL__N_18packBitsEjjjj">packBits</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="3Src" title='Src' data-type='unsigned int' data-ref="3Src">Src</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="4Dst" title='Dst' data-type='unsigned int' data-ref="4Dst">Dst</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="5Shift" title='Shift' data-type='unsigned int' data-ref="5Shift">Shift</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="6Width" title='Width' data-type='unsigned int' data-ref="6Width">Width</dfn>) {</td></tr>
<tr><th id="60">60</th><td>  <a class="local col4 ref" href="#4Dst" title='Dst' data-ref="4Dst">Dst</a> &amp;= ~(<var>1</var> &lt;&lt; <a class="local col5 ref" href="#5Shift" title='Shift' data-ref="5Shift">Shift</a>) &amp; ~<a class="tu ref" href="#_ZN12_GLOBAL__N_110getBitMaskEjj" title='(anonymous namespace)::getBitMask' data-use='c' data-ref="_ZN12_GLOBAL__N_110getBitMaskEjj">getBitMask</a>(<a class="local col5 ref" href="#5Shift" title='Shift' data-ref="5Shift">Shift</a>, <a class="local col6 ref" href="#6Width" title='Width' data-ref="6Width">Width</a>);</td></tr>
<tr><th id="61">61</th><td>  <a class="local col4 ref" href="#4Dst" title='Dst' data-ref="4Dst">Dst</a> |= (<a class="local col3 ref" href="#3Src" title='Src' data-ref="3Src">Src</a> &lt;&lt; <a class="local col5 ref" href="#5Shift" title='Shift' data-ref="5Shift">Shift</a>) &amp; <a class="tu ref" href="#_ZN12_GLOBAL__N_110getBitMaskEjj" title='(anonymous namespace)::getBitMask' data-use='c' data-ref="_ZN12_GLOBAL__N_110getBitMaskEjj">getBitMask</a>(<a class="local col5 ref" href="#5Shift" title='Shift' data-ref="5Shift">Shift</a>, <a class="local col6 ref" href="#6Width" title='Width' data-ref="6Width">Width</a>);</td></tr>
<tr><th id="62">62</th><td>  <b>return</b> <a class="local col4 ref" href="#4Dst" title='Dst' data-ref="4Dst">Dst</a>;</td></tr>
<tr><th id="63">63</th><td>}</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_110unpackBitsEjjj">/// Unpacks bits from<span class="command"> \p</span> <span class="arg">Src</span> for given bit<span class="command"> \p</span> <span class="arg">Shift</span> and bit<span class="command"> \p</span> <span class="arg">Width.</span></i></td></tr>
<tr><th id="66">66</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_110unpackBitsEjjj">///</i></td></tr>
<tr><th id="67">67</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_110unpackBitsEjjj">/// <span class="command">\returns</span> Unpacked bits.</i></td></tr>
<tr><th id="68">68</th><td><em>unsigned</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_110unpackBitsEjjj" title='(anonymous namespace)::unpackBits' data-type='unsigned int (anonymous namespace)::unpackBits(unsigned int Src, unsigned int Shift, unsigned int Width)' data-ref="_ZN12_GLOBAL__N_110unpackBitsEjjj">unpackBits</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="7Src" title='Src' data-type='unsigned int' data-ref="7Src">Src</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="8Shift" title='Shift' data-type='unsigned int' data-ref="8Shift">Shift</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="9Width" title='Width' data-type='unsigned int' data-ref="9Width">Width</dfn>) {</td></tr>
<tr><th id="69">69</th><td>  <b>return</b> (<a class="local col7 ref" href="#7Src" title='Src' data-ref="7Src">Src</a> &amp; <a class="tu ref" href="#_ZN12_GLOBAL__N_110getBitMaskEjj" title='(anonymous namespace)::getBitMask' data-use='c' data-ref="_ZN12_GLOBAL__N_110getBitMaskEjj">getBitMask</a>(<a class="local col8 ref" href="#8Shift" title='Shift' data-ref="8Shift">Shift</a>, <a class="local col9 ref" href="#9Width" title='Width' data-ref="9Width">Width</a>)) &gt;&gt; <a class="local col8 ref" href="#8Shift" title='Shift' data-ref="8Shift">Shift</a>;</td></tr>
<tr><th id="70">70</th><td>}</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118getVmcntBitShiftLoEv">/// <span class="command">\returns</span> Vmcnt bit shift (lower bits).</i></td></tr>
<tr><th id="73">73</th><td><em>unsigned</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_118getVmcntBitShiftLoEv" title='(anonymous namespace)::getVmcntBitShiftLo' data-type='unsigned int (anonymous namespace)::getVmcntBitShiftLo()' data-ref="_ZN12_GLOBAL__N_118getVmcntBitShiftLoEv">getVmcntBitShiftLo</dfn>() { <b>return</b> <var>0</var>; }</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118getVmcntBitWidthLoEv">/// <span class="command">\returns</span> Vmcnt bit width (lower bits).</i></td></tr>
<tr><th id="76">76</th><td><em>unsigned</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_118getVmcntBitWidthLoEv" title='(anonymous namespace)::getVmcntBitWidthLo' data-type='unsigned int (anonymous namespace)::getVmcntBitWidthLo()' data-ref="_ZN12_GLOBAL__N_118getVmcntBitWidthLoEv">getVmcntBitWidthLo</dfn>() { <b>return</b> <var>4</var>; }</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117getExpcntBitShiftEv">/// <span class="command">\returns</span> Expcnt bit shift.</i></td></tr>
<tr><th id="79">79</th><td><em>unsigned</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_117getExpcntBitShiftEv" title='(anonymous namespace)::getExpcntBitShift' data-type='unsigned int (anonymous namespace)::getExpcntBitShift()' data-ref="_ZN12_GLOBAL__N_117getExpcntBitShiftEv">getExpcntBitShift</dfn>() { <b>return</b> <var>4</var>; }</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117getExpcntBitWidthEv">/// <span class="command">\returns</span> Expcnt bit width.</i></td></tr>
<tr><th id="82">82</th><td><em>unsigned</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_117getExpcntBitWidthEv" title='(anonymous namespace)::getExpcntBitWidth' data-type='unsigned int (anonymous namespace)::getExpcntBitWidth()' data-ref="_ZN12_GLOBAL__N_117getExpcntBitWidthEv">getExpcntBitWidth</dfn>() { <b>return</b> <var>3</var>; }</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118getLgkmcntBitShiftEv">/// <span class="command">\returns</span> Lgkmcnt bit shift.</i></td></tr>
<tr><th id="85">85</th><td><em>unsigned</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_118getLgkmcntBitShiftEv" title='(anonymous namespace)::getLgkmcntBitShift' data-type='unsigned int (anonymous namespace)::getLgkmcntBitShift()' data-ref="_ZN12_GLOBAL__N_118getLgkmcntBitShiftEv">getLgkmcntBitShift</dfn>() { <b>return</b> <var>8</var>; }</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118getLgkmcntBitWidthEj">/// <span class="command">\returns</span> Lgkmcnt bit width.</i></td></tr>
<tr><th id="88">88</th><td><em>unsigned</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_118getLgkmcntBitWidthEj" title='(anonymous namespace)::getLgkmcntBitWidth' data-type='unsigned int (anonymous namespace)::getLgkmcntBitWidth(unsigned int VersionMajor)' data-ref="_ZN12_GLOBAL__N_118getLgkmcntBitWidthEj">getLgkmcntBitWidth</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="10VersionMajor" title='VersionMajor' data-type='unsigned int' data-ref="10VersionMajor">VersionMajor</dfn>) {</td></tr>
<tr><th id="89">89</th><td>  <b>return</b> (<a class="local col0 ref" href="#10VersionMajor" title='VersionMajor' data-ref="10VersionMajor">VersionMajor</a> &gt;= <var>10</var>) ? <var>6</var> : <var>4</var>;</td></tr>
<tr><th id="90">90</th><td>}</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118getVmcntBitShiftHiEv">/// <span class="command">\returns</span> Vmcnt bit shift (higher bits).</i></td></tr>
<tr><th id="93">93</th><td><em>unsigned</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_118getVmcntBitShiftHiEv" title='(anonymous namespace)::getVmcntBitShiftHi' data-type='unsigned int (anonymous namespace)::getVmcntBitShiftHi()' data-ref="_ZN12_GLOBAL__N_118getVmcntBitShiftHiEv">getVmcntBitShiftHi</dfn>() { <b>return</b> <var>14</var>; }</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118getVmcntBitWidthHiEv">/// <span class="command">\returns</span> Vmcnt bit width (higher bits).</i></td></tr>
<tr><th id="96">96</th><td><em>unsigned</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_118getVmcntBitWidthHiEv" title='(anonymous namespace)::getVmcntBitWidthHi' data-type='unsigned int (anonymous namespace)::getVmcntBitWidthHi()' data-ref="_ZN12_GLOBAL__N_118getVmcntBitWidthHiEv">getVmcntBitWidthHi</dfn>() { <b>return</b> <var>2</var>; }</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>} <i>// end namespace anonymous</i></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><b>namespace</b> <span class="namespace">AMDGPU</span> {</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/GET_MIMGBaseOpcodesTable_IMPL" data-ref="_M/GET_MIMGBaseOpcodesTable_IMPL">GET_MIMGBaseOpcodesTable_IMPL</dfn></u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/GET_MIMGDimInfoTable_IMPL" data-ref="_M/GET_MIMGDimInfoTable_IMPL">GET_MIMGDimInfoTable_IMPL</dfn></u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/GET_MIMGInfoTable_IMPL" data-ref="_M/GET_MIMGInfoTable_IMPL">GET_MIMGInfoTable_IMPL</dfn></u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/GET_MIMGLZMappingTable_IMPL" data-ref="_M/GET_MIMGLZMappingTable_IMPL">GET_MIMGLZMappingTable_IMPL</dfn></u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/GET_MIMGMIPMappingTable_IMPL" data-ref="_M/GET_MIMGMIPMappingTable_IMPL">GET_MIMGMIPMappingTable_IMPL</dfn></u></td></tr>
<tr><th id="109">109</th><td><u>#include <span class='error' title="&apos;AMDGPUGenSearchableTables.inc&apos; file not found">"AMDGPUGenSearchableTables.inc"</span></u></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><em>int</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU13getMIMGOpcodeEjjjj" title='llvm::AMDGPU::getMIMGOpcode' data-ref="_ZN4llvm6AMDGPU13getMIMGOpcodeEjjjj">getMIMGOpcode</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="11BaseOpcode" title='BaseOpcode' data-type='unsigned int' data-ref="11BaseOpcode">BaseOpcode</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="12MIMGEncoding" title='MIMGEncoding' data-type='unsigned int' data-ref="12MIMGEncoding">MIMGEncoding</dfn>,</td></tr>
<tr><th id="112">112</th><td>                  <em>unsigned</em> <dfn class="local col3 decl" id="13VDataDwords" title='VDataDwords' data-type='unsigned int' data-ref="13VDataDwords">VDataDwords</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="14VAddrDwords" title='VAddrDwords' data-type='unsigned int' data-ref="14VAddrDwords">VAddrDwords</dfn>) {</td></tr>
<tr><th id="113">113</th><td>  <em>const</em> <a class="type" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo" title='llvm::AMDGPU::MIMGInfo' data-ref="llvm::AMDGPU::MIMGInfo">MIMGInfo</a> *<dfn class="local col5 decl" id="15Info" title='Info' data-type='const llvm::AMDGPU::MIMGInfo *' data-ref="15Info">Info</dfn> = getMIMGOpcodeHelper(BaseOpcode, MIMGEncoding,</td></tr>
<tr><th id="114">114</th><td>                                             VDataDwords, VAddrDwords);</td></tr>
<tr><th id="115">115</th><td>  <b>return</b> Info ? Info-&gt;Opcode : -<var>1</var>;</td></tr>
<tr><th id="116">116</th><td>}</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><em>const</em> <a class="type" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo" title='llvm::AMDGPU::MIMGBaseOpcodeInfo' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo">MIMGBaseOpcodeInfo</a> *<dfn class="decl def" id="_ZN4llvm6AMDGPU17getMIMGBaseOpcodeEj" title='llvm::AMDGPU::getMIMGBaseOpcode' data-ref="_ZN4llvm6AMDGPU17getMIMGBaseOpcodeEj">getMIMGBaseOpcode</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="16Opc" title='Opc' data-type='unsigned int' data-ref="16Opc">Opc</dfn>) {</td></tr>
<tr><th id="119">119</th><td>  <em>const</em> <a class="type" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo" title='llvm::AMDGPU::MIMGInfo' data-ref="llvm::AMDGPU::MIMGInfo">MIMGInfo</a> *<dfn class="local col7 decl" id="17Info" title='Info' data-type='const llvm::AMDGPU::MIMGInfo *' data-ref="17Info">Info</dfn> = <a class="ref" href="AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU11getMIMGInfoEj" title='llvm::AMDGPU::getMIMGInfo' data-ref="_ZN4llvm6AMDGPU11getMIMGInfoEj">getMIMGInfo</a>(<a class="local col6 ref" href="#16Opc" title='Opc' data-ref="16Opc">Opc</a>);</td></tr>
<tr><th id="120">120</th><td>  <b>return</b> <a class="local col7 ref" href="#17Info" title='Info' data-ref="17Info">Info</a> ? <a class="ref" href="AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU21getMIMGBaseOpcodeInfoEj" title='llvm::AMDGPU::getMIMGBaseOpcodeInfo' data-ref="_ZN4llvm6AMDGPU21getMIMGBaseOpcodeInfoEj">getMIMGBaseOpcodeInfo</a>(<a class="local col7 ref" href="#17Info" title='Info' data-ref="17Info">Info</a>-&gt;<a class="ref" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::BaseOpcode" title='llvm::AMDGPU::MIMGInfo::BaseOpcode' data-ref="llvm::AMDGPU::MIMGInfo::BaseOpcode">BaseOpcode</a>) : <b>nullptr</b>;</td></tr>
<tr><th id="121">121</th><td>}</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><em>int</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU15getMaskedMIMGOpEjj" title='llvm::AMDGPU::getMaskedMIMGOp' data-ref="_ZN4llvm6AMDGPU15getMaskedMIMGOpEjj">getMaskedMIMGOp</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="18Opc" title='Opc' data-type='unsigned int' data-ref="18Opc">Opc</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="19NewChannels" title='NewChannels' data-type='unsigned int' data-ref="19NewChannels">NewChannels</dfn>) {</td></tr>
<tr><th id="124">124</th><td>  <em>const</em> <a class="type" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo" title='llvm::AMDGPU::MIMGInfo' data-ref="llvm::AMDGPU::MIMGInfo">MIMGInfo</a> *<dfn class="local col0 decl" id="20OrigInfo" title='OrigInfo' data-type='const llvm::AMDGPU::MIMGInfo *' data-ref="20OrigInfo">OrigInfo</dfn> = <a class="ref" href="AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU11getMIMGInfoEj" title='llvm::AMDGPU::getMIMGInfo' data-ref="_ZN4llvm6AMDGPU11getMIMGInfoEj">getMIMGInfo</a>(<a class="local col8 ref" href="#18Opc" title='Opc' data-ref="18Opc">Opc</a>);</td></tr>
<tr><th id="125">125</th><td>  <em>const</em> <a class="type" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo" title='llvm::AMDGPU::MIMGInfo' data-ref="llvm::AMDGPU::MIMGInfo">MIMGInfo</a> *<dfn class="local col1 decl" id="21NewInfo" title='NewInfo' data-type='const llvm::AMDGPU::MIMGInfo *' data-ref="21NewInfo">NewInfo</dfn> =</td></tr>
<tr><th id="126">126</th><td>      getMIMGOpcodeHelper(OrigInfo-&gt;BaseOpcode, OrigInfo-&gt;MIMGEncoding,</td></tr>
<tr><th id="127">127</th><td>                          NewChannels, OrigInfo-&gt;VAddrDwords);</td></tr>
<tr><th id="128">128</th><td>  <b>return</b> <a class="local col1 ref" href="#21NewInfo" title='NewInfo' data-ref="21NewInfo">NewInfo</a> ? <a class="local col1 ref" href="#21NewInfo" title='NewInfo' data-ref="21NewInfo">NewInfo</a>-&gt;<a class="ref" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGInfo::Opcode" title='llvm::AMDGPU::MIMGInfo::Opcode' data-ref="llvm::AMDGPU::MIMGInfo::Opcode">Opcode</a> : -<var>1</var>;</td></tr>
<tr><th id="129">129</th><td>}</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><b>struct</b> <dfn class="type def" id="llvm::AMDGPU::MUBUFInfo" title='llvm::AMDGPU::MUBUFInfo' data-ref="llvm::AMDGPU::MUBUFInfo">MUBUFInfo</dfn> {</td></tr>
<tr><th id="132">132</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="tu decl" id="llvm::AMDGPU::MUBUFInfo::Opcode" title='llvm::AMDGPU::MUBUFInfo::Opcode' data-type='uint16_t' data-ref="llvm::AMDGPU::MUBUFInfo::Opcode">Opcode</dfn>;</td></tr>
<tr><th id="133">133</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="tu decl" id="llvm::AMDGPU::MUBUFInfo::BaseOpcode" title='llvm::AMDGPU::MUBUFInfo::BaseOpcode' data-type='uint16_t' data-ref="llvm::AMDGPU::MUBUFInfo::BaseOpcode">BaseOpcode</dfn>;</td></tr>
<tr><th id="134">134</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="tu decl" id="llvm::AMDGPU::MUBUFInfo::dwords" title='llvm::AMDGPU::MUBUFInfo::dwords' data-type='uint8_t' data-ref="llvm::AMDGPU::MUBUFInfo::dwords">dwords</dfn>;</td></tr>
<tr><th id="135">135</th><td>  <em>bool</em> <dfn class="tu decl" id="llvm::AMDGPU::MUBUFInfo::has_vaddr" title='llvm::AMDGPU::MUBUFInfo::has_vaddr' data-type='bool' data-ref="llvm::AMDGPU::MUBUFInfo::has_vaddr">has_vaddr</dfn>;</td></tr>
<tr><th id="136">136</th><td>  <em>bool</em> <dfn class="tu decl" id="llvm::AMDGPU::MUBUFInfo::has_srsrc" title='llvm::AMDGPU::MUBUFInfo::has_srsrc' data-type='bool' data-ref="llvm::AMDGPU::MUBUFInfo::has_srsrc">has_srsrc</dfn>;</td></tr>
<tr><th id="137">137</th><td>  <em>bool</em> <dfn class="tu decl" id="llvm::AMDGPU::MUBUFInfo::has_soffset" title='llvm::AMDGPU::MUBUFInfo::has_soffset' data-type='bool' data-ref="llvm::AMDGPU::MUBUFInfo::has_soffset">has_soffset</dfn>;</td></tr>
<tr><th id="138">138</th><td>};</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/GET_MUBUFInfoTable_DECL" data-ref="_M/GET_MUBUFInfoTable_DECL">GET_MUBUFInfoTable_DECL</dfn></u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/GET_MUBUFInfoTable_IMPL" data-ref="_M/GET_MUBUFInfoTable_IMPL">GET_MUBUFInfoTable_IMPL</dfn></u></td></tr>
<tr><th id="142">142</th><td><u>#include "AMDGPUGenSearchableTables.inc"</u></td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><em>int</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU18getMUBUFBaseOpcodeEj" title='llvm::AMDGPU::getMUBUFBaseOpcode' data-ref="_ZN4llvm6AMDGPU18getMUBUFBaseOpcodeEj">getMUBUFBaseOpcode</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="22Opc" title='Opc' data-type='unsigned int' data-ref="22Opc">Opc</dfn>) {</td></tr>
<tr><th id="145">145</th><td>  <em>const</em> <a class="type" href="#llvm::AMDGPU::MUBUFInfo" title='llvm::AMDGPU::MUBUFInfo' data-ref="llvm::AMDGPU::MUBUFInfo">MUBUFInfo</a> *<dfn class="local col3 decl" id="23Info" title='Info' data-type='const llvm::AMDGPU::MUBUFInfo *' data-ref="23Info">Info</dfn> = getMUBUFInfoFromOpcode(Opc);</td></tr>
<tr><th id="146">146</th><td>  <b>return</b> <a class="local col3 ref" href="#23Info" title='Info' data-ref="23Info">Info</a> ? <a class="local col3 ref" href="#23Info" title='Info' data-ref="23Info">Info</a>-&gt;<a class="tu ref" href="#llvm::AMDGPU::MUBUFInfo::BaseOpcode" title='llvm::AMDGPU::MUBUFInfo::BaseOpcode' data-use='r' data-ref="llvm::AMDGPU::MUBUFInfo::BaseOpcode">BaseOpcode</a> : -<var>1</var>;</td></tr>
<tr><th id="147">147</th><td>}</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><em>int</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU14getMUBUFOpcodeEjj" title='llvm::AMDGPU::getMUBUFOpcode' data-ref="_ZN4llvm6AMDGPU14getMUBUFOpcodeEjj">getMUBUFOpcode</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="24BaseOpc" title='BaseOpc' data-type='unsigned int' data-ref="24BaseOpc">BaseOpc</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="25Dwords" title='Dwords' data-type='unsigned int' data-ref="25Dwords">Dwords</dfn>) {</td></tr>
<tr><th id="150">150</th><td>  <em>const</em> <a class="type" href="#llvm::AMDGPU::MUBUFInfo" title='llvm::AMDGPU::MUBUFInfo' data-ref="llvm::AMDGPU::MUBUFInfo">MUBUFInfo</a> *<dfn class="local col6 decl" id="26Info" title='Info' data-type='const llvm::AMDGPU::MUBUFInfo *' data-ref="26Info">Info</dfn> = getMUBUFInfoFromBaseOpcodeAndDwords(BaseOpc, Dwords);</td></tr>
<tr><th id="151">151</th><td>  <b>return</b> <a class="local col6 ref" href="#26Info" title='Info' data-ref="26Info">Info</a> ? <a class="local col6 ref" href="#26Info" title='Info' data-ref="26Info">Info</a>-&gt;<a class="tu ref" href="#llvm::AMDGPU::MUBUFInfo::Opcode" title='llvm::AMDGPU::MUBUFInfo::Opcode' data-use='r' data-ref="llvm::AMDGPU::MUBUFInfo::Opcode">Opcode</a> : -<var>1</var>;</td></tr>
<tr><th id="152">152</th><td>}</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><em>int</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU14getMUBUFDwordsEj" title='llvm::AMDGPU::getMUBUFDwords' data-ref="_ZN4llvm6AMDGPU14getMUBUFDwordsEj">getMUBUFDwords</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="27Opc" title='Opc' data-type='unsigned int' data-ref="27Opc">Opc</dfn>) {</td></tr>
<tr><th id="155">155</th><td>  <em>const</em> <a class="type" href="#llvm::AMDGPU::MUBUFInfo" title='llvm::AMDGPU::MUBUFInfo' data-ref="llvm::AMDGPU::MUBUFInfo">MUBUFInfo</a> *<dfn class="local col8 decl" id="28Info" title='Info' data-type='const llvm::AMDGPU::MUBUFInfo *' data-ref="28Info">Info</dfn> = getMUBUFOpcodeHelper(Opc);</td></tr>
<tr><th id="156">156</th><td>  <b>return</b> <a class="local col8 ref" href="#28Info" title='Info' data-ref="28Info">Info</a> ? <a class="local col8 ref" href="#28Info" title='Info' data-ref="28Info">Info</a>-&gt;<a class="tu ref" href="#llvm::AMDGPU::MUBUFInfo::dwords" title='llvm::AMDGPU::MUBUFInfo::dwords' data-use='r' data-ref="llvm::AMDGPU::MUBUFInfo::dwords">dwords</a> : <var>0</var>;</td></tr>
<tr><th id="157">157</th><td>}</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU16getMUBUFHasVAddrEj" title='llvm::AMDGPU::getMUBUFHasVAddr' data-ref="_ZN4llvm6AMDGPU16getMUBUFHasVAddrEj">getMUBUFHasVAddr</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="29Opc" title='Opc' data-type='unsigned int' data-ref="29Opc">Opc</dfn>) {</td></tr>
<tr><th id="160">160</th><td>  <em>const</em> <a class="type" href="#llvm::AMDGPU::MUBUFInfo" title='llvm::AMDGPU::MUBUFInfo' data-ref="llvm::AMDGPU::MUBUFInfo">MUBUFInfo</a> *<dfn class="local col0 decl" id="30Info" title='Info' data-type='const llvm::AMDGPU::MUBUFInfo *' data-ref="30Info">Info</dfn> = getMUBUFOpcodeHelper(Opc);</td></tr>
<tr><th id="161">161</th><td>  <b>return</b> <a class="local col0 ref" href="#30Info" title='Info' data-ref="30Info">Info</a> ? <a class="local col0 ref" href="#30Info" title='Info' data-ref="30Info">Info</a>-&gt;<a class="tu ref" href="#llvm::AMDGPU::MUBUFInfo::has_vaddr" title='llvm::AMDGPU::MUBUFInfo::has_vaddr' data-use='r' data-ref="llvm::AMDGPU::MUBUFInfo::has_vaddr">has_vaddr</a> : <b>false</b>;</td></tr>
<tr><th id="162">162</th><td>}</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU16getMUBUFHasSrsrcEj" title='llvm::AMDGPU::getMUBUFHasSrsrc' data-ref="_ZN4llvm6AMDGPU16getMUBUFHasSrsrcEj">getMUBUFHasSrsrc</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="31Opc" title='Opc' data-type='unsigned int' data-ref="31Opc">Opc</dfn>) {</td></tr>
<tr><th id="165">165</th><td>  <em>const</em> <a class="type" href="#llvm::AMDGPU::MUBUFInfo" title='llvm::AMDGPU::MUBUFInfo' data-ref="llvm::AMDGPU::MUBUFInfo">MUBUFInfo</a> *<dfn class="local col2 decl" id="32Info" title='Info' data-type='const llvm::AMDGPU::MUBUFInfo *' data-ref="32Info">Info</dfn> = getMUBUFOpcodeHelper(Opc);</td></tr>
<tr><th id="166">166</th><td>  <b>return</b> <a class="local col2 ref" href="#32Info" title='Info' data-ref="32Info">Info</a> ? <a class="local col2 ref" href="#32Info" title='Info' data-ref="32Info">Info</a>-&gt;<a class="tu ref" href="#llvm::AMDGPU::MUBUFInfo::has_srsrc" title='llvm::AMDGPU::MUBUFInfo::has_srsrc' data-use='r' data-ref="llvm::AMDGPU::MUBUFInfo::has_srsrc">has_srsrc</a> : <b>false</b>;</td></tr>
<tr><th id="167">167</th><td>}</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU18getMUBUFHasSoffsetEj" title='llvm::AMDGPU::getMUBUFHasSoffset' data-ref="_ZN4llvm6AMDGPU18getMUBUFHasSoffsetEj">getMUBUFHasSoffset</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="33Opc" title='Opc' data-type='unsigned int' data-ref="33Opc">Opc</dfn>) {</td></tr>
<tr><th id="170">170</th><td>  <em>const</em> <a class="type" href="#llvm::AMDGPU::MUBUFInfo" title='llvm::AMDGPU::MUBUFInfo' data-ref="llvm::AMDGPU::MUBUFInfo">MUBUFInfo</a> *<dfn class="local col4 decl" id="34Info" title='Info' data-type='const llvm::AMDGPU::MUBUFInfo *' data-ref="34Info">Info</dfn> = getMUBUFOpcodeHelper(Opc);</td></tr>
<tr><th id="171">171</th><td>  <b>return</b> <a class="local col4 ref" href="#34Info" title='Info' data-ref="34Info">Info</a> ? <a class="local col4 ref" href="#34Info" title='Info' data-ref="34Info">Info</a>-&gt;<a class="tu ref" href="#llvm::AMDGPU::MUBUFInfo::has_soffset" title='llvm::AMDGPU::MUBUFInfo::has_soffset' data-use='r' data-ref="llvm::AMDGPU::MUBUFInfo::has_soffset">has_soffset</a> : <b>false</b>;</td></tr>
<tr><th id="172">172</th><td>}</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><i>// Wrapper for Tablegen'd function.  enum Subtarget is not defined in any</i></td></tr>
<tr><th id="175">175</th><td><i>// header files, so we need to wrap it in a function that takes unsigned</i></td></tr>
<tr><th id="176">176</th><td><i>// instead.</i></td></tr>
<tr><th id="177">177</th><td><em>int</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU11getMCOpcodeEtj" title='llvm::AMDGPU::getMCOpcode' data-ref="_ZN4llvm6AMDGPU11getMCOpcodeEtj">getMCOpcode</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="35Opcode" title='Opcode' data-type='uint16_t' data-ref="35Opcode">Opcode</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="36Gen" title='Gen' data-type='unsigned int' data-ref="36Gen">Gen</dfn>) {</td></tr>
<tr><th id="178">178</th><td>  <b>return</b> getMCOpcodeGen(Opcode, <b>static_cast</b>&lt;Subtarget&gt;(Gen));</td></tr>
<tr><th id="179">179</th><td>}</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><b>namespace</b> <span class="namespace">IsaInfo</span> {</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><em>void</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU7IsaInfo16streamIsaVersionEPKNS_15MCSubtargetInfoERNS_11raw_ostreamE" title='llvm::AMDGPU::IsaInfo::streamIsaVersion' data-ref="_ZN4llvm6AMDGPU7IsaInfo16streamIsaVersionEPKNS_15MCSubtargetInfoERNS_11raw_ostreamE">streamIsaVersion</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col7 decl" id="37STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="37STI">STI</dfn>, <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col8 decl" id="38Stream" title='Stream' data-type='llvm::raw_ostream &amp;' data-ref="38Stream">Stream</dfn>) {</td></tr>
<tr><th id="184">184</th><td>  <em>auto</em> <dfn class="local col9 decl" id="39TargetTriple" title='TargetTriple' data-type='llvm::Triple' data-ref="39TargetTriple">TargetTriple</dfn> = <a class="ref fake" href="../../../../include/llvm/ADT/Triple.h.html#43" title='llvm::Triple::Triple' data-ref="_ZN4llvm6TripleC1ERKS0_"></a><a class="local col7 ref" href="#37STI" title='STI' data-ref="37STI">STI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo15getTargetTripleEv" title='llvm::MCSubtargetInfo::getTargetTriple' data-ref="_ZNK4llvm15MCSubtargetInfo15getTargetTripleEv">getTargetTriple</a>();</td></tr>
<tr><th id="185">185</th><td>  <em>auto</em> <dfn class="local col0 decl" id="40Version" title='Version' data-type='llvm::AMDGPU::IsaVersion' data-ref="40Version">Version</dfn> = <a class="ref" href="../../../../include/llvm/Support/TargetParser.h.html#_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE" title='llvm::AMDGPU::getIsaVersion' data-ref="_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE">getIsaVersion</a>(<a class="local col7 ref" href="#37STI" title='STI' data-ref="37STI">STI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo6getCPUEv" title='llvm::MCSubtargetInfo::getCPU' data-ref="_ZNK4llvm15MCSubtargetInfo6getCPUEv">getCPU</a>());</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td>  <a class="local col8 ref" href="#38Stream" title='Stream' data-ref="38Stream">Stream</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col9 ref" href="#39TargetTriple" title='TargetTriple' data-ref="39TargetTriple">TargetTriple</a>.<a class="ref" href="../../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple11getArchNameEv" title='llvm::Triple::getArchName' data-ref="_ZNK4llvm6Triple11getArchNameEv">getArchName</a>() <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'-'</kbd></td></tr>
<tr><th id="188">188</th><td>         <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col9 ref" href="#39TargetTriple" title='TargetTriple' data-ref="39TargetTriple">TargetTriple</a>.<a class="ref" href="../../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple13getVendorNameEv" title='llvm::Triple::getVendorName' data-ref="_ZNK4llvm6Triple13getVendorNameEv">getVendorName</a>() <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'-'</kbd></td></tr>
<tr><th id="189">189</th><td>         <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col9 ref" href="#39TargetTriple" title='TargetTriple' data-ref="39TargetTriple">TargetTriple</a>.<a class="ref" href="../../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple9getOSNameEv" title='llvm::Triple::getOSName' data-ref="_ZNK4llvm6Triple9getOSNameEv">getOSName</a>() <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'-'</kbd></td></tr>
<tr><th id="190">190</th><td>         <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col9 ref" href="#39TargetTriple" title='TargetTriple' data-ref="39TargetTriple">TargetTriple</a>.<a class="ref" href="../../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple18getEnvironmentNameEv" title='llvm::Triple::getEnvironmentName' data-ref="_ZNK4llvm6Triple18getEnvironmentNameEv">getEnvironmentName</a>() <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'-'</kbd></td></tr>
<tr><th id="191">191</th><td>         <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"gfx"</q></td></tr>
<tr><th id="192">192</th><td>         <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#40Version" title='Version' data-ref="40Version">Version</a>.<a class="ref" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major">Major</a></td></tr>
<tr><th id="193">193</th><td>         <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#40Version" title='Version' data-ref="40Version">Version</a>.<a class="ref" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Minor" title='llvm::AMDGPU::IsaVersion::Minor' data-ref="llvm::AMDGPU::IsaVersion::Minor">Minor</a></td></tr>
<tr><th id="194">194</th><td>         <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#40Version" title='Version' data-ref="40Version">Version</a>.<a class="ref" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Stepping" title='llvm::AMDGPU::IsaVersion::Stepping' data-ref="llvm::AMDGPU::IsaVersion::Stepping">Stepping</a>;</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>  <b>if</b> (<a class="ref" href="#_ZN4llvm6AMDGPU8hasXNACKERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::hasXNACK' data-ref="_ZN4llvm6AMDGPU8hasXNACKERKNS_15MCSubtargetInfoE">hasXNACK</a>(*<a class="local col7 ref" href="#37STI" title='STI' data-ref="37STI">STI</a>))</td></tr>
<tr><th id="197">197</th><td>    <a class="local col8 ref" href="#38Stream" title='Stream' data-ref="38Stream">Stream</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"+xnack"</q>;</td></tr>
<tr><th id="198">198</th><td>  <b>if</b> (<a class="ref" href="#_ZN4llvm6AMDGPU10hasSRAMECCERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::hasSRAMECC' data-ref="_ZN4llvm6AMDGPU10hasSRAMECCERKNS_15MCSubtargetInfoE">hasSRAMECC</a>(*<a class="local col7 ref" href="#37STI" title='STI' data-ref="37STI">STI</a>))</td></tr>
<tr><th id="199">199</th><td>    <a class="local col8 ref" href="#38Stream" title='Stream' data-ref="38Stream">Stream</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"+sram-ecc"</q>;</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td>  <a class="local col8 ref" href="#38Stream" title='Stream' data-ref="38Stream">Stream</a>.<a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostream5flushEv" title='llvm::raw_ostream::flush' data-ref="_ZN4llvm11raw_ostream5flushEv">flush</a>();</td></tr>
<tr><th id="202">202</th><td>}</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU7IsaInfo15hasCodeObjectV3EPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::hasCodeObjectV3' data-ref="_ZN4llvm6AMDGPU7IsaInfo15hasCodeObjectV3EPKNS_15MCSubtargetInfoE">hasCodeObjectV3</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col1 decl" id="41STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="41STI">STI</dfn>) {</td></tr>
<tr><th id="205">205</th><td>  <b>return</b> STI-&gt;getTargetTriple().getOS() == Triple::AMDHSA &amp;&amp;</td></tr>
<tr><th id="206">206</th><td>             STI-&gt;getFeatureBits().test(FeatureCodeObjectV3);</td></tr>
<tr><th id="207">207</th><td>}</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU7IsaInfo16getWavefrontSizeEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getWavefrontSize' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getWavefrontSizeEPKNS_15MCSubtargetInfoE">getWavefrontSize</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col2 decl" id="42STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="42STI">STI</dfn>) {</td></tr>
<tr><th id="210">210</th><td>  <b>if</b> (STI-&gt;getFeatureBits().test(FeatureWavefrontSize16))</td></tr>
<tr><th id="211">211</th><td>    <b>return</b> <var>16</var>;</td></tr>
<tr><th id="212">212</th><td>  <b>if</b> (STI-&gt;getFeatureBits().test(FeatureWavefrontSize32))</td></tr>
<tr><th id="213">213</th><td>    <b>return</b> <var>32</var>;</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>  <b>return</b> <var>64</var>;</td></tr>
<tr><th id="216">216</th><td>}</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU7IsaInfo18getLocalMemorySizeEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getLocalMemorySize' data-ref="_ZN4llvm6AMDGPU7IsaInfo18getLocalMemorySizeEPKNS_15MCSubtargetInfoE">getLocalMemorySize</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col3 decl" id="43STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="43STI">STI</dfn>) {</td></tr>
<tr><th id="219">219</th><td>  <b>if</b> (STI-&gt;getFeatureBits().test(FeatureLocalMemorySize32768))</td></tr>
<tr><th id="220">220</th><td>    <b>return</b> <var>32768</var>;</td></tr>
<tr><th id="221">221</th><td>  <b>if</b> (STI-&gt;getFeatureBits().test(FeatureLocalMemorySize65536))</td></tr>
<tr><th id="222">222</th><td>    <b>return</b> <var>65536</var>;</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="225">225</th><td>}</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU7IsaInfo11getEUsPerCUEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getEUsPerCU' data-ref="_ZN4llvm6AMDGPU7IsaInfo11getEUsPerCUEPKNS_15MCSubtargetInfoE">getEUsPerCU</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col4 decl" id="44STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="44STI">STI</dfn>) {</td></tr>
<tr><th id="228">228</th><td>  <b>return</b> <var>4</var>;</td></tr>
<tr><th id="229">229</th><td>}</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU7IsaInfo21getMaxWorkGroupsPerCUEPKNS_15MCSubtargetInfoEj" title='llvm::AMDGPU::IsaInfo::getMaxWorkGroupsPerCU' data-ref="_ZN4llvm6AMDGPU7IsaInfo21getMaxWorkGroupsPerCUEPKNS_15MCSubtargetInfoEj">getMaxWorkGroupsPerCU</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col5 decl" id="45STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="45STI">STI</dfn>,</td></tr>
<tr><th id="232">232</th><td>                               <em>unsigned</em> <dfn class="local col6 decl" id="46FlatWorkGroupSize" title='FlatWorkGroupSize' data-type='unsigned int' data-ref="46FlatWorkGroupSize">FlatWorkGroupSize</dfn>) {</td></tr>
<tr><th id="233">233</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (FlatWorkGroupSize != 0) ? void (0) : __assert_fail (&quot;FlatWorkGroupSize != 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp&quot;, 233, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#46FlatWorkGroupSize" title='FlatWorkGroupSize' data-ref="46FlatWorkGroupSize">FlatWorkGroupSize</a> != <var>0</var>);</td></tr>
<tr><th id="234">234</th><td>  <b>if</b> (<a class="local col5 ref" href="#45STI" title='STI' data-ref="45STI">STI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo15getTargetTripleEv" title='llvm::MCSubtargetInfo::getTargetTriple' data-ref="_ZNK4llvm15MCSubtargetInfo15getTargetTripleEv">getTargetTriple</a>().<a class="ref" href="../../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple7getArchEv" title='llvm::Triple::getArch' data-ref="_ZNK4llvm6Triple7getArchEv">getArch</a>() != <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a>::<a class="enum" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple::ArchType::amdgcn" title='llvm::Triple::ArchType::amdgcn' data-ref="llvm::Triple::ArchType::amdgcn">amdgcn</a>)</td></tr>
<tr><th id="235">235</th><td>    <b>return</b> <var>8</var>;</td></tr>
<tr><th id="236">236</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="47N" title='N' data-type='unsigned int' data-ref="47N">N</dfn> = <a class="ref" href="#_ZN4llvm6AMDGPU7IsaInfo20getWavesPerWorkGroupEPKNS_15MCSubtargetInfoEj" title='llvm::AMDGPU::IsaInfo::getWavesPerWorkGroup' data-ref="_ZN4llvm6AMDGPU7IsaInfo20getWavesPerWorkGroupEPKNS_15MCSubtargetInfoEj">getWavesPerWorkGroup</a>(<a class="local col5 ref" href="#45STI" title='STI' data-ref="45STI">STI</a>, <a class="local col6 ref" href="#46FlatWorkGroupSize" title='FlatWorkGroupSize' data-ref="46FlatWorkGroupSize">FlatWorkGroupSize</a>);</td></tr>
<tr><th id="237">237</th><td>  <b>if</b> (<a class="local col7 ref" href="#47N" title='N' data-ref="47N">N</a> == <var>1</var>)</td></tr>
<tr><th id="238">238</th><td>    <b>return</b> <var>40</var>;</td></tr>
<tr><th id="239">239</th><td>  <a class="local col7 ref" href="#47N" title='N' data-ref="47N">N</a> = <var>40</var> / <a class="local col7 ref" href="#47N" title='N' data-ref="47N">N</a>;</td></tr>
<tr><th id="240">240</th><td>  <b>return</b> std::min(N, <var>16u</var>);</td></tr>
<tr><th id="241">241</th><td>}</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU7IsaInfo16getMaxWavesPerCUEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getMaxWavesPerCU' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getMaxWavesPerCUEPKNS_15MCSubtargetInfoE">getMaxWavesPerCU</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col8 decl" id="48STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="48STI">STI</dfn>) {</td></tr>
<tr><th id="244">244</th><td>  <b>return</b> <a class="ref" href="#_ZN4llvm6AMDGPU7IsaInfo16getMaxWavesPerEUEv" title='llvm::AMDGPU::IsaInfo::getMaxWavesPerEU' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getMaxWavesPerEUEv">getMaxWavesPerEU</a>() * <a class="ref" href="#_ZN4llvm6AMDGPU7IsaInfo11getEUsPerCUEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getEUsPerCU' data-ref="_ZN4llvm6AMDGPU7IsaInfo11getEUsPerCUEPKNS_15MCSubtargetInfoE">getEUsPerCU</a>(<a class="local col8 ref" href="#48STI" title='STI' data-ref="48STI">STI</a>);</td></tr>
<tr><th id="245">245</th><td>}</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU7IsaInfo16getMaxWavesPerCUEPKNS_15MCSubtargetInfoEj" title='llvm::AMDGPU::IsaInfo::getMaxWavesPerCU' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getMaxWavesPerCUEPKNS_15MCSubtargetInfoEj">getMaxWavesPerCU</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col9 decl" id="49STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="49STI">STI</dfn>,</td></tr>
<tr><th id="248">248</th><td>                          <em>unsigned</em> <dfn class="local col0 decl" id="50FlatWorkGroupSize" title='FlatWorkGroupSize' data-type='unsigned int' data-ref="50FlatWorkGroupSize">FlatWorkGroupSize</dfn>) {</td></tr>
<tr><th id="249">249</th><td>  <b>return</b> <a class="ref" href="#_ZN4llvm6AMDGPU7IsaInfo20getWavesPerWorkGroupEPKNS_15MCSubtargetInfoEj" title='llvm::AMDGPU::IsaInfo::getWavesPerWorkGroup' data-ref="_ZN4llvm6AMDGPU7IsaInfo20getWavesPerWorkGroupEPKNS_15MCSubtargetInfoEj">getWavesPerWorkGroup</a>(<a class="local col9 ref" href="#49STI" title='STI' data-ref="49STI">STI</a>, <a class="local col0 ref" href="#50FlatWorkGroupSize" title='FlatWorkGroupSize' data-ref="50FlatWorkGroupSize">FlatWorkGroupSize</a>);</td></tr>
<tr><th id="250">250</th><td>}</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU7IsaInfo16getMinWavesPerEUEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getMinWavesPerEU' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getMinWavesPerEUEPKNS_15MCSubtargetInfoE">getMinWavesPerEU</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col1 decl" id="51STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="51STI">STI</dfn>) {</td></tr>
<tr><th id="253">253</th><td>  <b>return</b> <var>1</var>;</td></tr>
<tr><th id="254">254</th><td>}</td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU7IsaInfo16getMaxWavesPerEUEv" title='llvm::AMDGPU::IsaInfo::getMaxWavesPerEU' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getMaxWavesPerEUEv">getMaxWavesPerEU</dfn>() {</td></tr>
<tr><th id="257">257</th><td>  <i>// FIXME: Need to take scratch memory into account.</i></td></tr>
<tr><th id="258">258</th><td>  <b>return</b> <var>10</var>;</td></tr>
<tr><th id="259">259</th><td>}</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU7IsaInfo16getMaxWavesPerEUEPKNS_15MCSubtargetInfoEj" title='llvm::AMDGPU::IsaInfo::getMaxWavesPerEU' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getMaxWavesPerEUEPKNS_15MCSubtargetInfoEj">getMaxWavesPerEU</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col2 decl" id="52STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="52STI">STI</dfn>,</td></tr>
<tr><th id="262">262</th><td>                          <em>unsigned</em> <dfn class="local col3 decl" id="53FlatWorkGroupSize" title='FlatWorkGroupSize' data-type='unsigned int' data-ref="53FlatWorkGroupSize">FlatWorkGroupSize</dfn>) {</td></tr>
<tr><th id="263">263</th><td>  <b>return</b> <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7alignToEmmm" title='llvm::alignTo' data-ref="_ZN4llvm7alignToEmmm">alignTo</a>(<a class="ref" href="#_ZN4llvm6AMDGPU7IsaInfo16getMaxWavesPerCUEPKNS_15MCSubtargetInfoEj" title='llvm::AMDGPU::IsaInfo::getMaxWavesPerCU' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getMaxWavesPerCUEPKNS_15MCSubtargetInfoEj">getMaxWavesPerCU</a>(<a class="local col2 ref" href="#52STI" title='STI' data-ref="52STI">STI</a>, <a class="local col3 ref" href="#53FlatWorkGroupSize" title='FlatWorkGroupSize' data-ref="53FlatWorkGroupSize">FlatWorkGroupSize</a>),</td></tr>
<tr><th id="264">264</th><td>                 <a class="ref" href="#_ZN4llvm6AMDGPU7IsaInfo11getEUsPerCUEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getEUsPerCU' data-ref="_ZN4llvm6AMDGPU7IsaInfo11getEUsPerCUEPKNS_15MCSubtargetInfoE">getEUsPerCU</a>(<a class="local col2 ref" href="#52STI" title='STI' data-ref="52STI">STI</a>)) / <a class="ref" href="#_ZN4llvm6AMDGPU7IsaInfo11getEUsPerCUEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getEUsPerCU' data-ref="_ZN4llvm6AMDGPU7IsaInfo11getEUsPerCUEPKNS_15MCSubtargetInfoE">getEUsPerCU</a>(<a class="local col2 ref" href="#52STI" title='STI' data-ref="52STI">STI</a>);</td></tr>
<tr><th id="265">265</th><td>}</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU7IsaInfo23getMinFlatWorkGroupSizeEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getMinFlatWorkGroupSize' data-ref="_ZN4llvm6AMDGPU7IsaInfo23getMinFlatWorkGroupSizeEPKNS_15MCSubtargetInfoE">getMinFlatWorkGroupSize</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col4 decl" id="54STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="54STI">STI</dfn>) {</td></tr>
<tr><th id="268">268</th><td>  <b>return</b> <var>1</var>;</td></tr>
<tr><th id="269">269</th><td>}</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU7IsaInfo23getMaxFlatWorkGroupSizeEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getMaxFlatWorkGroupSize' data-ref="_ZN4llvm6AMDGPU7IsaInfo23getMaxFlatWorkGroupSizeEPKNS_15MCSubtargetInfoE">getMaxFlatWorkGroupSize</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col5 decl" id="55STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="55STI">STI</dfn>) {</td></tr>
<tr><th id="272">272</th><td>  <b>return</b> <var>2048</var>;</td></tr>
<tr><th id="273">273</th><td>}</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU7IsaInfo20getWavesPerWorkGroupEPKNS_15MCSubtargetInfoEj" title='llvm::AMDGPU::IsaInfo::getWavesPerWorkGroup' data-ref="_ZN4llvm6AMDGPU7IsaInfo20getWavesPerWorkGroupEPKNS_15MCSubtargetInfoEj">getWavesPerWorkGroup</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col6 decl" id="56STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="56STI">STI</dfn>,</td></tr>
<tr><th id="276">276</th><td>                              <em>unsigned</em> <dfn class="local col7 decl" id="57FlatWorkGroupSize" title='FlatWorkGroupSize' data-type='unsigned int' data-ref="57FlatWorkGroupSize">FlatWorkGroupSize</dfn>) {</td></tr>
<tr><th id="277">277</th><td>  <b>return</b> <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7alignToEmmm" title='llvm::alignTo' data-ref="_ZN4llvm7alignToEmmm">alignTo</a>(<a class="local col7 ref" href="#57FlatWorkGroupSize" title='FlatWorkGroupSize' data-ref="57FlatWorkGroupSize">FlatWorkGroupSize</a>, <a class="ref" href="#_ZN4llvm6AMDGPU7IsaInfo16getWavefrontSizeEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getWavefrontSize' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getWavefrontSizeEPKNS_15MCSubtargetInfoE">getWavefrontSize</a>(<a class="local col6 ref" href="#56STI" title='STI' data-ref="56STI">STI</a>)) /</td></tr>
<tr><th id="278">278</th><td>                 <a class="ref" href="#_ZN4llvm6AMDGPU7IsaInfo16getWavefrontSizeEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getWavefrontSize' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getWavefrontSizeEPKNS_15MCSubtargetInfoE">getWavefrontSize</a>(<a class="local col6 ref" href="#56STI" title='STI' data-ref="56STI">STI</a>);</td></tr>
<tr><th id="279">279</th><td>}</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU7IsaInfo19getSGPRAllocGranuleEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getSGPRAllocGranule' data-ref="_ZN4llvm6AMDGPU7IsaInfo19getSGPRAllocGranuleEPKNS_15MCSubtargetInfoE">getSGPRAllocGranule</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col8 decl" id="58STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="58STI">STI</dfn>) {</td></tr>
<tr><th id="282">282</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion">IsaVersion</a> <dfn class="local col9 decl" id="59Version" title='Version' data-type='llvm::AMDGPU::IsaVersion' data-ref="59Version">Version</dfn> = <a class="ref" href="../../../../include/llvm/Support/TargetParser.h.html#_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE" title='llvm::AMDGPU::getIsaVersion' data-ref="_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE">getIsaVersion</a>(<a class="local col8 ref" href="#58STI" title='STI' data-ref="58STI">STI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo6getCPUEv" title='llvm::MCSubtargetInfo::getCPU' data-ref="_ZNK4llvm15MCSubtargetInfo6getCPUEv">getCPU</a>());</td></tr>
<tr><th id="283">283</th><td>  <b>if</b> (<a class="local col9 ref" href="#59Version" title='Version' data-ref="59Version">Version</a>.<a class="ref" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major">Major</a> &gt;= <var>10</var>)</td></tr>
<tr><th id="284">284</th><td>    <b>return</b> <a class="ref" href="#_ZN4llvm6AMDGPU7IsaInfo22getAddressableNumSGPRsEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getAddressableNumSGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo22getAddressableNumSGPRsEPKNS_15MCSubtargetInfoE">getAddressableNumSGPRs</a>(<a class="local col8 ref" href="#58STI" title='STI' data-ref="58STI">STI</a>);</td></tr>
<tr><th id="285">285</th><td>  <b>if</b> (<a class="local col9 ref" href="#59Version" title='Version' data-ref="59Version">Version</a>.<a class="ref" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major">Major</a> &gt;= <var>8</var>)</td></tr>
<tr><th id="286">286</th><td>    <b>return</b> <var>16</var>;</td></tr>
<tr><th id="287">287</th><td>  <b>return</b> <var>8</var>;</td></tr>
<tr><th id="288">288</th><td>}</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU7IsaInfo22getSGPREncodingGranuleEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getSGPREncodingGranule' data-ref="_ZN4llvm6AMDGPU7IsaInfo22getSGPREncodingGranuleEPKNS_15MCSubtargetInfoE">getSGPREncodingGranule</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col0 decl" id="60STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="60STI">STI</dfn>) {</td></tr>
<tr><th id="291">291</th><td>  <b>return</b> <var>8</var>;</td></tr>
<tr><th id="292">292</th><td>}</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU7IsaInfo16getTotalNumSGPRsEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getTotalNumSGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getTotalNumSGPRsEPKNS_15MCSubtargetInfoE">getTotalNumSGPRs</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col1 decl" id="61STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="61STI">STI</dfn>) {</td></tr>
<tr><th id="295">295</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion">IsaVersion</a> <dfn class="local col2 decl" id="62Version" title='Version' data-type='llvm::AMDGPU::IsaVersion' data-ref="62Version">Version</dfn> = <a class="ref" href="../../../../include/llvm/Support/TargetParser.h.html#_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE" title='llvm::AMDGPU::getIsaVersion' data-ref="_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE">getIsaVersion</a>(<a class="local col1 ref" href="#61STI" title='STI' data-ref="61STI">STI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo6getCPUEv" title='llvm::MCSubtargetInfo::getCPU' data-ref="_ZNK4llvm15MCSubtargetInfo6getCPUEv">getCPU</a>());</td></tr>
<tr><th id="296">296</th><td>  <b>if</b> (<a class="local col2 ref" href="#62Version" title='Version' data-ref="62Version">Version</a>.<a class="ref" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major">Major</a> &gt;= <var>8</var>)</td></tr>
<tr><th id="297">297</th><td>    <b>return</b> <var>800</var>;</td></tr>
<tr><th id="298">298</th><td>  <b>return</b> <var>512</var>;</td></tr>
<tr><th id="299">299</th><td>}</td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU7IsaInfo22getAddressableNumSGPRsEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getAddressableNumSGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo22getAddressableNumSGPRsEPKNS_15MCSubtargetInfoE">getAddressableNumSGPRs</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col3 decl" id="63STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="63STI">STI</dfn>) {</td></tr>
<tr><th id="302">302</th><td>  <b>if</b> (STI-&gt;getFeatureBits().test(FeatureSGPRInitBug))</td></tr>
<tr><th id="303">303</th><td>    <b>return</b> <a class="enum" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::IsaInfo::FIXED_NUM_SGPRS_FOR_INIT_BUG" title='llvm::AMDGPU::IsaInfo::FIXED_NUM_SGPRS_FOR_INIT_BUG' data-ref="llvm::AMDGPU::IsaInfo::FIXED_NUM_SGPRS_FOR_INIT_BUG">FIXED_NUM_SGPRS_FOR_INIT_BUG</a>;</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion">IsaVersion</a> <dfn class="local col4 decl" id="64Version" title='Version' data-type='llvm::AMDGPU::IsaVersion' data-ref="64Version">Version</dfn> = <a class="ref" href="../../../../include/llvm/Support/TargetParser.h.html#_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE" title='llvm::AMDGPU::getIsaVersion' data-ref="_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE">getIsaVersion</a>(<a class="local col3 ref" href="#63STI" title='STI' data-ref="63STI">STI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo6getCPUEv" title='llvm::MCSubtargetInfo::getCPU' data-ref="_ZNK4llvm15MCSubtargetInfo6getCPUEv">getCPU</a>());</td></tr>
<tr><th id="306">306</th><td>  <b>if</b> (<a class="local col4 ref" href="#64Version" title='Version' data-ref="64Version">Version</a>.<a class="ref" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major">Major</a> &gt;= <var>10</var>)</td></tr>
<tr><th id="307">307</th><td>    <b>return</b> <var>106</var>;</td></tr>
<tr><th id="308">308</th><td>  <b>if</b> (<a class="local col4 ref" href="#64Version" title='Version' data-ref="64Version">Version</a>.<a class="ref" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major">Major</a> &gt;= <var>8</var>)</td></tr>
<tr><th id="309">309</th><td>    <b>return</b> <var>102</var>;</td></tr>
<tr><th id="310">310</th><td>  <b>return</b> <var>104</var>;</td></tr>
<tr><th id="311">311</th><td>}</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU7IsaInfo14getMinNumSGPRsEPKNS_15MCSubtargetInfoEj" title='llvm::AMDGPU::IsaInfo::getMinNumSGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo14getMinNumSGPRsEPKNS_15MCSubtargetInfoEj">getMinNumSGPRs</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col5 decl" id="65STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="65STI">STI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="66WavesPerEU" title='WavesPerEU' data-type='unsigned int' data-ref="66WavesPerEU">WavesPerEU</dfn>) {</td></tr>
<tr><th id="314">314</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (WavesPerEU != 0) ? void (0) : __assert_fail (&quot;WavesPerEU != 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp&quot;, 314, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#66WavesPerEU" title='WavesPerEU' data-ref="66WavesPerEU">WavesPerEU</a> != <var>0</var>);</td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion">IsaVersion</a> <dfn class="local col7 decl" id="67Version" title='Version' data-type='llvm::AMDGPU::IsaVersion' data-ref="67Version">Version</dfn> = <a class="ref" href="../../../../include/llvm/Support/TargetParser.h.html#_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE" title='llvm::AMDGPU::getIsaVersion' data-ref="_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE">getIsaVersion</a>(<a class="local col5 ref" href="#65STI" title='STI' data-ref="65STI">STI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo6getCPUEv" title='llvm::MCSubtargetInfo::getCPU' data-ref="_ZNK4llvm15MCSubtargetInfo6getCPUEv">getCPU</a>());</td></tr>
<tr><th id="317">317</th><td>  <b>if</b> (<a class="local col7 ref" href="#67Version" title='Version' data-ref="67Version">Version</a>.<a class="ref" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major">Major</a> &gt;= <var>10</var>)</td></tr>
<tr><th id="318">318</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td>  <b>if</b> (<a class="local col6 ref" href="#66WavesPerEU" title='WavesPerEU' data-ref="66WavesPerEU">WavesPerEU</a> &gt;= <a class="ref" href="#_ZN4llvm6AMDGPU7IsaInfo16getMaxWavesPerEUEv" title='llvm::AMDGPU::IsaInfo::getMaxWavesPerEU' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getMaxWavesPerEUEv">getMaxWavesPerEU</a>())</td></tr>
<tr><th id="321">321</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="68MinNumSGPRs" title='MinNumSGPRs' data-type='unsigned int' data-ref="68MinNumSGPRs">MinNumSGPRs</dfn> = <a class="ref" href="#_ZN4llvm6AMDGPU7IsaInfo16getTotalNumSGPRsEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getTotalNumSGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getTotalNumSGPRsEPKNS_15MCSubtargetInfoE">getTotalNumSGPRs</a>(<a class="local col5 ref" href="#65STI" title='STI' data-ref="65STI">STI</a>) / (<a class="local col6 ref" href="#66WavesPerEU" title='WavesPerEU' data-ref="66WavesPerEU">WavesPerEU</a> + <var>1</var>);</td></tr>
<tr><th id="324">324</th><td>  <b>if</b> (STI-&gt;getFeatureBits().test(FeatureTrapHandler))</td></tr>
<tr><th id="325">325</th><td>    MinNumSGPRs -= std::min(MinNumSGPRs, (<em>unsigned</em>)TRAP_NUM_SGPRS);</td></tr>
<tr><th id="326">326</th><td>  <a class="local col8 ref" href="#68MinNumSGPRs" title='MinNumSGPRs' data-ref="68MinNumSGPRs">MinNumSGPRs</a> = <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm9alignDownEmmm" title='llvm::alignDown' data-ref="_ZN4llvm9alignDownEmmm">alignDown</a>(<a class="local col8 ref" href="#68MinNumSGPRs" title='MinNumSGPRs' data-ref="68MinNumSGPRs">MinNumSGPRs</a>, <a class="ref" href="#_ZN4llvm6AMDGPU7IsaInfo19getSGPRAllocGranuleEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getSGPRAllocGranule' data-ref="_ZN4llvm6AMDGPU7IsaInfo19getSGPRAllocGranuleEPKNS_15MCSubtargetInfoE">getSGPRAllocGranule</a>(<a class="local col5 ref" href="#65STI" title='STI' data-ref="65STI">STI</a>)) + <var>1</var>;</td></tr>
<tr><th id="327">327</th><td>  <b>return</b> std::min(MinNumSGPRs, getAddressableNumSGPRs(STI));</td></tr>
<tr><th id="328">328</th><td>}</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU7IsaInfo14getMaxNumSGPRsEPKNS_15MCSubtargetInfoEjb" title='llvm::AMDGPU::IsaInfo::getMaxNumSGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo14getMaxNumSGPRsEPKNS_15MCSubtargetInfoEjb">getMaxNumSGPRs</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col9 decl" id="69STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="69STI">STI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="70WavesPerEU" title='WavesPerEU' data-type='unsigned int' data-ref="70WavesPerEU">WavesPerEU</dfn>,</td></tr>
<tr><th id="331">331</th><td>                        <em>bool</em> <dfn class="local col1 decl" id="71Addressable" title='Addressable' data-type='bool' data-ref="71Addressable">Addressable</dfn>) {</td></tr>
<tr><th id="332">332</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (WavesPerEU != 0) ? void (0) : __assert_fail (&quot;WavesPerEU != 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp&quot;, 332, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#70WavesPerEU" title='WavesPerEU' data-ref="70WavesPerEU">WavesPerEU</a> != <var>0</var>);</td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="72AddressableNumSGPRs" title='AddressableNumSGPRs' data-type='unsigned int' data-ref="72AddressableNumSGPRs">AddressableNumSGPRs</dfn> = <a class="ref" href="#_ZN4llvm6AMDGPU7IsaInfo22getAddressableNumSGPRsEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getAddressableNumSGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo22getAddressableNumSGPRsEPKNS_15MCSubtargetInfoE">getAddressableNumSGPRs</a>(<a class="local col9 ref" href="#69STI" title='STI' data-ref="69STI">STI</a>);</td></tr>
<tr><th id="335">335</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion">IsaVersion</a> <dfn class="local col3 decl" id="73Version" title='Version' data-type='llvm::AMDGPU::IsaVersion' data-ref="73Version">Version</dfn> = <a class="ref" href="../../../../include/llvm/Support/TargetParser.h.html#_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE" title='llvm::AMDGPU::getIsaVersion' data-ref="_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE">getIsaVersion</a>(<a class="local col9 ref" href="#69STI" title='STI' data-ref="69STI">STI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo6getCPUEv" title='llvm::MCSubtargetInfo::getCPU' data-ref="_ZNK4llvm15MCSubtargetInfo6getCPUEv">getCPU</a>());</td></tr>
<tr><th id="336">336</th><td>  <b>if</b> (<a class="local col3 ref" href="#73Version" title='Version' data-ref="73Version">Version</a>.<a class="ref" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major">Major</a> &gt;= <var>10</var>)</td></tr>
<tr><th id="337">337</th><td>    <b>return</b> <a class="local col1 ref" href="#71Addressable" title='Addressable' data-ref="71Addressable">Addressable</a> ? <a class="local col2 ref" href="#72AddressableNumSGPRs" title='AddressableNumSGPRs' data-ref="72AddressableNumSGPRs">AddressableNumSGPRs</a> : <var>108</var>;</td></tr>
<tr><th id="338">338</th><td>  <b>if</b> (<a class="local col3 ref" href="#73Version" title='Version' data-ref="73Version">Version</a>.<a class="ref" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major">Major</a> &gt;= <var>8</var> &amp;&amp; !<a class="local col1 ref" href="#71Addressable" title='Addressable' data-ref="71Addressable">Addressable</a>)</td></tr>
<tr><th id="339">339</th><td>    <a class="local col2 ref" href="#72AddressableNumSGPRs" title='AddressableNumSGPRs' data-ref="72AddressableNumSGPRs">AddressableNumSGPRs</a> = <var>112</var>;</td></tr>
<tr><th id="340">340</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="74MaxNumSGPRs" title='MaxNumSGPRs' data-type='unsigned int' data-ref="74MaxNumSGPRs">MaxNumSGPRs</dfn> = <a class="ref" href="#_ZN4llvm6AMDGPU7IsaInfo16getTotalNumSGPRsEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getTotalNumSGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getTotalNumSGPRsEPKNS_15MCSubtargetInfoE">getTotalNumSGPRs</a>(<a class="local col9 ref" href="#69STI" title='STI' data-ref="69STI">STI</a>) / <a class="local col0 ref" href="#70WavesPerEU" title='WavesPerEU' data-ref="70WavesPerEU">WavesPerEU</a>;</td></tr>
<tr><th id="341">341</th><td>  <b>if</b> (STI-&gt;getFeatureBits().test(FeatureTrapHandler))</td></tr>
<tr><th id="342">342</th><td>    MaxNumSGPRs -= std::min(MaxNumSGPRs, (<em>unsigned</em>)TRAP_NUM_SGPRS);</td></tr>
<tr><th id="343">343</th><td>  <a class="local col4 ref" href="#74MaxNumSGPRs" title='MaxNumSGPRs' data-ref="74MaxNumSGPRs">MaxNumSGPRs</a> = <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm9alignDownEmmm" title='llvm::alignDown' data-ref="_ZN4llvm9alignDownEmmm">alignDown</a>(<a class="local col4 ref" href="#74MaxNumSGPRs" title='MaxNumSGPRs' data-ref="74MaxNumSGPRs">MaxNumSGPRs</a>, <a class="ref" href="#_ZN4llvm6AMDGPU7IsaInfo19getSGPRAllocGranuleEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getSGPRAllocGranule' data-ref="_ZN4llvm6AMDGPU7IsaInfo19getSGPRAllocGranuleEPKNS_15MCSubtargetInfoE">getSGPRAllocGranule</a>(<a class="local col9 ref" href="#69STI" title='STI' data-ref="69STI">STI</a>));</td></tr>
<tr><th id="344">344</th><td>  <b>return</b> std::min(MaxNumSGPRs, AddressableNumSGPRs);</td></tr>
<tr><th id="345">345</th><td>}</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU7IsaInfo16getNumExtraSGPRsEPKNS_15MCSubtargetInfoEbbb" title='llvm::AMDGPU::IsaInfo::getNumExtraSGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getNumExtraSGPRsEPKNS_15MCSubtargetInfoEbbb">getNumExtraSGPRs</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col5 decl" id="75STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="75STI">STI</dfn>, <em>bool</em> <dfn class="local col6 decl" id="76VCCUsed" title='VCCUsed' data-type='bool' data-ref="76VCCUsed">VCCUsed</dfn>,</td></tr>
<tr><th id="348">348</th><td>                          <em>bool</em> <dfn class="local col7 decl" id="77FlatScrUsed" title='FlatScrUsed' data-type='bool' data-ref="77FlatScrUsed">FlatScrUsed</dfn>, <em>bool</em> <dfn class="local col8 decl" id="78XNACKUsed" title='XNACKUsed' data-type='bool' data-ref="78XNACKUsed">XNACKUsed</dfn>) {</td></tr>
<tr><th id="349">349</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="79ExtraSGPRs" title='ExtraSGPRs' data-type='unsigned int' data-ref="79ExtraSGPRs">ExtraSGPRs</dfn> = <var>0</var>;</td></tr>
<tr><th id="350">350</th><td>  <b>if</b> (<a class="local col6 ref" href="#76VCCUsed" title='VCCUsed' data-ref="76VCCUsed">VCCUsed</a>)</td></tr>
<tr><th id="351">351</th><td>    <a class="local col9 ref" href="#79ExtraSGPRs" title='ExtraSGPRs' data-ref="79ExtraSGPRs">ExtraSGPRs</a> = <var>2</var>;</td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion">IsaVersion</a> <dfn class="local col0 decl" id="80Version" title='Version' data-type='llvm::AMDGPU::IsaVersion' data-ref="80Version">Version</dfn> = <a class="ref" href="../../../../include/llvm/Support/TargetParser.h.html#_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE" title='llvm::AMDGPU::getIsaVersion' data-ref="_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE">getIsaVersion</a>(<a class="local col5 ref" href="#75STI" title='STI' data-ref="75STI">STI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo6getCPUEv" title='llvm::MCSubtargetInfo::getCPU' data-ref="_ZNK4llvm15MCSubtargetInfo6getCPUEv">getCPU</a>());</td></tr>
<tr><th id="354">354</th><td>  <b>if</b> (<a class="local col0 ref" href="#80Version" title='Version' data-ref="80Version">Version</a>.<a class="ref" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major">Major</a> &gt;= <var>10</var>)</td></tr>
<tr><th id="355">355</th><td>    <b>return</b> <a class="local col9 ref" href="#79ExtraSGPRs" title='ExtraSGPRs' data-ref="79ExtraSGPRs">ExtraSGPRs</a>;</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td>  <b>if</b> (<a class="local col0 ref" href="#80Version" title='Version' data-ref="80Version">Version</a>.<a class="ref" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major">Major</a> &lt; <var>8</var>) {</td></tr>
<tr><th id="358">358</th><td>    <b>if</b> (<a class="local col7 ref" href="#77FlatScrUsed" title='FlatScrUsed' data-ref="77FlatScrUsed">FlatScrUsed</a>)</td></tr>
<tr><th id="359">359</th><td>      <a class="local col9 ref" href="#79ExtraSGPRs" title='ExtraSGPRs' data-ref="79ExtraSGPRs">ExtraSGPRs</a> = <var>4</var>;</td></tr>
<tr><th id="360">360</th><td>  } <b>else</b> {</td></tr>
<tr><th id="361">361</th><td>    <b>if</b> (<a class="local col8 ref" href="#78XNACKUsed" title='XNACKUsed' data-ref="78XNACKUsed">XNACKUsed</a>)</td></tr>
<tr><th id="362">362</th><td>      <a class="local col9 ref" href="#79ExtraSGPRs" title='ExtraSGPRs' data-ref="79ExtraSGPRs">ExtraSGPRs</a> = <var>4</var>;</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td>    <b>if</b> (<a class="local col7 ref" href="#77FlatScrUsed" title='FlatScrUsed' data-ref="77FlatScrUsed">FlatScrUsed</a>)</td></tr>
<tr><th id="365">365</th><td>      <a class="local col9 ref" href="#79ExtraSGPRs" title='ExtraSGPRs' data-ref="79ExtraSGPRs">ExtraSGPRs</a> = <var>6</var>;</td></tr>
<tr><th id="366">366</th><td>  }</td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td>  <b>return</b> <a class="local col9 ref" href="#79ExtraSGPRs" title='ExtraSGPRs' data-ref="79ExtraSGPRs">ExtraSGPRs</a>;</td></tr>
<tr><th id="369">369</th><td>}</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU7IsaInfo16getNumExtraSGPRsEPKNS_15MCSubtargetInfoEbb" title='llvm::AMDGPU::IsaInfo::getNumExtraSGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getNumExtraSGPRsEPKNS_15MCSubtargetInfoEbb">getNumExtraSGPRs</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col1 decl" id="81STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="81STI">STI</dfn>, <em>bool</em> <dfn class="local col2 decl" id="82VCCUsed" title='VCCUsed' data-type='bool' data-ref="82VCCUsed">VCCUsed</dfn>,</td></tr>
<tr><th id="372">372</th><td>                          <em>bool</em> <dfn class="local col3 decl" id="83FlatScrUsed" title='FlatScrUsed' data-type='bool' data-ref="83FlatScrUsed">FlatScrUsed</dfn>) {</td></tr>
<tr><th id="373">373</th><td>  <b>return</b> getNumExtraSGPRs(STI, VCCUsed, FlatScrUsed,</td></tr>
<tr><th id="374">374</th><td>                          STI-&gt;getFeatureBits().test(AMDGPU::FeatureXNACK));</td></tr>
<tr><th id="375">375</th><td>}</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU7IsaInfo16getNumSGPRBlocksEPKNS_15MCSubtargetInfoEj" title='llvm::AMDGPU::IsaInfo::getNumSGPRBlocks' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getNumSGPRBlocksEPKNS_15MCSubtargetInfoEj">getNumSGPRBlocks</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col4 decl" id="84STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="84STI">STI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="85NumSGPRs" title='NumSGPRs' data-type='unsigned int' data-ref="85NumSGPRs">NumSGPRs</dfn>) {</td></tr>
<tr><th id="378">378</th><td>  NumSGPRs = alignTo(std::max(<var>1u</var>, NumSGPRs), getSGPREncodingGranule(STI));</td></tr>
<tr><th id="379">379</th><td>  <i>// SGPRBlocks is actual number of SGPR blocks minus 1.</i></td></tr>
<tr><th id="380">380</th><td>  <b>return</b> <a class="local col5 ref" href="#85NumSGPRs" title='NumSGPRs' data-ref="85NumSGPRs">NumSGPRs</a> / <a class="ref" href="#_ZN4llvm6AMDGPU7IsaInfo22getSGPREncodingGranuleEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getSGPREncodingGranule' data-ref="_ZN4llvm6AMDGPU7IsaInfo22getSGPREncodingGranuleEPKNS_15MCSubtargetInfoE">getSGPREncodingGranule</a>(<a class="local col4 ref" href="#84STI" title='STI' data-ref="84STI">STI</a>) - <var>1</var>;</td></tr>
<tr><th id="381">381</th><td>}</td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU7IsaInfo19getVGPRAllocGranuleEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getVGPRAllocGranule' data-ref="_ZN4llvm6AMDGPU7IsaInfo19getVGPRAllocGranuleEPKNS_15MCSubtargetInfoE">getVGPRAllocGranule</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col6 decl" id="86STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="86STI">STI</dfn>) {</td></tr>
<tr><th id="384">384</th><td>  <b>return</b> <var>4</var>;</td></tr>
<tr><th id="385">385</th><td>}</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU7IsaInfo22getVGPREncodingGranuleEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getVGPREncodingGranule' data-ref="_ZN4llvm6AMDGPU7IsaInfo22getVGPREncodingGranuleEPKNS_15MCSubtargetInfoE">getVGPREncodingGranule</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col7 decl" id="87STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="87STI">STI</dfn>) {</td></tr>
<tr><th id="388">388</th><td>  <b>return</b> <a class="ref" href="#_ZN4llvm6AMDGPU7IsaInfo19getVGPRAllocGranuleEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getVGPRAllocGranule' data-ref="_ZN4llvm6AMDGPU7IsaInfo19getVGPRAllocGranuleEPKNS_15MCSubtargetInfoE">getVGPRAllocGranule</a>(<a class="local col7 ref" href="#87STI" title='STI' data-ref="87STI">STI</a>);</td></tr>
<tr><th id="389">389</th><td>}</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU7IsaInfo16getTotalNumVGPRsEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getTotalNumVGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getTotalNumVGPRsEPKNS_15MCSubtargetInfoE">getTotalNumVGPRs</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col8 decl" id="88STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="88STI">STI</dfn>) {</td></tr>
<tr><th id="392">392</th><td>  <b>return</b> <var>256</var>;</td></tr>
<tr><th id="393">393</th><td>}</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU7IsaInfo22getAddressableNumVGPRsEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getAddressableNumVGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo22getAddressableNumVGPRsEPKNS_15MCSubtargetInfoE">getAddressableNumVGPRs</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col9 decl" id="89STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="89STI">STI</dfn>) {</td></tr>
<tr><th id="396">396</th><td>  <b>return</b> <a class="ref" href="#_ZN4llvm6AMDGPU7IsaInfo16getTotalNumVGPRsEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getTotalNumVGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getTotalNumVGPRsEPKNS_15MCSubtargetInfoE">getTotalNumVGPRs</a>(<a class="local col9 ref" href="#89STI" title='STI' data-ref="89STI">STI</a>);</td></tr>
<tr><th id="397">397</th><td>}</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU7IsaInfo14getMinNumVGPRsEPKNS_15MCSubtargetInfoEj" title='llvm::AMDGPU::IsaInfo::getMinNumVGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo14getMinNumVGPRsEPKNS_15MCSubtargetInfoEj">getMinNumVGPRs</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col0 decl" id="90STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="90STI">STI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="91WavesPerEU" title='WavesPerEU' data-type='unsigned int' data-ref="91WavesPerEU">WavesPerEU</dfn>) {</td></tr>
<tr><th id="400">400</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (WavesPerEU != 0) ? void (0) : __assert_fail (&quot;WavesPerEU != 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp&quot;, 400, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#91WavesPerEU" title='WavesPerEU' data-ref="91WavesPerEU">WavesPerEU</a> != <var>0</var>);</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td>  <b>if</b> (<a class="local col1 ref" href="#91WavesPerEU" title='WavesPerEU' data-ref="91WavesPerEU">WavesPerEU</a> &gt;= <a class="ref" href="#_ZN4llvm6AMDGPU7IsaInfo16getMaxWavesPerEUEv" title='llvm::AMDGPU::IsaInfo::getMaxWavesPerEU' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getMaxWavesPerEUEv">getMaxWavesPerEU</a>())</td></tr>
<tr><th id="403">403</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="404">404</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="92MinNumVGPRs" title='MinNumVGPRs' data-type='unsigned int' data-ref="92MinNumVGPRs">MinNumVGPRs</dfn> =</td></tr>
<tr><th id="405">405</th><td>      <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm9alignDownEmmm" title='llvm::alignDown' data-ref="_ZN4llvm9alignDownEmmm">alignDown</a>(<a class="ref" href="#_ZN4llvm6AMDGPU7IsaInfo16getTotalNumVGPRsEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getTotalNumVGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getTotalNumVGPRsEPKNS_15MCSubtargetInfoE">getTotalNumVGPRs</a>(<a class="local col0 ref" href="#90STI" title='STI' data-ref="90STI">STI</a>) / (<a class="local col1 ref" href="#91WavesPerEU" title='WavesPerEU' data-ref="91WavesPerEU">WavesPerEU</a> + <var>1</var>),</td></tr>
<tr><th id="406">406</th><td>                <a class="ref" href="#_ZN4llvm6AMDGPU7IsaInfo19getVGPRAllocGranuleEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getVGPRAllocGranule' data-ref="_ZN4llvm6AMDGPU7IsaInfo19getVGPRAllocGranuleEPKNS_15MCSubtargetInfoE">getVGPRAllocGranule</a>(<a class="local col0 ref" href="#90STI" title='STI' data-ref="90STI">STI</a>)) + <var>1</var>;</td></tr>
<tr><th id="407">407</th><td>  <b>return</b> std::min(MinNumVGPRs, getAddressableNumVGPRs(STI));</td></tr>
<tr><th id="408">408</th><td>}</td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU7IsaInfo14getMaxNumVGPRsEPKNS_15MCSubtargetInfoEj" title='llvm::AMDGPU::IsaInfo::getMaxNumVGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo14getMaxNumVGPRsEPKNS_15MCSubtargetInfoEj">getMaxNumVGPRs</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col3 decl" id="93STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="93STI">STI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="94WavesPerEU" title='WavesPerEU' data-type='unsigned int' data-ref="94WavesPerEU">WavesPerEU</dfn>) {</td></tr>
<tr><th id="411">411</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (WavesPerEU != 0) ? void (0) : __assert_fail (&quot;WavesPerEU != 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp&quot;, 411, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#94WavesPerEU" title='WavesPerEU' data-ref="94WavesPerEU">WavesPerEU</a> != <var>0</var>);</td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="95MaxNumVGPRs" title='MaxNumVGPRs' data-type='unsigned int' data-ref="95MaxNumVGPRs">MaxNumVGPRs</dfn> = <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm9alignDownEmmm" title='llvm::alignDown' data-ref="_ZN4llvm9alignDownEmmm">alignDown</a>(<a class="ref" href="#_ZN4llvm6AMDGPU7IsaInfo16getTotalNumVGPRsEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getTotalNumVGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getTotalNumVGPRsEPKNS_15MCSubtargetInfoE">getTotalNumVGPRs</a>(<a class="local col3 ref" href="#93STI" title='STI' data-ref="93STI">STI</a>) / <a class="local col4 ref" href="#94WavesPerEU" title='WavesPerEU' data-ref="94WavesPerEU">WavesPerEU</a>,</td></tr>
<tr><th id="414">414</th><td>                                   <a class="ref" href="#_ZN4llvm6AMDGPU7IsaInfo19getVGPRAllocGranuleEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getVGPRAllocGranule' data-ref="_ZN4llvm6AMDGPU7IsaInfo19getVGPRAllocGranuleEPKNS_15MCSubtargetInfoE">getVGPRAllocGranule</a>(<a class="local col3 ref" href="#93STI" title='STI' data-ref="93STI">STI</a>));</td></tr>
<tr><th id="415">415</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="96AddressableNumVGPRs" title='AddressableNumVGPRs' data-type='unsigned int' data-ref="96AddressableNumVGPRs">AddressableNumVGPRs</dfn> = <a class="ref" href="#_ZN4llvm6AMDGPU7IsaInfo22getAddressableNumVGPRsEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getAddressableNumVGPRs' data-ref="_ZN4llvm6AMDGPU7IsaInfo22getAddressableNumVGPRsEPKNS_15MCSubtargetInfoE">getAddressableNumVGPRs</a>(<a class="local col3 ref" href="#93STI" title='STI' data-ref="93STI">STI</a>);</td></tr>
<tr><th id="416">416</th><td>  <b>return</b> std::min(MaxNumVGPRs, AddressableNumVGPRs);</td></tr>
<tr><th id="417">417</th><td>}</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU7IsaInfo16getNumVGPRBlocksEPKNS_15MCSubtargetInfoEj" title='llvm::AMDGPU::IsaInfo::getNumVGPRBlocks' data-ref="_ZN4llvm6AMDGPU7IsaInfo16getNumVGPRBlocksEPKNS_15MCSubtargetInfoEj">getNumVGPRBlocks</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col7 decl" id="97STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="97STI">STI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="98NumVGPRs" title='NumVGPRs' data-type='unsigned int' data-ref="98NumVGPRs">NumVGPRs</dfn>) {</td></tr>
<tr><th id="420">420</th><td>  NumVGPRs = alignTo(std::max(<var>1u</var>, NumVGPRs), getVGPREncodingGranule(STI));</td></tr>
<tr><th id="421">421</th><td>  <i>// VGPRBlocks is actual number of VGPR blocks minus 1.</i></td></tr>
<tr><th id="422">422</th><td>  <b>return</b> <a class="local col8 ref" href="#98NumVGPRs" title='NumVGPRs' data-ref="98NumVGPRs">NumVGPRs</a> / <a class="ref" href="#_ZN4llvm6AMDGPU7IsaInfo22getVGPREncodingGranuleEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::IsaInfo::getVGPREncodingGranule' data-ref="_ZN4llvm6AMDGPU7IsaInfo22getVGPREncodingGranuleEPKNS_15MCSubtargetInfoE">getVGPREncodingGranule</a>(<a class="local col7 ref" href="#97STI" title='STI' data-ref="97STI">STI</a>) - <var>1</var>;</td></tr>
<tr><th id="423">423</th><td>}</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td>} <i>// end namespace IsaInfo</i></td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td><em>void</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU25initDefaultAMDKernelCodeTER17amd_kernel_code_sPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::initDefaultAMDKernelCodeT' data-ref="_ZN4llvm6AMDGPU25initDefaultAMDKernelCodeTER17amd_kernel_code_sPKNS_15MCSubtargetInfoE">initDefaultAMDKernelCodeT</dfn>(<a class="typedef" href="../AMDKernelCodeT.h.html#amd_kernel_code_t" title='amd_kernel_code_t' data-type='struct amd_kernel_code_s' data-ref="amd_kernel_code_t">amd_kernel_code_t</a> &amp;<dfn class="local col9 decl" id="99Header" title='Header' data-type='amd_kernel_code_t &amp;' data-ref="99Header">Header</dfn>,</td></tr>
<tr><th id="428">428</th><td>                               <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col0 decl" id="100STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="100STI">STI</dfn>) {</td></tr>
<tr><th id="429">429</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion">IsaVersion</a> <dfn class="local col1 decl" id="101Version" title='Version' data-type='llvm::AMDGPU::IsaVersion' data-ref="101Version">Version</dfn> = <a class="ref" href="../../../../include/llvm/Support/TargetParser.h.html#_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE" title='llvm::AMDGPU::getIsaVersion' data-ref="_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE">getIsaVersion</a>(<a class="local col0 ref" href="#100STI" title='STI' data-ref="100STI">STI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo6getCPUEv" title='llvm::MCSubtargetInfo::getCPU' data-ref="_ZNK4llvm15MCSubtargetInfo6getCPUEv">getCPU</a>());</td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td>  <a class="ref" href="../../../../../../include/string.h.html#memset" title='memset' data-ref="memset">memset</a>(&amp;<a class="local col9 ref" href="#99Header" title='Header' data-ref="99Header">Header</a>, <var>0</var>, <b>sizeof</b>(<a class="local col9 ref" href="#99Header" title='Header' data-ref="99Header">Header</a>));</td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td>  <a class="local col9 ref" href="#99Header" title='Header' data-ref="99Header">Header</a>.<a class="ref" href="../AMDKernelCodeT.h.html#amd_kernel_code_s::amd_kernel_code_version_major" title='amd_kernel_code_s::amd_kernel_code_version_major' data-ref="amd_kernel_code_s::amd_kernel_code_version_major">amd_kernel_code_version_major</a> = <var>1</var>;</td></tr>
<tr><th id="434">434</th><td>  <a class="local col9 ref" href="#99Header" title='Header' data-ref="99Header">Header</a>.<a class="ref" href="../AMDKernelCodeT.h.html#amd_kernel_code_s::amd_kernel_code_version_minor" title='amd_kernel_code_s::amd_kernel_code_version_minor' data-ref="amd_kernel_code_s::amd_kernel_code_version_minor">amd_kernel_code_version_minor</a> = <var>2</var>;</td></tr>
<tr><th id="435">435</th><td>  <a class="local col9 ref" href="#99Header" title='Header' data-ref="99Header">Header</a>.<a class="ref" href="../AMDKernelCodeT.h.html#amd_kernel_code_s::amd_machine_kind" title='amd_kernel_code_s::amd_machine_kind' data-ref="amd_kernel_code_s::amd_machine_kind">amd_machine_kind</a> = <var>1</var>; <i>// AMD_MACHINE_KIND_AMDGPU</i></td></tr>
<tr><th id="436">436</th><td>  <a class="local col9 ref" href="#99Header" title='Header' data-ref="99Header">Header</a>.<a class="ref" href="../AMDKernelCodeT.h.html#amd_kernel_code_s::amd_machine_version_major" title='amd_kernel_code_s::amd_machine_version_major' data-ref="amd_kernel_code_s::amd_machine_version_major">amd_machine_version_major</a> = <a class="local col1 ref" href="#101Version" title='Version' data-ref="101Version">Version</a>.<a class="ref" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major">Major</a>;</td></tr>
<tr><th id="437">437</th><td>  <a class="local col9 ref" href="#99Header" title='Header' data-ref="99Header">Header</a>.<a class="ref" href="../AMDKernelCodeT.h.html#amd_kernel_code_s::amd_machine_version_minor" title='amd_kernel_code_s::amd_machine_version_minor' data-ref="amd_kernel_code_s::amd_machine_version_minor">amd_machine_version_minor</a> = <a class="local col1 ref" href="#101Version" title='Version' data-ref="101Version">Version</a>.<a class="ref" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Minor" title='llvm::AMDGPU::IsaVersion::Minor' data-ref="llvm::AMDGPU::IsaVersion::Minor">Minor</a>;</td></tr>
<tr><th id="438">438</th><td>  <a class="local col9 ref" href="#99Header" title='Header' data-ref="99Header">Header</a>.<a class="ref" href="../AMDKernelCodeT.h.html#amd_kernel_code_s::amd_machine_version_stepping" title='amd_kernel_code_s::amd_machine_version_stepping' data-ref="amd_kernel_code_s::amd_machine_version_stepping">amd_machine_version_stepping</a> = <a class="local col1 ref" href="#101Version" title='Version' data-ref="101Version">Version</a>.<a class="ref" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Stepping" title='llvm::AMDGPU::IsaVersion::Stepping' data-ref="llvm::AMDGPU::IsaVersion::Stepping">Stepping</a>;</td></tr>
<tr><th id="439">439</th><td>  <a class="local col9 ref" href="#99Header" title='Header' data-ref="99Header">Header</a>.<a class="ref" href="../AMDKernelCodeT.h.html#amd_kernel_code_s::kernel_code_entry_byte_offset" title='amd_kernel_code_s::kernel_code_entry_byte_offset' data-ref="amd_kernel_code_s::kernel_code_entry_byte_offset">kernel_code_entry_byte_offset</a> = <b>sizeof</b>(<a class="local col9 ref" href="#99Header" title='Header' data-ref="99Header">Header</a>);</td></tr>
<tr><th id="440">440</th><td>  <i>// wavefront_size is specified as a power of 2: 2^6 = 64 threads.</i></td></tr>
<tr><th id="441">441</th><td>  <a class="local col9 ref" href="#99Header" title='Header' data-ref="99Header">Header</a>.<a class="ref" href="../AMDKernelCodeT.h.html#amd_kernel_code_s::wavefront_size" title='amd_kernel_code_s::wavefront_size' data-ref="amd_kernel_code_s::wavefront_size">wavefront_size</a> = <var>6</var>;</td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td>  <i>// If the code object does not support indirect functions, then the value must</i></td></tr>
<tr><th id="444">444</th><td><i>  // be 0xffffffff.</i></td></tr>
<tr><th id="445">445</th><td>  <a class="local col9 ref" href="#99Header" title='Header' data-ref="99Header">Header</a>.<a class="ref" href="../AMDKernelCodeT.h.html#amd_kernel_code_s::call_convention" title='amd_kernel_code_s::call_convention' data-ref="amd_kernel_code_s::call_convention">call_convention</a> = -<var>1</var>;</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td>  <i>// These alignment values are specified in powers of two, so alignment =</i></td></tr>
<tr><th id="448">448</th><td><i>  // 2^n.  The minimum alignment is 2^4 = 16.</i></td></tr>
<tr><th id="449">449</th><td>  <a class="local col9 ref" href="#99Header" title='Header' data-ref="99Header">Header</a>.<a class="ref" href="../AMDKernelCodeT.h.html#amd_kernel_code_s::kernarg_segment_alignment" title='amd_kernel_code_s::kernarg_segment_alignment' data-ref="amd_kernel_code_s::kernarg_segment_alignment">kernarg_segment_alignment</a> = <var>4</var>;</td></tr>
<tr><th id="450">450</th><td>  <a class="local col9 ref" href="#99Header" title='Header' data-ref="99Header">Header</a>.<a class="ref" href="../AMDKernelCodeT.h.html#amd_kernel_code_s::group_segment_alignment" title='amd_kernel_code_s::group_segment_alignment' data-ref="amd_kernel_code_s::group_segment_alignment">group_segment_alignment</a> = <var>4</var>;</td></tr>
<tr><th id="451">451</th><td>  <a class="local col9 ref" href="#99Header" title='Header' data-ref="99Header">Header</a>.<a class="ref" href="../AMDKernelCodeT.h.html#amd_kernel_code_s::private_segment_alignment" title='amd_kernel_code_s::private_segment_alignment' data-ref="amd_kernel_code_s::private_segment_alignment">private_segment_alignment</a> = <var>4</var>;</td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td>  <b>if</b> (<a class="local col1 ref" href="#101Version" title='Version' data-ref="101Version">Version</a>.<a class="ref" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major">Major</a> &gt;= <var>10</var>) {</td></tr>
<tr><th id="454">454</th><td>    Header.compute_pgm_resource_registers |=</td></tr>
<tr><th id="455">455</th><td>      <a class="macro" href="../SIDefines.h.html#558" title="(((STI-&gt;getFeatureBits().test(FeatureCuMode) ? 0 : 1) &amp; 0x1) &lt;&lt; 29)" data-ref="_M/S_00B848_WGP_MODE">S_00B848_WGP_MODE</a>(STI-&gt;getFeatureBits().test(FeatureCuMode) ? <var>0</var> : <var>1</var>) |</td></tr>
<tr><th id="456">456</th><td>      <a class="macro" href="../SIDefines.h.html#561" title="(((1) &amp; 0x1) &lt;&lt; 30)" data-ref="_M/S_00B848_MEM_ORDERED">S_00B848_MEM_ORDERED</a>(<var>1</var>);</td></tr>
<tr><th id="457">457</th><td>  }</td></tr>
<tr><th id="458">458</th><td>}</td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td><span class="namespace">amdhsa::</span><a class="type" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#llvm::amdhsa::kernel_descriptor_t" title='llvm::amdhsa::kernel_descriptor_t' data-ref="llvm::amdhsa::kernel_descriptor_t">kernel_descriptor_t</a> <dfn class="decl def" id="_ZN4llvm6AMDGPU32getDefaultAmdhsaKernelDescriptorEPKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::getDefaultAmdhsaKernelDescriptor' data-ref="_ZN4llvm6AMDGPU32getDefaultAmdhsaKernelDescriptorEPKNS_15MCSubtargetInfoE">getDefaultAmdhsaKernelDescriptor</dfn>(</td></tr>
<tr><th id="461">461</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="local col2 decl" id="102STI" title='STI' data-type='const llvm::MCSubtargetInfo *' data-ref="102STI">STI</dfn>) {</td></tr>
<tr><th id="462">462</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion">IsaVersion</a> <dfn class="local col3 decl" id="103Version" title='Version' data-type='llvm::AMDGPU::IsaVersion' data-ref="103Version">Version</dfn> = <a class="ref" href="../../../../include/llvm/Support/TargetParser.h.html#_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE" title='llvm::AMDGPU::getIsaVersion' data-ref="_ZN4llvm6AMDGPU13getIsaVersionENS_9StringRefE">getIsaVersion</a>(<a class="local col2 ref" href="#102STI" title='STI' data-ref="102STI">STI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo6getCPUEv" title='llvm::MCSubtargetInfo::getCPU' data-ref="_ZNK4llvm15MCSubtargetInfo6getCPUEv">getCPU</a>());</td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td>  <span class="namespace">amdhsa::</span><a class="type" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#llvm::amdhsa::kernel_descriptor_t" title='llvm::amdhsa::kernel_descriptor_t' data-ref="llvm::amdhsa::kernel_descriptor_t">kernel_descriptor_t</a> <a class="ref fake" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#151" title='llvm::amdhsa::kernel_descriptor_t::kernel_descriptor_t' data-ref="_ZN4llvm6amdhsa19kernel_descriptor_tC1Ev"></a><dfn class="local col4 decl" id="104KD" title='KD' data-type='amdhsa::kernel_descriptor_t' data-ref="104KD">KD</dfn>;</td></tr>
<tr><th id="465">465</th><td>  <a class="ref" href="../../../../../../include/string.h.html#memset" title='memset' data-ref="memset">memset</a>(&amp;<a class="local col4 ref" href="#104KD" title='KD' data-ref="104KD">KD</a>, <var>0</var>, <b>sizeof</b>(<a class="local col4 ref" href="#104KD" title='KD' data-ref="104KD">KD</a>));</td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td>  <a class="macro" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#42" title="KD.compute_pgm_rsrc1 &amp;= ~amdhsa::COMPUTE_PGM_RSRC1_FLOAT_DENORM_MODE_16_64; KD.compute_pgm_rsrc1 |= ((amdhsa::FLOAT_DENORM_MODE_FLUSH_NONE &lt;&lt; amdhsa::COMPUTE_PGM_RSRC1_FLOAT_DENORM_MODE_16_64_SHIFT) &amp; amdhsa::COMPUTE_PGM_RSRC1_FLOAT_DENORM_MODE_16_64)" data-ref="_M/AMDHSA_BITS_SET">AMDHSA_BITS_SET</a>(<a class="local col4 ref" href="#104KD" title='KD' data-ref="104KD">KD</a>.<a class="ref" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc1" title='llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc1' data-ref="llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc1">compute_pgm_rsrc1</a>,</td></tr>
<tr><th id="468">468</th><td>                  amdhsa::<a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#84" title='llvm::amdhsa::COMPUTE_PGM_RSRC1_FLOAT_DENORM_MODE_16_64' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC1_FLOAT_DENORM_MODE_16_64">COMPUTE_PGM_RSRC1_FLOAT_DENORM_MODE_16_64</a>,</td></tr>
<tr><th id="469">469</th><td>                  amdhsa::<a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#llvm::amdhsa::FLOAT_DENORM_MODE_FLUSH_NONE" title='llvm::amdhsa::FLOAT_DENORM_MODE_FLUSH_NONE' data-ref="llvm::amdhsa::FLOAT_DENORM_MODE_FLUSH_NONE">FLOAT_DENORM_MODE_FLUSH_NONE</a>);</td></tr>
<tr><th id="470">470</th><td>  <a class="macro" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#42" title="KD.compute_pgm_rsrc1 &amp;= ~amdhsa::COMPUTE_PGM_RSRC1_ENABLE_DX10_CLAMP; KD.compute_pgm_rsrc1 |= ((1 &lt;&lt; amdhsa::COMPUTE_PGM_RSRC1_ENABLE_DX10_CLAMP_SHIFT) &amp; amdhsa::COMPUTE_PGM_RSRC1_ENABLE_DX10_CLAMP)" data-ref="_M/AMDHSA_BITS_SET">AMDHSA_BITS_SET</a>(<a class="local col4 ref" href="#104KD" title='KD' data-ref="104KD">KD</a>.<a class="ref" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc1" title='llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc1' data-ref="llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc1">compute_pgm_rsrc1</a>,</td></tr>
<tr><th id="471">471</th><td>                  amdhsa::<a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#86" title='llvm::amdhsa::COMPUTE_PGM_RSRC1_ENABLE_DX10_CLAMP' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC1_ENABLE_DX10_CLAMP">COMPUTE_PGM_RSRC1_ENABLE_DX10_CLAMP</a>, <var>1</var>);</td></tr>
<tr><th id="472">472</th><td>  <a class="macro" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#42" title="KD.compute_pgm_rsrc1 &amp;= ~amdhsa::COMPUTE_PGM_RSRC1_ENABLE_IEEE_MODE; KD.compute_pgm_rsrc1 |= ((1 &lt;&lt; amdhsa::COMPUTE_PGM_RSRC1_ENABLE_IEEE_MODE_SHIFT) &amp; amdhsa::COMPUTE_PGM_RSRC1_ENABLE_IEEE_MODE)" data-ref="_M/AMDHSA_BITS_SET">AMDHSA_BITS_SET</a>(<a class="local col4 ref" href="#104KD" title='KD' data-ref="104KD">KD</a>.<a class="ref" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc1" title='llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc1' data-ref="llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc1">compute_pgm_rsrc1</a>,</td></tr>
<tr><th id="473">473</th><td>                  amdhsa::<a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#88" title='llvm::amdhsa::COMPUTE_PGM_RSRC1_ENABLE_IEEE_MODE' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC1_ENABLE_IEEE_MODE">COMPUTE_PGM_RSRC1_ENABLE_IEEE_MODE</a>, <var>1</var>);</td></tr>
<tr><th id="474">474</th><td>  <a class="macro" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#42" title="KD.compute_pgm_rsrc2 &amp;= ~amdhsa::COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_X; KD.compute_pgm_rsrc2 |= ((1 &lt;&lt; amdhsa::COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_X_SHIFT) &amp; amdhsa::COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_X)" data-ref="_M/AMDHSA_BITS_SET">AMDHSA_BITS_SET</a>(<a class="local col4 ref" href="#104KD" title='KD' data-ref="104KD">KD</a>.<a class="ref" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc2" title='llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc2' data-ref="llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc2">compute_pgm_rsrc2</a>,</td></tr>
<tr><th id="475">475</th><td>                  amdhsa::<a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#106" title='llvm::amdhsa::COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_X' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_X">COMPUTE_PGM_RSRC2_ENABLE_SGPR_WORKGROUP_ID_X</a>, <var>1</var>);</td></tr>
<tr><th id="476">476</th><td>  <b>if</b> (<a class="local col3 ref" href="#103Version" title='Version' data-ref="103Version">Version</a>.<a class="ref" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major">Major</a> &gt;= <var>10</var>) {</td></tr>
<tr><th id="477">477</th><td>    <a class="macro" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#42" title="KD.compute_pgm_rsrc1 &amp;= ~amdhsa::COMPUTE_PGM_RSRC1_WGP_MODE; KD.compute_pgm_rsrc1 |= ((STI-&gt;getFeatureBits().test(FeatureCuMode) ? 0 : 1 &lt;&lt; amdhsa::COMPUTE_PGM_RSRC1_WGP_MODE_SHIFT) &amp; amdhsa::COMPUTE_PGM_RSRC1_WGP_MODE)" data-ref="_M/AMDHSA_BITS_SET">AMDHSA_BITS_SET</a>(<a class="local col4 ref" href="#104KD" title='KD' data-ref="104KD">KD</a>.<a class="ref" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc1" title='llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc1' data-ref="llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc1">compute_pgm_rsrc1</a>,</td></tr>
<tr><th id="478">478</th><td>                    amdhsa::<a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#93" title='llvm::amdhsa::COMPUTE_PGM_RSRC1_WGP_MODE' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC1_WGP_MODE">COMPUTE_PGM_RSRC1_WGP_MODE</a>,</td></tr>
<tr><th id="479">479</th><td>                    STI-&gt;getFeatureBits().test(FeatureCuMode) ? <var>0</var> : <var>1</var>);</td></tr>
<tr><th id="480">480</th><td>    <a class="macro" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#42" title="KD.compute_pgm_rsrc1 &amp;= ~amdhsa::COMPUTE_PGM_RSRC1_MEM_ORDERED; KD.compute_pgm_rsrc1 |= ((1 &lt;&lt; amdhsa::COMPUTE_PGM_RSRC1_MEM_ORDERED_SHIFT) &amp; amdhsa::COMPUTE_PGM_RSRC1_MEM_ORDERED)" data-ref="_M/AMDHSA_BITS_SET">AMDHSA_BITS_SET</a>(<a class="local col4 ref" href="#104KD" title='KD' data-ref="104KD">KD</a>.<a class="ref" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc1" title='llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc1' data-ref="llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc1">compute_pgm_rsrc1</a>,</td></tr>
<tr><th id="481">481</th><td>                    amdhsa::<a class="enum" href="../../../../include/llvm/Support/AMDHSAKernelDescriptor.h.html#94" title='llvm::amdhsa::COMPUTE_PGM_RSRC1_MEM_ORDERED' data-ref="llvm::amdhsa::COMPUTE_PGM_RSRC1_MEM_ORDERED">COMPUTE_PGM_RSRC1_MEM_ORDERED</a>, <var>1</var>);</td></tr>
<tr><th id="482">482</th><td>  }</td></tr>
<tr><th id="483">483</th><td>  <b>return</b> <a class="local col4 ref" href="#104KD" title='KD' data-ref="104KD">KD</a>;</td></tr>
<tr><th id="484">484</th><td>}</td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU14isGroupSegmentEPKNS_11GlobalValueE" title='llvm::AMDGPU::isGroupSegment' data-ref="_ZN4llvm6AMDGPU14isGroupSegmentEPKNS_11GlobalValueE">isGroupSegment</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col5 decl" id="105GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="105GV">GV</dfn>) {</td></tr>
<tr><th id="487">487</th><td>  <b>return</b> <a class="local col5 ref" href="#105GV" title='GV' data-ref="105GV">GV</a>-&gt;<a class="ref" href="../../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue7getTypeEv" title='llvm::GlobalValue::getType' data-ref="_ZNK4llvm11GlobalValue7getTypeEv">getType</a>()-&gt;<a class="ref" href="../../../../include/llvm/IR/DerivedTypes.h.html#_ZNK4llvm11PointerType15getAddressSpaceEv" title='llvm::PointerType::getAddressSpace' data-ref="_ZNK4llvm11PointerType15getAddressSpaceEv">getAddressSpace</a>() == <span class="namespace">AMDGPUAS::</span><a class="enum" href="../AMDGPU.h.html#AMDGPUAS::LOCAL_ADDRESS" title='AMDGPUAS::LOCAL_ADDRESS' data-ref="AMDGPUAS::LOCAL_ADDRESS">LOCAL_ADDRESS</a>;</td></tr>
<tr><th id="488">488</th><td>}</td></tr>
<tr><th id="489">489</th><td></td></tr>
<tr><th id="490">490</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU15isGlobalSegmentEPKNS_11GlobalValueE" title='llvm::AMDGPU::isGlobalSegment' data-ref="_ZN4llvm6AMDGPU15isGlobalSegmentEPKNS_11GlobalValueE">isGlobalSegment</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col6 decl" id="106GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="106GV">GV</dfn>) {</td></tr>
<tr><th id="491">491</th><td>  <b>return</b> <a class="local col6 ref" href="#106GV" title='GV' data-ref="106GV">GV</a>-&gt;<a class="ref" href="../../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue7getTypeEv" title='llvm::GlobalValue::getType' data-ref="_ZNK4llvm11GlobalValue7getTypeEv">getType</a>()-&gt;<a class="ref" href="../../../../include/llvm/IR/DerivedTypes.h.html#_ZNK4llvm11PointerType15getAddressSpaceEv" title='llvm::PointerType::getAddressSpace' data-ref="_ZNK4llvm11PointerType15getAddressSpaceEv">getAddressSpace</a>() == <span class="namespace">AMDGPUAS::</span><a class="enum" href="../AMDGPU.h.html#AMDGPUAS::GLOBAL_ADDRESS" title='AMDGPUAS::GLOBAL_ADDRESS' data-ref="AMDGPUAS::GLOBAL_ADDRESS">GLOBAL_ADDRESS</a>;</td></tr>
<tr><th id="492">492</th><td>}</td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU17isReadOnlySegmentEPKNS_11GlobalValueE" title='llvm::AMDGPU::isReadOnlySegment' data-ref="_ZN4llvm6AMDGPU17isReadOnlySegmentEPKNS_11GlobalValueE">isReadOnlySegment</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a> *<dfn class="local col7 decl" id="107GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="107GV">GV</dfn>) {</td></tr>
<tr><th id="495">495</th><td>  <b>return</b> <a class="local col7 ref" href="#107GV" title='GV' data-ref="107GV">GV</a>-&gt;<a class="ref" href="../../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue7getTypeEv" title='llvm::GlobalValue::getType' data-ref="_ZNK4llvm11GlobalValue7getTypeEv">getType</a>()-&gt;<a class="ref" href="../../../../include/llvm/IR/DerivedTypes.h.html#_ZNK4llvm11PointerType15getAddressSpaceEv" title='llvm::PointerType::getAddressSpace' data-ref="_ZNK4llvm11PointerType15getAddressSpaceEv">getAddressSpace</a>() == <span class="namespace">AMDGPUAS::</span><a class="enum" href="../AMDGPU.h.html#AMDGPUAS::CONSTANT_ADDRESS" title='AMDGPUAS::CONSTANT_ADDRESS' data-ref="AMDGPUAS::CONSTANT_ADDRESS">CONSTANT_ADDRESS</a> ||</td></tr>
<tr><th id="496">496</th><td>         <a class="local col7 ref" href="#107GV" title='GV' data-ref="107GV">GV</a>-&gt;<a class="ref" href="../../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue7getTypeEv" title='llvm::GlobalValue::getType' data-ref="_ZNK4llvm11GlobalValue7getTypeEv">getType</a>()-&gt;<a class="ref" href="../../../../include/llvm/IR/DerivedTypes.h.html#_ZNK4llvm11PointerType15getAddressSpaceEv" title='llvm::PointerType::getAddressSpace' data-ref="_ZNK4llvm11PointerType15getAddressSpaceEv">getAddressSpace</a>() == <span class="namespace">AMDGPUAS::</span><a class="enum" href="../AMDGPU.h.html#AMDGPUAS::CONSTANT_ADDRESS_32BIT" title='AMDGPUAS::CONSTANT_ADDRESS_32BIT' data-ref="AMDGPUAS::CONSTANT_ADDRESS_32BIT">CONSTANT_ADDRESS_32BIT</a>;</td></tr>
<tr><th id="497">497</th><td>}</td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU32shouldEmitConstantsToTextSectionERKNS_6TripleE" title='llvm::AMDGPU::shouldEmitConstantsToTextSection' data-ref="_ZN4llvm6AMDGPU32shouldEmitConstantsToTextSectionERKNS_6TripleE">shouldEmitConstantsToTextSection</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col8 decl" id="108TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="108TT">TT</dfn>) {</td></tr>
<tr><th id="500">500</th><td>  <b>return</b> <a class="local col8 ref" href="#108TT" title='TT' data-ref="108TT">TT</a>.<a class="ref" href="../../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple5getOSEv" title='llvm::Triple::getOS' data-ref="_ZNK4llvm6Triple5getOSEv">getOS</a>() != <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a>::<a class="enum" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple::OSType::AMDHSA" title='llvm::Triple::OSType::AMDHSA' data-ref="llvm::Triple::OSType::AMDHSA">AMDHSA</a>;</td></tr>
<tr><th id="501">501</th><td>}</td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td><em>int</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU19getIntegerAttributeERKNS_8FunctionENS_9StringRefEi" title='llvm::AMDGPU::getIntegerAttribute' data-ref="_ZN4llvm6AMDGPU19getIntegerAttributeERKNS_8FunctionENS_9StringRefEi">getIntegerAttribute</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col9 decl" id="109F" title='F' data-type='const llvm::Function &amp;' data-ref="109F">F</dfn>, <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col0 decl" id="110Name" title='Name' data-type='llvm::StringRef' data-ref="110Name">Name</dfn>, <em>int</em> <dfn class="local col1 decl" id="111Default" title='Default' data-type='int' data-ref="111Default">Default</dfn>) {</td></tr>
<tr><th id="504">504</th><td>  <a class="type" href="../../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute">Attribute</a> <dfn class="local col2 decl" id="112A" title='A' data-type='llvm::Attribute' data-ref="112A">A</dfn> = <a class="local col9 ref" href="#109F" title='F' data-ref="109F">F</a>.<a class="ref" href="../../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getFnAttributeENS_9StringRefE" title='llvm::Function::getFnAttribute' data-ref="_ZNK4llvm8Function14getFnAttributeENS_9StringRefE">getFnAttribute</a>(<a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col0 ref" href="#110Name" title='Name' data-ref="110Name">Name</a>);</td></tr>
<tr><th id="505">505</th><td>  <em>int</em> <dfn class="local col3 decl" id="113Result" title='Result' data-type='int' data-ref="113Result">Result</dfn> = <a class="local col1 ref" href="#111Default" title='Default' data-ref="111Default">Default</a>;</td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td>  <b>if</b> (<a class="local col2 ref" href="#112A" title='A' data-ref="112A">A</a>.<a class="ref" href="../../../../include/llvm/IR/Attributes.h.html#_ZNK4llvm9Attribute17isStringAttributeEv" title='llvm::Attribute::isStringAttribute' data-ref="_ZNK4llvm9Attribute17isStringAttributeEv">isStringAttribute</a>()) {</td></tr>
<tr><th id="508">508</th><td>    <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col4 decl" id="114Str" title='Str' data-type='llvm::StringRef' data-ref="114Str">Str</dfn> = <a class="local col2 ref" href="#112A" title='A' data-ref="112A">A</a>.<a class="ref" href="../../../../include/llvm/IR/Attributes.h.html#_ZNK4llvm9Attribute16getValueAsStringEv" title='llvm::Attribute::getValueAsString' data-ref="_ZNK4llvm9Attribute16getValueAsStringEv">getValueAsString</a>();</td></tr>
<tr><th id="509">509</th><td>    <b>if</b> (Str.getAsInteger(<var>0</var>, Result)) {</td></tr>
<tr><th id="510">510</th><td>      <a class="type" href="../../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a> &amp;<dfn class="local col5 decl" id="115Ctx" title='Ctx' data-type='llvm::LLVMContext &amp;' data-ref="115Ctx">Ctx</dfn> = <a class="local col9 ref" href="#109F" title='F' data-ref="109F">F</a>.<a class="ref" href="../../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv">getContext</a>();</td></tr>
<tr><th id="511">511</th><td>      <a class="local col5 ref" href="#115Ctx" title='Ctx' data-ref="115Ctx">Ctx</a>.<a class="ref" href="../../../../include/llvm/IR/LLVMContext.h.html#_ZN4llvm11LLVMContext9emitErrorERKNS_5TwineE" title='llvm::LLVMContext::emitError' data-ref="_ZN4llvm11LLVMContext9emitErrorERKNS_5TwineE">emitError</a>(<q>"can't parse integer attribute "</q> <a class="ref" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplEPKcRKNS_9StringRefE" title='llvm::operator+' data-ref="_ZN4llvmplEPKcRKNS_9StringRefE">+</a> <a class="local col0 ref" href="#110Name" title='Name' data-ref="110Name">Name</a>);</td></tr>
<tr><th id="512">512</th><td>    }</td></tr>
<tr><th id="513">513</th><td>  }</td></tr>
<tr><th id="514">514</th><td></td></tr>
<tr><th id="515">515</th><td>  <b>return</b> <a class="local col3 ref" href="#113Result" title='Result' data-ref="113Result">Result</a>;</td></tr>
<tr><th id="516">516</th><td>}</td></tr>
<tr><th id="517">517</th><td></td></tr>
<tr><th id="518">518</th><td><span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>int</em>, <em>int</em>&gt; <dfn class="decl def" id="_ZN4llvm6AMDGPU23getIntegerPairAttributeERKNS_8FunctionENS_9StringRefESt4pairIiiEb" title='llvm::AMDGPU::getIntegerPairAttribute' data-ref="_ZN4llvm6AMDGPU23getIntegerPairAttributeERKNS_8FunctionENS_9StringRefESt4pairIiiEb">getIntegerPairAttribute</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col6 decl" id="116F" title='F' data-type='const llvm::Function &amp;' data-ref="116F">F</dfn>,</td></tr>
<tr><th id="519">519</th><td>                                            <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col7 decl" id="117Name" title='Name' data-type='llvm::StringRef' data-ref="117Name">Name</dfn>,</td></tr>
<tr><th id="520">520</th><td>                                            <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>int</em>, <em>int</em>&gt; <dfn class="local col8 decl" id="118Default" title='Default' data-type='std::pair&lt;int, int&gt;' data-ref="118Default">Default</dfn>,</td></tr>
<tr><th id="521">521</th><td>                                            <em>bool</em> <dfn class="local col9 decl" id="119OnlyFirstRequired" title='OnlyFirstRequired' data-type='bool' data-ref="119OnlyFirstRequired">OnlyFirstRequired</dfn>) {</td></tr>
<tr><th id="522">522</th><td>  <a class="type" href="../../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute">Attribute</a> <dfn class="local col0 decl" id="120A" title='A' data-type='llvm::Attribute' data-ref="120A">A</dfn> = <a class="local col6 ref" href="#116F" title='F' data-ref="116F">F</a>.<a class="ref" href="../../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getFnAttributeENS_9StringRefE" title='llvm::Function::getFnAttribute' data-ref="_ZNK4llvm8Function14getFnAttributeENS_9StringRefE">getFnAttribute</a>(<a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col7 ref" href="#117Name" title='Name' data-ref="117Name">Name</a>);</td></tr>
<tr><th id="523">523</th><td>  <b>if</b> (!A.isStringAttribute())</td></tr>
<tr><th id="524">524</th><td>    <b>return</b> Default;</td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td>  <a class="type" href="../../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a> &amp;<dfn class="local col1 decl" id="121Ctx" title='Ctx' data-type='llvm::LLVMContext &amp;' data-ref="121Ctx">Ctx</dfn> = <a class="local col6 ref" href="#116F" title='F' data-ref="116F">F</a>.<a class="ref" href="../../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv">getContext</a>();</td></tr>
<tr><th id="527">527</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>int</em>, <em>int</em>&gt; <dfn class="local col2 decl" id="122Ints" title='Ints' data-type='std::pair&lt;int, int&gt;' data-ref="122Ints">Ints</dfn> = Default;</td></tr>
<tr><th id="528">528</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a>, <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a>&gt; <dfn class="local col3 decl" id="123Strs" title='Strs' data-type='std::pair&lt;StringRef, StringRef&gt;' data-ref="123Strs">Strs</dfn> = <a class="local col0 ref" href="#120A" title='A' data-ref="120A">A</a>.<a class="ref" href="../../../../include/llvm/IR/Attributes.h.html#_ZNK4llvm9Attribute16getValueAsStringEv" title='llvm::Attribute::getValueAsString' data-ref="_ZNK4llvm9Attribute16getValueAsStringEv">getValueAsString</a>().<a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5splitEc" title='llvm::StringRef::split' data-ref="_ZNK4llvm9StringRef5splitEc">split</a>(<kbd>','</kbd>);</td></tr>
<tr><th id="529">529</th><td>  <b>if</b> (Strs.first.trim().getAsInteger(<var>0</var>, Ints.first)) {</td></tr>
<tr><th id="530">530</th><td>    <a class="local col1 ref" href="#121Ctx" title='Ctx' data-ref="121Ctx">Ctx</a>.<a class="ref" href="../../../../include/llvm/IR/LLVMContext.h.html#_ZN4llvm11LLVMContext9emitErrorERKNS_5TwineE" title='llvm::LLVMContext::emitError' data-ref="_ZN4llvm11LLVMContext9emitErrorERKNS_5TwineE">emitError</a>(<q>"can't parse first integer attribute "</q> <a class="ref" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplEPKcRKNS_9StringRefE" title='llvm::operator+' data-ref="_ZN4llvmplEPKcRKNS_9StringRefE">+</a> <a class="local col7 ref" href="#117Name" title='Name' data-ref="117Name">Name</a>);</td></tr>
<tr><th id="531">531</th><td>    <b>return</b> Default;</td></tr>
<tr><th id="532">532</th><td>  }</td></tr>
<tr><th id="533">533</th><td>  <b>if</b> (Strs.second.trim().getAsInteger(<var>0</var>, Ints.second)) {</td></tr>
<tr><th id="534">534</th><td>    <b>if</b> (!<a class="local col9 ref" href="#119OnlyFirstRequired" title='OnlyFirstRequired' data-ref="119OnlyFirstRequired">OnlyFirstRequired</a> || !<a class="local col3 ref" href="#123Strs" title='Strs' data-ref="123Strs">Strs</a>.<a class="ref" href="../../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::StringRef, llvm::StringRef&gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef4trimES0_" title='llvm::StringRef::trim' data-ref="_ZNK4llvm9StringRef4trimES0_">trim</a>().<a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5emptyEv" title='llvm::StringRef::empty' data-ref="_ZNK4llvm9StringRef5emptyEv">empty</a>()) {</td></tr>
<tr><th id="535">535</th><td>      <a class="local col1 ref" href="#121Ctx" title='Ctx' data-ref="121Ctx">Ctx</a>.<a class="ref" href="../../../../include/llvm/IR/LLVMContext.h.html#_ZN4llvm11LLVMContext9emitErrorERKNS_5TwineE" title='llvm::LLVMContext::emitError' data-ref="_ZN4llvm11LLVMContext9emitErrorERKNS_5TwineE">emitError</a>(<q>"can't parse second integer attribute "</q> <a class="ref" href="../../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplEPKcRKNS_9StringRefE" title='llvm::operator+' data-ref="_ZN4llvmplEPKcRKNS_9StringRefE">+</a> <a class="local col7 ref" href="#117Name" title='Name' data-ref="117Name">Name</a>);</td></tr>
<tr><th id="536">536</th><td>      <b>return</b> Default;</td></tr>
<tr><th id="537">537</th><td>    }</td></tr>
<tr><th id="538">538</th><td>  }</td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td>  <b>return</b> Ints;</td></tr>
<tr><th id="541">541</th><td>}</td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU15getVmcntBitMaskERKNS0_10IsaVersionE" title='llvm::AMDGPU::getVmcntBitMask' data-ref="_ZN4llvm6AMDGPU15getVmcntBitMaskERKNS0_10IsaVersionE">getVmcntBitMask</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion">IsaVersion</a> &amp;<dfn class="local col4 decl" id="124Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="124Version">Version</dfn>) {</td></tr>
<tr><th id="544">544</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="125VmcntLo" title='VmcntLo' data-type='unsigned int' data-ref="125VmcntLo">VmcntLo</dfn> = (<var>1</var> &lt;&lt; <a class="tu ref" href="#_ZN12_GLOBAL__N_118getVmcntBitWidthLoEv" title='(anonymous namespace)::getVmcntBitWidthLo' data-use='c' data-ref="_ZN12_GLOBAL__N_118getVmcntBitWidthLoEv">getVmcntBitWidthLo</a>()) - <var>1</var>;</td></tr>
<tr><th id="545">545</th><td>  <b>if</b> (<a class="local col4 ref" href="#124Version" title='Version' data-ref="124Version">Version</a>.<a class="ref" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major">Major</a> &lt; <var>9</var>)</td></tr>
<tr><th id="546">546</th><td>    <b>return</b> <a class="local col5 ref" href="#125VmcntLo" title='VmcntLo' data-ref="125VmcntLo">VmcntLo</a>;</td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="126VmcntHi" title='VmcntHi' data-type='unsigned int' data-ref="126VmcntHi">VmcntHi</dfn> = ((<var>1</var> &lt;&lt; <a class="tu ref" href="#_ZN12_GLOBAL__N_118getVmcntBitWidthHiEv" title='(anonymous namespace)::getVmcntBitWidthHi' data-use='c' data-ref="_ZN12_GLOBAL__N_118getVmcntBitWidthHiEv">getVmcntBitWidthHi</a>()) - <var>1</var>) &lt;&lt; <a class="tu ref" href="#_ZN12_GLOBAL__N_118getVmcntBitWidthLoEv" title='(anonymous namespace)::getVmcntBitWidthLo' data-use='c' data-ref="_ZN12_GLOBAL__N_118getVmcntBitWidthLoEv">getVmcntBitWidthLo</a>();</td></tr>
<tr><th id="549">549</th><td>  <b>return</b> <a class="local col5 ref" href="#125VmcntLo" title='VmcntLo' data-ref="125VmcntLo">VmcntLo</a> | <a class="local col6 ref" href="#126VmcntHi" title='VmcntHi' data-ref="126VmcntHi">VmcntHi</a>;</td></tr>
<tr><th id="550">550</th><td>}</td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU16getExpcntBitMaskERKNS0_10IsaVersionE" title='llvm::AMDGPU::getExpcntBitMask' data-ref="_ZN4llvm6AMDGPU16getExpcntBitMaskERKNS0_10IsaVersionE">getExpcntBitMask</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion">IsaVersion</a> &amp;<dfn class="local col7 decl" id="127Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="127Version">Version</dfn>) {</td></tr>
<tr><th id="553">553</th><td>  <b>return</b> (<var>1</var> &lt;&lt; <a class="tu ref" href="#_ZN12_GLOBAL__N_117getExpcntBitWidthEv" title='(anonymous namespace)::getExpcntBitWidth' data-use='c' data-ref="_ZN12_GLOBAL__N_117getExpcntBitWidthEv">getExpcntBitWidth</a>()) - <var>1</var>;</td></tr>
<tr><th id="554">554</th><td>}</td></tr>
<tr><th id="555">555</th><td></td></tr>
<tr><th id="556">556</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU17getLgkmcntBitMaskERKNS0_10IsaVersionE" title='llvm::AMDGPU::getLgkmcntBitMask' data-ref="_ZN4llvm6AMDGPU17getLgkmcntBitMaskERKNS0_10IsaVersionE">getLgkmcntBitMask</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion">IsaVersion</a> &amp;<dfn class="local col8 decl" id="128Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="128Version">Version</dfn>) {</td></tr>
<tr><th id="557">557</th><td>  <b>return</b> (<var>1</var> &lt;&lt; <a class="tu ref" href="#_ZN12_GLOBAL__N_118getLgkmcntBitWidthEj" title='(anonymous namespace)::getLgkmcntBitWidth' data-use='c' data-ref="_ZN12_GLOBAL__N_118getLgkmcntBitWidthEj">getLgkmcntBitWidth</a>(<a class="local col8 ref" href="#128Version" title='Version' data-ref="128Version">Version</a>.<a class="ref" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major">Major</a>)) - <var>1</var>;</td></tr>
<tr><th id="558">558</th><td>}</td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU17getWaitcntBitMaskERKNS0_10IsaVersionE" title='llvm::AMDGPU::getWaitcntBitMask' data-ref="_ZN4llvm6AMDGPU17getWaitcntBitMaskERKNS0_10IsaVersionE">getWaitcntBitMask</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion">IsaVersion</a> &amp;<dfn class="local col9 decl" id="129Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="129Version">Version</dfn>) {</td></tr>
<tr><th id="561">561</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="130VmcntLo" title='VmcntLo' data-type='unsigned int' data-ref="130VmcntLo">VmcntLo</dfn> = <a class="tu ref" href="#_ZN12_GLOBAL__N_110getBitMaskEjj" title='(anonymous namespace)::getBitMask' data-use='c' data-ref="_ZN12_GLOBAL__N_110getBitMaskEjj">getBitMask</a>(<a class="tu ref" href="#_ZN12_GLOBAL__N_118getVmcntBitShiftLoEv" title='(anonymous namespace)::getVmcntBitShiftLo' data-use='c' data-ref="_ZN12_GLOBAL__N_118getVmcntBitShiftLoEv">getVmcntBitShiftLo</a>(), <a class="tu ref" href="#_ZN12_GLOBAL__N_118getVmcntBitWidthLoEv" title='(anonymous namespace)::getVmcntBitWidthLo' data-use='c' data-ref="_ZN12_GLOBAL__N_118getVmcntBitWidthLoEv">getVmcntBitWidthLo</a>());</td></tr>
<tr><th id="562">562</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="131Expcnt" title='Expcnt' data-type='unsigned int' data-ref="131Expcnt">Expcnt</dfn> = <a class="tu ref" href="#_ZN12_GLOBAL__N_110getBitMaskEjj" title='(anonymous namespace)::getBitMask' data-use='c' data-ref="_ZN12_GLOBAL__N_110getBitMaskEjj">getBitMask</a>(<a class="tu ref" href="#_ZN12_GLOBAL__N_117getExpcntBitShiftEv" title='(anonymous namespace)::getExpcntBitShift' data-use='c' data-ref="_ZN12_GLOBAL__N_117getExpcntBitShiftEv">getExpcntBitShift</a>(), <a class="tu ref" href="#_ZN12_GLOBAL__N_117getExpcntBitWidthEv" title='(anonymous namespace)::getExpcntBitWidth' data-use='c' data-ref="_ZN12_GLOBAL__N_117getExpcntBitWidthEv">getExpcntBitWidth</a>());</td></tr>
<tr><th id="563">563</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="132Lgkmcnt" title='Lgkmcnt' data-type='unsigned int' data-ref="132Lgkmcnt">Lgkmcnt</dfn> = <a class="tu ref" href="#_ZN12_GLOBAL__N_110getBitMaskEjj" title='(anonymous namespace)::getBitMask' data-use='c' data-ref="_ZN12_GLOBAL__N_110getBitMaskEjj">getBitMask</a>(<a class="tu ref" href="#_ZN12_GLOBAL__N_118getLgkmcntBitShiftEv" title='(anonymous namespace)::getLgkmcntBitShift' data-use='c' data-ref="_ZN12_GLOBAL__N_118getLgkmcntBitShiftEv">getLgkmcntBitShift</a>(),</td></tr>
<tr><th id="564">564</th><td>                                <a class="tu ref" href="#_ZN12_GLOBAL__N_118getLgkmcntBitWidthEj" title='(anonymous namespace)::getLgkmcntBitWidth' data-use='c' data-ref="_ZN12_GLOBAL__N_118getLgkmcntBitWidthEj">getLgkmcntBitWidth</a>(<a class="local col9 ref" href="#129Version" title='Version' data-ref="129Version">Version</a>.<a class="ref" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major">Major</a>));</td></tr>
<tr><th id="565">565</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="133Waitcnt" title='Waitcnt' data-type='unsigned int' data-ref="133Waitcnt">Waitcnt</dfn> = <a class="local col0 ref" href="#130VmcntLo" title='VmcntLo' data-ref="130VmcntLo">VmcntLo</a> | <a class="local col1 ref" href="#131Expcnt" title='Expcnt' data-ref="131Expcnt">Expcnt</a> | <a class="local col2 ref" href="#132Lgkmcnt" title='Lgkmcnt' data-ref="132Lgkmcnt">Lgkmcnt</a>;</td></tr>
<tr><th id="566">566</th><td>  <b>if</b> (<a class="local col9 ref" href="#129Version" title='Version' data-ref="129Version">Version</a>.<a class="ref" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major">Major</a> &lt; <var>9</var>)</td></tr>
<tr><th id="567">567</th><td>    <b>return</b> <a class="local col3 ref" href="#133Waitcnt" title='Waitcnt' data-ref="133Waitcnt">Waitcnt</a>;</td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="134VmcntHi" title='VmcntHi' data-type='unsigned int' data-ref="134VmcntHi">VmcntHi</dfn> = <a class="tu ref" href="#_ZN12_GLOBAL__N_110getBitMaskEjj" title='(anonymous namespace)::getBitMask' data-use='c' data-ref="_ZN12_GLOBAL__N_110getBitMaskEjj">getBitMask</a>(<a class="tu ref" href="#_ZN12_GLOBAL__N_118getVmcntBitShiftHiEv" title='(anonymous namespace)::getVmcntBitShiftHi' data-use='c' data-ref="_ZN12_GLOBAL__N_118getVmcntBitShiftHiEv">getVmcntBitShiftHi</a>(), <a class="tu ref" href="#_ZN12_GLOBAL__N_118getVmcntBitWidthHiEv" title='(anonymous namespace)::getVmcntBitWidthHi' data-use='c' data-ref="_ZN12_GLOBAL__N_118getVmcntBitWidthHiEv">getVmcntBitWidthHi</a>());</td></tr>
<tr><th id="570">570</th><td>  <b>return</b> <a class="local col3 ref" href="#133Waitcnt" title='Waitcnt' data-ref="133Waitcnt">Waitcnt</a> | <a class="local col4 ref" href="#134VmcntHi" title='VmcntHi' data-ref="134VmcntHi">VmcntHi</a>;</td></tr>
<tr><th id="571">571</th><td>}</td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU11decodeVmcntERKNS0_10IsaVersionEj" title='llvm::AMDGPU::decodeVmcnt' data-ref="_ZN4llvm6AMDGPU11decodeVmcntERKNS0_10IsaVersionEj">decodeVmcnt</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion">IsaVersion</a> &amp;<dfn class="local col5 decl" id="135Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="135Version">Version</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="136Waitcnt" title='Waitcnt' data-type='unsigned int' data-ref="136Waitcnt">Waitcnt</dfn>) {</td></tr>
<tr><th id="574">574</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="137VmcntLo" title='VmcntLo' data-type='unsigned int' data-ref="137VmcntLo">VmcntLo</dfn> =</td></tr>
<tr><th id="575">575</th><td>      <a class="tu ref" href="#_ZN12_GLOBAL__N_110unpackBitsEjjj" title='(anonymous namespace)::unpackBits' data-use='c' data-ref="_ZN12_GLOBAL__N_110unpackBitsEjjj">unpackBits</a>(<a class="local col6 ref" href="#136Waitcnt" title='Waitcnt' data-ref="136Waitcnt">Waitcnt</a>, <a class="tu ref" href="#_ZN12_GLOBAL__N_118getVmcntBitShiftLoEv" title='(anonymous namespace)::getVmcntBitShiftLo' data-use='c' data-ref="_ZN12_GLOBAL__N_118getVmcntBitShiftLoEv">getVmcntBitShiftLo</a>(), <a class="tu ref" href="#_ZN12_GLOBAL__N_118getVmcntBitWidthLoEv" title='(anonymous namespace)::getVmcntBitWidthLo' data-use='c' data-ref="_ZN12_GLOBAL__N_118getVmcntBitWidthLoEv">getVmcntBitWidthLo</a>());</td></tr>
<tr><th id="576">576</th><td>  <b>if</b> (<a class="local col5 ref" href="#135Version" title='Version' data-ref="135Version">Version</a>.<a class="ref" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major">Major</a> &lt; <var>9</var>)</td></tr>
<tr><th id="577">577</th><td>    <b>return</b> <a class="local col7 ref" href="#137VmcntLo" title='VmcntLo' data-ref="137VmcntLo">VmcntLo</a>;</td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="138VmcntHi" title='VmcntHi' data-type='unsigned int' data-ref="138VmcntHi">VmcntHi</dfn> =</td></tr>
<tr><th id="580">580</th><td>      <a class="tu ref" href="#_ZN12_GLOBAL__N_110unpackBitsEjjj" title='(anonymous namespace)::unpackBits' data-use='c' data-ref="_ZN12_GLOBAL__N_110unpackBitsEjjj">unpackBits</a>(<a class="local col6 ref" href="#136Waitcnt" title='Waitcnt' data-ref="136Waitcnt">Waitcnt</a>, <a class="tu ref" href="#_ZN12_GLOBAL__N_118getVmcntBitShiftHiEv" title='(anonymous namespace)::getVmcntBitShiftHi' data-use='c' data-ref="_ZN12_GLOBAL__N_118getVmcntBitShiftHiEv">getVmcntBitShiftHi</a>(), <a class="tu ref" href="#_ZN12_GLOBAL__N_118getVmcntBitWidthHiEv" title='(anonymous namespace)::getVmcntBitWidthHi' data-use='c' data-ref="_ZN12_GLOBAL__N_118getVmcntBitWidthHiEv">getVmcntBitWidthHi</a>());</td></tr>
<tr><th id="581">581</th><td>  <a class="local col8 ref" href="#138VmcntHi" title='VmcntHi' data-ref="138VmcntHi">VmcntHi</a> &lt;&lt;= <a class="tu ref" href="#_ZN12_GLOBAL__N_118getVmcntBitWidthLoEv" title='(anonymous namespace)::getVmcntBitWidthLo' data-use='c' data-ref="_ZN12_GLOBAL__N_118getVmcntBitWidthLoEv">getVmcntBitWidthLo</a>();</td></tr>
<tr><th id="582">582</th><td>  <b>return</b> <a class="local col7 ref" href="#137VmcntLo" title='VmcntLo' data-ref="137VmcntLo">VmcntLo</a> | <a class="local col8 ref" href="#138VmcntHi" title='VmcntHi' data-ref="138VmcntHi">VmcntHi</a>;</td></tr>
<tr><th id="583">583</th><td>}</td></tr>
<tr><th id="584">584</th><td></td></tr>
<tr><th id="585">585</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU12decodeExpcntERKNS0_10IsaVersionEj" title='llvm::AMDGPU::decodeExpcnt' data-ref="_ZN4llvm6AMDGPU12decodeExpcntERKNS0_10IsaVersionEj">decodeExpcnt</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion">IsaVersion</a> &amp;<dfn class="local col9 decl" id="139Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="139Version">Version</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="140Waitcnt" title='Waitcnt' data-type='unsigned int' data-ref="140Waitcnt">Waitcnt</dfn>) {</td></tr>
<tr><th id="586">586</th><td>  <b>return</b> <a class="tu ref" href="#_ZN12_GLOBAL__N_110unpackBitsEjjj" title='(anonymous namespace)::unpackBits' data-use='c' data-ref="_ZN12_GLOBAL__N_110unpackBitsEjjj">unpackBits</a>(<a class="local col0 ref" href="#140Waitcnt" title='Waitcnt' data-ref="140Waitcnt">Waitcnt</a>, <a class="tu ref" href="#_ZN12_GLOBAL__N_117getExpcntBitShiftEv" title='(anonymous namespace)::getExpcntBitShift' data-use='c' data-ref="_ZN12_GLOBAL__N_117getExpcntBitShiftEv">getExpcntBitShift</a>(), <a class="tu ref" href="#_ZN12_GLOBAL__N_117getExpcntBitWidthEv" title='(anonymous namespace)::getExpcntBitWidth' data-use='c' data-ref="_ZN12_GLOBAL__N_117getExpcntBitWidthEv">getExpcntBitWidth</a>());</td></tr>
<tr><th id="587">587</th><td>}</td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU13decodeLgkmcntERKNS0_10IsaVersionEj" title='llvm::AMDGPU::decodeLgkmcnt' data-ref="_ZN4llvm6AMDGPU13decodeLgkmcntERKNS0_10IsaVersionEj">decodeLgkmcnt</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion">IsaVersion</a> &amp;<dfn class="local col1 decl" id="141Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="141Version">Version</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="142Waitcnt" title='Waitcnt' data-type='unsigned int' data-ref="142Waitcnt">Waitcnt</dfn>) {</td></tr>
<tr><th id="590">590</th><td>  <b>return</b> <a class="tu ref" href="#_ZN12_GLOBAL__N_110unpackBitsEjjj" title='(anonymous namespace)::unpackBits' data-use='c' data-ref="_ZN12_GLOBAL__N_110unpackBitsEjjj">unpackBits</a>(<a class="local col2 ref" href="#142Waitcnt" title='Waitcnt' data-ref="142Waitcnt">Waitcnt</a>, <a class="tu ref" href="#_ZN12_GLOBAL__N_118getLgkmcntBitShiftEv" title='(anonymous namespace)::getLgkmcntBitShift' data-use='c' data-ref="_ZN12_GLOBAL__N_118getLgkmcntBitShiftEv">getLgkmcntBitShift</a>(),</td></tr>
<tr><th id="591">591</th><td>                    <a class="tu ref" href="#_ZN12_GLOBAL__N_118getLgkmcntBitWidthEj" title='(anonymous namespace)::getLgkmcntBitWidth' data-use='c' data-ref="_ZN12_GLOBAL__N_118getLgkmcntBitWidthEj">getLgkmcntBitWidth</a>(<a class="local col1 ref" href="#141Version" title='Version' data-ref="141Version">Version</a>.<a class="ref" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major">Major</a>));</td></tr>
<tr><th id="592">592</th><td>}</td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td><em>void</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU13decodeWaitcntERKNS0_10IsaVersionEjRjS4_S4_" title='llvm::AMDGPU::decodeWaitcnt' data-ref="_ZN4llvm6AMDGPU13decodeWaitcntERKNS0_10IsaVersionEjRjS4_S4_">decodeWaitcnt</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion">IsaVersion</a> &amp;<dfn class="local col3 decl" id="143Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="143Version">Version</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="144Waitcnt" title='Waitcnt' data-type='unsigned int' data-ref="144Waitcnt">Waitcnt</dfn>,</td></tr>
<tr><th id="595">595</th><td>                   <em>unsigned</em> &amp;<dfn class="local col5 decl" id="145Vmcnt" title='Vmcnt' data-type='unsigned int &amp;' data-ref="145Vmcnt">Vmcnt</dfn>, <em>unsigned</em> &amp;<dfn class="local col6 decl" id="146Expcnt" title='Expcnt' data-type='unsigned int &amp;' data-ref="146Expcnt">Expcnt</dfn>, <em>unsigned</em> &amp;<dfn class="local col7 decl" id="147Lgkmcnt" title='Lgkmcnt' data-type='unsigned int &amp;' data-ref="147Lgkmcnt">Lgkmcnt</dfn>) {</td></tr>
<tr><th id="596">596</th><td>  <a class="local col5 ref" href="#145Vmcnt" title='Vmcnt' data-ref="145Vmcnt">Vmcnt</a> = <a class="ref" href="#_ZN4llvm6AMDGPU11decodeVmcntERKNS0_10IsaVersionEj" title='llvm::AMDGPU::decodeVmcnt' data-ref="_ZN4llvm6AMDGPU11decodeVmcntERKNS0_10IsaVersionEj">decodeVmcnt</a>(<a class="local col3 ref" href="#143Version" title='Version' data-ref="143Version">Version</a>, <a class="local col4 ref" href="#144Waitcnt" title='Waitcnt' data-ref="144Waitcnt">Waitcnt</a>);</td></tr>
<tr><th id="597">597</th><td>  <a class="local col6 ref" href="#146Expcnt" title='Expcnt' data-ref="146Expcnt">Expcnt</a> = <a class="ref" href="#_ZN4llvm6AMDGPU12decodeExpcntERKNS0_10IsaVersionEj" title='llvm::AMDGPU::decodeExpcnt' data-ref="_ZN4llvm6AMDGPU12decodeExpcntERKNS0_10IsaVersionEj">decodeExpcnt</a>(<a class="local col3 ref" href="#143Version" title='Version' data-ref="143Version">Version</a>, <a class="local col4 ref" href="#144Waitcnt" title='Waitcnt' data-ref="144Waitcnt">Waitcnt</a>);</td></tr>
<tr><th id="598">598</th><td>  <a class="local col7 ref" href="#147Lgkmcnt" title='Lgkmcnt' data-ref="147Lgkmcnt">Lgkmcnt</a> = <a class="ref" href="#_ZN4llvm6AMDGPU13decodeLgkmcntERKNS0_10IsaVersionEj" title='llvm::AMDGPU::decodeLgkmcnt' data-ref="_ZN4llvm6AMDGPU13decodeLgkmcntERKNS0_10IsaVersionEj">decodeLgkmcnt</a>(<a class="local col3 ref" href="#143Version" title='Version' data-ref="143Version">Version</a>, <a class="local col4 ref" href="#144Waitcnt" title='Waitcnt' data-ref="144Waitcnt">Waitcnt</a>);</td></tr>
<tr><th id="599">599</th><td>}</td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td><a class="type" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt">Waitcnt</a> <dfn class="decl def" id="_ZN4llvm6AMDGPU13decodeWaitcntERKNS0_10IsaVersionEj" title='llvm::AMDGPU::decodeWaitcnt' data-ref="_ZN4llvm6AMDGPU13decodeWaitcntERKNS0_10IsaVersionEj">decodeWaitcnt</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion">IsaVersion</a> &amp;<dfn class="local col8 decl" id="148Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="148Version">Version</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="149Encoded" title='Encoded' data-type='unsigned int' data-ref="149Encoded">Encoded</dfn>) {</td></tr>
<tr><th id="602">602</th><td>  <a class="type" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt">Waitcnt</a> <a class="ref fake" href="AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU7WaitcntC1Ev" title='llvm::AMDGPU::Waitcnt::Waitcnt' data-ref="_ZN4llvm6AMDGPU7WaitcntC1Ev"></a><dfn class="local col0 decl" id="150Decoded" title='Decoded' data-type='llvm::AMDGPU::Waitcnt' data-ref="150Decoded">Decoded</dfn>;</td></tr>
<tr><th id="603">603</th><td>  <a class="local col0 ref" href="#150Decoded" title='Decoded' data-ref="150Decoded">Decoded</a>.<a class="ref" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VmCnt" title='llvm::AMDGPU::Waitcnt::VmCnt' data-ref="llvm::AMDGPU::Waitcnt::VmCnt">VmCnt</a> = <a class="ref" href="#_ZN4llvm6AMDGPU11decodeVmcntERKNS0_10IsaVersionEj" title='llvm::AMDGPU::decodeVmcnt' data-ref="_ZN4llvm6AMDGPU11decodeVmcntERKNS0_10IsaVersionEj">decodeVmcnt</a>(<a class="local col8 ref" href="#148Version" title='Version' data-ref="148Version">Version</a>, <a class="local col9 ref" href="#149Encoded" title='Encoded' data-ref="149Encoded">Encoded</a>);</td></tr>
<tr><th id="604">604</th><td>  <a class="local col0 ref" href="#150Decoded" title='Decoded' data-ref="150Decoded">Decoded</a>.<a class="ref" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::ExpCnt" title='llvm::AMDGPU::Waitcnt::ExpCnt' data-ref="llvm::AMDGPU::Waitcnt::ExpCnt">ExpCnt</a> = <a class="ref" href="#_ZN4llvm6AMDGPU12decodeExpcntERKNS0_10IsaVersionEj" title='llvm::AMDGPU::decodeExpcnt' data-ref="_ZN4llvm6AMDGPU12decodeExpcntERKNS0_10IsaVersionEj">decodeExpcnt</a>(<a class="local col8 ref" href="#148Version" title='Version' data-ref="148Version">Version</a>, <a class="local col9 ref" href="#149Encoded" title='Encoded' data-ref="149Encoded">Encoded</a>);</td></tr>
<tr><th id="605">605</th><td>  <a class="local col0 ref" href="#150Decoded" title='Decoded' data-ref="150Decoded">Decoded</a>.<a class="ref" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::LgkmCnt" title='llvm::AMDGPU::Waitcnt::LgkmCnt' data-ref="llvm::AMDGPU::Waitcnt::LgkmCnt">LgkmCnt</a> = <a class="ref" href="#_ZN4llvm6AMDGPU13decodeLgkmcntERKNS0_10IsaVersionEj" title='llvm::AMDGPU::decodeLgkmcnt' data-ref="_ZN4llvm6AMDGPU13decodeLgkmcntERKNS0_10IsaVersionEj">decodeLgkmcnt</a>(<a class="local col8 ref" href="#148Version" title='Version' data-ref="148Version">Version</a>, <a class="local col9 ref" href="#149Encoded" title='Encoded' data-ref="149Encoded">Encoded</a>);</td></tr>
<tr><th id="606">606</th><td>  <b>return</b> <a class="local col0 ref" href="#150Decoded" title='Decoded' data-ref="150Decoded">Decoded</a>;</td></tr>
<tr><th id="607">607</th><td>}</td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU11encodeVmcntERKNS0_10IsaVersionEjj" title='llvm::AMDGPU::encodeVmcnt' data-ref="_ZN4llvm6AMDGPU11encodeVmcntERKNS0_10IsaVersionEjj">encodeVmcnt</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion">IsaVersion</a> &amp;<dfn class="local col1 decl" id="151Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="151Version">Version</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="152Waitcnt" title='Waitcnt' data-type='unsigned int' data-ref="152Waitcnt">Waitcnt</dfn>,</td></tr>
<tr><th id="610">610</th><td>                     <em>unsigned</em> <dfn class="local col3 decl" id="153Vmcnt" title='Vmcnt' data-type='unsigned int' data-ref="153Vmcnt">Vmcnt</dfn>) {</td></tr>
<tr><th id="611">611</th><td>  <a class="local col2 ref" href="#152Waitcnt" title='Waitcnt' data-ref="152Waitcnt">Waitcnt</a> =</td></tr>
<tr><th id="612">612</th><td>      <a class="tu ref" href="#_ZN12_GLOBAL__N_18packBitsEjjjj" title='(anonymous namespace)::packBits' data-use='c' data-ref="_ZN12_GLOBAL__N_18packBitsEjjjj">packBits</a>(<a class="local col3 ref" href="#153Vmcnt" title='Vmcnt' data-ref="153Vmcnt">Vmcnt</a>, <a class="local col2 ref" href="#152Waitcnt" title='Waitcnt' data-ref="152Waitcnt">Waitcnt</a>, <a class="tu ref" href="#_ZN12_GLOBAL__N_118getVmcntBitShiftLoEv" title='(anonymous namespace)::getVmcntBitShiftLo' data-use='c' data-ref="_ZN12_GLOBAL__N_118getVmcntBitShiftLoEv">getVmcntBitShiftLo</a>(), <a class="tu ref" href="#_ZN12_GLOBAL__N_118getVmcntBitWidthLoEv" title='(anonymous namespace)::getVmcntBitWidthLo' data-use='c' data-ref="_ZN12_GLOBAL__N_118getVmcntBitWidthLoEv">getVmcntBitWidthLo</a>());</td></tr>
<tr><th id="613">613</th><td>  <b>if</b> (<a class="local col1 ref" href="#151Version" title='Version' data-ref="151Version">Version</a>.<a class="ref" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major">Major</a> &lt; <var>9</var>)</td></tr>
<tr><th id="614">614</th><td>    <b>return</b> <a class="local col2 ref" href="#152Waitcnt" title='Waitcnt' data-ref="152Waitcnt">Waitcnt</a>;</td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td>  <a class="local col3 ref" href="#153Vmcnt" title='Vmcnt' data-ref="153Vmcnt">Vmcnt</a> &gt;&gt;= <a class="tu ref" href="#_ZN12_GLOBAL__N_118getVmcntBitWidthLoEv" title='(anonymous namespace)::getVmcntBitWidthLo' data-use='c' data-ref="_ZN12_GLOBAL__N_118getVmcntBitWidthLoEv">getVmcntBitWidthLo</a>();</td></tr>
<tr><th id="617">617</th><td>  <b>return</b> <a class="tu ref" href="#_ZN12_GLOBAL__N_18packBitsEjjjj" title='(anonymous namespace)::packBits' data-use='c' data-ref="_ZN12_GLOBAL__N_18packBitsEjjjj">packBits</a>(<a class="local col3 ref" href="#153Vmcnt" title='Vmcnt' data-ref="153Vmcnt">Vmcnt</a>, <a class="local col2 ref" href="#152Waitcnt" title='Waitcnt' data-ref="152Waitcnt">Waitcnt</a>, <a class="tu ref" href="#_ZN12_GLOBAL__N_118getVmcntBitShiftHiEv" title='(anonymous namespace)::getVmcntBitShiftHi' data-use='c' data-ref="_ZN12_GLOBAL__N_118getVmcntBitShiftHiEv">getVmcntBitShiftHi</a>(), <a class="tu ref" href="#_ZN12_GLOBAL__N_118getVmcntBitWidthHiEv" title='(anonymous namespace)::getVmcntBitWidthHi' data-use='c' data-ref="_ZN12_GLOBAL__N_118getVmcntBitWidthHiEv">getVmcntBitWidthHi</a>());</td></tr>
<tr><th id="618">618</th><td>}</td></tr>
<tr><th id="619">619</th><td></td></tr>
<tr><th id="620">620</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU12encodeExpcntERKNS0_10IsaVersionEjj" title='llvm::AMDGPU::encodeExpcnt' data-ref="_ZN4llvm6AMDGPU12encodeExpcntERKNS0_10IsaVersionEjj">encodeExpcnt</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion">IsaVersion</a> &amp;<dfn class="local col4 decl" id="154Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="154Version">Version</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="155Waitcnt" title='Waitcnt' data-type='unsigned int' data-ref="155Waitcnt">Waitcnt</dfn>,</td></tr>
<tr><th id="621">621</th><td>                      <em>unsigned</em> <dfn class="local col6 decl" id="156Expcnt" title='Expcnt' data-type='unsigned int' data-ref="156Expcnt">Expcnt</dfn>) {</td></tr>
<tr><th id="622">622</th><td>  <b>return</b> <a class="tu ref" href="#_ZN12_GLOBAL__N_18packBitsEjjjj" title='(anonymous namespace)::packBits' data-use='c' data-ref="_ZN12_GLOBAL__N_18packBitsEjjjj">packBits</a>(<a class="local col6 ref" href="#156Expcnt" title='Expcnt' data-ref="156Expcnt">Expcnt</a>, <a class="local col5 ref" href="#155Waitcnt" title='Waitcnt' data-ref="155Waitcnt">Waitcnt</a>, <a class="tu ref" href="#_ZN12_GLOBAL__N_117getExpcntBitShiftEv" title='(anonymous namespace)::getExpcntBitShift' data-use='c' data-ref="_ZN12_GLOBAL__N_117getExpcntBitShiftEv">getExpcntBitShift</a>(), <a class="tu ref" href="#_ZN12_GLOBAL__N_117getExpcntBitWidthEv" title='(anonymous namespace)::getExpcntBitWidth' data-use='c' data-ref="_ZN12_GLOBAL__N_117getExpcntBitWidthEv">getExpcntBitWidth</a>());</td></tr>
<tr><th id="623">623</th><td>}</td></tr>
<tr><th id="624">624</th><td></td></tr>
<tr><th id="625">625</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU13encodeLgkmcntERKNS0_10IsaVersionEjj" title='llvm::AMDGPU::encodeLgkmcnt' data-ref="_ZN4llvm6AMDGPU13encodeLgkmcntERKNS0_10IsaVersionEjj">encodeLgkmcnt</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion">IsaVersion</a> &amp;<dfn class="local col7 decl" id="157Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="157Version">Version</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="158Waitcnt" title='Waitcnt' data-type='unsigned int' data-ref="158Waitcnt">Waitcnt</dfn>,</td></tr>
<tr><th id="626">626</th><td>                       <em>unsigned</em> <dfn class="local col9 decl" id="159Lgkmcnt" title='Lgkmcnt' data-type='unsigned int' data-ref="159Lgkmcnt">Lgkmcnt</dfn>) {</td></tr>
<tr><th id="627">627</th><td>  <b>return</b> <a class="tu ref" href="#_ZN12_GLOBAL__N_18packBitsEjjjj" title='(anonymous namespace)::packBits' data-use='c' data-ref="_ZN12_GLOBAL__N_18packBitsEjjjj">packBits</a>(<a class="local col9 ref" href="#159Lgkmcnt" title='Lgkmcnt' data-ref="159Lgkmcnt">Lgkmcnt</a>, <a class="local col8 ref" href="#158Waitcnt" title='Waitcnt' data-ref="158Waitcnt">Waitcnt</a>, <a class="tu ref" href="#_ZN12_GLOBAL__N_118getLgkmcntBitShiftEv" title='(anonymous namespace)::getLgkmcntBitShift' data-use='c' data-ref="_ZN12_GLOBAL__N_118getLgkmcntBitShiftEv">getLgkmcntBitShift</a>(),</td></tr>
<tr><th id="628">628</th><td>                                    <a class="tu ref" href="#_ZN12_GLOBAL__N_118getLgkmcntBitWidthEj" title='(anonymous namespace)::getLgkmcntBitWidth' data-use='c' data-ref="_ZN12_GLOBAL__N_118getLgkmcntBitWidthEj">getLgkmcntBitWidth</a>(<a class="local col7 ref" href="#157Version" title='Version' data-ref="157Version">Version</a>.<a class="ref" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion::Major" title='llvm::AMDGPU::IsaVersion::Major' data-ref="llvm::AMDGPU::IsaVersion::Major">Major</a>));</td></tr>
<tr><th id="629">629</th><td>}</td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU13encodeWaitcntERKNS0_10IsaVersionEjjj" title='llvm::AMDGPU::encodeWaitcnt' data-ref="_ZN4llvm6AMDGPU13encodeWaitcntERKNS0_10IsaVersionEjjj">encodeWaitcnt</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion">IsaVersion</a> &amp;<dfn class="local col0 decl" id="160Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="160Version">Version</dfn>,</td></tr>
<tr><th id="632">632</th><td>                       <em>unsigned</em> <dfn class="local col1 decl" id="161Vmcnt" title='Vmcnt' data-type='unsigned int' data-ref="161Vmcnt">Vmcnt</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="162Expcnt" title='Expcnt' data-type='unsigned int' data-ref="162Expcnt">Expcnt</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="163Lgkmcnt" title='Lgkmcnt' data-type='unsigned int' data-ref="163Lgkmcnt">Lgkmcnt</dfn>) {</td></tr>
<tr><th id="633">633</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="164Waitcnt" title='Waitcnt' data-type='unsigned int' data-ref="164Waitcnt">Waitcnt</dfn> = <a class="ref" href="#_ZN4llvm6AMDGPU17getWaitcntBitMaskERKNS0_10IsaVersionE" title='llvm::AMDGPU::getWaitcntBitMask' data-ref="_ZN4llvm6AMDGPU17getWaitcntBitMaskERKNS0_10IsaVersionE">getWaitcntBitMask</a>(<a class="local col0 ref" href="#160Version" title='Version' data-ref="160Version">Version</a>);</td></tr>
<tr><th id="634">634</th><td>  <a class="local col4 ref" href="#164Waitcnt" title='Waitcnt' data-ref="164Waitcnt">Waitcnt</a> = <a class="ref" href="#_ZN4llvm6AMDGPU11encodeVmcntERKNS0_10IsaVersionEjj" title='llvm::AMDGPU::encodeVmcnt' data-ref="_ZN4llvm6AMDGPU11encodeVmcntERKNS0_10IsaVersionEjj">encodeVmcnt</a>(<a class="local col0 ref" href="#160Version" title='Version' data-ref="160Version">Version</a>, <a class="local col4 ref" href="#164Waitcnt" title='Waitcnt' data-ref="164Waitcnt">Waitcnt</a>, <a class="local col1 ref" href="#161Vmcnt" title='Vmcnt' data-ref="161Vmcnt">Vmcnt</a>);</td></tr>
<tr><th id="635">635</th><td>  <a class="local col4 ref" href="#164Waitcnt" title='Waitcnt' data-ref="164Waitcnt">Waitcnt</a> = <a class="ref" href="#_ZN4llvm6AMDGPU12encodeExpcntERKNS0_10IsaVersionEjj" title='llvm::AMDGPU::encodeExpcnt' data-ref="_ZN4llvm6AMDGPU12encodeExpcntERKNS0_10IsaVersionEjj">encodeExpcnt</a>(<a class="local col0 ref" href="#160Version" title='Version' data-ref="160Version">Version</a>, <a class="local col4 ref" href="#164Waitcnt" title='Waitcnt' data-ref="164Waitcnt">Waitcnt</a>, <a class="local col2 ref" href="#162Expcnt" title='Expcnt' data-ref="162Expcnt">Expcnt</a>);</td></tr>
<tr><th id="636">636</th><td>  <a class="local col4 ref" href="#164Waitcnt" title='Waitcnt' data-ref="164Waitcnt">Waitcnt</a> = <a class="ref" href="#_ZN4llvm6AMDGPU13encodeLgkmcntERKNS0_10IsaVersionEjj" title='llvm::AMDGPU::encodeLgkmcnt' data-ref="_ZN4llvm6AMDGPU13encodeLgkmcntERKNS0_10IsaVersionEjj">encodeLgkmcnt</a>(<a class="local col0 ref" href="#160Version" title='Version' data-ref="160Version">Version</a>, <a class="local col4 ref" href="#164Waitcnt" title='Waitcnt' data-ref="164Waitcnt">Waitcnt</a>, <a class="local col3 ref" href="#163Lgkmcnt" title='Lgkmcnt' data-ref="163Lgkmcnt">Lgkmcnt</a>);</td></tr>
<tr><th id="637">637</th><td>  <b>return</b> <a class="local col4 ref" href="#164Waitcnt" title='Waitcnt' data-ref="164Waitcnt">Waitcnt</a>;</td></tr>
<tr><th id="638">638</th><td>}</td></tr>
<tr><th id="639">639</th><td></td></tr>
<tr><th id="640">640</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU13encodeWaitcntERKNS0_10IsaVersionERKNS0_7WaitcntE" title='llvm::AMDGPU::encodeWaitcnt' data-ref="_ZN4llvm6AMDGPU13encodeWaitcntERKNS0_10IsaVersionERKNS0_7WaitcntE">encodeWaitcnt</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetParser.h.html#llvm::AMDGPU::IsaVersion" title='llvm::AMDGPU::IsaVersion' data-ref="llvm::AMDGPU::IsaVersion">IsaVersion</a> &amp;<dfn class="local col5 decl" id="165Version" title='Version' data-type='const llvm::AMDGPU::IsaVersion &amp;' data-ref="165Version">Version</dfn>, <em>const</em> <a class="type" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt" title='llvm::AMDGPU::Waitcnt' data-ref="llvm::AMDGPU::Waitcnt">Waitcnt</a> &amp;<dfn class="local col6 decl" id="166Decoded" title='Decoded' data-type='const llvm::AMDGPU::Waitcnt &amp;' data-ref="166Decoded">Decoded</dfn>) {</td></tr>
<tr><th id="641">641</th><td>  <b>return</b> <a class="ref" href="#_ZN4llvm6AMDGPU13encodeWaitcntERKNS0_10IsaVersionEjjj" title='llvm::AMDGPU::encodeWaitcnt' data-ref="_ZN4llvm6AMDGPU13encodeWaitcntERKNS0_10IsaVersionEjjj">encodeWaitcnt</a>(<a class="local col5 ref" href="#165Version" title='Version' data-ref="165Version">Version</a>, <a class="local col6 ref" href="#166Decoded" title='Decoded' data-ref="166Decoded">Decoded</a>.<a class="ref" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::VmCnt" title='llvm::AMDGPU::Waitcnt::VmCnt' data-ref="llvm::AMDGPU::Waitcnt::VmCnt">VmCnt</a>, <a class="local col6 ref" href="#166Decoded" title='Decoded' data-ref="166Decoded">Decoded</a>.<a class="ref" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::ExpCnt" title='llvm::AMDGPU::Waitcnt::ExpCnt' data-ref="llvm::AMDGPU::Waitcnt::ExpCnt">ExpCnt</a>, <a class="local col6 ref" href="#166Decoded" title='Decoded' data-ref="166Decoded">Decoded</a>.<a class="ref" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::Waitcnt::LgkmCnt" title='llvm::AMDGPU::Waitcnt::LgkmCnt' data-ref="llvm::AMDGPU::Waitcnt::LgkmCnt">LgkmCnt</a>);</td></tr>
<tr><th id="642">642</th><td>}</td></tr>
<tr><th id="643">643</th><td></td></tr>
<tr><th id="644">644</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="645">645</th><td><i>// hwreg</i></td></tr>
<tr><th id="646">646</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td><b>namespace</b> <span class="namespace">Hwreg</span> {</td></tr>
<tr><th id="649">649</th><td></td></tr>
<tr><th id="650">650</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="decl def" id="_ZN4llvm6AMDGPU5Hwreg10getHwregIdENS_9StringRefE" title='llvm::AMDGPU::Hwreg::getHwregId' data-ref="_ZN4llvm6AMDGPU5Hwreg10getHwregIdENS_9StringRefE">getHwregId</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col7 decl" id="167Name" title='Name' data-type='const llvm::StringRef' data-ref="167Name">Name</dfn>) {</td></tr>
<tr><th id="651">651</th><td>  <b>for</b> (<em>int</em> <dfn class="local col8 decl" id="168Id" title='Id' data-type='int' data-ref="168Id">Id</dfn> = <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Hwreg::Id::ID_SYMBOLIC_FIRST_" title='llvm::AMDGPU::Hwreg::Id::ID_SYMBOLIC_FIRST_' data-ref="llvm::AMDGPU::Hwreg::Id::ID_SYMBOLIC_FIRST_">ID_SYMBOLIC_FIRST_</a>; <a class="local col8 ref" href="#168Id" title='Id' data-ref="168Id">Id</a> &lt; <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Hwreg::Id::ID_SYMBOLIC_LAST_" title='llvm::AMDGPU::Hwreg::Id::ID_SYMBOLIC_LAST_' data-ref="llvm::AMDGPU::Hwreg::Id::ID_SYMBOLIC_LAST_">ID_SYMBOLIC_LAST_</a>; ++<a class="local col8 ref" href="#168Id" title='Id' data-ref="168Id">Id</a>) {</td></tr>
<tr><th id="652">652</th><td>    <b>if</b> (<a class="ref" href="AMDGPUAsmUtils.h.html#llvm::AMDGPU::Hwreg::IdSymbolic" title='llvm::AMDGPU::Hwreg::IdSymbolic' data-ref="llvm::AMDGPU::Hwreg::IdSymbolic">IdSymbolic</a>[<a class="local col8 ref" href="#168Id" title='Id' data-ref="168Id">Id</a>] &amp;&amp; <a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col7 ref" href="#167Name" title='Name' data-ref="167Name">Name</a> <a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="ref" href="AMDGPUAsmUtils.h.html#llvm::AMDGPU::Hwreg::IdSymbolic" title='llvm::AMDGPU::Hwreg::IdSymbolic' data-ref="llvm::AMDGPU::Hwreg::IdSymbolic">IdSymbolic</a>[<a class="local col8 ref" href="#168Id" title='Id' data-ref="168Id">Id</a>])</td></tr>
<tr><th id="653">653</th><td>      <b>return</b> <a class="local col8 ref" href="#168Id" title='Id' data-ref="168Id">Id</a>;</td></tr>
<tr><th id="654">654</th><td>  }</td></tr>
<tr><th id="655">655</th><td>  <b>return</b> <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Hwreg::Id::ID_UNKNOWN_" title='llvm::AMDGPU::Hwreg::Id::ID_UNKNOWN_' data-ref="llvm::AMDGPU::Hwreg::Id::ID_UNKNOWN_">ID_UNKNOWN_</a>;</td></tr>
<tr><th id="656">656</th><td>}</td></tr>
<tr><th id="657">657</th><td></td></tr>
<tr><th id="658">658</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZN4llvm6AMDGPU5HwregL20getLastSymbolicHwregERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::Hwreg::getLastSymbolicHwreg' data-type='unsigned int llvm::AMDGPU::Hwreg::getLastSymbolicHwreg(const llvm::MCSubtargetInfo &amp; STI)' data-ref="_ZN4llvm6AMDGPU5HwregL20getLastSymbolicHwregERKNS_15MCSubtargetInfoE">getLastSymbolicHwreg</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="169STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="169STI">STI</dfn>) {</td></tr>
<tr><th id="659">659</th><td>  <b>if</b> (<a class="ref" href="#_ZN4llvm6AMDGPU4isSIERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isSI' data-ref="_ZN4llvm6AMDGPU4isSIERKNS_15MCSubtargetInfoE">isSI</a>(<a class="local col9 ref" href="#169STI" title='STI' data-ref="169STI">STI</a>) || <a class="ref" href="#_ZN4llvm6AMDGPU4isCIERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isCI' data-ref="_ZN4llvm6AMDGPU4isCIERKNS_15MCSubtargetInfoE">isCI</a>(<a class="local col9 ref" href="#169STI" title='STI' data-ref="169STI">STI</a>) || <a class="ref" href="#_ZN4llvm6AMDGPU4isVIERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isVI' data-ref="_ZN4llvm6AMDGPU4isVIERKNS_15MCSubtargetInfoE">isVI</a>(<a class="local col9 ref" href="#169STI" title='STI' data-ref="169STI">STI</a>))</td></tr>
<tr><th id="660">660</th><td>    <b>return</b> <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Hwreg::Id::ID_SYMBOLIC_FIRST_GFX9_" title='llvm::AMDGPU::Hwreg::Id::ID_SYMBOLIC_FIRST_GFX9_' data-ref="llvm::AMDGPU::Hwreg::Id::ID_SYMBOLIC_FIRST_GFX9_">ID_SYMBOLIC_FIRST_GFX9_</a>;</td></tr>
<tr><th id="661">661</th><td>  <b>else</b> <b>if</b> (<a class="ref" href="#_ZN4llvm6AMDGPU6isGFX9ERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGFX9' data-ref="_ZN4llvm6AMDGPU6isGFX9ERKNS_15MCSubtargetInfoE">isGFX9</a>(<a class="local col9 ref" href="#169STI" title='STI' data-ref="169STI">STI</a>))</td></tr>
<tr><th id="662">662</th><td>    <b>return</b> <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Hwreg::Id::ID_SYMBOLIC_FIRST_GFX10_" title='llvm::AMDGPU::Hwreg::Id::ID_SYMBOLIC_FIRST_GFX10_' data-ref="llvm::AMDGPU::Hwreg::Id::ID_SYMBOLIC_FIRST_GFX10_">ID_SYMBOLIC_FIRST_GFX10_</a>;</td></tr>
<tr><th id="663">663</th><td>  <b>else</b></td></tr>
<tr><th id="664">664</th><td>    <b>return</b> <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Hwreg::Id::ID_SYMBOLIC_LAST_" title='llvm::AMDGPU::Hwreg::Id::ID_SYMBOLIC_LAST_' data-ref="llvm::AMDGPU::Hwreg::Id::ID_SYMBOLIC_LAST_">ID_SYMBOLIC_LAST_</a>;</td></tr>
<tr><th id="665">665</th><td>}</td></tr>
<tr><th id="666">666</th><td></td></tr>
<tr><th id="667">667</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU5Hwreg12isValidHwregElRKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::Hwreg::isValidHwreg' data-ref="_ZN4llvm6AMDGPU5Hwreg12isValidHwregElRKNS_15MCSubtargetInfoE">isValidHwreg</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col0 decl" id="170Id" title='Id' data-type='int64_t' data-ref="170Id">Id</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="171STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="171STI">STI</dfn>) {</td></tr>
<tr><th id="668">668</th><td>  <b>return</b> <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Hwreg::Id::ID_SYMBOLIC_FIRST_" title='llvm::AMDGPU::Hwreg::Id::ID_SYMBOLIC_FIRST_' data-ref="llvm::AMDGPU::Hwreg::Id::ID_SYMBOLIC_FIRST_">ID_SYMBOLIC_FIRST_</a> &lt;= <a class="local col0 ref" href="#170Id" title='Id' data-ref="170Id">Id</a> &amp;&amp; <a class="local col0 ref" href="#170Id" title='Id' data-ref="170Id">Id</a> &lt; <a class="tu ref" href="#_ZN4llvm6AMDGPU5HwregL20getLastSymbolicHwregERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::Hwreg::getLastSymbolicHwreg' data-use='c' data-ref="_ZN4llvm6AMDGPU5HwregL20getLastSymbolicHwregERKNS_15MCSubtargetInfoE">getLastSymbolicHwreg</a>(<a class="local col1 ref" href="#171STI" title='STI' data-ref="171STI">STI</a>) &amp;&amp;</td></tr>
<tr><th id="669">669</th><td>         <a class="ref" href="AMDGPUAsmUtils.h.html#llvm::AMDGPU::Hwreg::IdSymbolic" title='llvm::AMDGPU::Hwreg::IdSymbolic' data-ref="llvm::AMDGPU::Hwreg::IdSymbolic">IdSymbolic</a>[<a class="local col0 ref" href="#170Id" title='Id' data-ref="170Id">Id</a>];</td></tr>
<tr><th id="670">670</th><td>}</td></tr>
<tr><th id="671">671</th><td></td></tr>
<tr><th id="672">672</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU5Hwreg12isValidHwregEl" title='llvm::AMDGPU::Hwreg::isValidHwreg' data-ref="_ZN4llvm6AMDGPU5Hwreg12isValidHwregEl">isValidHwreg</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col2 decl" id="172Id" title='Id' data-type='int64_t' data-ref="172Id">Id</dfn>) {</td></tr>
<tr><th id="673">673</th><td>  <b>return</b> <var>0</var> &lt;= Id &amp;&amp; isUInt&lt;ID_WIDTH_&gt;(Id);</td></tr>
<tr><th id="674">674</th><td>}</td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU5Hwreg18isValidHwregOffsetEl" title='llvm::AMDGPU::Hwreg::isValidHwregOffset' data-ref="_ZN4llvm6AMDGPU5Hwreg18isValidHwregOffsetEl">isValidHwregOffset</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col3 decl" id="173Offset" title='Offset' data-type='int64_t' data-ref="173Offset">Offset</dfn>) {</td></tr>
<tr><th id="677">677</th><td>  <b>return</b> <var>0</var> &lt;= Offset &amp;&amp; isUInt&lt;OFFSET_WIDTH_&gt;(Offset);</td></tr>
<tr><th id="678">678</th><td>}</td></tr>
<tr><th id="679">679</th><td></td></tr>
<tr><th id="680">680</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU5Hwreg17isValidHwregWidthEl" title='llvm::AMDGPU::Hwreg::isValidHwregWidth' data-ref="_ZN4llvm6AMDGPU5Hwreg17isValidHwregWidthEl">isValidHwregWidth</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="174Width" title='Width' data-type='int64_t' data-ref="174Width">Width</dfn>) {</td></tr>
<tr><th id="681">681</th><td>  <b>return</b> <var>0</var> &lt;= (Width - <var>1</var>) &amp;&amp; isUInt&lt;WIDTH_M1_WIDTH_&gt;(Width - <var>1</var>);</td></tr>
<tr><th id="682">682</th><td>}</td></tr>
<tr><th id="683">683</th><td></td></tr>
<tr><th id="684">684</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="decl def" id="_ZN4llvm6AMDGPU5Hwreg11encodeHwregElll" title='llvm::AMDGPU::Hwreg::encodeHwreg' data-ref="_ZN4llvm6AMDGPU5Hwreg11encodeHwregElll">encodeHwreg</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col5 decl" id="175Id" title='Id' data-type='int64_t' data-ref="175Id">Id</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col6 decl" id="176Offset" title='Offset' data-type='int64_t' data-ref="176Offset">Offset</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col7 decl" id="177Width" title='Width' data-type='int64_t' data-ref="177Width">Width</dfn>) {</td></tr>
<tr><th id="685">685</th><td>  <b>return</b> (<a class="local col5 ref" href="#175Id" title='Id' data-ref="175Id">Id</a> &lt;&lt; <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Hwreg::Id::ID_SHIFT_" title='llvm::AMDGPU::Hwreg::Id::ID_SHIFT_' data-ref="llvm::AMDGPU::Hwreg::Id::ID_SHIFT_">ID_SHIFT_</a>) |</td></tr>
<tr><th id="686">686</th><td>         (<a class="local col6 ref" href="#176Offset" title='Offset' data-ref="176Offset">Offset</a> &lt;&lt; <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Hwreg::Offset::OFFSET_SHIFT_" title='llvm::AMDGPU::Hwreg::Offset::OFFSET_SHIFT_' data-ref="llvm::AMDGPU::Hwreg::Offset::OFFSET_SHIFT_">OFFSET_SHIFT_</a>) |</td></tr>
<tr><th id="687">687</th><td>         ((<a class="local col7 ref" href="#177Width" title='Width' data-ref="177Width">Width</a> - <var>1</var>) &lt;&lt; <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_SHIFT_" title='llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_SHIFT_' data-ref="llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_SHIFT_">WIDTH_M1_SHIFT_</a>);</td></tr>
<tr><th id="688">688</th><td>}</td></tr>
<tr><th id="689">689</th><td></td></tr>
<tr><th id="690">690</th><td><a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="decl def" id="_ZN4llvm6AMDGPU5Hwreg8getHwregEjRKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::Hwreg::getHwreg' data-ref="_ZN4llvm6AMDGPU5Hwreg8getHwregEjRKNS_15MCSubtargetInfoE">getHwreg</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="178Id" title='Id' data-type='unsigned int' data-ref="178Id">Id</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="179STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="179STI">STI</dfn>) {</td></tr>
<tr><th id="691">691</th><td>  <b>return</b> <a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="ref" href="#_ZN4llvm6AMDGPU5Hwreg12isValidHwregElRKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::Hwreg::isValidHwreg' data-ref="_ZN4llvm6AMDGPU5Hwreg12isValidHwregElRKNS_15MCSubtargetInfoE">isValidHwreg</a>(<a class="local col8 ref" href="#178Id" title='Id' data-ref="178Id">Id</a>, <a class="local col9 ref" href="#179STI" title='STI' data-ref="179STI">STI</a>) ? <a class="ref" href="AMDGPUAsmUtils.h.html#llvm::AMDGPU::Hwreg::IdSymbolic" title='llvm::AMDGPU::Hwreg::IdSymbolic' data-ref="llvm::AMDGPU::Hwreg::IdSymbolic">IdSymbolic</a>[<a class="local col8 ref" href="#178Id" title='Id' data-ref="178Id">Id</a>] : <q>""</q>;</td></tr>
<tr><th id="692">692</th><td>}</td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td><em>void</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU5Hwreg11decodeHwregEjRjS2_S2_" title='llvm::AMDGPU::Hwreg::decodeHwreg' data-ref="_ZN4llvm6AMDGPU5Hwreg11decodeHwregEjRjS2_S2_">decodeHwreg</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="180Val" title='Val' data-type='unsigned int' data-ref="180Val">Val</dfn>, <em>unsigned</em> &amp;<dfn class="local col1 decl" id="181Id" title='Id' data-type='unsigned int &amp;' data-ref="181Id">Id</dfn>, <em>unsigned</em> &amp;<dfn class="local col2 decl" id="182Offset" title='Offset' data-type='unsigned int &amp;' data-ref="182Offset">Offset</dfn>, <em>unsigned</em> &amp;<dfn class="local col3 decl" id="183Width" title='Width' data-type='unsigned int &amp;' data-ref="183Width">Width</dfn>) {</td></tr>
<tr><th id="695">695</th><td>  <a class="local col1 ref" href="#181Id" title='Id' data-ref="181Id">Id</a> = (<a class="local col0 ref" href="#180Val" title='Val' data-ref="180Val">Val</a> &amp; <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Hwreg::Id::ID_MASK_" title='llvm::AMDGPU::Hwreg::Id::ID_MASK_' data-ref="llvm::AMDGPU::Hwreg::Id::ID_MASK_">ID_MASK_</a>) &gt;&gt; <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Hwreg::Id::ID_SHIFT_" title='llvm::AMDGPU::Hwreg::Id::ID_SHIFT_' data-ref="llvm::AMDGPU::Hwreg::Id::ID_SHIFT_">ID_SHIFT_</a>;</td></tr>
<tr><th id="696">696</th><td>  <a class="local col2 ref" href="#182Offset" title='Offset' data-ref="182Offset">Offset</a> = (<a class="local col0 ref" href="#180Val" title='Val' data-ref="180Val">Val</a> &amp; <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Hwreg::Offset::OFFSET_MASK_" title='llvm::AMDGPU::Hwreg::Offset::OFFSET_MASK_' data-ref="llvm::AMDGPU::Hwreg::Offset::OFFSET_MASK_">OFFSET_MASK_</a>) &gt;&gt; <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Hwreg::Offset::OFFSET_SHIFT_" title='llvm::AMDGPU::Hwreg::Offset::OFFSET_SHIFT_' data-ref="llvm::AMDGPU::Hwreg::Offset::OFFSET_SHIFT_">OFFSET_SHIFT_</a>;</td></tr>
<tr><th id="697">697</th><td>  <a class="local col3 ref" href="#183Width" title='Width' data-ref="183Width">Width</a> = ((<a class="local col0 ref" href="#180Val" title='Val' data-ref="180Val">Val</a> &amp; <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_MASK_" title='llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_MASK_' data-ref="llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_MASK_">WIDTH_M1_MASK_</a>) &gt;&gt; <a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_SHIFT_" title='llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_SHIFT_' data-ref="llvm::AMDGPU::Hwreg::WidthMinusOne::WIDTH_M1_SHIFT_">WIDTH_M1_SHIFT_</a>) + <var>1</var>;</td></tr>
<tr><th id="698">698</th><td>}</td></tr>
<tr><th id="699">699</th><td></td></tr>
<tr><th id="700">700</th><td>} <i>// namespace Hwreg</i></td></tr>
<tr><th id="701">701</th><td></td></tr>
<tr><th id="702">702</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="703">703</th><td><i>//</i></td></tr>
<tr><th id="704">704</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="705">705</th><td></td></tr>
<tr><th id="706">706</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU21getInitialPSInputAddrERKNS_8FunctionE" title='llvm::AMDGPU::getInitialPSInputAddr' data-ref="_ZN4llvm6AMDGPU21getInitialPSInputAddrERKNS_8FunctionE">getInitialPSInputAddr</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col4 decl" id="184F" title='F' data-type='const llvm::Function &amp;' data-ref="184F">F</dfn>) {</td></tr>
<tr><th id="707">707</th><td>  <b>return</b> <a class="ref" href="#_ZN4llvm6AMDGPU19getIntegerAttributeERKNS_8FunctionENS_9StringRefEi" title='llvm::AMDGPU::getIntegerAttribute' data-ref="_ZN4llvm6AMDGPU19getIntegerAttributeERKNS_8FunctionENS_9StringRefEi">getIntegerAttribute</a>(<a class="local col4 ref" href="#184F" title='F' data-ref="184F">F</a>, <a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"InitialPSInputAddr"</q>, <var>0</var>);</td></tr>
<tr><th id="708">708</th><td>}</td></tr>
<tr><th id="709">709</th><td></td></tr>
<tr><th id="710">710</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU8isShaderEj" title='llvm::AMDGPU::isShader' data-ref="_ZN4llvm6AMDGPU8isShaderEj">isShader</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col5 decl" id="185cc" title='cc' data-type='CallingConv::ID' data-ref="185cc">cc</dfn>) {</td></tr>
<tr><th id="711">711</th><td>  <b>switch</b>(<a class="local col5 ref" href="#185cc" title='cc' data-ref="185cc">cc</a>) {</td></tr>
<tr><th id="712">712</th><td>    <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_VS" title='llvm::CallingConv::AMDGPU_VS' data-ref="llvm::CallingConv::AMDGPU_VS">AMDGPU_VS</a>:</td></tr>
<tr><th id="713">713</th><td>    <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_LS" title='llvm::CallingConv::AMDGPU_LS' data-ref="llvm::CallingConv::AMDGPU_LS">AMDGPU_LS</a>:</td></tr>
<tr><th id="714">714</th><td>    <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_HS" title='llvm::CallingConv::AMDGPU_HS' data-ref="llvm::CallingConv::AMDGPU_HS">AMDGPU_HS</a>:</td></tr>
<tr><th id="715">715</th><td>    <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_ES" title='llvm::CallingConv::AMDGPU_ES' data-ref="llvm::CallingConv::AMDGPU_ES">AMDGPU_ES</a>:</td></tr>
<tr><th id="716">716</th><td>    <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_GS" title='llvm::CallingConv::AMDGPU_GS' data-ref="llvm::CallingConv::AMDGPU_GS">AMDGPU_GS</a>:</td></tr>
<tr><th id="717">717</th><td>    <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_PS" title='llvm::CallingConv::AMDGPU_PS' data-ref="llvm::CallingConv::AMDGPU_PS">AMDGPU_PS</a>:</td></tr>
<tr><th id="718">718</th><td>    <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_CS" title='llvm::CallingConv::AMDGPU_CS' data-ref="llvm::CallingConv::AMDGPU_CS">AMDGPU_CS</a>:</td></tr>
<tr><th id="719">719</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="720">720</th><td>    <b>default</b>:</td></tr>
<tr><th id="721">721</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="722">722</th><td>  }</td></tr>
<tr><th id="723">723</th><td>}</td></tr>
<tr><th id="724">724</th><td></td></tr>
<tr><th id="725">725</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU9isComputeEj" title='llvm::AMDGPU::isCompute' data-ref="_ZN4llvm6AMDGPU9isComputeEj">isCompute</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col6 decl" id="186cc" title='cc' data-type='CallingConv::ID' data-ref="186cc">cc</dfn>) {</td></tr>
<tr><th id="726">726</th><td>  <b>return</b> !<a class="ref" href="#_ZN4llvm6AMDGPU8isShaderEj" title='llvm::AMDGPU::isShader' data-ref="_ZN4llvm6AMDGPU8isShaderEj">isShader</a>(<a class="local col6 ref" href="#186cc" title='cc' data-ref="186cc">cc</a>) || <a class="local col6 ref" href="#186cc" title='cc' data-ref="186cc">cc</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_CS" title='llvm::CallingConv::AMDGPU_CS' data-ref="llvm::CallingConv::AMDGPU_CS">AMDGPU_CS</a>;</td></tr>
<tr><th id="727">727</th><td>}</td></tr>
<tr><th id="728">728</th><td></td></tr>
<tr><th id="729">729</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU17isEntryFunctionCCEj" title='llvm::AMDGPU::isEntryFunctionCC' data-ref="_ZN4llvm6AMDGPU17isEntryFunctionCCEj">isEntryFunctionCC</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col7 decl" id="187CC" title='CC' data-type='CallingConv::ID' data-ref="187CC">CC</dfn>) {</td></tr>
<tr><th id="730">730</th><td>  <b>switch</b> (<a class="local col7 ref" href="#187CC" title='CC' data-ref="187CC">CC</a>) {</td></tr>
<tr><th id="731">731</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_KERNEL" title='llvm::CallingConv::AMDGPU_KERNEL' data-ref="llvm::CallingConv::AMDGPU_KERNEL">AMDGPU_KERNEL</a>:</td></tr>
<tr><th id="732">732</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::SPIR_KERNEL" title='llvm::CallingConv::SPIR_KERNEL' data-ref="llvm::CallingConv::SPIR_KERNEL">SPIR_KERNEL</a>:</td></tr>
<tr><th id="733">733</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_VS" title='llvm::CallingConv::AMDGPU_VS' data-ref="llvm::CallingConv::AMDGPU_VS">AMDGPU_VS</a>:</td></tr>
<tr><th id="734">734</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_GS" title='llvm::CallingConv::AMDGPU_GS' data-ref="llvm::CallingConv::AMDGPU_GS">AMDGPU_GS</a>:</td></tr>
<tr><th id="735">735</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_PS" title='llvm::CallingConv::AMDGPU_PS' data-ref="llvm::CallingConv::AMDGPU_PS">AMDGPU_PS</a>:</td></tr>
<tr><th id="736">736</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_CS" title='llvm::CallingConv::AMDGPU_CS' data-ref="llvm::CallingConv::AMDGPU_CS">AMDGPU_CS</a>:</td></tr>
<tr><th id="737">737</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_ES" title='llvm::CallingConv::AMDGPU_ES' data-ref="llvm::CallingConv::AMDGPU_ES">AMDGPU_ES</a>:</td></tr>
<tr><th id="738">738</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_HS" title='llvm::CallingConv::AMDGPU_HS' data-ref="llvm::CallingConv::AMDGPU_HS">AMDGPU_HS</a>:</td></tr>
<tr><th id="739">739</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_LS" title='llvm::CallingConv::AMDGPU_LS' data-ref="llvm::CallingConv::AMDGPU_LS">AMDGPU_LS</a>:</td></tr>
<tr><th id="740">740</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="741">741</th><td>  <b>default</b>:</td></tr>
<tr><th id="742">742</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="743">743</th><td>  }</td></tr>
<tr><th id="744">744</th><td>}</td></tr>
<tr><th id="745">745</th><td></td></tr>
<tr><th id="746">746</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU8hasXNACKERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::hasXNACK' data-ref="_ZN4llvm6AMDGPU8hasXNACKERKNS_15MCSubtargetInfoE">hasXNACK</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="188STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="188STI">STI</dfn>) {</td></tr>
<tr><th id="747">747</th><td>  <b>return</b> STI.getFeatureBits()[AMDGPU::FeatureXNACK];</td></tr>
<tr><th id="748">748</th><td>}</td></tr>
<tr><th id="749">749</th><td></td></tr>
<tr><th id="750">750</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU10hasSRAMECCERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::hasSRAMECC' data-ref="_ZN4llvm6AMDGPU10hasSRAMECCERKNS_15MCSubtargetInfoE">hasSRAMECC</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col9 decl" id="189STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="189STI">STI</dfn>) {</td></tr>
<tr><th id="751">751</th><td>  <b>return</b> STI.getFeatureBits()[AMDGPU::FeatureSRAMECC];</td></tr>
<tr><th id="752">752</th><td>}</td></tr>
<tr><th id="753">753</th><td></td></tr>
<tr><th id="754">754</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU12hasMIMG_R128ERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::hasMIMG_R128' data-ref="_ZN4llvm6AMDGPU12hasMIMG_R128ERKNS_15MCSubtargetInfoE">hasMIMG_R128</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="190STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="190STI">STI</dfn>) {</td></tr>
<tr><th id="755">755</th><td>  <b>return</b> STI.getFeatureBits()[AMDGPU::FeatureMIMG_R128];</td></tr>
<tr><th id="756">756</th><td>}</td></tr>
<tr><th id="757">757</th><td></td></tr>
<tr><th id="758">758</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU12hasPackedD16ERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::hasPackedD16' data-ref="_ZN4llvm6AMDGPU12hasPackedD16ERKNS_15MCSubtargetInfoE">hasPackedD16</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="191STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="191STI">STI</dfn>) {</td></tr>
<tr><th id="759">759</th><td>  <b>return</b> !STI.getFeatureBits()[AMDGPU::FeatureUnpackedD16VMem];</td></tr>
<tr><th id="760">760</th><td>}</td></tr>
<tr><th id="761">761</th><td></td></tr>
<tr><th id="762">762</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU4isSIERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isSI' data-ref="_ZN4llvm6AMDGPU4isSIERKNS_15MCSubtargetInfoE">isSI</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="192STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="192STI">STI</dfn>) {</td></tr>
<tr><th id="763">763</th><td>  <b>return</b> STI.getFeatureBits()[AMDGPU::FeatureSouthernIslands];</td></tr>
<tr><th id="764">764</th><td>}</td></tr>
<tr><th id="765">765</th><td></td></tr>
<tr><th id="766">766</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU4isCIERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isCI' data-ref="_ZN4llvm6AMDGPU4isCIERKNS_15MCSubtargetInfoE">isCI</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="193STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="193STI">STI</dfn>) {</td></tr>
<tr><th id="767">767</th><td>  <b>return</b> STI.getFeatureBits()[AMDGPU::FeatureSeaIslands];</td></tr>
<tr><th id="768">768</th><td>}</td></tr>
<tr><th id="769">769</th><td></td></tr>
<tr><th id="770">770</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU4isVIERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isVI' data-ref="_ZN4llvm6AMDGPU4isVIERKNS_15MCSubtargetInfoE">isVI</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="194STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="194STI">STI</dfn>) {</td></tr>
<tr><th id="771">771</th><td>  <b>return</b> STI.getFeatureBits()[AMDGPU::FeatureVolcanicIslands];</td></tr>
<tr><th id="772">772</th><td>}</td></tr>
<tr><th id="773">773</th><td></td></tr>
<tr><th id="774">774</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU6isGFX9ERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGFX9' data-ref="_ZN4llvm6AMDGPU6isGFX9ERKNS_15MCSubtargetInfoE">isGFX9</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="195STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="195STI">STI</dfn>) {</td></tr>
<tr><th id="775">775</th><td>  <b>return</b> STI.getFeatureBits()[AMDGPU::FeatureGFX9];</td></tr>
<tr><th id="776">776</th><td>}</td></tr>
<tr><th id="777">777</th><td></td></tr>
<tr><th id="778">778</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU7isGFX10ERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGFX10' data-ref="_ZN4llvm6AMDGPU7isGFX10ERKNS_15MCSubtargetInfoE">isGFX10</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col6 decl" id="196STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="196STI">STI</dfn>) {</td></tr>
<tr><th id="779">779</th><td>  <b>return</b> STI.getFeatureBits()[AMDGPU::FeatureGFX10];</td></tr>
<tr><th id="780">780</th><td>}</td></tr>
<tr><th id="781">781</th><td></td></tr>
<tr><th id="782">782</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU14isGCN3EncodingERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGCN3Encoding' data-ref="_ZN4llvm6AMDGPU14isGCN3EncodingERKNS_15MCSubtargetInfoE">isGCN3Encoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="197STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="197STI">STI</dfn>) {</td></tr>
<tr><th id="783">783</th><td>  <b>return</b> STI.getFeatureBits()[AMDGPU::FeatureGCN3Encoding];</td></tr>
<tr><th id="784">784</th><td>}</td></tr>
<tr><th id="785">785</th><td></td></tr>
<tr><th id="786">786</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU6isSGPREjPKNS_14MCRegisterInfoE" title='llvm::AMDGPU::isSGPR' data-ref="_ZN4llvm6AMDGPU6isSGPREjPKNS_14MCRegisterInfoE">isSGPR</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="198Reg" title='Reg' data-type='unsigned int' data-ref="198Reg">Reg</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a>* <dfn class="local col9 decl" id="199TRI" title='TRI' data-type='const llvm::MCRegisterInfo *' data-ref="199TRI">TRI</dfn>) {</td></tr>
<tr><th id="787">787</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterClass" title='llvm::MCRegisterClass' data-ref="llvm::MCRegisterClass">MCRegisterClass</a> <dfn class="local col0 decl" id="200SGPRClass" title='SGPRClass' data-type='const llvm::MCRegisterClass' data-ref="200SGPRClass">SGPRClass</dfn> = TRI-&gt;getRegClass(AMDGPU::SReg_32RegClassID);</td></tr>
<tr><th id="788">788</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="201FirstSubReg" title='FirstSubReg' data-type='const unsigned int' data-ref="201FirstSubReg">FirstSubReg</dfn> = <a class="local col9 ref" href="#199TRI" title='TRI' data-ref="199TRI">TRI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo9getSubRegEjj" title='llvm::MCRegisterInfo::getSubReg' data-ref="_ZNK4llvm14MCRegisterInfo9getSubRegEjj">getSubReg</a>(<a class="local col8 ref" href="#198Reg" title='Reg' data-ref="198Reg">Reg</a>, <var>1</var>);</td></tr>
<tr><th id="789">789</th><td>  <b>return</b> SGPRClass.contains(FirstSubReg != <var>0</var> ? FirstSubReg : Reg) ||</td></tr>
<tr><th id="790">790</th><td>    Reg == AMDGPU::SCC;</td></tr>
<tr><th id="791">791</th><td>}</td></tr>
<tr><th id="792">792</th><td></td></tr>
<tr><th id="793">793</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU14isRegIntersectEjjPKNS_14MCRegisterInfoE" title='llvm::AMDGPU::isRegIntersect' data-ref="_ZN4llvm6AMDGPU14isRegIntersectEjjPKNS_14MCRegisterInfoE">isRegIntersect</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="202Reg0" title='Reg0' data-type='unsigned int' data-ref="202Reg0">Reg0</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="203Reg1" title='Reg1' data-type='unsigned int' data-ref="203Reg1">Reg1</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a>* <dfn class="local col4 decl" id="204TRI" title='TRI' data-type='const llvm::MCRegisterInfo *' data-ref="204TRI">TRI</dfn>) {</td></tr>
<tr><th id="794">794</th><td>  <b>for</b> (<a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col5 decl" id="205R" title='R' data-type='llvm::MCRegAliasIterator' data-ref="205R">R</dfn><a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col2 ref" href="#202Reg0" title='Reg0' data-ref="202Reg0">Reg0</a>, <a class="local col4 ref" href="#204TRI" title='TRI' data-ref="204TRI">TRI</a>, <b>true</b>); <a class="local col5 ref" href="#205R" title='R' data-ref="205R">R</a>.<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col5 ref" href="#205R" title='R' data-ref="205R">R</a>) {</td></tr>
<tr><th id="795">795</th><td>    <b>if</b> (<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col5 ref" href="#205R" title='R' data-ref="205R">R</a> == <a class="local col3 ref" href="#203Reg1" title='Reg1' data-ref="203Reg1">Reg1</a>) <b>return</b> <b>true</b>;</td></tr>
<tr><th id="796">796</th><td>  }</td></tr>
<tr><th id="797">797</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="798">798</th><td>}</td></tr>
<tr><th id="799">799</th><td></td></tr>
<tr><th id="800">800</th><td><u>#define <dfn class="macro" id="_M/MAP_REG2REG" data-ref="_M/MAP_REG2REG">MAP_REG2REG</dfn> \</u></td></tr>
<tr><th id="801">801</th><td><u>  using namespace <span class="namespace">AMDGPU</span>; \</u></td></tr>
<tr><th id="802">802</th><td><u>  switch(<a class="local col6 ref" href="#206Reg" title='Reg' data-ref="206Reg"><a class="local col8 ref" href="#208Reg" title='Reg' data-ref="208Reg">Reg</a></a>) { \</u></td></tr>
<tr><th id="803">803</th><td><u>  default: return <a class="local col6 ref" href="#206Reg" title='Reg' data-ref="206Reg"><a class="local col8 ref" href="#208Reg" title='Reg' data-ref="208Reg">Reg</a></a>; \</u></td></tr>
<tr><th id="804">804</th><td><u>  CASE_CI_VI(FLAT_SCR) \</u></td></tr>
<tr><th id="805">805</th><td><u>  CASE_CI_VI(FLAT_SCR_LO) \</u></td></tr>
<tr><th id="806">806</th><td><u>  CASE_CI_VI(FLAT_SCR_HI) \</u></td></tr>
<tr><th id="807">807</th><td><u>  CASE_VI_GFX9_GFX10(TTMP0) \</u></td></tr>
<tr><th id="808">808</th><td><u>  CASE_VI_GFX9_GFX10(TTMP1) \</u></td></tr>
<tr><th id="809">809</th><td><u>  CASE_VI_GFX9_GFX10(TTMP2) \</u></td></tr>
<tr><th id="810">810</th><td><u>  CASE_VI_GFX9_GFX10(TTMP3) \</u></td></tr>
<tr><th id="811">811</th><td><u>  CASE_VI_GFX9_GFX10(TTMP4) \</u></td></tr>
<tr><th id="812">812</th><td><u>  CASE_VI_GFX9_GFX10(TTMP5) \</u></td></tr>
<tr><th id="813">813</th><td><u>  CASE_VI_GFX9_GFX10(TTMP6) \</u></td></tr>
<tr><th id="814">814</th><td><u>  CASE_VI_GFX9_GFX10(TTMP7) \</u></td></tr>
<tr><th id="815">815</th><td><u>  CASE_VI_GFX9_GFX10(TTMP8) \</u></td></tr>
<tr><th id="816">816</th><td><u>  CASE_VI_GFX9_GFX10(TTMP9) \</u></td></tr>
<tr><th id="817">817</th><td><u>  CASE_VI_GFX9_GFX10(TTMP10) \</u></td></tr>
<tr><th id="818">818</th><td><u>  CASE_VI_GFX9_GFX10(TTMP11) \</u></td></tr>
<tr><th id="819">819</th><td><u>  CASE_VI_GFX9_GFX10(TTMP12) \</u></td></tr>
<tr><th id="820">820</th><td><u>  CASE_VI_GFX9_GFX10(TTMP13) \</u></td></tr>
<tr><th id="821">821</th><td><u>  CASE_VI_GFX9_GFX10(TTMP14) \</u></td></tr>
<tr><th id="822">822</th><td><u>  CASE_VI_GFX9_GFX10(TTMP15) \</u></td></tr>
<tr><th id="823">823</th><td><u>  CASE_VI_GFX9_GFX10(TTMP0_TTMP1) \</u></td></tr>
<tr><th id="824">824</th><td><u>  CASE_VI_GFX9_GFX10(TTMP2_TTMP3) \</u></td></tr>
<tr><th id="825">825</th><td><u>  CASE_VI_GFX9_GFX10(TTMP4_TTMP5) \</u></td></tr>
<tr><th id="826">826</th><td><u>  CASE_VI_GFX9_GFX10(TTMP6_TTMP7) \</u></td></tr>
<tr><th id="827">827</th><td><u>  CASE_VI_GFX9_GFX10(TTMP8_TTMP9) \</u></td></tr>
<tr><th id="828">828</th><td><u>  CASE_VI_GFX9_GFX10(TTMP10_TTMP11) \</u></td></tr>
<tr><th id="829">829</th><td><u>  CASE_VI_GFX9_GFX10(TTMP12_TTMP13) \</u></td></tr>
<tr><th id="830">830</th><td><u>  CASE_VI_GFX9_GFX10(TTMP14_TTMP15) \</u></td></tr>
<tr><th id="831">831</th><td><u>  CASE_VI_GFX9_GFX10(TTMP0_TTMP1_TTMP2_TTMP3) \</u></td></tr>
<tr><th id="832">832</th><td><u>  CASE_VI_GFX9_GFX10(TTMP4_TTMP5_TTMP6_TTMP7) \</u></td></tr>
<tr><th id="833">833</th><td><u>  CASE_VI_GFX9_GFX10(TTMP8_TTMP9_TTMP10_TTMP11) \</u></td></tr>
<tr><th id="834">834</th><td><u>  CASE_VI_GFX9_GFX10(TTMP12_TTMP13_TTMP14_TTMP15) \</u></td></tr>
<tr><th id="835">835</th><td><u>  CASE_VI_GFX9_GFX10(TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7) \</u></td></tr>
<tr><th id="836">836</th><td><u>  CASE_VI_GFX9_GFX10(TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11) \</u></td></tr>
<tr><th id="837">837</th><td><u>  CASE_VI_GFX9_GFX10(TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15) \</u></td></tr>
<tr><th id="838">838</th><td><u>  CASE_VI_GFX9_GFX10(TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15) \</u></td></tr>
<tr><th id="839">839</th><td><u>  }</u></td></tr>
<tr><th id="840">840</th><td></td></tr>
<tr><th id="841">841</th><td><u>#define <dfn class="macro" id="_M/CASE_CI_VI" data-ref="_M/CASE_CI_VI">CASE_CI_VI</dfn>(node) \</u></td></tr>
<tr><th id="842">842</th><td><u>  assert(!<a class="ref" href="#_ZN4llvm6AMDGPU4isSIERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isSI' data-ref="_ZN4llvm6AMDGPU4isSIERKNS_15MCSubtargetInfoE">isSI</a>(<a class="local col7 ref" href="#207STI" title='STI' data-ref="207STI">STI</a>)); \</u></td></tr>
<tr><th id="843">843</th><td><u>  case node: return isCI(STI) ? node##_ci : node##_vi;</u></td></tr>
<tr><th id="844">844</th><td></td></tr>
<tr><th id="845">845</th><td><u>#define <dfn class="macro" id="_M/CASE_VI_GFX9_GFX10" data-ref="_M/CASE_VI_GFX9_GFX10">CASE_VI_GFX9_GFX10</dfn>(node) \</u></td></tr>
<tr><th id="846">846</th><td><u>  case node: return (isGFX9(STI) || isGFX10(STI)) ? node##_gfx9_gfx10 : node##_vi;</u></td></tr>
<tr><th id="847">847</th><td></td></tr>
<tr><th id="848">848</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU8getMCRegEjRKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::getMCReg' data-ref="_ZN4llvm6AMDGPU8getMCRegEjRKNS_15MCSubtargetInfoE">getMCReg</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="206Reg" title='Reg' data-type='unsigned int' data-ref="206Reg">Reg</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="207STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="207STI">STI</dfn>) {</td></tr>
<tr><th id="849">849</th><td>  <b>if</b> (<a class="local col7 ref" href="#207STI" title='STI' data-ref="207STI">STI</a>.<a class="ref" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo15getTargetTripleEv" title='llvm::MCSubtargetInfo::getTargetTriple' data-ref="_ZNK4llvm15MCSubtargetInfo15getTargetTripleEv">getTargetTriple</a>().<a class="ref" href="../../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple7getArchEv" title='llvm::Triple::getArch' data-ref="_ZNK4llvm6Triple7getArchEv">getArch</a>() == <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a>::<a class="enum" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple::ArchType::r600" title='llvm::Triple::ArchType::r600' data-ref="llvm::Triple::ArchType::r600">r600</a>)</td></tr>
<tr><th id="850">850</th><td>    <b>return</b> <a class="local col6 ref" href="#206Reg" title='Reg' data-ref="206Reg">Reg</a>;</td></tr>
<tr><th id="851">851</th><td>  <a class="macro" href="#800" title="using namespace AMDGPU; switch(Reg) { default: return Reg; (static_cast &lt;bool&gt; (!isSI(STI)) ? void (0) : __assert_fail (&quot;!isSI(STI)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp&quot;, 851, __extension__ __PRETTY_FUNCTION__)); case FLAT_SCR: return isCI(STI) ? FLAT_SCR_ci : FLAT_SCR_vi; (static_cast &lt;bool&gt; (!isSI(STI)) ? void (0) : __assert_fail (&quot;!isSI(STI)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp&quot;, 851, __extension__ __PRETTY_FUNCTION__)); case FLAT_SCR_LO: return isCI(STI) ? FLAT_SCR_LO_ci : FLAT_SCR_LO_vi; (static_cast &lt;bool&gt; (!isSI(STI)) ? void (0) : __assert_fail (&quot;!isSI(STI)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp&quot;, 851, __extension__ __PRETTY_FUNCTION__)); case FLAT_SCR_HI: return isCI(STI) ? FLAT_SCR_HI_ci : FLAT_SCR_HI_vi; case TTMP0: return (isGFX9(STI) || isGFX10(STI)) ? TTMP0_gfx9_gfx10 : TTMP0_vi; case TTMP1: return (isGFX9(STI) || isGFX10(STI)) ? TTMP1_gfx9_gfx10 : TTMP1_vi; case TTMP2: return (isGFX9(STI) || isGFX10(STI)) ? TTMP2_gfx9_gfx10 : TTMP2_vi; case TTMP3: return (isGFX9(STI) || isGFX10(STI)) ? TTMP3_gfx9_gfx10 : TTMP3_vi; case TTMP4: return (isGFX9(STI) || isGFX10(STI)) ? TTMP4_gfx9_gfx10 : TTMP4_vi; case TTMP5: return (isGFX9(STI) || isGFX10(STI)) ? TTMP5_gfx9_gfx10 : TTMP5_vi; case TTMP6: return (isGFX9(STI) || isGFX10(STI)) ? TTMP6_gfx9_gfx10 : TTMP6_vi; case TTMP7: return (isGFX9(STI) || isGFX10(STI)) ? TTMP7_gfx9_gfx10 : TTMP7_vi; case TTMP8: return (isGFX9(STI) || isGFX10(STI)) ? TTMP8_gfx9_gfx10 : TTMP8_vi; case TTMP9: return (isGFX9(STI) || isGFX10(STI)) ? TTMP9_gfx9_gfx10 : TTMP9_vi; case TTMP10: return (isGFX9(STI) || isGFX10(STI)) ? TTMP10_gfx9_gfx10 : TTMP10_vi; case TTMP11: return (isGFX9(STI) || isGFX10(STI)) ? TTMP11_gfx9_gfx10 : TTMP11_vi; case TTMP12: return (isGFX9(STI) || isGFX10(STI)) ? TTMP12_gfx9_gfx10 : TTMP12_vi; case TTMP13: return (isGFX9(STI) || isGFX10(STI)) ? TTMP13_gfx9_gfx10 : TTMP13_vi; case TTMP14: return (isGFX9(STI) || isGFX10(STI)) ? TTMP14_gfx9_gfx10 : TTMP14_vi; case TTMP15: return (isGFX9(STI) || isGFX10(STI)) ? TTMP15_gfx9_gfx10 : TTMP15_vi; case TTMP0_TTMP1: return (isGFX9(STI) || isGFX10(STI)) ? TTMP0_TTMP1_gfx9_gfx10 : TTMP0_TTMP1_vi; case TTMP2_TTMP3: return (isGFX9(STI) || isGFX10(STI)) ? TTMP2_TTMP3_gfx9_gfx10 : TTMP2_TTMP3_vi; case TTMP4_TTMP5: return (isGFX9(STI) || isGFX10(STI)) ? TTMP4_TTMP5_gfx9_gfx10 : TTMP4_TTMP5_vi; case TTMP6_TTMP7: return (isGFX9(STI) || isGFX10(STI)) ? TTMP6_TTMP7_gfx9_gfx10 : TTMP6_TTMP7_vi; case TTMP8_TTMP9: return (isGFX9(STI) || isGFX10(STI)) ? TTMP8_TTMP9_gfx9_gfx10 : TTMP8_TTMP9_vi; case TTMP10_TTMP11: return (isGFX9(STI) || isGFX10(STI)) ? TTMP10_TTMP11_gfx9_gfx10 : TTMP10_TTMP11_vi; case TTMP12_TTMP13: return (isGFX9(STI) || isGFX10(STI)) ? TTMP12_TTMP13_gfx9_gfx10 : TTMP12_TTMP13_vi; case TTMP14_TTMP15: return (isGFX9(STI) || isGFX10(STI)) ? TTMP14_TTMP15_gfx9_gfx10 : TTMP14_TTMP15_vi; case TTMP0_TTMP1_TTMP2_TTMP3: return (isGFX9(STI) || isGFX10(STI)) ? TTMP0_TTMP1_TTMP2_TTMP3_gfx9_gfx10 : TTMP0_TTMP1_TTMP2_TTMP3_vi; case TTMP4_TTMP5_TTMP6_TTMP7: return (isGFX9(STI) || isGFX10(STI)) ? TTMP4_TTMP5_TTMP6_TTMP7_gfx9_gfx10 : TTMP4_TTMP5_TTMP6_TTMP7_vi; case TTMP8_TTMP9_TTMP10_TTMP11: return (isGFX9(STI) || isGFX10(STI)) ? TTMP8_TTMP9_TTMP10_TTMP11_gfx9_gfx10 : TTMP8_TTMP9_TTMP10_TTMP11_vi; case TTMP12_TTMP13_TTMP14_TTMP15: return (isGFX9(STI) || isGFX10(STI)) ? TTMP12_TTMP13_TTMP14_TTMP15_gfx9_gfx10 : TTMP12_TTMP13_TTMP14_TTMP15_vi; case TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7: return (isGFX9(STI) || isGFX10(STI)) ? TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7_gfx9_gfx10 : TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7_vi; case TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11: return (isGFX9(STI) || isGFX10(STI)) ? TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11_gfx9_gfx10 : TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11_vi; case TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15: return (isGFX9(STI) || isGFX10(STI)) ? TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15_gfx9_gfx10 : TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15_vi; case TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15: return (isGFX9(STI) || isGFX10(STI)) ? TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15_gfx9_gfx10 : TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15_vi; }" data-ref="_M/MAP_REG2REG">MAP_REG2REG</a></td></tr>
<tr><th id="852">852</th><td>}</td></tr>
<tr><th id="853">853</th><td></td></tr>
<tr><th id="854">854</th><td><u>#undef <a class="macro" href="#841" data-ref="_M/CASE_CI_VI">CASE_CI_VI</a></u></td></tr>
<tr><th id="855">855</th><td><u>#undef <a class="macro" href="#845" data-ref="_M/CASE_VI_GFX9_GFX10">CASE_VI_GFX9_GFX10</a></u></td></tr>
<tr><th id="856">856</th><td></td></tr>
<tr><th id="857">857</th><td><u>#define <dfn class="macro" id="_M/CASE_CI_VI" data-ref="_M/CASE_CI_VI">CASE_CI_VI</dfn>(node)   case node##_ci: case node##_vi:   return node;</u></td></tr>
<tr><th id="858">858</th><td><u>#define <dfn class="macro" id="_M/CASE_VI_GFX9_GFX10" data-ref="_M/CASE_VI_GFX9_GFX10">CASE_VI_GFX9_GFX10</dfn>(node) case node##_vi: case node##_gfx9_gfx10: return node;</u></td></tr>
<tr><th id="859">859</th><td></td></tr>
<tr><th id="860">860</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU12mc2PseudoRegEj" title='llvm::AMDGPU::mc2PseudoReg' data-ref="_ZN4llvm6AMDGPU12mc2PseudoRegEj">mc2PseudoReg</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="208Reg" title='Reg' data-type='unsigned int' data-ref="208Reg">Reg</dfn>) {</td></tr>
<tr><th id="861">861</th><td>  <a class="macro" href="#800" title="using namespace AMDGPU; switch(Reg) { default: return Reg; case FLAT_SCR_ci: case FLAT_SCR_vi: return FLAT_SCR; case FLAT_SCR_LO_ci: case FLAT_SCR_LO_vi: return FLAT_SCR_LO; case FLAT_SCR_HI_ci: case FLAT_SCR_HI_vi: return FLAT_SCR_HI; case TTMP0_vi: case TTMP0_gfx9_gfx10: return TTMP0; case TTMP1_vi: case TTMP1_gfx9_gfx10: return TTMP1; case TTMP2_vi: case TTMP2_gfx9_gfx10: return TTMP2; case TTMP3_vi: case TTMP3_gfx9_gfx10: return TTMP3; case TTMP4_vi: case TTMP4_gfx9_gfx10: return TTMP4; case TTMP5_vi: case TTMP5_gfx9_gfx10: return TTMP5; case TTMP6_vi: case TTMP6_gfx9_gfx10: return TTMP6; case TTMP7_vi: case TTMP7_gfx9_gfx10: return TTMP7; case TTMP8_vi: case TTMP8_gfx9_gfx10: return TTMP8; case TTMP9_vi: case TTMP9_gfx9_gfx10: return TTMP9; case TTMP10_vi: case TTMP10_gfx9_gfx10: return TTMP10; case TTMP11_vi: case TTMP11_gfx9_gfx10: return TTMP11; case TTMP12_vi: case TTMP12_gfx9_gfx10: return TTMP12; case TTMP13_vi: case TTMP13_gfx9_gfx10: return TTMP13; case TTMP14_vi: case TTMP14_gfx9_gfx10: return TTMP14; case TTMP15_vi: case TTMP15_gfx9_gfx10: return TTMP15; case TTMP0_TTMP1_vi: case TTMP0_TTMP1_gfx9_gfx10: return TTMP0_TTMP1; case TTMP2_TTMP3_vi: case TTMP2_TTMP3_gfx9_gfx10: return TTMP2_TTMP3; case TTMP4_TTMP5_vi: case TTMP4_TTMP5_gfx9_gfx10: return TTMP4_TTMP5; case TTMP6_TTMP7_vi: case TTMP6_TTMP7_gfx9_gfx10: return TTMP6_TTMP7; case TTMP8_TTMP9_vi: case TTMP8_TTMP9_gfx9_gfx10: return TTMP8_TTMP9; case TTMP10_TTMP11_vi: case TTMP10_TTMP11_gfx9_gfx10: return TTMP10_TTMP11; case TTMP12_TTMP13_vi: case TTMP12_TTMP13_gfx9_gfx10: return TTMP12_TTMP13; case TTMP14_TTMP15_vi: case TTMP14_TTMP15_gfx9_gfx10: return TTMP14_TTMP15; case TTMP0_TTMP1_TTMP2_TTMP3_vi: case TTMP0_TTMP1_TTMP2_TTMP3_gfx9_gfx10: return TTMP0_TTMP1_TTMP2_TTMP3; case TTMP4_TTMP5_TTMP6_TTMP7_vi: case TTMP4_TTMP5_TTMP6_TTMP7_gfx9_gfx10: return TTMP4_TTMP5_TTMP6_TTMP7; case TTMP8_TTMP9_TTMP10_TTMP11_vi: case TTMP8_TTMP9_TTMP10_TTMP11_gfx9_gfx10: return TTMP8_TTMP9_TTMP10_TTMP11; case TTMP12_TTMP13_TTMP14_TTMP15_vi: case TTMP12_TTMP13_TTMP14_TTMP15_gfx9_gfx10: return TTMP12_TTMP13_TTMP14_TTMP15; case TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7_vi: case TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7_gfx9_gfx10: return TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7; case TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11_vi: case TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11_gfx9_gfx10: return TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11; case TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15_vi: case TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15_gfx9_gfx10: return TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15; case TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15_vi: case TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15_gfx9_gfx10: return TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15; }" data-ref="_M/MAP_REG2REG">MAP_REG2REG</a></td></tr>
<tr><th id="862">862</th><td>}</td></tr>
<tr><th id="863">863</th><td></td></tr>
<tr><th id="864">864</th><td><u>#undef <a class="macro" href="#857" data-ref="_M/CASE_CI_VI">CASE_CI_VI</a></u></td></tr>
<tr><th id="865">865</th><td><u>#undef <a class="macro" href="#858" data-ref="_M/CASE_VI_GFX9_GFX10">CASE_VI_GFX9_GFX10</a></u></td></tr>
<tr><th id="866">866</th><td><u>#undef <a class="macro" href="#800" data-ref="_M/MAP_REG2REG">MAP_REG2REG</a></u></td></tr>
<tr><th id="867">867</th><td></td></tr>
<tr><th id="868">868</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU14isSISrcOperandERKNS_11MCInstrDescEj" title='llvm::AMDGPU::isSISrcOperand' data-ref="_ZN4llvm6AMDGPU14isSISrcOperandERKNS_11MCInstrDescEj">isSISrcOperand</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col9 decl" id="209Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="209Desc">Desc</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="210OpNo" title='OpNo' data-type='unsigned int' data-ref="210OpNo">OpNo</dfn>) {</td></tr>
<tr><th id="869">869</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OpNo &lt; Desc.NumOperands) ? void (0) : __assert_fail (&quot;OpNo &lt; Desc.NumOperands&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp&quot;, 869, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#210OpNo" title='OpNo' data-ref="210OpNo">OpNo</a> &lt; <a class="local col9 ref" href="#209Desc" title='Desc' data-ref="209Desc">Desc</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::NumOperands" title='llvm::MCInstrDesc::NumOperands' data-ref="llvm::MCInstrDesc::NumOperands">NumOperands</a>);</td></tr>
<tr><th id="870">870</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="211OpType" title='OpType' data-type='unsigned int' data-ref="211OpType">OpType</dfn> = <a class="local col9 ref" href="#209Desc" title='Desc' data-ref="209Desc">Desc</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col0 ref" href="#210OpNo" title='OpNo' data-ref="210OpNo">OpNo</a>].<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::OperandType" title='llvm::MCOperandInfo::OperandType' data-ref="llvm::MCOperandInfo::OperandType">OperandType</a>;</td></tr>
<tr><th id="871">871</th><td>  <b>return</b> <a class="local col1 ref" href="#211OpType" title='OpType' data-ref="211OpType">OpType</a> &gt;= <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_SRC_FIRST" title='llvm::AMDGPU::OperandType::OPERAND_SRC_FIRST' data-ref="llvm::AMDGPU::OperandType::OPERAND_SRC_FIRST">OPERAND_SRC_FIRST</a> &amp;&amp;</td></tr>
<tr><th id="872">872</th><td>         <a class="local col1 ref" href="#211OpType" title='OpType' data-ref="211OpType">OpType</a> &lt;= <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_SRC_LAST" title='llvm::AMDGPU::OperandType::OPERAND_SRC_LAST' data-ref="llvm::AMDGPU::OperandType::OPERAND_SRC_LAST">OPERAND_SRC_LAST</a>;</td></tr>
<tr><th id="873">873</th><td>}</td></tr>
<tr><th id="874">874</th><td></td></tr>
<tr><th id="875">875</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU16isSISrcFPOperandERKNS_11MCInstrDescEj" title='llvm::AMDGPU::isSISrcFPOperand' data-ref="_ZN4llvm6AMDGPU16isSISrcFPOperandERKNS_11MCInstrDescEj">isSISrcFPOperand</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col2 decl" id="212Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="212Desc">Desc</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="213OpNo" title='OpNo' data-type='unsigned int' data-ref="213OpNo">OpNo</dfn>) {</td></tr>
<tr><th id="876">876</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OpNo &lt; Desc.NumOperands) ? void (0) : __assert_fail (&quot;OpNo &lt; Desc.NumOperands&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp&quot;, 876, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#213OpNo" title='OpNo' data-ref="213OpNo">OpNo</a> &lt; <a class="local col2 ref" href="#212Desc" title='Desc' data-ref="212Desc">Desc</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::NumOperands" title='llvm::MCInstrDesc::NumOperands' data-ref="llvm::MCInstrDesc::NumOperands">NumOperands</a>);</td></tr>
<tr><th id="877">877</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="214OpType" title='OpType' data-type='unsigned int' data-ref="214OpType">OpType</dfn> = <a class="local col2 ref" href="#212Desc" title='Desc' data-ref="212Desc">Desc</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col3 ref" href="#213OpNo" title='OpNo' data-ref="213OpNo">OpNo</a>].<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::OperandType" title='llvm::MCOperandInfo::OperandType' data-ref="llvm::MCOperandInfo::OperandType">OperandType</a>;</td></tr>
<tr><th id="878">878</th><td>  <b>switch</b> (<a class="local col4 ref" href="#214OpType" title='OpType' data-ref="214OpType">OpType</a>) {</td></tr>
<tr><th id="879">879</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP32" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP32' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP32">OPERAND_REG_IMM_FP32</a>:</td></tr>
<tr><th id="880">880</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP64" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP64' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP64">OPERAND_REG_IMM_FP64</a>:</td></tr>
<tr><th id="881">881</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP16" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP16' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP16">OPERAND_REG_IMM_FP16</a>:</td></tr>
<tr><th id="882">882</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_IMM_V2FP16" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_V2FP16' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_V2FP16">OPERAND_REG_IMM_V2FP16</a>:</td></tr>
<tr><th id="883">883</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_IMM_V2INT16" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_V2INT16' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_V2INT16">OPERAND_REG_IMM_V2INT16</a>:</td></tr>
<tr><th id="884">884</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP32" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP32' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP32">OPERAND_REG_INLINE_C_FP32</a>:</td></tr>
<tr><th id="885">885</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP64" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP64' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP64">OPERAND_REG_INLINE_C_FP64</a>:</td></tr>
<tr><th id="886">886</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP16" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP16' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP16">OPERAND_REG_INLINE_C_FP16</a>:</td></tr>
<tr><th id="887">887</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_V2FP16" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_V2FP16' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_V2FP16">OPERAND_REG_INLINE_C_V2FP16</a>:</td></tr>
<tr><th id="888">888</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_V2INT16" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_V2INT16' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_V2INT16">OPERAND_REG_INLINE_C_V2INT16</a>:</td></tr>
<tr><th id="889">889</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="890">890</th><td>  <b>default</b>:</td></tr>
<tr><th id="891">891</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="892">892</th><td>  }</td></tr>
<tr><th id="893">893</th><td>}</td></tr>
<tr><th id="894">894</th><td></td></tr>
<tr><th id="895">895</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU23isSISrcInlinableOperandERKNS_11MCInstrDescEj" title='llvm::AMDGPU::isSISrcInlinableOperand' data-ref="_ZN4llvm6AMDGPU23isSISrcInlinableOperandERKNS_11MCInstrDescEj">isSISrcInlinableOperand</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="215Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="215Desc">Desc</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="216OpNo" title='OpNo' data-type='unsigned int' data-ref="216OpNo">OpNo</dfn>) {</td></tr>
<tr><th id="896">896</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OpNo &lt; Desc.NumOperands) ? void (0) : __assert_fail (&quot;OpNo &lt; Desc.NumOperands&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp&quot;, 896, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#216OpNo" title='OpNo' data-ref="216OpNo">OpNo</a> &lt; <a class="local col5 ref" href="#215Desc" title='Desc' data-ref="215Desc">Desc</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::NumOperands" title='llvm::MCInstrDesc::NumOperands' data-ref="llvm::MCInstrDesc::NumOperands">NumOperands</a>);</td></tr>
<tr><th id="897">897</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="217OpType" title='OpType' data-type='unsigned int' data-ref="217OpType">OpType</dfn> = <a class="local col5 ref" href="#215Desc" title='Desc' data-ref="215Desc">Desc</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col6 ref" href="#216OpNo" title='OpNo' data-ref="216OpNo">OpNo</a>].<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::OperandType" title='llvm::MCOperandInfo::OperandType' data-ref="llvm::MCOperandInfo::OperandType">OperandType</a>;</td></tr>
<tr><th id="898">898</th><td>  <b>return</b> <a class="local col7 ref" href="#217OpType" title='OpType' data-ref="217OpType">OpType</a> &gt;= <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FIRST" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FIRST' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FIRST">OPERAND_REG_INLINE_C_FIRST</a> &amp;&amp;</td></tr>
<tr><th id="899">899</th><td>         <a class="local col7 ref" href="#217OpType" title='OpType' data-ref="217OpType">OpType</a> &lt;= <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_LAST" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_LAST' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_LAST">OPERAND_REG_INLINE_C_LAST</a>;</td></tr>
<tr><th id="900">900</th><td>}</td></tr>
<tr><th id="901">901</th><td></td></tr>
<tr><th id="902">902</th><td><i>// Avoid using MCRegisterClass::getSize, since that function will go away</i></td></tr>
<tr><th id="903">903</th><td><i>// (move from MC* level to Target* level). Return size in bits.</i></td></tr>
<tr><th id="904">904</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU14getRegBitWidthEj" title='llvm::AMDGPU::getRegBitWidth' data-ref="_ZN4llvm6AMDGPU14getRegBitWidthEj">getRegBitWidth</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="218RCID" title='RCID' data-type='unsigned int' data-ref="218RCID">RCID</dfn>) {</td></tr>
<tr><th id="905">905</th><td>  <b>switch</b> (<a class="local col8 ref" href="#218RCID" title='RCID' data-ref="218RCID">RCID</a>) {</td></tr>
<tr><th id="906">906</th><td>  <b>case</b> AMDGPU::SGPR_32RegClassID:</td></tr>
<tr><th id="907">907</th><td>  <b>case</b> AMDGPU::VGPR_32RegClassID:</td></tr>
<tr><th id="908">908</th><td>  <b>case</b> AMDGPU::VRegOrLds_32RegClassID:</td></tr>
<tr><th id="909">909</th><td>  <b>case</b> AMDGPU::VS_32RegClassID:</td></tr>
<tr><th id="910">910</th><td>  <b>case</b> AMDGPU::SReg_32RegClassID:</td></tr>
<tr><th id="911">911</th><td>  <b>case</b> AMDGPU::SReg_32_XM0RegClassID:</td></tr>
<tr><th id="912">912</th><td>  <b>case</b> AMDGPU::SRegOrLds_32RegClassID:</td></tr>
<tr><th id="913">913</th><td>    <b>return</b> <var>32</var>;</td></tr>
<tr><th id="914">914</th><td>  <b>case</b> AMDGPU::SGPR_64RegClassID:</td></tr>
<tr><th id="915">915</th><td>  <b>case</b> AMDGPU::VS_64RegClassID:</td></tr>
<tr><th id="916">916</th><td>  <b>case</b> AMDGPU::SReg_64RegClassID:</td></tr>
<tr><th id="917">917</th><td>  <b>case</b> AMDGPU::VReg_64RegClassID:</td></tr>
<tr><th id="918">918</th><td>  <b>case</b> AMDGPU::SReg_64_XEXECRegClassID:</td></tr>
<tr><th id="919">919</th><td>    <b>return</b> <var>64</var>;</td></tr>
<tr><th id="920">920</th><td>  <b>case</b> AMDGPU::SGPR_96RegClassID:</td></tr>
<tr><th id="921">921</th><td>  <b>case</b> AMDGPU::SReg_96RegClassID:</td></tr>
<tr><th id="922">922</th><td>  <b>case</b> AMDGPU::VReg_96RegClassID:</td></tr>
<tr><th id="923">923</th><td>    <b>return</b> <var>96</var>;</td></tr>
<tr><th id="924">924</th><td>  <b>case</b> AMDGPU::SGPR_128RegClassID:</td></tr>
<tr><th id="925">925</th><td>  <b>case</b> AMDGPU::SReg_128RegClassID:</td></tr>
<tr><th id="926">926</th><td>  <b>case</b> AMDGPU::VReg_128RegClassID:</td></tr>
<tr><th id="927">927</th><td>    <b>return</b> <var>128</var>;</td></tr>
<tr><th id="928">928</th><td>  <b>case</b> AMDGPU::SGPR_160RegClassID:</td></tr>
<tr><th id="929">929</th><td>  <b>case</b> AMDGPU::SReg_160RegClassID:</td></tr>
<tr><th id="930">930</th><td>  <b>case</b> AMDGPU::VReg_160RegClassID:</td></tr>
<tr><th id="931">931</th><td>    <b>return</b> <var>160</var>;</td></tr>
<tr><th id="932">932</th><td>  <b>case</b> AMDGPU::SReg_256RegClassID:</td></tr>
<tr><th id="933">933</th><td>  <b>case</b> AMDGPU::VReg_256RegClassID:</td></tr>
<tr><th id="934">934</th><td>    <b>return</b> <var>256</var>;</td></tr>
<tr><th id="935">935</th><td>  <b>case</b> AMDGPU::SReg_512RegClassID:</td></tr>
<tr><th id="936">936</th><td>  <b>case</b> AMDGPU::VReg_512RegClassID:</td></tr>
<tr><th id="937">937</th><td>    <b>return</b> <var>512</var>;</td></tr>
<tr><th id="938">938</th><td>  <b>default</b>:</td></tr>
<tr><th id="939">939</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected register class&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp&quot;, 939)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected register class"</q>);</td></tr>
<tr><th id="940">940</th><td>  }</td></tr>
<tr><th id="941">941</th><td>}</td></tr>
<tr><th id="942">942</th><td></td></tr>
<tr><th id="943">943</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU14getRegBitWidthERKNS_15MCRegisterClassE" title='llvm::AMDGPU::getRegBitWidth' data-ref="_ZN4llvm6AMDGPU14getRegBitWidthERKNS_15MCRegisterClassE">getRegBitWidth</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterClass" title='llvm::MCRegisterClass' data-ref="llvm::MCRegisterClass">MCRegisterClass</a> &amp;<dfn class="local col9 decl" id="219RC" title='RC' data-type='const llvm::MCRegisterClass &amp;' data-ref="219RC">RC</dfn>) {</td></tr>
<tr><th id="944">944</th><td>  <b>return</b> <a class="ref" href="#_ZN4llvm6AMDGPU14getRegBitWidthEj" title='llvm::AMDGPU::getRegBitWidth' data-ref="_ZN4llvm6AMDGPU14getRegBitWidthEj">getRegBitWidth</a>(<a class="local col9 ref" href="#219RC" title='RC' data-ref="219RC">RC</a>.<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm15MCRegisterClass5getIDEv" title='llvm::MCRegisterClass::getID' data-ref="_ZNK4llvm15MCRegisterClass5getIDEv">getID</a>());</td></tr>
<tr><th id="945">945</th><td>}</td></tr>
<tr><th id="946">946</th><td></td></tr>
<tr><th id="947">947</th><td><em>unsigned</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU17getRegOperandSizeEPKNS_14MCRegisterInfoERKNS_11MCInstrDescEj" title='llvm::AMDGPU::getRegOperandSize' data-ref="_ZN4llvm6AMDGPU17getRegOperandSizeEPKNS_14MCRegisterInfoERKNS_11MCInstrDescEj">getRegOperandSize</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> *<dfn class="local col0 decl" id="220MRI" title='MRI' data-type='const llvm::MCRegisterInfo *' data-ref="220MRI">MRI</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col1 decl" id="221Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="221Desc">Desc</dfn>,</td></tr>
<tr><th id="948">948</th><td>                           <em>unsigned</em> <dfn class="local col2 decl" id="222OpNo" title='OpNo' data-type='unsigned int' data-ref="222OpNo">OpNo</dfn>) {</td></tr>
<tr><th id="949">949</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OpNo &lt; Desc.NumOperands) ? void (0) : __assert_fail (&quot;OpNo &lt; Desc.NumOperands&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp&quot;, 949, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#222OpNo" title='OpNo' data-ref="222OpNo">OpNo</a> &lt; <a class="local col1 ref" href="#221Desc" title='Desc' data-ref="221Desc">Desc</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::NumOperands" title='llvm::MCInstrDesc::NumOperands' data-ref="llvm::MCInstrDesc::NumOperands">NumOperands</a>);</td></tr>
<tr><th id="950">950</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="223RCID" title='RCID' data-type='unsigned int' data-ref="223RCID">RCID</dfn> = <a class="local col1 ref" href="#221Desc" title='Desc' data-ref="221Desc">Desc</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col2 ref" href="#222OpNo" title='OpNo' data-ref="222OpNo">OpNo</a>].<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass">RegClass</a>;</td></tr>
<tr><th id="951">951</th><td>  <b>return</b> <a class="ref" href="#_ZN4llvm6AMDGPU14getRegBitWidthERKNS_15MCRegisterClassE" title='llvm::AMDGPU::getRegBitWidth' data-ref="_ZN4llvm6AMDGPU14getRegBitWidthERKNS_15MCRegisterClassE">getRegBitWidth</a>(<a class="local col0 ref" href="#220MRI" title='MRI' data-ref="220MRI">MRI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col3 ref" href="#223RCID" title='RCID' data-ref="223RCID">RCID</a>)) / <var>8</var>;</td></tr>
<tr><th id="952">952</th><td>}</td></tr>
<tr><th id="953">953</th><td></td></tr>
<tr><th id="954">954</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU20isInlinableLiteral64Elb" title='llvm::AMDGPU::isInlinableLiteral64' data-ref="_ZN4llvm6AMDGPU20isInlinableLiteral64Elb">isInlinableLiteral64</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="224Literal" title='Literal' data-type='int64_t' data-ref="224Literal">Literal</dfn>, <em>bool</em> <dfn class="local col5 decl" id="225HasInv2Pi" title='HasInv2Pi' data-type='bool' data-ref="225HasInv2Pi">HasInv2Pi</dfn>) {</td></tr>
<tr><th id="955">955</th><td>  <b>if</b> (<a class="local col4 ref" href="#224Literal" title='Literal' data-ref="224Literal">Literal</a> &gt;= -<var>16</var> &amp;&amp; <a class="local col4 ref" href="#224Literal" title='Literal' data-ref="224Literal">Literal</a> &lt;= <var>64</var>)</td></tr>
<tr><th id="956">956</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="957">957</th><td></td></tr>
<tr><th id="958">958</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="226Val" title='Val' data-type='uint64_t' data-ref="226Val">Val</dfn> = <b>static_cast</b>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>&gt;(<a class="local col4 ref" href="#224Literal" title='Literal' data-ref="224Literal">Literal</a>);</td></tr>
<tr><th id="959">959</th><td>  <b>return</b> (<a class="local col6 ref" href="#226Val" title='Val' data-ref="226Val">Val</a> == <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12DoubleToBitsEd" title='llvm::DoubleToBits' data-ref="_ZN4llvm12DoubleToBitsEd">DoubleToBits</a>(<var>0.0</var>)) ||</td></tr>
<tr><th id="960">960</th><td>         (<a class="local col6 ref" href="#226Val" title='Val' data-ref="226Val">Val</a> == <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12DoubleToBitsEd" title='llvm::DoubleToBits' data-ref="_ZN4llvm12DoubleToBitsEd">DoubleToBits</a>(<var>1.0</var>)) ||</td></tr>
<tr><th id="961">961</th><td>         (<a class="local col6 ref" href="#226Val" title='Val' data-ref="226Val">Val</a> == <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12DoubleToBitsEd" title='llvm::DoubleToBits' data-ref="_ZN4llvm12DoubleToBitsEd">DoubleToBits</a>(-<var>1.0</var>)) ||</td></tr>
<tr><th id="962">962</th><td>         (<a class="local col6 ref" href="#226Val" title='Val' data-ref="226Val">Val</a> == <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12DoubleToBitsEd" title='llvm::DoubleToBits' data-ref="_ZN4llvm12DoubleToBitsEd">DoubleToBits</a>(<var>0.5</var>)) ||</td></tr>
<tr><th id="963">963</th><td>         (<a class="local col6 ref" href="#226Val" title='Val' data-ref="226Val">Val</a> == <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12DoubleToBitsEd" title='llvm::DoubleToBits' data-ref="_ZN4llvm12DoubleToBitsEd">DoubleToBits</a>(-<var>0.5</var>)) ||</td></tr>
<tr><th id="964">964</th><td>         (<a class="local col6 ref" href="#226Val" title='Val' data-ref="226Val">Val</a> == <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12DoubleToBitsEd" title='llvm::DoubleToBits' data-ref="_ZN4llvm12DoubleToBitsEd">DoubleToBits</a>(<var>2.0</var>)) ||</td></tr>
<tr><th id="965">965</th><td>         (<a class="local col6 ref" href="#226Val" title='Val' data-ref="226Val">Val</a> == <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12DoubleToBitsEd" title='llvm::DoubleToBits' data-ref="_ZN4llvm12DoubleToBitsEd">DoubleToBits</a>(-<var>2.0</var>)) ||</td></tr>
<tr><th id="966">966</th><td>         (<a class="local col6 ref" href="#226Val" title='Val' data-ref="226Val">Val</a> == <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12DoubleToBitsEd" title='llvm::DoubleToBits' data-ref="_ZN4llvm12DoubleToBitsEd">DoubleToBits</a>(<var>4.0</var>)) ||</td></tr>
<tr><th id="967">967</th><td>         (<a class="local col6 ref" href="#226Val" title='Val' data-ref="226Val">Val</a> == <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12DoubleToBitsEd" title='llvm::DoubleToBits' data-ref="_ZN4llvm12DoubleToBitsEd">DoubleToBits</a>(-<var>4.0</var>)) ||</td></tr>
<tr><th id="968">968</th><td>         (<a class="local col6 ref" href="#226Val" title='Val' data-ref="226Val">Val</a> == <var>0x3fc45f306dc9c882</var> &amp;&amp; <a class="local col5 ref" href="#225HasInv2Pi" title='HasInv2Pi' data-ref="225HasInv2Pi">HasInv2Pi</a>);</td></tr>
<tr><th id="969">969</th><td>}</td></tr>
<tr><th id="970">970</th><td></td></tr>
<tr><th id="971">971</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU20isInlinableLiteral32Eib" title='llvm::AMDGPU::isInlinableLiteral32' data-ref="_ZN4llvm6AMDGPU20isInlinableLiteral32Eib">isInlinableLiteral32</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col7 decl" id="227Literal" title='Literal' data-type='int32_t' data-ref="227Literal">Literal</dfn>, <em>bool</em> <dfn class="local col8 decl" id="228HasInv2Pi" title='HasInv2Pi' data-type='bool' data-ref="228HasInv2Pi">HasInv2Pi</dfn>) {</td></tr>
<tr><th id="972">972</th><td>  <b>if</b> (<a class="local col7 ref" href="#227Literal" title='Literal' data-ref="227Literal">Literal</a> &gt;= -<var>16</var> &amp;&amp; <a class="local col7 ref" href="#227Literal" title='Literal' data-ref="227Literal">Literal</a> &lt;= <var>64</var>)</td></tr>
<tr><th id="973">973</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="974">974</th><td></td></tr>
<tr><th id="975">975</th><td>  <i>// The actual type of the operand does not seem to matter as long</i></td></tr>
<tr><th id="976">976</th><td><i>  // as the bits match one of the inline immediate values.  For example:</i></td></tr>
<tr><th id="977">977</th><td><i>  //</i></td></tr>
<tr><th id="978">978</th><td><i>  // -nan has the hexadecimal encoding of 0xfffffffe which is -2 in decimal,</i></td></tr>
<tr><th id="979">979</th><td><i>  // so it is a legal inline immediate.</i></td></tr>
<tr><th id="980">980</th><td><i>  //</i></td></tr>
<tr><th id="981">981</th><td><i>  // 1065353216 has the hexadecimal encoding 0x3f800000 which is 1.0f in</i></td></tr>
<tr><th id="982">982</th><td><i>  // floating-point, so it is a legal inline immediate.</i></td></tr>
<tr><th id="983">983</th><td></td></tr>
<tr><th id="984">984</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="229Val" title='Val' data-type='uint32_t' data-ref="229Val">Val</dfn> = <b>static_cast</b>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>&gt;(<a class="local col7 ref" href="#227Literal" title='Literal' data-ref="227Literal">Literal</a>);</td></tr>
<tr><th id="985">985</th><td>  <b>return</b> (<a class="local col9 ref" href="#229Val" title='Val' data-ref="229Val">Val</a> == <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11FloatToBitsEf" title='llvm::FloatToBits' data-ref="_ZN4llvm11FloatToBitsEf">FloatToBits</a>(<var>0.0f</var>)) ||</td></tr>
<tr><th id="986">986</th><td>         (<a class="local col9 ref" href="#229Val" title='Val' data-ref="229Val">Val</a> == <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11FloatToBitsEf" title='llvm::FloatToBits' data-ref="_ZN4llvm11FloatToBitsEf">FloatToBits</a>(<var>1.0f</var>)) ||</td></tr>
<tr><th id="987">987</th><td>         (<a class="local col9 ref" href="#229Val" title='Val' data-ref="229Val">Val</a> == <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11FloatToBitsEf" title='llvm::FloatToBits' data-ref="_ZN4llvm11FloatToBitsEf">FloatToBits</a>(-<var>1.0f</var>)) ||</td></tr>
<tr><th id="988">988</th><td>         (<a class="local col9 ref" href="#229Val" title='Val' data-ref="229Val">Val</a> == <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11FloatToBitsEf" title='llvm::FloatToBits' data-ref="_ZN4llvm11FloatToBitsEf">FloatToBits</a>(<var>0.5f</var>)) ||</td></tr>
<tr><th id="989">989</th><td>         (<a class="local col9 ref" href="#229Val" title='Val' data-ref="229Val">Val</a> == <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11FloatToBitsEf" title='llvm::FloatToBits' data-ref="_ZN4llvm11FloatToBitsEf">FloatToBits</a>(-<var>0.5f</var>)) ||</td></tr>
<tr><th id="990">990</th><td>         (<a class="local col9 ref" href="#229Val" title='Val' data-ref="229Val">Val</a> == <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11FloatToBitsEf" title='llvm::FloatToBits' data-ref="_ZN4llvm11FloatToBitsEf">FloatToBits</a>(<var>2.0f</var>)) ||</td></tr>
<tr><th id="991">991</th><td>         (<a class="local col9 ref" href="#229Val" title='Val' data-ref="229Val">Val</a> == <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11FloatToBitsEf" title='llvm::FloatToBits' data-ref="_ZN4llvm11FloatToBitsEf">FloatToBits</a>(-<var>2.0f</var>)) ||</td></tr>
<tr><th id="992">992</th><td>         (<a class="local col9 ref" href="#229Val" title='Val' data-ref="229Val">Val</a> == <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11FloatToBitsEf" title='llvm::FloatToBits' data-ref="_ZN4llvm11FloatToBitsEf">FloatToBits</a>(<var>4.0f</var>)) ||</td></tr>
<tr><th id="993">993</th><td>         (<a class="local col9 ref" href="#229Val" title='Val' data-ref="229Val">Val</a> == <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11FloatToBitsEf" title='llvm::FloatToBits' data-ref="_ZN4llvm11FloatToBitsEf">FloatToBits</a>(-<var>4.0f</var>)) ||</td></tr>
<tr><th id="994">994</th><td>         (<a class="local col9 ref" href="#229Val" title='Val' data-ref="229Val">Val</a> == <var>0x3e22f983</var> &amp;&amp; <a class="local col8 ref" href="#228HasInv2Pi" title='HasInv2Pi' data-ref="228HasInv2Pi">HasInv2Pi</a>);</td></tr>
<tr><th id="995">995</th><td>}</td></tr>
<tr><th id="996">996</th><td></td></tr>
<tr><th id="997">997</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU20isInlinableLiteral16Esb" title='llvm::AMDGPU::isInlinableLiteral16' data-ref="_ZN4llvm6AMDGPU20isInlinableLiteral16Esb">isInlinableLiteral16</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a> <dfn class="local col0 decl" id="230Literal" title='Literal' data-type='int16_t' data-ref="230Literal">Literal</dfn>, <em>bool</em> <dfn class="local col1 decl" id="231HasInv2Pi" title='HasInv2Pi' data-type='bool' data-ref="231HasInv2Pi">HasInv2Pi</dfn>) {</td></tr>
<tr><th id="998">998</th><td>  <b>if</b> (!<a class="local col1 ref" href="#231HasInv2Pi" title='HasInv2Pi' data-ref="231HasInv2Pi">HasInv2Pi</a>)</td></tr>
<tr><th id="999">999</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1000">1000</th><td></td></tr>
<tr><th id="1001">1001</th><td>  <b>if</b> (<a class="local col0 ref" href="#230Literal" title='Literal' data-ref="230Literal">Literal</a> &gt;= -<var>16</var> &amp;&amp; <a class="local col0 ref" href="#230Literal" title='Literal' data-ref="230Literal">Literal</a> &lt;= <var>64</var>)</td></tr>
<tr><th id="1002">1002</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1003">1003</th><td></td></tr>
<tr><th id="1004">1004</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="232Val" title='Val' data-type='uint16_t' data-ref="232Val">Val</dfn> = <b>static_cast</b>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a>&gt;(<a class="local col0 ref" href="#230Literal" title='Literal' data-ref="230Literal">Literal</a>);</td></tr>
<tr><th id="1005">1005</th><td>  <b>return</b> <a class="local col2 ref" href="#232Val" title='Val' data-ref="232Val">Val</a> == <var>0x3C00</var> || <i>// 1.0</i></td></tr>
<tr><th id="1006">1006</th><td>         <a class="local col2 ref" href="#232Val" title='Val' data-ref="232Val">Val</a> == <var>0xBC00</var> || <i>// -1.0</i></td></tr>
<tr><th id="1007">1007</th><td>         <a class="local col2 ref" href="#232Val" title='Val' data-ref="232Val">Val</a> == <var>0x3800</var> || <i>// 0.5</i></td></tr>
<tr><th id="1008">1008</th><td>         <a class="local col2 ref" href="#232Val" title='Val' data-ref="232Val">Val</a> == <var>0xB800</var> || <i>// -0.5</i></td></tr>
<tr><th id="1009">1009</th><td>         <a class="local col2 ref" href="#232Val" title='Val' data-ref="232Val">Val</a> == <var>0x4000</var> || <i>// 2.0</i></td></tr>
<tr><th id="1010">1010</th><td>         <a class="local col2 ref" href="#232Val" title='Val' data-ref="232Val">Val</a> == <var>0xC000</var> || <i>// -2.0</i></td></tr>
<tr><th id="1011">1011</th><td>         <a class="local col2 ref" href="#232Val" title='Val' data-ref="232Val">Val</a> == <var>0x4400</var> || <i>// 4.0</i></td></tr>
<tr><th id="1012">1012</th><td>         <a class="local col2 ref" href="#232Val" title='Val' data-ref="232Val">Val</a> == <var>0xC400</var> || <i>// -4.0</i></td></tr>
<tr><th id="1013">1013</th><td>         <a class="local col2 ref" href="#232Val" title='Val' data-ref="232Val">Val</a> == <var>0x3118</var>;   <i>// 1/2pi</i></td></tr>
<tr><th id="1014">1014</th><td>}</td></tr>
<tr><th id="1015">1015</th><td></td></tr>
<tr><th id="1016">1016</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU22isInlinableLiteralV216Eib" title='llvm::AMDGPU::isInlinableLiteralV216' data-ref="_ZN4llvm6AMDGPU22isInlinableLiteralV216Eib">isInlinableLiteralV216</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col3 decl" id="233Literal" title='Literal' data-type='int32_t' data-ref="233Literal">Literal</dfn>, <em>bool</em> <dfn class="local col4 decl" id="234HasInv2Pi" title='HasInv2Pi' data-type='bool' data-ref="234HasInv2Pi">HasInv2Pi</dfn>) {</td></tr>
<tr><th id="1017">1017</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (HasInv2Pi) ? void (0) : __assert_fail (&quot;HasInv2Pi&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp&quot;, 1017, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#234HasInv2Pi" title='HasInv2Pi' data-ref="234HasInv2Pi">HasInv2Pi</a>);</td></tr>
<tr><th id="1018">1018</th><td></td></tr>
<tr><th id="1019">1019</th><td>  <b>if</b> (isInt&lt;<var>16</var>&gt;(Literal) || isUInt&lt;<var>16</var>&gt;(Literal)) {</td></tr>
<tr><th id="1020">1020</th><td>    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a> <dfn class="local col5 decl" id="235Trunc" title='Trunc' data-type='int16_t' data-ref="235Trunc">Trunc</dfn> = <b>static_cast</b>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a>&gt;(<a class="local col3 ref" href="#233Literal" title='Literal' data-ref="233Literal">Literal</a>);</td></tr>
<tr><th id="1021">1021</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="ref" href="#_ZN4llvm6AMDGPU20isInlinableLiteral16Esb" title='llvm::AMDGPU::isInlinableLiteral16' data-ref="_ZN4llvm6AMDGPU20isInlinableLiteral16Esb">isInlinableLiteral16</a>(<a class="local col5 ref" href="#235Trunc" title='Trunc' data-ref="235Trunc">Trunc</a>, <a class="local col4 ref" href="#234HasInv2Pi" title='HasInv2Pi' data-ref="234HasInv2Pi">HasInv2Pi</a>);</td></tr>
<tr><th id="1022">1022</th><td>  }</td></tr>
<tr><th id="1023">1023</th><td>  <b>if</b> (!(<a class="local col3 ref" href="#233Literal" title='Literal' data-ref="233Literal">Literal</a> &amp; <var>0xffff</var>))</td></tr>
<tr><th id="1024">1024</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="ref" href="#_ZN4llvm6AMDGPU20isInlinableLiteral16Esb" title='llvm::AMDGPU::isInlinableLiteral16' data-ref="_ZN4llvm6AMDGPU20isInlinableLiteral16Esb">isInlinableLiteral16</a>(<a class="local col3 ref" href="#233Literal" title='Literal' data-ref="233Literal">Literal</a> &gt;&gt; <var>16</var>, <a class="local col4 ref" href="#234HasInv2Pi" title='HasInv2Pi' data-ref="234HasInv2Pi">HasInv2Pi</a>);</td></tr>
<tr><th id="1025">1025</th><td></td></tr>
<tr><th id="1026">1026</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a> <dfn class="local col6 decl" id="236Lo16" title='Lo16' data-type='int16_t' data-ref="236Lo16">Lo16</dfn> = <b>static_cast</b>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a>&gt;(<a class="local col3 ref" href="#233Literal" title='Literal' data-ref="233Literal">Literal</a>);</td></tr>
<tr><th id="1027">1027</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a> <dfn class="local col7 decl" id="237Hi16" title='Hi16' data-type='int16_t' data-ref="237Hi16">Hi16</dfn> = <b>static_cast</b>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a>&gt;(<a class="local col3 ref" href="#233Literal" title='Literal' data-ref="233Literal">Literal</a> &gt;&gt; <var>16</var>);</td></tr>
<tr><th id="1028">1028</th><td>  <b>return</b> <a class="local col6 ref" href="#236Lo16" title='Lo16' data-ref="236Lo16">Lo16</a> == <a class="local col7 ref" href="#237Hi16" title='Hi16' data-ref="237Hi16">Hi16</a> &amp;&amp; <a class="ref" href="#_ZN4llvm6AMDGPU20isInlinableLiteral16Esb" title='llvm::AMDGPU::isInlinableLiteral16' data-ref="_ZN4llvm6AMDGPU20isInlinableLiteral16Esb">isInlinableLiteral16</a>(<a class="local col6 ref" href="#236Lo16" title='Lo16' data-ref="236Lo16">Lo16</a>, <a class="local col4 ref" href="#234HasInv2Pi" title='HasInv2Pi' data-ref="234HasInv2Pi">HasInv2Pi</a>);</td></tr>
<tr><th id="1029">1029</th><td>}</td></tr>
<tr><th id="1030">1030</th><td></td></tr>
<tr><th id="1031">1031</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU17isArgPassedInSGPREPKNS_8ArgumentE" title='llvm::AMDGPU::isArgPassedInSGPR' data-ref="_ZN4llvm6AMDGPU17isArgPassedInSGPREPKNS_8ArgumentE">isArgPassedInSGPR</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/IR/Argument.h.html#llvm::Argument" title='llvm::Argument' data-ref="llvm::Argument">Argument</a> *<dfn class="local col8 decl" id="238A" title='A' data-type='const llvm::Argument *' data-ref="238A">A</dfn>) {</td></tr>
<tr><th id="1032">1032</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> *<dfn class="local col9 decl" id="239F" title='F' data-type='const llvm::Function *' data-ref="239F">F</dfn> = <a class="local col8 ref" href="#238A" title='A' data-ref="238A">A</a>-&gt;<a class="ref" href="../../../../include/llvm/IR/Argument.h.html#_ZNK4llvm8Argument9getParentEv" title='llvm::Argument::getParent' data-ref="_ZNK4llvm8Argument9getParentEv">getParent</a>();</td></tr>
<tr><th id="1033">1033</th><td></td></tr>
<tr><th id="1034">1034</th><td>  <i>// Arguments to compute shaders are never a source of divergence.</i></td></tr>
<tr><th id="1035">1035</th><td>  <span class="namespace">CallingConv::</span><a class="typedef" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col0 decl" id="240CC" title='CC' data-type='CallingConv::ID' data-ref="240CC">CC</dfn> = <a class="local col9 ref" href="#239F" title='F' data-ref="239F">F</a>-&gt;<a class="ref" href="../../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>();</td></tr>
<tr><th id="1036">1036</th><td>  <b>switch</b> (<a class="local col0 ref" href="#240CC" title='CC' data-ref="240CC">CC</a>) {</td></tr>
<tr><th id="1037">1037</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_KERNEL" title='llvm::CallingConv::AMDGPU_KERNEL' data-ref="llvm::CallingConv::AMDGPU_KERNEL">AMDGPU_KERNEL</a>:</td></tr>
<tr><th id="1038">1038</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::SPIR_KERNEL" title='llvm::CallingConv::SPIR_KERNEL' data-ref="llvm::CallingConv::SPIR_KERNEL">SPIR_KERNEL</a>:</td></tr>
<tr><th id="1039">1039</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1040">1040</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_VS" title='llvm::CallingConv::AMDGPU_VS' data-ref="llvm::CallingConv::AMDGPU_VS">AMDGPU_VS</a>:</td></tr>
<tr><th id="1041">1041</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_LS" title='llvm::CallingConv::AMDGPU_LS' data-ref="llvm::CallingConv::AMDGPU_LS">AMDGPU_LS</a>:</td></tr>
<tr><th id="1042">1042</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_HS" title='llvm::CallingConv::AMDGPU_HS' data-ref="llvm::CallingConv::AMDGPU_HS">AMDGPU_HS</a>:</td></tr>
<tr><th id="1043">1043</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_ES" title='llvm::CallingConv::AMDGPU_ES' data-ref="llvm::CallingConv::AMDGPU_ES">AMDGPU_ES</a>:</td></tr>
<tr><th id="1044">1044</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_GS" title='llvm::CallingConv::AMDGPU_GS' data-ref="llvm::CallingConv::AMDGPU_GS">AMDGPU_GS</a>:</td></tr>
<tr><th id="1045">1045</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_PS" title='llvm::CallingConv::AMDGPU_PS' data-ref="llvm::CallingConv::AMDGPU_PS">AMDGPU_PS</a>:</td></tr>
<tr><th id="1046">1046</th><td>  <b>case</b> <span class="namespace">CallingConv::</span><a class="enum" href="../../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_CS" title='llvm::CallingConv::AMDGPU_CS' data-ref="llvm::CallingConv::AMDGPU_CS">AMDGPU_CS</a>:</td></tr>
<tr><th id="1047">1047</th><td>    <i>// For non-compute shaders, SGPR inputs are marked with either inreg or byval.</i></td></tr>
<tr><th id="1048">1048</th><td><i>    // Everything else is in VGPRs.</i></td></tr>
<tr><th id="1049">1049</th><td>    <b>return</b> F-&gt;getAttributes().hasParamAttribute(A-&gt;getArgNo(), Attribute::InReg) ||</td></tr>
<tr><th id="1050">1050</th><td>           F-&gt;getAttributes().hasParamAttribute(A-&gt;getArgNo(), Attribute::ByVal);</td></tr>
<tr><th id="1051">1051</th><td>  <b>default</b>:</td></tr>
<tr><th id="1052">1052</th><td>    <i>// TODO: Should calls support inreg for SGPR inputs?</i></td></tr>
<tr><th id="1053">1053</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1054">1054</th><td>  }</td></tr>
<tr><th id="1055">1055</th><td>}</td></tr>
<tr><th id="1056">1056</th><td></td></tr>
<tr><th id="1057">1057</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZN4llvm6AMDGPUL17hasSMEMByteOffsetERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::hasSMEMByteOffset' data-type='bool llvm::AMDGPU::hasSMEMByteOffset(const llvm::MCSubtargetInfo &amp; ST)' data-ref="_ZN4llvm6AMDGPUL17hasSMEMByteOffsetERKNS_15MCSubtargetInfoE">hasSMEMByteOffset</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="241ST" title='ST' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="241ST">ST</dfn>) {</td></tr>
<tr><th id="1058">1058</th><td>  <b>return</b> <a class="ref" href="#_ZN4llvm6AMDGPU14isGCN3EncodingERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGCN3Encoding' data-ref="_ZN4llvm6AMDGPU14isGCN3EncodingERKNS_15MCSubtargetInfoE">isGCN3Encoding</a>(<a class="local col1 ref" href="#241ST" title='ST' data-ref="241ST">ST</a>) || <a class="ref" href="#_ZN4llvm6AMDGPU7isGFX10ERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGFX10' data-ref="_ZN4llvm6AMDGPU7isGFX10ERKNS_15MCSubtargetInfoE">isGFX10</a>(<a class="local col1 ref" href="#241ST" title='ST' data-ref="241ST">ST</a>);</td></tr>
<tr><th id="1059">1059</th><td>}</td></tr>
<tr><th id="1060">1060</th><td></td></tr>
<tr><th id="1061">1061</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="decl def" id="_ZN4llvm6AMDGPU20getSMRDEncodedOffsetERKNS_15MCSubtargetInfoEl" title='llvm::AMDGPU::getSMRDEncodedOffset' data-ref="_ZN4llvm6AMDGPU20getSMRDEncodedOffsetERKNS_15MCSubtargetInfoEl">getSMRDEncodedOffset</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="242ST" title='ST' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="242ST">ST</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col3 decl" id="243ByteOffset" title='ByteOffset' data-type='int64_t' data-ref="243ByteOffset">ByteOffset</dfn>) {</td></tr>
<tr><th id="1062">1062</th><td>  <b>if</b> (<a class="tu ref" href="#_ZN4llvm6AMDGPUL17hasSMEMByteOffsetERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::hasSMEMByteOffset' data-use='c' data-ref="_ZN4llvm6AMDGPUL17hasSMEMByteOffsetERKNS_15MCSubtargetInfoE">hasSMEMByteOffset</a>(<a class="local col2 ref" href="#242ST" title='ST' data-ref="242ST">ST</a>))</td></tr>
<tr><th id="1063">1063</th><td>    <b>return</b> <a class="local col3 ref" href="#243ByteOffset" title='ByteOffset' data-ref="243ByteOffset">ByteOffset</a>;</td></tr>
<tr><th id="1064">1064</th><td>  <b>return</b> <a class="local col3 ref" href="#243ByteOffset" title='ByteOffset' data-ref="243ByteOffset">ByteOffset</a> &gt;&gt; <var>2</var>;</td></tr>
<tr><th id="1065">1065</th><td>}</td></tr>
<tr><th id="1066">1066</th><td></td></tr>
<tr><th id="1067">1067</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU20isLegalSMRDImmOffsetERKNS_15MCSubtargetInfoEl" title='llvm::AMDGPU::isLegalSMRDImmOffset' data-ref="_ZN4llvm6AMDGPU20isLegalSMRDImmOffsetERKNS_15MCSubtargetInfoEl">isLegalSMRDImmOffset</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="244ST" title='ST' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="244ST">ST</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col5 decl" id="245ByteOffset" title='ByteOffset' data-type='int64_t' data-ref="245ByteOffset">ByteOffset</dfn>) {</td></tr>
<tr><th id="1068">1068</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col6 decl" id="246EncodedOffset" title='EncodedOffset' data-type='int64_t' data-ref="246EncodedOffset">EncodedOffset</dfn> = <a class="ref" href="#_ZN4llvm6AMDGPU20getSMRDEncodedOffsetERKNS_15MCSubtargetInfoEl" title='llvm::AMDGPU::getSMRDEncodedOffset' data-ref="_ZN4llvm6AMDGPU20getSMRDEncodedOffsetERKNS_15MCSubtargetInfoEl">getSMRDEncodedOffset</a>(<a class="local col4 ref" href="#244ST" title='ST' data-ref="244ST">ST</a>, <a class="local col5 ref" href="#245ByteOffset" title='ByteOffset' data-ref="245ByteOffset">ByteOffset</a>);</td></tr>
<tr><th id="1069">1069</th><td>  <b>return</b> (hasSMEMByteOffset(ST)) ?</td></tr>
<tr><th id="1070">1070</th><td>    isUInt&lt;<var>20</var>&gt;(EncodedOffset) : isUInt&lt;<var>8</var>&gt;(EncodedOffset);</td></tr>
<tr><th id="1071">1071</th><td>}</td></tr>
<tr><th id="1072">1072</th><td></td></tr>
<tr><th id="1073">1073</th><td><i>// Given Imm, split it into the values to put into the SOffset and ImmOffset</i></td></tr>
<tr><th id="1074">1074</th><td><i>// fields in an MUBUF instruction. Return false if it is not possible (due to a</i></td></tr>
<tr><th id="1075">1075</th><td><i>// hardware bug needing a workaround).</i></td></tr>
<tr><th id="1076">1076</th><td><i>//</i></td></tr>
<tr><th id="1077">1077</th><td><i>// The required alignment ensures that individual address components remain</i></td></tr>
<tr><th id="1078">1078</th><td><i>// aligned if they are aligned to begin with. It also ensures that additional</i></td></tr>
<tr><th id="1079">1079</th><td><i>// offsets within the given alignment can be added to the resulting ImmOffset.</i></td></tr>
<tr><th id="1080">1080</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU16splitMUBUFOffsetEjRjS1_PKNS_12GCNSubtargetEj" title='llvm::AMDGPU::splitMUBUFOffset' data-ref="_ZN4llvm6AMDGPU16splitMUBUFOffsetEjRjS1_PKNS_12GCNSubtargetEj">splitMUBUFOffset</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col7 decl" id="247Imm" title='Imm' data-type='uint32_t' data-ref="247Imm">Imm</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> &amp;<dfn class="local col8 decl" id="248SOffset" title='SOffset' data-type='uint32_t &amp;' data-ref="248SOffset">SOffset</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> &amp;<dfn class="local col9 decl" id="249ImmOffset" title='ImmOffset' data-type='uint32_t &amp;' data-ref="249ImmOffset">ImmOffset</dfn>,</td></tr>
<tr><th id="1081">1081</th><td>                      <em>const</em> <a class="type" href="../AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> *<dfn class="local col0 decl" id="250Subtarget" title='Subtarget' data-type='const llvm::GCNSubtarget *' data-ref="250Subtarget">Subtarget</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="251Align" title='Align' data-type='uint32_t' data-ref="251Align">Align</dfn>) {</td></tr>
<tr><th id="1082">1082</th><td>  <em>const</em> <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col2 decl" id="252MaxImm" title='MaxImm' data-type='const uint32_t' data-ref="252MaxImm">MaxImm</dfn> = <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm9alignDownEmmm" title='llvm::alignDown' data-ref="_ZN4llvm9alignDownEmmm">alignDown</a>(<var>4095</var>, <a class="local col1 ref" href="#251Align" title='Align' data-ref="251Align">Align</a>);</td></tr>
<tr><th id="1083">1083</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="253Overflow" title='Overflow' data-type='uint32_t' data-ref="253Overflow">Overflow</dfn> = <var>0</var>;</td></tr>
<tr><th id="1084">1084</th><td></td></tr>
<tr><th id="1085">1085</th><td>  <b>if</b> (<a class="local col7 ref" href="#247Imm" title='Imm' data-ref="247Imm">Imm</a> &gt; <a class="local col2 ref" href="#252MaxImm" title='MaxImm' data-ref="252MaxImm">MaxImm</a>) {</td></tr>
<tr><th id="1086">1086</th><td>    <b>if</b> (<a class="local col7 ref" href="#247Imm" title='Imm' data-ref="247Imm">Imm</a> &lt;= <a class="local col2 ref" href="#252MaxImm" title='MaxImm' data-ref="252MaxImm">MaxImm</a> + <var>64</var>) {</td></tr>
<tr><th id="1087">1087</th><td>      <i>// Use an SOffset inline constant for 4..64</i></td></tr>
<tr><th id="1088">1088</th><td>      <a class="local col3 ref" href="#253Overflow" title='Overflow' data-ref="253Overflow">Overflow</a> = <a class="local col7 ref" href="#247Imm" title='Imm' data-ref="247Imm">Imm</a> - <a class="local col2 ref" href="#252MaxImm" title='MaxImm' data-ref="252MaxImm">MaxImm</a>;</td></tr>
<tr><th id="1089">1089</th><td>      <a class="local col7 ref" href="#247Imm" title='Imm' data-ref="247Imm">Imm</a> = <a class="local col2 ref" href="#252MaxImm" title='MaxImm' data-ref="252MaxImm">MaxImm</a>;</td></tr>
<tr><th id="1090">1090</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1091">1091</th><td>      <i>// Try to keep the same value in SOffset for adjacent loads, so that</i></td></tr>
<tr><th id="1092">1092</th><td><i>      // the corresponding register contents can be re-used.</i></td></tr>
<tr><th id="1093">1093</th><td><i>      //</i></td></tr>
<tr><th id="1094">1094</th><td><i>      // Load values with all low-bits (except for alignment bits) set into</i></td></tr>
<tr><th id="1095">1095</th><td><i>      // SOffset, so that a larger range of values can be covered using</i></td></tr>
<tr><th id="1096">1096</th><td><i>      // s_movk_i32.</i></td></tr>
<tr><th id="1097">1097</th><td><i>      //</i></td></tr>
<tr><th id="1098">1098</th><td><i>      // Atomic operations fail to work correctly when individual address</i></td></tr>
<tr><th id="1099">1099</th><td><i>      // components are unaligned, even if their sum is aligned.</i></td></tr>
<tr><th id="1100">1100</th><td>      <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="254High" title='High' data-type='uint32_t' data-ref="254High">High</dfn> = (<a class="local col7 ref" href="#247Imm" title='Imm' data-ref="247Imm">Imm</a> + <a class="local col1 ref" href="#251Align" title='Align' data-ref="251Align">Align</a>) &amp; ~<var>4095</var>;</td></tr>
<tr><th id="1101">1101</th><td>      <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="255Low" title='Low' data-type='uint32_t' data-ref="255Low">Low</dfn> = (<a class="local col7 ref" href="#247Imm" title='Imm' data-ref="247Imm">Imm</a> + <a class="local col1 ref" href="#251Align" title='Align' data-ref="251Align">Align</a>) &amp; <var>4095</var>;</td></tr>
<tr><th id="1102">1102</th><td>      <a class="local col7 ref" href="#247Imm" title='Imm' data-ref="247Imm">Imm</a> = <a class="local col5 ref" href="#255Low" title='Low' data-ref="255Low">Low</a>;</td></tr>
<tr><th id="1103">1103</th><td>      <a class="local col3 ref" href="#253Overflow" title='Overflow' data-ref="253Overflow">Overflow</a> = <a class="local col4 ref" href="#254High" title='High' data-ref="254High">High</a> - <a class="local col1 ref" href="#251Align" title='Align' data-ref="251Align">Align</a>;</td></tr>
<tr><th id="1104">1104</th><td>    }</td></tr>
<tr><th id="1105">1105</th><td>  }</td></tr>
<tr><th id="1106">1106</th><td></td></tr>
<tr><th id="1107">1107</th><td>  <i>// There is a hardware bug in SI and CI which prevents address clamping in</i></td></tr>
<tr><th id="1108">1108</th><td><i>  // MUBUF instructions from working correctly with SOffsets. The immediate</i></td></tr>
<tr><th id="1109">1109</th><td><i>  // offset is unaffected.</i></td></tr>
<tr><th id="1110">1110</th><td>  <b>if</b> (<a class="local col3 ref" href="#253Overflow" title='Overflow' data-ref="253Overflow">Overflow</a> &gt; <var>0</var> &amp;&amp;</td></tr>
<tr><th id="1111">1111</th><td>      <a class="local col0 ref" href="#250Subtarget" title='Subtarget' data-ref="250Subtarget">Subtarget</a>-&gt;<a class="ref" href="../AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &lt;= <a class="type" href="../AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="../AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::Generation::SEA_ISLANDS" title='llvm::AMDGPUSubtarget::Generation::SEA_ISLANDS' data-ref="llvm::AMDGPUSubtarget::Generation::SEA_ISLANDS">SEA_ISLANDS</a>)</td></tr>
<tr><th id="1112">1112</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1113">1113</th><td></td></tr>
<tr><th id="1114">1114</th><td>  <a class="local col9 ref" href="#249ImmOffset" title='ImmOffset' data-ref="249ImmOffset">ImmOffset</a> = <a class="local col7 ref" href="#247Imm" title='Imm' data-ref="247Imm">Imm</a>;</td></tr>
<tr><th id="1115">1115</th><td>  <a class="local col8 ref" href="#248SOffset" title='SOffset' data-ref="248SOffset">SOffset</a> = <a class="local col3 ref" href="#253Overflow" title='Overflow' data-ref="253Overflow">Overflow</a>;</td></tr>
<tr><th id="1116">1116</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1117">1117</th><td>}</td></tr>
<tr><th id="1118">1118</th><td></td></tr>
<tr><th id="1119">1119</th><td><a class="type" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::SIModeRegisterDefaults" title='llvm::AMDGPU::SIModeRegisterDefaults' data-ref="llvm::AMDGPU::SIModeRegisterDefaults">SIModeRegisterDefaults</a>::<dfn class="decl def" id="_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1ERKNS_8FunctionE" title='llvm::AMDGPU::SIModeRegisterDefaults::SIModeRegisterDefaults' data-ref="_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1ERKNS_8FunctionE">SIModeRegisterDefaults</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col6 decl" id="256F" title='F' data-type='const llvm::Function &amp;' data-ref="256F">F</dfn>) {</td></tr>
<tr><th id="1120">1120</th><td>  *<b>this</b> <a class="member" href="AMDGPUBaseInfo.h.html#570" title='llvm::AMDGPU::SIModeRegisterDefaults::operator=' data-ref="_ZN4llvm6AMDGPU22SIModeRegisterDefaultsaSEOS1_">=</a> <a class="member" href="AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU22SIModeRegisterDefaults24getDefaultForCallingConvEj" title='llvm::AMDGPU::SIModeRegisterDefaults::getDefaultForCallingConv' data-ref="_ZN4llvm6AMDGPU22SIModeRegisterDefaults24getDefaultForCallingConvEj">getDefaultForCallingConv</a>(<a class="local col6 ref" href="#256F" title='F' data-ref="256F">F</a>.<a class="ref" href="../../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>());</td></tr>
<tr><th id="1121">1121</th><td></td></tr>
<tr><th id="1122">1122</th><td>  <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col7 decl" id="257IEEEAttr" title='IEEEAttr' data-type='llvm::StringRef' data-ref="257IEEEAttr">IEEEAttr</dfn> = <a class="local col6 ref" href="#256F" title='F' data-ref="256F">F</a>.<a class="ref" href="../../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getFnAttributeENS_9StringRefE" title='llvm::Function::getFnAttribute' data-ref="_ZNK4llvm8Function14getFnAttributeENS_9StringRefE">getFnAttribute</a>(<a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-ieee"</q>).<a class="ref" href="../../../../include/llvm/IR/Attributes.h.html#_ZNK4llvm9Attribute16getValueAsStringEv" title='llvm::Attribute::getValueAsString' data-ref="_ZNK4llvm9Attribute16getValueAsStringEv">getValueAsString</a>();</td></tr>
<tr><th id="1123">1123</th><td>  <b>if</b> (!<a class="local col7 ref" href="#257IEEEAttr" title='IEEEAttr' data-ref="257IEEEAttr">IEEEAttr</a>.<a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5emptyEv" title='llvm::StringRef::empty' data-ref="_ZNK4llvm9StringRef5emptyEv">empty</a>())</td></tr>
<tr><th id="1124">1124</th><td>    <a class="member" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::SIModeRegisterDefaults::IEEE" title='llvm::AMDGPU::SIModeRegisterDefaults::IEEE' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::IEEE">IEEE</a> = <a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col7 ref" href="#257IEEEAttr" title='IEEEAttr' data-ref="257IEEEAttr">IEEEAttr</a> <a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"true"</q>;</td></tr>
<tr><th id="1125">1125</th><td></td></tr>
<tr><th id="1126">1126</th><td>  <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col8 decl" id="258DX10ClampAttr" title='DX10ClampAttr' data-type='llvm::StringRef' data-ref="258DX10ClampAttr">DX10ClampAttr</dfn></td></tr>
<tr><th id="1127">1127</th><td>    = <a class="local col6 ref" href="#256F" title='F' data-ref="256F">F</a>.<a class="ref" href="../../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getFnAttributeENS_9StringRefE" title='llvm::Function::getFnAttribute' data-ref="_ZNK4llvm8Function14getFnAttributeENS_9StringRefE">getFnAttribute</a>(<a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu-dx10-clamp"</q>).<a class="ref" href="../../../../include/llvm/IR/Attributes.h.html#_ZNK4llvm9Attribute16getValueAsStringEv" title='llvm::Attribute::getValueAsString' data-ref="_ZNK4llvm9Attribute16getValueAsStringEv">getValueAsString</a>();</td></tr>
<tr><th id="1128">1128</th><td>  <b>if</b> (!<a class="local col8 ref" href="#258DX10ClampAttr" title='DX10ClampAttr' data-ref="258DX10ClampAttr">DX10ClampAttr</a>.<a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5emptyEv" title='llvm::StringRef::empty' data-ref="_ZNK4llvm9StringRef5emptyEv">empty</a>())</td></tr>
<tr><th id="1129">1129</th><td>    <a class="member" href="AMDGPUBaseInfo.h.html#llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp" title='llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp">DX10Clamp</a> = <a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col8 ref" href="#258DX10ClampAttr" title='DX10ClampAttr' data-ref="258DX10ClampAttr">DX10ClampAttr</a> <a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"true"</q>;</td></tr>
<tr><th id="1130">1130</th><td>}</td></tr>
<tr><th id="1131">1131</th><td></td></tr>
<tr><th id="1132">1132</th><td><b>namespace</b> {</td></tr>
<tr><th id="1133">1133</th><td></td></tr>
<tr><th id="1134">1134</th><td><b>struct</b> <dfn class="tu type def" id="llvm::AMDGPU::(anonymousnamespace)::SourceOfDivergence" title='llvm::AMDGPU::(anonymous namespace)::SourceOfDivergence' data-ref="llvm::AMDGPU::(anonymousnamespace)::SourceOfDivergence">SourceOfDivergence</dfn> {</td></tr>
<tr><th id="1135">1135</th><td>  <em>unsigned</em> <dfn class="tu decl" id="llvm::AMDGPU::(anonymousnamespace)::SourceOfDivergence::Intr" title='llvm::AMDGPU::(anonymous namespace)::SourceOfDivergence::Intr' data-type='unsigned int' data-ref="llvm::AMDGPU::(anonymousnamespace)::SourceOfDivergence::Intr">Intr</dfn>;</td></tr>
<tr><th id="1136">1136</th><td>};</td></tr>
<tr><th id="1137">1137</th><td><em>const</em> <a class="tu type" href="#llvm::AMDGPU::(anonymousnamespace)::SourceOfDivergence" title='llvm::AMDGPU::(anonymous namespace)::SourceOfDivergence' data-ref="llvm::AMDGPU::(anonymousnamespace)::SourceOfDivergence">SourceOfDivergence</a> *<dfn class="tu decl" id="_ZN4llvm6AMDGPU12_GLOBAL__N_124lookupSourceOfDivergenceEj" title='llvm::AMDGPU::(anonymous namespace)::lookupSourceOfDivergence' data-type='const llvm::AMDGPU::(anonymous namespace)::SourceOfDivergence * llvm::AMDGPU::(anonymous namespace)::lookupSourceOfDivergence(unsigned int Intr)' data-ref="_ZN4llvm6AMDGPU12_GLOBAL__N_124lookupSourceOfDivergenceEj">lookupSourceOfDivergence</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="259Intr" title='Intr' data-type='unsigned int' data-ref="259Intr">Intr</dfn>);</td></tr>
<tr><th id="1138">1138</th><td></td></tr>
<tr><th id="1139">1139</th><td><u>#define <dfn class="macro" id="_M/GET_SourcesOfDivergence_IMPL" data-ref="_M/GET_SourcesOfDivergence_IMPL">GET_SourcesOfDivergence_IMPL</dfn></u></td></tr>
<tr><th id="1140">1140</th><td><u>#include "AMDGPUGenSearchableTables.inc"</u></td></tr>
<tr><th id="1141">1141</th><td></td></tr>
<tr><th id="1142">1142</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="1143">1143</th><td></td></tr>
<tr><th id="1144">1144</th><td><em>bool</em> <dfn class="decl def" id="_ZN4llvm6AMDGPU29isIntrinsicSourceOfDivergenceEj" title='llvm::AMDGPU::isIntrinsicSourceOfDivergence' data-ref="_ZN4llvm6AMDGPU29isIntrinsicSourceOfDivergenceEj">isIntrinsicSourceOfDivergence</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="260IntrID" title='IntrID' data-type='unsigned int' data-ref="260IntrID">IntrID</dfn>) {</td></tr>
<tr><th id="1145">1145</th><td>  <b>return</b> <a class="tu ref" href="#_ZN4llvm6AMDGPU12_GLOBAL__N_124lookupSourceOfDivergenceEj" title='llvm::AMDGPU::(anonymous namespace)::lookupSourceOfDivergence' data-use='c' data-ref="_ZN4llvm6AMDGPU12_GLOBAL__N_124lookupSourceOfDivergenceEj">lookupSourceOfDivergence</a>(<a class="local col0 ref" href="#260IntrID" title='IntrID' data-ref="260IntrID">IntrID</a>);</td></tr>
<tr><th id="1146">1146</th><td>}</td></tr>
<tr><th id="1147">1147</th><td></td></tr>
<tr><th id="1148">1148</th><td>} <i>// namespace AMDGPU</i></td></tr>
<tr><th id="1149">1149</th><td>} <i>// namespace llvm</i></td></tr>
<tr><th id="1150">1150</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
