--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Orner_Lab1_sseg_decoder.twx Orner_Lab1_sseg_decoder.ncd -o
Orner_Lab1_sseg_decoder.twr Orner_Lab1_sseg_decoder.pcf

Design file:              Orner_Lab1_sseg_decoder.ncd
Physical constraint file: Orner_Lab1_sseg_decoder.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
D0             |a              |    6.649|
D0             |b              |    6.447|
D0             |c              |    6.136|
D0             |d              |    6.219|
D0             |e              |    6.367|
D0             |f              |    6.167|
D0             |g              |    6.642|
D1             |a              |    6.707|
D1             |b              |    6.341|
D1             |c              |    6.260|
D1             |d              |    6.550|
D1             |e              |    6.431|
D1             |f              |    6.068|
D1             |g              |    6.725|
D2             |a              |    6.795|
D2             |b              |    6.386|
D2             |c              |    6.471|
D2             |d              |    6.706|
D2             |e              |    6.707|
D2             |f              |    6.144|
D2             |g              |    6.848|
D3             |a              |    6.689|
D3             |b              |    6.432|
D3             |c              |    6.146|
D3             |d              |    6.272|
D3             |e              |    6.342|
D3             |f              |    6.217|
D3             |g              |    6.747|
---------------+---------------+---------+


Analysis completed Thu Jan 28 12:44:26 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 163 MB



