Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu May 10 18:42:54 2018
| Host         : DESKTOP-0KG3I12 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 29 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.335        0.000                      0                   55        0.205        0.000                      0                   55        1.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)                 Period(ns)      Frequency(MHz)
-----                   ------------                 ----------      --------------
clk                     {0.000 4.000}                8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 2.000}                4.000           250.000         
  clkfbout_clk_wiz_0    {0.000 4.000}                8.000           125.000         
sys_clk_pin             {0.000 4.000}                8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 2.000}                4.000           250.000         
  clkfbout_clk_wiz_0_1  {0.000 4.000}                8.000           125.000         
  zap                   {0.000 4999999.888}          9999999.776     0.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.335        0.000                      0                   54        0.268        0.000                      0                   54        1.500        0.000                       0                    31  
  clkfbout_clk_wiz_0                                                                                                                                                      5.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.335        0.000                      0                   54        0.268        0.000                      0                   54        1.500        0.000                       0                    31  
  clkfbout_clk_wiz_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                   WNS(ns)       TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints       WHS(ns)       THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                   -------       -------  ---------------------  -------------------       -------       -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0           0.335         0.000                      0                   54         0.205         0.000                      0                   54  
zap                   clk_out1_clk_wiz_0           1.842         0.000                      0                    2         0.230         0.000                      0                    2  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1         0.335         0.000                      0                   54         0.205         0.000                      0                   54  
zap                   clk_out1_clk_wiz_0_1         1.842         0.000                      0                    2         0.293         0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  cw_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  cw_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 c_inst0/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 1.964ns (59.564%)  route 1.333ns (40.436%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 1.996 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.861    -2.363    c_inst0/clk_out1
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.518    -1.845 r  c_inst0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.712    -1.134    c_inst0/cnt[1]
    SLICE_X113Y86        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.478 r  c_inst0/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.478    c_inst0/cnt0_carry_n_0
    SLICE_X113Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.364 r  c_inst0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.364    c_inst0/cnt0_carry__0_n_0
    SLICE_X113Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.250 r  c_inst0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.250    c_inst0/cnt0_carry__1_n_0
    SLICE_X113Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.136 r  c_inst0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.136    c_inst0/cnt0_carry__2_n_0
    SLICE_X113Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.022 r  c_inst0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.022    c_inst0/cnt0_carry__3_n_0
    SLICE_X113Y91        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.312 r  c_inst0/cnt0_carry__4/O[1]
                         net (fo=1, routed)           0.622     0.934    c_inst0/data0[22]
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.683     1.996    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[22]/C
                         clock pessimism             -0.423     1.573    
                         clock uncertainty           -0.063     1.509    
    SLICE_X113Y88        FDRE (Setup_fdre_C_D)       -0.241     1.268    c_inst0/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          1.268    
                         arrival time                          -0.934    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 c_inst0/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 1.943ns (59.492%)  route 1.323ns (40.508%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 1.996 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.861    -2.363    c_inst0/clk_out1
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.518    -1.845 r  c_inst0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.712    -1.134    c_inst0/cnt[1]
    SLICE_X113Y86        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.478 r  c_inst0/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.478    c_inst0/cnt0_carry_n_0
    SLICE_X113Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.364 r  c_inst0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.364    c_inst0/cnt0_carry__0_n_0
    SLICE_X113Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.250 r  c_inst0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.250    c_inst0/cnt0_carry__1_n_0
    SLICE_X113Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.136 r  c_inst0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.136    c_inst0/cnt0_carry__2_n_0
    SLICE_X113Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.022 r  c_inst0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.022    c_inst0/cnt0_carry__3_n_0
    SLICE_X113Y91        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.291 r  c_inst0/cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.611     0.903    c_inst0/data0[24]
    SLICE_X111Y88        FDRE                                         r  c_inst0/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.683     1.996    c_inst0/clk_out1
    SLICE_X111Y88        FDRE                                         r  c_inst0/cnt_reg[24]/C
                         clock pessimism             -0.423     1.573    
                         clock uncertainty           -0.063     1.509    
    SLICE_X111Y88        FDRE (Setup_fdre_C_D)       -0.249     1.260    c_inst0/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          1.260    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 c_inst0/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.963ns (31.593%)  route 2.085ns (68.407%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 1.994 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.862    -2.362    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.419    -1.943 r  c_inst0/cnt_reg[22]/Q
                         net (fo=2, routed)           0.536    -1.407    c_inst0/cnt[22]
    SLICE_X112Y88        LUT4 (Prop_lut4_I0_O)        0.296    -1.111 f  c_inst0/cnt[26]_i_5/O
                         net (fo=1, routed)           0.395    -0.716    c_inst0/cnt[26]_i_5_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I3_O)        0.124    -0.592 f  c_inst0/cnt[26]_i_2/O
                         net (fo=2, routed)           0.579    -0.013    c_inst0/cnt[26]_i_2_n_0
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.111 r  c_inst0/cnt[26]_i_1/O
                         net (fo=26, routed)          0.574     0.686    c_inst0/o_0
    SLICE_X109Y90        FDRE                                         r  c_inst0/cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.681     1.994    c_inst0/clk_out1
    SLICE_X109Y90        FDRE                                         r  c_inst0/cnt_reg[18]/C
                         clock pessimism             -0.423     1.571    
                         clock uncertainty           -0.063     1.507    
    SLICE_X109Y90        FDRE (Setup_fdre_C_R)       -0.429     1.078    c_inst0/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          1.078    
                         arrival time                          -0.686    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 c_inst0/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.963ns (31.746%)  route 2.070ns (68.254%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 1.992 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.862    -2.362    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.419    -1.943 r  c_inst0/cnt_reg[22]/Q
                         net (fo=2, routed)           0.536    -1.407    c_inst0/cnt[22]
    SLICE_X112Y88        LUT4 (Prop_lut4_I0_O)        0.296    -1.111 f  c_inst0/cnt[26]_i_5/O
                         net (fo=1, routed)           0.395    -0.716    c_inst0/cnt[26]_i_5_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I3_O)        0.124    -0.592 f  c_inst0/cnt[26]_i_2/O
                         net (fo=2, routed)           0.579    -0.013    c_inst0/cnt[26]_i_2_n_0
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.111 r  c_inst0/cnt[26]_i_1/O
                         net (fo=26, routed)          0.560     0.671    c_inst0/o_0
    SLICE_X109Y87        FDRE                                         r  c_inst0/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.679     1.992    c_inst0/clk_out1
    SLICE_X109Y87        FDRE                                         r  c_inst0/cnt_reg[2]/C
                         clock pessimism             -0.423     1.569    
                         clock uncertainty           -0.063     1.505    
    SLICE_X109Y87        FDRE (Setup_fdre_C_R)       -0.429     1.076    c_inst0/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          1.076    
                         arrival time                          -0.671    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 c_inst0/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.963ns (31.529%)  route 2.091ns (68.471%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 1.996 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.862    -2.362    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.419    -1.943 r  c_inst0/cnt_reg[22]/Q
                         net (fo=2, routed)           0.536    -1.407    c_inst0/cnt[22]
    SLICE_X112Y88        LUT4 (Prop_lut4_I0_O)        0.296    -1.111 f  c_inst0/cnt[26]_i_5/O
                         net (fo=1, routed)           0.395    -0.716    c_inst0/cnt[26]_i_5_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I3_O)        0.124    -0.592 f  c_inst0/cnt[26]_i_2/O
                         net (fo=2, routed)           0.579    -0.013    c_inst0/cnt[26]_i_2_n_0
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.111 r  c_inst0/cnt[26]_i_1/O
                         net (fo=26, routed)          0.581     0.692    c_inst0/o_0
    SLICE_X111Y88        FDRE                                         r  c_inst0/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.683     1.996    c_inst0/clk_out1
    SLICE_X111Y88        FDRE                                         r  c_inst0/cnt_reg[24]/C
                         clock pessimism             -0.383     1.613    
                         clock uncertainty           -0.063     1.549    
    SLICE_X111Y88        FDRE (Setup_fdre_C_R)       -0.429     1.120    c_inst0/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          1.120    
                         arrival time                          -0.692    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 c_inst0/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.963ns (33.096%)  route 1.947ns (66.904%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 1.994 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.862    -2.362    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.419    -1.943 r  c_inst0/cnt_reg[22]/Q
                         net (fo=2, routed)           0.536    -1.407    c_inst0/cnt[22]
    SLICE_X112Y88        LUT4 (Prop_lut4_I0_O)        0.296    -1.111 f  c_inst0/cnt[26]_i_5/O
                         net (fo=1, routed)           0.395    -0.716    c_inst0/cnt[26]_i_5_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I3_O)        0.124    -0.592 f  c_inst0/cnt[26]_i_2/O
                         net (fo=2, routed)           0.579    -0.013    c_inst0/cnt[26]_i_2_n_0
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.111 r  c_inst0/cnt[26]_i_1/O
                         net (fo=26, routed)          0.436     0.547    c_inst0/o_0
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.681     1.994    c_inst0/clk_out1
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[13]/C
                         clock pessimism             -0.423     1.571    
                         clock uncertainty           -0.063     1.507    
    SLICE_X108Y89        FDRE (Setup_fdre_C_R)       -0.524     0.983    c_inst0/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.983    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 c_inst0/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.963ns (33.096%)  route 1.947ns (66.904%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 1.994 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.862    -2.362    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.419    -1.943 r  c_inst0/cnt_reg[22]/Q
                         net (fo=2, routed)           0.536    -1.407    c_inst0/cnt[22]
    SLICE_X112Y88        LUT4 (Prop_lut4_I0_O)        0.296    -1.111 f  c_inst0/cnt[26]_i_5/O
                         net (fo=1, routed)           0.395    -0.716    c_inst0/cnt[26]_i_5_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I3_O)        0.124    -0.592 f  c_inst0/cnt[26]_i_2/O
                         net (fo=2, routed)           0.579    -0.013    c_inst0/cnt[26]_i_2_n_0
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.111 r  c_inst0/cnt[26]_i_1/O
                         net (fo=26, routed)          0.436     0.547    c_inst0/o_0
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.681     1.994    c_inst0/clk_out1
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[16]/C
                         clock pessimism             -0.423     1.571    
                         clock uncertainty           -0.063     1.507    
    SLICE_X108Y89        FDRE (Setup_fdre_C_R)       -0.524     0.983    c_inst0/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.983    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 c_inst0/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.963ns (33.096%)  route 1.947ns (66.904%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 1.994 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.862    -2.362    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.419    -1.943 r  c_inst0/cnt_reg[22]/Q
                         net (fo=2, routed)           0.536    -1.407    c_inst0/cnt[22]
    SLICE_X112Y88        LUT4 (Prop_lut4_I0_O)        0.296    -1.111 f  c_inst0/cnt[26]_i_5/O
                         net (fo=1, routed)           0.395    -0.716    c_inst0/cnt[26]_i_5_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I3_O)        0.124    -0.592 f  c_inst0/cnt[26]_i_2/O
                         net (fo=2, routed)           0.579    -0.013    c_inst0/cnt[26]_i_2_n_0
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.111 r  c_inst0/cnt[26]_i_1/O
                         net (fo=26, routed)          0.436     0.547    c_inst0/o_0
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.681     1.994    c_inst0/clk_out1
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[1]/C
                         clock pessimism             -0.423     1.571    
                         clock uncertainty           -0.063     1.507    
    SLICE_X108Y89        FDRE (Setup_fdre_C_R)       -0.524     0.983    c_inst0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.983    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 c_inst0/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.963ns (33.096%)  route 1.947ns (66.904%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 1.994 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.862    -2.362    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.419    -1.943 r  c_inst0/cnt_reg[22]/Q
                         net (fo=2, routed)           0.536    -1.407    c_inst0/cnt[22]
    SLICE_X112Y88        LUT4 (Prop_lut4_I0_O)        0.296    -1.111 f  c_inst0/cnt[26]_i_5/O
                         net (fo=1, routed)           0.395    -0.716    c_inst0/cnt[26]_i_5_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I3_O)        0.124    -0.592 f  c_inst0/cnt[26]_i_2/O
                         net (fo=2, routed)           0.579    -0.013    c_inst0/cnt[26]_i_2_n_0
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.111 r  c_inst0/cnt[26]_i_1/O
                         net (fo=26, routed)          0.436     0.547    c_inst0/o_0
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.681     1.994    c_inst0/clk_out1
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[20]/C
                         clock pessimism             -0.423     1.571    
                         clock uncertainty           -0.063     1.507    
    SLICE_X108Y89        FDRE (Setup_fdre_C_R)       -0.524     0.983    c_inst0/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.983    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 c_inst0/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 0.963ns (32.631%)  route 1.988ns (67.369%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 1.998 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.862    -2.362    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.419    -1.943 r  c_inst0/cnt_reg[22]/Q
                         net (fo=2, routed)           0.536    -1.407    c_inst0/cnt[22]
    SLICE_X112Y88        LUT4 (Prop_lut4_I0_O)        0.296    -1.111 f  c_inst0/cnt[26]_i_5/O
                         net (fo=1, routed)           0.395    -0.716    c_inst0/cnt[26]_i_5_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I3_O)        0.124    -0.592 f  c_inst0/cnt[26]_i_2/O
                         net (fo=2, routed)           0.579    -0.013    c_inst0/cnt[26]_i_2_n_0
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.111 r  c_inst0/cnt[26]_i_1/O
                         net (fo=26, routed)          0.477     0.589    c_inst0/o_0
    SLICE_X112Y92        FDRE                                         r  c_inst0/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.685     1.998    c_inst0/clk_out1
    SLICE_X112Y92        FDRE                                         r  c_inst0/cnt_reg[17]/C
                         clock pessimism             -0.383     1.615    
                         clock uncertainty           -0.063     1.551    
    SLICE_X112Y92        FDRE (Setup_fdre_C_R)       -0.524     1.027    c_inst0/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          1.027    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  0.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 c_inst0/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.634    -0.545    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  c_inst0/cnt_reg[9]/Q
                         net (fo=2, routed)           0.117    -0.287    c_inst0/cnt[9]
    SLICE_X113Y88        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.172 r  c_inst0/cnt0_carry__1/O[0]
                         net (fo=1, routed)           0.000    -0.172    c_inst0/data0[9]
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.906    -0.313    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[9]/C
                         clock pessimism             -0.233    -0.545    
    SLICE_X113Y88        FDRE (Hold_fdre_C_D)         0.105    -0.440    c_inst0/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 c_inst0/cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.635    -0.544    c_inst0/clk_out1
    SLICE_X113Y92        FDRE                                         r  c_inst0/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  c_inst0/cnt_reg[25]/Q
                         net (fo=2, routed)           0.117    -0.286    c_inst0/cnt[25]
    SLICE_X113Y92        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.171 r  c_inst0/cnt0_carry__5/O[0]
                         net (fo=1, routed)           0.000    -0.171    c_inst0/data0[25]
    SLICE_X113Y92        FDRE                                         r  c_inst0/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.907    -0.312    c_inst0/clk_out1
    SLICE_X113Y92        FDRE                                         r  c_inst0/cnt_reg[25]/C
                         clock pessimism             -0.233    -0.544    
    SLICE_X113Y92        FDRE (Hold_fdre_C_D)         0.105    -0.439    c_inst0/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 c_inst0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.633    -0.546    c_inst0/clk_out1
    SLICE_X112Y87        FDRE                                         r  c_inst0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y87        FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  c_inst0/cnt_reg[0]/Q
                         net (fo=3, routed)           0.187    -0.195    c_inst0/cnt[0]
    SLICE_X112Y87        LUT1 (Prop_lut1_I0_O)        0.045    -0.150 r  c_inst0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    c_inst0/cnt_1[0]
    SLICE_X112Y87        FDRE                                         r  c_inst0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.904    -0.315    c_inst0/clk_out1
    SLICE_X112Y87        FDRE                                         r  c_inst0/cnt_reg[0]/C
                         clock pessimism             -0.232    -0.546    
    SLICE_X112Y87        FDRE (Hold_fdre_C_D)         0.120    -0.426    c_inst0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 c_inst0/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.251ns (61.744%)  route 0.156ns (38.256%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.634    -0.545    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  c_inst0/cnt_reg[10]/Q
                         net (fo=2, routed)           0.156    -0.249    c_inst0/cnt[10]
    SLICE_X113Y88        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.139 r  c_inst0/cnt0_carry__1/O[1]
                         net (fo=1, routed)           0.000    -0.139    c_inst0/data0[10]
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.906    -0.313    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[10]/C
                         clock pessimism             -0.233    -0.545    
    SLICE_X113Y88        FDRE (Hold_fdre_C_D)         0.105    -0.440    c_inst0/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 c_inst0/cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.292ns (71.329%)  route 0.117ns (28.671%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.635    -0.544    c_inst0/clk_out1
    SLICE_X113Y92        FDRE                                         r  c_inst0/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  c_inst0/cnt_reg[25]/Q
                         net (fo=2, routed)           0.117    -0.286    c_inst0/cnt[25]
    SLICE_X113Y92        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.135 r  c_inst0/cnt0_carry__5/O[1]
                         net (fo=1, routed)           0.000    -0.135    c_inst0/data0[26]
    SLICE_X113Y92        FDRE                                         r  c_inst0/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.907    -0.312    c_inst0/clk_out1
    SLICE_X113Y92        FDRE                                         r  c_inst0/cnt_reg[26]/C
                         clock pessimism             -0.233    -0.544    
    SLICE_X113Y92        FDRE (Hold_fdre_C_D)         0.105    -0.439    c_inst0/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 c_inst0/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.634    -0.545    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  c_inst0/cnt_reg[12]/Q
                         net (fo=2, routed)           0.170    -0.234    c_inst0/cnt[12]
    SLICE_X113Y88        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.126 r  c_inst0/cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.126    c_inst0/data0[12]
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.906    -0.313    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[12]/C
                         clock pessimism             -0.233    -0.545    
    SLICE_X113Y88        FDRE (Hold_fdre_C_D)         0.105    -0.440    c_inst0/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 c_inst0/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.254ns (38.442%)  route 0.407ns (61.558%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.633    -0.546    c_inst0/clk_out1
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  c_inst0/cnt_reg[16]/Q
                         net (fo=2, routed)           0.209    -0.173    c_inst0/cnt[16]
    SLICE_X111Y88        LUT5 (Prop_lut5_I1_O)        0.045    -0.128 r  c_inst0/cnt[26]_i_4/O
                         net (fo=2, routed)           0.198     0.069    c_inst0/cnt[26]_i_4_n_0
    SLICE_X112Y88        LUT4 (Prop_lut4_I2_O)        0.045     0.114 r  c_inst0/o_i_1/O
                         net (fo=1, routed)           0.000     0.114    c_inst0/o_i_1_n_0
    SLICE_X112Y88        FDRE                                         r  c_inst0/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.906    -0.313    c_inst0/clk_out1
    SLICE_X112Y88        FDRE                                         r  c_inst0/o_reg/C
                         clock pessimism             -0.195    -0.507    
    SLICE_X112Y88        FDRE (Hold_fdre_C_D)         0.120    -0.387    c_inst0/o_reg
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 c_inst0/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.315ns (51.184%)  route 0.300ns (48.816%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.635    -0.544    c_inst0/clk_out1
    SLICE_X112Y92        FDRE                                         r  c_inst0/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  c_inst0/cnt_reg[17]/Q
                         net (fo=2, routed)           0.178    -0.202    c_inst0/cnt[17]
    SLICE_X113Y90        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.051 r  c_inst0/cnt0_carry__3/O[1]
                         net (fo=1, routed)           0.122     0.071    c_inst0/data0[18]
    SLICE_X109Y90        FDRE                                         r  c_inst0/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.904    -0.315    c_inst0/clk_out1
    SLICE_X109Y90        FDRE                                         r  c_inst0/cnt_reg[18]/C
                         clock pessimism             -0.195    -0.509    
    SLICE_X109Y90        FDRE (Hold_fdre_C_D)         0.016    -0.493    c_inst0/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 c_inst0/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.251ns (43.336%)  route 0.328ns (56.664%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.632    -0.547    c_inst0/clk_out1
    SLICE_X109Y87        FDRE                                         r  c_inst0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  c_inst0/cnt_reg[2]/Q
                         net (fo=2, routed)           0.164    -0.242    c_inst0/cnt[2]
    SLICE_X113Y86        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.132 r  c_inst0/cnt0_carry/O[1]
                         net (fo=1, routed)           0.164     0.032    c_inst0/data0[2]
    SLICE_X109Y87        FDRE                                         r  c_inst0/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.901    -0.318    c_inst0/clk_out1
    SLICE_X109Y87        FDRE                                         r  c_inst0/cnt_reg[2]/C
                         clock pessimism             -0.230    -0.547    
    SLICE_X109Y87        FDRE (Hold_fdre_C_D)         0.008    -0.539    c_inst0/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 c_inst0/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.272ns (45.048%)  route 0.332ns (54.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.633    -0.546    c_inst0/clk_out1
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.164    -0.382 r  c_inst0/cnt_reg[20]/Q
                         net (fo=2, routed)           0.168    -0.214    c_inst0/cnt[20]
    SLICE_X113Y90        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.106 r  c_inst0/cnt0_carry__3/O[3]
                         net (fo=1, routed)           0.163     0.057    c_inst0/data0[20]
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.903    -0.316    c_inst0/clk_out1
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[20]/C
                         clock pessimism             -0.231    -0.546    
    SLICE_X108Y89        FDRE (Hold_fdre_C_D)         0.010    -0.536    c_inst0/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.594    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { cw_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y16  cw_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      PLLE2_ADV_X1Y2  cw_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X112Y87   c_inst0/clk_o_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X112Y87   c_inst0/cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X113Y88   c_inst0/cnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X113Y88   c_inst0/cnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X113Y88   c_inst0/cnt_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X108Y89   c_inst0/cnt_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X109Y89   c_inst0/cnt_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X113Y92   c_inst0/cnt_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       4.000       156.000    PLLE2_ADV_X1Y2  cw_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X112Y87   c_inst0/clk_o_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X112Y87   c_inst0/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X113Y88   c_inst0/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X113Y88   c_inst0/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X113Y88   c_inst0/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X108Y89   c_inst0/cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X109Y89   c_inst0/cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X113Y92   c_inst0/cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X113Y92   c_inst0/cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X108Y89   c_inst0/cnt_reg[16]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X112Y87   c_inst0/clk_o_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X112Y87   c_inst0/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X113Y88   c_inst0/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X113Y88   c_inst0/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X113Y88   c_inst0/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X108Y89   c_inst0/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X109Y89   c_inst0/cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X108Y89   c_inst0/cnt_reg[16]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X109Y89   c_inst0/cnt_reg[19]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X108Y89   c_inst0/cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { cw_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17  cw_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  cw_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  cw_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  cw_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y2  cw_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  cw_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  cw_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 c_inst0/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 1.964ns (59.564%)  route 1.333ns (40.436%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 1.996 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.861    -2.363    c_inst0/clk_out1
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.518    -1.845 r  c_inst0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.712    -1.134    c_inst0/cnt[1]
    SLICE_X113Y86        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.478 r  c_inst0/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.478    c_inst0/cnt0_carry_n_0
    SLICE_X113Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.364 r  c_inst0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.364    c_inst0/cnt0_carry__0_n_0
    SLICE_X113Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.250 r  c_inst0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.250    c_inst0/cnt0_carry__1_n_0
    SLICE_X113Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.136 r  c_inst0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.136    c_inst0/cnt0_carry__2_n_0
    SLICE_X113Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.022 r  c_inst0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.022    c_inst0/cnt0_carry__3_n_0
    SLICE_X113Y91        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.312 r  c_inst0/cnt0_carry__4/O[1]
                         net (fo=1, routed)           0.622     0.934    c_inst0/data0[22]
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.683     1.996    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[22]/C
                         clock pessimism             -0.423     1.573    
                         clock uncertainty           -0.063     1.510    
    SLICE_X113Y88        FDRE (Setup_fdre_C_D)       -0.241     1.269    c_inst0/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          1.269    
                         arrival time                          -0.934    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 c_inst0/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 1.943ns (59.492%)  route 1.323ns (40.508%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 1.996 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.861    -2.363    c_inst0/clk_out1
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.518    -1.845 r  c_inst0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.712    -1.134    c_inst0/cnt[1]
    SLICE_X113Y86        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.478 r  c_inst0/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.478    c_inst0/cnt0_carry_n_0
    SLICE_X113Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.364 r  c_inst0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.364    c_inst0/cnt0_carry__0_n_0
    SLICE_X113Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.250 r  c_inst0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.250    c_inst0/cnt0_carry__1_n_0
    SLICE_X113Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.136 r  c_inst0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.136    c_inst0/cnt0_carry__2_n_0
    SLICE_X113Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.022 r  c_inst0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.022    c_inst0/cnt0_carry__3_n_0
    SLICE_X113Y91        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.291 r  c_inst0/cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.611     0.903    c_inst0/data0[24]
    SLICE_X111Y88        FDRE                                         r  c_inst0/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.683     1.996    c_inst0/clk_out1
    SLICE_X111Y88        FDRE                                         r  c_inst0/cnt_reg[24]/C
                         clock pessimism             -0.423     1.573    
                         clock uncertainty           -0.063     1.510    
    SLICE_X111Y88        FDRE (Setup_fdre_C_D)       -0.249     1.261    c_inst0/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          1.261    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 c_inst0/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.963ns (31.593%)  route 2.085ns (68.407%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 1.994 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.862    -2.362    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.419    -1.943 r  c_inst0/cnt_reg[22]/Q
                         net (fo=2, routed)           0.536    -1.407    c_inst0/cnt[22]
    SLICE_X112Y88        LUT4 (Prop_lut4_I0_O)        0.296    -1.111 f  c_inst0/cnt[26]_i_5/O
                         net (fo=1, routed)           0.395    -0.716    c_inst0/cnt[26]_i_5_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I3_O)        0.124    -0.592 f  c_inst0/cnt[26]_i_2/O
                         net (fo=2, routed)           0.579    -0.013    c_inst0/cnt[26]_i_2_n_0
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.111 r  c_inst0/cnt[26]_i_1/O
                         net (fo=26, routed)          0.574     0.686    c_inst0/o_0
    SLICE_X109Y90        FDRE                                         r  c_inst0/cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.681     1.994    c_inst0/clk_out1
    SLICE_X109Y90        FDRE                                         r  c_inst0/cnt_reg[18]/C
                         clock pessimism             -0.423     1.571    
                         clock uncertainty           -0.063     1.508    
    SLICE_X109Y90        FDRE (Setup_fdre_C_R)       -0.429     1.079    c_inst0/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          1.079    
                         arrival time                          -0.686    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 c_inst0/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.963ns (31.746%)  route 2.070ns (68.254%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 1.992 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.862    -2.362    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.419    -1.943 r  c_inst0/cnt_reg[22]/Q
                         net (fo=2, routed)           0.536    -1.407    c_inst0/cnt[22]
    SLICE_X112Y88        LUT4 (Prop_lut4_I0_O)        0.296    -1.111 f  c_inst0/cnt[26]_i_5/O
                         net (fo=1, routed)           0.395    -0.716    c_inst0/cnt[26]_i_5_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I3_O)        0.124    -0.592 f  c_inst0/cnt[26]_i_2/O
                         net (fo=2, routed)           0.579    -0.013    c_inst0/cnt[26]_i_2_n_0
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.111 r  c_inst0/cnt[26]_i_1/O
                         net (fo=26, routed)          0.560     0.671    c_inst0/o_0
    SLICE_X109Y87        FDRE                                         r  c_inst0/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.679     1.992    c_inst0/clk_out1
    SLICE_X109Y87        FDRE                                         r  c_inst0/cnt_reg[2]/C
                         clock pessimism             -0.423     1.569    
                         clock uncertainty           -0.063     1.506    
    SLICE_X109Y87        FDRE (Setup_fdre_C_R)       -0.429     1.077    c_inst0/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          1.077    
                         arrival time                          -0.671    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 c_inst0/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.963ns (31.529%)  route 2.091ns (68.471%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 1.996 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.862    -2.362    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.419    -1.943 r  c_inst0/cnt_reg[22]/Q
                         net (fo=2, routed)           0.536    -1.407    c_inst0/cnt[22]
    SLICE_X112Y88        LUT4 (Prop_lut4_I0_O)        0.296    -1.111 f  c_inst0/cnt[26]_i_5/O
                         net (fo=1, routed)           0.395    -0.716    c_inst0/cnt[26]_i_5_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I3_O)        0.124    -0.592 f  c_inst0/cnt[26]_i_2/O
                         net (fo=2, routed)           0.579    -0.013    c_inst0/cnt[26]_i_2_n_0
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.111 r  c_inst0/cnt[26]_i_1/O
                         net (fo=26, routed)          0.581     0.692    c_inst0/o_0
    SLICE_X111Y88        FDRE                                         r  c_inst0/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.683     1.996    c_inst0/clk_out1
    SLICE_X111Y88        FDRE                                         r  c_inst0/cnt_reg[24]/C
                         clock pessimism             -0.383     1.613    
                         clock uncertainty           -0.063     1.550    
    SLICE_X111Y88        FDRE (Setup_fdre_C_R)       -0.429     1.121    c_inst0/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          1.121    
                         arrival time                          -0.692    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 c_inst0/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.963ns (33.096%)  route 1.947ns (66.904%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 1.994 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.862    -2.362    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.419    -1.943 r  c_inst0/cnt_reg[22]/Q
                         net (fo=2, routed)           0.536    -1.407    c_inst0/cnt[22]
    SLICE_X112Y88        LUT4 (Prop_lut4_I0_O)        0.296    -1.111 f  c_inst0/cnt[26]_i_5/O
                         net (fo=1, routed)           0.395    -0.716    c_inst0/cnt[26]_i_5_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I3_O)        0.124    -0.592 f  c_inst0/cnt[26]_i_2/O
                         net (fo=2, routed)           0.579    -0.013    c_inst0/cnt[26]_i_2_n_0
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.111 r  c_inst0/cnt[26]_i_1/O
                         net (fo=26, routed)          0.436     0.547    c_inst0/o_0
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.681     1.994    c_inst0/clk_out1
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[13]/C
                         clock pessimism             -0.423     1.571    
                         clock uncertainty           -0.063     1.508    
    SLICE_X108Y89        FDRE (Setup_fdre_C_R)       -0.524     0.984    c_inst0/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.984    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 c_inst0/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.963ns (33.096%)  route 1.947ns (66.904%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 1.994 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.862    -2.362    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.419    -1.943 r  c_inst0/cnt_reg[22]/Q
                         net (fo=2, routed)           0.536    -1.407    c_inst0/cnt[22]
    SLICE_X112Y88        LUT4 (Prop_lut4_I0_O)        0.296    -1.111 f  c_inst0/cnt[26]_i_5/O
                         net (fo=1, routed)           0.395    -0.716    c_inst0/cnt[26]_i_5_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I3_O)        0.124    -0.592 f  c_inst0/cnt[26]_i_2/O
                         net (fo=2, routed)           0.579    -0.013    c_inst0/cnt[26]_i_2_n_0
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.111 r  c_inst0/cnt[26]_i_1/O
                         net (fo=26, routed)          0.436     0.547    c_inst0/o_0
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.681     1.994    c_inst0/clk_out1
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[16]/C
                         clock pessimism             -0.423     1.571    
                         clock uncertainty           -0.063     1.508    
    SLICE_X108Y89        FDRE (Setup_fdre_C_R)       -0.524     0.984    c_inst0/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.984    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 c_inst0/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.963ns (33.096%)  route 1.947ns (66.904%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 1.994 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.862    -2.362    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.419    -1.943 r  c_inst0/cnt_reg[22]/Q
                         net (fo=2, routed)           0.536    -1.407    c_inst0/cnt[22]
    SLICE_X112Y88        LUT4 (Prop_lut4_I0_O)        0.296    -1.111 f  c_inst0/cnt[26]_i_5/O
                         net (fo=1, routed)           0.395    -0.716    c_inst0/cnt[26]_i_5_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I3_O)        0.124    -0.592 f  c_inst0/cnt[26]_i_2/O
                         net (fo=2, routed)           0.579    -0.013    c_inst0/cnt[26]_i_2_n_0
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.111 r  c_inst0/cnt[26]_i_1/O
                         net (fo=26, routed)          0.436     0.547    c_inst0/o_0
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.681     1.994    c_inst0/clk_out1
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[1]/C
                         clock pessimism             -0.423     1.571    
                         clock uncertainty           -0.063     1.508    
    SLICE_X108Y89        FDRE (Setup_fdre_C_R)       -0.524     0.984    c_inst0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.984    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 c_inst0/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.963ns (33.096%)  route 1.947ns (66.904%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 1.994 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.862    -2.362    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.419    -1.943 r  c_inst0/cnt_reg[22]/Q
                         net (fo=2, routed)           0.536    -1.407    c_inst0/cnt[22]
    SLICE_X112Y88        LUT4 (Prop_lut4_I0_O)        0.296    -1.111 f  c_inst0/cnt[26]_i_5/O
                         net (fo=1, routed)           0.395    -0.716    c_inst0/cnt[26]_i_5_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I3_O)        0.124    -0.592 f  c_inst0/cnt[26]_i_2/O
                         net (fo=2, routed)           0.579    -0.013    c_inst0/cnt[26]_i_2_n_0
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.111 r  c_inst0/cnt[26]_i_1/O
                         net (fo=26, routed)          0.436     0.547    c_inst0/o_0
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.681     1.994    c_inst0/clk_out1
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[20]/C
                         clock pessimism             -0.423     1.571    
                         clock uncertainty           -0.063     1.508    
    SLICE_X108Y89        FDRE (Setup_fdre_C_R)       -0.524     0.984    c_inst0/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.984    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 c_inst0/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 0.963ns (32.631%)  route 1.988ns (67.369%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 1.998 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.862    -2.362    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.419    -1.943 r  c_inst0/cnt_reg[22]/Q
                         net (fo=2, routed)           0.536    -1.407    c_inst0/cnt[22]
    SLICE_X112Y88        LUT4 (Prop_lut4_I0_O)        0.296    -1.111 f  c_inst0/cnt[26]_i_5/O
                         net (fo=1, routed)           0.395    -0.716    c_inst0/cnt[26]_i_5_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I3_O)        0.124    -0.592 f  c_inst0/cnt[26]_i_2/O
                         net (fo=2, routed)           0.579    -0.013    c_inst0/cnt[26]_i_2_n_0
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.111 r  c_inst0/cnt[26]_i_1/O
                         net (fo=26, routed)          0.477     0.589    c_inst0/o_0
    SLICE_X112Y92        FDRE                                         r  c_inst0/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.685     1.998    c_inst0/clk_out1
    SLICE_X112Y92        FDRE                                         r  c_inst0/cnt_reg[17]/C
                         clock pessimism             -0.383     1.615    
                         clock uncertainty           -0.063     1.552    
    SLICE_X112Y92        FDRE (Setup_fdre_C_R)       -0.524     1.028    c_inst0/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          1.028    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  0.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 c_inst0/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.634    -0.545    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  c_inst0/cnt_reg[9]/Q
                         net (fo=2, routed)           0.117    -0.287    c_inst0/cnt[9]
    SLICE_X113Y88        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.172 r  c_inst0/cnt0_carry__1/O[0]
                         net (fo=1, routed)           0.000    -0.172    c_inst0/data0[9]
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.906    -0.313    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[9]/C
                         clock pessimism             -0.233    -0.545    
    SLICE_X113Y88        FDRE (Hold_fdre_C_D)         0.105    -0.440    c_inst0/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 c_inst0/cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.635    -0.544    c_inst0/clk_out1
    SLICE_X113Y92        FDRE                                         r  c_inst0/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  c_inst0/cnt_reg[25]/Q
                         net (fo=2, routed)           0.117    -0.286    c_inst0/cnt[25]
    SLICE_X113Y92        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.171 r  c_inst0/cnt0_carry__5/O[0]
                         net (fo=1, routed)           0.000    -0.171    c_inst0/data0[25]
    SLICE_X113Y92        FDRE                                         r  c_inst0/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.907    -0.312    c_inst0/clk_out1
    SLICE_X113Y92        FDRE                                         r  c_inst0/cnt_reg[25]/C
                         clock pessimism             -0.233    -0.544    
    SLICE_X113Y92        FDRE (Hold_fdre_C_D)         0.105    -0.439    c_inst0/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 c_inst0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.633    -0.546    c_inst0/clk_out1
    SLICE_X112Y87        FDRE                                         r  c_inst0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y87        FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  c_inst0/cnt_reg[0]/Q
                         net (fo=3, routed)           0.187    -0.195    c_inst0/cnt[0]
    SLICE_X112Y87        LUT1 (Prop_lut1_I0_O)        0.045    -0.150 r  c_inst0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    c_inst0/cnt_1[0]
    SLICE_X112Y87        FDRE                                         r  c_inst0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.904    -0.315    c_inst0/clk_out1
    SLICE_X112Y87        FDRE                                         r  c_inst0/cnt_reg[0]/C
                         clock pessimism             -0.232    -0.546    
    SLICE_X112Y87        FDRE (Hold_fdre_C_D)         0.120    -0.426    c_inst0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 c_inst0/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.251ns (61.744%)  route 0.156ns (38.256%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.634    -0.545    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  c_inst0/cnt_reg[10]/Q
                         net (fo=2, routed)           0.156    -0.249    c_inst0/cnt[10]
    SLICE_X113Y88        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.139 r  c_inst0/cnt0_carry__1/O[1]
                         net (fo=1, routed)           0.000    -0.139    c_inst0/data0[10]
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.906    -0.313    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[10]/C
                         clock pessimism             -0.233    -0.545    
    SLICE_X113Y88        FDRE (Hold_fdre_C_D)         0.105    -0.440    c_inst0/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 c_inst0/cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.292ns (71.329%)  route 0.117ns (28.671%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.635    -0.544    c_inst0/clk_out1
    SLICE_X113Y92        FDRE                                         r  c_inst0/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  c_inst0/cnt_reg[25]/Q
                         net (fo=2, routed)           0.117    -0.286    c_inst0/cnt[25]
    SLICE_X113Y92        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.135 r  c_inst0/cnt0_carry__5/O[1]
                         net (fo=1, routed)           0.000    -0.135    c_inst0/data0[26]
    SLICE_X113Y92        FDRE                                         r  c_inst0/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.907    -0.312    c_inst0/clk_out1
    SLICE_X113Y92        FDRE                                         r  c_inst0/cnt_reg[26]/C
                         clock pessimism             -0.233    -0.544    
    SLICE_X113Y92        FDRE (Hold_fdre_C_D)         0.105    -0.439    c_inst0/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 c_inst0/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.634    -0.545    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  c_inst0/cnt_reg[12]/Q
                         net (fo=2, routed)           0.170    -0.234    c_inst0/cnt[12]
    SLICE_X113Y88        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.126 r  c_inst0/cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.126    c_inst0/data0[12]
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.906    -0.313    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[12]/C
                         clock pessimism             -0.233    -0.545    
    SLICE_X113Y88        FDRE (Hold_fdre_C_D)         0.105    -0.440    c_inst0/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 c_inst0/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.254ns (38.442%)  route 0.407ns (61.558%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.633    -0.546    c_inst0/clk_out1
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  c_inst0/cnt_reg[16]/Q
                         net (fo=2, routed)           0.209    -0.173    c_inst0/cnt[16]
    SLICE_X111Y88        LUT5 (Prop_lut5_I1_O)        0.045    -0.128 r  c_inst0/cnt[26]_i_4/O
                         net (fo=2, routed)           0.198     0.069    c_inst0/cnt[26]_i_4_n_0
    SLICE_X112Y88        LUT4 (Prop_lut4_I2_O)        0.045     0.114 r  c_inst0/o_i_1/O
                         net (fo=1, routed)           0.000     0.114    c_inst0/o_i_1_n_0
    SLICE_X112Y88        FDRE                                         r  c_inst0/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.906    -0.313    c_inst0/clk_out1
    SLICE_X112Y88        FDRE                                         r  c_inst0/o_reg/C
                         clock pessimism             -0.195    -0.507    
    SLICE_X112Y88        FDRE (Hold_fdre_C_D)         0.120    -0.387    c_inst0/o_reg
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 c_inst0/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.315ns (51.184%)  route 0.300ns (48.816%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.635    -0.544    c_inst0/clk_out1
    SLICE_X112Y92        FDRE                                         r  c_inst0/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  c_inst0/cnt_reg[17]/Q
                         net (fo=2, routed)           0.178    -0.202    c_inst0/cnt[17]
    SLICE_X113Y90        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.051 r  c_inst0/cnt0_carry__3/O[1]
                         net (fo=1, routed)           0.122     0.071    c_inst0/data0[18]
    SLICE_X109Y90        FDRE                                         r  c_inst0/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.904    -0.315    c_inst0/clk_out1
    SLICE_X109Y90        FDRE                                         r  c_inst0/cnt_reg[18]/C
                         clock pessimism             -0.195    -0.509    
    SLICE_X109Y90        FDRE (Hold_fdre_C_D)         0.016    -0.493    c_inst0/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 c_inst0/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.251ns (43.336%)  route 0.328ns (56.664%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.632    -0.547    c_inst0/clk_out1
    SLICE_X109Y87        FDRE                                         r  c_inst0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  c_inst0/cnt_reg[2]/Q
                         net (fo=2, routed)           0.164    -0.242    c_inst0/cnt[2]
    SLICE_X113Y86        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.132 r  c_inst0/cnt0_carry/O[1]
                         net (fo=1, routed)           0.164     0.032    c_inst0/data0[2]
    SLICE_X109Y87        FDRE                                         r  c_inst0/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.901    -0.318    c_inst0/clk_out1
    SLICE_X109Y87        FDRE                                         r  c_inst0/cnt_reg[2]/C
                         clock pessimism             -0.230    -0.547    
    SLICE_X109Y87        FDRE (Hold_fdre_C_D)         0.008    -0.539    c_inst0/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 c_inst0/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.272ns (45.048%)  route 0.332ns (54.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.633    -0.546    c_inst0/clk_out1
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.164    -0.382 r  c_inst0/cnt_reg[20]/Q
                         net (fo=2, routed)           0.168    -0.214    c_inst0/cnt[20]
    SLICE_X113Y90        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.106 r  c_inst0/cnt0_carry__3/O[3]
                         net (fo=1, routed)           0.163     0.057    c_inst0/data0[20]
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.903    -0.316    c_inst0/clk_out1
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[20]/C
                         clock pessimism             -0.231    -0.546    
    SLICE_X108Y89        FDRE (Hold_fdre_C_D)         0.010    -0.536    c_inst0/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.594    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { cw_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y16  cw_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      PLLE2_ADV_X1Y2  cw_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X112Y87   c_inst0/clk_o_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X112Y87   c_inst0/cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X113Y88   c_inst0/cnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X113Y88   c_inst0/cnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X113Y88   c_inst0/cnt_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X108Y89   c_inst0/cnt_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X109Y89   c_inst0/cnt_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X113Y92   c_inst0/cnt_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       4.000       156.000    PLLE2_ADV_X1Y2  cw_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X112Y87   c_inst0/clk_o_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X112Y87   c_inst0/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X113Y88   c_inst0/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X113Y88   c_inst0/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X113Y88   c_inst0/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X108Y89   c_inst0/cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X109Y89   c_inst0/cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X113Y92   c_inst0/cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X113Y92   c_inst0/cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X108Y89   c_inst0/cnt_reg[16]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X112Y87   c_inst0/clk_o_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X112Y87   c_inst0/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X113Y88   c_inst0/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X113Y88   c_inst0/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X113Y88   c_inst0/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X108Y89   c_inst0/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X109Y89   c_inst0/cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X108Y89   c_inst0/cnt_reg[16]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X109Y89   c_inst0/cnt_reg[19]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X108Y89   c_inst0/cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { cw_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17  cw_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  cw_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  cw_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  cw_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y2  cw_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 c_inst0/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 1.964ns (59.564%)  route 1.333ns (40.436%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 1.996 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.861    -2.363    c_inst0/clk_out1
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.518    -1.845 r  c_inst0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.712    -1.134    c_inst0/cnt[1]
    SLICE_X113Y86        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.478 r  c_inst0/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.478    c_inst0/cnt0_carry_n_0
    SLICE_X113Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.364 r  c_inst0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.364    c_inst0/cnt0_carry__0_n_0
    SLICE_X113Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.250 r  c_inst0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.250    c_inst0/cnt0_carry__1_n_0
    SLICE_X113Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.136 r  c_inst0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.136    c_inst0/cnt0_carry__2_n_0
    SLICE_X113Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.022 r  c_inst0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.022    c_inst0/cnt0_carry__3_n_0
    SLICE_X113Y91        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.312 r  c_inst0/cnt0_carry__4/O[1]
                         net (fo=1, routed)           0.622     0.934    c_inst0/data0[22]
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.683     1.996    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[22]/C
                         clock pessimism             -0.423     1.573    
                         clock uncertainty           -0.063     1.509    
    SLICE_X113Y88        FDRE (Setup_fdre_C_D)       -0.241     1.268    c_inst0/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          1.268    
                         arrival time                          -0.934    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 c_inst0/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 1.943ns (59.492%)  route 1.323ns (40.508%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 1.996 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.861    -2.363    c_inst0/clk_out1
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.518    -1.845 r  c_inst0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.712    -1.134    c_inst0/cnt[1]
    SLICE_X113Y86        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.478 r  c_inst0/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.478    c_inst0/cnt0_carry_n_0
    SLICE_X113Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.364 r  c_inst0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.364    c_inst0/cnt0_carry__0_n_0
    SLICE_X113Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.250 r  c_inst0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.250    c_inst0/cnt0_carry__1_n_0
    SLICE_X113Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.136 r  c_inst0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.136    c_inst0/cnt0_carry__2_n_0
    SLICE_X113Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.022 r  c_inst0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.022    c_inst0/cnt0_carry__3_n_0
    SLICE_X113Y91        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.291 r  c_inst0/cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.611     0.903    c_inst0/data0[24]
    SLICE_X111Y88        FDRE                                         r  c_inst0/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.683     1.996    c_inst0/clk_out1
    SLICE_X111Y88        FDRE                                         r  c_inst0/cnt_reg[24]/C
                         clock pessimism             -0.423     1.573    
                         clock uncertainty           -0.063     1.509    
    SLICE_X111Y88        FDRE (Setup_fdre_C_D)       -0.249     1.260    c_inst0/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          1.260    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 c_inst0/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.963ns (31.593%)  route 2.085ns (68.407%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 1.994 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.862    -2.362    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.419    -1.943 r  c_inst0/cnt_reg[22]/Q
                         net (fo=2, routed)           0.536    -1.407    c_inst0/cnt[22]
    SLICE_X112Y88        LUT4 (Prop_lut4_I0_O)        0.296    -1.111 f  c_inst0/cnt[26]_i_5/O
                         net (fo=1, routed)           0.395    -0.716    c_inst0/cnt[26]_i_5_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I3_O)        0.124    -0.592 f  c_inst0/cnt[26]_i_2/O
                         net (fo=2, routed)           0.579    -0.013    c_inst0/cnt[26]_i_2_n_0
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.111 r  c_inst0/cnt[26]_i_1/O
                         net (fo=26, routed)          0.574     0.686    c_inst0/o_0
    SLICE_X109Y90        FDRE                                         r  c_inst0/cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.681     1.994    c_inst0/clk_out1
    SLICE_X109Y90        FDRE                                         r  c_inst0/cnt_reg[18]/C
                         clock pessimism             -0.423     1.571    
                         clock uncertainty           -0.063     1.507    
    SLICE_X109Y90        FDRE (Setup_fdre_C_R)       -0.429     1.078    c_inst0/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          1.078    
                         arrival time                          -0.686    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 c_inst0/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.963ns (31.746%)  route 2.070ns (68.254%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 1.992 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.862    -2.362    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.419    -1.943 r  c_inst0/cnt_reg[22]/Q
                         net (fo=2, routed)           0.536    -1.407    c_inst0/cnt[22]
    SLICE_X112Y88        LUT4 (Prop_lut4_I0_O)        0.296    -1.111 f  c_inst0/cnt[26]_i_5/O
                         net (fo=1, routed)           0.395    -0.716    c_inst0/cnt[26]_i_5_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I3_O)        0.124    -0.592 f  c_inst0/cnt[26]_i_2/O
                         net (fo=2, routed)           0.579    -0.013    c_inst0/cnt[26]_i_2_n_0
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.111 r  c_inst0/cnt[26]_i_1/O
                         net (fo=26, routed)          0.560     0.671    c_inst0/o_0
    SLICE_X109Y87        FDRE                                         r  c_inst0/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.679     1.992    c_inst0/clk_out1
    SLICE_X109Y87        FDRE                                         r  c_inst0/cnt_reg[2]/C
                         clock pessimism             -0.423     1.569    
                         clock uncertainty           -0.063     1.505    
    SLICE_X109Y87        FDRE (Setup_fdre_C_R)       -0.429     1.076    c_inst0/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          1.076    
                         arrival time                          -0.671    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 c_inst0/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.963ns (31.529%)  route 2.091ns (68.471%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 1.996 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.862    -2.362    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.419    -1.943 r  c_inst0/cnt_reg[22]/Q
                         net (fo=2, routed)           0.536    -1.407    c_inst0/cnt[22]
    SLICE_X112Y88        LUT4 (Prop_lut4_I0_O)        0.296    -1.111 f  c_inst0/cnt[26]_i_5/O
                         net (fo=1, routed)           0.395    -0.716    c_inst0/cnt[26]_i_5_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I3_O)        0.124    -0.592 f  c_inst0/cnt[26]_i_2/O
                         net (fo=2, routed)           0.579    -0.013    c_inst0/cnt[26]_i_2_n_0
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.111 r  c_inst0/cnt[26]_i_1/O
                         net (fo=26, routed)          0.581     0.692    c_inst0/o_0
    SLICE_X111Y88        FDRE                                         r  c_inst0/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.683     1.996    c_inst0/clk_out1
    SLICE_X111Y88        FDRE                                         r  c_inst0/cnt_reg[24]/C
                         clock pessimism             -0.383     1.613    
                         clock uncertainty           -0.063     1.549    
    SLICE_X111Y88        FDRE (Setup_fdre_C_R)       -0.429     1.120    c_inst0/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          1.120    
                         arrival time                          -0.692    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 c_inst0/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.963ns (33.096%)  route 1.947ns (66.904%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 1.994 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.862    -2.362    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.419    -1.943 r  c_inst0/cnt_reg[22]/Q
                         net (fo=2, routed)           0.536    -1.407    c_inst0/cnt[22]
    SLICE_X112Y88        LUT4 (Prop_lut4_I0_O)        0.296    -1.111 f  c_inst0/cnt[26]_i_5/O
                         net (fo=1, routed)           0.395    -0.716    c_inst0/cnt[26]_i_5_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I3_O)        0.124    -0.592 f  c_inst0/cnt[26]_i_2/O
                         net (fo=2, routed)           0.579    -0.013    c_inst0/cnt[26]_i_2_n_0
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.111 r  c_inst0/cnt[26]_i_1/O
                         net (fo=26, routed)          0.436     0.547    c_inst0/o_0
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.681     1.994    c_inst0/clk_out1
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[13]/C
                         clock pessimism             -0.423     1.571    
                         clock uncertainty           -0.063     1.507    
    SLICE_X108Y89        FDRE (Setup_fdre_C_R)       -0.524     0.983    c_inst0/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.983    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 c_inst0/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.963ns (33.096%)  route 1.947ns (66.904%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 1.994 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.862    -2.362    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.419    -1.943 r  c_inst0/cnt_reg[22]/Q
                         net (fo=2, routed)           0.536    -1.407    c_inst0/cnt[22]
    SLICE_X112Y88        LUT4 (Prop_lut4_I0_O)        0.296    -1.111 f  c_inst0/cnt[26]_i_5/O
                         net (fo=1, routed)           0.395    -0.716    c_inst0/cnt[26]_i_5_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I3_O)        0.124    -0.592 f  c_inst0/cnt[26]_i_2/O
                         net (fo=2, routed)           0.579    -0.013    c_inst0/cnt[26]_i_2_n_0
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.111 r  c_inst0/cnt[26]_i_1/O
                         net (fo=26, routed)          0.436     0.547    c_inst0/o_0
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.681     1.994    c_inst0/clk_out1
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[16]/C
                         clock pessimism             -0.423     1.571    
                         clock uncertainty           -0.063     1.507    
    SLICE_X108Y89        FDRE (Setup_fdre_C_R)       -0.524     0.983    c_inst0/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.983    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 c_inst0/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.963ns (33.096%)  route 1.947ns (66.904%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 1.994 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.862    -2.362    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.419    -1.943 r  c_inst0/cnt_reg[22]/Q
                         net (fo=2, routed)           0.536    -1.407    c_inst0/cnt[22]
    SLICE_X112Y88        LUT4 (Prop_lut4_I0_O)        0.296    -1.111 f  c_inst0/cnt[26]_i_5/O
                         net (fo=1, routed)           0.395    -0.716    c_inst0/cnt[26]_i_5_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I3_O)        0.124    -0.592 f  c_inst0/cnt[26]_i_2/O
                         net (fo=2, routed)           0.579    -0.013    c_inst0/cnt[26]_i_2_n_0
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.111 r  c_inst0/cnt[26]_i_1/O
                         net (fo=26, routed)          0.436     0.547    c_inst0/o_0
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.681     1.994    c_inst0/clk_out1
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[1]/C
                         clock pessimism             -0.423     1.571    
                         clock uncertainty           -0.063     1.507    
    SLICE_X108Y89        FDRE (Setup_fdre_C_R)       -0.524     0.983    c_inst0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.983    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 c_inst0/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.963ns (33.096%)  route 1.947ns (66.904%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 1.994 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.862    -2.362    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.419    -1.943 r  c_inst0/cnt_reg[22]/Q
                         net (fo=2, routed)           0.536    -1.407    c_inst0/cnt[22]
    SLICE_X112Y88        LUT4 (Prop_lut4_I0_O)        0.296    -1.111 f  c_inst0/cnt[26]_i_5/O
                         net (fo=1, routed)           0.395    -0.716    c_inst0/cnt[26]_i_5_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I3_O)        0.124    -0.592 f  c_inst0/cnt[26]_i_2/O
                         net (fo=2, routed)           0.579    -0.013    c_inst0/cnt[26]_i_2_n_0
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.111 r  c_inst0/cnt[26]_i_1/O
                         net (fo=26, routed)          0.436     0.547    c_inst0/o_0
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.681     1.994    c_inst0/clk_out1
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[20]/C
                         clock pessimism             -0.423     1.571    
                         clock uncertainty           -0.063     1.507    
    SLICE_X108Y89        FDRE (Setup_fdre_C_R)       -0.524     0.983    c_inst0/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.983    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 c_inst0/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 0.963ns (32.631%)  route 1.988ns (67.369%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 1.998 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.862    -2.362    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.419    -1.943 r  c_inst0/cnt_reg[22]/Q
                         net (fo=2, routed)           0.536    -1.407    c_inst0/cnt[22]
    SLICE_X112Y88        LUT4 (Prop_lut4_I0_O)        0.296    -1.111 f  c_inst0/cnt[26]_i_5/O
                         net (fo=1, routed)           0.395    -0.716    c_inst0/cnt[26]_i_5_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I3_O)        0.124    -0.592 f  c_inst0/cnt[26]_i_2/O
                         net (fo=2, routed)           0.579    -0.013    c_inst0/cnt[26]_i_2_n_0
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.111 r  c_inst0/cnt[26]_i_1/O
                         net (fo=26, routed)          0.477     0.589    c_inst0/o_0
    SLICE_X112Y92        FDRE                                         r  c_inst0/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.685     1.998    c_inst0/clk_out1
    SLICE_X112Y92        FDRE                                         r  c_inst0/cnt_reg[17]/C
                         clock pessimism             -0.383     1.615    
                         clock uncertainty           -0.063     1.551    
    SLICE_X112Y92        FDRE (Setup_fdre_C_R)       -0.524     1.027    c_inst0/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          1.027    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  0.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 c_inst0/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.634    -0.545    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  c_inst0/cnt_reg[9]/Q
                         net (fo=2, routed)           0.117    -0.287    c_inst0/cnt[9]
    SLICE_X113Y88        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.172 r  c_inst0/cnt0_carry__1/O[0]
                         net (fo=1, routed)           0.000    -0.172    c_inst0/data0[9]
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.906    -0.313    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[9]/C
                         clock pessimism             -0.233    -0.545    
                         clock uncertainty            0.063    -0.482    
    SLICE_X113Y88        FDRE (Hold_fdre_C_D)         0.105    -0.377    c_inst0/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 c_inst0/cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.635    -0.544    c_inst0/clk_out1
    SLICE_X113Y92        FDRE                                         r  c_inst0/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  c_inst0/cnt_reg[25]/Q
                         net (fo=2, routed)           0.117    -0.286    c_inst0/cnt[25]
    SLICE_X113Y92        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.171 r  c_inst0/cnt0_carry__5/O[0]
                         net (fo=1, routed)           0.000    -0.171    c_inst0/data0[25]
    SLICE_X113Y92        FDRE                                         r  c_inst0/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.907    -0.312    c_inst0/clk_out1
    SLICE_X113Y92        FDRE                                         r  c_inst0/cnt_reg[25]/C
                         clock pessimism             -0.233    -0.544    
                         clock uncertainty            0.063    -0.481    
    SLICE_X113Y92        FDRE (Hold_fdre_C_D)         0.105    -0.376    c_inst0/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 c_inst0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.633    -0.546    c_inst0/clk_out1
    SLICE_X112Y87        FDRE                                         r  c_inst0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y87        FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  c_inst0/cnt_reg[0]/Q
                         net (fo=3, routed)           0.187    -0.195    c_inst0/cnt[0]
    SLICE_X112Y87        LUT1 (Prop_lut1_I0_O)        0.045    -0.150 r  c_inst0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    c_inst0/cnt_1[0]
    SLICE_X112Y87        FDRE                                         r  c_inst0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.904    -0.315    c_inst0/clk_out1
    SLICE_X112Y87        FDRE                                         r  c_inst0/cnt_reg[0]/C
                         clock pessimism             -0.232    -0.546    
                         clock uncertainty            0.063    -0.483    
    SLICE_X112Y87        FDRE (Hold_fdre_C_D)         0.120    -0.363    c_inst0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 c_inst0/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.251ns (61.744%)  route 0.156ns (38.256%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.634    -0.545    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  c_inst0/cnt_reg[10]/Q
                         net (fo=2, routed)           0.156    -0.249    c_inst0/cnt[10]
    SLICE_X113Y88        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.139 r  c_inst0/cnt0_carry__1/O[1]
                         net (fo=1, routed)           0.000    -0.139    c_inst0/data0[10]
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.906    -0.313    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[10]/C
                         clock pessimism             -0.233    -0.545    
                         clock uncertainty            0.063    -0.482    
    SLICE_X113Y88        FDRE (Hold_fdre_C_D)         0.105    -0.377    c_inst0/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 c_inst0/cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.292ns (71.329%)  route 0.117ns (28.671%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.635    -0.544    c_inst0/clk_out1
    SLICE_X113Y92        FDRE                                         r  c_inst0/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  c_inst0/cnt_reg[25]/Q
                         net (fo=2, routed)           0.117    -0.286    c_inst0/cnt[25]
    SLICE_X113Y92        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.135 r  c_inst0/cnt0_carry__5/O[1]
                         net (fo=1, routed)           0.000    -0.135    c_inst0/data0[26]
    SLICE_X113Y92        FDRE                                         r  c_inst0/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.907    -0.312    c_inst0/clk_out1
    SLICE_X113Y92        FDRE                                         r  c_inst0/cnt_reg[26]/C
                         clock pessimism             -0.233    -0.544    
                         clock uncertainty            0.063    -0.481    
    SLICE_X113Y92        FDRE (Hold_fdre_C_D)         0.105    -0.376    c_inst0/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 c_inst0/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.634    -0.545    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  c_inst0/cnt_reg[12]/Q
                         net (fo=2, routed)           0.170    -0.234    c_inst0/cnt[12]
    SLICE_X113Y88        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.126 r  c_inst0/cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.126    c_inst0/data0[12]
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.906    -0.313    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[12]/C
                         clock pessimism             -0.233    -0.545    
                         clock uncertainty            0.063    -0.482    
    SLICE_X113Y88        FDRE (Hold_fdre_C_D)         0.105    -0.377    c_inst0/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 c_inst0/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.254ns (38.442%)  route 0.407ns (61.558%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.633    -0.546    c_inst0/clk_out1
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  c_inst0/cnt_reg[16]/Q
                         net (fo=2, routed)           0.209    -0.173    c_inst0/cnt[16]
    SLICE_X111Y88        LUT5 (Prop_lut5_I1_O)        0.045    -0.128 r  c_inst0/cnt[26]_i_4/O
                         net (fo=2, routed)           0.198     0.069    c_inst0/cnt[26]_i_4_n_0
    SLICE_X112Y88        LUT4 (Prop_lut4_I2_O)        0.045     0.114 r  c_inst0/o_i_1/O
                         net (fo=1, routed)           0.000     0.114    c_inst0/o_i_1_n_0
    SLICE_X112Y88        FDRE                                         r  c_inst0/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.906    -0.313    c_inst0/clk_out1
    SLICE_X112Y88        FDRE                                         r  c_inst0/o_reg/C
                         clock pessimism             -0.195    -0.507    
                         clock uncertainty            0.063    -0.444    
    SLICE_X112Y88        FDRE (Hold_fdre_C_D)         0.120    -0.324    c_inst0/o_reg
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 c_inst0/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.315ns (51.184%)  route 0.300ns (48.816%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.635    -0.544    c_inst0/clk_out1
    SLICE_X112Y92        FDRE                                         r  c_inst0/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  c_inst0/cnt_reg[17]/Q
                         net (fo=2, routed)           0.178    -0.202    c_inst0/cnt[17]
    SLICE_X113Y90        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.051 r  c_inst0/cnt0_carry__3/O[1]
                         net (fo=1, routed)           0.122     0.071    c_inst0/data0[18]
    SLICE_X109Y90        FDRE                                         r  c_inst0/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.904    -0.315    c_inst0/clk_out1
    SLICE_X109Y90        FDRE                                         r  c_inst0/cnt_reg[18]/C
                         clock pessimism             -0.195    -0.509    
                         clock uncertainty            0.063    -0.446    
    SLICE_X109Y90        FDRE (Hold_fdre_C_D)         0.016    -0.430    c_inst0/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 c_inst0/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.251ns (43.336%)  route 0.328ns (56.664%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.632    -0.547    c_inst0/clk_out1
    SLICE_X109Y87        FDRE                                         r  c_inst0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  c_inst0/cnt_reg[2]/Q
                         net (fo=2, routed)           0.164    -0.242    c_inst0/cnt[2]
    SLICE_X113Y86        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.132 r  c_inst0/cnt0_carry/O[1]
                         net (fo=1, routed)           0.164     0.032    c_inst0/data0[2]
    SLICE_X109Y87        FDRE                                         r  c_inst0/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.901    -0.318    c_inst0/clk_out1
    SLICE_X109Y87        FDRE                                         r  c_inst0/cnt_reg[2]/C
                         clock pessimism             -0.230    -0.547    
                         clock uncertainty            0.063    -0.484    
    SLICE_X109Y87        FDRE (Hold_fdre_C_D)         0.008    -0.476    c_inst0/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 c_inst0/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.272ns (45.048%)  route 0.332ns (54.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.633    -0.546    c_inst0/clk_out1
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.164    -0.382 r  c_inst0/cnt_reg[20]/Q
                         net (fo=2, routed)           0.168    -0.214    c_inst0/cnt[20]
    SLICE_X113Y90        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.106 r  c_inst0/cnt0_carry__3/O[3]
                         net (fo=1, routed)           0.163     0.057    c_inst0/data0[20]
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.903    -0.316    c_inst0/clk_out1
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[20]/C
                         clock pessimism             -0.231    -0.546    
                         clock uncertainty            0.063    -0.483    
    SLICE_X108Y89        FDRE (Hold_fdre_C_D)         0.010    -0.473    c_inst0/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.531    





---------------------------------------------------------------------------------------------------
From Clock:  zap
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.842ns  (required time - arrival time)
  Source:                 c_inst0/o_reg/Q
                            (clock source 'zap'  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            c_inst0/o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - zap rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.124ns (8.408%)  route 1.351ns (91.592%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 1.996 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.844ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zap rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.862    -2.362    c_inst0/clk_out1
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDRE (Prop_fdre_C_Q)         0.518    -1.844 r  c_inst0/o_reg/Q
                         net (fo=2, routed)           1.351    -0.494    c_inst0/o
    SLICE_X112Y88        LUT4 (Prop_lut4_I3_O)        0.124    -0.370 r  c_inst0/o_i_1/O
                         net (fo=1, routed)           0.000    -0.370    c_inst0/o_i_1_n_0
    SLICE_X112Y88        FDRE                                         r  c_inst0/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.683     1.996    c_inst0/clk_out1
    SLICE_X112Y88        FDRE                                         r  c_inst0/o_reg/C
                         clock pessimism             -0.538     1.458    
                         clock uncertainty           -0.063     1.395    
    SLICE_X112Y88        FDRE (Setup_fdre_C_D)        0.077     1.472    c_inst0/o_reg
  -------------------------------------------------------------------
                         required time                          1.472    
                         arrival time                           0.370    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.894ns  (required time - arrival time)
  Source:                 c_inst0/o_reg/Q
                            (clock source 'zap'  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            c_inst0/clk_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - zap rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.000ns (0.000%)  route 1.328ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 1.995 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.844ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zap rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.862    -2.362    c_inst0/clk_out1
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDRE (Prop_fdre_C_Q)         0.518    -1.844 r  c_inst0/o_reg/Q
                         net (fo=2, routed)           1.328    -0.516    c_inst0/o
    SLICE_X112Y87        FDRE                                         r  c_inst0/clk_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.682     1.995    c_inst0/clk_out1
    SLICE_X112Y87        FDRE                                         r  c_inst0/clk_o_reg/C
                         clock pessimism             -0.538     1.457    
                         clock uncertainty           -0.063     1.394    
    SLICE_X112Y87        FDRE (Setup_fdre_C_D)       -0.016     1.378    c_inst0/clk_o_reg
  -------------------------------------------------------------------
                         required time                          1.378    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  1.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 c_inst0/o_reg/Q
                            (clock source 'zap'  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            c_inst0/o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - zap rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.045ns (8.626%)  route 0.477ns (91.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zap rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.634    -0.545    c_inst0/clk_out1
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDRE (Prop_fdre_C_Q)         0.164    -0.381 r  c_inst0/o_reg/Q
                         net (fo=2, routed)           0.477     0.095    c_inst0/o
    SLICE_X112Y88        LUT4 (Prop_lut4_I3_O)        0.045     0.140 r  c_inst0/o_i_1/O
                         net (fo=1, routed)           0.000     0.140    c_inst0/o_i_1_n_0
    SLICE_X112Y88        FDRE                                         r  c_inst0/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.906    -0.313    c_inst0/clk_out1
    SLICE_X112Y88        FDRE                                         r  c_inst0/o_reg/C
                         clock pessimism              0.040    -0.273    
                         clock uncertainty            0.063    -0.210    
    SLICE_X112Y88        FDRE (Hold_fdre_C_D)         0.120    -0.090    c_inst0/o_reg
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 c_inst0/o_reg/Q
                            (clock source 'zap'  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            c_inst0/clk_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - zap rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.000ns (0.000%)  route 0.564ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zap rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.634    -0.545    c_inst0/clk_out1
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDRE (Prop_fdre_C_Q)         0.164    -0.381 r  c_inst0/o_reg/Q
                         net (fo=2, routed)           0.564     0.183    c_inst0/o
    SLICE_X112Y87        FDRE                                         r  c_inst0/clk_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.904    -0.315    c_inst0/clk_out1
    SLICE_X112Y87        FDRE                                         r  c_inst0/clk_o_reg/C
                         clock pessimism              0.040    -0.275    
                         clock uncertainty            0.063    -0.212    
    SLICE_X112Y87        FDRE (Hold_fdre_C_D)         0.060    -0.152    c_inst0/clk_o_reg
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.335    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 c_inst0/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 1.964ns (59.564%)  route 1.333ns (40.436%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 1.996 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.861    -2.363    c_inst0/clk_out1
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.518    -1.845 r  c_inst0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.712    -1.134    c_inst0/cnt[1]
    SLICE_X113Y86        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.478 r  c_inst0/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.478    c_inst0/cnt0_carry_n_0
    SLICE_X113Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.364 r  c_inst0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.364    c_inst0/cnt0_carry__0_n_0
    SLICE_X113Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.250 r  c_inst0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.250    c_inst0/cnt0_carry__1_n_0
    SLICE_X113Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.136 r  c_inst0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.136    c_inst0/cnt0_carry__2_n_0
    SLICE_X113Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.022 r  c_inst0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.022    c_inst0/cnt0_carry__3_n_0
    SLICE_X113Y91        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.312 r  c_inst0/cnt0_carry__4/O[1]
                         net (fo=1, routed)           0.622     0.934    c_inst0/data0[22]
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.683     1.996    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[22]/C
                         clock pessimism             -0.423     1.573    
                         clock uncertainty           -0.063     1.509    
    SLICE_X113Y88        FDRE (Setup_fdre_C_D)       -0.241     1.268    c_inst0/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          1.268    
                         arrival time                          -0.934    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 c_inst0/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 1.943ns (59.492%)  route 1.323ns (40.508%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 1.996 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.861    -2.363    c_inst0/clk_out1
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.518    -1.845 r  c_inst0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.712    -1.134    c_inst0/cnt[1]
    SLICE_X113Y86        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.478 r  c_inst0/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.478    c_inst0/cnt0_carry_n_0
    SLICE_X113Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.364 r  c_inst0/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.364    c_inst0/cnt0_carry__0_n_0
    SLICE_X113Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.250 r  c_inst0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.250    c_inst0/cnt0_carry__1_n_0
    SLICE_X113Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.136 r  c_inst0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.136    c_inst0/cnt0_carry__2_n_0
    SLICE_X113Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.022 r  c_inst0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.022    c_inst0/cnt0_carry__3_n_0
    SLICE_X113Y91        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.291 r  c_inst0/cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.611     0.903    c_inst0/data0[24]
    SLICE_X111Y88        FDRE                                         r  c_inst0/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.683     1.996    c_inst0/clk_out1
    SLICE_X111Y88        FDRE                                         r  c_inst0/cnt_reg[24]/C
                         clock pessimism             -0.423     1.573    
                         clock uncertainty           -0.063     1.509    
    SLICE_X111Y88        FDRE (Setup_fdre_C_D)       -0.249     1.260    c_inst0/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          1.260    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 c_inst0/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.963ns (31.593%)  route 2.085ns (68.407%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 1.994 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.862    -2.362    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.419    -1.943 r  c_inst0/cnt_reg[22]/Q
                         net (fo=2, routed)           0.536    -1.407    c_inst0/cnt[22]
    SLICE_X112Y88        LUT4 (Prop_lut4_I0_O)        0.296    -1.111 f  c_inst0/cnt[26]_i_5/O
                         net (fo=1, routed)           0.395    -0.716    c_inst0/cnt[26]_i_5_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I3_O)        0.124    -0.592 f  c_inst0/cnt[26]_i_2/O
                         net (fo=2, routed)           0.579    -0.013    c_inst0/cnt[26]_i_2_n_0
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.111 r  c_inst0/cnt[26]_i_1/O
                         net (fo=26, routed)          0.574     0.686    c_inst0/o_0
    SLICE_X109Y90        FDRE                                         r  c_inst0/cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.681     1.994    c_inst0/clk_out1
    SLICE_X109Y90        FDRE                                         r  c_inst0/cnt_reg[18]/C
                         clock pessimism             -0.423     1.571    
                         clock uncertainty           -0.063     1.507    
    SLICE_X109Y90        FDRE (Setup_fdre_C_R)       -0.429     1.078    c_inst0/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          1.078    
                         arrival time                          -0.686    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 c_inst0/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.963ns (31.746%)  route 2.070ns (68.254%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 1.992 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.862    -2.362    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.419    -1.943 r  c_inst0/cnt_reg[22]/Q
                         net (fo=2, routed)           0.536    -1.407    c_inst0/cnt[22]
    SLICE_X112Y88        LUT4 (Prop_lut4_I0_O)        0.296    -1.111 f  c_inst0/cnt[26]_i_5/O
                         net (fo=1, routed)           0.395    -0.716    c_inst0/cnt[26]_i_5_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I3_O)        0.124    -0.592 f  c_inst0/cnt[26]_i_2/O
                         net (fo=2, routed)           0.579    -0.013    c_inst0/cnt[26]_i_2_n_0
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.111 r  c_inst0/cnt[26]_i_1/O
                         net (fo=26, routed)          0.560     0.671    c_inst0/o_0
    SLICE_X109Y87        FDRE                                         r  c_inst0/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.679     1.992    c_inst0/clk_out1
    SLICE_X109Y87        FDRE                                         r  c_inst0/cnt_reg[2]/C
                         clock pessimism             -0.423     1.569    
                         clock uncertainty           -0.063     1.505    
    SLICE_X109Y87        FDRE (Setup_fdre_C_R)       -0.429     1.076    c_inst0/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          1.076    
                         arrival time                          -0.671    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 c_inst0/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.963ns (31.529%)  route 2.091ns (68.471%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 1.996 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.862    -2.362    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.419    -1.943 r  c_inst0/cnt_reg[22]/Q
                         net (fo=2, routed)           0.536    -1.407    c_inst0/cnt[22]
    SLICE_X112Y88        LUT4 (Prop_lut4_I0_O)        0.296    -1.111 f  c_inst0/cnt[26]_i_5/O
                         net (fo=1, routed)           0.395    -0.716    c_inst0/cnt[26]_i_5_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I3_O)        0.124    -0.592 f  c_inst0/cnt[26]_i_2/O
                         net (fo=2, routed)           0.579    -0.013    c_inst0/cnt[26]_i_2_n_0
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.111 r  c_inst0/cnt[26]_i_1/O
                         net (fo=26, routed)          0.581     0.692    c_inst0/o_0
    SLICE_X111Y88        FDRE                                         r  c_inst0/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.683     1.996    c_inst0/clk_out1
    SLICE_X111Y88        FDRE                                         r  c_inst0/cnt_reg[24]/C
                         clock pessimism             -0.383     1.613    
                         clock uncertainty           -0.063     1.549    
    SLICE_X111Y88        FDRE (Setup_fdre_C_R)       -0.429     1.120    c_inst0/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          1.120    
                         arrival time                          -0.692    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 c_inst0/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.963ns (33.096%)  route 1.947ns (66.904%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 1.994 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.862    -2.362    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.419    -1.943 r  c_inst0/cnt_reg[22]/Q
                         net (fo=2, routed)           0.536    -1.407    c_inst0/cnt[22]
    SLICE_X112Y88        LUT4 (Prop_lut4_I0_O)        0.296    -1.111 f  c_inst0/cnt[26]_i_5/O
                         net (fo=1, routed)           0.395    -0.716    c_inst0/cnt[26]_i_5_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I3_O)        0.124    -0.592 f  c_inst0/cnt[26]_i_2/O
                         net (fo=2, routed)           0.579    -0.013    c_inst0/cnt[26]_i_2_n_0
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.111 r  c_inst0/cnt[26]_i_1/O
                         net (fo=26, routed)          0.436     0.547    c_inst0/o_0
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.681     1.994    c_inst0/clk_out1
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[13]/C
                         clock pessimism             -0.423     1.571    
                         clock uncertainty           -0.063     1.507    
    SLICE_X108Y89        FDRE (Setup_fdre_C_R)       -0.524     0.983    c_inst0/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.983    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 c_inst0/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.963ns (33.096%)  route 1.947ns (66.904%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 1.994 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.862    -2.362    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.419    -1.943 r  c_inst0/cnt_reg[22]/Q
                         net (fo=2, routed)           0.536    -1.407    c_inst0/cnt[22]
    SLICE_X112Y88        LUT4 (Prop_lut4_I0_O)        0.296    -1.111 f  c_inst0/cnt[26]_i_5/O
                         net (fo=1, routed)           0.395    -0.716    c_inst0/cnt[26]_i_5_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I3_O)        0.124    -0.592 f  c_inst0/cnt[26]_i_2/O
                         net (fo=2, routed)           0.579    -0.013    c_inst0/cnt[26]_i_2_n_0
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.111 r  c_inst0/cnt[26]_i_1/O
                         net (fo=26, routed)          0.436     0.547    c_inst0/o_0
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.681     1.994    c_inst0/clk_out1
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[16]/C
                         clock pessimism             -0.423     1.571    
                         clock uncertainty           -0.063     1.507    
    SLICE_X108Y89        FDRE (Setup_fdre_C_R)       -0.524     0.983    c_inst0/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.983    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 c_inst0/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.963ns (33.096%)  route 1.947ns (66.904%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 1.994 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.862    -2.362    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.419    -1.943 r  c_inst0/cnt_reg[22]/Q
                         net (fo=2, routed)           0.536    -1.407    c_inst0/cnt[22]
    SLICE_X112Y88        LUT4 (Prop_lut4_I0_O)        0.296    -1.111 f  c_inst0/cnt[26]_i_5/O
                         net (fo=1, routed)           0.395    -0.716    c_inst0/cnt[26]_i_5_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I3_O)        0.124    -0.592 f  c_inst0/cnt[26]_i_2/O
                         net (fo=2, routed)           0.579    -0.013    c_inst0/cnt[26]_i_2_n_0
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.111 r  c_inst0/cnt[26]_i_1/O
                         net (fo=26, routed)          0.436     0.547    c_inst0/o_0
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.681     1.994    c_inst0/clk_out1
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[1]/C
                         clock pessimism             -0.423     1.571    
                         clock uncertainty           -0.063     1.507    
    SLICE_X108Y89        FDRE (Setup_fdre_C_R)       -0.524     0.983    c_inst0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.983    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 c_inst0/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.963ns (33.096%)  route 1.947ns (66.904%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 1.994 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.862    -2.362    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.419    -1.943 r  c_inst0/cnt_reg[22]/Q
                         net (fo=2, routed)           0.536    -1.407    c_inst0/cnt[22]
    SLICE_X112Y88        LUT4 (Prop_lut4_I0_O)        0.296    -1.111 f  c_inst0/cnt[26]_i_5/O
                         net (fo=1, routed)           0.395    -0.716    c_inst0/cnt[26]_i_5_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I3_O)        0.124    -0.592 f  c_inst0/cnt[26]_i_2/O
                         net (fo=2, routed)           0.579    -0.013    c_inst0/cnt[26]_i_2_n_0
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.111 r  c_inst0/cnt[26]_i_1/O
                         net (fo=26, routed)          0.436     0.547    c_inst0/o_0
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.681     1.994    c_inst0/clk_out1
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[20]/C
                         clock pessimism             -0.423     1.571    
                         clock uncertainty           -0.063     1.507    
    SLICE_X108Y89        FDRE (Setup_fdre_C_R)       -0.524     0.983    c_inst0/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.983    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 c_inst0/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 0.963ns (32.631%)  route 1.988ns (67.369%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 1.998 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.362ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.862    -2.362    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.419    -1.943 r  c_inst0/cnt_reg[22]/Q
                         net (fo=2, routed)           0.536    -1.407    c_inst0/cnt[22]
    SLICE_X112Y88        LUT4 (Prop_lut4_I0_O)        0.296    -1.111 f  c_inst0/cnt[26]_i_5/O
                         net (fo=1, routed)           0.395    -0.716    c_inst0/cnt[26]_i_5_n_0
    SLICE_X111Y88        LUT5 (Prop_lut5_I3_O)        0.124    -0.592 f  c_inst0/cnt[26]_i_2/O
                         net (fo=2, routed)           0.579    -0.013    c_inst0/cnt[26]_i_2_n_0
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.124     0.111 r  c_inst0/cnt[26]_i_1/O
                         net (fo=26, routed)          0.477     0.589    c_inst0/o_0
    SLICE_X112Y92        FDRE                                         r  c_inst0/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.685     1.998    c_inst0/clk_out1
    SLICE_X112Y92        FDRE                                         r  c_inst0/cnt_reg[17]/C
                         clock pessimism             -0.383     1.615    
                         clock uncertainty           -0.063     1.551    
    SLICE_X112Y92        FDRE (Setup_fdre_C_R)       -0.524     1.027    c_inst0/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          1.027    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  0.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 c_inst0/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.634    -0.545    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  c_inst0/cnt_reg[9]/Q
                         net (fo=2, routed)           0.117    -0.287    c_inst0/cnt[9]
    SLICE_X113Y88        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.172 r  c_inst0/cnt0_carry__1/O[0]
                         net (fo=1, routed)           0.000    -0.172    c_inst0/data0[9]
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.906    -0.313    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[9]/C
                         clock pessimism             -0.233    -0.545    
                         clock uncertainty            0.063    -0.482    
    SLICE_X113Y88        FDRE (Hold_fdre_C_D)         0.105    -0.377    c_inst0/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 c_inst0/cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.635    -0.544    c_inst0/clk_out1
    SLICE_X113Y92        FDRE                                         r  c_inst0/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  c_inst0/cnt_reg[25]/Q
                         net (fo=2, routed)           0.117    -0.286    c_inst0/cnt[25]
    SLICE_X113Y92        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.171 r  c_inst0/cnt0_carry__5/O[0]
                         net (fo=1, routed)           0.000    -0.171    c_inst0/data0[25]
    SLICE_X113Y92        FDRE                                         r  c_inst0/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.907    -0.312    c_inst0/clk_out1
    SLICE_X113Y92        FDRE                                         r  c_inst0/cnt_reg[25]/C
                         clock pessimism             -0.233    -0.544    
                         clock uncertainty            0.063    -0.481    
    SLICE_X113Y92        FDRE (Hold_fdre_C_D)         0.105    -0.376    c_inst0/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 c_inst0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.633    -0.546    c_inst0/clk_out1
    SLICE_X112Y87        FDRE                                         r  c_inst0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y87        FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  c_inst0/cnt_reg[0]/Q
                         net (fo=3, routed)           0.187    -0.195    c_inst0/cnt[0]
    SLICE_X112Y87        LUT1 (Prop_lut1_I0_O)        0.045    -0.150 r  c_inst0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    c_inst0/cnt_1[0]
    SLICE_X112Y87        FDRE                                         r  c_inst0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.904    -0.315    c_inst0/clk_out1
    SLICE_X112Y87        FDRE                                         r  c_inst0/cnt_reg[0]/C
                         clock pessimism             -0.232    -0.546    
                         clock uncertainty            0.063    -0.483    
    SLICE_X112Y87        FDRE (Hold_fdre_C_D)         0.120    -0.363    c_inst0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 c_inst0/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.251ns (61.744%)  route 0.156ns (38.256%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.634    -0.545    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  c_inst0/cnt_reg[10]/Q
                         net (fo=2, routed)           0.156    -0.249    c_inst0/cnt[10]
    SLICE_X113Y88        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.139 r  c_inst0/cnt0_carry__1/O[1]
                         net (fo=1, routed)           0.000    -0.139    c_inst0/data0[10]
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.906    -0.313    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[10]/C
                         clock pessimism             -0.233    -0.545    
                         clock uncertainty            0.063    -0.482    
    SLICE_X113Y88        FDRE (Hold_fdre_C_D)         0.105    -0.377    c_inst0/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 c_inst0/cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.292ns (71.329%)  route 0.117ns (28.671%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.635    -0.544    c_inst0/clk_out1
    SLICE_X113Y92        FDRE                                         r  c_inst0/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  c_inst0/cnt_reg[25]/Q
                         net (fo=2, routed)           0.117    -0.286    c_inst0/cnt[25]
    SLICE_X113Y92        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.135 r  c_inst0/cnt0_carry__5/O[1]
                         net (fo=1, routed)           0.000    -0.135    c_inst0/data0[26]
    SLICE_X113Y92        FDRE                                         r  c_inst0/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.907    -0.312    c_inst0/clk_out1
    SLICE_X113Y92        FDRE                                         r  c_inst0/cnt_reg[26]/C
                         clock pessimism             -0.233    -0.544    
                         clock uncertainty            0.063    -0.481    
    SLICE_X113Y92        FDRE (Hold_fdre_C_D)         0.105    -0.376    c_inst0/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 c_inst0/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.634    -0.545    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  c_inst0/cnt_reg[12]/Q
                         net (fo=2, routed)           0.170    -0.234    c_inst0/cnt[12]
    SLICE_X113Y88        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.126 r  c_inst0/cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.126    c_inst0/data0[12]
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.906    -0.313    c_inst0/clk_out1
    SLICE_X113Y88        FDRE                                         r  c_inst0/cnt_reg[12]/C
                         clock pessimism             -0.233    -0.545    
                         clock uncertainty            0.063    -0.482    
    SLICE_X113Y88        FDRE (Hold_fdre_C_D)         0.105    -0.377    c_inst0/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 c_inst0/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.254ns (38.442%)  route 0.407ns (61.558%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.633    -0.546    c_inst0/clk_out1
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  c_inst0/cnt_reg[16]/Q
                         net (fo=2, routed)           0.209    -0.173    c_inst0/cnt[16]
    SLICE_X111Y88        LUT5 (Prop_lut5_I1_O)        0.045    -0.128 r  c_inst0/cnt[26]_i_4/O
                         net (fo=2, routed)           0.198     0.069    c_inst0/cnt[26]_i_4_n_0
    SLICE_X112Y88        LUT4 (Prop_lut4_I2_O)        0.045     0.114 r  c_inst0/o_i_1/O
                         net (fo=1, routed)           0.000     0.114    c_inst0/o_i_1_n_0
    SLICE_X112Y88        FDRE                                         r  c_inst0/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.906    -0.313    c_inst0/clk_out1
    SLICE_X112Y88        FDRE                                         r  c_inst0/o_reg/C
                         clock pessimism             -0.195    -0.507    
                         clock uncertainty            0.063    -0.444    
    SLICE_X112Y88        FDRE (Hold_fdre_C_D)         0.120    -0.324    c_inst0/o_reg
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 c_inst0/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.315ns (51.184%)  route 0.300ns (48.816%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.635    -0.544    c_inst0/clk_out1
    SLICE_X112Y92        FDRE                                         r  c_inst0/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  c_inst0/cnt_reg[17]/Q
                         net (fo=2, routed)           0.178    -0.202    c_inst0/cnt[17]
    SLICE_X113Y90        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.051 r  c_inst0/cnt0_carry__3/O[1]
                         net (fo=1, routed)           0.122     0.071    c_inst0/data0[18]
    SLICE_X109Y90        FDRE                                         r  c_inst0/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.904    -0.315    c_inst0/clk_out1
    SLICE_X109Y90        FDRE                                         r  c_inst0/cnt_reg[18]/C
                         clock pessimism             -0.195    -0.509    
                         clock uncertainty            0.063    -0.446    
    SLICE_X109Y90        FDRE (Hold_fdre_C_D)         0.016    -0.430    c_inst0/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 c_inst0/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.251ns (43.336%)  route 0.328ns (56.664%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.632    -0.547    c_inst0/clk_out1
    SLICE_X109Y87        FDRE                                         r  c_inst0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  c_inst0/cnt_reg[2]/Q
                         net (fo=2, routed)           0.164    -0.242    c_inst0/cnt[2]
    SLICE_X113Y86        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.132 r  c_inst0/cnt0_carry/O[1]
                         net (fo=1, routed)           0.164     0.032    c_inst0/data0[2]
    SLICE_X109Y87        FDRE                                         r  c_inst0/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.901    -0.318    c_inst0/clk_out1
    SLICE_X109Y87        FDRE                                         r  c_inst0/cnt_reg[2]/C
                         clock pessimism             -0.230    -0.547    
                         clock uncertainty            0.063    -0.484    
    SLICE_X109Y87        FDRE (Hold_fdre_C_D)         0.008    -0.476    c_inst0/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 c_inst0/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_inst0/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.272ns (45.048%)  route 0.332ns (54.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.633    -0.546    c_inst0/clk_out1
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.164    -0.382 r  c_inst0/cnt_reg[20]/Q
                         net (fo=2, routed)           0.168    -0.214    c_inst0/cnt[20]
    SLICE_X113Y90        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.106 r  c_inst0/cnt0_carry__3/O[3]
                         net (fo=1, routed)           0.163     0.057    c_inst0/data0[20]
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.903    -0.316    c_inst0/clk_out1
    SLICE_X108Y89        FDRE                                         r  c_inst0/cnt_reg[20]/C
                         clock pessimism             -0.231    -0.546    
                         clock uncertainty            0.063    -0.483    
    SLICE_X108Y89        FDRE (Hold_fdre_C_D)         0.010    -0.473    c_inst0/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.531    





---------------------------------------------------------------------------------------------------
From Clock:  zap
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.293ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.842ns  (required time - arrival time)
  Source:                 c_inst0/o_reg/Q
                            (clock source 'zap'  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            c_inst0/o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - zap rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.124ns (8.408%)  route 1.351ns (91.592%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 1.996 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.844ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zap rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.862    -2.362    c_inst0/clk_out1
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDRE (Prop_fdre_C_Q)         0.518    -1.844 r  c_inst0/o_reg/Q
                         net (fo=2, routed)           1.351    -0.494    c_inst0/o
    SLICE_X112Y88        LUT4 (Prop_lut4_I3_O)        0.124    -0.370 r  c_inst0/o_i_1/O
                         net (fo=1, routed)           0.000    -0.370    c_inst0/o_i_1_n_0
    SLICE_X112Y88        FDRE                                         r  c_inst0/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.683     1.996    c_inst0/clk_out1
    SLICE_X112Y88        FDRE                                         r  c_inst0/o_reg/C
                         clock pessimism             -0.538     1.458    
                         clock uncertainty           -0.063     1.396    
    SLICE_X112Y88        FDRE (Setup_fdre_C_D)        0.077     1.473    c_inst0/o_reg
  -------------------------------------------------------------------
                         required time                          1.473    
                         arrival time                           0.370    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.895ns  (required time - arrival time)
  Source:                 c_inst0/o_reg/Q
                            (clock source 'zap'  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            c_inst0/clk_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - zap rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.000ns (0.000%)  route 1.328ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 1.995 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.844ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zap rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.862    -2.362    c_inst0/clk_out1
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDRE (Prop_fdre_C_Q)         0.518    -1.844 r  c_inst0/o_reg/Q
                         net (fo=2, routed)           1.328    -0.516    c_inst0/o
    SLICE_X112Y87        FDRE                                         r  c_inst0/clk_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.561    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -1.785 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     0.222    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.313 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.682     1.995    c_inst0/clk_out1
    SLICE_X112Y87        FDRE                                         r  c_inst0/clk_o_reg/C
                         clock pessimism             -0.538     1.457    
                         clock uncertainty           -0.063     1.395    
    SLICE_X112Y87        FDRE (Setup_fdre_C_D)       -0.016     1.379    c_inst0/clk_o_reg
  -------------------------------------------------------------------
                         required time                          1.379    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  1.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 c_inst0/o_reg/Q
                            (clock source 'zap'  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            c_inst0/o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - zap rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.045ns (8.626%)  route 0.477ns (91.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zap rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.634    -0.545    c_inst0/clk_out1
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDRE (Prop_fdre_C_Q)         0.164    -0.381 r  c_inst0/o_reg/Q
                         net (fo=2, routed)           0.477     0.095    c_inst0/o
    SLICE_X112Y88        LUT4 (Prop_lut4_I3_O)        0.045     0.140 r  c_inst0/o_i_1/O
                         net (fo=1, routed)           0.000     0.140    c_inst0/o_i_1_n_0
    SLICE_X112Y88        FDRE                                         r  c_inst0/o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.906    -0.313    c_inst0/clk_out1
    SLICE_X112Y88        FDRE                                         r  c_inst0/o_reg/C
                         clock pessimism              0.040    -0.273    
    SLICE_X112Y88        FDRE (Hold_fdre_C_D)         0.120    -0.153    c_inst0/o_reg
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 c_inst0/o_reg/Q
                            (clock source 'zap'  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            c_inst0/clk_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - zap rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.000ns (0.000%)  route 0.564ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zap rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.634    -0.545    c_inst0/clk_out1
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDRE (Prop_fdre_C_Q)         0.164    -0.381 r  c_inst0/o_reg/Q
                         net (fo=2, routed)           0.564     0.183    c_inst0/o
    SLICE_X112Y87        FDRE                                         r  c_inst0/clk_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cw_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.904    -0.315    c_inst0/clk_out1
    SLICE_X112Y87        FDRE                                         r  c_inst0/clk_o_reg/C
                         clock pessimism              0.040    -0.275    
    SLICE_X112Y87        FDRE (Hold_fdre_C_D)         0.060    -0.215    c_inst0/clk_o_reg
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.398    





