$date
  Sun Nov 16 20:42:32 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_control_unit $end
$var reg 6 ! opcode[5:0] $end
$var reg 1 " reset $end
$var reg 2 # reg_dst[1:0] $end
$var reg 2 $ mem_to_reg[1:0] $end
$var reg 2 % alu_op[1:0] $end
$var reg 2 & sign_or_zero[1:0] $end
$var reg 1 ' jump $end
$var reg 1 ( branch $end
$var reg 1 ) mem_read $end
$var reg 1 * mem_write $end
$var reg 1 + alu_src $end
$var reg 1 , reg_write $end
$scope module uut $end
$var reg 6 - opcode[5:0] $end
$var reg 1 . reset $end
$var reg 2 / reg_dst[1:0] $end
$var reg 2 0 mem_to_reg[1:0] $end
$var reg 2 1 alu_op[1:0] $end
$var reg 2 2 sign_or_zero[1:0] $end
$var reg 1 3 jump $end
$var reg 1 4 branch $end
$var reg 1 5 mem_read $end
$var reg 1 6 mem_write $end
$var reg 1 7 alu_src $end
$var reg 1 8 reg_write $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b000000 !
1"
b00 #
b00 $
b00 %
b01 &
0'
0(
0)
0*
0+
0,
b000000 -
1.
b00 /
b00 0
b00 1
b01 2
03
04
05
06
07
08
#10000000
0"
b01 #
1,
0.
b01 /
18
#20000000
#30000000
b000001 !
b00 #
b10 %
b00 &
1+
b000001 -
b00 /
b10 1
b00 2
17
#40000000
b000010 !
b00 %
b01 &
1'
0+
0,
b000010 -
b00 1
b01 2
13
07
08
#50000000
b000011 !
b10 #
b10 $
1,
b000011 -
b10 /
b10 0
18
#60000000
b010011 !
b00 #
b01 $
b11 %
0'
1)
1+
b010011 -
b00 /
b01 0
b11 1
03
15
17
#70000000
b101011 !
b00 $
0)
1*
0,
b101011 -
b00 0
05
16
08
#80000000
b000100 !
b01 %
1(
0*
0+
b000100 -
b01 1
14
06
07
#90000000
b100000 !
b11 %
0(
1+
1,
b100000 -
b11 1
04
17
18
#100000000
b100001 !
b10 &
b100001 -
b10 2
#110000000
b100010 !
b01 &
b100010 -
b01 2
#120000000
b100011 !
b10 &
b100011 -
b10 2
#130000000
b100100 !
b01 &
b100100 -
b01 2
#140000000
b100101 !
b100101 -
#150000000
b111111 !
b01 #
b00 %
0+
b111111 -
b01 /
b00 1
07
#160000000
