// Seed: 977050783
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  logic id_3;
  uwire id_4;
  wire  id_5;
  assign id_4 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd73
) (
    id_1,
    id_2,
    _id_3,
    id_4[-1 : ""]
);
  output logic [7:0] id_4;
  inout wire _id_3;
  output wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  assign id_3 = id_1;
  always_ff id_4[1'h0>>id_3] <= id_3 * 1;
endmodule
module module_2 #(
    parameter id_3 = 32'd69,
    parameter id_4 = 32'd5
) (
    id_1,
    id_2,
    _id_3['b0 : 1],
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9[id_4 : id_3],
    id_10
);
  inout wire id_10;
  input logic [7:0] id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire _id_4;
  inout logic [7:0] _id_3;
  inout wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_2,
      id_1
  );
  logic id_11;
endmodule
