INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/chipxprt/DSD/chipxprt_DSD_lab01/chipxprt_DSD_lab01.srcs/sources_1/new/4-input and gate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/chipxprt/DSD/chipxprt_DSD_lab01/chipxprt_DSD_lab01.srcs/sources_1/new/and4gate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and4gate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/chipxprt/DSD/chipxprt_DSD_lab01/chipxprt_DSD_lab01.srcs/sim_1/new/and4gateSIM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_andgate
