
PLC Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012af8  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000202c  08012cd8  08012cd8  00013cd8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014d04  08014d04  00016368  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08014d04  08014d04  00015d04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014d0c  08014d0c  00016368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014d0c  08014d0c  00015d0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08014d10  08014d10  00015d10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000368  20000000  08014d14  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000034dc  20000368  0801507c  00016368  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003844  0801507c  00016844  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00016368  2**0
                  CONTENTS, READONLY
 12 .debug_info   00028155  00000000  00000000  00016398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006434  00000000  00000000  0003e4ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001f40  00000000  00000000  00044928  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000017ad  00000000  00000000  00046868  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000e44e  00000000  00000000  00048015  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002dd78  00000000  00000000  00056463  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dd490  00000000  00000000  000841db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016166b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009184  00000000  00000000  001616b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  0016a834  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000368 	.word	0x20000368
 80001fc:	00000000 	.word	0x00000000
 8000200:	08012cc0 	.word	0x08012cc0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000036c 	.word	0x2000036c
 800021c:	08012cc0 	.word	0x08012cc0

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <display_Setup>:

// Variables
uint16_t currentPage = 0;
uint16_t endPage = 4;

void display_Setup() {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	af00      	add	r7, sp, #0
	// Initialise SSD1306
	ssd1306_Init();
 8000f28:	f000 fbf0 	bl	800170c <ssd1306_Init>
}
 8000f2c:	bf00      	nop
 8000f2e:	bd80      	pop	{r7, pc}

08000f30 <display_Boot>:

void display_Boot(void) {
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b082      	sub	sp, #8
 8000f34:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 8000f36:	2000      	movs	r0, #0
 8000f38:	f000 fc52 	bl	80017e0 <ssd1306_Fill>
	ssd1306_SetCursor(10, 20);
 8000f3c:	2114      	movs	r1, #20
 8000f3e:	200a      	movs	r0, #10
 8000f40:	f000 fd9a 	bl	8001a78 <ssd1306_SetCursor>
	ssd1306_WriteString("PLC by DJ", Font_11x18, White);
 8000f44:	4b0b      	ldr	r3, [pc, #44]	@ (8000f74 <display_Boot+0x44>)
 8000f46:	2201      	movs	r2, #1
 8000f48:	9200      	str	r2, [sp, #0]
 8000f4a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000f4c:	480a      	ldr	r0, [pc, #40]	@ (8000f78 <display_Boot+0x48>)
 8000f4e:	f000 fd6d 	bl	8001a2c <ssd1306_WriteString>
	ssd1306_SetCursor(25, 45);
 8000f52:	212d      	movs	r1, #45	@ 0x2d
 8000f54:	2019      	movs	r0, #25
 8000f56:	f000 fd8f 	bl	8001a78 <ssd1306_SetCursor>
	ssd1306_WriteString("Booting...", Font_7x10, White);
 8000f5a:	4b08      	ldr	r3, [pc, #32]	@ (8000f7c <display_Boot+0x4c>)
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	9200      	str	r2, [sp, #0]
 8000f60:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000f62:	4807      	ldr	r0, [pc, #28]	@ (8000f80 <display_Boot+0x50>)
 8000f64:	f000 fd62 	bl	8001a2c <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8000f68:	f000 fc52 	bl	8001810 <ssd1306_UpdateScreen>
}
 8000f6c:	bf00      	nop
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	08014944 	.word	0x08014944
 8000f78:	08012cd8 	.word	0x08012cd8
 8000f7c:	08014938 	.word	0x08014938
 8000f80:	08012ce4 	.word	0x08012ce4

08000f84 <display_StatusPage>:

void display_StatusPage(void) {
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b08c      	sub	sp, #48	@ 0x30
 8000f88:	af02      	add	r7, sp, #8
	char buf[32]; // buffer for formatted strings
	switch(currentPage) {
 8000f8a:	4bb2      	ldr	r3, [pc, #712]	@ (8001254 <display_StatusPage+0x2d0>)
 8000f8c:	881b      	ldrh	r3, [r3, #0]
 8000f8e:	2b04      	cmp	r3, #4
 8000f90:	f200 821e 	bhi.w	80013d0 <display_StatusPage+0x44c>
 8000f94:	a201      	add	r2, pc, #4	@ (adr r2, 8000f9c <display_StatusPage+0x18>)
 8000f96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f9a:	bf00      	nop
 8000f9c:	08000fb1 	.word	0x08000fb1
 8000fa0:	08001087 	.word	0x08001087
 8000fa4:	0800116d 	.word	0x0800116d
 8000fa8:	08001299 	.word	0x08001299
 8000fac:	0800130b 	.word	0x0800130b
		case 0:
			ssd1306_Fill(Black);
 8000fb0:	2000      	movs	r0, #0
 8000fb2:	f000 fc15 	bl	80017e0 <ssd1306_Fill>
			ssd1306_SetCursor(25, 0);
 8000fb6:	2100      	movs	r1, #0
 8000fb8:	2019      	movs	r0, #25
 8000fba:	f000 fd5d 	bl	8001a78 <ssd1306_SetCursor>
			ssd1306_WriteString("Status", Font_11x18, White);
 8000fbe:	4ba6      	ldr	r3, [pc, #664]	@ (8001258 <display_StatusPage+0x2d4>)
 8000fc0:	2201      	movs	r2, #1
 8000fc2:	9200      	str	r2, [sp, #0]
 8000fc4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000fc6:	48a5      	ldr	r0, [pc, #660]	@ (800125c <display_StatusPage+0x2d8>)
 8000fc8:	f000 fd30 	bl	8001a2c <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8000fcc:	2119      	movs	r1, #25
 8000fce:	2002      	movs	r0, #2
 8000fd0:	f000 fd52 	bl	8001a78 <ssd1306_SetCursor>
			sprintf(buf, "Slave Addr: 0x%02X", modbusGetSlaveAddress());
 8000fd4:	f002 fe0c 	bl	8003bf0 <modbusGetSlaveAddress>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	461a      	mov	r2, r3
 8000fdc:	1d3b      	adds	r3, r7, #4
 8000fde:	49a0      	ldr	r1, [pc, #640]	@ (8001260 <display_StatusPage+0x2dc>)
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f00f fd39 	bl	8010a58 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8000fe6:	4b9f      	ldr	r3, [pc, #636]	@ (8001264 <display_StatusPage+0x2e0>)
 8000fe8:	1d38      	adds	r0, r7, #4
 8000fea:	2201      	movs	r2, #1
 8000fec:	9200      	str	r2, [sp, #0]
 8000fee:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000ff0:	f000 fd1c 	bl	8001a2c <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8000ff4:	2128      	movs	r1, #40	@ 0x28
 8000ff6:	2002      	movs	r0, #2
 8000ff8:	f000 fd3e 	bl	8001a78 <ssd1306_SetCursor>
			float voltage = INA226_ReadBusVoltage();
 8000ffc:	f000 fb18 	bl	8001630 <INA226_ReadBusVoltage>
 8001000:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
			if (voltage > 10) sprintf(buf, "Supply: %.1fV", voltage); // only 1dp will fit
 8001004:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001008:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800100c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001010:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001014:	dd09      	ble.n	800102a <display_StatusPage+0xa6>
 8001016:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001018:	f7ff fabe 	bl	8000598 <__aeabi_f2d>
 800101c:	4602      	mov	r2, r0
 800101e:	460b      	mov	r3, r1
 8001020:	1d38      	adds	r0, r7, #4
 8001022:	4991      	ldr	r1, [pc, #580]	@ (8001268 <display_StatusPage+0x2e4>)
 8001024:	f00f fd18 	bl	8010a58 <siprintf>
 8001028:	e008      	b.n	800103c <display_StatusPage+0xb8>
			else sprintf(buf, "Supply: %.2fV", voltage); // 2dp will fit
 800102a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800102c:	f7ff fab4 	bl	8000598 <__aeabi_f2d>
 8001030:	4602      	mov	r2, r0
 8001032:	460b      	mov	r3, r1
 8001034:	1d38      	adds	r0, r7, #4
 8001036:	498d      	ldr	r1, [pc, #564]	@ (800126c <display_StatusPage+0x2e8>)
 8001038:	f00f fd0e 	bl	8010a58 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800103c:	4b89      	ldr	r3, [pc, #548]	@ (8001264 <display_StatusPage+0x2e0>)
 800103e:	1d38      	adds	r0, r7, #4
 8001040:	2201      	movs	r2, #1
 8001042:	9200      	str	r2, [sp, #0]
 8001044:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001046:	f000 fcf1 	bl	8001a2c <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 800104a:	2137      	movs	r1, #55	@ 0x37
 800104c:	2002      	movs	r0, #2
 800104e:	f000 fd13 	bl	8001a78 <ssd1306_SetCursor>
			sprintf(buf, "Current: %.0fmA", INA226_ReadCurrent() * 1000);
 8001052:	f000 fb0d 	bl	8001670 <INA226_ReadCurrent>
 8001056:	eef0 7a40 	vmov.f32	s15, s0
 800105a:	ed9f 7a85 	vldr	s14, [pc, #532]	@ 8001270 <display_StatusPage+0x2ec>
 800105e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001062:	ee17 0a90 	vmov	r0, s15
 8001066:	f7ff fa97 	bl	8000598 <__aeabi_f2d>
 800106a:	4602      	mov	r2, r0
 800106c:	460b      	mov	r3, r1
 800106e:	1d38      	adds	r0, r7, #4
 8001070:	4980      	ldr	r1, [pc, #512]	@ (8001274 <display_StatusPage+0x2f0>)
 8001072:	f00f fcf1 	bl	8010a58 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001076:	4b7b      	ldr	r3, [pc, #492]	@ (8001264 <display_StatusPage+0x2e0>)
 8001078:	1d38      	adds	r0, r7, #4
 800107a:	2201      	movs	r2, #1
 800107c:	9200      	str	r2, [sp, #0]
 800107e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001080:	f000 fcd4 	bl	8001a2c <ssd1306_WriteString>
			break;
 8001084:	e1a4      	b.n	80013d0 <display_StatusPage+0x44c>
		case 1:
			ssd1306_Fill(Black);
 8001086:	2000      	movs	r0, #0
 8001088:	f000 fbaa 	bl	80017e0 <ssd1306_Fill>
			ssd1306_SetCursor(30, 0);
 800108c:	2100      	movs	r1, #0
 800108e:	201e      	movs	r0, #30
 8001090:	f000 fcf2 	bl	8001a78 <ssd1306_SetCursor>
			ssd1306_WriteString("Coils", Font_11x18, White);
 8001094:	4b70      	ldr	r3, [pc, #448]	@ (8001258 <display_StatusPage+0x2d4>)
 8001096:	2201      	movs	r2, #1
 8001098:	9200      	str	r2, [sp, #0]
 800109a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800109c:	4876      	ldr	r0, [pc, #472]	@ (8001278 <display_StatusPage+0x2f4>)
 800109e:	f000 fcc5 	bl	8001a2c <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80010a2:	2119      	movs	r1, #25
 80010a4:	2002      	movs	r0, #2
 80010a6:	f000 fce7 	bl	8001a78 <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_coil_read(0) ? "ON" : "OFF");
 80010aa:	2000      	movs	r0, #0
 80010ac:	f000 fd5e 	bl	8001b6c <io_coil_read>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d001      	beq.n	80010ba <display_StatusPage+0x136>
 80010b6:	4a71      	ldr	r2, [pc, #452]	@ (800127c <display_StatusPage+0x2f8>)
 80010b8:	e000      	b.n	80010bc <display_StatusPage+0x138>
 80010ba:	4a71      	ldr	r2, [pc, #452]	@ (8001280 <display_StatusPage+0x2fc>)
 80010bc:	1d3b      	adds	r3, r7, #4
 80010be:	4971      	ldr	r1, [pc, #452]	@ (8001284 <display_StatusPage+0x300>)
 80010c0:	4618      	mov	r0, r3
 80010c2:	f00f fcc9 	bl	8010a58 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80010c6:	4b67      	ldr	r3, [pc, #412]	@ (8001264 <display_StatusPage+0x2e0>)
 80010c8:	1d38      	adds	r0, r7, #4
 80010ca:	2201      	movs	r2, #1
 80010cc:	9200      	str	r2, [sp, #0]
 80010ce:	cb0e      	ldmia	r3, {r1, r2, r3}
 80010d0:	f000 fcac 	bl	8001a2c <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80010d4:	2128      	movs	r1, #40	@ 0x28
 80010d6:	2002      	movs	r0, #2
 80010d8:	f000 fcce 	bl	8001a78 <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_coil_read(1) ? "ON" : "OFF");
 80010dc:	2001      	movs	r0, #1
 80010de:	f000 fd45 	bl	8001b6c <io_coil_read>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d001      	beq.n	80010ec <display_StatusPage+0x168>
 80010e8:	4a64      	ldr	r2, [pc, #400]	@ (800127c <display_StatusPage+0x2f8>)
 80010ea:	e000      	b.n	80010ee <display_StatusPage+0x16a>
 80010ec:	4a64      	ldr	r2, [pc, #400]	@ (8001280 <display_StatusPage+0x2fc>)
 80010ee:	1d3b      	adds	r3, r7, #4
 80010f0:	4965      	ldr	r1, [pc, #404]	@ (8001288 <display_StatusPage+0x304>)
 80010f2:	4618      	mov	r0, r3
 80010f4:	f00f fcb0 	bl	8010a58 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80010f8:	4b5a      	ldr	r3, [pc, #360]	@ (8001264 <display_StatusPage+0x2e0>)
 80010fa:	1d38      	adds	r0, r7, #4
 80010fc:	2201      	movs	r2, #1
 80010fe:	9200      	str	r2, [sp, #0]
 8001100:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001102:	f000 fc93 	bl	8001a2c <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001106:	2119      	movs	r1, #25
 8001108:	203c      	movs	r0, #60	@ 0x3c
 800110a:	f000 fcb5 	bl	8001a78 <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_coil_read(2) ? "ON" : "OFF");
 800110e:	2002      	movs	r0, #2
 8001110:	f000 fd2c 	bl	8001b6c <io_coil_read>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <display_StatusPage+0x19a>
 800111a:	4a58      	ldr	r2, [pc, #352]	@ (800127c <display_StatusPage+0x2f8>)
 800111c:	e000      	b.n	8001120 <display_StatusPage+0x19c>
 800111e:	4a58      	ldr	r2, [pc, #352]	@ (8001280 <display_StatusPage+0x2fc>)
 8001120:	1d3b      	adds	r3, r7, #4
 8001122:	495a      	ldr	r1, [pc, #360]	@ (800128c <display_StatusPage+0x308>)
 8001124:	4618      	mov	r0, r3
 8001126:	f00f fc97 	bl	8010a58 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800112a:	4b4e      	ldr	r3, [pc, #312]	@ (8001264 <display_StatusPage+0x2e0>)
 800112c:	1d38      	adds	r0, r7, #4
 800112e:	2201      	movs	r2, #1
 8001130:	9200      	str	r2, [sp, #0]
 8001132:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001134:	f000 fc7a 	bl	8001a2c <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001138:	2128      	movs	r1, #40	@ 0x28
 800113a:	203c      	movs	r0, #60	@ 0x3c
 800113c:	f000 fc9c 	bl	8001a78 <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_coil_read(3) ? "ON" : "OFF");
 8001140:	2003      	movs	r0, #3
 8001142:	f000 fd13 	bl	8001b6c <io_coil_read>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d001      	beq.n	8001150 <display_StatusPage+0x1cc>
 800114c:	4a4b      	ldr	r2, [pc, #300]	@ (800127c <display_StatusPage+0x2f8>)
 800114e:	e000      	b.n	8001152 <display_StatusPage+0x1ce>
 8001150:	4a4b      	ldr	r2, [pc, #300]	@ (8001280 <display_StatusPage+0x2fc>)
 8001152:	1d3b      	adds	r3, r7, #4
 8001154:	494e      	ldr	r1, [pc, #312]	@ (8001290 <display_StatusPage+0x30c>)
 8001156:	4618      	mov	r0, r3
 8001158:	f00f fc7e 	bl	8010a58 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800115c:	4b41      	ldr	r3, [pc, #260]	@ (8001264 <display_StatusPage+0x2e0>)
 800115e:	1d38      	adds	r0, r7, #4
 8001160:	2201      	movs	r2, #1
 8001162:	9200      	str	r2, [sp, #0]
 8001164:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001166:	f000 fc61 	bl	8001a2c <ssd1306_WriteString>
			break;
 800116a:	e131      	b.n	80013d0 <display_StatusPage+0x44c>
		case 2:
			ssd1306_Fill(Black);
 800116c:	2000      	movs	r0, #0
 800116e:	f000 fb37 	bl	80017e0 <ssd1306_Fill>
			ssd1306_SetCursor(4, 0);
 8001172:	2100      	movs	r1, #0
 8001174:	2004      	movs	r0, #4
 8001176:	f000 fc7f 	bl	8001a78 <ssd1306_SetCursor>
			ssd1306_WriteString("Discrete In", Font_11x18, White);
 800117a:	4b37      	ldr	r3, [pc, #220]	@ (8001258 <display_StatusPage+0x2d4>)
 800117c:	2201      	movs	r2, #1
 800117e:	9200      	str	r2, [sp, #0]
 8001180:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001182:	4844      	ldr	r0, [pc, #272]	@ (8001294 <display_StatusPage+0x310>)
 8001184:	f000 fc52 	bl	8001a2c <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001188:	2119      	movs	r1, #25
 800118a:	2002      	movs	r0, #2
 800118c:	f000 fc74 	bl	8001a78 <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_discrete_in_read(0) ? "ON" : "OFF");
 8001190:	2000      	movs	r0, #0
 8001192:	f000 fd65 	bl	8001c60 <io_discrete_in_read>
 8001196:	4603      	mov	r3, r0
 8001198:	2b00      	cmp	r3, #0
 800119a:	d001      	beq.n	80011a0 <display_StatusPage+0x21c>
 800119c:	4a37      	ldr	r2, [pc, #220]	@ (800127c <display_StatusPage+0x2f8>)
 800119e:	e000      	b.n	80011a2 <display_StatusPage+0x21e>
 80011a0:	4a37      	ldr	r2, [pc, #220]	@ (8001280 <display_StatusPage+0x2fc>)
 80011a2:	1d3b      	adds	r3, r7, #4
 80011a4:	4937      	ldr	r1, [pc, #220]	@ (8001284 <display_StatusPage+0x300>)
 80011a6:	4618      	mov	r0, r3
 80011a8:	f00f fc56 	bl	8010a58 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80011ac:	4b2d      	ldr	r3, [pc, #180]	@ (8001264 <display_StatusPage+0x2e0>)
 80011ae:	1d38      	adds	r0, r7, #4
 80011b0:	2201      	movs	r2, #1
 80011b2:	9200      	str	r2, [sp, #0]
 80011b4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80011b6:	f000 fc39 	bl	8001a2c <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80011ba:	2128      	movs	r1, #40	@ 0x28
 80011bc:	2002      	movs	r0, #2
 80011be:	f000 fc5b 	bl	8001a78 <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_discrete_in_read(1) ? "ON" : "OFF");
 80011c2:	2001      	movs	r0, #1
 80011c4:	f000 fd4c 	bl	8001c60 <io_discrete_in_read>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d001      	beq.n	80011d2 <display_StatusPage+0x24e>
 80011ce:	4a2b      	ldr	r2, [pc, #172]	@ (800127c <display_StatusPage+0x2f8>)
 80011d0:	e000      	b.n	80011d4 <display_StatusPage+0x250>
 80011d2:	4a2b      	ldr	r2, [pc, #172]	@ (8001280 <display_StatusPage+0x2fc>)
 80011d4:	1d3b      	adds	r3, r7, #4
 80011d6:	492c      	ldr	r1, [pc, #176]	@ (8001288 <display_StatusPage+0x304>)
 80011d8:	4618      	mov	r0, r3
 80011da:	f00f fc3d 	bl	8010a58 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80011de:	4b21      	ldr	r3, [pc, #132]	@ (8001264 <display_StatusPage+0x2e0>)
 80011e0:	1d38      	adds	r0, r7, #4
 80011e2:	2201      	movs	r2, #1
 80011e4:	9200      	str	r2, [sp, #0]
 80011e6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80011e8:	f000 fc20 	bl	8001a2c <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 80011ec:	2119      	movs	r1, #25
 80011ee:	203c      	movs	r0, #60	@ 0x3c
 80011f0:	f000 fc42 	bl	8001a78 <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_discrete_in_read(2) ? "ON" : "OFF");
 80011f4:	2002      	movs	r0, #2
 80011f6:	f000 fd33 	bl	8001c60 <io_discrete_in_read>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <display_StatusPage+0x280>
 8001200:	4a1e      	ldr	r2, [pc, #120]	@ (800127c <display_StatusPage+0x2f8>)
 8001202:	e000      	b.n	8001206 <display_StatusPage+0x282>
 8001204:	4a1e      	ldr	r2, [pc, #120]	@ (8001280 <display_StatusPage+0x2fc>)
 8001206:	1d3b      	adds	r3, r7, #4
 8001208:	4920      	ldr	r1, [pc, #128]	@ (800128c <display_StatusPage+0x308>)
 800120a:	4618      	mov	r0, r3
 800120c:	f00f fc24 	bl	8010a58 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001210:	4b14      	ldr	r3, [pc, #80]	@ (8001264 <display_StatusPage+0x2e0>)
 8001212:	1d38      	adds	r0, r7, #4
 8001214:	2201      	movs	r2, #1
 8001216:	9200      	str	r2, [sp, #0]
 8001218:	cb0e      	ldmia	r3, {r1, r2, r3}
 800121a:	f000 fc07 	bl	8001a2c <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 800121e:	2128      	movs	r1, #40	@ 0x28
 8001220:	203c      	movs	r0, #60	@ 0x3c
 8001222:	f000 fc29 	bl	8001a78 <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_discrete_in_read(3) ? "ON" : "OFF");
 8001226:	2003      	movs	r0, #3
 8001228:	f000 fd1a 	bl	8001c60 <io_discrete_in_read>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d001      	beq.n	8001236 <display_StatusPage+0x2b2>
 8001232:	4a12      	ldr	r2, [pc, #72]	@ (800127c <display_StatusPage+0x2f8>)
 8001234:	e000      	b.n	8001238 <display_StatusPage+0x2b4>
 8001236:	4a12      	ldr	r2, [pc, #72]	@ (8001280 <display_StatusPage+0x2fc>)
 8001238:	1d3b      	adds	r3, r7, #4
 800123a:	4915      	ldr	r1, [pc, #84]	@ (8001290 <display_StatusPage+0x30c>)
 800123c:	4618      	mov	r0, r3
 800123e:	f00f fc0b 	bl	8010a58 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001242:	4b08      	ldr	r3, [pc, #32]	@ (8001264 <display_StatusPage+0x2e0>)
 8001244:	1d38      	adds	r0, r7, #4
 8001246:	2201      	movs	r2, #1
 8001248:	9200      	str	r2, [sp, #0]
 800124a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800124c:	f000 fbee 	bl	8001a2c <ssd1306_WriteString>
			break;
 8001250:	e0be      	b.n	80013d0 <display_StatusPage+0x44c>
 8001252:	bf00      	nop
 8001254:	20000384 	.word	0x20000384
 8001258:	08014944 	.word	0x08014944
 800125c:	08012cf0 	.word	0x08012cf0
 8001260:	08012cf8 	.word	0x08012cf8
 8001264:	0801492c 	.word	0x0801492c
 8001268:	08012d0c 	.word	0x08012d0c
 800126c:	08012d1c 	.word	0x08012d1c
 8001270:	447a0000 	.word	0x447a0000
 8001274:	08012d2c 	.word	0x08012d2c
 8001278:	08012d3c 	.word	0x08012d3c
 800127c:	08012d44 	.word	0x08012d44
 8001280:	08012d48 	.word	0x08012d48
 8001284:	08012d4c 	.word	0x08012d4c
 8001288:	08012d54 	.word	0x08012d54
 800128c:	08012d5c 	.word	0x08012d5c
 8001290:	08012d64 	.word	0x08012d64
 8001294:	08012d6c 	.word	0x08012d6c
		case 3:
			ssd1306_Fill(Black);
 8001298:	2000      	movs	r0, #0
 800129a:	f000 faa1 	bl	80017e0 <ssd1306_Fill>
			ssd1306_SetCursor(2, 0);
 800129e:	2100      	movs	r1, #0
 80012a0:	2002      	movs	r0, #2
 80012a2:	f000 fbe9 	bl	8001a78 <ssd1306_SetCursor>
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 80012a6:	4b57      	ldr	r3, [pc, #348]	@ (8001404 <display_StatusPage+0x480>)
 80012a8:	2201      	movs	r2, #1
 80012aa:	9200      	str	r2, [sp, #0]
 80012ac:	cb0e      	ldmia	r3, {r1, r2, r3}
 80012ae:	4856      	ldr	r0, [pc, #344]	@ (8001408 <display_StatusPage+0x484>)
 80012b0:	f000 fbbc 	bl	8001a2c <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80012b4:	2119      	movs	r1, #25
 80012b6:	2002      	movs	r0, #2
 80012b8:	f000 fbde 	bl	8001a78 <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_holding_reg_read(0));
 80012bc:	2000      	movs	r0, #0
 80012be:	f000 fd41 	bl	8001d44 <io_holding_reg_read>
 80012c2:	4603      	mov	r3, r0
 80012c4:	461a      	mov	r2, r3
 80012c6:	1d3b      	adds	r3, r7, #4
 80012c8:	4950      	ldr	r1, [pc, #320]	@ (800140c <display_StatusPage+0x488>)
 80012ca:	4618      	mov	r0, r3
 80012cc:	f00f fbc4 	bl	8010a58 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80012d0:	4b4f      	ldr	r3, [pc, #316]	@ (8001410 <display_StatusPage+0x48c>)
 80012d2:	1d38      	adds	r0, r7, #4
 80012d4:	2201      	movs	r2, #1
 80012d6:	9200      	str	r2, [sp, #0]
 80012d8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80012da:	f000 fba7 	bl	8001a2c <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80012de:	2128      	movs	r1, #40	@ 0x28
 80012e0:	2002      	movs	r0, #2
 80012e2:	f000 fbc9 	bl	8001a78 <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_holding_reg_read(1));
 80012e6:	2001      	movs	r0, #1
 80012e8:	f000 fd2c 	bl	8001d44 <io_holding_reg_read>
 80012ec:	4603      	mov	r3, r0
 80012ee:	461a      	mov	r2, r3
 80012f0:	1d3b      	adds	r3, r7, #4
 80012f2:	4948      	ldr	r1, [pc, #288]	@ (8001414 <display_StatusPage+0x490>)
 80012f4:	4618      	mov	r0, r3
 80012f6:	f00f fbaf 	bl	8010a58 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80012fa:	4b45      	ldr	r3, [pc, #276]	@ (8001410 <display_StatusPage+0x48c>)
 80012fc:	1d38      	adds	r0, r7, #4
 80012fe:	2201      	movs	r2, #1
 8001300:	9200      	str	r2, [sp, #0]
 8001302:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001304:	f000 fb92 	bl	8001a2c <ssd1306_WriteString>
			ssd1306_WriteString(buf, Font_6x8, White);

			ssd1306_SetCursor(60, 40);
			sprintf(buf, "3: %d", io_holding_reg_read(3));
			ssd1306_WriteString(buf, Font_6x8, White);*/
			break;
 8001308:	e062      	b.n	80013d0 <display_StatusPage+0x44c>
		case 4:
			ssd1306_Fill(Black);
 800130a:	2000      	movs	r0, #0
 800130c:	f000 fa68 	bl	80017e0 <ssd1306_Fill>
			ssd1306_SetCursor(12, 0);
 8001310:	2100      	movs	r1, #0
 8001312:	200c      	movs	r0, #12
 8001314:	f000 fbb0 	bl	8001a78 <ssd1306_SetCursor>
			ssd1306_WriteString("Input Reg", Font_11x18, White);
 8001318:	4b3a      	ldr	r3, [pc, #232]	@ (8001404 <display_StatusPage+0x480>)
 800131a:	2201      	movs	r2, #1
 800131c:	9200      	str	r2, [sp, #0]
 800131e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001320:	483d      	ldr	r0, [pc, #244]	@ (8001418 <display_StatusPage+0x494>)
 8001322:	f000 fb83 	bl	8001a2c <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001326:	2119      	movs	r1, #25
 8001328:	2002      	movs	r0, #2
 800132a:	f000 fba5 	bl	8001a78 <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_input_reg_read(0));
 800132e:	2000      	movs	r0, #0
 8001330:	f000 fdac 	bl	8001e8c <io_input_reg_read>
 8001334:	4603      	mov	r3, r0
 8001336:	461a      	mov	r2, r3
 8001338:	1d3b      	adds	r3, r7, #4
 800133a:	4934      	ldr	r1, [pc, #208]	@ (800140c <display_StatusPage+0x488>)
 800133c:	4618      	mov	r0, r3
 800133e:	f00f fb8b 	bl	8010a58 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001342:	4b33      	ldr	r3, [pc, #204]	@ (8001410 <display_StatusPage+0x48c>)
 8001344:	1d38      	adds	r0, r7, #4
 8001346:	2201      	movs	r2, #1
 8001348:	9200      	str	r2, [sp, #0]
 800134a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800134c:	f000 fb6e 	bl	8001a2c <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001350:	2128      	movs	r1, #40	@ 0x28
 8001352:	2002      	movs	r0, #2
 8001354:	f000 fb90 	bl	8001a78 <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_input_reg_read(1));
 8001358:	2001      	movs	r0, #1
 800135a:	f000 fd97 	bl	8001e8c <io_input_reg_read>
 800135e:	4603      	mov	r3, r0
 8001360:	461a      	mov	r2, r3
 8001362:	1d3b      	adds	r3, r7, #4
 8001364:	492b      	ldr	r1, [pc, #172]	@ (8001414 <display_StatusPage+0x490>)
 8001366:	4618      	mov	r0, r3
 8001368:	f00f fb76 	bl	8010a58 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800136c:	4b28      	ldr	r3, [pc, #160]	@ (8001410 <display_StatusPage+0x48c>)
 800136e:	1d38      	adds	r0, r7, #4
 8001370:	2201      	movs	r2, #1
 8001372:	9200      	str	r2, [sp, #0]
 8001374:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001376:	f000 fb59 	bl	8001a2c <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 800137a:	2119      	movs	r1, #25
 800137c:	203c      	movs	r0, #60	@ 0x3c
 800137e:	f000 fb7b 	bl	8001a78 <ssd1306_SetCursor>
			sprintf(buf, "2: %d", io_input_reg_read(2));
 8001382:	2002      	movs	r0, #2
 8001384:	f000 fd82 	bl	8001e8c <io_input_reg_read>
 8001388:	4603      	mov	r3, r0
 800138a:	461a      	mov	r2, r3
 800138c:	1d3b      	adds	r3, r7, #4
 800138e:	4923      	ldr	r1, [pc, #140]	@ (800141c <display_StatusPage+0x498>)
 8001390:	4618      	mov	r0, r3
 8001392:	f00f fb61 	bl	8010a58 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001396:	4b1e      	ldr	r3, [pc, #120]	@ (8001410 <display_StatusPage+0x48c>)
 8001398:	1d38      	adds	r0, r7, #4
 800139a:	2201      	movs	r2, #1
 800139c:	9200      	str	r2, [sp, #0]
 800139e:	cb0e      	ldmia	r3, {r1, r2, r3}
 80013a0:	f000 fb44 	bl	8001a2c <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 80013a4:	2128      	movs	r1, #40	@ 0x28
 80013a6:	203c      	movs	r0, #60	@ 0x3c
 80013a8:	f000 fb66 	bl	8001a78 <ssd1306_SetCursor>
			sprintf(buf, "3: %d", io_input_reg_read(3));
 80013ac:	2003      	movs	r0, #3
 80013ae:	f000 fd6d 	bl	8001e8c <io_input_reg_read>
 80013b2:	4603      	mov	r3, r0
 80013b4:	461a      	mov	r2, r3
 80013b6:	1d3b      	adds	r3, r7, #4
 80013b8:	4919      	ldr	r1, [pc, #100]	@ (8001420 <display_StatusPage+0x49c>)
 80013ba:	4618      	mov	r0, r3
 80013bc:	f00f fb4c 	bl	8010a58 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80013c0:	4b13      	ldr	r3, [pc, #76]	@ (8001410 <display_StatusPage+0x48c>)
 80013c2:	1d38      	adds	r0, r7, #4
 80013c4:	2201      	movs	r2, #1
 80013c6:	9200      	str	r2, [sp, #0]
 80013c8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80013ca:	f000 fb2f 	bl	8001a2c <ssd1306_WriteString>
			break;
 80013ce:	bf00      	nop
	}

	ssd1306_SetCursor(110, 56);
 80013d0:	2138      	movs	r1, #56	@ 0x38
 80013d2:	206e      	movs	r0, #110	@ 0x6e
 80013d4:	f000 fb50 	bl	8001a78 <ssd1306_SetCursor>
	sprintf(buf, "%d/%d", currentPage, endPage);
 80013d8:	4b12      	ldr	r3, [pc, #72]	@ (8001424 <display_StatusPage+0x4a0>)
 80013da:	881b      	ldrh	r3, [r3, #0]
 80013dc:	461a      	mov	r2, r3
 80013de:	4b12      	ldr	r3, [pc, #72]	@ (8001428 <display_StatusPage+0x4a4>)
 80013e0:	881b      	ldrh	r3, [r3, #0]
 80013e2:	1d38      	adds	r0, r7, #4
 80013e4:	4911      	ldr	r1, [pc, #68]	@ (800142c <display_StatusPage+0x4a8>)
 80013e6:	f00f fb37 	bl	8010a58 <siprintf>
	ssd1306_WriteString(buf, Font_6x8, White);
 80013ea:	4b09      	ldr	r3, [pc, #36]	@ (8001410 <display_StatusPage+0x48c>)
 80013ec:	1d38      	adds	r0, r7, #4
 80013ee:	2201      	movs	r2, #1
 80013f0:	9200      	str	r2, [sp, #0]
 80013f2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80013f4:	f000 fb1a 	bl	8001a2c <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 80013f8:	f000 fa0a 	bl	8001810 <ssd1306_UpdateScreen>
}
 80013fc:	bf00      	nop
 80013fe:	3728      	adds	r7, #40	@ 0x28
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}
 8001404:	08014944 	.word	0x08014944
 8001408:	08012d78 	.word	0x08012d78
 800140c:	08012d84 	.word	0x08012d84
 8001410:	0801492c 	.word	0x0801492c
 8001414:	08012d8c 	.word	0x08012d8c
 8001418:	08012d94 	.word	0x08012d94
 800141c:	08012da0 	.word	0x08012da0
 8001420:	08012da8 	.word	0x08012da8
 8001424:	20000384 	.word	0x20000384
 8001428:	20000000 	.word	0x20000000
 800142c:	08012db0 	.word	0x08012db0

08001430 <display_BtnPress>:

void display_BtnPress() {
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0
	if (currentPage == endPage) {
 8001434:	4b09      	ldr	r3, [pc, #36]	@ (800145c <display_BtnPress+0x2c>)
 8001436:	881a      	ldrh	r2, [r3, #0]
 8001438:	4b09      	ldr	r3, [pc, #36]	@ (8001460 <display_BtnPress+0x30>)
 800143a:	881b      	ldrh	r3, [r3, #0]
 800143c:	429a      	cmp	r2, r3
 800143e:	d103      	bne.n	8001448 <display_BtnPress+0x18>
		currentPage = 0;
 8001440:	4b06      	ldr	r3, [pc, #24]	@ (800145c <display_BtnPress+0x2c>)
 8001442:	2200      	movs	r2, #0
 8001444:	801a      	strh	r2, [r3, #0]
 8001446:	e005      	b.n	8001454 <display_BtnPress+0x24>
	}
	else {
		currentPage++;
 8001448:	4b04      	ldr	r3, [pc, #16]	@ (800145c <display_BtnPress+0x2c>)
 800144a:	881b      	ldrh	r3, [r3, #0]
 800144c:	3301      	adds	r3, #1
 800144e:	b29a      	uxth	r2, r3
 8001450:	4b02      	ldr	r3, [pc, #8]	@ (800145c <display_BtnPress+0x2c>)
 8001452:	801a      	strh	r2, [r3, #0]
	}

	display_StatusPage();
 8001454:	f7ff fd96 	bl	8000f84 <display_StatusPage>
}
 8001458:	bf00      	nop
 800145a:	bd80      	pop	{r7, pc}
 800145c:	20000384 	.word	0x20000384
 8001460:	20000000 	.word	0x20000000

08001464 <display_setPage>:

void display_setPage(uint16_t page) {
 8001464:	b480      	push	{r7}
 8001466:	b083      	sub	sp, #12
 8001468:	af00      	add	r7, sp, #0
 800146a:	4603      	mov	r3, r0
 800146c:	80fb      	strh	r3, [r7, #6]
	if (page > endPage) return;
 800146e:	4b07      	ldr	r3, [pc, #28]	@ (800148c <display_setPage+0x28>)
 8001470:	881b      	ldrh	r3, [r3, #0]
 8001472:	88fa      	ldrh	r2, [r7, #6]
 8001474:	429a      	cmp	r2, r3
 8001476:	d803      	bhi.n	8001480 <display_setPage+0x1c>
	currentPage = page;
 8001478:	4a05      	ldr	r2, [pc, #20]	@ (8001490 <display_setPage+0x2c>)
 800147a:	88fb      	ldrh	r3, [r7, #6]
 800147c:	8013      	strh	r3, [r2, #0]
 800147e:	e000      	b.n	8001482 <display_setPage+0x1e>
	if (page > endPage) return;
 8001480:	bf00      	nop
}
 8001482:	370c      	adds	r7, #12
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr
 800148c:	20000000 	.word	0x20000000
 8001490:	20000384 	.word	0x20000384

08001494 <I2C_Setup>:

//#define PRINT_DEBUG

static I2C_HandleTypeDef* hi2c;

void I2C_Setup(I2C_HandleTypeDef* handle) {
 8001494:	b480      	push	{r7}
 8001496:	b083      	sub	sp, #12
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
	hi2c = handle;
 800149c:	4a04      	ldr	r2, [pc, #16]	@ (80014b0 <I2C_Setup+0x1c>)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	6013      	str	r3, [r2, #0]
}
 80014a2:	bf00      	nop
 80014a4:	370c      	adds	r7, #12
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr
 80014ae:	bf00      	nop
 80014b0:	20000388 	.word	0x20000388

080014b4 <I2C_Transmit>:


HAL_StatusTypeDef I2C_Transmit(uint16_t address, uint8_t* data, uint16_t len) {
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b084      	sub	sp, #16
 80014b8:	af02      	add	r7, sp, #8
 80014ba:	4603      	mov	r3, r0
 80014bc:	6039      	str	r1, [r7, #0]
 80014be:	80fb      	strh	r3, [r7, #6]
 80014c0:	4613      	mov	r3, r2
 80014c2:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Transmit(hi2c, address, data, len, HAL_MAX_DELAY);
 80014c4:	4b07      	ldr	r3, [pc, #28]	@ (80014e4 <I2C_Transmit+0x30>)
 80014c6:	6818      	ldr	r0, [r3, #0]
 80014c8:	88bb      	ldrh	r3, [r7, #4]
 80014ca:	88f9      	ldrh	r1, [r7, #6]
 80014cc:	f04f 32ff 	mov.w	r2, #4294967295
 80014d0:	9200      	str	r2, [sp, #0]
 80014d2:	683a      	ldr	r2, [r7, #0]
 80014d4:	f005 fb74 	bl	8006bc0 <HAL_I2C_Master_Transmit>
 80014d8:	4603      	mov	r3, r0
}
 80014da:	4618      	mov	r0, r3
 80014dc:	3708      	adds	r7, #8
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	20000388 	.word	0x20000388

080014e8 <I2C_Receive>:

HAL_StatusTypeDef I2C_Receive(uint16_t address, uint8_t* data, uint16_t len) {
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b084      	sub	sp, #16
 80014ec:	af02      	add	r7, sp, #8
 80014ee:	4603      	mov	r3, r0
 80014f0:	6039      	str	r1, [r7, #0]
 80014f2:	80fb      	strh	r3, [r7, #6]
 80014f4:	4613      	mov	r3, r2
 80014f6:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Receive(hi2c, address, data, len, HAL_MAX_DELAY);
 80014f8:	4b07      	ldr	r3, [pc, #28]	@ (8001518 <I2C_Receive+0x30>)
 80014fa:	6818      	ldr	r0, [r3, #0]
 80014fc:	88bb      	ldrh	r3, [r7, #4]
 80014fe:	88f9      	ldrh	r1, [r7, #6]
 8001500:	f04f 32ff 	mov.w	r2, #4294967295
 8001504:	9200      	str	r2, [sp, #0]
 8001506:	683a      	ldr	r2, [r7, #0]
 8001508:	f005 fc72 	bl	8006df0 <HAL_I2C_Master_Receive>
 800150c:	4603      	mov	r3, r0
}
 800150e:	4618      	mov	r0, r3
 8001510:	3708      	adds	r7, #8
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	20000388 	.word	0x20000388

0800151c <I2C_Read>:

void I2C_Read(uint8_t* buffer, uint16_t address, uint8_t reg, uint16_t bytes) {
 800151c:	b580      	push	{r7, lr}
 800151e:	b086      	sub	sp, #24
 8001520:	af00      	add	r7, sp, #0
 8001522:	60f8      	str	r0, [r7, #12]
 8001524:	4608      	mov	r0, r1
 8001526:	4611      	mov	r1, r2
 8001528:	461a      	mov	r2, r3
 800152a:	4603      	mov	r3, r0
 800152c:	817b      	strh	r3, [r7, #10]
 800152e:	460b      	mov	r3, r1
 8001530:	727b      	strb	r3, [r7, #9]
 8001532:	4613      	mov	r3, r2
 8001534:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef status;

	// Tell the I2C device which register to read
	status = I2C_Transmit(address << 1, &reg, 1);
 8001536:	897b      	ldrh	r3, [r7, #10]
 8001538:	005b      	lsls	r3, r3, #1
 800153a:	b29b      	uxth	r3, r3
 800153c:	f107 0109 	add.w	r1, r7, #9
 8001540:	2201      	movs	r2, #1
 8001542:	4618      	mov	r0, r3
 8001544:	f7ff ffb6 	bl	80014b4 <I2C_Transmit>
 8001548:	4603      	mov	r3, r0
 800154a:	75fb      	strb	r3, [r7, #23]
		return;
	}
#endif

	// Read however many bytes from that register
	status = I2C_Receive((address << 1) | 1, buffer, bytes);
 800154c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001550:	005b      	lsls	r3, r3, #1
 8001552:	b21b      	sxth	r3, r3
 8001554:	f043 0301 	orr.w	r3, r3, #1
 8001558:	b21b      	sxth	r3, r3
 800155a:	b29b      	uxth	r3, r3
 800155c:	88fa      	ldrh	r2, [r7, #6]
 800155e:	68f9      	ldr	r1, [r7, #12]
 8001560:	4618      	mov	r0, r3
 8001562:	f7ff ffc1 	bl	80014e8 <I2C_Receive>
 8001566:	4603      	mov	r3, r0
 8001568:	75fb      	strb	r3, [r7, #23]
		snprintf(msg, sizeof(msg), "I2C_Receive failed: %d", status);
		usb_serial_println(msg);
		return;
	}
#endif
}
 800156a:	bf00      	nop
 800156c:	3718      	adds	r7, #24
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}

08001572 <INA226_WriteRegister>:

I2C_HandleTypeDef handle;

// Static Functions
static void INA226_WriteRegister(uint8_t reg, uint16_t value)
{
 8001572:	b580      	push	{r7, lr}
 8001574:	b084      	sub	sp, #16
 8001576:	af00      	add	r7, sp, #0
 8001578:	4603      	mov	r3, r0
 800157a:	460a      	mov	r2, r1
 800157c:	71fb      	strb	r3, [r7, #7]
 800157e:	4613      	mov	r3, r2
 8001580:	80bb      	strh	r3, [r7, #4]
    uint8_t data[3];
    data[0] = reg;
 8001582:	79fb      	ldrb	r3, [r7, #7]
 8001584:	733b      	strb	r3, [r7, #12]
    data[1] = (value >> 8) & 0xFF; // MSB
 8001586:	88bb      	ldrh	r3, [r7, #4]
 8001588:	0a1b      	lsrs	r3, r3, #8
 800158a:	b29b      	uxth	r3, r3
 800158c:	b2db      	uxtb	r3, r3
 800158e:	737b      	strb	r3, [r7, #13]
    data[2] = value & 0xFF;        // LSB
 8001590:	88bb      	ldrh	r3, [r7, #4]
 8001592:	b2db      	uxtb	r3, r3
 8001594:	73bb      	strb	r3, [r7, #14]
    I2C_Transmit(INA226_I2C_ADDR << 1, data, 3);
 8001596:	f107 030c 	add.w	r3, r7, #12
 800159a:	2203      	movs	r2, #3
 800159c:	4619      	mov	r1, r3
 800159e:	2080      	movs	r0, #128	@ 0x80
 80015a0:	f7ff ff88 	bl	80014b4 <I2C_Transmit>
}
 80015a4:	bf00      	nop
 80015a6:	3710      	adds	r7, #16
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}

080015ac <INA226_ReadRegister>:

static uint16_t INA226_ReadRegister(uint8_t reg)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b084      	sub	sp, #16
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	4603      	mov	r3, r0
 80015b4:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2];

    I2C_Read(data, INA226_I2C_ADDR, reg, 2);
 80015b6:	79fa      	ldrb	r2, [r7, #7]
 80015b8:	f107 000c 	add.w	r0, r7, #12
 80015bc:	2302      	movs	r3, #2
 80015be:	2140      	movs	r1, #64	@ 0x40
 80015c0:	f7ff ffac 	bl	800151c <I2C_Read>
    return (data[0] << 8) | data[1];
 80015c4:	7b3b      	ldrb	r3, [r7, #12]
 80015c6:	b21b      	sxth	r3, r3
 80015c8:	021b      	lsls	r3, r3, #8
 80015ca:	b21a      	sxth	r2, r3
 80015cc:	7b7b      	ldrb	r3, [r7, #13]
 80015ce:	b21b      	sxth	r3, r3
 80015d0:	4313      	orrs	r3, r2
 80015d2:	b21b      	sxth	r3, r3
 80015d4:	b29b      	uxth	r3, r3
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	3710      	adds	r7, #16
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
	...

080015e0 <INA226_Init>:

// Functions

void INA226_Init(I2C_HandleTypeDef *hi2c) {
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
	// Store I2C handle
	handle = *hi2c;
 80015e8:	4a0a      	ldr	r2, [pc, #40]	@ (8001614 <INA226_Init+0x34>)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	4610      	mov	r0, r2
 80015ee:	4619      	mov	r1, r3
 80015f0:	2354      	movs	r3, #84	@ 0x54
 80015f2:	461a      	mov	r2, r3
 80015f4:	f00f fb2f 	bl	8010c56 <memcpy>

	// Write configuration register
	INA226_WriteRegister(INA226_REG_CONFIG, INA226_CONFIG_DEFAULT);
 80015f8:	f244 1127 	movw	r1, #16679	@ 0x4127
 80015fc:	2000      	movs	r0, #0
 80015fe:	f7ff ffb8 	bl	8001572 <INA226_WriteRegister>

	// Write calibration value
	INA226_WriteRegister(INA226_REG_CALIBRATION, INA226_CALIBRATION_VALUE);
 8001602:	f240 1155 	movw	r1, #341	@ 0x155
 8001606:	2005      	movs	r0, #5
 8001608:	f7ff ffb3 	bl	8001572 <INA226_WriteRegister>
}
 800160c:	bf00      	nop
 800160e:	3708      	adds	r7, #8
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	2000038c 	.word	0x2000038c

08001618 <INA226_ReadBusVoltageRaw>:

uint16_t INA226_ReadBusVoltageRaw(void* context) {
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_BUS_VOLT);
 8001620:	2002      	movs	r0, #2
 8001622:	f7ff ffc3 	bl	80015ac <INA226_ReadRegister>
 8001626:	4603      	mov	r3, r0
}
 8001628:	4618      	mov	r0, r3
 800162a:	3708      	adds	r7, #8
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}

08001630 <INA226_ReadBusVoltage>:

float INA226_ReadBusVoltage(void) {
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0
	return INA226_ReadBusVoltageRaw(NULL) * 0.00125f; // 1.25mV per LSB
 8001634:	2000      	movs	r0, #0
 8001636:	f7ff ffef 	bl	8001618 <INA226_ReadBusVoltageRaw>
 800163a:	4603      	mov	r3, r0
 800163c:	ee07 3a90 	vmov	s15, r3
 8001640:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001644:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 8001654 <INA226_ReadBusVoltage+0x24>
 8001648:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800164c:	eeb0 0a67 	vmov.f32	s0, s15
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	3aa3d70a 	.word	0x3aa3d70a

08001658 <INA226_ReadCurrentRaw>:

uint16_t INA226_ReadCurrentRaw(void* context) {
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_CURRENT);
 8001660:	2004      	movs	r0, #4
 8001662:	f7ff ffa3 	bl	80015ac <INA226_ReadRegister>
 8001666:	4603      	mov	r3, r0
}
 8001668:	4618      	mov	r0, r3
 800166a:	3708      	adds	r7, #8
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}

08001670 <INA226_ReadCurrent>:

float INA226_ReadCurrent(void) {
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
	return INA226_ReadCurrentRaw(NULL) * 0.00015f; // 150uA per LSB with calibration value 0x0155
 8001674:	2000      	movs	r0, #0
 8001676:	f7ff ffef 	bl	8001658 <INA226_ReadCurrentRaw>
 800167a:	4603      	mov	r3, r0
 800167c:	ee07 3a90 	vmov	s15, r3
 8001680:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001684:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 8001694 <INA226_ReadCurrent+0x24>
 8001688:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800168c:	eeb0 0a67 	vmov.f32	s0, s15
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	391d4952 	.word	0x391d4952

08001698 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8001698:	b480      	push	{r7}
 800169a:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 800169c:	bf00      	nop
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr
	...

080016a8 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b086      	sub	sp, #24
 80016ac:	af04      	add	r7, sp, #16
 80016ae:	4603      	mov	r3, r0
 80016b0:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80016b2:	f04f 33ff 	mov.w	r3, #4294967295
 80016b6:	9302      	str	r3, [sp, #8]
 80016b8:	2301      	movs	r3, #1
 80016ba:	9301      	str	r3, [sp, #4]
 80016bc:	1dfb      	adds	r3, r7, #7
 80016be:	9300      	str	r3, [sp, #0]
 80016c0:	2301      	movs	r3, #1
 80016c2:	2200      	movs	r2, #0
 80016c4:	2178      	movs	r1, #120	@ 0x78
 80016c6:	4803      	ldr	r0, [pc, #12]	@ (80016d4 <ssd1306_WriteCommand+0x2c>)
 80016c8:	f005 fc88 	bl	8006fdc <HAL_I2C_Mem_Write>
}
 80016cc:	bf00      	nop
 80016ce:	3708      	adds	r7, #8
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	200010d0 	.word	0x200010d0

080016d8 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80016d8:	b580      	push	{r7, lr}
 80016da:	b086      	sub	sp, #24
 80016dc:	af04      	add	r7, sp, #16
 80016de:	6078      	str	r0, [r7, #4]
 80016e0:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	b29b      	uxth	r3, r3
 80016e6:	f04f 32ff 	mov.w	r2, #4294967295
 80016ea:	9202      	str	r2, [sp, #8]
 80016ec:	9301      	str	r3, [sp, #4]
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	9300      	str	r3, [sp, #0]
 80016f2:	2301      	movs	r3, #1
 80016f4:	2240      	movs	r2, #64	@ 0x40
 80016f6:	2178      	movs	r1, #120	@ 0x78
 80016f8:	4803      	ldr	r0, [pc, #12]	@ (8001708 <ssd1306_WriteData+0x30>)
 80016fa:	f005 fc6f 	bl	8006fdc <HAL_I2C_Mem_Write>
}
 80016fe:	bf00      	nop
 8001700:	3708      	adds	r7, #8
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	200010d0 	.word	0x200010d0

0800170c <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001710:	f7ff ffc2 	bl	8001698 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001714:	2064      	movs	r0, #100	@ 0x64
 8001716:	f002 fcfb 	bl	8004110 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 800171a:	2000      	movs	r0, #0
 800171c:	f000 f9d8 	bl	8001ad0 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001720:	2020      	movs	r0, #32
 8001722:	f7ff ffc1 	bl	80016a8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001726:	2000      	movs	r0, #0
 8001728:	f7ff ffbe 	bl	80016a8 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800172c:	20b0      	movs	r0, #176	@ 0xb0
 800172e:	f7ff ffbb 	bl	80016a8 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8001732:	20c8      	movs	r0, #200	@ 0xc8
 8001734:	f7ff ffb8 	bl	80016a8 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001738:	2000      	movs	r0, #0
 800173a:	f7ff ffb5 	bl	80016a8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800173e:	2010      	movs	r0, #16
 8001740:	f7ff ffb2 	bl	80016a8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001744:	2040      	movs	r0, #64	@ 0x40
 8001746:	f7ff ffaf 	bl	80016a8 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 800174a:	20ff      	movs	r0, #255	@ 0xff
 800174c:	f000 f9ac 	bl	8001aa8 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001750:	20a1      	movs	r0, #161	@ 0xa1
 8001752:	f7ff ffa9 	bl	80016a8 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001756:	20a6      	movs	r0, #166	@ 0xa6
 8001758:	f7ff ffa6 	bl	80016a8 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 800175c:	20a8      	movs	r0, #168	@ 0xa8
 800175e:	f7ff ffa3 	bl	80016a8 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8001762:	203f      	movs	r0, #63	@ 0x3f
 8001764:	f7ff ffa0 	bl	80016a8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001768:	20a4      	movs	r0, #164	@ 0xa4
 800176a:	f7ff ff9d 	bl	80016a8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800176e:	20d3      	movs	r0, #211	@ 0xd3
 8001770:	f7ff ff9a 	bl	80016a8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001774:	2000      	movs	r0, #0
 8001776:	f7ff ff97 	bl	80016a8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 800177a:	20d5      	movs	r0, #213	@ 0xd5
 800177c:	f7ff ff94 	bl	80016a8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001780:	20f0      	movs	r0, #240	@ 0xf0
 8001782:	f7ff ff91 	bl	80016a8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001786:	20d9      	movs	r0, #217	@ 0xd9
 8001788:	f7ff ff8e 	bl	80016a8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 800178c:	2022      	movs	r0, #34	@ 0x22
 800178e:	f7ff ff8b 	bl	80016a8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8001792:	20da      	movs	r0, #218	@ 0xda
 8001794:	f7ff ff88 	bl	80016a8 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8001798:	2012      	movs	r0, #18
 800179a:	f7ff ff85 	bl	80016a8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 800179e:	20db      	movs	r0, #219	@ 0xdb
 80017a0:	f7ff ff82 	bl	80016a8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80017a4:	2020      	movs	r0, #32
 80017a6:	f7ff ff7f 	bl	80016a8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80017aa:	208d      	movs	r0, #141	@ 0x8d
 80017ac:	f7ff ff7c 	bl	80016a8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80017b0:	2014      	movs	r0, #20
 80017b2:	f7ff ff79 	bl	80016a8 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80017b6:	2001      	movs	r0, #1
 80017b8:	f000 f98a 	bl	8001ad0 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80017bc:	2000      	movs	r0, #0
 80017be:	f000 f80f 	bl	80017e0 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80017c2:	f000 f825 	bl	8001810 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80017c6:	4b05      	ldr	r3, [pc, #20]	@ (80017dc <ssd1306_Init+0xd0>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80017cc:	4b03      	ldr	r3, [pc, #12]	@ (80017dc <ssd1306_Init+0xd0>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 80017d2:	4b02      	ldr	r3, [pc, #8]	@ (80017dc <ssd1306_Init+0xd0>)
 80017d4:	2201      	movs	r2, #1
 80017d6:	711a      	strb	r2, [r3, #4]
}
 80017d8:	bf00      	nop
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	200007e0 	.word	0x200007e0

080017e0 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b082      	sub	sp, #8
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	4603      	mov	r3, r0
 80017e8:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80017ea:	79fb      	ldrb	r3, [r7, #7]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d101      	bne.n	80017f4 <ssd1306_Fill+0x14>
 80017f0:	2300      	movs	r3, #0
 80017f2:	e000      	b.n	80017f6 <ssd1306_Fill+0x16>
 80017f4:	23ff      	movs	r3, #255	@ 0xff
 80017f6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80017fa:	4619      	mov	r1, r3
 80017fc:	4803      	ldr	r0, [pc, #12]	@ (800180c <ssd1306_Fill+0x2c>)
 80017fe:	f00f f9aa 	bl	8010b56 <memset>
}
 8001802:	bf00      	nop
 8001804:	3708      	adds	r7, #8
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	200003e0 	.word	0x200003e0

08001810 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001810:	b580      	push	{r7, lr}
 8001812:	b082      	sub	sp, #8
 8001814:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001816:	2300      	movs	r3, #0
 8001818:	71fb      	strb	r3, [r7, #7]
 800181a:	e016      	b.n	800184a <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 800181c:	79fb      	ldrb	r3, [r7, #7]
 800181e:	3b50      	subs	r3, #80	@ 0x50
 8001820:	b2db      	uxtb	r3, r3
 8001822:	4618      	mov	r0, r3
 8001824:	f7ff ff40 	bl	80016a8 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001828:	2000      	movs	r0, #0
 800182a:	f7ff ff3d 	bl	80016a8 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800182e:	2010      	movs	r0, #16
 8001830:	f7ff ff3a 	bl	80016a8 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001834:	79fb      	ldrb	r3, [r7, #7]
 8001836:	01db      	lsls	r3, r3, #7
 8001838:	4a08      	ldr	r2, [pc, #32]	@ (800185c <ssd1306_UpdateScreen+0x4c>)
 800183a:	4413      	add	r3, r2
 800183c:	2180      	movs	r1, #128	@ 0x80
 800183e:	4618      	mov	r0, r3
 8001840:	f7ff ff4a 	bl	80016d8 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001844:	79fb      	ldrb	r3, [r7, #7]
 8001846:	3301      	adds	r3, #1
 8001848:	71fb      	strb	r3, [r7, #7]
 800184a:	79fb      	ldrb	r3, [r7, #7]
 800184c:	2b07      	cmp	r3, #7
 800184e:	d9e5      	bls.n	800181c <ssd1306_UpdateScreen+0xc>
    }
}
 8001850:	bf00      	nop
 8001852:	bf00      	nop
 8001854:	3708      	adds	r7, #8
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	200003e0 	.word	0x200003e0

08001860 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001860:	b480      	push	{r7}
 8001862:	b083      	sub	sp, #12
 8001864:	af00      	add	r7, sp, #0
 8001866:	4603      	mov	r3, r0
 8001868:	71fb      	strb	r3, [r7, #7]
 800186a:	460b      	mov	r3, r1
 800186c:	71bb      	strb	r3, [r7, #6]
 800186e:	4613      	mov	r3, r2
 8001870:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001872:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001876:	2b00      	cmp	r3, #0
 8001878:	db3d      	blt.n	80018f6 <ssd1306_DrawPixel+0x96>
 800187a:	79bb      	ldrb	r3, [r7, #6]
 800187c:	2b3f      	cmp	r3, #63	@ 0x3f
 800187e:	d83a      	bhi.n	80018f6 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8001880:	797b      	ldrb	r3, [r7, #5]
 8001882:	2b01      	cmp	r3, #1
 8001884:	d11a      	bne.n	80018bc <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001886:	79fa      	ldrb	r2, [r7, #7]
 8001888:	79bb      	ldrb	r3, [r7, #6]
 800188a:	08db      	lsrs	r3, r3, #3
 800188c:	b2d8      	uxtb	r0, r3
 800188e:	4603      	mov	r3, r0
 8001890:	01db      	lsls	r3, r3, #7
 8001892:	4413      	add	r3, r2
 8001894:	4a1b      	ldr	r2, [pc, #108]	@ (8001904 <ssd1306_DrawPixel+0xa4>)
 8001896:	5cd3      	ldrb	r3, [r2, r3]
 8001898:	b25a      	sxtb	r2, r3
 800189a:	79bb      	ldrb	r3, [r7, #6]
 800189c:	f003 0307 	and.w	r3, r3, #7
 80018a0:	2101      	movs	r1, #1
 80018a2:	fa01 f303 	lsl.w	r3, r1, r3
 80018a6:	b25b      	sxtb	r3, r3
 80018a8:	4313      	orrs	r3, r2
 80018aa:	b259      	sxtb	r1, r3
 80018ac:	79fa      	ldrb	r2, [r7, #7]
 80018ae:	4603      	mov	r3, r0
 80018b0:	01db      	lsls	r3, r3, #7
 80018b2:	4413      	add	r3, r2
 80018b4:	b2c9      	uxtb	r1, r1
 80018b6:	4a13      	ldr	r2, [pc, #76]	@ (8001904 <ssd1306_DrawPixel+0xa4>)
 80018b8:	54d1      	strb	r1, [r2, r3]
 80018ba:	e01d      	b.n	80018f8 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80018bc:	79fa      	ldrb	r2, [r7, #7]
 80018be:	79bb      	ldrb	r3, [r7, #6]
 80018c0:	08db      	lsrs	r3, r3, #3
 80018c2:	b2d8      	uxtb	r0, r3
 80018c4:	4603      	mov	r3, r0
 80018c6:	01db      	lsls	r3, r3, #7
 80018c8:	4413      	add	r3, r2
 80018ca:	4a0e      	ldr	r2, [pc, #56]	@ (8001904 <ssd1306_DrawPixel+0xa4>)
 80018cc:	5cd3      	ldrb	r3, [r2, r3]
 80018ce:	b25a      	sxtb	r2, r3
 80018d0:	79bb      	ldrb	r3, [r7, #6]
 80018d2:	f003 0307 	and.w	r3, r3, #7
 80018d6:	2101      	movs	r1, #1
 80018d8:	fa01 f303 	lsl.w	r3, r1, r3
 80018dc:	b25b      	sxtb	r3, r3
 80018de:	43db      	mvns	r3, r3
 80018e0:	b25b      	sxtb	r3, r3
 80018e2:	4013      	ands	r3, r2
 80018e4:	b259      	sxtb	r1, r3
 80018e6:	79fa      	ldrb	r2, [r7, #7]
 80018e8:	4603      	mov	r3, r0
 80018ea:	01db      	lsls	r3, r3, #7
 80018ec:	4413      	add	r3, r2
 80018ee:	b2c9      	uxtb	r1, r1
 80018f0:	4a04      	ldr	r2, [pc, #16]	@ (8001904 <ssd1306_DrawPixel+0xa4>)
 80018f2:	54d1      	strb	r1, [r2, r3]
 80018f4:	e000      	b.n	80018f8 <ssd1306_DrawPixel+0x98>
        return;
 80018f6:	bf00      	nop
    }
}
 80018f8:	370c      	adds	r7, #12
 80018fa:	46bd      	mov	sp, r7
 80018fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001900:	4770      	bx	lr
 8001902:	bf00      	nop
 8001904:	200003e0 	.word	0x200003e0

08001908 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001908:	b590      	push	{r4, r7, lr}
 800190a:	b089      	sub	sp, #36	@ 0x24
 800190c:	af00      	add	r7, sp, #0
 800190e:	4604      	mov	r4, r0
 8001910:	4638      	mov	r0, r7
 8001912:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001916:	4623      	mov	r3, r4
 8001918:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 800191a:	7bfb      	ldrb	r3, [r7, #15]
 800191c:	2b1f      	cmp	r3, #31
 800191e:	d902      	bls.n	8001926 <ssd1306_WriteChar+0x1e>
 8001920:	7bfb      	ldrb	r3, [r7, #15]
 8001922:	2b7e      	cmp	r3, #126	@ 0x7e
 8001924:	d901      	bls.n	800192a <ssd1306_WriteChar+0x22>
        return 0;
 8001926:	2300      	movs	r3, #0
 8001928:	e079      	b.n	8001a1e <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 800192a:	68bb      	ldr	r3, [r7, #8]
 800192c:	2b00      	cmp	r3, #0
 800192e:	d005      	beq.n	800193c <ssd1306_WriteChar+0x34>
 8001930:	68ba      	ldr	r2, [r7, #8]
 8001932:	7bfb      	ldrb	r3, [r7, #15]
 8001934:	3b20      	subs	r3, #32
 8001936:	4413      	add	r3, r2
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	e000      	b.n	800193e <ssd1306_WriteChar+0x36>
 800193c:	783b      	ldrb	r3, [r7, #0]
 800193e:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001940:	4b39      	ldr	r3, [pc, #228]	@ (8001a28 <ssd1306_WriteChar+0x120>)
 8001942:	881b      	ldrh	r3, [r3, #0]
 8001944:	461a      	mov	r2, r3
 8001946:	7dfb      	ldrb	r3, [r7, #23]
 8001948:	4413      	add	r3, r2
 800194a:	2b80      	cmp	r3, #128	@ 0x80
 800194c:	dc06      	bgt.n	800195c <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 800194e:	4b36      	ldr	r3, [pc, #216]	@ (8001a28 <ssd1306_WriteChar+0x120>)
 8001950:	885b      	ldrh	r3, [r3, #2]
 8001952:	461a      	mov	r2, r3
 8001954:	787b      	ldrb	r3, [r7, #1]
 8001956:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001958:	2b40      	cmp	r3, #64	@ 0x40
 800195a:	dd01      	ble.n	8001960 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 800195c:	2300      	movs	r3, #0
 800195e:	e05e      	b.n	8001a1e <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8001960:	2300      	movs	r3, #0
 8001962:	61fb      	str	r3, [r7, #28]
 8001964:	e04d      	b.n	8001a02 <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8001966:	687a      	ldr	r2, [r7, #4]
 8001968:	7bfb      	ldrb	r3, [r7, #15]
 800196a:	3b20      	subs	r3, #32
 800196c:	7879      	ldrb	r1, [r7, #1]
 800196e:	fb01 f303 	mul.w	r3, r1, r3
 8001972:	4619      	mov	r1, r3
 8001974:	69fb      	ldr	r3, [r7, #28]
 8001976:	440b      	add	r3, r1
 8001978:	005b      	lsls	r3, r3, #1
 800197a:	4413      	add	r3, r2
 800197c:	881b      	ldrh	r3, [r3, #0]
 800197e:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8001980:	2300      	movs	r3, #0
 8001982:	61bb      	str	r3, [r7, #24]
 8001984:	e036      	b.n	80019f4 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8001986:	693a      	ldr	r2, [r7, #16]
 8001988:	69bb      	ldr	r3, [r7, #24]
 800198a:	fa02 f303 	lsl.w	r3, r2, r3
 800198e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001992:	2b00      	cmp	r3, #0
 8001994:	d013      	beq.n	80019be <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001996:	4b24      	ldr	r3, [pc, #144]	@ (8001a28 <ssd1306_WriteChar+0x120>)
 8001998:	881b      	ldrh	r3, [r3, #0]
 800199a:	b2da      	uxtb	r2, r3
 800199c:	69bb      	ldr	r3, [r7, #24]
 800199e:	b2db      	uxtb	r3, r3
 80019a0:	4413      	add	r3, r2
 80019a2:	b2d8      	uxtb	r0, r3
 80019a4:	4b20      	ldr	r3, [pc, #128]	@ (8001a28 <ssd1306_WriteChar+0x120>)
 80019a6:	885b      	ldrh	r3, [r3, #2]
 80019a8:	b2da      	uxtb	r2, r3
 80019aa:	69fb      	ldr	r3, [r7, #28]
 80019ac:	b2db      	uxtb	r3, r3
 80019ae:	4413      	add	r3, r2
 80019b0:	b2db      	uxtb	r3, r3
 80019b2:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80019b6:	4619      	mov	r1, r3
 80019b8:	f7ff ff52 	bl	8001860 <ssd1306_DrawPixel>
 80019bc:	e017      	b.n	80019ee <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80019be:	4b1a      	ldr	r3, [pc, #104]	@ (8001a28 <ssd1306_WriteChar+0x120>)
 80019c0:	881b      	ldrh	r3, [r3, #0]
 80019c2:	b2da      	uxtb	r2, r3
 80019c4:	69bb      	ldr	r3, [r7, #24]
 80019c6:	b2db      	uxtb	r3, r3
 80019c8:	4413      	add	r3, r2
 80019ca:	b2d8      	uxtb	r0, r3
 80019cc:	4b16      	ldr	r3, [pc, #88]	@ (8001a28 <ssd1306_WriteChar+0x120>)
 80019ce:	885b      	ldrh	r3, [r3, #2]
 80019d0:	b2da      	uxtb	r2, r3
 80019d2:	69fb      	ldr	r3, [r7, #28]
 80019d4:	b2db      	uxtb	r3, r3
 80019d6:	4413      	add	r3, r2
 80019d8:	b2d9      	uxtb	r1, r3
 80019da:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80019de:	2b00      	cmp	r3, #0
 80019e0:	bf0c      	ite	eq
 80019e2:	2301      	moveq	r3, #1
 80019e4:	2300      	movne	r3, #0
 80019e6:	b2db      	uxtb	r3, r3
 80019e8:	461a      	mov	r2, r3
 80019ea:	f7ff ff39 	bl	8001860 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 80019ee:	69bb      	ldr	r3, [r7, #24]
 80019f0:	3301      	adds	r3, #1
 80019f2:	61bb      	str	r3, [r7, #24]
 80019f4:	7dfb      	ldrb	r3, [r7, #23]
 80019f6:	69ba      	ldr	r2, [r7, #24]
 80019f8:	429a      	cmp	r2, r3
 80019fa:	d3c4      	bcc.n	8001986 <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 80019fc:	69fb      	ldr	r3, [r7, #28]
 80019fe:	3301      	adds	r3, #1
 8001a00:	61fb      	str	r3, [r7, #28]
 8001a02:	787b      	ldrb	r3, [r7, #1]
 8001a04:	461a      	mov	r2, r3
 8001a06:	69fb      	ldr	r3, [r7, #28]
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d3ac      	bcc.n	8001966 <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8001a0c:	4b06      	ldr	r3, [pc, #24]	@ (8001a28 <ssd1306_WriteChar+0x120>)
 8001a0e:	881a      	ldrh	r2, [r3, #0]
 8001a10:	7dfb      	ldrb	r3, [r7, #23]
 8001a12:	b29b      	uxth	r3, r3
 8001a14:	4413      	add	r3, r2
 8001a16:	b29a      	uxth	r2, r3
 8001a18:	4b03      	ldr	r3, [pc, #12]	@ (8001a28 <ssd1306_WriteChar+0x120>)
 8001a1a:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001a1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	3724      	adds	r7, #36	@ 0x24
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd90      	pop	{r4, r7, pc}
 8001a26:	bf00      	nop
 8001a28:	200007e0 	.word	0x200007e0

08001a2c <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b086      	sub	sp, #24
 8001a30:	af02      	add	r7, sp, #8
 8001a32:	60f8      	str	r0, [r7, #12]
 8001a34:	4638      	mov	r0, r7
 8001a36:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8001a3a:	e013      	b.n	8001a64 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	7818      	ldrb	r0, [r3, #0]
 8001a40:	7e3b      	ldrb	r3, [r7, #24]
 8001a42:	9300      	str	r3, [sp, #0]
 8001a44:	463b      	mov	r3, r7
 8001a46:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a48:	f7ff ff5e 	bl	8001908 <ssd1306_WriteChar>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	461a      	mov	r2, r3
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	429a      	cmp	r2, r3
 8001a56:	d002      	beq.n	8001a5e <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	781b      	ldrb	r3, [r3, #0]
 8001a5c:	e008      	b.n	8001a70 <ssd1306_WriteString+0x44>
        }
        str++;
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	3301      	adds	r3, #1
 8001a62:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	781b      	ldrb	r3, [r3, #0]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d1e7      	bne.n	8001a3c <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	781b      	ldrb	r3, [r3, #0]
}
 8001a70:	4618      	mov	r0, r3
 8001a72:	3710      	adds	r7, #16
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bd80      	pop	{r7, pc}

08001a78 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001a78:	b480      	push	{r7}
 8001a7a:	b083      	sub	sp, #12
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	4603      	mov	r3, r0
 8001a80:	460a      	mov	r2, r1
 8001a82:	71fb      	strb	r3, [r7, #7]
 8001a84:	4613      	mov	r3, r2
 8001a86:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001a88:	79fb      	ldrb	r3, [r7, #7]
 8001a8a:	b29a      	uxth	r2, r3
 8001a8c:	4b05      	ldr	r3, [pc, #20]	@ (8001aa4 <ssd1306_SetCursor+0x2c>)
 8001a8e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001a90:	79bb      	ldrb	r3, [r7, #6]
 8001a92:	b29a      	uxth	r2, r3
 8001a94:	4b03      	ldr	r3, [pc, #12]	@ (8001aa4 <ssd1306_SetCursor+0x2c>)
 8001a96:	805a      	strh	r2, [r3, #2]
}
 8001a98:	bf00      	nop
 8001a9a:	370c      	adds	r7, #12
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa2:	4770      	bx	lr
 8001aa4:	200007e0 	.word	0x200007e0

08001aa8 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b084      	sub	sp, #16
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	4603      	mov	r3, r0
 8001ab0:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001ab2:	2381      	movs	r3, #129	@ 0x81
 8001ab4:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001ab6:	7bfb      	ldrb	r3, [r7, #15]
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f7ff fdf5 	bl	80016a8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001abe:	79fb      	ldrb	r3, [r7, #7]
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f7ff fdf1 	bl	80016a8 <ssd1306_WriteCommand>
}
 8001ac6:	bf00      	nop
 8001ac8:	3710      	adds	r7, #16
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
	...

08001ad0 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b084      	sub	sp, #16
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001ada:	79fb      	ldrb	r3, [r7, #7]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d005      	beq.n	8001aec <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001ae0:	23af      	movs	r3, #175	@ 0xaf
 8001ae2:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001ae4:	4b08      	ldr	r3, [pc, #32]	@ (8001b08 <ssd1306_SetDisplayOn+0x38>)
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	715a      	strb	r2, [r3, #5]
 8001aea:	e004      	b.n	8001af6 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001aec:	23ae      	movs	r3, #174	@ 0xae
 8001aee:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001af0:	4b05      	ldr	r3, [pc, #20]	@ (8001b08 <ssd1306_SetDisplayOn+0x38>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001af6:	7bfb      	ldrb	r3, [r7, #15]
 8001af8:	4618      	mov	r0, r3
 8001afa:	f7ff fdd5 	bl	80016a8 <ssd1306_WriteCommand>
}
 8001afe:	bf00      	nop
 8001b00:	3710      	adds	r7, #16
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	200007e0 	.word	0x200007e0

08001b0c <io_coil_add_channel>:
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 * @param dir: Direction of the channel (IO_COIL_INPUT or IO_COIL_OUTPUT)
 */
void io_coil_add_channel(GPIO_TypeDef* port, uint16_t pin) {
 8001b0c:	b480      	push	{r7}
 8001b0e:	b083      	sub	sp, #12
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
 8001b14:	460b      	mov	r3, r1
 8001b16:	807b      	strh	r3, [r7, #2]
	if (io_coil_channel_count >= MAX_IO_COILS) return; // Cannot add another channel if all channels taken
 8001b18:	4b12      	ldr	r3, [pc, #72]	@ (8001b64 <io_coil_add_channel+0x58>)
 8001b1a:	881b      	ldrh	r3, [r3, #0]
 8001b1c:	2b03      	cmp	r3, #3
 8001b1e:	d81b      	bhi.n	8001b58 <io_coil_add_channel+0x4c>

	io_coil_channels[io_coil_channel_count].port = port;
 8001b20:	4b10      	ldr	r3, [pc, #64]	@ (8001b64 <io_coil_add_channel+0x58>)
 8001b22:	881b      	ldrh	r3, [r3, #0]
 8001b24:	4619      	mov	r1, r3
 8001b26:	4a10      	ldr	r2, [pc, #64]	@ (8001b68 <io_coil_add_channel+0x5c>)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_coil_channels[io_coil_channel_count].pin = pin;
 8001b2e:	4b0d      	ldr	r3, [pc, #52]	@ (8001b64 <io_coil_add_channel+0x58>)
 8001b30:	881b      	ldrh	r3, [r3, #0]
 8001b32:	4a0d      	ldr	r2, [pc, #52]	@ (8001b68 <io_coil_add_channel+0x5c>)
 8001b34:	00db      	lsls	r3, r3, #3
 8001b36:	4413      	add	r3, r2
 8001b38:	887a      	ldrh	r2, [r7, #2]
 8001b3a:	809a      	strh	r2, [r3, #4]
	io_coil_channels[io_coil_channel_count].storedState = GPIO_PIN_RESET; // default to OFF = RESET
 8001b3c:	4b09      	ldr	r3, [pc, #36]	@ (8001b64 <io_coil_add_channel+0x58>)
 8001b3e:	881b      	ldrh	r3, [r3, #0]
 8001b40:	4a09      	ldr	r2, [pc, #36]	@ (8001b68 <io_coil_add_channel+0x5c>)
 8001b42:	00db      	lsls	r3, r3, #3
 8001b44:	4413      	add	r3, r2
 8001b46:	2200      	movs	r2, #0
 8001b48:	719a      	strb	r2, [r3, #6]
	io_coil_channel_count++;
 8001b4a:	4b06      	ldr	r3, [pc, #24]	@ (8001b64 <io_coil_add_channel+0x58>)
 8001b4c:	881b      	ldrh	r3, [r3, #0]
 8001b4e:	3301      	adds	r3, #1
 8001b50:	b29a      	uxth	r2, r3
 8001b52:	4b04      	ldr	r3, [pc, #16]	@ (8001b64 <io_coil_add_channel+0x58>)
 8001b54:	801a      	strh	r2, [r3, #0]
 8001b56:	e000      	b.n	8001b5a <io_coil_add_channel+0x4e>
	if (io_coil_channel_count >= MAX_IO_COILS) return; // Cannot add another channel if all channels taken
 8001b58:	bf00      	nop
}
 8001b5a:	370c      	adds	r7, #12
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b62:	4770      	bx	lr
 8001b64:	20000808 	.word	0x20000808
 8001b68:	200007e8 	.word	0x200007e8

08001b6c <io_coil_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or 0 if the channel index is invalid.
 */
GPIO_PinState io_coil_read(uint16_t index) {
 8001b6c:	b480      	push	{r7}
 8001b6e:	b083      	sub	sp, #12
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	4603      	mov	r3, r0
 8001b74:	80fb      	strh	r3, [r7, #6]
	if (index < io_coil_channel_count) {
 8001b76:	4b09      	ldr	r3, [pc, #36]	@ (8001b9c <io_coil_read+0x30>)
 8001b78:	881b      	ldrh	r3, [r3, #0]
 8001b7a:	88fa      	ldrh	r2, [r7, #6]
 8001b7c:	429a      	cmp	r2, r3
 8001b7e:	d205      	bcs.n	8001b8c <io_coil_read+0x20>
		return io_coil_channels[index].storedState;
 8001b80:	88fb      	ldrh	r3, [r7, #6]
 8001b82:	4a07      	ldr	r2, [pc, #28]	@ (8001ba0 <io_coil_read+0x34>)
 8001b84:	00db      	lsls	r3, r3, #3
 8001b86:	4413      	add	r3, r2
 8001b88:	799b      	ldrb	r3, [r3, #6]
 8001b8a:	e000      	b.n	8001b8e <io_coil_read+0x22>
	}
	return GPIO_PIN_RESET;
 8001b8c:	2300      	movs	r3, #0
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	370c      	adds	r7, #12
 8001b92:	46bd      	mov	sp, r7
 8001b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b98:	4770      	bx	lr
 8001b9a:	bf00      	nop
 8001b9c:	20000808 	.word	0x20000808
 8001ba0:	200007e8 	.word	0x200007e8

08001ba4 <io_coil_write>:
 * This function writes the provided value to a coil output.
 *
 * @param index: The index of the channel to write to (assigned in order of registration with io_coil_add_channel).
 * @param value: The GPIO_PinState to write to the output channel (GPIO_PIN_RESET, or GPIO_PIN_SET).
 */
void io_coil_write(uint16_t index, GPIO_PinState value) {
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b082      	sub	sp, #8
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	4603      	mov	r3, r0
 8001bac:	460a      	mov	r2, r1
 8001bae:	80fb      	strh	r3, [r7, #6]
 8001bb0:	4613      	mov	r3, r2
 8001bb2:	717b      	strb	r3, [r7, #5]
	if (index >= 0 && index < io_coil_channel_count) {
 8001bb4:	4b0d      	ldr	r3, [pc, #52]	@ (8001bec <io_coil_write+0x48>)
 8001bb6:	881b      	ldrh	r3, [r3, #0]
 8001bb8:	88fa      	ldrh	r2, [r7, #6]
 8001bba:	429a      	cmp	r2, r3
 8001bbc:	d212      	bcs.n	8001be4 <io_coil_write+0x40>
		HAL_GPIO_WritePin(io_coil_channels[index].port, io_coil_channels[index].pin, value);
 8001bbe:	88fb      	ldrh	r3, [r7, #6]
 8001bc0:	4a0b      	ldr	r2, [pc, #44]	@ (8001bf0 <io_coil_write+0x4c>)
 8001bc2:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001bc6:	88fb      	ldrh	r3, [r7, #6]
 8001bc8:	4a09      	ldr	r2, [pc, #36]	@ (8001bf0 <io_coil_write+0x4c>)
 8001bca:	00db      	lsls	r3, r3, #3
 8001bcc:	4413      	add	r3, r2
 8001bce:	889b      	ldrh	r3, [r3, #4]
 8001bd0:	797a      	ldrb	r2, [r7, #5]
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	f004 ff40 	bl	8006a58 <HAL_GPIO_WritePin>
		io_coil_channels[index].storedState = value;
 8001bd8:	88fb      	ldrh	r3, [r7, #6]
 8001bda:	4a05      	ldr	r2, [pc, #20]	@ (8001bf0 <io_coil_write+0x4c>)
 8001bdc:	00db      	lsls	r3, r3, #3
 8001bde:	4413      	add	r3, r2
 8001be0:	797a      	ldrb	r2, [r7, #5]
 8001be2:	719a      	strb	r2, [r3, #6]
	}
}
 8001be4:	bf00      	nop
 8001be6:	3708      	adds	r7, #8
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}
 8001bec:	20000808 	.word	0x20000808
 8001bf0:	200007e8 	.word	0x200007e8

08001bf4 <io_discrete_in_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 */
void io_discrete_in_add_channel(GPIO_PinState (*read_func)(void*), void* context) {
 8001bf4:	b480      	push	{r7}
 8001bf6:	b083      	sub	sp, #12
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
 8001bfc:	6039      	str	r1, [r7, #0]
	// Check is a physical discrete input channel is being added
	if (read_func == hardware_discrete_in_read_func) {
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	4a13      	ldr	r2, [pc, #76]	@ (8001c50 <io_discrete_in_add_channel+0x5c>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d109      	bne.n	8001c1a <io_discrete_in_add_channel+0x26>
		// Enforce limit only for physical discrete inputs
		if (io_hardware_discrete_in_channel_count >= MAX_IO_DISCRETE_IN) {
 8001c06:	4b13      	ldr	r3, [pc, #76]	@ (8001c54 <io_discrete_in_add_channel+0x60>)
 8001c08:	881b      	ldrh	r3, [r3, #0]
 8001c0a:	2b03      	cmp	r3, #3
 8001c0c:	d81a      	bhi.n	8001c44 <io_discrete_in_add_channel+0x50>
			return;
		} else {
			io_hardware_discrete_in_channel_count++; // increase physical discrete in channel count
 8001c0e:	4b11      	ldr	r3, [pc, #68]	@ (8001c54 <io_discrete_in_add_channel+0x60>)
 8001c10:	881b      	ldrh	r3, [r3, #0]
 8001c12:	3301      	adds	r3, #1
 8001c14:	b29a      	uxth	r2, r3
 8001c16:	4b0f      	ldr	r3, [pc, #60]	@ (8001c54 <io_discrete_in_add_channel+0x60>)
 8001c18:	801a      	strh	r2, [r3, #0]
		}
	}

	io_discrete_in_channels[io_discrete_in_channel_count].read_func = read_func;
 8001c1a:	4b0f      	ldr	r3, [pc, #60]	@ (8001c58 <io_discrete_in_add_channel+0x64>)
 8001c1c:	881b      	ldrh	r3, [r3, #0]
 8001c1e:	4619      	mov	r1, r3
 8001c20:	4a0e      	ldr	r2, [pc, #56]	@ (8001c5c <io_discrete_in_add_channel+0x68>)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_discrete_in_channels[io_discrete_in_channel_count].context = context;
 8001c28:	4b0b      	ldr	r3, [pc, #44]	@ (8001c58 <io_discrete_in_add_channel+0x64>)
 8001c2a:	881b      	ldrh	r3, [r3, #0]
 8001c2c:	4a0b      	ldr	r2, [pc, #44]	@ (8001c5c <io_discrete_in_add_channel+0x68>)
 8001c2e:	00db      	lsls	r3, r3, #3
 8001c30:	4413      	add	r3, r2
 8001c32:	683a      	ldr	r2, [r7, #0]
 8001c34:	605a      	str	r2, [r3, #4]
	io_discrete_in_channel_count++; // increase overall channel count
 8001c36:	4b08      	ldr	r3, [pc, #32]	@ (8001c58 <io_discrete_in_add_channel+0x64>)
 8001c38:	881b      	ldrh	r3, [r3, #0]
 8001c3a:	3301      	adds	r3, #1
 8001c3c:	b29a      	uxth	r2, r3
 8001c3e:	4b06      	ldr	r3, [pc, #24]	@ (8001c58 <io_discrete_in_add_channel+0x64>)
 8001c40:	801a      	strh	r2, [r3, #0]
 8001c42:	e000      	b.n	8001c46 <io_discrete_in_add_channel+0x52>
			return;
 8001c44:	bf00      	nop
}
 8001c46:	370c      	adds	r7, #12
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4e:	4770      	bx	lr
 8001c50:	08001ca1 	.word	0x08001ca1
 8001c54:	2000082e 	.word	0x2000082e
 8001c58:	2000082c 	.word	0x2000082c
 8001c5c:	2000080c 	.word	0x2000080c

08001c60 <io_discrete_in_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or GPIO_PIN_RESET if the channel index is invalid.
 */
GPIO_PinState io_discrete_in_read(uint16_t index) {
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b082      	sub	sp, #8
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	4603      	mov	r3, r0
 8001c68:	80fb      	strh	r3, [r7, #6]
	if (index < io_discrete_in_channel_count) {
 8001c6a:	4b0b      	ldr	r3, [pc, #44]	@ (8001c98 <io_discrete_in_read+0x38>)
 8001c6c:	881b      	ldrh	r3, [r3, #0]
 8001c6e:	88fa      	ldrh	r2, [r7, #6]
 8001c70:	429a      	cmp	r2, r3
 8001c72:	d20c      	bcs.n	8001c8e <io_discrete_in_read+0x2e>
		return io_discrete_in_channels[index].read_func(io_discrete_in_channels[index].context);
 8001c74:	88fb      	ldrh	r3, [r7, #6]
 8001c76:	4a09      	ldr	r2, [pc, #36]	@ (8001c9c <io_discrete_in_read+0x3c>)
 8001c78:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8001c7c:	88fb      	ldrh	r3, [r7, #6]
 8001c7e:	4907      	ldr	r1, [pc, #28]	@ (8001c9c <io_discrete_in_read+0x3c>)
 8001c80:	00db      	lsls	r3, r3, #3
 8001c82:	440b      	add	r3, r1
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	4618      	mov	r0, r3
 8001c88:	4790      	blx	r2
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	e000      	b.n	8001c90 <io_discrete_in_read+0x30>
	}
	return GPIO_PIN_RESET;
 8001c8e:	2300      	movs	r3, #0
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	3708      	adds	r7, #8
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	2000082c 	.word	0x2000082c
 8001c9c:	2000080c 	.word	0x2000080c

08001ca0 <hardware_discrete_in_read_func>:


// Read function for physical discrete input channels, i2c is device dependent
GPIO_PinState hardware_discrete_in_read_func(void* context) {
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b084      	sub	sp, #16
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
	gpio_config* gpio = (gpio_config*)context;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	60fb      	str	r3, [r7, #12]
	return HAL_GPIO_ReadPin(gpio->port, gpio->pin);
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	681a      	ldr	r2, [r3, #0]
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	889b      	ldrh	r3, [r3, #4]
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	4610      	mov	r0, r2
 8001cb8:	f004 feb6 	bl	8006a28 <HAL_GPIO_ReadPin>
 8001cbc:	4603      	mov	r3, r0
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	3710      	adds	r7, #16
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
	...

08001cc8 <io_holding_reg_add_channel>:
 * be used to read from or write to. The channel number is incremented with each channel added.
 *
 * @param handle: Pointer to generic DAC handle.
 * @param channel: DAC channel number (e.g., DAC_CHANNEL_1)
 */
void io_holding_reg_add_channel(void* handle, uint32_t channel) {
 8001cc8:	b480      	push	{r7}
 8001cca:	b083      	sub	sp, #12
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
 8001cd0:	6039      	str	r1, [r7, #0]
	if (io_holding_reg_channel_count >= MAX_IO_HOLDING_REG) return; // Cannot add another channel if all channels taken
 8001cd2:	4b1a      	ldr	r3, [pc, #104]	@ (8001d3c <io_holding_reg_add_channel+0x74>)
 8001cd4:	881b      	ldrh	r3, [r3, #0]
 8001cd6:	2b01      	cmp	r3, #1
 8001cd8:	d829      	bhi.n	8001d2e <io_holding_reg_add_channel+0x66>

	io_holding_reg_channels[io_holding_reg_channel_count].handle = handle;
 8001cda:	4b18      	ldr	r3, [pc, #96]	@ (8001d3c <io_holding_reg_add_channel+0x74>)
 8001cdc:	881b      	ldrh	r3, [r3, #0]
 8001cde:	4619      	mov	r1, r3
 8001ce0:	4a17      	ldr	r2, [pc, #92]	@ (8001d40 <io_holding_reg_add_channel+0x78>)
 8001ce2:	460b      	mov	r3, r1
 8001ce4:	005b      	lsls	r3, r3, #1
 8001ce6:	440b      	add	r3, r1
 8001ce8:	009b      	lsls	r3, r3, #2
 8001cea:	4413      	add	r3, r2
 8001cec:	687a      	ldr	r2, [r7, #4]
 8001cee:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].channel = channel;
 8001cf0:	4b12      	ldr	r3, [pc, #72]	@ (8001d3c <io_holding_reg_add_channel+0x74>)
 8001cf2:	881b      	ldrh	r3, [r3, #0]
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	4a12      	ldr	r2, [pc, #72]	@ (8001d40 <io_holding_reg_add_channel+0x78>)
 8001cf8:	460b      	mov	r3, r1
 8001cfa:	005b      	lsls	r3, r3, #1
 8001cfc:	440b      	add	r3, r1
 8001cfe:	009b      	lsls	r3, r3, #2
 8001d00:	4413      	add	r3, r2
 8001d02:	3304      	adds	r3, #4
 8001d04:	683a      	ldr	r2, [r7, #0]
 8001d06:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].storedValue = 0;
 8001d08:	4b0c      	ldr	r3, [pc, #48]	@ (8001d3c <io_holding_reg_add_channel+0x74>)
 8001d0a:	881b      	ldrh	r3, [r3, #0]
 8001d0c:	4619      	mov	r1, r3
 8001d0e:	4a0c      	ldr	r2, [pc, #48]	@ (8001d40 <io_holding_reg_add_channel+0x78>)
 8001d10:	460b      	mov	r3, r1
 8001d12:	005b      	lsls	r3, r3, #1
 8001d14:	440b      	add	r3, r1
 8001d16:	009b      	lsls	r3, r3, #2
 8001d18:	4413      	add	r3, r2
 8001d1a:	3308      	adds	r3, #8
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	801a      	strh	r2, [r3, #0]
	io_holding_reg_channel_count++;
 8001d20:	4b06      	ldr	r3, [pc, #24]	@ (8001d3c <io_holding_reg_add_channel+0x74>)
 8001d22:	881b      	ldrh	r3, [r3, #0]
 8001d24:	3301      	adds	r3, #1
 8001d26:	b29a      	uxth	r2, r3
 8001d28:	4b04      	ldr	r3, [pc, #16]	@ (8001d3c <io_holding_reg_add_channel+0x74>)
 8001d2a:	801a      	strh	r2, [r3, #0]
 8001d2c:	e000      	b.n	8001d30 <io_holding_reg_add_channel+0x68>
	if (io_holding_reg_channel_count >= MAX_IO_HOLDING_REG) return; // Cannot add another channel if all channels taken
 8001d2e:	bf00      	nop
}
 8001d30:	370c      	adds	r7, #12
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr
 8001d3a:	bf00      	nop
 8001d3c:	20000848 	.word	0x20000848
 8001d40:	20000830 	.word	0x20000830

08001d44 <io_holding_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The last written value for the holding register, or 0 if the channel is invalid.
 */
uint16_t io_holding_reg_read(uint16_t index) {
 8001d44:	b480      	push	{r7}
 8001d46:	b083      	sub	sp, #12
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	80fb      	strh	r3, [r7, #6]
	if (index < io_holding_reg_channel_count) {
 8001d4e:	4b0b      	ldr	r3, [pc, #44]	@ (8001d7c <io_holding_reg_read+0x38>)
 8001d50:	881b      	ldrh	r3, [r3, #0]
 8001d52:	88fa      	ldrh	r2, [r7, #6]
 8001d54:	429a      	cmp	r2, r3
 8001d56:	d209      	bcs.n	8001d6c <io_holding_reg_read+0x28>
		return io_holding_reg_channels[index].storedValue;
 8001d58:	88fa      	ldrh	r2, [r7, #6]
 8001d5a:	4909      	ldr	r1, [pc, #36]	@ (8001d80 <io_holding_reg_read+0x3c>)
 8001d5c:	4613      	mov	r3, r2
 8001d5e:	005b      	lsls	r3, r3, #1
 8001d60:	4413      	add	r3, r2
 8001d62:	009b      	lsls	r3, r3, #2
 8001d64:	440b      	add	r3, r1
 8001d66:	3308      	adds	r3, #8
 8001d68:	881b      	ldrh	r3, [r3, #0]
 8001d6a:	e000      	b.n	8001d6e <io_holding_reg_read+0x2a>
	}
	return 0;
 8001d6c:	2300      	movs	r3, #0
}
 8001d6e:	4618      	mov	r0, r3
 8001d70:	370c      	adds	r7, #12
 8001d72:	46bd      	mov	sp, r7
 8001d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d78:	4770      	bx	lr
 8001d7a:	bf00      	nop
 8001d7c:	20000848 	.word	0x20000848
 8001d80:	20000830 	.word	0x20000830

08001d84 <io_holding_reg_write>:
 * This function writes the provided value to a holding register. It sets the DAC output voltage based on the provided value (e.g., 0-4095).
 *
 * @param index: The index of the channel to write to (assigned in order of registration with io_holding_reg_add_channel).
 * @param value: The value to write to the holding register.
 */
void io_holding_reg_write(uint16_t index, uint16_t value) {
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b084      	sub	sp, #16
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	460a      	mov	r2, r1
 8001d8e:	80fb      	strh	r3, [r7, #6]
 8001d90:	4613      	mov	r3, r2
 8001d92:	80bb      	strh	r3, [r7, #4]
	if (index >= 0 && index < io_holding_reg_channel_count) {
 8001d94:	4b1f      	ldr	r3, [pc, #124]	@ (8001e14 <io_holding_reg_write+0x90>)
 8001d96:	881b      	ldrh	r3, [r3, #0]
 8001d98:	88fa      	ldrh	r2, [r7, #6]
 8001d9a:	429a      	cmp	r2, r3
 8001d9c:	d236      	bcs.n	8001e0c <io_holding_reg_write+0x88>
#ifdef HAL_DAC_MODULE_ENABLED
		DAC_HandleTypeDef* hdac = (DAC_HandleTypeDef*)io_holding_reg_channels[index].handle; // cast generic handle to DAC_HandleTypeDef
 8001d9e:	88fa      	ldrh	r2, [r7, #6]
 8001da0:	491d      	ldr	r1, [pc, #116]	@ (8001e18 <io_holding_reg_write+0x94>)
 8001da2:	4613      	mov	r3, r2
 8001da4:	005b      	lsls	r3, r3, #1
 8001da6:	4413      	add	r3, r2
 8001da8:	009b      	lsls	r3, r3, #2
 8001daa:	440b      	add	r3, r1
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	60fb      	str	r3, [r7, #12]

		// Scale modbus 16 bit value to 12 bit DAC range
		uint32_t scaledValue = (value * 4095U) / 65535U;
 8001db0:	88ba      	ldrh	r2, [r7, #4]
 8001db2:	4613      	mov	r3, r2
 8001db4:	031b      	lsls	r3, r3, #12
 8001db6:	1a9b      	subs	r3, r3, r2
 8001db8:	4a18      	ldr	r2, [pc, #96]	@ (8001e1c <io_holding_reg_write+0x98>)
 8001dba:	fba2 2303 	umull	r2, r3, r2, r3
 8001dbe:	0bdb      	lsrs	r3, r3, #15
 8001dc0:	60bb      	str	r3, [r7, #8]

		// Start DAC conversion (DAC peripheral, DAC channel, data alignment, value)
		HAL_DAC_SetValue(hdac, io_holding_reg_channels[index].channel, DAC_ALIGN_12B_R, scaledValue);
 8001dc2:	88fa      	ldrh	r2, [r7, #6]
 8001dc4:	4914      	ldr	r1, [pc, #80]	@ (8001e18 <io_holding_reg_write+0x94>)
 8001dc6:	4613      	mov	r3, r2
 8001dc8:	005b      	lsls	r3, r3, #1
 8001dca:	4413      	add	r3, r2
 8001dcc:	009b      	lsls	r3, r3, #2
 8001dce:	440b      	add	r3, r1
 8001dd0:	3304      	adds	r3, #4
 8001dd2:	6819      	ldr	r1, [r3, #0]
 8001dd4:	68bb      	ldr	r3, [r7, #8]
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	68f8      	ldr	r0, [r7, #12]
 8001dda:	f003 ff89 	bl	8005cf0 <HAL_DAC_SetValue>

		// Enable the DAC channel and apply the value to the pin
		// TODO: Move to init so its only ran once. doesnt need to be run each time
		HAL_DAC_Start(hdac, io_holding_reg_channels[index].channel);
 8001dde:	88fa      	ldrh	r2, [r7, #6]
 8001de0:	490d      	ldr	r1, [pc, #52]	@ (8001e18 <io_holding_reg_write+0x94>)
 8001de2:	4613      	mov	r3, r2
 8001de4:	005b      	lsls	r3, r3, #1
 8001de6:	4413      	add	r3, r2
 8001de8:	009b      	lsls	r3, r3, #2
 8001dea:	440b      	add	r3, r1
 8001dec:	3304      	adds	r3, #4
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4619      	mov	r1, r3
 8001df2:	68f8      	ldr	r0, [r7, #12]
 8001df4:	f003 ff10 	bl	8005c18 <HAL_DAC_Start>

		// Store the set value
		io_holding_reg_channels[index].storedValue = value;
 8001df8:	88fa      	ldrh	r2, [r7, #6]
 8001dfa:	4907      	ldr	r1, [pc, #28]	@ (8001e18 <io_holding_reg_write+0x94>)
 8001dfc:	4613      	mov	r3, r2
 8001dfe:	005b      	lsls	r3, r3, #1
 8001e00:	4413      	add	r3, r2
 8001e02:	009b      	lsls	r3, r3, #2
 8001e04:	440b      	add	r3, r1
 8001e06:	3308      	adds	r3, #8
 8001e08:	88ba      	ldrh	r2, [r7, #4]
 8001e0a:	801a      	strh	r2, [r3, #0]
#endif
	}
}
 8001e0c:	bf00      	nop
 8001e0e:	3710      	adds	r7, #16
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	20000848 	.word	0x20000848
 8001e18:	20000830 	.word	0x20000830
 8001e1c:	80008001 	.word	0x80008001

08001e20 <io_input_reg_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param read_func: Function that reads the channels device, returning a value. For physical ADC input, use "adc_read_func". For I2C, it is device dependent.
 * @param context: Pointer passed to that read function. For physical ADC input, use "&hadcX" replacing X as necessary.
 */
void io_input_reg_add_channel(uint16_t (*read_func)(void*), void* context) {
 8001e20:	b480      	push	{r7}
 8001e22:	b083      	sub	sp, #12
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
 8001e28:	6039      	str	r1, [r7, #0]
	// Check is a physical ADC input channel is being added
	if (read_func == (void*)adc_read_func) {
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	4a13      	ldr	r2, [pc, #76]	@ (8001e7c <io_input_reg_add_channel+0x5c>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d109      	bne.n	8001e46 <io_input_reg_add_channel+0x26>
		// Enforce limit only for physical ADC inputs
		if (io_input_adc_reg_channel_count >= MAX_IO_ADC_INPUT_REG) {
 8001e32:	4b13      	ldr	r3, [pc, #76]	@ (8001e80 <io_input_reg_add_channel+0x60>)
 8001e34:	881b      	ldrh	r3, [r3, #0]
 8001e36:	2b03      	cmp	r3, #3
 8001e38:	d81a      	bhi.n	8001e70 <io_input_reg_add_channel+0x50>
			return;
		} else {
			io_input_adc_reg_channel_count++; // increase physical ADC channel count
 8001e3a:	4b11      	ldr	r3, [pc, #68]	@ (8001e80 <io_input_reg_add_channel+0x60>)
 8001e3c:	881b      	ldrh	r3, [r3, #0]
 8001e3e:	3301      	adds	r3, #1
 8001e40:	b29a      	uxth	r2, r3
 8001e42:	4b0f      	ldr	r3, [pc, #60]	@ (8001e80 <io_input_reg_add_channel+0x60>)
 8001e44:	801a      	strh	r2, [r3, #0]
		}
	}

	io_input_reg_channels[io_input_reg_channel_count].read_func = read_func;
 8001e46:	4b0f      	ldr	r3, [pc, #60]	@ (8001e84 <io_input_reg_add_channel+0x64>)
 8001e48:	881b      	ldrh	r3, [r3, #0]
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	4a0e      	ldr	r2, [pc, #56]	@ (8001e88 <io_input_reg_add_channel+0x68>)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_input_reg_channels[io_input_reg_channel_count].context = context;
 8001e54:	4b0b      	ldr	r3, [pc, #44]	@ (8001e84 <io_input_reg_add_channel+0x64>)
 8001e56:	881b      	ldrh	r3, [r3, #0]
 8001e58:	4a0b      	ldr	r2, [pc, #44]	@ (8001e88 <io_input_reg_add_channel+0x68>)
 8001e5a:	00db      	lsls	r3, r3, #3
 8001e5c:	4413      	add	r3, r2
 8001e5e:	683a      	ldr	r2, [r7, #0]
 8001e60:	605a      	str	r2, [r3, #4]
	io_input_reg_channel_count++; // increase overall channel count
 8001e62:	4b08      	ldr	r3, [pc, #32]	@ (8001e84 <io_input_reg_add_channel+0x64>)
 8001e64:	881b      	ldrh	r3, [r3, #0]
 8001e66:	3301      	adds	r3, #1
 8001e68:	b29a      	uxth	r2, r3
 8001e6a:	4b06      	ldr	r3, [pc, #24]	@ (8001e84 <io_input_reg_add_channel+0x64>)
 8001e6c:	801a      	strh	r2, [r3, #0]
 8001e6e:	e000      	b.n	8001e72 <io_input_reg_add_channel+0x52>
			return;
 8001e70:	bf00      	nop
}
 8001e72:	370c      	adds	r7, #12
 8001e74:	46bd      	mov	sp, r7
 8001e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7a:	4770      	bx	lr
 8001e7c:	08001ecd 	.word	0x08001ecd
 8001e80:	2000104e 	.word	0x2000104e
 8001e84:	2000104c 	.word	0x2000104c
 8001e88:	2000084c 	.word	0x2000084c

08001e8c <io_input_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The ADC conversion result, or 0 if the channel is invalid.
 */
uint16_t io_input_reg_read(uint16_t index) {
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b082      	sub	sp, #8
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	4603      	mov	r3, r0
 8001e94:	80fb      	strh	r3, [r7, #6]
	if (index < io_input_reg_channel_count) {
 8001e96:	4b0b      	ldr	r3, [pc, #44]	@ (8001ec4 <io_input_reg_read+0x38>)
 8001e98:	881b      	ldrh	r3, [r3, #0]
 8001e9a:	88fa      	ldrh	r2, [r7, #6]
 8001e9c:	429a      	cmp	r2, r3
 8001e9e:	d20c      	bcs.n	8001eba <io_input_reg_read+0x2e>
		return io_input_reg_channels[index].read_func(io_input_reg_channels[index].context);
 8001ea0:	88fb      	ldrh	r3, [r7, #6]
 8001ea2:	4a09      	ldr	r2, [pc, #36]	@ (8001ec8 <io_input_reg_read+0x3c>)
 8001ea4:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8001ea8:	88fb      	ldrh	r3, [r7, #6]
 8001eaa:	4907      	ldr	r1, [pc, #28]	@ (8001ec8 <io_input_reg_read+0x3c>)
 8001eac:	00db      	lsls	r3, r3, #3
 8001eae:	440b      	add	r3, r1
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	4790      	blx	r2
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	e000      	b.n	8001ebc <io_input_reg_read+0x30>
	}
	return 0;
 8001eba:	2300      	movs	r3, #0
}
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	3708      	adds	r7, #8
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	2000104c 	.word	0x2000104c
 8001ec8:	2000084c 	.word	0x2000084c

08001ecc <adc_read_func>:


// Read function for physical adc channels, i2c is device dependent
uint16_t adc_read_func(uint32_t channel) {
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b08c      	sub	sp, #48	@ 0x30
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
#ifdef HAL_ADC_MODULE_ENABLED
		//ADC_HandleTypeDef* hadc = (ADC_HandleTypeDef*)context; // cast generic handle to ADC_HandleTypeDef
		ADC_HandleTypeDef* hadc = &hadc1;
 8001ed4:	4b1d      	ldr	r3, [pc, #116]	@ (8001f4c <adc_read_func+0x80>)
 8001ed6:	62fb      	str	r3, [r7, #44]	@ 0x2c

		// Stop ADC before reconfiguration
    	HAL_ADC_Stop(&hadc1);
 8001ed8:	481c      	ldr	r0, [pc, #112]	@ (8001f4c <adc_read_func+0x80>)
 8001eda:	f002 fdf5 	bl	8004ac8 <HAL_ADC_Stop>

		// Configure the specified channel
		ADC_ChannelConfTypeDef sConfig = {0};
 8001ede:	f107 030c 	add.w	r3, r7, #12
 8001ee2:	2220      	movs	r2, #32
 8001ee4:	2100      	movs	r1, #0
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f00e fe35 	bl	8010b56 <memset>
		sConfig.Channel = channel;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	60fb      	str	r3, [r7, #12]
		sConfig.Rank = ADC_REGULAR_RANK_1; /* !!! WILL NOT WORK WITHOUT !! */
 8001ef0:	2306      	movs	r3, #6
 8001ef2:	613b      	str	r3, [r7, #16]
		sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5; // Better accuracy
 8001ef4:	2304      	movs	r3, #4
 8001ef6:	617b      	str	r3, [r7, #20]
		sConfig.SingleDiff = ADC_SINGLE_ENDED; /* !!! WILL NOT WORK WITHOUT !!! */
 8001ef8:	237f      	movs	r3, #127	@ 0x7f
 8001efa:	61bb      	str	r3, [r7, #24]
		HAL_ADC_ConfigChannel(hadc, &sConfig);
 8001efc:	f107 030c 	add.w	r3, r7, #12
 8001f00:	4619      	mov	r1, r3
 8001f02:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001f04:	f002 fefa 	bl	8004cfc <HAL_ADC_ConfigChannel>

		// Start ADC conversion
		HAL_ADC_Start(hadc);
 8001f08:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001f0a:	f002 fd21 	bl	8004950 <HAL_ADC_Start>

		// Wait until the ADC conversion is done (or a timeout of 100 ms occurs)
		if (HAL_ADC_PollForConversion(hadc, 100) == HAL_OK) {
 8001f0e:	2164      	movs	r1, #100	@ 0x64
 8001f10:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001f12:	f002 fe0d 	bl	8004b30 <HAL_ADC_PollForConversion>
 8001f16:	4603      	mov	r3, r0
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d10f      	bne.n	8001f3c <adc_read_func+0x70>
			//HAL_ADC_Stop(hadc);
			// Return the ADC value
			return (HAL_ADC_GetValue(hadc) * 65535) / 4095; // scale 12 bit value to 16 bit value as expected by modbus specifications
 8001f1c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001f1e:	f002 fedf 	bl	8004ce0 <HAL_ADC_GetValue>
 8001f22:	4602      	mov	r2, r0
 8001f24:	4613      	mov	r3, r2
 8001f26:	041b      	lsls	r3, r3, #16
 8001f28:	1a9a      	subs	r2, r3, r2
 8001f2a:	4b09      	ldr	r3, [pc, #36]	@ (8001f50 <adc_read_func+0x84>)
 8001f2c:	fba3 1302 	umull	r1, r3, r3, r2
 8001f30:	1ad2      	subs	r2, r2, r3
 8001f32:	0852      	lsrs	r2, r2, #1
 8001f34:	4413      	add	r3, r2
 8001f36:	0adb      	lsrs	r3, r3, #11
 8001f38:	b29b      	uxth	r3, r3
 8001f3a:	e003      	b.n	8001f44 <adc_read_func+0x78>
		}
		HAL_ADC_Stop(hadc);
 8001f3c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001f3e:	f002 fdc3 	bl	8004ac8 <HAL_ADC_Stop>
#endif
	return 0;
 8001f42:	2300      	movs	r3, #0
}
 8001f44:	4618      	mov	r0, r3
 8001f46:	3730      	adds	r7, #48	@ 0x30
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bd80      	pop	{r7, pc}
 8001f4c:	20001050 	.word	0x20001050
 8001f50:	00100101 	.word	0x00100101

08001f54 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b09e      	sub	sp, #120	@ 0x78
 8001f58:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f5a:	f002 f868 	bl	800402e <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f5e:	f000 f931 	bl	80021c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f62:	f000 fb35 	bl	80025d0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001f66:	f000 fb01 	bl	800256c <MX_DMA_Init>
  MX_I2C1_Init();
 8001f6a:	f000 fa33 	bl	80023d4 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001f6e:	f000 faaf 	bl	80024d0 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8001f72:	f000 f973 	bl	800225c <MX_ADC1_Init>
  MX_DAC1_Init();
 8001f76:	f000 f9e9 	bl	800234c <MX_DAC1_Init>
  MX_USB_Device_Init();
 8001f7a:	f00d fb15 	bl	800f5a8 <MX_USB_Device_Init>
  MX_SPI1_Init();
 8001f7e:	f000 fa69 	bl	8002454 <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 8001f82:	f00b fe01 	bl	800db88 <MX_FATFS_Init>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d001      	beq.n	8001f90 <main+0x3c>
    Error_Handler();
 8001f8c:	f000 fbbe 	bl	800270c <Error_Handler>
  }
  /* USER CODE BEGIN 2 */
  // SETUP ---------------------------------------------------------------------------------------//
    // Splash Screen
	display_Setup();
 8001f90:	f7fe ffc8 	bl	8000f24 <display_Setup>
	display_Boot();
 8001f94:	f7fe ffcc 	bl	8000f30 <display_Boot>

  	// Communication
    modbus_Setup(0x01); // Set modbus slave address
 8001f98:	2001      	movs	r0, #1
 8001f9a:	f000 ff8b 	bl	8002eb4 <modbus_Setup>
  	RS485_Setup(GPIOA, RS485_DIR_Pin); // changed from PA4 to PA8 to not interfere with DAC1
 8001f9e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001fa2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fa6:	f001 fe5f 	bl	8003c68 <RS485_Setup>

  	// Initialise Devices
  	I2C_Setup(&hi2c1);
 8001faa:	4877      	ldr	r0, [pc, #476]	@ (8002188 <main+0x234>)
 8001fac:	f7ff fa72 	bl	8001494 <I2C_Setup>
  	INA226_Init(&hi2c1);
 8001fb0:	4875      	ldr	r0, [pc, #468]	@ (8002188 <main+0x234>)
 8001fb2:	f7ff fb15 	bl	80015e0 <INA226_Init>

  	// Setup Coils [HARDWARE]
  	io_coil_add_channel(GPIOC, DOUT1_Pin);
 8001fb6:	2110      	movs	r1, #16
 8001fb8:	4874      	ldr	r0, [pc, #464]	@ (800218c <main+0x238>)
 8001fba:	f7ff fda7 	bl	8001b0c <io_coil_add_channel>
  	io_coil_add_channel(GPIOB, DOUT2_Pin);
 8001fbe:	2101      	movs	r1, #1
 8001fc0:	4873      	ldr	r0, [pc, #460]	@ (8002190 <main+0x23c>)
 8001fc2:	f7ff fda3 	bl	8001b0c <io_coil_add_channel>
  	io_coil_add_channel(GPIOB, DOUT3_Pin);
 8001fc6:	2102      	movs	r1, #2
 8001fc8:	4871      	ldr	r0, [pc, #452]	@ (8002190 <main+0x23c>)
 8001fca:	f7ff fd9f 	bl	8001b0c <io_coil_add_channel>
  	io_coil_add_channel(GPIOB, DOUT4_Pin);
 8001fce:	2104      	movs	r1, #4
 8001fd0:	486f      	ldr	r0, [pc, #444]	@ (8002190 <main+0x23c>)
 8001fd2:	f7ff fd9b 	bl	8001b0c <io_coil_add_channel>

  	// Setup Discrete Inputs [HARDWARE]
  	gpio_config discrete_in_0 = {GPIOA, GPIO_PIN_2}; // PA2
 8001fd6:	4a6f      	ldr	r2, [pc, #444]	@ (8002194 <main+0x240>)
 8001fd8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001fdc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001fe0:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_1 = {GPIOA, GPIO_PIN_3}; // PA3
 8001fe4:	4a6c      	ldr	r2, [pc, #432]	@ (8002198 <main+0x244>)
 8001fe6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001fea:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001fee:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_2 = {GPIOB, GPIO_PIN_13}; // PB13
 8001ff2:	4a6a      	ldr	r2, [pc, #424]	@ (800219c <main+0x248>)
 8001ff4:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001ff8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001ffc:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_3 = {GPIOB, GPIO_PIN_14}; // PB14
 8002000:	4a67      	ldr	r2, [pc, #412]	@ (80021a0 <main+0x24c>)
 8002002:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002006:	e892 0003 	ldmia.w	r2, {r0, r1}
 800200a:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_0);
 800200e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002012:	4619      	mov	r1, r3
 8002014:	4863      	ldr	r0, [pc, #396]	@ (80021a4 <main+0x250>)
 8002016:	f7ff fded 	bl	8001bf4 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_1);
 800201a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800201e:	4619      	mov	r1, r3
 8002020:	4860      	ldr	r0, [pc, #384]	@ (80021a4 <main+0x250>)
 8002022:	f7ff fde7 	bl	8001bf4 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_2);
 8002026:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800202a:	4619      	mov	r1, r3
 800202c:	485d      	ldr	r0, [pc, #372]	@ (80021a4 <main+0x250>)
 800202e:	f7ff fde1 	bl	8001bf4 <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_3);
 8002032:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002036:	4619      	mov	r1, r3
 8002038:	485a      	ldr	r0, [pc, #360]	@ (80021a4 <main+0x250>)
 800203a:	f7ff fddb 	bl	8001bf4 <io_discrete_in_add_channel>

  	// Setup Holding Registers [HARDWARE]
  	io_holding_reg_add_channel(&hdac1, DAC_CHANNEL_1);
 800203e:	2100      	movs	r1, #0
 8002040:	4859      	ldr	r0, [pc, #356]	@ (80021a8 <main+0x254>)
 8002042:	f7ff fe41 	bl	8001cc8 <io_holding_reg_add_channel>
  	io_holding_reg_add_channel(&hdac1, DAC_CHANNEL_2);
 8002046:	2110      	movs	r1, #16
 8002048:	4857      	ldr	r0, [pc, #348]	@ (80021a8 <main+0x254>)
 800204a:	f7ff fe3d 	bl	8001cc8 <io_holding_reg_add_channel>


  	// Setup Input register
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_1);
 800204e:	4957      	ldr	r1, [pc, #348]	@ (80021ac <main+0x258>)
 8002050:	4857      	ldr	r0, [pc, #348]	@ (80021b0 <main+0x25c>)
 8002052:	f7ff fee5 	bl	8001e20 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_2);
 8002056:	4957      	ldr	r1, [pc, #348]	@ (80021b4 <main+0x260>)
 8002058:	4855      	ldr	r0, [pc, #340]	@ (80021b0 <main+0x25c>)
 800205a:	f7ff fee1 	bl	8001e20 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_11);
 800205e:	4956      	ldr	r1, [pc, #344]	@ (80021b8 <main+0x264>)
 8002060:	4853      	ldr	r0, [pc, #332]	@ (80021b0 <main+0x25c>)
 8002062:	f7ff fedd 	bl	8001e20 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_14);
 8002066:	4955      	ldr	r1, [pc, #340]	@ (80021bc <main+0x268>)
 8002068:	4851      	ldr	r0, [pc, #324]	@ (80021b0 <main+0x25c>)
 800206a:	f7ff fed9 	bl	8001e20 <io_input_reg_add_channel>
  	io_input_reg_add_channel(INA226_ReadPowerRaw, &hi2c1);*/



  	// Flash on-board LED
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 800206e:	2201      	movs	r2, #1
 8002070:	2140      	movs	r1, #64	@ 0x40
 8002072:	4846      	ldr	r0, [pc, #280]	@ (800218c <main+0x238>)
 8002074:	f004 fcf0 	bl	8006a58 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8002078:	203c      	movs	r0, #60	@ 0x3c
 800207a:	f002 f849 	bl	8004110 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 800207e:	2200      	movs	r2, #0
 8002080:	2140      	movs	r1, #64	@ 0x40
 8002082:	4842      	ldr	r0, [pc, #264]	@ (800218c <main+0x238>)
 8002084:	f004 fce8 	bl	8006a58 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8002088:	203c      	movs	r0, #60	@ 0x3c
 800208a:	f002 f841 	bl	8004110 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 800208e:	2201      	movs	r2, #1
 8002090:	2140      	movs	r1, #64	@ 0x40
 8002092:	483e      	ldr	r0, [pc, #248]	@ (800218c <main+0x238>)
 8002094:	f004 fce0 	bl	8006a58 <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8002098:	203c      	movs	r0, #60	@ 0x3c
 800209a:	f002 f839 	bl	8004110 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 800209e:	2200      	movs	r2, #0
 80020a0:	2140      	movs	r1, #64	@ 0x40
 80020a2:	483a      	ldr	r0, [pc, #232]	@ (800218c <main+0x238>)
 80020a4:	f004 fcd8 	bl	8006a58 <HAL_GPIO_WritePin>

	HAL_Delay(1000);
 80020a8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80020ac:	f002 f830 	bl	8004110 <HAL_Delay>

	// TEMP: ->> needs to be in a timer to update every few seconds for eg TODO
	display_StatusPage();
 80020b0:	f7fe ff68 	bl	8000f84 <display_StatusPage>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	uint16_t btn1status = 0;
 80020b4:	2300      	movs	r3, #0
 80020b6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76
	uint32_t lastButtonPress = 0;
 80020ba:	2300      	movs	r3, #0
 80020bc:	673b      	str	r3, [r7, #112]	@ 0x70

	uint32_t loopCounter = 0;
 80020be:	2300      	movs	r3, #0
 80020c0:	66fb      	str	r3, [r7, #108]	@ 0x6c
	uint32_t lastTimeTick = HAL_GetTick();  // ms
 80020c2:	f002 f819 	bl	80040f8 <HAL_GetTick>
 80020c6:	66b8      	str	r0, [r7, #104]	@ 0x68

  while (1)
  {
	  loopCounter++;
 80020c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80020ca:	3301      	adds	r3, #1
 80020cc:	66fb      	str	r3, [r7, #108]	@ 0x6c

	  /* RS485 Circular Frame Handling BEGIN*/
	  RS485_ProcessPendingFrames();
 80020ce:	f001 fec5 	bl	8003e5c <RS485_ProcessPendingFrames>
	  RS485_TransmitPendingFrames();
 80020d2:	f001 ff07 	bl	8003ee4 <RS485_TransmitPendingFrames>
	  /* RS485 Circular Frame Handling END*/


	  /* CHECK INPUTS BEGIN*/
	  // Check display button
	  GPIO_PinState btn1 = HAL_GPIO_ReadPin(GPIOC, BTN1_Pin);
 80020d6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80020da:	482c      	ldr	r0, [pc, #176]	@ (800218c <main+0x238>)
 80020dc:	f004 fca4 	bl	8006a28 <HAL_GPIO_ReadPin>
 80020e0:	4603      	mov	r3, r0
 80020e2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	  if (btn1 == GPIO_PIN_SET) {
 80020e6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80020ea:	2b01      	cmp	r3, #1
 80020ec:	d10c      	bne.n	8002108 <main+0x1b4>
		  if (btn1status == 0) {
 80020ee:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d104      	bne.n	8002100 <main+0x1ac>
			  display_BtnPress();
 80020f6:	f7ff f99b 	bl	8001430 <display_BtnPress>
			  lastButtonPress = HAL_GetTick();
 80020fa:	f001 fffd 	bl	80040f8 <HAL_GetTick>
 80020fe:	6738      	str	r0, [r7, #112]	@ 0x70
		  }

		  btn1status = 1;
 8002100:	2301      	movs	r3, #1
 8002102:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76
 8002106:	e006      	b.n	8002116 <main+0x1c2>
	  } else if (btn1 == GPIO_PIN_RESET) {
 8002108:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800210c:	2b00      	cmp	r3, #0
 800210e:	d102      	bne.n	8002116 <main+0x1c2>
		  btn1status = 0;
 8002110:	2300      	movs	r3, #0
 8002112:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76


	  /* SCHEDULE BEGIN*/

	  // Every second
	  if ((HAL_GetTick() - lastTimeTick) >= 1000 || (HAL_GetTick() < lastTimeTick)) { // wraparound-safe comparison
 8002116:	f001 ffef 	bl	80040f8 <HAL_GetTick>
 800211a:	4602      	mov	r2, r0
 800211c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800211e:	1ad3      	subs	r3, r2, r3
 8002120:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002124:	d205      	bcs.n	8002132 <main+0x1de>
 8002126:	f001 ffe7 	bl	80040f8 <HAL_GetTick>
 800212a:	4602      	mov	r2, r0
 800212c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800212e:	4293      	cmp	r3, r2
 8002130:	d916      	bls.n	8002160 <main+0x20c>
		  lastTimeTick = HAL_GetTick();
 8002132:	f001 ffe1 	bl	80040f8 <HAL_GetTick>
 8002136:	66b8      	str	r0, [r7, #104]	@ 0x68
		  loopCounter = 0;
 8002138:	2300      	movs	r3, #0
 800213a:	66fb      	str	r3, [r7, #108]	@ 0x6c

		  // Update display
		  display_StatusPage();
 800213c:	f7fe ff22 	bl	8000f84 <display_StatusPage>

		  char buf[64];
		  sprintf(buf, "PA3: %d", HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3));
 8002140:	2108      	movs	r1, #8
 8002142:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002146:	f004 fc6f 	bl	8006a28 <HAL_GPIO_ReadPin>
 800214a:	4603      	mov	r3, r0
 800214c:	461a      	mov	r2, r3
 800214e:	1d3b      	adds	r3, r7, #4
 8002150:	491b      	ldr	r1, [pc, #108]	@ (80021c0 <main+0x26c>)
 8002152:	4618      	mov	r0, r3
 8002154:	f00e fc80 	bl	8010a58 <siprintf>
		  usb_serial_println(buf);
 8002158:	1d3b      	adds	r3, r7, #4
 800215a:	4618      	mov	r0, r3
 800215c:	f000 fe94 	bl	8002e88 <usb_serial_println>
	  }

	  // Every 10 seconds since pressing display button, go to main page
	  if ((HAL_GetTick() - lastButtonPress) >= 10000|| (HAL_GetTick() < lastButtonPress)) { // wraparound-safe comparison
 8002160:	f001 ffca 	bl	80040f8 <HAL_GetTick>
 8002164:	4602      	mov	r2, r0
 8002166:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002168:	1ad3      	subs	r3, r2, r3
 800216a:	f242 720f 	movw	r2, #9999	@ 0x270f
 800216e:	4293      	cmp	r3, r2
 8002170:	d805      	bhi.n	800217e <main+0x22a>
 8002172:	f001 ffc1 	bl	80040f8 <HAL_GetTick>
 8002176:	4602      	mov	r2, r0
 8002178:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800217a:	4293      	cmp	r3, r2
 800217c:	d9a4      	bls.n	80020c8 <main+0x174>
		  display_setPage(0);
 800217e:	2000      	movs	r0, #0
 8002180:	f7ff f970 	bl	8001464 <display_setPage>
  {
 8002184:	e7a0      	b.n	80020c8 <main+0x174>
 8002186:	bf00      	nop
 8002188:	200010d0 	.word	0x200010d0
 800218c:	48000800 	.word	0x48000800
 8002190:	48000400 	.word	0x48000400
 8002194:	08012dc0 	.word	0x08012dc0
 8002198:	08012dc8 	.word	0x08012dc8
 800219c:	08012dd0 	.word	0x08012dd0
 80021a0:	08012dd8 	.word	0x08012dd8
 80021a4:	08001ca1 	.word	0x08001ca1
 80021a8:	200010bc 	.word	0x200010bc
 80021ac:	04300002 	.word	0x04300002
 80021b0:	08001ecd 	.word	0x08001ecd
 80021b4:	08600004 	.word	0x08600004
 80021b8:	2e300800 	.word	0x2e300800
 80021bc:	3ac04000 	.word	0x3ac04000
 80021c0:	08012db8 	.word	0x08012db8

080021c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b094      	sub	sp, #80	@ 0x50
 80021c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80021ca:	f107 0318 	add.w	r3, r7, #24
 80021ce:	2238      	movs	r2, #56	@ 0x38
 80021d0:	2100      	movs	r1, #0
 80021d2:	4618      	mov	r0, r3
 80021d4:	f00e fcbf 	bl	8010b56 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80021d8:	1d3b      	adds	r3, r7, #4
 80021da:	2200      	movs	r2, #0
 80021dc:	601a      	str	r2, [r3, #0]
 80021de:	605a      	str	r2, [r3, #4]
 80021e0:	609a      	str	r2, [r3, #8]
 80021e2:	60da      	str	r2, [r3, #12]
 80021e4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80021e6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80021ea:	f007 f89d 	bl	8009328 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80021ee:	2302      	movs	r3, #2
 80021f0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80021f2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80021f6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80021f8:	2340      	movs	r3, #64	@ 0x40
 80021fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80021fc:	2302      	movs	r3, #2
 80021fe:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002200:	2302      	movs	r3, #2
 8002202:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8002204:	2301      	movs	r3, #1
 8002206:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 8002208:	230c      	movs	r3, #12
 800220a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800220c:	2302      	movs	r3, #2
 800220e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8002210:	2304      	movs	r3, #4
 8002212:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002214:	2302      	movs	r3, #2
 8002216:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002218:	f107 0318 	add.w	r3, r7, #24
 800221c:	4618      	mov	r0, r3
 800221e:	f007 f937 	bl	8009490 <HAL_RCC_OscConfig>
 8002222:	4603      	mov	r3, r0
 8002224:	2b00      	cmp	r3, #0
 8002226:	d001      	beq.n	800222c <SystemClock_Config+0x68>
  {
    Error_Handler();
 8002228:	f000 fa70 	bl	800270c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800222c:	230f      	movs	r3, #15
 800222e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002230:	2301      	movs	r3, #1
 8002232:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002234:	2300      	movs	r3, #0
 8002236:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002238:	2300      	movs	r3, #0
 800223a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800223c:	2300      	movs	r3, #0
 800223e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002240:	1d3b      	adds	r3, r7, #4
 8002242:	2100      	movs	r1, #0
 8002244:	4618      	mov	r0, r3
 8002246:	f007 fc35 	bl	8009ab4 <HAL_RCC_ClockConfig>
 800224a:	4603      	mov	r3, r0
 800224c:	2b00      	cmp	r3, #0
 800224e:	d001      	beq.n	8002254 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8002250:	f000 fa5c 	bl	800270c <Error_Handler>
  }
}
 8002254:	bf00      	nop
 8002256:	3750      	adds	r7, #80	@ 0x50
 8002258:	46bd      	mov	sp, r7
 800225a:	bd80      	pop	{r7, pc}

0800225c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b08c      	sub	sp, #48	@ 0x30
 8002260:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8002262:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002266:	2200      	movs	r2, #0
 8002268:	601a      	str	r2, [r3, #0]
 800226a:	605a      	str	r2, [r3, #4]
 800226c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800226e:	1d3b      	adds	r3, r7, #4
 8002270:	2220      	movs	r2, #32
 8002272:	2100      	movs	r1, #0
 8002274:	4618      	mov	r0, r3
 8002276:	f00e fc6e 	bl	8010b56 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800227a:	4b32      	ldr	r3, [pc, #200]	@ (8002344 <MX_ADC1_Init+0xe8>)
 800227c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8002280:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002282:	4b30      	ldr	r3, [pc, #192]	@ (8002344 <MX_ADC1_Init+0xe8>)
 8002284:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002288:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800228a:	4b2e      	ldr	r3, [pc, #184]	@ (8002344 <MX_ADC1_Init+0xe8>)
 800228c:	2200      	movs	r2, #0
 800228e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002290:	4b2c      	ldr	r3, [pc, #176]	@ (8002344 <MX_ADC1_Init+0xe8>)
 8002292:	2200      	movs	r2, #0
 8002294:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8002296:	4b2b      	ldr	r3, [pc, #172]	@ (8002344 <MX_ADC1_Init+0xe8>)
 8002298:	2200      	movs	r2, #0
 800229a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800229c:	4b29      	ldr	r3, [pc, #164]	@ (8002344 <MX_ADC1_Init+0xe8>)
 800229e:	2200      	movs	r2, #0
 80022a0:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80022a2:	4b28      	ldr	r3, [pc, #160]	@ (8002344 <MX_ADC1_Init+0xe8>)
 80022a4:	2204      	movs	r2, #4
 80022a6:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80022a8:	4b26      	ldr	r3, [pc, #152]	@ (8002344 <MX_ADC1_Init+0xe8>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80022ae:	4b25      	ldr	r3, [pc, #148]	@ (8002344 <MX_ADC1_Init+0xe8>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80022b4:	4b23      	ldr	r3, [pc, #140]	@ (8002344 <MX_ADC1_Init+0xe8>)
 80022b6:	2201      	movs	r2, #1
 80022b8:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80022ba:	4b22      	ldr	r3, [pc, #136]	@ (8002344 <MX_ADC1_Init+0xe8>)
 80022bc:	2200      	movs	r2, #0
 80022be:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80022c2:	4b20      	ldr	r3, [pc, #128]	@ (8002344 <MX_ADC1_Init+0xe8>)
 80022c4:	2200      	movs	r2, #0
 80022c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80022c8:	4b1e      	ldr	r3, [pc, #120]	@ (8002344 <MX_ADC1_Init+0xe8>)
 80022ca:	2200      	movs	r2, #0
 80022cc:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80022ce:	4b1d      	ldr	r3, [pc, #116]	@ (8002344 <MX_ADC1_Init+0xe8>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80022d6:	4b1b      	ldr	r3, [pc, #108]	@ (8002344 <MX_ADC1_Init+0xe8>)
 80022d8:	2200      	movs	r2, #0
 80022da:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80022dc:	4b19      	ldr	r3, [pc, #100]	@ (8002344 <MX_ADC1_Init+0xe8>)
 80022de:	2200      	movs	r2, #0
 80022e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80022e4:	4817      	ldr	r0, [pc, #92]	@ (8002344 <MX_ADC1_Init+0xe8>)
 80022e6:	f002 f9af 	bl	8004648 <HAL_ADC_Init>
 80022ea:	4603      	mov	r3, r0
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d001      	beq.n	80022f4 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80022f0:	f000 fa0c 	bl	800270c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80022f4:	2300      	movs	r3, #0
 80022f6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80022f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022fc:	4619      	mov	r1, r3
 80022fe:	4811      	ldr	r0, [pc, #68]	@ (8002344 <MX_ADC1_Init+0xe8>)
 8002300:	f003 fab4 	bl	800586c <HAL_ADCEx_MultiModeConfigChannel>
 8002304:	4603      	mov	r3, r0
 8002306:	2b00      	cmp	r3, #0
 8002308:	d001      	beq.n	800230e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800230a:	f000 f9ff 	bl	800270c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800230e:	4b0e      	ldr	r3, [pc, #56]	@ (8002348 <MX_ADC1_Init+0xec>)
 8002310:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002312:	2306      	movs	r3, #6
 8002314:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8002316:	2300      	movs	r3, #0
 8002318:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800231a:	237f      	movs	r3, #127	@ 0x7f
 800231c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800231e:	2304      	movs	r3, #4
 8002320:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8002322:	2300      	movs	r3, #0
 8002324:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002326:	1d3b      	adds	r3, r7, #4
 8002328:	4619      	mov	r1, r3
 800232a:	4806      	ldr	r0, [pc, #24]	@ (8002344 <MX_ADC1_Init+0xe8>)
 800232c:	f002 fce6 	bl	8004cfc <HAL_ADC_ConfigChannel>
 8002330:	4603      	mov	r3, r0
 8002332:	2b00      	cmp	r3, #0
 8002334:	d001      	beq.n	800233a <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8002336:	f000 f9e9 	bl	800270c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800233a:	bf00      	nop
 800233c:	3730      	adds	r7, #48	@ 0x30
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	20001050 	.word	0x20001050
 8002348:	04300002 	.word	0x04300002

0800234c <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b08c      	sub	sp, #48	@ 0x30
 8002350:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8002352:	463b      	mov	r3, r7
 8002354:	2230      	movs	r2, #48	@ 0x30
 8002356:	2100      	movs	r1, #0
 8002358:	4618      	mov	r0, r3
 800235a:	f00e fbfc 	bl	8010b56 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800235e:	4b1b      	ldr	r3, [pc, #108]	@ (80023cc <MX_DAC1_Init+0x80>)
 8002360:	4a1b      	ldr	r2, [pc, #108]	@ (80023d0 <MX_DAC1_Init+0x84>)
 8002362:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8002364:	4819      	ldr	r0, [pc, #100]	@ (80023cc <MX_DAC1_Init+0x80>)
 8002366:	f003 fc34 	bl	8005bd2 <HAL_DAC_Init>
 800236a:	4603      	mov	r3, r0
 800236c:	2b00      	cmp	r3, #0
 800236e:	d001      	beq.n	8002374 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8002370:	f000 f9cc 	bl	800270c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8002374:	2302      	movs	r3, #2
 8002376:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8002378:	2300      	movs	r3, #0
 800237a:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 800237c:	2300      	movs	r3, #0
 800237e:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8002380:	2300      	movs	r3, #0
 8002382:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8002384:	2300      	movs	r3, #0
 8002386:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8002388:	2300      	movs	r3, #0
 800238a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800238c:	2300      	movs	r3, #0
 800238e:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8002390:	2301      	movs	r3, #1
 8002392:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8002394:	2300      	movs	r3, #0
 8002396:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002398:	463b      	mov	r3, r7
 800239a:	2200      	movs	r2, #0
 800239c:	4619      	mov	r1, r3
 800239e:	480b      	ldr	r0, [pc, #44]	@ (80023cc <MX_DAC1_Init+0x80>)
 80023a0:	f003 fcd4 	bl	8005d4c <HAL_DAC_ConfigChannel>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d001      	beq.n	80023ae <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 80023aa:	f000 f9af 	bl	800270c <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80023ae:	463b      	mov	r3, r7
 80023b0:	2210      	movs	r2, #16
 80023b2:	4619      	mov	r1, r3
 80023b4:	4805      	ldr	r0, [pc, #20]	@ (80023cc <MX_DAC1_Init+0x80>)
 80023b6:	f003 fcc9 	bl	8005d4c <HAL_DAC_ConfigChannel>
 80023ba:	4603      	mov	r3, r0
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d001      	beq.n	80023c4 <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 80023c0:	f000 f9a4 	bl	800270c <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80023c4:	bf00      	nop
 80023c6:	3730      	adds	r7, #48	@ 0x30
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}
 80023cc:	200010bc 	.word	0x200010bc
 80023d0:	50000800 	.word	0x50000800

080023d4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80023d8:	4b1b      	ldr	r3, [pc, #108]	@ (8002448 <MX_I2C1_Init+0x74>)
 80023da:	4a1c      	ldr	r2, [pc, #112]	@ (800244c <MX_I2C1_Init+0x78>)
 80023dc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300617;
 80023de:	4b1a      	ldr	r3, [pc, #104]	@ (8002448 <MX_I2C1_Init+0x74>)
 80023e0:	4a1b      	ldr	r2, [pc, #108]	@ (8002450 <MX_I2C1_Init+0x7c>)
 80023e2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80023e4:	4b18      	ldr	r3, [pc, #96]	@ (8002448 <MX_I2C1_Init+0x74>)
 80023e6:	2200      	movs	r2, #0
 80023e8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80023ea:	4b17      	ldr	r3, [pc, #92]	@ (8002448 <MX_I2C1_Init+0x74>)
 80023ec:	2201      	movs	r2, #1
 80023ee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80023f0:	4b15      	ldr	r3, [pc, #84]	@ (8002448 <MX_I2C1_Init+0x74>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80023f6:	4b14      	ldr	r3, [pc, #80]	@ (8002448 <MX_I2C1_Init+0x74>)
 80023f8:	2200      	movs	r2, #0
 80023fa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80023fc:	4b12      	ldr	r3, [pc, #72]	@ (8002448 <MX_I2C1_Init+0x74>)
 80023fe:	2200      	movs	r2, #0
 8002400:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002402:	4b11      	ldr	r3, [pc, #68]	@ (8002448 <MX_I2C1_Init+0x74>)
 8002404:	2200      	movs	r2, #0
 8002406:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002408:	4b0f      	ldr	r3, [pc, #60]	@ (8002448 <MX_I2C1_Init+0x74>)
 800240a:	2200      	movs	r2, #0
 800240c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800240e:	480e      	ldr	r0, [pc, #56]	@ (8002448 <MX_I2C1_Init+0x74>)
 8002410:	f004 fb3a 	bl	8006a88 <HAL_I2C_Init>
 8002414:	4603      	mov	r3, r0
 8002416:	2b00      	cmp	r3, #0
 8002418:	d001      	beq.n	800241e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800241a:	f000 f977 	bl	800270c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800241e:	2100      	movs	r1, #0
 8002420:	4809      	ldr	r0, [pc, #36]	@ (8002448 <MX_I2C1_Init+0x74>)
 8002422:	f005 f9e9 	bl	80077f8 <HAL_I2CEx_ConfigAnalogFilter>
 8002426:	4603      	mov	r3, r0
 8002428:	2b00      	cmp	r3, #0
 800242a:	d001      	beq.n	8002430 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800242c:	f000 f96e 	bl	800270c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002430:	2100      	movs	r1, #0
 8002432:	4805      	ldr	r0, [pc, #20]	@ (8002448 <MX_I2C1_Init+0x74>)
 8002434:	f005 fa2b 	bl	800788e <HAL_I2CEx_ConfigDigitalFilter>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d001      	beq.n	8002442 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800243e:	f000 f965 	bl	800270c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002442:	bf00      	nop
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	200010d0 	.word	0x200010d0
 800244c:	40005400 	.word	0x40005400
 8002450:	00300617 	.word	0x00300617

08002454 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002458:	4b1b      	ldr	r3, [pc, #108]	@ (80024c8 <MX_SPI1_Init+0x74>)
 800245a:	4a1c      	ldr	r2, [pc, #112]	@ (80024cc <MX_SPI1_Init+0x78>)
 800245c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800245e:	4b1a      	ldr	r3, [pc, #104]	@ (80024c8 <MX_SPI1_Init+0x74>)
 8002460:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002464:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002466:	4b18      	ldr	r3, [pc, #96]	@ (80024c8 <MX_SPI1_Init+0x74>)
 8002468:	2200      	movs	r2, #0
 800246a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 800246c:	4b16      	ldr	r3, [pc, #88]	@ (80024c8 <MX_SPI1_Init+0x74>)
 800246e:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8002472:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002474:	4b14      	ldr	r3, [pc, #80]	@ (80024c8 <MX_SPI1_Init+0x74>)
 8002476:	2200      	movs	r2, #0
 8002478:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800247a:	4b13      	ldr	r3, [pc, #76]	@ (80024c8 <MX_SPI1_Init+0x74>)
 800247c:	2200      	movs	r2, #0
 800247e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002480:	4b11      	ldr	r3, [pc, #68]	@ (80024c8 <MX_SPI1_Init+0x74>)
 8002482:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002486:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002488:	4b0f      	ldr	r3, [pc, #60]	@ (80024c8 <MX_SPI1_Init+0x74>)
 800248a:	2200      	movs	r2, #0
 800248c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800248e:	4b0e      	ldr	r3, [pc, #56]	@ (80024c8 <MX_SPI1_Init+0x74>)
 8002490:	2200      	movs	r2, #0
 8002492:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002494:	4b0c      	ldr	r3, [pc, #48]	@ (80024c8 <MX_SPI1_Init+0x74>)
 8002496:	2200      	movs	r2, #0
 8002498:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800249a:	4b0b      	ldr	r3, [pc, #44]	@ (80024c8 <MX_SPI1_Init+0x74>)
 800249c:	2200      	movs	r2, #0
 800249e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80024a0:	4b09      	ldr	r3, [pc, #36]	@ (80024c8 <MX_SPI1_Init+0x74>)
 80024a2:	2207      	movs	r2, #7
 80024a4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80024a6:	4b08      	ldr	r3, [pc, #32]	@ (80024c8 <MX_SPI1_Init+0x74>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80024ac:	4b06      	ldr	r3, [pc, #24]	@ (80024c8 <MX_SPI1_Init+0x74>)
 80024ae:	2208      	movs	r2, #8
 80024b0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80024b2:	4805      	ldr	r0, [pc, #20]	@ (80024c8 <MX_SPI1_Init+0x74>)
 80024b4:	f007 ff0a 	bl	800a2cc <HAL_SPI_Init>
 80024b8:	4603      	mov	r3, r0
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d001      	beq.n	80024c2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80024be:	f000 f925 	bl	800270c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80024c2:	bf00      	nop
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	bf00      	nop
 80024c8:	20001124 	.word	0x20001124
 80024cc:	40013000 	.word	0x40013000

080024d0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80024d4:	4b23      	ldr	r3, [pc, #140]	@ (8002564 <MX_USART1_UART_Init+0x94>)
 80024d6:	4a24      	ldr	r2, [pc, #144]	@ (8002568 <MX_USART1_UART_Init+0x98>)
 80024d8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80024da:	4b22      	ldr	r3, [pc, #136]	@ (8002564 <MX_USART1_UART_Init+0x94>)
 80024dc:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80024e0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80024e2:	4b20      	ldr	r3, [pc, #128]	@ (8002564 <MX_USART1_UART_Init+0x94>)
 80024e4:	2200      	movs	r2, #0
 80024e6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 80024e8:	4b1e      	ldr	r3, [pc, #120]	@ (8002564 <MX_USART1_UART_Init+0x94>)
 80024ea:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80024ee:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80024f0:	4b1c      	ldr	r3, [pc, #112]	@ (8002564 <MX_USART1_UART_Init+0x94>)
 80024f2:	2200      	movs	r2, #0
 80024f4:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80024f6:	4b1b      	ldr	r3, [pc, #108]	@ (8002564 <MX_USART1_UART_Init+0x94>)
 80024f8:	220c      	movs	r2, #12
 80024fa:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024fc:	4b19      	ldr	r3, [pc, #100]	@ (8002564 <MX_USART1_UART_Init+0x94>)
 80024fe:	2200      	movs	r2, #0
 8002500:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002502:	4b18      	ldr	r3, [pc, #96]	@ (8002564 <MX_USART1_UART_Init+0x94>)
 8002504:	2200      	movs	r2, #0
 8002506:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002508:	4b16      	ldr	r3, [pc, #88]	@ (8002564 <MX_USART1_UART_Init+0x94>)
 800250a:	2200      	movs	r2, #0
 800250c:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800250e:	4b15      	ldr	r3, [pc, #84]	@ (8002564 <MX_USART1_UART_Init+0x94>)
 8002510:	2200      	movs	r2, #0
 8002512:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002514:	4b13      	ldr	r3, [pc, #76]	@ (8002564 <MX_USART1_UART_Init+0x94>)
 8002516:	2200      	movs	r2, #0
 8002518:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800251a:	4812      	ldr	r0, [pc, #72]	@ (8002564 <MX_USART1_UART_Init+0x94>)
 800251c:	f007 ff81 	bl	800a422 <HAL_UART_Init>
 8002520:	4603      	mov	r3, r0
 8002522:	2b00      	cmp	r3, #0
 8002524:	d001      	beq.n	800252a <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 8002526:	f000 f8f1 	bl	800270c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800252a:	2100      	movs	r1, #0
 800252c:	480d      	ldr	r0, [pc, #52]	@ (8002564 <MX_USART1_UART_Init+0x94>)
 800252e:	f009 fb74 	bl	800bc1a <HAL_UARTEx_SetTxFifoThreshold>
 8002532:	4603      	mov	r3, r0
 8002534:	2b00      	cmp	r3, #0
 8002536:	d001      	beq.n	800253c <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8002538:	f000 f8e8 	bl	800270c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800253c:	2100      	movs	r1, #0
 800253e:	4809      	ldr	r0, [pc, #36]	@ (8002564 <MX_USART1_UART_Init+0x94>)
 8002540:	f009 fba9 	bl	800bc96 <HAL_UARTEx_SetRxFifoThreshold>
 8002544:	4603      	mov	r3, r0
 8002546:	2b00      	cmp	r3, #0
 8002548:	d001      	beq.n	800254e <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 800254a:	f000 f8df 	bl	800270c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800254e:	4805      	ldr	r0, [pc, #20]	@ (8002564 <MX_USART1_UART_Init+0x94>)
 8002550:	f009 fb2a 	bl	800bba8 <HAL_UARTEx_DisableFifoMode>
 8002554:	4603      	mov	r3, r0
 8002556:	2b00      	cmp	r3, #0
 8002558:	d001      	beq.n	800255e <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 800255a:	f000 f8d7 	bl	800270c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800255e:	bf00      	nop
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	20001188 	.word	0x20001188
 8002568:	40013800 	.word	0x40013800

0800256c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b082      	sub	sp, #8
 8002570:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002572:	4b16      	ldr	r3, [pc, #88]	@ (80025cc <MX_DMA_Init+0x60>)
 8002574:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002576:	4a15      	ldr	r2, [pc, #84]	@ (80025cc <MX_DMA_Init+0x60>)
 8002578:	f043 0304 	orr.w	r3, r3, #4
 800257c:	6493      	str	r3, [r2, #72]	@ 0x48
 800257e:	4b13      	ldr	r3, [pc, #76]	@ (80025cc <MX_DMA_Init+0x60>)
 8002580:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002582:	f003 0304 	and.w	r3, r3, #4
 8002586:	607b      	str	r3, [r7, #4]
 8002588:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800258a:	4b10      	ldr	r3, [pc, #64]	@ (80025cc <MX_DMA_Init+0x60>)
 800258c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800258e:	4a0f      	ldr	r2, [pc, #60]	@ (80025cc <MX_DMA_Init+0x60>)
 8002590:	f043 0301 	orr.w	r3, r3, #1
 8002594:	6493      	str	r3, [r2, #72]	@ 0x48
 8002596:	4b0d      	ldr	r3, [pc, #52]	@ (80025cc <MX_DMA_Init+0x60>)
 8002598:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800259a:	f003 0301 	and.w	r3, r3, #1
 800259e:	603b      	str	r3, [r7, #0]
 80025a0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80025a2:	2200      	movs	r2, #0
 80025a4:	2100      	movs	r1, #0
 80025a6:	200b      	movs	r0, #11
 80025a8:	f003 fadf 	bl	8005b6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80025ac:	200b      	movs	r0, #11
 80025ae:	f003 faf6 	bl	8005b9e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80025b2:	2200      	movs	r2, #0
 80025b4:	2100      	movs	r1, #0
 80025b6:	200c      	movs	r0, #12
 80025b8:	f003 fad7 	bl	8005b6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80025bc:	200c      	movs	r0, #12
 80025be:	f003 faee 	bl	8005b9e <HAL_NVIC_EnableIRQ>

}
 80025c2:	bf00      	nop
 80025c4:	3708      	adds	r7, #8
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}
 80025ca:	bf00      	nop
 80025cc:	40021000 	.word	0x40021000

080025d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b088      	sub	sp, #32
 80025d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025d6:	f107 030c 	add.w	r3, r7, #12
 80025da:	2200      	movs	r2, #0
 80025dc:	601a      	str	r2, [r3, #0]
 80025de:	605a      	str	r2, [r3, #4]
 80025e0:	609a      	str	r2, [r3, #8]
 80025e2:	60da      	str	r2, [r3, #12]
 80025e4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80025e6:	4b46      	ldr	r3, [pc, #280]	@ (8002700 <MX_GPIO_Init+0x130>)
 80025e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025ea:	4a45      	ldr	r2, [pc, #276]	@ (8002700 <MX_GPIO_Init+0x130>)
 80025ec:	f043 0304 	orr.w	r3, r3, #4
 80025f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80025f2:	4b43      	ldr	r3, [pc, #268]	@ (8002700 <MX_GPIO_Init+0x130>)
 80025f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025f6:	f003 0304 	and.w	r3, r3, #4
 80025fa:	60bb      	str	r3, [r7, #8]
 80025fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80025fe:	4b40      	ldr	r3, [pc, #256]	@ (8002700 <MX_GPIO_Init+0x130>)
 8002600:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002602:	4a3f      	ldr	r2, [pc, #252]	@ (8002700 <MX_GPIO_Init+0x130>)
 8002604:	f043 0301 	orr.w	r3, r3, #1
 8002608:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800260a:	4b3d      	ldr	r3, [pc, #244]	@ (8002700 <MX_GPIO_Init+0x130>)
 800260c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800260e:	f003 0301 	and.w	r3, r3, #1
 8002612:	607b      	str	r3, [r7, #4]
 8002614:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002616:	4b3a      	ldr	r3, [pc, #232]	@ (8002700 <MX_GPIO_Init+0x130>)
 8002618:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800261a:	4a39      	ldr	r2, [pc, #228]	@ (8002700 <MX_GPIO_Init+0x130>)
 800261c:	f043 0302 	orr.w	r3, r3, #2
 8002620:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002622:	4b37      	ldr	r3, [pc, #220]	@ (8002700 <MX_GPIO_Init+0x130>)
 8002624:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002626:	f003 0302 	and.w	r3, r3, #2
 800262a:	603b      	str	r3, [r7, #0]
 800262c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DOUT1_Pin|LED_Pin, GPIO_PIN_RESET);
 800262e:	2200      	movs	r2, #0
 8002630:	2150      	movs	r1, #80	@ 0x50
 8002632:	4834      	ldr	r0, [pc, #208]	@ (8002704 <MX_GPIO_Init+0x134>)
 8002634:	f004 fa10 	bl	8006a58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DOUT2_Pin|DOUT3_Pin|DOUT4_Pin, GPIO_PIN_RESET);
 8002638:	2200      	movs	r2, #0
 800263a:	2107      	movs	r1, #7
 800263c:	4832      	ldr	r0, [pc, #200]	@ (8002708 <MX_GPIO_Init+0x138>)
 800263e:	f004 fa0b 	bl	8006a58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RS485_DIR_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 8002642:	2200      	movs	r2, #0
 8002644:	f44f 4182 	mov.w	r1, #16640	@ 0x4100
 8002648:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800264c:	f004 fa04 	bl	8006a58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 8002650:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002654:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002656:	2300      	movs	r3, #0
 8002658:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800265a:	2302      	movs	r3, #2
 800265c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 800265e:	f107 030c 	add.w	r3, r7, #12
 8002662:	4619      	mov	r1, r3
 8002664:	4827      	ldr	r0, [pc, #156]	@ (8002704 <MX_GPIO_Init+0x134>)
 8002666:	f004 f85d 	bl	8006724 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN1_Pin DIN2_Pin BTN2_Pin */
  GPIO_InitStruct.Pin = DIN1_Pin|DIN2_Pin|BTN2_Pin;
 800266a:	f242 030c 	movw	r3, #8204	@ 0x200c
 800266e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002670:	2300      	movs	r3, #0
 8002672:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002674:	2300      	movs	r3, #0
 8002676:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002678:	f107 030c 	add.w	r3, r7, #12
 800267c:	4619      	mov	r1, r3
 800267e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002682:	f004 f84f 	bl	8006724 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT1_Pin LED_Pin */
  GPIO_InitStruct.Pin = DOUT1_Pin|LED_Pin;
 8002686:	2350      	movs	r3, #80	@ 0x50
 8002688:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800268a:	2301      	movs	r3, #1
 800268c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800268e:	2300      	movs	r3, #0
 8002690:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002692:	2300      	movs	r3, #0
 8002694:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002696:	f107 030c 	add.w	r3, r7, #12
 800269a:	4619      	mov	r1, r3
 800269c:	4819      	ldr	r0, [pc, #100]	@ (8002704 <MX_GPIO_Init+0x134>)
 800269e:	f004 f841 	bl	8006724 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT2_Pin DOUT3_Pin DOUT4_Pin */
  GPIO_InitStruct.Pin = DOUT2_Pin|DOUT3_Pin|DOUT4_Pin;
 80026a2:	2307      	movs	r3, #7
 80026a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026a6:	2301      	movs	r3, #1
 80026a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026aa:	2300      	movs	r3, #0
 80026ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026ae:	2300      	movs	r3, #0
 80026b0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026b2:	f107 030c 	add.w	r3, r7, #12
 80026b6:	4619      	mov	r1, r3
 80026b8:	4813      	ldr	r0, [pc, #76]	@ (8002708 <MX_GPIO_Init+0x138>)
 80026ba:	f004 f833 	bl	8006724 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN3_Pin DIN4_Pin */
  GPIO_InitStruct.Pin = DIN3_Pin|DIN4_Pin;
 80026be:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80026c2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026c4:	2300      	movs	r3, #0
 80026c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c8:	2300      	movs	r3, #0
 80026ca:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026cc:	f107 030c 	add.w	r3, r7, #12
 80026d0:	4619      	mov	r1, r3
 80026d2:	480d      	ldr	r0, [pc, #52]	@ (8002708 <MX_GPIO_Init+0x138>)
 80026d4:	f004 f826 	bl	8006724 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS485_DIR_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = RS485_DIR_Pin|SD_CS_Pin;
 80026d8:	f44f 4382 	mov.w	r3, #16640	@ 0x4100
 80026dc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026de:	2301      	movs	r3, #1
 80026e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e2:	2300      	movs	r3, #0
 80026e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026e6:	2300      	movs	r3, #0
 80026e8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026ea:	f107 030c 	add.w	r3, r7, #12
 80026ee:	4619      	mov	r1, r3
 80026f0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80026f4:	f004 f816 	bl	8006724 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80026f8:	bf00      	nop
 80026fa:	3720      	adds	r7, #32
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd80      	pop	{r7, pc}
 8002700:	40021000 	.word	0x40021000
 8002704:	48000800 	.word	0x48000800
 8002708:	48000400 	.word	0x48000400

0800270c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800270c:	b480      	push	{r7}
 800270e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002710:	b672      	cpsid	i
}
 8002712:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002714:	bf00      	nop
 8002716:	e7fd      	b.n	8002714 <Error_Handler+0x8>

08002718 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b082      	sub	sp, #8
 800271c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800271e:	4b0f      	ldr	r3, [pc, #60]	@ (800275c <HAL_MspInit+0x44>)
 8002720:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002722:	4a0e      	ldr	r2, [pc, #56]	@ (800275c <HAL_MspInit+0x44>)
 8002724:	f043 0301 	orr.w	r3, r3, #1
 8002728:	6613      	str	r3, [r2, #96]	@ 0x60
 800272a:	4b0c      	ldr	r3, [pc, #48]	@ (800275c <HAL_MspInit+0x44>)
 800272c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800272e:	f003 0301 	and.w	r3, r3, #1
 8002732:	607b      	str	r3, [r7, #4]
 8002734:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002736:	4b09      	ldr	r3, [pc, #36]	@ (800275c <HAL_MspInit+0x44>)
 8002738:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800273a:	4a08      	ldr	r2, [pc, #32]	@ (800275c <HAL_MspInit+0x44>)
 800273c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002740:	6593      	str	r3, [r2, #88]	@ 0x58
 8002742:	4b06      	ldr	r3, [pc, #24]	@ (800275c <HAL_MspInit+0x44>)
 8002744:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002746:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800274a:	603b      	str	r3, [r7, #0]
 800274c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800274e:	f006 fe8f 	bl	8009470 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002752:	bf00      	nop
 8002754:	3708      	adds	r7, #8
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}
 800275a:	bf00      	nop
 800275c:	40021000 	.word	0x40021000

08002760 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b09c      	sub	sp, #112	@ 0x70
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002768:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800276c:	2200      	movs	r2, #0
 800276e:	601a      	str	r2, [r3, #0]
 8002770:	605a      	str	r2, [r3, #4]
 8002772:	609a      	str	r2, [r3, #8]
 8002774:	60da      	str	r2, [r3, #12]
 8002776:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002778:	f107 0318 	add.w	r3, r7, #24
 800277c:	2244      	movs	r2, #68	@ 0x44
 800277e:	2100      	movs	r1, #0
 8002780:	4618      	mov	r0, r3
 8002782:	f00e f9e8 	bl	8010b56 <memset>
  if(hadc->Instance==ADC1)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800278e:	d14d      	bne.n	800282c <HAL_ADC_MspInit+0xcc>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002790:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002794:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8002796:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800279a:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800279c:	f107 0318 	add.w	r3, r7, #24
 80027a0:	4618      	mov	r0, r3
 80027a2:	f007 fba3 	bl	8009eec <HAL_RCCEx_PeriphCLKConfig>
 80027a6:	4603      	mov	r3, r0
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d001      	beq.n	80027b0 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80027ac:	f7ff ffae 	bl	800270c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80027b0:	4b20      	ldr	r3, [pc, #128]	@ (8002834 <HAL_ADC_MspInit+0xd4>)
 80027b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027b4:	4a1f      	ldr	r2, [pc, #124]	@ (8002834 <HAL_ADC_MspInit+0xd4>)
 80027b6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80027ba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80027bc:	4b1d      	ldr	r3, [pc, #116]	@ (8002834 <HAL_ADC_MspInit+0xd4>)
 80027be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027c0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80027c4:	617b      	str	r3, [r7, #20]
 80027c6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027c8:	4b1a      	ldr	r3, [pc, #104]	@ (8002834 <HAL_ADC_MspInit+0xd4>)
 80027ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027cc:	4a19      	ldr	r2, [pc, #100]	@ (8002834 <HAL_ADC_MspInit+0xd4>)
 80027ce:	f043 0301 	orr.w	r3, r3, #1
 80027d2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80027d4:	4b17      	ldr	r3, [pc, #92]	@ (8002834 <HAL_ADC_MspInit+0xd4>)
 80027d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027d8:	f003 0301 	and.w	r3, r3, #1
 80027dc:	613b      	str	r3, [r7, #16]
 80027de:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027e0:	4b14      	ldr	r3, [pc, #80]	@ (8002834 <HAL_ADC_MspInit+0xd4>)
 80027e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027e4:	4a13      	ldr	r2, [pc, #76]	@ (8002834 <HAL_ADC_MspInit+0xd4>)
 80027e6:	f043 0302 	orr.w	r3, r3, #2
 80027ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80027ec:	4b11      	ldr	r3, [pc, #68]	@ (8002834 <HAL_ADC_MspInit+0xd4>)
 80027ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027f0:	f003 0302 	and.w	r3, r3, #2
 80027f4:	60fb      	str	r3, [r7, #12]
 80027f6:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB11     ------> ADC1_IN14
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = AIN1_Pin|AIN2_Pin;
 80027f8:	2303      	movs	r3, #3
 80027fa:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80027fc:	2303      	movs	r3, #3
 80027fe:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002800:	2300      	movs	r3, #0
 8002802:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002804:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002808:	4619      	mov	r1, r3
 800280a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800280e:	f003 ff89 	bl	8006724 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AIN4_Pin|AIN3_Pin;
 8002812:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002816:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002818:	2303      	movs	r3, #3
 800281a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800281c:	2300      	movs	r3, #0
 800281e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002820:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002824:	4619      	mov	r1, r3
 8002826:	4804      	ldr	r0, [pc, #16]	@ (8002838 <HAL_ADC_MspInit+0xd8>)
 8002828:	f003 ff7c 	bl	8006724 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800282c:	bf00      	nop
 800282e:	3770      	adds	r7, #112	@ 0x70
 8002830:	46bd      	mov	sp, r7
 8002832:	bd80      	pop	{r7, pc}
 8002834:	40021000 	.word	0x40021000
 8002838:	48000400 	.word	0x48000400

0800283c <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b08a      	sub	sp, #40	@ 0x28
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002844:	f107 0314 	add.w	r3, r7, #20
 8002848:	2200      	movs	r2, #0
 800284a:	601a      	str	r2, [r3, #0]
 800284c:	605a      	str	r2, [r3, #4]
 800284e:	609a      	str	r2, [r3, #8]
 8002850:	60da      	str	r2, [r3, #12]
 8002852:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a15      	ldr	r2, [pc, #84]	@ (80028b0 <HAL_DAC_MspInit+0x74>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d124      	bne.n	80028a8 <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800285e:	4b15      	ldr	r3, [pc, #84]	@ (80028b4 <HAL_DAC_MspInit+0x78>)
 8002860:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002862:	4a14      	ldr	r2, [pc, #80]	@ (80028b4 <HAL_DAC_MspInit+0x78>)
 8002864:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002868:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800286a:	4b12      	ldr	r3, [pc, #72]	@ (80028b4 <HAL_DAC_MspInit+0x78>)
 800286c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800286e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002872:	613b      	str	r3, [r7, #16]
 8002874:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002876:	4b0f      	ldr	r3, [pc, #60]	@ (80028b4 <HAL_DAC_MspInit+0x78>)
 8002878:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800287a:	4a0e      	ldr	r2, [pc, #56]	@ (80028b4 <HAL_DAC_MspInit+0x78>)
 800287c:	f043 0301 	orr.w	r3, r3, #1
 8002880:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002882:	4b0c      	ldr	r3, [pc, #48]	@ (80028b4 <HAL_DAC_MspInit+0x78>)
 8002884:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002886:	f003 0301 	and.w	r3, r3, #1
 800288a:	60fb      	str	r3, [r7, #12]
 800288c:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = AOUT1_Pin|AOUT2_Pin;
 800288e:	2330      	movs	r3, #48	@ 0x30
 8002890:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002892:	2303      	movs	r3, #3
 8002894:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002896:	2300      	movs	r3, #0
 8002898:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800289a:	f107 0314 	add.w	r3, r7, #20
 800289e:	4619      	mov	r1, r3
 80028a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80028a4:	f003 ff3e 	bl	8006724 <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 80028a8:	bf00      	nop
 80028aa:	3728      	adds	r7, #40	@ 0x28
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}
 80028b0:	50000800 	.word	0x50000800
 80028b4:	40021000 	.word	0x40021000

080028b8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b09c      	sub	sp, #112	@ 0x70
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028c0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80028c4:	2200      	movs	r2, #0
 80028c6:	601a      	str	r2, [r3, #0]
 80028c8:	605a      	str	r2, [r3, #4]
 80028ca:	609a      	str	r2, [r3, #8]
 80028cc:	60da      	str	r2, [r3, #12]
 80028ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80028d0:	f107 0318 	add.w	r3, r7, #24
 80028d4:	2244      	movs	r2, #68	@ 0x44
 80028d6:	2100      	movs	r1, #0
 80028d8:	4618      	mov	r0, r3
 80028da:	f00e f93c 	bl	8010b56 <memset>
  if(hi2c->Instance==I2C1)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	4a2d      	ldr	r2, [pc, #180]	@ (8002998 <HAL_I2C_MspInit+0xe0>)
 80028e4:	4293      	cmp	r3, r2
 80028e6:	d153      	bne.n	8002990 <HAL_I2C_MspInit+0xd8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80028e8:	2340      	movs	r3, #64	@ 0x40
 80028ea:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80028ec:	2300      	movs	r3, #0
 80028ee:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80028f0:	f107 0318 	add.w	r3, r7, #24
 80028f4:	4618      	mov	r0, r3
 80028f6:	f007 faf9 	bl	8009eec <HAL_RCCEx_PeriphCLKConfig>
 80028fa:	4603      	mov	r3, r0
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d001      	beq.n	8002904 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002900:	f7ff ff04 	bl	800270c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002904:	4b25      	ldr	r3, [pc, #148]	@ (800299c <HAL_I2C_MspInit+0xe4>)
 8002906:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002908:	4a24      	ldr	r2, [pc, #144]	@ (800299c <HAL_I2C_MspInit+0xe4>)
 800290a:	f043 0301 	orr.w	r3, r3, #1
 800290e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002910:	4b22      	ldr	r3, [pc, #136]	@ (800299c <HAL_I2C_MspInit+0xe4>)
 8002912:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002914:	f003 0301 	and.w	r3, r3, #1
 8002918:	617b      	str	r3, [r7, #20]
 800291a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800291c:	4b1f      	ldr	r3, [pc, #124]	@ (800299c <HAL_I2C_MspInit+0xe4>)
 800291e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002920:	4a1e      	ldr	r2, [pc, #120]	@ (800299c <HAL_I2C_MspInit+0xe4>)
 8002922:	f043 0302 	orr.w	r3, r3, #2
 8002926:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002928:	4b1c      	ldr	r3, [pc, #112]	@ (800299c <HAL_I2C_MspInit+0xe4>)
 800292a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800292c:	f003 0302 	and.w	r3, r3, #2
 8002930:	613b      	str	r3, [r7, #16]
 8002932:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002934:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002938:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800293a:	2312      	movs	r3, #18
 800293c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800293e:	2300      	movs	r3, #0
 8002940:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002942:	2300      	movs	r3, #0
 8002944:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002946:	2304      	movs	r3, #4
 8002948:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800294a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800294e:	4619      	mov	r1, r3
 8002950:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002954:	f003 fee6 	bl	8006724 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002958:	2380      	movs	r3, #128	@ 0x80
 800295a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800295c:	2312      	movs	r3, #18
 800295e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002960:	2300      	movs	r3, #0
 8002962:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002964:	2300      	movs	r3, #0
 8002966:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002968:	2304      	movs	r3, #4
 800296a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800296c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002970:	4619      	mov	r1, r3
 8002972:	480b      	ldr	r0, [pc, #44]	@ (80029a0 <HAL_I2C_MspInit+0xe8>)
 8002974:	f003 fed6 	bl	8006724 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002978:	4b08      	ldr	r3, [pc, #32]	@ (800299c <HAL_I2C_MspInit+0xe4>)
 800297a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800297c:	4a07      	ldr	r2, [pc, #28]	@ (800299c <HAL_I2C_MspInit+0xe4>)
 800297e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002982:	6593      	str	r3, [r2, #88]	@ 0x58
 8002984:	4b05      	ldr	r3, [pc, #20]	@ (800299c <HAL_I2C_MspInit+0xe4>)
 8002986:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002988:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800298c:	60fb      	str	r3, [r7, #12]
 800298e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002990:	bf00      	nop
 8002992:	3770      	adds	r7, #112	@ 0x70
 8002994:	46bd      	mov	sp, r7
 8002996:	bd80      	pop	{r7, pc}
 8002998:	40005400 	.word	0x40005400
 800299c:	40021000 	.word	0x40021000
 80029a0:	48000400 	.word	0x48000400

080029a4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b08a      	sub	sp, #40	@ 0x28
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029ac:	f107 0314 	add.w	r3, r7, #20
 80029b0:	2200      	movs	r2, #0
 80029b2:	601a      	str	r2, [r3, #0]
 80029b4:	605a      	str	r2, [r3, #4]
 80029b6:	609a      	str	r2, [r3, #8]
 80029b8:	60da      	str	r2, [r3, #12]
 80029ba:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a25      	ldr	r2, [pc, #148]	@ (8002a58 <HAL_SPI_MspInit+0xb4>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d144      	bne.n	8002a50 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80029c6:	4b25      	ldr	r3, [pc, #148]	@ (8002a5c <HAL_SPI_MspInit+0xb8>)
 80029c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029ca:	4a24      	ldr	r2, [pc, #144]	@ (8002a5c <HAL_SPI_MspInit+0xb8>)
 80029cc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80029d0:	6613      	str	r3, [r2, #96]	@ 0x60
 80029d2:	4b22      	ldr	r3, [pc, #136]	@ (8002a5c <HAL_SPI_MspInit+0xb8>)
 80029d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029d6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80029da:	613b      	str	r3, [r7, #16]
 80029dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029de:	4b1f      	ldr	r3, [pc, #124]	@ (8002a5c <HAL_SPI_MspInit+0xb8>)
 80029e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029e2:	4a1e      	ldr	r2, [pc, #120]	@ (8002a5c <HAL_SPI_MspInit+0xb8>)
 80029e4:	f043 0301 	orr.w	r3, r3, #1
 80029e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80029ea:	4b1c      	ldr	r3, [pc, #112]	@ (8002a5c <HAL_SPI_MspInit+0xb8>)
 80029ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029ee:	f003 0301 	and.w	r3, r3, #1
 80029f2:	60fb      	str	r3, [r7, #12]
 80029f4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029f6:	4b19      	ldr	r3, [pc, #100]	@ (8002a5c <HAL_SPI_MspInit+0xb8>)
 80029f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029fa:	4a18      	ldr	r2, [pc, #96]	@ (8002a5c <HAL_SPI_MspInit+0xb8>)
 80029fc:	f043 0302 	orr.w	r3, r3, #2
 8002a00:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a02:	4b16      	ldr	r3, [pc, #88]	@ (8002a5c <HAL_SPI_MspInit+0xb8>)
 8002a04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a06:	f003 0302 	and.w	r3, r3, #2
 8002a0a:	60bb      	str	r3, [r7, #8]
 8002a0c:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002a0e:	23c0      	movs	r3, #192	@ 0xc0
 8002a10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a12:	2302      	movs	r3, #2
 8002a14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a16:	2300      	movs	r3, #0
 8002a18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002a1e:	2305      	movs	r3, #5
 8002a20:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a22:	f107 0314 	add.w	r3, r7, #20
 8002a26:	4619      	mov	r1, r3
 8002a28:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a2c:	f003 fe7a 	bl	8006724 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002a30:	2308      	movs	r3, #8
 8002a32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a34:	2302      	movs	r3, #2
 8002a36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002a40:	2305      	movs	r3, #5
 8002a42:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a44:	f107 0314 	add.w	r3, r7, #20
 8002a48:	4619      	mov	r1, r3
 8002a4a:	4805      	ldr	r0, [pc, #20]	@ (8002a60 <HAL_SPI_MspInit+0xbc>)
 8002a4c:	f003 fe6a 	bl	8006724 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002a50:	bf00      	nop
 8002a52:	3728      	adds	r7, #40	@ 0x28
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}
 8002a58:	40013000 	.word	0x40013000
 8002a5c:	40021000 	.word	0x40021000
 8002a60:	48000400 	.word	0x48000400

08002a64 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b09a      	sub	sp, #104	@ 0x68
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a6c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002a70:	2200      	movs	r2, #0
 8002a72:	601a      	str	r2, [r3, #0]
 8002a74:	605a      	str	r2, [r3, #4]
 8002a76:	609a      	str	r2, [r3, #8]
 8002a78:	60da      	str	r2, [r3, #12]
 8002a7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002a7c:	f107 0310 	add.w	r3, r7, #16
 8002a80:	2244      	movs	r2, #68	@ 0x44
 8002a82:	2100      	movs	r1, #0
 8002a84:	4618      	mov	r0, r3
 8002a86:	f00e f866 	bl	8010b56 <memset>
  if(huart->Instance==USART1)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4a4d      	ldr	r2, [pc, #308]	@ (8002bc4 <HAL_UART_MspInit+0x160>)
 8002a90:	4293      	cmp	r3, r2
 8002a92:	f040 8093 	bne.w	8002bbc <HAL_UART_MspInit+0x158>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002a96:	2301      	movs	r3, #1
 8002a98:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a9e:	f107 0310 	add.w	r3, r7, #16
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f007 fa22 	bl	8009eec <HAL_RCCEx_PeriphCLKConfig>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d001      	beq.n	8002ab2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002aae:	f7ff fe2d 	bl	800270c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002ab2:	4b45      	ldr	r3, [pc, #276]	@ (8002bc8 <HAL_UART_MspInit+0x164>)
 8002ab4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ab6:	4a44      	ldr	r2, [pc, #272]	@ (8002bc8 <HAL_UART_MspInit+0x164>)
 8002ab8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002abc:	6613      	str	r3, [r2, #96]	@ 0x60
 8002abe:	4b42      	ldr	r3, [pc, #264]	@ (8002bc8 <HAL_UART_MspInit+0x164>)
 8002ac0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ac2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ac6:	60fb      	str	r3, [r7, #12]
 8002ac8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002aca:	4b3f      	ldr	r3, [pc, #252]	@ (8002bc8 <HAL_UART_MspInit+0x164>)
 8002acc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ace:	4a3e      	ldr	r2, [pc, #248]	@ (8002bc8 <HAL_UART_MspInit+0x164>)
 8002ad0:	f043 0301 	orr.w	r3, r3, #1
 8002ad4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ad6:	4b3c      	ldr	r3, [pc, #240]	@ (8002bc8 <HAL_UART_MspInit+0x164>)
 8002ad8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ada:	f003 0301 	and.w	r3, r3, #1
 8002ade:	60bb      	str	r3, [r7, #8]
 8002ae0:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = RS485_TX_Pin|RS485_RX_Pin;
 8002ae2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002ae6:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ae8:	2302      	movs	r3, #2
 8002aea:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aec:	2300      	movs	r3, #0
 8002aee:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002af0:	2300      	movs	r3, #0
 8002af2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002af4:	2307      	movs	r3, #7
 8002af6:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002af8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002afc:	4619      	mov	r1, r3
 8002afe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b02:	f003 fe0f 	bl	8006724 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8002b06:	4b31      	ldr	r3, [pc, #196]	@ (8002bcc <HAL_UART_MspInit+0x168>)
 8002b08:	4a31      	ldr	r2, [pc, #196]	@ (8002bd0 <HAL_UART_MspInit+0x16c>)
 8002b0a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8002b0c:	4b2f      	ldr	r3, [pc, #188]	@ (8002bcc <HAL_UART_MspInit+0x168>)
 8002b0e:	2218      	movs	r2, #24
 8002b10:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002b12:	4b2e      	ldr	r3, [pc, #184]	@ (8002bcc <HAL_UART_MspInit+0x168>)
 8002b14:	2200      	movs	r2, #0
 8002b16:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b18:	4b2c      	ldr	r3, [pc, #176]	@ (8002bcc <HAL_UART_MspInit+0x168>)
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002b1e:	4b2b      	ldr	r3, [pc, #172]	@ (8002bcc <HAL_UART_MspInit+0x168>)
 8002b20:	2280      	movs	r2, #128	@ 0x80
 8002b22:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b24:	4b29      	ldr	r3, [pc, #164]	@ (8002bcc <HAL_UART_MspInit+0x168>)
 8002b26:	2200      	movs	r2, #0
 8002b28:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b2a:	4b28      	ldr	r3, [pc, #160]	@ (8002bcc <HAL_UART_MspInit+0x168>)
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002b30:	4b26      	ldr	r3, [pc, #152]	@ (8002bcc <HAL_UART_MspInit+0x168>)
 8002b32:	2200      	movs	r2, #0
 8002b34:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002b36:	4b25      	ldr	r3, [pc, #148]	@ (8002bcc <HAL_UART_MspInit+0x168>)
 8002b38:	2200      	movs	r2, #0
 8002b3a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002b3c:	4823      	ldr	r0, [pc, #140]	@ (8002bcc <HAL_UART_MspInit+0x168>)
 8002b3e:	f003 fabf 	bl	80060c0 <HAL_DMA_Init>
 8002b42:	4603      	mov	r3, r0
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d001      	beq.n	8002b4c <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 8002b48:	f7ff fde0 	bl	800270c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	4a1f      	ldr	r2, [pc, #124]	@ (8002bcc <HAL_UART_MspInit+0x168>)
 8002b50:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8002b54:	4a1d      	ldr	r2, [pc, #116]	@ (8002bcc <HAL_UART_MspInit+0x168>)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8002b5a:	4b1e      	ldr	r3, [pc, #120]	@ (8002bd4 <HAL_UART_MspInit+0x170>)
 8002b5c:	4a1e      	ldr	r2, [pc, #120]	@ (8002bd8 <HAL_UART_MspInit+0x174>)
 8002b5e:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8002b60:	4b1c      	ldr	r3, [pc, #112]	@ (8002bd4 <HAL_UART_MspInit+0x170>)
 8002b62:	2219      	movs	r2, #25
 8002b64:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002b66:	4b1b      	ldr	r3, [pc, #108]	@ (8002bd4 <HAL_UART_MspInit+0x170>)
 8002b68:	2210      	movs	r2, #16
 8002b6a:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b6c:	4b19      	ldr	r3, [pc, #100]	@ (8002bd4 <HAL_UART_MspInit+0x170>)
 8002b6e:	2200      	movs	r2, #0
 8002b70:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002b72:	4b18      	ldr	r3, [pc, #96]	@ (8002bd4 <HAL_UART_MspInit+0x170>)
 8002b74:	2280      	movs	r2, #128	@ 0x80
 8002b76:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b78:	4b16      	ldr	r3, [pc, #88]	@ (8002bd4 <HAL_UART_MspInit+0x170>)
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b7e:	4b15      	ldr	r3, [pc, #84]	@ (8002bd4 <HAL_UART_MspInit+0x170>)
 8002b80:	2200      	movs	r2, #0
 8002b82:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002b84:	4b13      	ldr	r3, [pc, #76]	@ (8002bd4 <HAL_UART_MspInit+0x170>)
 8002b86:	2200      	movs	r2, #0
 8002b88:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002b8a:	4b12      	ldr	r3, [pc, #72]	@ (8002bd4 <HAL_UART_MspInit+0x170>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002b90:	4810      	ldr	r0, [pc, #64]	@ (8002bd4 <HAL_UART_MspInit+0x170>)
 8002b92:	f003 fa95 	bl	80060c0 <HAL_DMA_Init>
 8002b96:	4603      	mov	r3, r0
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d001      	beq.n	8002ba0 <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 8002b9c:	f7ff fdb6 	bl	800270c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	4a0c      	ldr	r2, [pc, #48]	@ (8002bd4 <HAL_UART_MspInit+0x170>)
 8002ba4:	67da      	str	r2, [r3, #124]	@ 0x7c
 8002ba6:	4a0b      	ldr	r2, [pc, #44]	@ (8002bd4 <HAL_UART_MspInit+0x170>)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002bac:	2200      	movs	r2, #0
 8002bae:	2100      	movs	r1, #0
 8002bb0:	2025      	movs	r0, #37	@ 0x25
 8002bb2:	f002 ffda 	bl	8005b6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002bb6:	2025      	movs	r0, #37	@ 0x25
 8002bb8:	f002 fff1 	bl	8005b9e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8002bbc:	bf00      	nop
 8002bbe:	3768      	adds	r7, #104	@ 0x68
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}
 8002bc4:	40013800 	.word	0x40013800
 8002bc8:	40021000 	.word	0x40021000
 8002bcc:	2000121c 	.word	0x2000121c
 8002bd0:	40020008 	.word	0x40020008
 8002bd4:	2000127c 	.word	0x2000127c
 8002bd8:	4002001c 	.word	0x4002001c

08002bdc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002be0:	bf00      	nop
 8002be2:	e7fd      	b.n	8002be0 <NMI_Handler+0x4>

08002be4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002be4:	b480      	push	{r7}
 8002be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002be8:	bf00      	nop
 8002bea:	e7fd      	b.n	8002be8 <HardFault_Handler+0x4>

08002bec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002bec:	b480      	push	{r7}
 8002bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002bf0:	bf00      	nop
 8002bf2:	e7fd      	b.n	8002bf0 <MemManage_Handler+0x4>

08002bf4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002bf8:	bf00      	nop
 8002bfa:	e7fd      	b.n	8002bf8 <BusFault_Handler+0x4>

08002bfc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c00:	bf00      	nop
 8002c02:	e7fd      	b.n	8002c00 <UsageFault_Handler+0x4>

08002c04 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c04:	b480      	push	{r7}
 8002c06:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002c08:	bf00      	nop
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c10:	4770      	bx	lr

08002c12 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c12:	b480      	push	{r7}
 8002c14:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c16:	bf00      	nop
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1e:	4770      	bx	lr

08002c20 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c20:	b480      	push	{r7}
 8002c22:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c24:	bf00      	nop
 8002c26:	46bd      	mov	sp, r7
 8002c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2c:	4770      	bx	lr

08002c2e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c2e:	b580      	push	{r7, lr}
 8002c30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c32:	f001 fa4f 	bl	80040d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002c36:	bf00      	nop
 8002c38:	bd80      	pop	{r7, pc}
	...

08002c3c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002c40:	4802      	ldr	r0, [pc, #8]	@ (8002c4c <DMA1_Channel1_IRQHandler+0x10>)
 8002c42:	f003 fc20 	bl	8006486 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002c46:	bf00      	nop
 8002c48:	bd80      	pop	{r7, pc}
 8002c4a:	bf00      	nop
 8002c4c:	2000121c 	.word	0x2000121c

08002c50 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002c54:	4802      	ldr	r0, [pc, #8]	@ (8002c60 <DMA1_Channel2_IRQHandler+0x10>)
 8002c56:	f003 fc16 	bl	8006486 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002c5a:	bf00      	nop
 8002c5c:	bd80      	pop	{r7, pc}
 8002c5e:	bf00      	nop
 8002c60:	2000127c 	.word	0x2000127c

08002c64 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8002c68:	4802      	ldr	r0, [pc, #8]	@ (8002c74 <USB_LP_IRQHandler+0x10>)
 8002c6a:	f004 ff4c 	bl	8007b06 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8002c6e:	bf00      	nop
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	bf00      	nop
 8002c74:	200031fc 	.word	0x200031fc

08002c78 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002c7c:	480c      	ldr	r0, [pc, #48]	@ (8002cb0 <USART1_IRQHandler+0x38>)
 8002c7e:	f007 fca1 	bl	800a5c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  // Check if TC interrupt is triggered
  	if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC)) {
 8002c82:	4b0b      	ldr	r3, [pc, #44]	@ (8002cb0 <USART1_IRQHandler+0x38>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	69db      	ldr	r3, [r3, #28]
 8002c88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c8c:	2b40      	cmp	r3, #64	@ 0x40
 8002c8e:	d10d      	bne.n	8002cac <USART1_IRQHandler+0x34>
  		// Clear the TC interrupt flag
  		__HAL_UART_CLEAR_FLAG(&huart1, UART_FLAG_TC);
 8002c90:	4b07      	ldr	r3, [pc, #28]	@ (8002cb0 <USART1_IRQHandler+0x38>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	2240      	movs	r2, #64	@ 0x40
 8002c96:	621a      	str	r2, [r3, #32]

  		// Disable TC interrupt (optional, if no longer needed)
  		__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8002c98:	4b05      	ldr	r3, [pc, #20]	@ (8002cb0 <USART1_IRQHandler+0x38>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	681a      	ldr	r2, [r3, #0]
 8002c9e:	4b04      	ldr	r3, [pc, #16]	@ (8002cb0 <USART1_IRQHandler+0x38>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002ca6:	601a      	str	r2, [r3, #0]

  		// Call the post-transmission function from RS485.c
  		RS485_TCCallback();
 8002ca8:	f001 f8ba 	bl	8003e20 <RS485_TCCallback>
  	}
  /* USER CODE END USART1_IRQn 1 */
}
 8002cac:	bf00      	nop
 8002cae:	bd80      	pop	{r7, pc}
 8002cb0:	20001188 	.word	0x20001188

08002cb4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	af00      	add	r7, sp, #0
  return 1;
 8002cb8:	2301      	movs	r3, #1
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc2:	4770      	bx	lr

08002cc4 <_kill>:

int _kill(int pid, int sig)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b082      	sub	sp, #8
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
 8002ccc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002cce:	f00d ff95 	bl	8010bfc <__errno>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	2216      	movs	r2, #22
 8002cd6:	601a      	str	r2, [r3, #0]
  return -1;
 8002cd8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002cdc:	4618      	mov	r0, r3
 8002cde:	3708      	adds	r7, #8
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bd80      	pop	{r7, pc}

08002ce4 <_exit>:

void _exit (int status)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b082      	sub	sp, #8
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002cec:	f04f 31ff 	mov.w	r1, #4294967295
 8002cf0:	6878      	ldr	r0, [r7, #4]
 8002cf2:	f7ff ffe7 	bl	8002cc4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002cf6:	bf00      	nop
 8002cf8:	e7fd      	b.n	8002cf6 <_exit+0x12>

08002cfa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002cfa:	b580      	push	{r7, lr}
 8002cfc:	b086      	sub	sp, #24
 8002cfe:	af00      	add	r7, sp, #0
 8002d00:	60f8      	str	r0, [r7, #12]
 8002d02:	60b9      	str	r1, [r7, #8]
 8002d04:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d06:	2300      	movs	r3, #0
 8002d08:	617b      	str	r3, [r7, #20]
 8002d0a:	e00a      	b.n	8002d22 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002d0c:	f3af 8000 	nop.w
 8002d10:	4601      	mov	r1, r0
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	1c5a      	adds	r2, r3, #1
 8002d16:	60ba      	str	r2, [r7, #8]
 8002d18:	b2ca      	uxtb	r2, r1
 8002d1a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d1c:	697b      	ldr	r3, [r7, #20]
 8002d1e:	3301      	adds	r3, #1
 8002d20:	617b      	str	r3, [r7, #20]
 8002d22:	697a      	ldr	r2, [r7, #20]
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	429a      	cmp	r2, r3
 8002d28:	dbf0      	blt.n	8002d0c <_read+0x12>
  }

  return len;
 8002d2a:	687b      	ldr	r3, [r7, #4]
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	3718      	adds	r7, #24
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd80      	pop	{r7, pc}

08002d34 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b086      	sub	sp, #24
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	60f8      	str	r0, [r7, #12]
 8002d3c:	60b9      	str	r1, [r7, #8]
 8002d3e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d40:	2300      	movs	r3, #0
 8002d42:	617b      	str	r3, [r7, #20]
 8002d44:	e009      	b.n	8002d5a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002d46:	68bb      	ldr	r3, [r7, #8]
 8002d48:	1c5a      	adds	r2, r3, #1
 8002d4a:	60ba      	str	r2, [r7, #8]
 8002d4c:	781b      	ldrb	r3, [r3, #0]
 8002d4e:	4618      	mov	r0, r3
 8002d50:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	3301      	adds	r3, #1
 8002d58:	617b      	str	r3, [r7, #20]
 8002d5a:	697a      	ldr	r2, [r7, #20]
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	429a      	cmp	r2, r3
 8002d60:	dbf1      	blt.n	8002d46 <_write+0x12>
  }
  return len;
 8002d62:	687b      	ldr	r3, [r7, #4]
}
 8002d64:	4618      	mov	r0, r3
 8002d66:	3718      	adds	r7, #24
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd80      	pop	{r7, pc}

08002d6c <_close>:

int _close(int file)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b083      	sub	sp, #12
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002d74:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d78:	4618      	mov	r0, r3
 8002d7a:	370c      	adds	r7, #12
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d82:	4770      	bx	lr

08002d84 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b083      	sub	sp, #12
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
 8002d8c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002d94:	605a      	str	r2, [r3, #4]
  return 0;
 8002d96:	2300      	movs	r3, #0
}
 8002d98:	4618      	mov	r0, r3
 8002d9a:	370c      	adds	r7, #12
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da2:	4770      	bx	lr

08002da4 <_isatty>:

int _isatty(int file)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b083      	sub	sp, #12
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002dac:	2301      	movs	r3, #1
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	370c      	adds	r7, #12
 8002db2:	46bd      	mov	sp, r7
 8002db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db8:	4770      	bx	lr

08002dba <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002dba:	b480      	push	{r7}
 8002dbc:	b085      	sub	sp, #20
 8002dbe:	af00      	add	r7, sp, #0
 8002dc0:	60f8      	str	r0, [r7, #12]
 8002dc2:	60b9      	str	r1, [r7, #8]
 8002dc4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002dc6:	2300      	movs	r3, #0
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	3714      	adds	r7, #20
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd2:	4770      	bx	lr

08002dd4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b086      	sub	sp, #24
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ddc:	4a14      	ldr	r2, [pc, #80]	@ (8002e30 <_sbrk+0x5c>)
 8002dde:	4b15      	ldr	r3, [pc, #84]	@ (8002e34 <_sbrk+0x60>)
 8002de0:	1ad3      	subs	r3, r2, r3
 8002de2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002de4:	697b      	ldr	r3, [r7, #20]
 8002de6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002de8:	4b13      	ldr	r3, [pc, #76]	@ (8002e38 <_sbrk+0x64>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d102      	bne.n	8002df6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002df0:	4b11      	ldr	r3, [pc, #68]	@ (8002e38 <_sbrk+0x64>)
 8002df2:	4a12      	ldr	r2, [pc, #72]	@ (8002e3c <_sbrk+0x68>)
 8002df4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002df6:	4b10      	ldr	r3, [pc, #64]	@ (8002e38 <_sbrk+0x64>)
 8002df8:	681a      	ldr	r2, [r3, #0]
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	4413      	add	r3, r2
 8002dfe:	693a      	ldr	r2, [r7, #16]
 8002e00:	429a      	cmp	r2, r3
 8002e02:	d207      	bcs.n	8002e14 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002e04:	f00d fefa 	bl	8010bfc <__errno>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	220c      	movs	r2, #12
 8002e0c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002e0e:	f04f 33ff 	mov.w	r3, #4294967295
 8002e12:	e009      	b.n	8002e28 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002e14:	4b08      	ldr	r3, [pc, #32]	@ (8002e38 <_sbrk+0x64>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002e1a:	4b07      	ldr	r3, [pc, #28]	@ (8002e38 <_sbrk+0x64>)
 8002e1c:	681a      	ldr	r2, [r3, #0]
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	4413      	add	r3, r2
 8002e22:	4a05      	ldr	r2, [pc, #20]	@ (8002e38 <_sbrk+0x64>)
 8002e24:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002e26:	68fb      	ldr	r3, [r7, #12]
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	3718      	adds	r7, #24
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}
 8002e30:	20008000 	.word	0x20008000
 8002e34:	00000400 	.word	0x00000400
 8002e38:	200012dc 	.word	0x200012dc
 8002e3c:	20003848 	.word	0x20003848

08002e40 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002e40:	b480      	push	{r7}
 8002e42:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002e44:	4b06      	ldr	r3, [pc, #24]	@ (8002e60 <SystemInit+0x20>)
 8002e46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e4a:	4a05      	ldr	r2, [pc, #20]	@ (8002e60 <SystemInit+0x20>)
 8002e4c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002e50:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e54:	bf00      	nop
 8002e56:	46bd      	mov	sp, r7
 8002e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5c:	4770      	bx	lr
 8002e5e:	bf00      	nop
 8002e60:	e000ed00 	.word	0xe000ed00

08002e64 <usb_serial_print>:
/**
 * @Brief Prints a message to the serial output over USB.
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_print(const char *msg) { // Actual implementation of the method thats in the header file
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b084      	sub	sp, #16
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(msg);	// Calculates the length of the string so we know how many bytes to send
 8002e6c:	6878      	ldr	r0, [r7, #4]
 8002e6e:	f7fd fa27 	bl	80002c0 <strlen>
 8002e72:	4603      	mov	r3, r0
 8002e74:	81fb      	strh	r3, [r7, #14]
    CDC_Transmit_FS((uint8_t*)msg, len); // Sends the message over USB as serial data. (uint8_t*) casts the string to a byte array as required by the method. len is just how many bytes to actually send
 8002e76:	89fb      	ldrh	r3, [r7, #14]
 8002e78:	4619      	mov	r1, r3
 8002e7a:	6878      	ldr	r0, [r7, #4]
 8002e7c:	f00c fc52 	bl	800f724 <CDC_Transmit_FS>
}
 8002e80:	bf00      	nop
 8002e82:	3710      	adds	r7, #16
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bd80      	pop	{r7, pc}

08002e88 <usb_serial_println>:
/**
 * @Brief Prints a message to the serial output over USB ending with a new line (\r\n).
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_println(const char *msg) {
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b0a2      	sub	sp, #136	@ 0x88
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
	char buffer[128];
	snprintf(buffer, sizeof(buffer), "%s\r\n", msg);
 8002e90:	f107 0008 	add.w	r0, r7, #8
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	4a06      	ldr	r2, [pc, #24]	@ (8002eb0 <usb_serial_println+0x28>)
 8002e98:	2180      	movs	r1, #128	@ 0x80
 8002e9a:	f00d fda7 	bl	80109ec <sniprintf>
	usb_serial_print(buffer);
 8002e9e:	f107 0308 	add.w	r3, r7, #8
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f7ff ffde 	bl	8002e64 <usb_serial_print>
}
 8002ea8:	bf00      	nop
 8002eaa:	3788      	adds	r7, #136	@ 0x88
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bd80      	pop	{r7, pc}
 8002eb0:	08012de0 	.word	0x08012de0

08002eb4 <modbus_Setup>:

// SLAVE ADDRESS
static uint8_t slave_address;

// Setup slave address
void modbus_Setup(uint8_t slaveAddress) {
 8002eb4:	b480      	push	{r7}
 8002eb6:	b083      	sub	sp, #12
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	4603      	mov	r3, r0
 8002ebc:	71fb      	strb	r3, [r7, #7]
	slave_address = slaveAddress;
 8002ebe:	4a04      	ldr	r2, [pc, #16]	@ (8002ed0 <modbus_Setup+0x1c>)
 8002ec0:	79fb      	ldrb	r3, [r7, #7]
 8002ec2:	7013      	strb	r3, [r2, #0]
}
 8002ec4:	bf00      	nop
 8002ec6:	370c      	adds	r7, #12
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ece:	4770      	bx	lr
 8002ed0:	200012e0 	.word	0x200012e0

08002ed4 <modbus_handle_frame>:

// Handle a full received modbus frame
void modbus_handle_frame(uint8_t* frame, uint16_t len) {
 8002ed4:	b590      	push	{r4, r7, lr}
 8002ed6:	b0e5      	sub	sp, #404	@ 0x194
 8002ed8:	af04      	add	r7, sp, #16
 8002eda:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002ede:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002ee2:	6018      	str	r0, [r3, #0]
 8002ee4:	460a      	mov	r2, r1
 8002ee6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002eea:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8002eee:	801a      	strh	r2, [r3, #0]
	//debug
	static char debug_msg[256];
	snprintf(debug_msg, sizeof(debug_msg), "DEBUG: Frame len = %u, First four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
 8002ef0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002ef4:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8002ef8:	881a      	ldrh	r2, [r3, #0]
 8002efa:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002efe:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	781b      	ldrb	r3, [r3, #0]
 8002f06:	4619      	mov	r1, r3
 8002f08:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002f0c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	3301      	adds	r3, #1
 8002f14:	781b      	ldrb	r3, [r3, #0]
 8002f16:	4618      	mov	r0, r3
 8002f18:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002f1c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	3302      	adds	r3, #2
 8002f24:	781b      	ldrb	r3, [r3, #0]
 8002f26:	461c      	mov	r4, r3
 8002f28:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002f2c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	3303      	adds	r3, #3
 8002f34:	781b      	ldrb	r3, [r3, #0]
 8002f36:	9303      	str	r3, [sp, #12]
 8002f38:	9402      	str	r4, [sp, #8]
 8002f3a:	9001      	str	r0, [sp, #4]
 8002f3c:	9100      	str	r1, [sp, #0]
 8002f3e:	4613      	mov	r3, r2
 8002f40:	4ab2      	ldr	r2, [pc, #712]	@ (800320c <modbus_handle_frame+0x338>)
 8002f42:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002f46:	48b2      	ldr	r0, [pc, #712]	@ (8003210 <modbus_handle_frame+0x33c>)
 8002f48:	f00d fd50 	bl	80109ec <sniprintf>
	CDC_Transmit_FS((uint8_t*)debug_msg, strlen(debug_msg));
 8002f4c:	48b0      	ldr	r0, [pc, #704]	@ (8003210 <modbus_handle_frame+0x33c>)
 8002f4e:	f7fd f9b7 	bl	80002c0 <strlen>
 8002f52:	4603      	mov	r3, r0
 8002f54:	b29b      	uxth	r3, r3
 8002f56:	4619      	mov	r1, r3
 8002f58:	48ad      	ldr	r0, [pc, #692]	@ (8003210 <modbus_handle_frame+0x33c>)
 8002f5a:	f00c fbe3 	bl	800f724 <CDC_Transmit_FS>

	if (len < 6) return;
 8002f5e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002f62:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8002f66:	881b      	ldrh	r3, [r3, #0]
 8002f68:	2b05      	cmp	r3, #5
 8002f6a:	f240 85a1 	bls.w	8003ab0 <modbus_handle_frame+0xbdc>

	uint8_t address = frame[0];
 8002f6e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002f72:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	781b      	ldrb	r3, [r3, #0]
 8002f7a:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f

	uint8_t function = frame[1];
 8002f7e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002f82:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	785b      	ldrb	r3, [r3, #1]
 8002f8a:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e

	// Check if the frame is for us
	if (address != slave_address) return;
 8002f8e:	4ba1      	ldr	r3, [pc, #644]	@ (8003214 <modbus_handle_frame+0x340>)
 8002f90:	781b      	ldrb	r3, [r3, #0]
 8002f92:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 8002f96:	429a      	cmp	r2, r3
 8002f98:	f040 858c 	bne.w	8003ab4 <modbus_handle_frame+0xbe0>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2]; // MODBUS sends LSB first (unlike address, function)
 8002f9c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002fa0:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8002fa4:	881b      	ldrh	r3, [r3, #0]
 8002fa6:	3b01      	subs	r3, #1
 8002fa8:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8002fac:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002fb0:	6812      	ldr	r2, [r2, #0]
 8002fb2:	4413      	add	r3, r2
 8002fb4:	781b      	ldrb	r3, [r3, #0]
 8002fb6:	b21b      	sxth	r3, r3
 8002fb8:	021b      	lsls	r3, r3, #8
 8002fba:	b21a      	sxth	r2, r3
 8002fbc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002fc0:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8002fc4:	881b      	ldrh	r3, [r3, #0]
 8002fc6:	3b02      	subs	r3, #2
 8002fc8:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8002fcc:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8002fd0:	6809      	ldr	r1, [r1, #0]
 8002fd2:	440b      	add	r3, r1
 8002fd4:	781b      	ldrb	r3, [r3, #0]
 8002fd6:	b21b      	sxth	r3, r3
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	b21b      	sxth	r3, r3
 8002fdc:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 8002fe0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002fe4:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8002fe8:	881b      	ldrh	r3, [r3, #0]
 8002fea:	3b02      	subs	r3, #2
 8002fec:	b29a      	uxth	r2, r3
 8002fee:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8002ff2:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8002ff6:	4611      	mov	r1, r2
 8002ff8:	6818      	ldr	r0, [r3, #0]
 8002ffa:	f000 fd65 	bl	8003ac8 <modbus_crc16>
 8002ffe:	4603      	mov	r3, r0
 8003000:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a
	//static char debug_crc[256];
	//snprintf(debug_crc, sizeof(debug_crc), "DEBUG: Received CRC = 0x%02X, Calculated CRC = 0x%02X\r\n", received_crc, calculated_crc);
	//CDC_Transmit_FS((uint8_t*)debug_crc, strlen(debug_crc));

	if (received_crc != calculated_crc) {
 8003004:	f8b7 214c 	ldrh.w	r2, [r7, #332]	@ 0x14c
 8003008:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 800300c:	429a      	cmp	r2, r3
 800300e:	f040 8553 	bne.w	8003ab8 <modbus_handle_frame+0xbe4>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 8003012:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 8003016:	3b01      	subs	r3, #1
 8003018:	2b0f      	cmp	r3, #15
 800301a:	f200 8540 	bhi.w	8003a9e <modbus_handle_frame+0xbca>
 800301e:	a201      	add	r2, pc, #4	@ (adr r2, 8003024 <modbus_handle_frame+0x150>)
 8003020:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003024:	08003065 	.word	0x08003065
 8003028:	0800321d 	.word	0x0800321d
 800302c:	080033c1 	.word	0x080033c1
 8003030:	0800352b 	.word	0x0800352b
 8003034:	080036a5 	.word	0x080036a5
 8003038:	08003751 	.word	0x08003751
 800303c:	08003a9f 	.word	0x08003a9f
 8003040:	08003a9f 	.word	0x08003a9f
 8003044:	08003a9f 	.word	0x08003a9f
 8003048:	08003a9f 	.word	0x08003a9f
 800304c:	08003a9f 	.word	0x08003a9f
 8003050:	08003a9f 	.word	0x08003a9f
 8003054:	08003a9f 	.word	0x08003a9f
 8003058:	08003a9f 	.word	0x08003a9f
 800305c:	080037e9 	.word	0x080037e9
 8003060:	0800395d 	.word	0x0800395d
		case MODBUS_FUNC_READ_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8003064:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003068:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	3302      	adds	r3, #2
 8003070:	781b      	ldrb	r3, [r3, #0]
 8003072:	b21b      	sxth	r3, r3
 8003074:	021b      	lsls	r3, r3, #8
 8003076:	b21a      	sxth	r2, r3
 8003078:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800307c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	3303      	adds	r3, #3
 8003084:	781b      	ldrb	r3, [r3, #0]
 8003086:	b21b      	sxth	r3, r3
 8003088:	4313      	orrs	r3, r2
 800308a:	b21b      	sxth	r3, r3
 800308c:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8003090:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003094:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	3304      	adds	r3, #4
 800309c:	781b      	ldrb	r3, [r3, #0]
 800309e:	b21b      	sxth	r3, r3
 80030a0:	021b      	lsls	r3, r3, #8
 80030a2:	b21a      	sxth	r2, r3
 80030a4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80030a8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	3305      	adds	r3, #5
 80030b0:	781b      	ldrb	r3, [r3, #0]
 80030b2:	b21b      	sxth	r3, r3
 80030b4:	4313      	orrs	r3, r2
 80030b6:	b21b      	sxth	r3, r3
 80030b8:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110

			// Check if coilCount value is legal for modbus specs
			if (coilCount == 0 || coilCount > MAX_IO_COILS) {
 80030bc:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d003      	beq.n	80030cc <modbus_handle_frame+0x1f8>
 80030c4:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80030c8:	2b04      	cmp	r3, #4
 80030ca:	d909      	bls.n	80030e0 <modbus_handle_frame+0x20c>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80030cc:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80030d0:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80030d4:	2203      	movs	r2, #3
 80030d6:	4618      	mov	r0, r3
 80030d8:	f000 fd5e 	bl	8003b98 <send_exception>
				return;
 80030dc:	f000 bced 	b.w	8003aba <modbus_handle_frame+0xbe6>
			}

			uint16_t endAddress = startAddress + coilCount - 1; // get the ending coil
 80030e0:	f8b7 217e 	ldrh.w	r2, [r7, #382]	@ 0x17e
 80030e4:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80030e8:	4413      	add	r3, r2
 80030ea:	b29b      	uxth	r3, r3
 80030ec:	3b01      	subs	r3, #1
 80030ee:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

			// Check if endAddress is outside the stored coils
			if (endAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 80030f2:	4b49      	ldr	r3, [pc, #292]	@ (8003218 <modbus_handle_frame+0x344>)
 80030f4:	881b      	ldrh	r3, [r3, #0]
 80030f6:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 80030fa:	429a      	cmp	r2, r3
 80030fc:	d309      	bcc.n	8003112 <modbus_handle_frame+0x23e>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80030fe:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003102:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003106:	2202      	movs	r2, #2
 8003108:	4618      	mov	r0, r3
 800310a:	f000 fd45 	bl	8003b98 <send_exception>
				return;
 800310e:	f000 bcd4 	b.w	8003aba <modbus_handle_frame+0xbe6>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8003112:	4b40      	ldr	r3, [pc, #256]	@ (8003214 <modbus_handle_frame+0x340>)
 8003114:	781a      	ldrb	r2, [r3, #0]
 8003116:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800311a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800311e:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8003120:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003124:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003128:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 800312c:	705a      	strb	r2, [r3, #1]
			responseData[2] = (coilCount + 7) / 8; // round up
 800312e:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8003132:	3307      	adds	r3, #7
 8003134:	2b00      	cmp	r3, #0
 8003136:	da00      	bge.n	800313a <modbus_handle_frame+0x266>
 8003138:	3307      	adds	r3, #7
 800313a:	10db      	asrs	r3, r3, #3
 800313c:	b2da      	uxtb	r2, r3
 800313e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003142:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003146:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8003148:	2303      	movs	r3, #3
 800314a:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c

			// Coil states are to be packed into bytes, one bit per coil, starting with LSB first
			// E.g., if coil states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note coil 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 800314e:	2300      	movs	r3, #0
 8003150:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t bitIndex = 0;
 8003154:	2300      	movs	r3, #0
 8003156:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

			// Iterate over each coil and add the its value
			for (int i = 0; i < coilCount; i++) {
 800315a:	2300      	movs	r3, #0
 800315c:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8003160:	e044      	b.n	80031ec <modbus_handle_frame+0x318>
				GPIO_PinState coilValue = io_coil_read(startAddress);
 8003162:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8003166:	4618      	mov	r0, r3
 8003168:	f7fe fd00 	bl	8001b6c <io_coil_read>
 800316c:	4603      	mov	r3, r0
 800316e:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d

				if (coilValue == GPIO_PIN_SET) {
 8003172:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 8003176:	2b01      	cmp	r3, #1
 8003178:	d10b      	bne.n	8003192 <modbus_handle_frame+0x2be>
					// If coil is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 800317a:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 800317e:	2201      	movs	r2, #1
 8003180:	fa02 f303 	lsl.w	r3, r2, r3
 8003184:	b25a      	sxtb	r2, r3
 8003186:	f997 317b 	ldrsb.w	r3, [r7, #379]	@ 0x17b
 800318a:	4313      	orrs	r3, r2
 800318c:	b25b      	sxtb	r3, r3
 800318e:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
				}

				bitIndex++; // Move to next bit
 8003192:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8003196:	3301      	adds	r3, #1
 8003198:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

				if (bitIndex == 8 || i == coilCount - 1) {
 800319c:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 80031a0:	2b08      	cmp	r3, #8
 80031a2:	d006      	beq.n	80031b2 <modbus_handle_frame+0x2de>
 80031a4:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80031a8:	3b01      	subs	r3, #1
 80031aa:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80031ae:	429a      	cmp	r2, r3
 80031b0:	d112      	bne.n	80031d8 <modbus_handle_frame+0x304>
					// Once filled 8 bits (1 byte), or at last coil, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 80031b2:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 80031b6:	1c5a      	adds	r2, r3, #1
 80031b8:	f8a7 217c 	strh.w	r2, [r7, #380]	@ 0x17c
 80031bc:	4619      	mov	r1, r3
 80031be:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80031c2:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80031c6:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 80031ca:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 80031cc:	2300      	movs	r3, #0
 80031ce:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
					bitIndex = 0;
 80031d2:	2300      	movs	r3, #0
 80031d4:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
				}

				startAddress++;
 80031d8:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 80031dc:	3301      	adds	r3, #1
 80031de:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			for (int i = 0; i < coilCount; i++) {
 80031e2:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 80031e6:	3301      	adds	r3, #1
 80031e8:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 80031ec:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80031f0:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80031f4:	429a      	cmp	r2, r3
 80031f6:	dbb4      	blt.n	8003162 <modbus_handle_frame+0x28e>
			}

			send_response(responseData, responseLen);
 80031f8:	f8b7 217c 	ldrh.w	r2, [r7, #380]	@ 0x17c
 80031fc:	f107 030c 	add.w	r3, r7, #12
 8003200:	4611      	mov	r1, r2
 8003202:	4618      	mov	r0, r3
 8003204:	f000 fc9e 	bl	8003b44 <send_response>
 8003208:	f000 bc57 	b.w	8003aba <modbus_handle_frame+0xbe6>
 800320c:	08012de8 	.word	0x08012de8
 8003210:	200012e4 	.word	0x200012e4
 8003214:	200012e0 	.word	0x200012e0
 8003218:	20000808 	.word	0x20000808
			break;
		}

		case MODBUS_FUNC_READ_DISCRETE_INPUTS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 800321c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003220:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	3302      	adds	r3, #2
 8003228:	781b      	ldrb	r3, [r3, #0]
 800322a:	b21b      	sxth	r3, r3
 800322c:	021b      	lsls	r3, r3, #8
 800322e:	b21a      	sxth	r2, r3
 8003230:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003234:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	3303      	adds	r3, #3
 800323c:	781b      	ldrb	r3, [r3, #0]
 800323e:	b21b      	sxth	r3, r3
 8003240:	4313      	orrs	r3, r2
 8003242:	b21b      	sxth	r3, r3
 8003244:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			uint16_t discreteCount = (frame[4] << 8) | frame[5];
 8003248:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800324c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	3304      	adds	r3, #4
 8003254:	781b      	ldrb	r3, [r3, #0]
 8003256:	b21b      	sxth	r3, r3
 8003258:	021b      	lsls	r3, r3, #8
 800325a:	b21a      	sxth	r2, r3
 800325c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003260:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	3305      	adds	r3, #5
 8003268:	781b      	ldrb	r3, [r3, #0]
 800326a:	b21b      	sxth	r3, r3
 800326c:	4313      	orrs	r3, r2
 800326e:	b21b      	sxth	r3, r3
 8003270:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

			// Check if discreteCount value is legal for modbus specs
			if (discreteCount == 0 || discreteCount > MAX_IO_DISCRETE_IN) {
 8003274:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003278:	2b00      	cmp	r3, #0
 800327a:	d003      	beq.n	8003284 <modbus_handle_frame+0x3b0>
 800327c:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003280:	2b04      	cmp	r3, #4
 8003282:	d909      	bls.n	8003298 <modbus_handle_frame+0x3c4>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003284:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003288:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800328c:	2203      	movs	r2, #3
 800328e:	4618      	mov	r0, r3
 8003290:	f000 fc82 	bl	8003b98 <send_exception>
				return;
 8003294:	f000 bc11 	b.w	8003aba <modbus_handle_frame+0xbe6>
			}

			uint16_t endAddress = startAddress + discreteCount - 1; // get the ending discrete input
 8003298:	f8b7 2172 	ldrh.w	r2, [r7, #370]	@ 0x172
 800329c:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80032a0:	4413      	add	r3, r2
 80032a2:	b29b      	uxth	r3, r3
 80032a4:	3b01      	subs	r3, #1
 80032a6:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114

			// Check if endAddress is outside the stored discrete inputs
			if (endAddress >= io_discrete_in_channel_count) { // io_coil_channel count external from io_coils
 80032aa:	4bcb      	ldr	r3, [pc, #812]	@ (80035d8 <modbus_handle_frame+0x704>)
 80032ac:	881b      	ldrh	r3, [r3, #0]
 80032ae:	f8b7 2114 	ldrh.w	r2, [r7, #276]	@ 0x114
 80032b2:	429a      	cmp	r2, r3
 80032b4:	d308      	bcc.n	80032c8 <modbus_handle_frame+0x3f4>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80032b6:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80032ba:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80032be:	2202      	movs	r2, #2
 80032c0:	4618      	mov	r0, r3
 80032c2:	f000 fc69 	bl	8003b98 <send_exception>
				return;
 80032c6:	e3f8      	b.n	8003aba <modbus_handle_frame+0xbe6>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 80032c8:	4bc4      	ldr	r3, [pc, #784]	@ (80035dc <modbus_handle_frame+0x708>)
 80032ca:	781a      	ldrb	r2, [r3, #0]
 80032cc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80032d0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80032d4:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80032d6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80032da:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80032de:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 80032e2:	705a      	strb	r2, [r3, #1]
			responseData[2] = (discreteCount + 7) / 8; // round up
 80032e4:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80032e8:	3307      	adds	r3, #7
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	da00      	bge.n	80032f0 <modbus_handle_frame+0x41c>
 80032ee:	3307      	adds	r3, #7
 80032f0:	10db      	asrs	r3, r3, #3
 80032f2:	b2da      	uxtb	r2, r3
 80032f4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80032f8:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80032fc:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 80032fe:	2303      	movs	r3, #3
 8003300:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170

			// Discrete input states are to be packed into bytes, one bit per input, starting with LSB first
			// E.g., if discrete input states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note input 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 8003304:	2300      	movs	r3, #0
 8003306:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint8_t bitIndex = 0;
 800330a:	2300      	movs	r3, #0
 800330c:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

			// Iterate over each input and add the its value
			for (int i = 0; i < discreteCount; i++) {
 8003310:	2300      	movs	r3, #0
 8003312:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8003316:	e044      	b.n	80033a2 <modbus_handle_frame+0x4ce>
				GPIO_PinState discreteValue = io_discrete_in_read(startAddress);
 8003318:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 800331c:	4618      	mov	r0, r3
 800331e:	f7fe fc9f 	bl	8001c60 <io_discrete_in_read>
 8003322:	4603      	mov	r3, r0
 8003324:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113

				if (discreteValue == GPIO_PIN_SET) {
 8003328:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 800332c:	2b01      	cmp	r3, #1
 800332e:	d10b      	bne.n	8003348 <modbus_handle_frame+0x474>
					// If input is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8003330:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8003334:	2201      	movs	r2, #1
 8003336:	fa02 f303 	lsl.w	r3, r2, r3
 800333a:	b25a      	sxtb	r2, r3
 800333c:	f997 316f 	ldrsb.w	r3, [r7, #367]	@ 0x16f
 8003340:	4313      	orrs	r3, r2
 8003342:	b25b      	sxtb	r3, r3
 8003344:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
				}

				bitIndex++; // Move to next bit
 8003348:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 800334c:	3301      	adds	r3, #1
 800334e:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

				if (bitIndex == 8 || i == discreteCount - 1) {
 8003352:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8003356:	2b08      	cmp	r3, #8
 8003358:	d006      	beq.n	8003368 <modbus_handle_frame+0x494>
 800335a:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800335e:	3b01      	subs	r3, #1
 8003360:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8003364:	429a      	cmp	r2, r3
 8003366:	d112      	bne.n	800338e <modbus_handle_frame+0x4ba>
					// Once filled 8 bits (1 byte), or at last input, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 8003368:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 800336c:	1c5a      	adds	r2, r3, #1
 800336e:	f8a7 2170 	strh.w	r2, [r7, #368]	@ 0x170
 8003372:	4619      	mov	r1, r3
 8003374:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003378:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800337c:	f897 216f 	ldrb.w	r2, [r7, #367]	@ 0x16f
 8003380:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 8003382:	2300      	movs	r3, #0
 8003384:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
					bitIndex = 0;
 8003388:	2300      	movs	r3, #0
 800338a:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e
				}

				startAddress++;
 800338e:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8003392:	3301      	adds	r3, #1
 8003394:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			for (int i = 0; i < discreteCount; i++) {
 8003398:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 800339c:	3301      	adds	r3, #1
 800339e:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 80033a2:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80033a6:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 80033aa:	429a      	cmp	r2, r3
 80033ac:	dbb4      	blt.n	8003318 <modbus_handle_frame+0x444>
			}

			send_response(responseData, responseLen);
 80033ae:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 80033b2:	f107 030c 	add.w	r3, r7, #12
 80033b6:	4611      	mov	r1, r2
 80033b8:	4618      	mov	r0, r3
 80033ba:	f000 fbc3 	bl	8003b44 <send_response>
 80033be:	e37c      	b.n	8003aba <modbus_handle_frame+0xbe6>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 80033c0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80033c4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	3302      	adds	r3, #2
 80033cc:	781b      	ldrb	r3, [r3, #0]
 80033ce:	b21b      	sxth	r3, r3
 80033d0:	021b      	lsls	r3, r3, #8
 80033d2:	b21a      	sxth	r2, r3
 80033d4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80033d8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	3303      	adds	r3, #3
 80033e0:	781b      	ldrb	r3, [r3, #0]
 80033e2:	b21b      	sxth	r3, r3
 80033e4:	4313      	orrs	r3, r2
 80033e6:	b21b      	sxth	r3, r3
 80033e8:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 80033ec:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80033f0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	3304      	adds	r3, #4
 80033f8:	781b      	ldrb	r3, [r3, #0]
 80033fa:	b21b      	sxth	r3, r3
 80033fc:	021b      	lsls	r3, r3, #8
 80033fe:	b21a      	sxth	r2, r3
 8003400:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003404:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	3305      	adds	r3, #5
 800340c:	781b      	ldrb	r3, [r3, #0]
 800340e:	b21b      	sxth	r3, r3
 8003410:	4313      	orrs	r3, r2
 8003412:	b21b      	sxth	r3, r3
 8003414:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_holding_reg_channel_count) {
 8003418:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 800341c:	2b00      	cmp	r3, #0
 800341e:	d005      	beq.n	800342c <modbus_handle_frame+0x558>
 8003420:	4b6f      	ldr	r3, [pc, #444]	@ (80035e0 <modbus_handle_frame+0x70c>)
 8003422:	881b      	ldrh	r3, [r3, #0]
 8003424:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 8003428:	429a      	cmp	r2, r3
 800342a:	d908      	bls.n	800343e <modbus_handle_frame+0x56a>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800342c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003430:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003434:	2203      	movs	r2, #3
 8003436:	4618      	mov	r0, r3
 8003438:	f000 fbae 	bl	8003b98 <send_exception>
				return;
 800343c:	e33d      	b.n	8003aba <modbus_handle_frame+0xbe6>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 800343e:	f8b7 2166 	ldrh.w	r2, [r7, #358]	@ 0x166
 8003442:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8003446:	4413      	add	r3, r2
 8003448:	b29b      	uxth	r3, r3
 800344a:	3b01      	subs	r3, #1
 800344c:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_holding_reg_channel_count) {
 8003450:	4b63      	ldr	r3, [pc, #396]	@ (80035e0 <modbus_handle_frame+0x70c>)
 8003452:	881b      	ldrh	r3, [r3, #0]
 8003454:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 8003458:	429a      	cmp	r2, r3
 800345a:	d308      	bcc.n	800346e <modbus_handle_frame+0x59a>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800345c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003460:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003464:	2202      	movs	r2, #2
 8003466:	4618      	mov	r0, r3
 8003468:	f000 fb96 	bl	8003b98 <send_exception>
				return;
 800346c:	e325      	b.n	8003aba <modbus_handle_frame+0xbe6>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800346e:	4b5b      	ldr	r3, [pc, #364]	@ (80035dc <modbus_handle_frame+0x708>)
 8003470:	781a      	ldrb	r2, [r3, #0]
 8003472:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003476:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800347a:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 800347c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003480:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003484:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8003488:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2; // 16 bit register * 2 = number of bytes (16 bit = 2 bytes)
 800348a:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 800348e:	b2db      	uxtb	r3, r3
 8003490:	005b      	lsls	r3, r3, #1
 8003492:	b2da      	uxtb	r2, r3
 8003494:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003498:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800349c:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 800349e:	2303      	movs	r3, #3
 80034a0:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 80034a4:	2300      	movs	r3, #0
 80034a6:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 80034aa:	e02f      	b.n	800350c <modbus_handle_frame+0x638>
				uint16_t regValue = io_holding_reg_read(startAddress);
 80034ac:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 80034b0:	4618      	mov	r0, r3
 80034b2:	f7fe fc47 	bl	8001d44 <io_holding_reg_read>
 80034b6:	4603      	mov	r3, r0
 80034b8:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 80034bc:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 80034c0:	0a1b      	lsrs	r3, r3, #8
 80034c2:	b299      	uxth	r1, r3
 80034c4:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 80034c8:	1c5a      	adds	r2, r3, #1
 80034ca:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 80034ce:	461a      	mov	r2, r3
 80034d0:	b2c9      	uxtb	r1, r1
 80034d2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80034d6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80034da:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 80034dc:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 80034e0:	1c5a      	adds	r2, r3, #1
 80034e2:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 80034e6:	461a      	mov	r2, r3
 80034e8:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 80034ec:	b2d9      	uxtb	r1, r3
 80034ee:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80034f2:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80034f6:	5499      	strb	r1, [r3, r2]

				startAddress++;
 80034f8:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 80034fc:	3301      	adds	r3, #1
 80034fe:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			for (int i = 0; i < regCount; i++) {
 8003502:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8003506:	3301      	adds	r3, #1
 8003508:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 800350c:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8003510:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 8003514:	429a      	cmp	r2, r3
 8003516:	dbc9      	blt.n	80034ac <modbus_handle_frame+0x5d8>
			}

			send_response(responseData, responseLen);
 8003518:	f8b7 2164 	ldrh.w	r2, [r7, #356]	@ 0x164
 800351c:	f107 030c 	add.w	r3, r7, #12
 8003520:	4611      	mov	r1, r2
 8003522:	4618      	mov	r0, r3
 8003524:	f000 fb0e 	bl	8003b44 <send_response>
 8003528:	e2c7      	b.n	8003aba <modbus_handle_frame+0xbe6>
			break;
		}

		case MODBUS_FUNC_READ_INPUT_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 800352a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800352e:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	3302      	adds	r3, #2
 8003536:	781b      	ldrb	r3, [r3, #0]
 8003538:	b21b      	sxth	r3, r3
 800353a:	021b      	lsls	r3, r3, #8
 800353c:	b21a      	sxth	r2, r3
 800353e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003542:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	3303      	adds	r3, #3
 800354a:	781b      	ldrb	r3, [r3, #0]
 800354c:	b21b      	sxth	r3, r3
 800354e:	4313      	orrs	r3, r2
 8003550:	b21b      	sxth	r3, r3
 8003552:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			uint16_t regCount = (frame[4] << 8) | frame[5];
 8003556:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800355a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	3304      	adds	r3, #4
 8003562:	781b      	ldrb	r3, [r3, #0]
 8003564:	b21b      	sxth	r3, r3
 8003566:	021b      	lsls	r3, r3, #8
 8003568:	b21a      	sxth	r2, r3
 800356a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800356e:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	3305      	adds	r3, #5
 8003576:	781b      	ldrb	r3, [r3, #0]
 8003578:	b21b      	sxth	r3, r3
 800357a:	4313      	orrs	r3, r2
 800357c:	b21b      	sxth	r3, r3
 800357e:	f8a7 3122 	strh.w	r3, [r7, #290]	@ 0x122

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_input_reg_channel_count) {
 8003582:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8003586:	2b00      	cmp	r3, #0
 8003588:	d005      	beq.n	8003596 <modbus_handle_frame+0x6c2>
 800358a:	4b16      	ldr	r3, [pc, #88]	@ (80035e4 <modbus_handle_frame+0x710>)
 800358c:	881b      	ldrh	r3, [r3, #0]
 800358e:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 8003592:	429a      	cmp	r2, r3
 8003594:	d908      	bls.n	80035a8 <modbus_handle_frame+0x6d4>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003596:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800359a:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800359e:	2203      	movs	r2, #3
 80035a0:	4618      	mov	r0, r3
 80035a2:	f000 faf9 	bl	8003b98 <send_exception>
				return;
 80035a6:	e288      	b.n	8003aba <modbus_handle_frame+0xbe6>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 80035a8:	f8b7 215e 	ldrh.w	r2, [r7, #350]	@ 0x15e
 80035ac:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 80035b0:	4413      	add	r3, r2
 80035b2:	b29b      	uxth	r3, r3
 80035b4:	3b01      	subs	r3, #1
 80035b6:	f8a7 3120 	strh.w	r3, [r7, #288]	@ 0x120

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_input_reg_channel_count) {
 80035ba:	4b0a      	ldr	r3, [pc, #40]	@ (80035e4 <modbus_handle_frame+0x710>)
 80035bc:	881b      	ldrh	r3, [r3, #0]
 80035be:	f8b7 2120 	ldrh.w	r2, [r7, #288]	@ 0x120
 80035c2:	429a      	cmp	r2, r3
 80035c4:	d310      	bcc.n	80035e8 <modbus_handle_frame+0x714>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80035c6:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80035ca:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80035ce:	2202      	movs	r2, #2
 80035d0:	4618      	mov	r0, r3
 80035d2:	f000 fae1 	bl	8003b98 <send_exception>
				return;
 80035d6:	e270      	b.n	8003aba <modbus_handle_frame+0xbe6>
 80035d8:	2000082c 	.word	0x2000082c
 80035dc:	200012e0 	.word	0x200012e0
 80035e0:	20000848 	.word	0x20000848
 80035e4:	2000104c 	.word	0x2000104c
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address;
 80035e8:	4bb2      	ldr	r3, [pc, #712]	@ (80038b4 <modbus_handle_frame+0x9e0>)
 80035ea:	781a      	ldrb	r2, [r3, #0]
 80035ec:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80035f0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80035f4:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80035f6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80035fa:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80035fe:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8003602:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2;
 8003604:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8003608:	b2db      	uxtb	r3, r3
 800360a:	005b      	lsls	r3, r3, #1
 800360c:	b2da      	uxtb	r2, r3
 800360e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003612:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003616:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8003618:	2303      	movs	r3, #3
 800361a:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 800361e:	2300      	movs	r3, #0
 8003620:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8003624:	e02f      	b.n	8003686 <modbus_handle_frame+0x7b2>
				uint16_t regValue = io_input_reg_read(startAddress);
 8003626:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 800362a:	4618      	mov	r0, r3
 800362c:	f7fe fc2e 	bl	8001e8c <io_input_reg_read>
 8003630:	4603      	mov	r3, r0
 8003632:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 8003636:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 800363a:	0a1b      	lsrs	r3, r3, #8
 800363c:	b299      	uxth	r1, r3
 800363e:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8003642:	1c5a      	adds	r2, r3, #1
 8003644:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8003648:	461a      	mov	r2, r3
 800364a:	b2c9      	uxtb	r1, r1
 800364c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003650:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003654:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 8003656:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 800365a:	1c5a      	adds	r2, r3, #1
 800365c:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8003660:	461a      	mov	r2, r3
 8003662:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8003666:	b2d9      	uxtb	r1, r3
 8003668:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800366c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003670:	5499      	strb	r1, [r3, r2]

				startAddress++;
 8003672:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8003676:	3301      	adds	r3, #1
 8003678:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			for (int i = 0; i < regCount; i++) {
 800367c:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8003680:	3301      	adds	r3, #1
 8003682:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8003686:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 800368a:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 800368e:	429a      	cmp	r2, r3
 8003690:	dbc9      	blt.n	8003626 <modbus_handle_frame+0x752>
			}

			send_response(responseData, responseLen);
 8003692:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 8003696:	f107 030c 	add.w	r3, r7, #12
 800369a:	4611      	mov	r1, r2
 800369c:	4618      	mov	r0, r3
 800369e:	f000 fa51 	bl	8003b44 <send_response>
 80036a2:	e20a      	b.n	8003aba <modbus_handle_frame+0xbe6>
			break;
		}

		case MODBUS_FUNC_WRITE_SINGLE_COIL: {
			uint16_t coilAddress = (frame[2] << 8) | frame[3];
 80036a4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80036a8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	3302      	adds	r3, #2
 80036b0:	781b      	ldrb	r3, [r3, #0]
 80036b2:	b21b      	sxth	r3, r3
 80036b4:	021b      	lsls	r3, r3, #8
 80036b6:	b21a      	sxth	r2, r3
 80036b8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80036bc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	3303      	adds	r3, #3
 80036c4:	781b      	ldrb	r3, [r3, #0]
 80036c6:	b21b      	sxth	r3, r3
 80036c8:	4313      	orrs	r3, r2
 80036ca:	b21b      	sxth	r3, r3
 80036cc:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 80036d0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80036d4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	3304      	adds	r3, #4
 80036dc:	781b      	ldrb	r3, [r3, #0]
 80036de:	b21b      	sxth	r3, r3
 80036e0:	021b      	lsls	r3, r3, #8
 80036e2:	b21a      	sxth	r2, r3
 80036e4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80036e8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	3305      	adds	r3, #5
 80036f0:	781b      	ldrb	r3, [r3, #0]
 80036f2:	b21b      	sxth	r3, r3
 80036f4:	4313      	orrs	r3, r2
 80036f6:	b21b      	sxth	r3, r3
 80036f8:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126

			if (coilAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 80036fc:	4b6e      	ldr	r3, [pc, #440]	@ (80038b8 <modbus_handle_frame+0x9e4>)
 80036fe:	881b      	ldrh	r3, [r3, #0]
 8003700:	f8b7 2128 	ldrh.w	r2, [r7, #296]	@ 0x128
 8003704:	429a      	cmp	r2, r3
 8003706:	d308      	bcc.n	800371a <modbus_handle_frame+0x846>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003708:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800370c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003710:	2202      	movs	r2, #2
 8003712:	4618      	mov	r0, r3
 8003714:	f000 fa40 	bl	8003b98 <send_exception>
				return;
 8003718:	e1cf      	b.n	8003aba <modbus_handle_frame+0xbe6>
			}

			GPIO_PinState writeState = (writeValue == 0xFF00) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 0xFF00 = GPIO_PIN_SET, 0x0000 = GPIO_PIN_RESET
 800371a:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 800371e:	f5b3 4f7f 	cmp.w	r3, #65280	@ 0xff00
 8003722:	bf0c      	ite	eq
 8003724:	2301      	moveq	r3, #1
 8003726:	2300      	movne	r3, #0
 8003728:	b2db      	uxtb	r3, r3
 800372a:	f887 3125 	strb.w	r3, [r7, #293]	@ 0x125

			// Write the GPIO state to the corresponding coil channel in io_coils
			io_coil_write(coilAddress, writeState);
 800372e:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 8003732:	f8b7 3128 	ldrh.w	r3, [r7, #296]	@ 0x128
 8003736:	4611      	mov	r1, r2
 8003738:	4618      	mov	r0, r3
 800373a:	f7fe fa33 	bl	8001ba4 <io_coil_write>

			send_response(frame, 6); // Echo back 6 byes (as per spec) of the original request (to say it was successful)
 800373e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003742:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003746:	2106      	movs	r1, #6
 8003748:	6818      	ldr	r0, [r3, #0]
 800374a:	f000 f9fb 	bl	8003b44 <send_response>
			break;
 800374e:	e1b4      	b.n	8003aba <modbus_handle_frame+0xbe6>
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 8003750:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003754:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	3302      	adds	r3, #2
 800375c:	781b      	ldrb	r3, [r3, #0]
 800375e:	b21b      	sxth	r3, r3
 8003760:	021b      	lsls	r3, r3, #8
 8003762:	b21a      	sxth	r2, r3
 8003764:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003768:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	3303      	adds	r3, #3
 8003770:	781b      	ldrb	r3, [r3, #0]
 8003772:	b21b      	sxth	r3, r3
 8003774:	4313      	orrs	r3, r2
 8003776:	b21b      	sxth	r3, r3
 8003778:	f8a7 312c 	strh.w	r3, [r7, #300]	@ 0x12c
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 800377c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003780:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	3304      	adds	r3, #4
 8003788:	781b      	ldrb	r3, [r3, #0]
 800378a:	b21b      	sxth	r3, r3
 800378c:	021b      	lsls	r3, r3, #8
 800378e:	b21a      	sxth	r2, r3
 8003790:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003794:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	3305      	adds	r3, #5
 800379c:	781b      	ldrb	r3, [r3, #0]
 800379e:	b21b      	sxth	r3, r3
 80037a0:	4313      	orrs	r3, r2
 80037a2:	b21b      	sxth	r3, r3
 80037a4:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a

			if (regAddress >= io_holding_reg_channel_count) {
 80037a8:	4b44      	ldr	r3, [pc, #272]	@ (80038bc <modbus_handle_frame+0x9e8>)
 80037aa:	881b      	ldrh	r3, [r3, #0]
 80037ac:	f8b7 212c 	ldrh.w	r2, [r7, #300]	@ 0x12c
 80037b0:	429a      	cmp	r2, r3
 80037b2:	d308      	bcc.n	80037c6 <modbus_handle_frame+0x8f2>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80037b4:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80037b8:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80037bc:	2202      	movs	r2, #2
 80037be:	4618      	mov	r0, r3
 80037c0:	f000 f9ea 	bl	8003b98 <send_exception>
				return;
 80037c4:	e179      	b.n	8003aba <modbus_handle_frame+0xbe6>
			}

			io_holding_reg_write(regAddress, writeValue); // write the value to the register
 80037c6:	f8b7 212a 	ldrh.w	r2, [r7, #298]	@ 0x12a
 80037ca:	f8b7 312c 	ldrh.w	r3, [r7, #300]	@ 0x12c
 80037ce:	4611      	mov	r1, r2
 80037d0:	4618      	mov	r0, r3
 80037d2:	f7fe fad7 	bl	8001d84 <io_holding_reg_write>
			send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 80037d6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80037da:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80037de:	2106      	movs	r1, #6
 80037e0:	6818      	ldr	r0, [r3, #0]
 80037e2:	f000 f9af 	bl	8003b44 <send_response>
			break;
 80037e6:	e168      	b.n	8003aba <modbus_handle_frame+0xbe6>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80037e8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80037ec:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	3302      	adds	r3, #2
 80037f4:	781b      	ldrb	r3, [r3, #0]
 80037f6:	b21b      	sxth	r3, r3
 80037f8:	021b      	lsls	r3, r3, #8
 80037fa:	b21a      	sxth	r2, r3
 80037fc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003800:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	3303      	adds	r3, #3
 8003808:	781b      	ldrb	r3, [r3, #0]
 800380a:	b21b      	sxth	r3, r3
 800380c:	4313      	orrs	r3, r2
 800380e:	b21b      	sxth	r3, r3
 8003810:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8003814:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003818:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	3304      	adds	r3, #4
 8003820:	781b      	ldrb	r3, [r3, #0]
 8003822:	b21b      	sxth	r3, r3
 8003824:	021b      	lsls	r3, r3, #8
 8003826:	b21a      	sxth	r2, r3
 8003828:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800382c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	3305      	adds	r3, #5
 8003834:	781b      	ldrb	r3, [r3, #0]
 8003836:	b21b      	sxth	r3, r3
 8003838:	4313      	orrs	r3, r2
 800383a:	b21b      	sxth	r3, r3
 800383c:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
			uint8_t byteCount = frame[6];
 8003840:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003844:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	799b      	ldrb	r3, [r3, #6]
 800384c:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b
			uint16_t expectedBytes = (coilCount + 7) / 8;
 8003850:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8003854:	3307      	adds	r3, #7
 8003856:	2b00      	cmp	r3, #0
 8003858:	da00      	bge.n	800385c <modbus_handle_frame+0x988>
 800385a:	3307      	adds	r3, #7
 800385c:	10db      	asrs	r3, r3, #3
 800385e:	f8a7 3138 	strh.w	r3, [r7, #312]	@ 0x138

			if (startAddress + coilCount > io_coil_channel_count) { // io_coil_channel count external from io_coils
 8003862:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8003866:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 800386a:	4413      	add	r3, r2
 800386c:	4a12      	ldr	r2, [pc, #72]	@ (80038b8 <modbus_handle_frame+0x9e4>)
 800386e:	8812      	ldrh	r2, [r2, #0]
 8003870:	4293      	cmp	r3, r2
 8003872:	dd08      	ble.n	8003886 <modbus_handle_frame+0x9b2>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8003874:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003878:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800387c:	2202      	movs	r2, #2
 800387e:	4618      	mov	r0, r3
 8003880:	f000 f98a 	bl	8003b98 <send_exception>
				return;
 8003884:	e119      	b.n	8003aba <modbus_handle_frame+0xbe6>
			}

			if (expectedBytes != byteCount) { // not enough values provided to write to all the coils
 8003886:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 800388a:	b29b      	uxth	r3, r3
 800388c:	f8b7 2138 	ldrh.w	r2, [r7, #312]	@ 0x138
 8003890:	429a      	cmp	r2, r3
 8003892:	d008      	beq.n	80038a6 <modbus_handle_frame+0x9d2>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8003894:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003898:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800389c:	2203      	movs	r2, #3
 800389e:	4618      	mov	r0, r3
 80038a0:	f000 f97a 	bl	8003b98 <send_exception>
				return;
 80038a4:	e109      	b.n	8003aba <modbus_handle_frame+0xbe6>
			}

			// Index where coil values start in the frame
			uint16_t frameIndex = 7;
 80038a6:	2307      	movs	r3, #7
 80038a8:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136

			// Iterate over each coil and set the coil value
			for (uint16_t i = 0; i < coilCount; i++) {
 80038ac:	2300      	movs	r3, #0
 80038ae:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 80038b2:	e044      	b.n	800393e <modbus_handle_frame+0xa6a>
 80038b4:	200012e0 	.word	0x200012e0
 80038b8:	20000808 	.word	0x20000808
 80038bc:	20000848 	.word	0x20000848
				uint16_t coilAddress = startAddress + i; // start at the startAddress and continue
 80038c0:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 80038c4:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 80038c8:	4413      	add	r3, r2
 80038ca:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134

				uint16_t byte_index = i / 8;
 80038ce:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 80038d2:	08db      	lsrs	r3, r3, #3
 80038d4:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
				uint16_t bit_index = i % 8;
 80038d8:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 80038dc:	f003 0307 	and.w	r3, r3, #7
 80038e0:	f8a7 3130 	strh.w	r3, [r7, #304]	@ 0x130

				uint8_t writeValue = (frame[frameIndex + byte_index] >> bit_index) & 0x01;
 80038e4:	f8b7 2136 	ldrh.w	r2, [r7, #310]	@ 0x136
 80038e8:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 80038ec:	4413      	add	r3, r2
 80038ee:	461a      	mov	r2, r3
 80038f0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80038f4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4413      	add	r3, r2
 80038fc:	781b      	ldrb	r3, [r3, #0]
 80038fe:	461a      	mov	r2, r3
 8003900:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 8003904:	fa42 f303 	asr.w	r3, r2, r3
 8003908:	b2db      	uxtb	r3, r3
 800390a:	f003 0301 	and.w	r3, r3, #1
 800390e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

				GPIO_PinState writeState = (writeValue) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 1 = GPIO_PIN_SET, 0 = GPIO_PIN_RESET
 8003912:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003916:	2b00      	cmp	r3, #0
 8003918:	bf14      	ite	ne
 800391a:	2301      	movne	r3, #1
 800391c:	2300      	moveq	r3, #0
 800391e:	b2db      	uxtb	r3, r3
 8003920:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

				// Write the GPIO state to the corresponding coil channel in io_coils
				io_coil_write(coilAddress, writeState);
 8003924:	f897 212e 	ldrb.w	r2, [r7, #302]	@ 0x12e
 8003928:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 800392c:	4611      	mov	r1, r2
 800392e:	4618      	mov	r0, r3
 8003930:	f7fe f938 	bl	8001ba4 <io_coil_write>
			for (uint16_t i = 0; i < coilCount; i++) {
 8003934:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8003938:	3301      	adds	r3, #1
 800393a:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 800393e:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 8003942:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8003946:	429a      	cmp	r2, r3
 8003948:	d3ba      	bcc.n	80038c0 <modbus_handle_frame+0x9ec>
			}

			send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 800394a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800394e:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003952:	2106      	movs	r1, #6
 8003954:	6818      	ldr	r0, [r3, #0]
 8003956:	f000 f8f5 	bl	8003b44 <send_response>
			break;
 800395a:	e0ae      	b.n	8003aba <modbus_handle_frame+0xbe6>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 800395c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003960:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	3302      	adds	r3, #2
 8003968:	781b      	ldrb	r3, [r3, #0]
 800396a:	b21b      	sxth	r3, r3
 800396c:	021b      	lsls	r3, r3, #8
 800396e:	b21a      	sxth	r2, r3
 8003970:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003974:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	3303      	adds	r3, #3
 800397c:	781b      	ldrb	r3, [r3, #0]
 800397e:	b21b      	sxth	r3, r3
 8003980:	4313      	orrs	r3, r2
 8003982:	b21b      	sxth	r3, r3
 8003984:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148
			uint16_t regCount = (frame[4] << 8) | frame[5];
 8003988:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800398c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	3304      	adds	r3, #4
 8003994:	781b      	ldrb	r3, [r3, #0]
 8003996:	b21b      	sxth	r3, r3
 8003998:	021b      	lsls	r3, r3, #8
 800399a:	b21a      	sxth	r2, r3
 800399c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80039a0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	3305      	adds	r3, #5
 80039a8:	781b      	ldrb	r3, [r3, #0]
 80039aa:	b21b      	sxth	r3, r3
 80039ac:	4313      	orrs	r3, r2
 80039ae:	b21b      	sxth	r3, r3
 80039b0:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
			uint8_t byteCount = frame[6];
 80039b4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80039b8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	799b      	ldrb	r3, [r3, #6]
 80039c0:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145

			if (startAddress + regCount > io_holding_reg_channel_count) {
 80039c4:	f8b7 2148 	ldrh.w	r2, [r7, #328]	@ 0x148
 80039c8:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 80039cc:	4413      	add	r3, r2
 80039ce:	4a3d      	ldr	r2, [pc, #244]	@ (8003ac4 <modbus_handle_frame+0xbf0>)
 80039d0:	8812      	ldrh	r2, [r2, #0]
 80039d2:	4293      	cmp	r3, r2
 80039d4:	dd08      	ble.n	80039e8 <modbus_handle_frame+0xb14>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80039d6:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80039da:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80039de:	2202      	movs	r2, #2
 80039e0:	4618      	mov	r0, r3
 80039e2:	f000 f8d9 	bl	8003b98 <send_exception>
				return;
 80039e6:	e068      	b.n	8003aba <modbus_handle_frame+0xbe6>
			}

			if (byteCount != regCount * 2) { // not enough values provided to write to all the registers
 80039e8:	f897 2145 	ldrb.w	r2, [r7, #325]	@ 0x145
 80039ec:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 80039f0:	005b      	lsls	r3, r3, #1
 80039f2:	429a      	cmp	r2, r3
 80039f4:	d008      	beq.n	8003a08 <modbus_handle_frame+0xb34>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80039f6:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80039fa:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80039fe:	2203      	movs	r2, #3
 8003a00:	4618      	mov	r0, r3
 8003a02:	f000 f8c9 	bl	8003b98 <send_exception>
				return;
 8003a06:	e058      	b.n	8003aba <modbus_handle_frame+0xbe6>
			}

			// Index where register values start in the frame
			uint16_t frameIndex = 7;
 8003a08:	2307      	movs	r3, #7
 8003a0a:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8003a0e:	2300      	movs	r3, #0
 8003a10:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003a14:	e034      	b.n	8003a80 <modbus_handle_frame+0xbac>
				uint16_t regAddress = startAddress + i; // start at the startAddress and continue
 8003a16:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8003a1a:	b29a      	uxth	r2, r3
 8003a1c:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 8003a20:	4413      	add	r3, r2
 8003a22:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
				uint16_t writeValue = (frame[frameIndex] << 8) | frame[frameIndex + 1]; // MSB received first, so put MSB last, LSB first now.
 8003a26:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8003a2a:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8003a2e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003a32:	6812      	ldr	r2, [r2, #0]
 8003a34:	4413      	add	r3, r2
 8003a36:	781b      	ldrb	r3, [r3, #0]
 8003a38:	b21b      	sxth	r3, r3
 8003a3a:	021b      	lsls	r3, r3, #8
 8003a3c:	b21a      	sxth	r2, r3
 8003a3e:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8003a42:	3301      	adds	r3, #1
 8003a44:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8003a48:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8003a4c:	6809      	ldr	r1, [r1, #0]
 8003a4e:	440b      	add	r3, r1
 8003a50:	781b      	ldrb	r3, [r3, #0]
 8003a52:	b21b      	sxth	r3, r3
 8003a54:	4313      	orrs	r3, r2
 8003a56:	b21b      	sxth	r3, r3
 8003a58:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140

				io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8003a5c:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 8003a60:	f8b7 3142 	ldrh.w	r3, [r7, #322]	@ 0x142
 8003a64:	4611      	mov	r1, r2
 8003a66:	4618      	mov	r0, r3
 8003a68:	f7fe f98c 	bl	8001d84 <io_holding_reg_write>

				frameIndex += 2; // Move to the next register value in frame (2 bytes per register so +=2)
 8003a6c:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8003a70:	3302      	adds	r3, #2
 8003a72:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
			for (int i = 0; i < regCount; i++) {
 8003a76:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8003a7a:	3301      	adds	r3, #1
 8003a7c:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003a80:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8003a84:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 8003a88:	429a      	cmp	r2, r3
 8003a8a:	dbc4      	blt.n	8003a16 <modbus_handle_frame+0xb42>
			}

			send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8003a8c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003a90:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8003a94:	2106      	movs	r1, #6
 8003a96:	6818      	ldr	r0, [r3, #0]
 8003a98:	f000 f854 	bl	8003b44 <send_response>
			break;
 8003a9c:	e00d      	b.n	8003aba <modbus_handle_frame+0xbe6>
		}

		default:
			send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 8003a9e:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8003aa2:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	f000 f875 	bl	8003b98 <send_exception>
			break;
 8003aae:	e004      	b.n	8003aba <modbus_handle_frame+0xbe6>
	if (len < 6) return;
 8003ab0:	bf00      	nop
 8003ab2:	e002      	b.n	8003aba <modbus_handle_frame+0xbe6>
	if (address != slave_address) return;
 8003ab4:	bf00      	nop
 8003ab6:	e000      	b.n	8003aba <modbus_handle_frame+0xbe6>
		return;
 8003ab8:	bf00      	nop
	}
}
 8003aba:	f507 77c2 	add.w	r7, r7, #388	@ 0x184
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd90      	pop	{r4, r7, pc}
 8003ac2:	bf00      	nop
 8003ac4:	20000848 	.word	0x20000848

08003ac8 <modbus_crc16>:
}*/


// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
static uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 8003ac8:	b480      	push	{r7}
 8003aca:	b085      	sub	sp, #20
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
 8003ad0:	460b      	mov	r3, r1
 8003ad2:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 8003ad4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003ad8:	81fb      	strh	r3, [r7, #14]

	for (uint16_t pos = 0; pos < len; pos++) {
 8003ada:	2300      	movs	r3, #0
 8003adc:	81bb      	strh	r3, [r7, #12]
 8003ade:	e026      	b.n	8003b2e <modbus_crc16+0x66>
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 8003ae0:	89bb      	ldrh	r3, [r7, #12]
 8003ae2:	687a      	ldr	r2, [r7, #4]
 8003ae4:	4413      	add	r3, r2
 8003ae6:	781b      	ldrb	r3, [r3, #0]
 8003ae8:	461a      	mov	r2, r3
 8003aea:	89fb      	ldrh	r3, [r7, #14]
 8003aec:	4053      	eors	r3, r2
 8003aee:	81fb      	strh	r3, [r7, #14]

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8003af0:	2300      	movs	r3, #0
 8003af2:	72fb      	strb	r3, [r7, #11]
 8003af4:	e015      	b.n	8003b22 <modbus_crc16+0x5a>
			if ((crc & 0x0001) != 0) { // If LSB is set
 8003af6:	89fb      	ldrh	r3, [r7, #14]
 8003af8:	f003 0301 	and.w	r3, r3, #1
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d00a      	beq.n	8003b16 <modbus_crc16+0x4e>
				crc >>= 1; // Shift right
 8003b00:	89fb      	ldrh	r3, [r7, #14]
 8003b02:	085b      	lsrs	r3, r3, #1
 8003b04:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001; // XOR 0xA001
 8003b06:	89fb      	ldrh	r3, [r7, #14]
 8003b08:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8003b0c:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 8003b10:	43db      	mvns	r3, r3
 8003b12:	81fb      	strh	r3, [r7, #14]
 8003b14:	e002      	b.n	8003b1c <modbus_crc16+0x54>
			} else { // Else (LSB is not set)
				crc >>= 1; // Shift right
 8003b16:	89fb      	ldrh	r3, [r7, #14]
 8003b18:	085b      	lsrs	r3, r3, #1
 8003b1a:	81fb      	strh	r3, [r7, #14]
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8003b1c:	7afb      	ldrb	r3, [r7, #11]
 8003b1e:	3301      	adds	r3, #1
 8003b20:	72fb      	strb	r3, [r7, #11]
 8003b22:	7afb      	ldrb	r3, [r7, #11]
 8003b24:	2b07      	cmp	r3, #7
 8003b26:	d9e6      	bls.n	8003af6 <modbus_crc16+0x2e>
	for (uint16_t pos = 0; pos < len; pos++) {
 8003b28:	89bb      	ldrh	r3, [r7, #12]
 8003b2a:	3301      	adds	r3, #1
 8003b2c:	81bb      	strh	r3, [r7, #12]
 8003b2e:	89ba      	ldrh	r2, [r7, #12]
 8003b30:	887b      	ldrh	r3, [r7, #2]
 8003b32:	429a      	cmp	r2, r3
 8003b34:	d3d4      	bcc.n	8003ae0 <modbus_crc16+0x18>
			}
		}
	}

	return crc;
 8003b36:	89fb      	ldrh	r3, [r7, #14]
}
 8003b38:	4618      	mov	r0, r3
 8003b3a:	3714      	adds	r7, #20
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b42:	4770      	bx	lr

08003b44 <send_response>:

// Send the response over RS485
static void send_response(uint8_t* frame, uint16_t len) {
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b084      	sub	sp, #16
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
 8003b4c:	460b      	mov	r3, r1
 8003b4e:	807b      	strh	r3, [r7, #2]
	// Add CRC
	uint16_t crc = modbus_crc16(frame, len);
 8003b50:	887b      	ldrh	r3, [r7, #2]
 8003b52:	4619      	mov	r1, r3
 8003b54:	6878      	ldr	r0, [r7, #4]
 8003b56:	f7ff ffb7 	bl	8003ac8 <modbus_crc16>
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	81fb      	strh	r3, [r7, #14]
	frame[len++] = crc & 0xFF;         // LSB first
 8003b5e:	887b      	ldrh	r3, [r7, #2]
 8003b60:	1c5a      	adds	r2, r3, #1
 8003b62:	807a      	strh	r2, [r7, #2]
 8003b64:	461a      	mov	r2, r3
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	4413      	add	r3, r2
 8003b6a:	89fa      	ldrh	r2, [r7, #14]
 8003b6c:	b2d2      	uxtb	r2, r2
 8003b6e:	701a      	strb	r2, [r3, #0]
	frame[len++] = (crc >> 8) & 0xFF;  // MSB second
 8003b70:	89fb      	ldrh	r3, [r7, #14]
 8003b72:	0a1b      	lsrs	r3, r3, #8
 8003b74:	b29a      	uxth	r2, r3
 8003b76:	887b      	ldrh	r3, [r7, #2]
 8003b78:	1c59      	adds	r1, r3, #1
 8003b7a:	8079      	strh	r1, [r7, #2]
 8003b7c:	4619      	mov	r1, r3
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	440b      	add	r3, r1
 8003b82:	b2d2      	uxtb	r2, r2
 8003b84:	701a      	strb	r2, [r3, #0]
	//static char debug_msg_response[256];
	//snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Transmit len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));

	// Transmit over RS485
	RS485_Transmit(frame, len);
 8003b86:	887b      	ldrh	r3, [r7, #2]
 8003b88:	4619      	mov	r1, r3
 8003b8a:	6878      	ldr	r0, [r7, #4]
 8003b8c:	f000 f8a6 	bl	8003cdc <RS485_Transmit>
}
 8003b90:	bf00      	nop
 8003b92:	3710      	adds	r7, #16
 8003b94:	46bd      	mov	sp, r7
 8003b96:	bd80      	pop	{r7, pc}

08003b98 <send_exception>:

// Send the exception over RS485
static void send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b084      	sub	sp, #16
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	4603      	mov	r3, r0
 8003ba0:	71fb      	strb	r3, [r7, #7]
 8003ba2:	460b      	mov	r3, r1
 8003ba4:	71bb      	strb	r3, [r7, #6]
 8003ba6:	4613      	mov	r3, r2
 8003ba8:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[5];
	exceptionFrame[0] = address;
 8003baa:	79fb      	ldrb	r3, [r7, #7]
 8003bac:	723b      	strb	r3, [r7, #8]
	exceptionFrame[1] = function | 0x80; // Must OR function with 0x80 to indicate an exception
 8003bae:	79bb      	ldrb	r3, [r7, #6]
 8003bb0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003bb4:	b2db      	uxtb	r3, r3
 8003bb6:	727b      	strb	r3, [r7, #9]
	exceptionFrame[2] = exception;
 8003bb8:	797b      	ldrb	r3, [r7, #5]
 8003bba:	72bb      	strb	r3, [r7, #10]

	// Add CRC
	uint16_t crc = modbus_crc16(exceptionFrame, 3);
 8003bbc:	f107 0308 	add.w	r3, r7, #8
 8003bc0:	2103      	movs	r1, #3
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	f7ff ff80 	bl	8003ac8 <modbus_crc16>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	81fb      	strh	r3, [r7, #14]
	exceptionFrame[3] = crc & 0xFF;         // LSB first
 8003bcc:	89fb      	ldrh	r3, [r7, #14]
 8003bce:	b2db      	uxtb	r3, r3
 8003bd0:	72fb      	strb	r3, [r7, #11]
	exceptionFrame[4] = (crc >> 8) & 0xFF;  // MSB second
 8003bd2:	89fb      	ldrh	r3, [r7, #14]
 8003bd4:	0a1b      	lsrs	r3, r3, #8
 8003bd6:	b29b      	uxth	r3, r3
 8003bd8:	b2db      	uxtb	r3, r3
 8003bda:	733b      	strb	r3, [r7, #12]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 5);
 8003bdc:	f107 0308 	add.w	r3, r7, #8
 8003be0:	2105      	movs	r1, #5
 8003be2:	4618      	mov	r0, r3
 8003be4:	f000 f87a 	bl	8003cdc <RS485_Transmit>
}
 8003be8:	bf00      	nop
 8003bea:	3710      	adds	r7, #16
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bd80      	pop	{r7, pc}

08003bf0 <modbusGetSlaveAddress>:

uint8_t modbusGetSlaveAddress(void) {
 8003bf0:	b480      	push	{r7}
 8003bf2:	af00      	add	r7, sp, #0
	return slave_address;
 8003bf4:	4b03      	ldr	r3, [pc, #12]	@ (8003c04 <modbusGetSlaveAddress+0x14>)
 8003bf6:	781b      	ldrb	r3, [r3, #0]
}
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c00:	4770      	bx	lr
 8003c02:	bf00      	nop
 8003c04:	200012e0 	.word	0x200012e0

08003c08 <RS485_SetTransmitMode>:
static volatile uint8_t rs485_rx_frame_tail = 0; // points to where the oldest unprocessed frame is
static volatile uint8_t rs485_tx_frame_head = 0;
static volatile uint8_t rs485_tx_frame_tail = 0;
int txBusy = 0;

void RS485_SetTransmitMode(void) {
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 8003c0c:	4b07      	ldr	r3, [pc, #28]	@ (8003c2c <RS485_SetTransmitMode+0x24>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a07      	ldr	r2, [pc, #28]	@ (8003c30 <RS485_SetTransmitMode+0x28>)
 8003c12:	8811      	ldrh	r1, [r2, #0]
 8003c14:	2201      	movs	r2, #1
 8003c16:	4618      	mov	r0, r3
 8003c18:	f002 ff1e 	bl	8006a58 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8003c1c:	2201      	movs	r2, #1
 8003c1e:	2140      	movs	r1, #64	@ 0x40
 8003c20:	4804      	ldr	r0, [pc, #16]	@ (8003c34 <RS485_SetTransmitMode+0x2c>)
 8003c22:	f002 ff19 	bl	8006a58 <HAL_GPIO_WritePin>
#endif
}
 8003c26:	bf00      	nop
 8003c28:	bd80      	pop	{r7, pc}
 8003c2a:	bf00      	nop
 8003c2c:	200013e4 	.word	0x200013e4
 8003c30:	200013e8 	.word	0x200013e8
 8003c34:	48000800 	.word	0x48000800

08003c38 <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 8003c3c:	4b07      	ldr	r3, [pc, #28]	@ (8003c5c <RS485_SetReceiveMode+0x24>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4a07      	ldr	r2, [pc, #28]	@ (8003c60 <RS485_SetReceiveMode+0x28>)
 8003c42:	8811      	ldrh	r1, [r2, #0]
 8003c44:	2200      	movs	r2, #0
 8003c46:	4618      	mov	r0, r3
 8003c48:	f002 ff06 	bl	8006a58 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	2140      	movs	r1, #64	@ 0x40
 8003c50:	4804      	ldr	r0, [pc, #16]	@ (8003c64 <RS485_SetReceiveMode+0x2c>)
 8003c52:	f002 ff01 	bl	8006a58 <HAL_GPIO_WritePin>
#endif
}
 8003c56:	bf00      	nop
 8003c58:	bd80      	pop	{r7, pc}
 8003c5a:	bf00      	nop
 8003c5c:	200013e4 	.word	0x200013e4
 8003c60:	200013e8 	.word	0x200013e8
 8003c64:	48000800 	.word	0x48000800

08003c68 <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b082      	sub	sp, #8
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
 8003c70:	460b      	mov	r3, r1
 8003c72:	807b      	strh	r3, [r7, #2]
	memset((void*)rs485_rx_frame_queue, 0, sizeof(rs485_rx_frame_queue));
 8003c74:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8003c78:	2100      	movs	r1, #0
 8003c7a:	4810      	ldr	r0, [pc, #64]	@ (8003cbc <RS485_Setup+0x54>)
 8003c7c:	f00c ff6b 	bl	8010b56 <memset>
	memset((void*)rs485_tx_frame_queue, 0, sizeof(rs485_tx_frame_queue));
 8003c80:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8003c84:	2100      	movs	r1, #0
 8003c86:	480e      	ldr	r0, [pc, #56]	@ (8003cc0 <RS485_Setup+0x58>)
 8003c88:	f00c ff65 	bl	8010b56 <memset>
	rs485_tx_frame_head = 0;
 8003c8c:	4b0d      	ldr	r3, [pc, #52]	@ (8003cc4 <RS485_Setup+0x5c>)
 8003c8e:	2200      	movs	r2, #0
 8003c90:	701a      	strb	r2, [r3, #0]
	rs485_tx_frame_tail = 0;
 8003c92:	4b0d      	ldr	r3, [pc, #52]	@ (8003cc8 <RS485_Setup+0x60>)
 8003c94:	2200      	movs	r2, #0
 8003c96:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 8003c98:	4a0c      	ldr	r2, [pc, #48]	@ (8003ccc <RS485_Setup+0x64>)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 8003c9e:	4a0c      	ldr	r2, [pc, #48]	@ (8003cd0 <RS485_Setup+0x68>)
 8003ca0:	887b      	ldrh	r3, [r7, #2]
 8003ca2:	8013      	strh	r3, [r2, #0]

	RS485_SetReceiveMode();
 8003ca4:	f7ff ffc8 	bl	8003c38 <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8003ca8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003cac:	4909      	ldr	r1, [pc, #36]	@ (8003cd4 <RS485_Setup+0x6c>)
 8003cae:	480a      	ldr	r0, [pc, #40]	@ (8003cd8 <RS485_Setup+0x70>)
 8003cb0:	f008 f82f 	bl	800bd12 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8003cb4:	bf00      	nop
 8003cb6:	3708      	adds	r7, #8
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	bd80      	pop	{r7, pc}
 8003cbc:	200014ec 	.word	0x200014ec
 8003cc0:	20001cfc 	.word	0x20001cfc
 8003cc4:	2000250e 	.word	0x2000250e
 8003cc8:	2000250f 	.word	0x2000250f
 8003ccc:	200013e4 	.word	0x200013e4
 8003cd0:	200013e8 	.word	0x200013e8
 8003cd4:	200013ec 	.word	0x200013ec
 8003cd8:	20001188 	.word	0x20001188

08003cdc <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b084      	sub	sp, #16
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
 8003ce4:	460b      	mov	r3, r1
 8003ce6:	807b      	strh	r3, [r7, #2]
	// Adds frames to be transmitted to a circular queue.
	// Call RS485_TransmitPendingFrames() from main loop.

	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8003ce8:	887b      	ldrh	r3, [r7, #2]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d036      	beq.n	8003d5c <RS485_Transmit+0x80>
 8003cee:	887b      	ldrh	r3, [r7, #2]
 8003cf0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cf4:	d832      	bhi.n	8003d5c <RS485_Transmit+0x80>

    uint8_t next = (rs485_tx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8003cf6:	4b1b      	ldr	r3, [pc, #108]	@ (8003d64 <RS485_Transmit+0x88>)
 8003cf8:	781b      	ldrb	r3, [r3, #0]
 8003cfa:	b2db      	uxtb	r3, r3
 8003cfc:	3301      	adds	r3, #1
 8003cfe:	425a      	negs	r2, r3
 8003d00:	f003 0307 	and.w	r3, r3, #7
 8003d04:	f002 0207 	and.w	r2, r2, #7
 8003d08:	bf58      	it	pl
 8003d0a:	4253      	negpl	r3, r2
 8003d0c:	73fb      	strb	r3, [r7, #15]

    if (next != rs485_tx_frame_tail) { // if not full
 8003d0e:	4b16      	ldr	r3, [pc, #88]	@ (8003d68 <RS485_Transmit+0x8c>)
 8003d10:	781b      	ldrb	r3, [r3, #0]
 8003d12:	b2db      	uxtb	r3, r3
 8003d14:	7bfa      	ldrb	r2, [r7, #15]
 8003d16:	429a      	cmp	r2, r3
 8003d18:	d021      	beq.n	8003d5e <RS485_Transmit+0x82>
    	// Copy the data to transmit into the queue
		memcpy((void*)rs485_tx_frame_queue[rs485_tx_frame_head].data, data, len);
 8003d1a:	4b12      	ldr	r3, [pc, #72]	@ (8003d64 <RS485_Transmit+0x88>)
 8003d1c:	781b      	ldrb	r3, [r3, #0]
 8003d1e:	b2db      	uxtb	r3, r3
 8003d20:	461a      	mov	r2, r3
 8003d22:	4613      	mov	r3, r2
 8003d24:	01db      	lsls	r3, r3, #7
 8003d26:	4413      	add	r3, r2
 8003d28:	005b      	lsls	r3, r3, #1
 8003d2a:	4a10      	ldr	r2, [pc, #64]	@ (8003d6c <RS485_Transmit+0x90>)
 8003d2c:	4413      	add	r3, r2
 8003d2e:	887a      	ldrh	r2, [r7, #2]
 8003d30:	6879      	ldr	r1, [r7, #4]
 8003d32:	4618      	mov	r0, r3
 8003d34:	f00c ff8f 	bl	8010c56 <memcpy>
		rs485_tx_frame_queue[rs485_tx_frame_head].len = len;
 8003d38:	4b0a      	ldr	r3, [pc, #40]	@ (8003d64 <RS485_Transmit+0x88>)
 8003d3a:	781b      	ldrb	r3, [r3, #0]
 8003d3c:	b2db      	uxtb	r3, r3
 8003d3e:	4619      	mov	r1, r3
 8003d40:	4a0a      	ldr	r2, [pc, #40]	@ (8003d6c <RS485_Transmit+0x90>)
 8003d42:	460b      	mov	r3, r1
 8003d44:	01db      	lsls	r3, r3, #7
 8003d46:	440b      	add	r3, r1
 8003d48:	005b      	lsls	r3, r3, #1
 8003d4a:	4413      	add	r3, r2
 8003d4c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003d50:	887a      	ldrh	r2, [r7, #2]
 8003d52:	801a      	strh	r2, [r3, #0]
		rs485_tx_frame_head = next;
 8003d54:	4a03      	ldr	r2, [pc, #12]	@ (8003d64 <RS485_Transmit+0x88>)
 8003d56:	7bfb      	ldrb	r3, [r7, #15]
 8003d58:	7013      	strb	r3, [r2, #0]
 8003d5a:	e000      	b.n	8003d5e <RS485_Transmit+0x82>
	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8003d5c:	bf00      	nop
    } else {
    	// TODO: Handle overflow...
    }
}
 8003d5e:	3710      	adds	r7, #16
 8003d60:	46bd      	mov	sp, r7
 8003d62:	bd80      	pop	{r7, pc}
 8003d64:	2000250e 	.word	0x2000250e
 8003d68:	2000250f 	.word	0x2000250f
 8003d6c:	20001cfc 	.word	0x20001cfc

08003d70 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b084      	sub	sp, #16
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
 8003d78:	460b      	mov	r3, r1
 8003d7a:	807b      	strh	r3, [r7, #2]
	// Adds received frame from DMA buffer to a circular queue to be processed.
	// Call RS485_ProcessPendingFrames() from main loop.

	if (huart->Instance == USART1) {
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a21      	ldr	r2, [pc, #132]	@ (8003e08 <HAL_UARTEx_RxEventCallback+0x98>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d13b      	bne.n	8003dfe <HAL_UARTEx_RxEventCallback+0x8e>
		uint8_t next = (rs485_rx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8003d86:	4b21      	ldr	r3, [pc, #132]	@ (8003e0c <HAL_UARTEx_RxEventCallback+0x9c>)
 8003d88:	781b      	ldrb	r3, [r3, #0]
 8003d8a:	b2db      	uxtb	r3, r3
 8003d8c:	3301      	adds	r3, #1
 8003d8e:	425a      	negs	r2, r3
 8003d90:	f003 0307 	and.w	r3, r3, #7
 8003d94:	f002 0207 	and.w	r2, r2, #7
 8003d98:	bf58      	it	pl
 8003d9a:	4253      	negpl	r3, r2
 8003d9c:	73fb      	strb	r3, [r7, #15]
		if (next != rs485_rx_frame_tail) { // if not full
 8003d9e:	4b1c      	ldr	r3, [pc, #112]	@ (8003e10 <HAL_UARTEx_RxEventCallback+0xa0>)
 8003da0:	781b      	ldrb	r3, [r3, #0]
 8003da2:	b2db      	uxtb	r3, r3
 8003da4:	7bfa      	ldrb	r2, [r7, #15]
 8003da6:	429a      	cmp	r2, r3
 8003da8:	d023      	beq.n	8003df2 <HAL_UARTEx_RxEventCallback+0x82>
			// Copy the received data into the queue
			if (size <= RS485_FRAME_MAX_SIZE) {
 8003daa:	887b      	ldrh	r3, [r7, #2]
 8003dac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003db0:	d81f      	bhi.n	8003df2 <HAL_UARTEx_RxEventCallback+0x82>
				memcpy((void*)rs485_rx_frame_queue[rs485_rx_frame_head].data, RS485_DMA_BUFFER, size);
 8003db2:	4b16      	ldr	r3, [pc, #88]	@ (8003e0c <HAL_UARTEx_RxEventCallback+0x9c>)
 8003db4:	781b      	ldrb	r3, [r3, #0]
 8003db6:	b2db      	uxtb	r3, r3
 8003db8:	461a      	mov	r2, r3
 8003dba:	4613      	mov	r3, r2
 8003dbc:	01db      	lsls	r3, r3, #7
 8003dbe:	4413      	add	r3, r2
 8003dc0:	005b      	lsls	r3, r3, #1
 8003dc2:	4a14      	ldr	r2, [pc, #80]	@ (8003e14 <HAL_UARTEx_RxEventCallback+0xa4>)
 8003dc4:	4413      	add	r3, r2
 8003dc6:	887a      	ldrh	r2, [r7, #2]
 8003dc8:	4913      	ldr	r1, [pc, #76]	@ (8003e18 <HAL_UARTEx_RxEventCallback+0xa8>)
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f00c ff43 	bl	8010c56 <memcpy>
				rs485_rx_frame_queue[rs485_rx_frame_head].len = size;
 8003dd0:	4b0e      	ldr	r3, [pc, #56]	@ (8003e0c <HAL_UARTEx_RxEventCallback+0x9c>)
 8003dd2:	781b      	ldrb	r3, [r3, #0]
 8003dd4:	b2db      	uxtb	r3, r3
 8003dd6:	4619      	mov	r1, r3
 8003dd8:	4a0e      	ldr	r2, [pc, #56]	@ (8003e14 <HAL_UARTEx_RxEventCallback+0xa4>)
 8003dda:	460b      	mov	r3, r1
 8003ddc:	01db      	lsls	r3, r3, #7
 8003dde:	440b      	add	r3, r1
 8003de0:	005b      	lsls	r3, r3, #1
 8003de2:	4413      	add	r3, r2
 8003de4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003de8:	887a      	ldrh	r2, [r7, #2]
 8003dea:	801a      	strh	r2, [r3, #0]
				rs485_rx_frame_head = next;
 8003dec:	4a07      	ldr	r2, [pc, #28]	@ (8003e0c <HAL_UARTEx_RxEventCallback+0x9c>)
 8003dee:	7bfb      	ldrb	r3, [r7, #15]
 8003df0:	7013      	strb	r3, [r2, #0]
		} else {
			// TODO: Handle overflow...
		}

		// Ready for next reception
		HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8003df2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003df6:	4908      	ldr	r1, [pc, #32]	@ (8003e18 <HAL_UARTEx_RxEventCallback+0xa8>)
 8003df8:	4808      	ldr	r0, [pc, #32]	@ (8003e1c <HAL_UARTEx_RxEventCallback+0xac>)
 8003dfa:	f007 ff8a 	bl	800bd12 <HAL_UARTEx_ReceiveToIdle_DMA>
	}
}
 8003dfe:	bf00      	nop
 8003e00:	3710      	adds	r7, #16
 8003e02:	46bd      	mov	sp, r7
 8003e04:	bd80      	pop	{r7, pc}
 8003e06:	bf00      	nop
 8003e08:	40013800 	.word	0x40013800
 8003e0c:	2000250c 	.word	0x2000250c
 8003e10:	2000250d 	.word	0x2000250d
 8003e14:	200014ec 	.word	0x200014ec
 8003e18:	200013ec 	.word	0x200013ec
 8003e1c:	20001188 	.word	0x20001188

08003e20 <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	af00      	add	r7, sp, #0
	// Finished sending this frame
	txBusy = 0;
 8003e24:	4b0a      	ldr	r3, [pc, #40]	@ (8003e50 <RS485_TCCallback+0x30>)
 8003e26:	2200      	movs	r2, #0
 8003e28:	601a      	str	r2, [r3, #0]

	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 8003e2a:	f7ff ff05 	bl	8003c38 <RS485_SetReceiveMode>
	__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8003e2e:	4b09      	ldr	r3, [pc, #36]	@ (8003e54 <RS485_TCCallback+0x34>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	681a      	ldr	r2, [r3, #0]
 8003e34:	4b07      	ldr	r3, [pc, #28]	@ (8003e54 <RS485_TCCallback+0x34>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e3c:	601a      	str	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8003e3e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003e42:	4905      	ldr	r1, [pc, #20]	@ (8003e58 <RS485_TCCallback+0x38>)
 8003e44:	4803      	ldr	r0, [pc, #12]	@ (8003e54 <RS485_TCCallback+0x34>)
 8003e46:	f007 ff64 	bl	800bd12 <HAL_UARTEx_ReceiveToIdle_DMA>

	// !! See bottom of this file for required extra code !!
}
 8003e4a:	bf00      	nop
 8003e4c:	bd80      	pop	{r7, pc}
 8003e4e:	bf00      	nop
 8003e50:	20002510 	.word	0x20002510
 8003e54:	20001188 	.word	0x20001188
 8003e58:	200013ec 	.word	0x200013ec

08003e5c <RS485_ProcessPendingFrames>:

void RS485_ProcessPendingFrames(void) {
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b082      	sub	sp, #8
 8003e60:	af00      	add	r7, sp, #0
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8003e62:	e02b      	b.n	8003ebc <RS485_ProcessPendingFrames+0x60>
		uint8_t* frame_data = (uint8_t*)rs485_rx_frame_queue[rs485_rx_frame_tail].data;
 8003e64:	4b1c      	ldr	r3, [pc, #112]	@ (8003ed8 <RS485_ProcessPendingFrames+0x7c>)
 8003e66:	781b      	ldrb	r3, [r3, #0]
 8003e68:	b2db      	uxtb	r3, r3
 8003e6a:	461a      	mov	r2, r3
 8003e6c:	4613      	mov	r3, r2
 8003e6e:	01db      	lsls	r3, r3, #7
 8003e70:	4413      	add	r3, r2
 8003e72:	005b      	lsls	r3, r3, #1
 8003e74:	4a19      	ldr	r2, [pc, #100]	@ (8003edc <RS485_ProcessPendingFrames+0x80>)
 8003e76:	4413      	add	r3, r2
 8003e78:	607b      	str	r3, [r7, #4]
		uint16_t frame_len = rs485_rx_frame_queue[rs485_rx_frame_tail].len;
 8003e7a:	4b17      	ldr	r3, [pc, #92]	@ (8003ed8 <RS485_ProcessPendingFrames+0x7c>)
 8003e7c:	781b      	ldrb	r3, [r3, #0]
 8003e7e:	b2db      	uxtb	r3, r3
 8003e80:	4619      	mov	r1, r3
 8003e82:	4a16      	ldr	r2, [pc, #88]	@ (8003edc <RS485_ProcessPendingFrames+0x80>)
 8003e84:	460b      	mov	r3, r1
 8003e86:	01db      	lsls	r3, r3, #7
 8003e88:	440b      	add	r3, r1
 8003e8a:	005b      	lsls	r3, r3, #1
 8003e8c:	4413      	add	r3, r2
 8003e8e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003e92:	881b      	ldrh	r3, [r3, #0]
 8003e94:	807b      	strh	r3, [r7, #2]

		modbus_handle_frame(frame_data, frame_len); // Pass the frames over to modbus to handle
 8003e96:	887b      	ldrh	r3, [r7, #2]
 8003e98:	4619      	mov	r1, r3
 8003e9a:	6878      	ldr	r0, [r7, #4]
 8003e9c:	f7ff f81a 	bl	8002ed4 <modbus_handle_frame>

		rs485_rx_frame_tail = (rs485_rx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8003ea0:	4b0d      	ldr	r3, [pc, #52]	@ (8003ed8 <RS485_ProcessPendingFrames+0x7c>)
 8003ea2:	781b      	ldrb	r3, [r3, #0]
 8003ea4:	b2db      	uxtb	r3, r3
 8003ea6:	3301      	adds	r3, #1
 8003ea8:	425a      	negs	r2, r3
 8003eaa:	f003 0307 	and.w	r3, r3, #7
 8003eae:	f002 0207 	and.w	r2, r2, #7
 8003eb2:	bf58      	it	pl
 8003eb4:	4253      	negpl	r3, r2
 8003eb6:	b2da      	uxtb	r2, r3
 8003eb8:	4b07      	ldr	r3, [pc, #28]	@ (8003ed8 <RS485_ProcessPendingFrames+0x7c>)
 8003eba:	701a      	strb	r2, [r3, #0]
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8003ebc:	4b06      	ldr	r3, [pc, #24]	@ (8003ed8 <RS485_ProcessPendingFrames+0x7c>)
 8003ebe:	781b      	ldrb	r3, [r3, #0]
 8003ec0:	b2da      	uxtb	r2, r3
 8003ec2:	4b07      	ldr	r3, [pc, #28]	@ (8003ee0 <RS485_ProcessPendingFrames+0x84>)
 8003ec4:	781b      	ldrb	r3, [r3, #0]
 8003ec6:	b2db      	uxtb	r3, r3
 8003ec8:	429a      	cmp	r2, r3
 8003eca:	d1cb      	bne.n	8003e64 <RS485_ProcessPendingFrames+0x8>
	}
}
 8003ecc:	bf00      	nop
 8003ece:	bf00      	nop
 8003ed0:	3708      	adds	r7, #8
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	bd80      	pop	{r7, pc}
 8003ed6:	bf00      	nop
 8003ed8:	2000250d 	.word	0x2000250d
 8003edc:	200014ec 	.word	0x200014ec
 8003ee0:	2000250c 	.word	0x2000250c

08003ee4 <RS485_TransmitPendingFrames>:

void RS485_TransmitPendingFrames(void) {
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b082      	sub	sp, #8
 8003ee8:	af00      	add	r7, sp, #0
	// Only transmit if not already sending
	if (huart1.gState == HAL_UART_STATE_READY && txBusy != 1) {
 8003eea:	4b36      	ldr	r3, [pc, #216]	@ (8003fc4 <RS485_TransmitPendingFrames+0xe0>)
 8003eec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ef0:	2b20      	cmp	r3, #32
 8003ef2:	d163      	bne.n	8003fbc <RS485_TransmitPendingFrames+0xd8>
 8003ef4:	4b34      	ldr	r3, [pc, #208]	@ (8003fc8 <RS485_TransmitPendingFrames+0xe4>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	2b01      	cmp	r3, #1
 8003efa:	d05f      	beq.n	8003fbc <RS485_TransmitPendingFrames+0xd8>
		if (rs485_tx_frame_tail != rs485_tx_frame_head) {
 8003efc:	4b33      	ldr	r3, [pc, #204]	@ (8003fcc <RS485_TransmitPendingFrames+0xe8>)
 8003efe:	781b      	ldrb	r3, [r3, #0]
 8003f00:	b2da      	uxtb	r2, r3
 8003f02:	4b33      	ldr	r3, [pc, #204]	@ (8003fd0 <RS485_TransmitPendingFrames+0xec>)
 8003f04:	781b      	ldrb	r3, [r3, #0]
 8003f06:	b2db      	uxtb	r3, r3
 8003f08:	429a      	cmp	r2, r3
 8003f0a:	d057      	beq.n	8003fbc <RS485_TransmitPendingFrames+0xd8>
			txBusy = 1;
 8003f0c:	4b2e      	ldr	r3, [pc, #184]	@ (8003fc8 <RS485_TransmitPendingFrames+0xe4>)
 8003f0e:	2201      	movs	r2, #1
 8003f10:	601a      	str	r2, [r3, #0]
			uint8_t* frame_data = (uint8_t*)rs485_tx_frame_queue[rs485_tx_frame_tail].data;
 8003f12:	4b2e      	ldr	r3, [pc, #184]	@ (8003fcc <RS485_TransmitPendingFrames+0xe8>)
 8003f14:	781b      	ldrb	r3, [r3, #0]
 8003f16:	b2db      	uxtb	r3, r3
 8003f18:	461a      	mov	r2, r3
 8003f1a:	4613      	mov	r3, r2
 8003f1c:	01db      	lsls	r3, r3, #7
 8003f1e:	4413      	add	r3, r2
 8003f20:	005b      	lsls	r3, r3, #1
 8003f22:	4a2c      	ldr	r2, [pc, #176]	@ (8003fd4 <RS485_TransmitPendingFrames+0xf0>)
 8003f24:	4413      	add	r3, r2
 8003f26:	607b      	str	r3, [r7, #4]
			uint16_t frame_len = rs485_tx_frame_queue[rs485_tx_frame_tail].len;
 8003f28:	4b28      	ldr	r3, [pc, #160]	@ (8003fcc <RS485_TransmitPendingFrames+0xe8>)
 8003f2a:	781b      	ldrb	r3, [r3, #0]
 8003f2c:	b2db      	uxtb	r3, r3
 8003f2e:	4619      	mov	r1, r3
 8003f30:	4a28      	ldr	r2, [pc, #160]	@ (8003fd4 <RS485_TransmitPendingFrames+0xf0>)
 8003f32:	460b      	mov	r3, r1
 8003f34:	01db      	lsls	r3, r3, #7
 8003f36:	440b      	add	r3, r1
 8003f38:	005b      	lsls	r3, r3, #1
 8003f3a:	4413      	add	r3, r2
 8003f3c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003f40:	881b      	ldrh	r3, [r3, #0]
 8003f42:	807b      	strh	r3, [r7, #2]

			RS485_SetTransmitMode();
 8003f44:	f7ff fe60 	bl	8003c08 <RS485_SetTransmitMode>

			// Disable TC interrupt
			__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8003f48:	4b1e      	ldr	r3, [pc, #120]	@ (8003fc4 <RS485_TransmitPendingFrames+0xe0>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	681a      	ldr	r2, [r3, #0]
 8003f4e:	4b1d      	ldr	r3, [pc, #116]	@ (8003fc4 <RS485_TransmitPendingFrames+0xe0>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f56:	601a      	str	r2, [r3, #0]

			// Transmit and store the status of it
			HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart1, frame_data, frame_len);
 8003f58:	887b      	ldrh	r3, [r7, #2]
 8003f5a:	461a      	mov	r2, r3
 8003f5c:	6879      	ldr	r1, [r7, #4]
 8003f5e:	4819      	ldr	r0, [pc, #100]	@ (8003fc4 <RS485_TransmitPendingFrames+0xe0>)
 8003f60:	f006 fab0 	bl	800a4c4 <HAL_UART_Transmit_DMA>
 8003f64:	4603      	mov	r3, r0
 8003f66:	707b      	strb	r3, [r7, #1]

			// Enable TC interrupt
			__HAL_UART_ENABLE_IT(&huart1, UART_IT_TC);
 8003f68:	4b16      	ldr	r3, [pc, #88]	@ (8003fc4 <RS485_TransmitPendingFrames+0xe0>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	681a      	ldr	r2, [r3, #0]
 8003f6e:	4b15      	ldr	r3, [pc, #84]	@ (8003fc4 <RS485_TransmitPendingFrames+0xe0>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003f76:	601a      	str	r2, [r3, #0]

			if (transmitStatus != HAL_OK) {
 8003f78:	787b      	ldrb	r3, [r7, #1]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d010      	beq.n	8003fa0 <RS485_TransmitPendingFrames+0xbc>
				// UART TX DMA Error - switch back to receiving
				RS485_SetReceiveMode();
 8003f7e:	f7ff fe5b 	bl	8003c38 <RS485_SetReceiveMode>
				__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8003f82:	4b10      	ldr	r3, [pc, #64]	@ (8003fc4 <RS485_TransmitPendingFrames+0xe0>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	681a      	ldr	r2, [r3, #0]
 8003f88:	4b0e      	ldr	r3, [pc, #56]	@ (8003fc4 <RS485_TransmitPendingFrames+0xe0>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f90:	601a      	str	r2, [r3, #0]
				HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8003f92:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003f96:	4910      	ldr	r1, [pc, #64]	@ (8003fd8 <RS485_TransmitPendingFrames+0xf4>)
 8003f98:	480a      	ldr	r0, [pc, #40]	@ (8003fc4 <RS485_TransmitPendingFrames+0xe0>)
 8003f9a:	f007 feba 	bl	800bd12 <HAL_UARTEx_ReceiveToIdle_DMA>
			} else {
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
			}
		}
	}
}
 8003f9e:	e00d      	b.n	8003fbc <RS485_TransmitPendingFrames+0xd8>
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8003fa0:	4b0a      	ldr	r3, [pc, #40]	@ (8003fcc <RS485_TransmitPendingFrames+0xe8>)
 8003fa2:	781b      	ldrb	r3, [r3, #0]
 8003fa4:	b2db      	uxtb	r3, r3
 8003fa6:	3301      	adds	r3, #1
 8003fa8:	425a      	negs	r2, r3
 8003faa:	f003 0307 	and.w	r3, r3, #7
 8003fae:	f002 0207 	and.w	r2, r2, #7
 8003fb2:	bf58      	it	pl
 8003fb4:	4253      	negpl	r3, r2
 8003fb6:	b2da      	uxtb	r2, r3
 8003fb8:	4b04      	ldr	r3, [pc, #16]	@ (8003fcc <RS485_TransmitPendingFrames+0xe8>)
 8003fba:	701a      	strb	r2, [r3, #0]
}
 8003fbc:	bf00      	nop
 8003fbe:	3708      	adds	r7, #8
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bd80      	pop	{r7, pc}
 8003fc4:	20001188 	.word	0x20001188
 8003fc8:	20002510 	.word	0x20002510
 8003fcc:	2000250f 	.word	0x2000250f
 8003fd0:	2000250e 	.word	0x2000250e
 8003fd4:	20001cfc 	.word	0x20001cfc
 8003fd8:	200013ec 	.word	0x200013ec

08003fdc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003fdc:	480d      	ldr	r0, [pc, #52]	@ (8004014 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003fde:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8003fe0:	f7fe ff2e 	bl	8002e40 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003fe4:	480c      	ldr	r0, [pc, #48]	@ (8004018 <LoopForever+0x6>)
  ldr r1, =_edata
 8003fe6:	490d      	ldr	r1, [pc, #52]	@ (800401c <LoopForever+0xa>)
  ldr r2, =_sidata
 8003fe8:	4a0d      	ldr	r2, [pc, #52]	@ (8004020 <LoopForever+0xe>)
  movs r3, #0
 8003fea:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8003fec:	e002      	b.n	8003ff4 <LoopCopyDataInit>

08003fee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003fee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003ff0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003ff2:	3304      	adds	r3, #4

08003ff4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003ff4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003ff6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003ff8:	d3f9      	bcc.n	8003fee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003ffa:	4a0a      	ldr	r2, [pc, #40]	@ (8004024 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003ffc:	4c0a      	ldr	r4, [pc, #40]	@ (8004028 <LoopForever+0x16>)
  movs r3, #0
 8003ffe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004000:	e001      	b.n	8004006 <LoopFillZerobss>

08004002 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004002:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004004:	3204      	adds	r2, #4

08004006 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004006:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004008:	d3fb      	bcc.n	8004002 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800400a:	f00c fdfd 	bl	8010c08 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800400e:	f7fd ffa1 	bl	8001f54 <main>

08004012 <LoopForever>:

LoopForever:
    b LoopForever
 8004012:	e7fe      	b.n	8004012 <LoopForever>
  ldr   r0, =_estack
 8004014:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8004018:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800401c:	20000368 	.word	0x20000368
  ldr r2, =_sidata
 8004020:	08014d14 	.word	0x08014d14
  ldr r2, =_sbss
 8004024:	20000368 	.word	0x20000368
  ldr r4, =_ebss
 8004028:	20003844 	.word	0x20003844

0800402c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800402c:	e7fe      	b.n	800402c <ADC1_2_IRQHandler>

0800402e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800402e:	b580      	push	{r7, lr}
 8004030:	b082      	sub	sp, #8
 8004032:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004034:	2300      	movs	r3, #0
 8004036:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004038:	2003      	movs	r0, #3
 800403a:	f001 fd8b 	bl	8005b54 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800403e:	200f      	movs	r0, #15
 8004040:	f000 f80e 	bl	8004060 <HAL_InitTick>
 8004044:	4603      	mov	r3, r0
 8004046:	2b00      	cmp	r3, #0
 8004048:	d002      	beq.n	8004050 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800404a:	2301      	movs	r3, #1
 800404c:	71fb      	strb	r3, [r7, #7]
 800404e:	e001      	b.n	8004054 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004050:	f7fe fb62 	bl	8002718 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004054:	79fb      	ldrb	r3, [r7, #7]

}
 8004056:	4618      	mov	r0, r3
 8004058:	3708      	adds	r7, #8
 800405a:	46bd      	mov	sp, r7
 800405c:	bd80      	pop	{r7, pc}
	...

08004060 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b084      	sub	sp, #16
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004068:	2300      	movs	r3, #0
 800406a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800406c:	4b16      	ldr	r3, [pc, #88]	@ (80040c8 <HAL_InitTick+0x68>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d022      	beq.n	80040ba <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8004074:	4b15      	ldr	r3, [pc, #84]	@ (80040cc <HAL_InitTick+0x6c>)
 8004076:	681a      	ldr	r2, [r3, #0]
 8004078:	4b13      	ldr	r3, [pc, #76]	@ (80040c8 <HAL_InitTick+0x68>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004080:	fbb1 f3f3 	udiv	r3, r1, r3
 8004084:	fbb2 f3f3 	udiv	r3, r2, r3
 8004088:	4618      	mov	r0, r3
 800408a:	f001 fd96 	bl	8005bba <HAL_SYSTICK_Config>
 800408e:	4603      	mov	r3, r0
 8004090:	2b00      	cmp	r3, #0
 8004092:	d10f      	bne.n	80040b4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2b0f      	cmp	r3, #15
 8004098:	d809      	bhi.n	80040ae <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800409a:	2200      	movs	r2, #0
 800409c:	6879      	ldr	r1, [r7, #4]
 800409e:	f04f 30ff 	mov.w	r0, #4294967295
 80040a2:	f001 fd62 	bl	8005b6a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80040a6:	4a0a      	ldr	r2, [pc, #40]	@ (80040d0 <HAL_InitTick+0x70>)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6013      	str	r3, [r2, #0]
 80040ac:	e007      	b.n	80040be <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80040ae:	2301      	movs	r3, #1
 80040b0:	73fb      	strb	r3, [r7, #15]
 80040b2:	e004      	b.n	80040be <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80040b4:	2301      	movs	r3, #1
 80040b6:	73fb      	strb	r3, [r7, #15]
 80040b8:	e001      	b.n	80040be <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80040be:	7bfb      	ldrb	r3, [r7, #15]
}
 80040c0:	4618      	mov	r0, r3
 80040c2:	3710      	adds	r7, #16
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bd80      	pop	{r7, pc}
 80040c8:	2000000c 	.word	0x2000000c
 80040cc:	20000004 	.word	0x20000004
 80040d0:	20000008 	.word	0x20000008

080040d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80040d4:	b480      	push	{r7}
 80040d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80040d8:	4b05      	ldr	r3, [pc, #20]	@ (80040f0 <HAL_IncTick+0x1c>)
 80040da:	681a      	ldr	r2, [r3, #0]
 80040dc:	4b05      	ldr	r3, [pc, #20]	@ (80040f4 <HAL_IncTick+0x20>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	4413      	add	r3, r2
 80040e2:	4a03      	ldr	r2, [pc, #12]	@ (80040f0 <HAL_IncTick+0x1c>)
 80040e4:	6013      	str	r3, [r2, #0]
}
 80040e6:	bf00      	nop
 80040e8:	46bd      	mov	sp, r7
 80040ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ee:	4770      	bx	lr
 80040f0:	20002514 	.word	0x20002514
 80040f4:	2000000c 	.word	0x2000000c

080040f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80040f8:	b480      	push	{r7}
 80040fa:	af00      	add	r7, sp, #0
  return uwTick;
 80040fc:	4b03      	ldr	r3, [pc, #12]	@ (800410c <HAL_GetTick+0x14>)
 80040fe:	681b      	ldr	r3, [r3, #0]
}
 8004100:	4618      	mov	r0, r3
 8004102:	46bd      	mov	sp, r7
 8004104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004108:	4770      	bx	lr
 800410a:	bf00      	nop
 800410c:	20002514 	.word	0x20002514

08004110 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b084      	sub	sp, #16
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004118:	f7ff ffee 	bl	80040f8 <HAL_GetTick>
 800411c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004128:	d004      	beq.n	8004134 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800412a:	4b09      	ldr	r3, [pc, #36]	@ (8004150 <HAL_Delay+0x40>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	68fa      	ldr	r2, [r7, #12]
 8004130:	4413      	add	r3, r2
 8004132:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004134:	bf00      	nop
 8004136:	f7ff ffdf 	bl	80040f8 <HAL_GetTick>
 800413a:	4602      	mov	r2, r0
 800413c:	68bb      	ldr	r3, [r7, #8]
 800413e:	1ad3      	subs	r3, r2, r3
 8004140:	68fa      	ldr	r2, [r7, #12]
 8004142:	429a      	cmp	r2, r3
 8004144:	d8f7      	bhi.n	8004136 <HAL_Delay+0x26>
  {
  }
}
 8004146:	bf00      	nop
 8004148:	bf00      	nop
 800414a:	3710      	adds	r7, #16
 800414c:	46bd      	mov	sp, r7
 800414e:	bd80      	pop	{r7, pc}
 8004150:	2000000c 	.word	0x2000000c

08004154 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004154:	b480      	push	{r7}
 8004156:	b083      	sub	sp, #12
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
 800415c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	689b      	ldr	r3, [r3, #8]
 8004162:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	431a      	orrs	r2, r3
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	609a      	str	r2, [r3, #8]
}
 800416e:	bf00      	nop
 8004170:	370c      	adds	r7, #12
 8004172:	46bd      	mov	sp, r7
 8004174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004178:	4770      	bx	lr

0800417a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800417a:	b480      	push	{r7}
 800417c:	b083      	sub	sp, #12
 800417e:	af00      	add	r7, sp, #0
 8004180:	6078      	str	r0, [r7, #4]
 8004182:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	689b      	ldr	r3, [r3, #8]
 8004188:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800418c:	683b      	ldr	r3, [r7, #0]
 800418e:	431a      	orrs	r2, r3
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	609a      	str	r2, [r3, #8]
}
 8004194:	bf00      	nop
 8004196:	370c      	adds	r7, #12
 8004198:	46bd      	mov	sp, r7
 800419a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419e:	4770      	bx	lr

080041a0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80041a0:	b480      	push	{r7}
 80041a2:	b083      	sub	sp, #12
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	689b      	ldr	r3, [r3, #8]
 80041ac:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	370c      	adds	r7, #12
 80041b4:	46bd      	mov	sp, r7
 80041b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ba:	4770      	bx	lr

080041bc <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80041bc:	b480      	push	{r7}
 80041be:	b087      	sub	sp, #28
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	60f8      	str	r0, [r7, #12]
 80041c4:	60b9      	str	r1, [r7, #8]
 80041c6:	607a      	str	r2, [r7, #4]
 80041c8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	3360      	adds	r3, #96	@ 0x60
 80041ce:	461a      	mov	r2, r3
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	009b      	lsls	r3, r3, #2
 80041d4:	4413      	add	r3, r2
 80041d6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80041d8:	697b      	ldr	r3, [r7, #20]
 80041da:	681a      	ldr	r2, [r3, #0]
 80041dc:	4b08      	ldr	r3, [pc, #32]	@ (8004200 <LL_ADC_SetOffset+0x44>)
 80041de:	4013      	ands	r3, r2
 80041e0:	687a      	ldr	r2, [r7, #4]
 80041e2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80041e6:	683a      	ldr	r2, [r7, #0]
 80041e8:	430a      	orrs	r2, r1
 80041ea:	4313      	orrs	r3, r2
 80041ec:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80041f0:	697b      	ldr	r3, [r7, #20]
 80041f2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80041f4:	bf00      	nop
 80041f6:	371c      	adds	r7, #28
 80041f8:	46bd      	mov	sp, r7
 80041fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fe:	4770      	bx	lr
 8004200:	03fff000 	.word	0x03fff000

08004204 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8004204:	b480      	push	{r7}
 8004206:	b085      	sub	sp, #20
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
 800420c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	3360      	adds	r3, #96	@ 0x60
 8004212:	461a      	mov	r2, r3
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	009b      	lsls	r3, r3, #2
 8004218:	4413      	add	r3, r2
 800421a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8004224:	4618      	mov	r0, r3
 8004226:	3714      	adds	r7, #20
 8004228:	46bd      	mov	sp, r7
 800422a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422e:	4770      	bx	lr

08004230 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8004230:	b480      	push	{r7}
 8004232:	b087      	sub	sp, #28
 8004234:	af00      	add	r7, sp, #0
 8004236:	60f8      	str	r0, [r7, #12]
 8004238:	60b9      	str	r1, [r7, #8]
 800423a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	3360      	adds	r3, #96	@ 0x60
 8004240:	461a      	mov	r2, r3
 8004242:	68bb      	ldr	r3, [r7, #8]
 8004244:	009b      	lsls	r3, r3, #2
 8004246:	4413      	add	r3, r2
 8004248:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800424a:	697b      	ldr	r3, [r7, #20]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	431a      	orrs	r2, r3
 8004256:	697b      	ldr	r3, [r7, #20]
 8004258:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800425a:	bf00      	nop
 800425c:	371c      	adds	r7, #28
 800425e:	46bd      	mov	sp, r7
 8004260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004264:	4770      	bx	lr

08004266 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8004266:	b480      	push	{r7}
 8004268:	b087      	sub	sp, #28
 800426a:	af00      	add	r7, sp, #0
 800426c:	60f8      	str	r0, [r7, #12]
 800426e:	60b9      	str	r1, [r7, #8]
 8004270:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	3360      	adds	r3, #96	@ 0x60
 8004276:	461a      	mov	r2, r3
 8004278:	68bb      	ldr	r3, [r7, #8]
 800427a:	009b      	lsls	r3, r3, #2
 800427c:	4413      	add	r3, r2
 800427e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004280:	697b      	ldr	r3, [r7, #20]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	431a      	orrs	r2, r3
 800428c:	697b      	ldr	r3, [r7, #20]
 800428e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8004290:	bf00      	nop
 8004292:	371c      	adds	r7, #28
 8004294:	46bd      	mov	sp, r7
 8004296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429a:	4770      	bx	lr

0800429c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800429c:	b480      	push	{r7}
 800429e:	b087      	sub	sp, #28
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	60f8      	str	r0, [r7, #12]
 80042a4:	60b9      	str	r1, [r7, #8]
 80042a6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	3360      	adds	r3, #96	@ 0x60
 80042ac:	461a      	mov	r2, r3
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	009b      	lsls	r3, r3, #2
 80042b2:	4413      	add	r3, r2
 80042b4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80042b6:	697b      	ldr	r3, [r7, #20]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	431a      	orrs	r2, r3
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80042c6:	bf00      	nop
 80042c8:	371c      	adds	r7, #28
 80042ca:	46bd      	mov	sp, r7
 80042cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d0:	4770      	bx	lr

080042d2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80042d2:	b480      	push	{r7}
 80042d4:	b083      	sub	sp, #12
 80042d6:	af00      	add	r7, sp, #0
 80042d8:	6078      	str	r0, [r7, #4]
 80042da:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	695b      	ldr	r3, [r3, #20]
 80042e0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	431a      	orrs	r2, r3
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	615a      	str	r2, [r3, #20]
}
 80042ec:	bf00      	nop
 80042ee:	370c      	adds	r7, #12
 80042f0:	46bd      	mov	sp, r7
 80042f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f6:	4770      	bx	lr

080042f8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80042f8:	b480      	push	{r7}
 80042fa:	b083      	sub	sp, #12
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	68db      	ldr	r3, [r3, #12]
 8004304:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004308:	2b00      	cmp	r3, #0
 800430a:	d101      	bne.n	8004310 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800430c:	2301      	movs	r3, #1
 800430e:	e000      	b.n	8004312 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004310:	2300      	movs	r3, #0
}
 8004312:	4618      	mov	r0, r3
 8004314:	370c      	adds	r7, #12
 8004316:	46bd      	mov	sp, r7
 8004318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431c:	4770      	bx	lr

0800431e <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800431e:	b480      	push	{r7}
 8004320:	b087      	sub	sp, #28
 8004322:	af00      	add	r7, sp, #0
 8004324:	60f8      	str	r0, [r7, #12]
 8004326:	60b9      	str	r1, [r7, #8]
 8004328:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	3330      	adds	r3, #48	@ 0x30
 800432e:	461a      	mov	r2, r3
 8004330:	68bb      	ldr	r3, [r7, #8]
 8004332:	0a1b      	lsrs	r3, r3, #8
 8004334:	009b      	lsls	r3, r3, #2
 8004336:	f003 030c 	and.w	r3, r3, #12
 800433a:	4413      	add	r3, r2
 800433c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800433e:	697b      	ldr	r3, [r7, #20]
 8004340:	681a      	ldr	r2, [r3, #0]
 8004342:	68bb      	ldr	r3, [r7, #8]
 8004344:	f003 031f 	and.w	r3, r3, #31
 8004348:	211f      	movs	r1, #31
 800434a:	fa01 f303 	lsl.w	r3, r1, r3
 800434e:	43db      	mvns	r3, r3
 8004350:	401a      	ands	r2, r3
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	0e9b      	lsrs	r3, r3, #26
 8004356:	f003 011f 	and.w	r1, r3, #31
 800435a:	68bb      	ldr	r3, [r7, #8]
 800435c:	f003 031f 	and.w	r3, r3, #31
 8004360:	fa01 f303 	lsl.w	r3, r1, r3
 8004364:	431a      	orrs	r2, r3
 8004366:	697b      	ldr	r3, [r7, #20]
 8004368:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800436a:	bf00      	nop
 800436c:	371c      	adds	r7, #28
 800436e:	46bd      	mov	sp, r7
 8004370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004374:	4770      	bx	lr

08004376 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004376:	b480      	push	{r7}
 8004378:	b087      	sub	sp, #28
 800437a:	af00      	add	r7, sp, #0
 800437c:	60f8      	str	r0, [r7, #12]
 800437e:	60b9      	str	r1, [r7, #8]
 8004380:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	3314      	adds	r3, #20
 8004386:	461a      	mov	r2, r3
 8004388:	68bb      	ldr	r3, [r7, #8]
 800438a:	0e5b      	lsrs	r3, r3, #25
 800438c:	009b      	lsls	r3, r3, #2
 800438e:	f003 0304 	and.w	r3, r3, #4
 8004392:	4413      	add	r3, r2
 8004394:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004396:	697b      	ldr	r3, [r7, #20]
 8004398:	681a      	ldr	r2, [r3, #0]
 800439a:	68bb      	ldr	r3, [r7, #8]
 800439c:	0d1b      	lsrs	r3, r3, #20
 800439e:	f003 031f 	and.w	r3, r3, #31
 80043a2:	2107      	movs	r1, #7
 80043a4:	fa01 f303 	lsl.w	r3, r1, r3
 80043a8:	43db      	mvns	r3, r3
 80043aa:	401a      	ands	r2, r3
 80043ac:	68bb      	ldr	r3, [r7, #8]
 80043ae:	0d1b      	lsrs	r3, r3, #20
 80043b0:	f003 031f 	and.w	r3, r3, #31
 80043b4:	6879      	ldr	r1, [r7, #4]
 80043b6:	fa01 f303 	lsl.w	r3, r1, r3
 80043ba:	431a      	orrs	r2, r3
 80043bc:	697b      	ldr	r3, [r7, #20]
 80043be:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80043c0:	bf00      	nop
 80043c2:	371c      	adds	r7, #28
 80043c4:	46bd      	mov	sp, r7
 80043c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ca:	4770      	bx	lr

080043cc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80043cc:	b480      	push	{r7}
 80043ce:	b085      	sub	sp, #20
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	60f8      	str	r0, [r7, #12]
 80043d4:	60b9      	str	r1, [r7, #8]
 80043d6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043e4:	43db      	mvns	r3, r3
 80043e6:	401a      	ands	r2, r3
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	f003 0318 	and.w	r3, r3, #24
 80043ee:	4908      	ldr	r1, [pc, #32]	@ (8004410 <LL_ADC_SetChannelSingleDiff+0x44>)
 80043f0:	40d9      	lsrs	r1, r3
 80043f2:	68bb      	ldr	r3, [r7, #8]
 80043f4:	400b      	ands	r3, r1
 80043f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043fa:	431a      	orrs	r2, r3
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8004402:	bf00      	nop
 8004404:	3714      	adds	r7, #20
 8004406:	46bd      	mov	sp, r7
 8004408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440c:	4770      	bx	lr
 800440e:	bf00      	nop
 8004410:	0007ffff 	.word	0x0007ffff

08004414 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004414:	b480      	push	{r7}
 8004416:	b083      	sub	sp, #12
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	689b      	ldr	r3, [r3, #8]
 8004420:	f003 031f 	and.w	r3, r3, #31
}
 8004424:	4618      	mov	r0, r3
 8004426:	370c      	adds	r7, #12
 8004428:	46bd      	mov	sp, r7
 800442a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442e:	4770      	bx	lr

08004430 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004430:	b480      	push	{r7}
 8004432:	b083      	sub	sp, #12
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	689b      	ldr	r3, [r3, #8]
 800443c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8004440:	4618      	mov	r0, r3
 8004442:	370c      	adds	r7, #12
 8004444:	46bd      	mov	sp, r7
 8004446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444a:	4770      	bx	lr

0800444c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800444c:	b480      	push	{r7}
 800444e:	b083      	sub	sp, #12
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	689b      	ldr	r3, [r3, #8]
 8004458:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800445c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004460:	687a      	ldr	r2, [r7, #4]
 8004462:	6093      	str	r3, [r2, #8]
}
 8004464:	bf00      	nop
 8004466:	370c      	adds	r7, #12
 8004468:	46bd      	mov	sp, r7
 800446a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446e:	4770      	bx	lr

08004470 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8004470:	b480      	push	{r7}
 8004472:	b083      	sub	sp, #12
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	689b      	ldr	r3, [r3, #8]
 800447c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004480:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004484:	d101      	bne.n	800448a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004486:	2301      	movs	r3, #1
 8004488:	e000      	b.n	800448c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800448a:	2300      	movs	r3, #0
}
 800448c:	4618      	mov	r0, r3
 800448e:	370c      	adds	r7, #12
 8004490:	46bd      	mov	sp, r7
 8004492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004496:	4770      	bx	lr

08004498 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004498:	b480      	push	{r7}
 800449a:	b083      	sub	sp, #12
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	689b      	ldr	r3, [r3, #8]
 80044a4:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80044a8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80044ac:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80044b4:	bf00      	nop
 80044b6:	370c      	adds	r7, #12
 80044b8:	46bd      	mov	sp, r7
 80044ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044be:	4770      	bx	lr

080044c0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b083      	sub	sp, #12
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	689b      	ldr	r3, [r3, #8]
 80044cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80044d0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80044d4:	d101      	bne.n	80044da <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80044d6:	2301      	movs	r3, #1
 80044d8:	e000      	b.n	80044dc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80044da:	2300      	movs	r3, #0
}
 80044dc:	4618      	mov	r0, r3
 80044de:	370c      	adds	r7, #12
 80044e0:	46bd      	mov	sp, r7
 80044e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e6:	4770      	bx	lr

080044e8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80044e8:	b480      	push	{r7}
 80044ea:	b083      	sub	sp, #12
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	689b      	ldr	r3, [r3, #8]
 80044f4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80044f8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80044fc:	f043 0201 	orr.w	r2, r3, #1
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004504:	bf00      	nop
 8004506:	370c      	adds	r7, #12
 8004508:	46bd      	mov	sp, r7
 800450a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450e:	4770      	bx	lr

08004510 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8004510:	b480      	push	{r7}
 8004512:	b083      	sub	sp, #12
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	689b      	ldr	r3, [r3, #8]
 800451c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004520:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004524:	f043 0202 	orr.w	r2, r3, #2
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800452c:	bf00      	nop
 800452e:	370c      	adds	r7, #12
 8004530:	46bd      	mov	sp, r7
 8004532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004536:	4770      	bx	lr

08004538 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004538:	b480      	push	{r7}
 800453a:	b083      	sub	sp, #12
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	689b      	ldr	r3, [r3, #8]
 8004544:	f003 0301 	and.w	r3, r3, #1
 8004548:	2b01      	cmp	r3, #1
 800454a:	d101      	bne.n	8004550 <LL_ADC_IsEnabled+0x18>
 800454c:	2301      	movs	r3, #1
 800454e:	e000      	b.n	8004552 <LL_ADC_IsEnabled+0x1a>
 8004550:	2300      	movs	r3, #0
}
 8004552:	4618      	mov	r0, r3
 8004554:	370c      	adds	r7, #12
 8004556:	46bd      	mov	sp, r7
 8004558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455c:	4770      	bx	lr

0800455e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800455e:	b480      	push	{r7}
 8004560:	b083      	sub	sp, #12
 8004562:	af00      	add	r7, sp, #0
 8004564:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	689b      	ldr	r3, [r3, #8]
 800456a:	f003 0302 	and.w	r3, r3, #2
 800456e:	2b02      	cmp	r3, #2
 8004570:	d101      	bne.n	8004576 <LL_ADC_IsDisableOngoing+0x18>
 8004572:	2301      	movs	r3, #1
 8004574:	e000      	b.n	8004578 <LL_ADC_IsDisableOngoing+0x1a>
 8004576:	2300      	movs	r3, #0
}
 8004578:	4618      	mov	r0, r3
 800457a:	370c      	adds	r7, #12
 800457c:	46bd      	mov	sp, r7
 800457e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004582:	4770      	bx	lr

08004584 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004584:	b480      	push	{r7}
 8004586:	b083      	sub	sp, #12
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	689b      	ldr	r3, [r3, #8]
 8004590:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004594:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004598:	f043 0204 	orr.w	r2, r3, #4
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80045a0:	bf00      	nop
 80045a2:	370c      	adds	r7, #12
 80045a4:	46bd      	mov	sp, r7
 80045a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045aa:	4770      	bx	lr

080045ac <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80045ac:	b480      	push	{r7}
 80045ae:	b083      	sub	sp, #12
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	689b      	ldr	r3, [r3, #8]
 80045b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80045bc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80045c0:	f043 0210 	orr.w	r2, r3, #16
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80045c8:	bf00      	nop
 80045ca:	370c      	adds	r7, #12
 80045cc:	46bd      	mov	sp, r7
 80045ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d2:	4770      	bx	lr

080045d4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80045d4:	b480      	push	{r7}
 80045d6:	b083      	sub	sp, #12
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	689b      	ldr	r3, [r3, #8]
 80045e0:	f003 0304 	and.w	r3, r3, #4
 80045e4:	2b04      	cmp	r3, #4
 80045e6:	d101      	bne.n	80045ec <LL_ADC_REG_IsConversionOngoing+0x18>
 80045e8:	2301      	movs	r3, #1
 80045ea:	e000      	b.n	80045ee <LL_ADC_REG_IsConversionOngoing+0x1a>
 80045ec:	2300      	movs	r3, #0
}
 80045ee:	4618      	mov	r0, r3
 80045f0:	370c      	adds	r7, #12
 80045f2:	46bd      	mov	sp, r7
 80045f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f8:	4770      	bx	lr

080045fa <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80045fa:	b480      	push	{r7}
 80045fc:	b083      	sub	sp, #12
 80045fe:	af00      	add	r7, sp, #0
 8004600:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	689b      	ldr	r3, [r3, #8]
 8004606:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800460a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800460e:	f043 0220 	orr.w	r2, r3, #32
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8004616:	bf00      	nop
 8004618:	370c      	adds	r7, #12
 800461a:	46bd      	mov	sp, r7
 800461c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004620:	4770      	bx	lr

08004622 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004622:	b480      	push	{r7}
 8004624:	b083      	sub	sp, #12
 8004626:	af00      	add	r7, sp, #0
 8004628:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	689b      	ldr	r3, [r3, #8]
 800462e:	f003 0308 	and.w	r3, r3, #8
 8004632:	2b08      	cmp	r3, #8
 8004634:	d101      	bne.n	800463a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004636:	2301      	movs	r3, #1
 8004638:	e000      	b.n	800463c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800463a:	2300      	movs	r3, #0
}
 800463c:	4618      	mov	r0, r3
 800463e:	370c      	adds	r7, #12
 8004640:	46bd      	mov	sp, r7
 8004642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004646:	4770      	bx	lr

08004648 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004648:	b590      	push	{r4, r7, lr}
 800464a:	b089      	sub	sp, #36	@ 0x24
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004650:	2300      	movs	r3, #0
 8004652:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8004654:	2300      	movs	r3, #0
 8004656:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d101      	bne.n	8004662 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800465e:	2301      	movs	r3, #1
 8004660:	e167      	b.n	8004932 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	695b      	ldr	r3, [r3, #20]
 8004666:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800466c:	2b00      	cmp	r3, #0
 800466e:	d109      	bne.n	8004684 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004670:	6878      	ldr	r0, [r7, #4]
 8004672:	f7fe f875 	bl	8002760 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2200      	movs	r2, #0
 800467a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2200      	movs	r2, #0
 8004680:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4618      	mov	r0, r3
 800468a:	f7ff fef1 	bl	8004470 <LL_ADC_IsDeepPowerDownEnabled>
 800468e:	4603      	mov	r3, r0
 8004690:	2b00      	cmp	r3, #0
 8004692:	d004      	beq.n	800469e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4618      	mov	r0, r3
 800469a:	f7ff fed7 	bl	800444c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	4618      	mov	r0, r3
 80046a4:	f7ff ff0c 	bl	80044c0 <LL_ADC_IsInternalRegulatorEnabled>
 80046a8:	4603      	mov	r3, r0
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d115      	bne.n	80046da <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	4618      	mov	r0, r3
 80046b4:	f7ff fef0 	bl	8004498 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80046b8:	4ba0      	ldr	r3, [pc, #640]	@ (800493c <HAL_ADC_Init+0x2f4>)
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	099b      	lsrs	r3, r3, #6
 80046be:	4aa0      	ldr	r2, [pc, #640]	@ (8004940 <HAL_ADC_Init+0x2f8>)
 80046c0:	fba2 2303 	umull	r2, r3, r2, r3
 80046c4:	099b      	lsrs	r3, r3, #6
 80046c6:	3301      	adds	r3, #1
 80046c8:	005b      	lsls	r3, r3, #1
 80046ca:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80046cc:	e002      	b.n	80046d4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	3b01      	subs	r3, #1
 80046d2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d1f9      	bne.n	80046ce <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	4618      	mov	r0, r3
 80046e0:	f7ff feee 	bl	80044c0 <LL_ADC_IsInternalRegulatorEnabled>
 80046e4:	4603      	mov	r3, r0
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d10d      	bne.n	8004706 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046ee:	f043 0210 	orr.w	r2, r3, #16
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046fa:	f043 0201 	orr.w	r2, r3, #1
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8004702:	2301      	movs	r3, #1
 8004704:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	4618      	mov	r0, r3
 800470c:	f7ff ff62 	bl	80045d4 <LL_ADC_REG_IsConversionOngoing>
 8004710:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004716:	f003 0310 	and.w	r3, r3, #16
 800471a:	2b00      	cmp	r3, #0
 800471c:	f040 8100 	bne.w	8004920 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8004720:	697b      	ldr	r3, [r7, #20]
 8004722:	2b00      	cmp	r3, #0
 8004724:	f040 80fc 	bne.w	8004920 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800472c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8004730:	f043 0202 	orr.w	r2, r3, #2
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4618      	mov	r0, r3
 800473e:	f7ff fefb 	bl	8004538 <LL_ADC_IsEnabled>
 8004742:	4603      	mov	r3, r0
 8004744:	2b00      	cmp	r3, #0
 8004746:	d111      	bne.n	800476c <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004748:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800474c:	f7ff fef4 	bl	8004538 <LL_ADC_IsEnabled>
 8004750:	4604      	mov	r4, r0
 8004752:	487c      	ldr	r0, [pc, #496]	@ (8004944 <HAL_ADC_Init+0x2fc>)
 8004754:	f7ff fef0 	bl	8004538 <LL_ADC_IsEnabled>
 8004758:	4603      	mov	r3, r0
 800475a:	4323      	orrs	r3, r4
 800475c:	2b00      	cmp	r3, #0
 800475e:	d105      	bne.n	800476c <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	4619      	mov	r1, r3
 8004766:	4878      	ldr	r0, [pc, #480]	@ (8004948 <HAL_ADC_Init+0x300>)
 8004768:	f7ff fcf4 	bl	8004154 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	7f5b      	ldrb	r3, [r3, #29]
 8004770:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004776:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800477c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8004782:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800478a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800478c:	4313      	orrs	r3, r2
 800478e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004796:	2b01      	cmp	r3, #1
 8004798:	d106      	bne.n	80047a8 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800479e:	3b01      	subs	r3, #1
 80047a0:	045b      	lsls	r3, r3, #17
 80047a2:	69ba      	ldr	r2, [r7, #24]
 80047a4:	4313      	orrs	r3, r2
 80047a6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d009      	beq.n	80047c4 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047b4:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047bc:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80047be:	69ba      	ldr	r2, [r7, #24]
 80047c0:	4313      	orrs	r3, r2
 80047c2:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	68da      	ldr	r2, [r3, #12]
 80047ca:	4b60      	ldr	r3, [pc, #384]	@ (800494c <HAL_ADC_Init+0x304>)
 80047cc:	4013      	ands	r3, r2
 80047ce:	687a      	ldr	r2, [r7, #4]
 80047d0:	6812      	ldr	r2, [r2, #0]
 80047d2:	69b9      	ldr	r1, [r7, #24]
 80047d4:	430b      	orrs	r3, r1
 80047d6:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	691b      	ldr	r3, [r3, #16]
 80047de:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	430a      	orrs	r2, r1
 80047ec:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4618      	mov	r0, r3
 80047f4:	f7ff ff15 	bl	8004622 <LL_ADC_INJ_IsConversionOngoing>
 80047f8:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80047fa:	697b      	ldr	r3, [r7, #20]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d16d      	bne.n	80048dc <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004800:	693b      	ldr	r3, [r7, #16]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d16a      	bne.n	80048dc <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800480a:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004812:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004814:	4313      	orrs	r3, r2
 8004816:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	68db      	ldr	r3, [r3, #12]
 800481e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004822:	f023 0302 	bic.w	r3, r3, #2
 8004826:	687a      	ldr	r2, [r7, #4]
 8004828:	6812      	ldr	r2, [r2, #0]
 800482a:	69b9      	ldr	r1, [r7, #24]
 800482c:	430b      	orrs	r3, r1
 800482e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	691b      	ldr	r3, [r3, #16]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d017      	beq.n	8004868 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	691a      	ldr	r2, [r3, #16]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004846:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004850:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004854:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004858:	687a      	ldr	r2, [r7, #4]
 800485a:	6911      	ldr	r1, [r2, #16]
 800485c:	687a      	ldr	r2, [r7, #4]
 800485e:	6812      	ldr	r2, [r2, #0]
 8004860:	430b      	orrs	r3, r1
 8004862:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8004866:	e013      	b.n	8004890 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	691a      	ldr	r2, [r3, #16]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004876:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004880:	687a      	ldr	r2, [r7, #4]
 8004882:	6812      	ldr	r2, [r2, #0]
 8004884:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004888:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800488c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004896:	2b01      	cmp	r3, #1
 8004898:	d118      	bne.n	80048cc <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	691b      	ldr	r3, [r3, #16]
 80048a0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80048a4:	f023 0304 	bic.w	r3, r3, #4
 80048a8:	687a      	ldr	r2, [r7, #4]
 80048aa:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80048ac:	687a      	ldr	r2, [r7, #4]
 80048ae:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80048b0:	4311      	orrs	r1, r2
 80048b2:	687a      	ldr	r2, [r7, #4]
 80048b4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80048b6:	4311      	orrs	r1, r2
 80048b8:	687a      	ldr	r2, [r7, #4]
 80048ba:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80048bc:	430a      	orrs	r2, r1
 80048be:	431a      	orrs	r2, r3
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f042 0201 	orr.w	r2, r2, #1
 80048c8:	611a      	str	r2, [r3, #16]
 80048ca:	e007      	b.n	80048dc <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	691a      	ldr	r2, [r3, #16]
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f022 0201 	bic.w	r2, r2, #1
 80048da:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	695b      	ldr	r3, [r3, #20]
 80048e0:	2b01      	cmp	r3, #1
 80048e2:	d10c      	bne.n	80048fe <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048ea:	f023 010f 	bic.w	r1, r3, #15
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6a1b      	ldr	r3, [r3, #32]
 80048f2:	1e5a      	subs	r2, r3, #1
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	430a      	orrs	r2, r1
 80048fa:	631a      	str	r2, [r3, #48]	@ 0x30
 80048fc:	e007      	b.n	800490e <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f022 020f 	bic.w	r2, r2, #15
 800490c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004912:	f023 0303 	bic.w	r3, r3, #3
 8004916:	f043 0201 	orr.w	r2, r3, #1
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800491e:	e007      	b.n	8004930 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004924:	f043 0210 	orr.w	r2, r3, #16
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800492c:	2301      	movs	r3, #1
 800492e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004930:	7ffb      	ldrb	r3, [r7, #31]
}
 8004932:	4618      	mov	r0, r3
 8004934:	3724      	adds	r7, #36	@ 0x24
 8004936:	46bd      	mov	sp, r7
 8004938:	bd90      	pop	{r4, r7, pc}
 800493a:	bf00      	nop
 800493c:	20000004 	.word	0x20000004
 8004940:	053e2d63 	.word	0x053e2d63
 8004944:	50000100 	.word	0x50000100
 8004948:	50000300 	.word	0x50000300
 800494c:	fff04007 	.word	0xfff04007

08004950 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b086      	sub	sp, #24
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004958:	4859      	ldr	r0, [pc, #356]	@ (8004ac0 <HAL_ADC_Start+0x170>)
 800495a:	f7ff fd5b 	bl	8004414 <LL_ADC_GetMultimode>
 800495e:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	4618      	mov	r0, r3
 8004966:	f7ff fe35 	bl	80045d4 <LL_ADC_REG_IsConversionOngoing>
 800496a:	4603      	mov	r3, r0
 800496c:	2b00      	cmp	r3, #0
 800496e:	f040 809f 	bne.w	8004ab0 <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004978:	2b01      	cmp	r3, #1
 800497a:	d101      	bne.n	8004980 <HAL_ADC_Start+0x30>
 800497c:	2302      	movs	r3, #2
 800497e:	e09a      	b.n	8004ab6 <HAL_ADC_Start+0x166>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2201      	movs	r2, #1
 8004984:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8004988:	6878      	ldr	r0, [r7, #4]
 800498a:	f000 fe63 	bl	8005654 <ADC_Enable>
 800498e:	4603      	mov	r3, r0
 8004990:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004992:	7dfb      	ldrb	r3, [r7, #23]
 8004994:	2b00      	cmp	r3, #0
 8004996:	f040 8086 	bne.w	8004aa6 <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800499e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80049a2:	f023 0301 	bic.w	r3, r3, #1
 80049a6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	4a44      	ldr	r2, [pc, #272]	@ (8004ac4 <HAL_ADC_Start+0x174>)
 80049b4:	4293      	cmp	r3, r2
 80049b6:	d002      	beq.n	80049be <HAL_ADC_Start+0x6e>
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	e001      	b.n	80049c2 <HAL_ADC_Start+0x72>
 80049be:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80049c2:	687a      	ldr	r2, [r7, #4]
 80049c4:	6812      	ldr	r2, [r2, #0]
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d002      	beq.n	80049d0 <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80049ca:	693b      	ldr	r3, [r7, #16]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d105      	bne.n	80049dc <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049d4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049e0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80049e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049e8:	d106      	bne.n	80049f8 <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049ee:	f023 0206 	bic.w	r2, r3, #6
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	661a      	str	r2, [r3, #96]	@ 0x60
 80049f6:	e002      	b.n	80049fe <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2200      	movs	r2, #0
 80049fc:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	221c      	movs	r2, #28
 8004a04:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2200      	movs	r2, #0
 8004a0a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4a2c      	ldr	r2, [pc, #176]	@ (8004ac4 <HAL_ADC_Start+0x174>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d002      	beq.n	8004a1e <HAL_ADC_Start+0xce>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	e001      	b.n	8004a22 <HAL_ADC_Start+0xd2>
 8004a1e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004a22:	687a      	ldr	r2, [r7, #4]
 8004a24:	6812      	ldr	r2, [r2, #0]
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d008      	beq.n	8004a3c <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004a2a:	693b      	ldr	r3, [r7, #16]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d005      	beq.n	8004a3c <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004a30:	693b      	ldr	r3, [r7, #16]
 8004a32:	2b05      	cmp	r3, #5
 8004a34:	d002      	beq.n	8004a3c <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004a36:	693b      	ldr	r3, [r7, #16]
 8004a38:	2b09      	cmp	r3, #9
 8004a3a:	d114      	bne.n	8004a66 <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	68db      	ldr	r3, [r3, #12]
 8004a42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d007      	beq.n	8004a5a <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a4e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004a52:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4618      	mov	r0, r3
 8004a60:	f7ff fd90 	bl	8004584 <LL_ADC_REG_StartConversion>
 8004a64:	e026      	b.n	8004ab4 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a6a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	4a13      	ldr	r2, [pc, #76]	@ (8004ac4 <HAL_ADC_Start+0x174>)
 8004a78:	4293      	cmp	r3, r2
 8004a7a:	d002      	beq.n	8004a82 <HAL_ADC_Start+0x132>
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	e001      	b.n	8004a86 <HAL_ADC_Start+0x136>
 8004a82:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004a86:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	68db      	ldr	r3, [r3, #12]
 8004a8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d00f      	beq.n	8004ab4 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a98:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004a9c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004aa4:	e006      	b.n	8004ab4 <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8004aae:	e001      	b.n	8004ab4 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004ab0:	2302      	movs	r3, #2
 8004ab2:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004ab4:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	3718      	adds	r7, #24
 8004aba:	46bd      	mov	sp, r7
 8004abc:	bd80      	pop	{r7, pc}
 8004abe:	bf00      	nop
 8004ac0:	50000300 	.word	0x50000300
 8004ac4:	50000100 	.word	0x50000100

08004ac8 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b084      	sub	sp, #16
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004ad6:	2b01      	cmp	r3, #1
 8004ad8:	d101      	bne.n	8004ade <HAL_ADC_Stop+0x16>
 8004ada:	2302      	movs	r3, #2
 8004adc:	e023      	b.n	8004b26 <HAL_ADC_Stop+0x5e>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2201      	movs	r2, #1
 8004ae2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8004ae6:	2103      	movs	r1, #3
 8004ae8:	6878      	ldr	r0, [r7, #4]
 8004aea:	f000 fcf7 	bl	80054dc <ADC_ConversionStop>
 8004aee:	4603      	mov	r3, r0
 8004af0:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8004af2:	7bfb      	ldrb	r3, [r7, #15]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d111      	bne.n	8004b1c <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8004af8:	6878      	ldr	r0, [r7, #4]
 8004afa:	f000 fe31 	bl	8005760 <ADC_Disable>
 8004afe:	4603      	mov	r3, r0
 8004b00:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8004b02:	7bfb      	ldrb	r3, [r7, #15]
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d109      	bne.n	8004b1c <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b0c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004b10:	f023 0301 	bic.w	r3, r3, #1
 8004b14:	f043 0201 	orr.w	r2, r3, #1
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2200      	movs	r2, #0
 8004b20:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004b24:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b26:	4618      	mov	r0, r3
 8004b28:	3710      	adds	r7, #16
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	bd80      	pop	{r7, pc}
	...

08004b30 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b088      	sub	sp, #32
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
 8004b38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004b3a:	4867      	ldr	r0, [pc, #412]	@ (8004cd8 <HAL_ADC_PollForConversion+0x1a8>)
 8004b3c:	f7ff fc6a 	bl	8004414 <LL_ADC_GetMultimode>
 8004b40:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	699b      	ldr	r3, [r3, #24]
 8004b46:	2b08      	cmp	r3, #8
 8004b48:	d102      	bne.n	8004b50 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8004b4a:	2308      	movs	r3, #8
 8004b4c:	61fb      	str	r3, [r7, #28]
 8004b4e:	e02a      	b.n	8004ba6 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004b50:	697b      	ldr	r3, [r7, #20]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d005      	beq.n	8004b62 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004b56:	697b      	ldr	r3, [r7, #20]
 8004b58:	2b05      	cmp	r3, #5
 8004b5a:	d002      	beq.n	8004b62 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004b5c:	697b      	ldr	r3, [r7, #20]
 8004b5e:	2b09      	cmp	r3, #9
 8004b60:	d111      	bne.n	8004b86 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	68db      	ldr	r3, [r3, #12]
 8004b68:	f003 0301 	and.w	r3, r3, #1
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d007      	beq.n	8004b80 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b74:	f043 0220 	orr.w	r2, r3, #32
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	e0a6      	b.n	8004cce <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8004b80:	2304      	movs	r3, #4
 8004b82:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8004b84:	e00f      	b.n	8004ba6 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004b86:	4854      	ldr	r0, [pc, #336]	@ (8004cd8 <HAL_ADC_PollForConversion+0x1a8>)
 8004b88:	f7ff fc52 	bl	8004430 <LL_ADC_GetMultiDMATransfer>
 8004b8c:	4603      	mov	r3, r0
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d007      	beq.n	8004ba2 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b96:	f043 0220 	orr.w	r2, r3, #32
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	e095      	b.n	8004cce <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8004ba2:	2304      	movs	r3, #4
 8004ba4:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8004ba6:	f7ff faa7 	bl	80040f8 <HAL_GetTick>
 8004baa:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004bac:	e021      	b.n	8004bf2 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bb4:	d01d      	beq.n	8004bf2 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8004bb6:	f7ff fa9f 	bl	80040f8 <HAL_GetTick>
 8004bba:	4602      	mov	r2, r0
 8004bbc:	693b      	ldr	r3, [r7, #16]
 8004bbe:	1ad3      	subs	r3, r2, r3
 8004bc0:	683a      	ldr	r2, [r7, #0]
 8004bc2:	429a      	cmp	r2, r3
 8004bc4:	d302      	bcc.n	8004bcc <HAL_ADC_PollForConversion+0x9c>
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d112      	bne.n	8004bf2 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	681a      	ldr	r2, [r3, #0]
 8004bd2:	69fb      	ldr	r3, [r7, #28]
 8004bd4:	4013      	ands	r3, r2
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d10b      	bne.n	8004bf2 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bde:	f043 0204 	orr.w	r2, r3, #4
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2200      	movs	r2, #0
 8004bea:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8004bee:	2303      	movs	r3, #3
 8004bf0:	e06d      	b.n	8004cce <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	681a      	ldr	r2, [r3, #0]
 8004bf8:	69fb      	ldr	r3, [r7, #28]
 8004bfa:	4013      	ands	r3, r2
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d0d6      	beq.n	8004bae <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c04:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	4618      	mov	r0, r3
 8004c12:	f7ff fb71 	bl	80042f8 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004c16:	4603      	mov	r3, r0
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d01c      	beq.n	8004c56 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	7f5b      	ldrb	r3, [r3, #29]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d118      	bne.n	8004c56 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f003 0308 	and.w	r3, r3, #8
 8004c2e:	2b08      	cmp	r3, #8
 8004c30:	d111      	bne.n	8004c56 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c36:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c42:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d105      	bne.n	8004c56 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c4e:	f043 0201 	orr.w	r2, r3, #1
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4a20      	ldr	r2, [pc, #128]	@ (8004cdc <HAL_ADC_PollForConversion+0x1ac>)
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d002      	beq.n	8004c66 <HAL_ADC_PollForConversion+0x136>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	e001      	b.n	8004c6a <HAL_ADC_PollForConversion+0x13a>
 8004c66:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004c6a:	687a      	ldr	r2, [r7, #4]
 8004c6c:	6812      	ldr	r2, [r2, #0]
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d008      	beq.n	8004c84 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004c72:	697b      	ldr	r3, [r7, #20]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d005      	beq.n	8004c84 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004c78:	697b      	ldr	r3, [r7, #20]
 8004c7a:	2b05      	cmp	r3, #5
 8004c7c:	d002      	beq.n	8004c84 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004c7e:	697b      	ldr	r3, [r7, #20]
 8004c80:	2b09      	cmp	r3, #9
 8004c82:	d104      	bne.n	8004c8e <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	68db      	ldr	r3, [r3, #12]
 8004c8a:	61bb      	str	r3, [r7, #24]
 8004c8c:	e00d      	b.n	8004caa <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	4a12      	ldr	r2, [pc, #72]	@ (8004cdc <HAL_ADC_PollForConversion+0x1ac>)
 8004c94:	4293      	cmp	r3, r2
 8004c96:	d002      	beq.n	8004c9e <HAL_ADC_PollForConversion+0x16e>
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	e001      	b.n	8004ca2 <HAL_ADC_PollForConversion+0x172>
 8004c9e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004ca2:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	68db      	ldr	r3, [r3, #12]
 8004ca8:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8004caa:	69fb      	ldr	r3, [r7, #28]
 8004cac:	2b08      	cmp	r3, #8
 8004cae:	d104      	bne.n	8004cba <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	2208      	movs	r2, #8
 8004cb6:	601a      	str	r2, [r3, #0]
 8004cb8:	e008      	b.n	8004ccc <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8004cba:	69bb      	ldr	r3, [r7, #24]
 8004cbc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d103      	bne.n	8004ccc <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	220c      	movs	r2, #12
 8004cca:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8004ccc:	2300      	movs	r3, #0
}
 8004cce:	4618      	mov	r0, r3
 8004cd0:	3720      	adds	r7, #32
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bd80      	pop	{r7, pc}
 8004cd6:	bf00      	nop
 8004cd8:	50000300 	.word	0x50000300
 8004cdc:	50000100 	.word	0x50000100

08004ce0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8004ce0:	b480      	push	{r7}
 8004ce2:	b083      	sub	sp, #12
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8004cee:	4618      	mov	r0, r3
 8004cf0:	370c      	adds	r7, #12
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf8:	4770      	bx	lr
	...

08004cfc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b0b6      	sub	sp, #216	@ 0xd8
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
 8004d04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004d06:	2300      	movs	r3, #0
 8004d08:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004d16:	2b01      	cmp	r3, #1
 8004d18:	d101      	bne.n	8004d1e <HAL_ADC_ConfigChannel+0x22>
 8004d1a:	2302      	movs	r3, #2
 8004d1c:	e3c8      	b.n	80054b0 <HAL_ADC_ConfigChannel+0x7b4>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2201      	movs	r2, #1
 8004d22:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	f7ff fc52 	bl	80045d4 <LL_ADC_REG_IsConversionOngoing>
 8004d30:	4603      	mov	r3, r0
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	f040 83ad 	bne.w	8005492 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6818      	ldr	r0, [r3, #0]
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	6859      	ldr	r1, [r3, #4]
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	461a      	mov	r2, r3
 8004d46:	f7ff faea 	bl	800431e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	4618      	mov	r0, r3
 8004d50:	f7ff fc40 	bl	80045d4 <LL_ADC_REG_IsConversionOngoing>
 8004d54:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	f7ff fc60 	bl	8004622 <LL_ADC_INJ_IsConversionOngoing>
 8004d62:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004d66:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	f040 81d9 	bne.w	8005122 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004d70:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	f040 81d4 	bne.w	8005122 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	689b      	ldr	r3, [r3, #8]
 8004d7e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004d82:	d10f      	bne.n	8004da4 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6818      	ldr	r0, [r3, #0]
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	4619      	mov	r1, r3
 8004d90:	f7ff faf1 	bl	8004376 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	f7ff fa98 	bl	80042d2 <LL_ADC_SetSamplingTimeCommonConfig>
 8004da2:	e00e      	b.n	8004dc2 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6818      	ldr	r0, [r3, #0]
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	6819      	ldr	r1, [r3, #0]
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	689b      	ldr	r3, [r3, #8]
 8004db0:	461a      	mov	r2, r3
 8004db2:	f7ff fae0 	bl	8004376 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	2100      	movs	r1, #0
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	f7ff fa88 	bl	80042d2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	695a      	ldr	r2, [r3, #20]
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	68db      	ldr	r3, [r3, #12]
 8004dcc:	08db      	lsrs	r3, r3, #3
 8004dce:	f003 0303 	and.w	r3, r3, #3
 8004dd2:	005b      	lsls	r3, r3, #1
 8004dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8004dd8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	691b      	ldr	r3, [r3, #16]
 8004de0:	2b04      	cmp	r3, #4
 8004de2:	d022      	beq.n	8004e2a <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6818      	ldr	r0, [r3, #0]
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	6919      	ldr	r1, [r3, #16]
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	681a      	ldr	r2, [r3, #0]
 8004df0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004df4:	f7ff f9e2 	bl	80041bc <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6818      	ldr	r0, [r3, #0]
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	6919      	ldr	r1, [r3, #16]
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	699b      	ldr	r3, [r3, #24]
 8004e04:	461a      	mov	r2, r3
 8004e06:	f7ff fa2e 	bl	8004266 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6818      	ldr	r0, [r3, #0]
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004e16:	2b01      	cmp	r3, #1
 8004e18:	d102      	bne.n	8004e20 <HAL_ADC_ConfigChannel+0x124>
 8004e1a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004e1e:	e000      	b.n	8004e22 <HAL_ADC_ConfigChannel+0x126>
 8004e20:	2300      	movs	r3, #0
 8004e22:	461a      	mov	r2, r3
 8004e24:	f7ff fa3a 	bl	800429c <LL_ADC_SetOffsetSaturation>
 8004e28:	e17b      	b.n	8005122 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	2100      	movs	r1, #0
 8004e30:	4618      	mov	r0, r3
 8004e32:	f7ff f9e7 	bl	8004204 <LL_ADC_GetOffsetChannel>
 8004e36:	4603      	mov	r3, r0
 8004e38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d10a      	bne.n	8004e56 <HAL_ADC_ConfigChannel+0x15a>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	2100      	movs	r1, #0
 8004e46:	4618      	mov	r0, r3
 8004e48:	f7ff f9dc 	bl	8004204 <LL_ADC_GetOffsetChannel>
 8004e4c:	4603      	mov	r3, r0
 8004e4e:	0e9b      	lsrs	r3, r3, #26
 8004e50:	f003 021f 	and.w	r2, r3, #31
 8004e54:	e01e      	b.n	8004e94 <HAL_ADC_ConfigChannel+0x198>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	2100      	movs	r1, #0
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	f7ff f9d1 	bl	8004204 <LL_ADC_GetOffsetChannel>
 8004e62:	4603      	mov	r3, r0
 8004e64:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e68:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004e6c:	fa93 f3a3 	rbit	r3, r3
 8004e70:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004e74:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004e78:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004e7c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d101      	bne.n	8004e88 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8004e84:	2320      	movs	r3, #32
 8004e86:	e004      	b.n	8004e92 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8004e88:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004e8c:	fab3 f383 	clz	r3, r3
 8004e90:	b2db      	uxtb	r3, r3
 8004e92:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d105      	bne.n	8004eac <HAL_ADC_ConfigChannel+0x1b0>
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	0e9b      	lsrs	r3, r3, #26
 8004ea6:	f003 031f 	and.w	r3, r3, #31
 8004eaa:	e018      	b.n	8004ede <HAL_ADC_ConfigChannel+0x1e2>
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eb4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004eb8:	fa93 f3a3 	rbit	r3, r3
 8004ebc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8004ec0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004ec4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8004ec8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d101      	bne.n	8004ed4 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8004ed0:	2320      	movs	r3, #32
 8004ed2:	e004      	b.n	8004ede <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8004ed4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004ed8:	fab3 f383 	clz	r3, r3
 8004edc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004ede:	429a      	cmp	r2, r3
 8004ee0:	d106      	bne.n	8004ef0 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	2100      	movs	r1, #0
 8004eea:	4618      	mov	r0, r3
 8004eec:	f7ff f9a0 	bl	8004230 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	2101      	movs	r1, #1
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	f7ff f984 	bl	8004204 <LL_ADC_GetOffsetChannel>
 8004efc:	4603      	mov	r3, r0
 8004efe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d10a      	bne.n	8004f1c <HAL_ADC_ConfigChannel+0x220>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	2101      	movs	r1, #1
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	f7ff f979 	bl	8004204 <LL_ADC_GetOffsetChannel>
 8004f12:	4603      	mov	r3, r0
 8004f14:	0e9b      	lsrs	r3, r3, #26
 8004f16:	f003 021f 	and.w	r2, r3, #31
 8004f1a:	e01e      	b.n	8004f5a <HAL_ADC_ConfigChannel+0x25e>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	2101      	movs	r1, #1
 8004f22:	4618      	mov	r0, r3
 8004f24:	f7ff f96e 	bl	8004204 <LL_ADC_GetOffsetChannel>
 8004f28:	4603      	mov	r3, r0
 8004f2a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f2e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004f32:	fa93 f3a3 	rbit	r3, r3
 8004f36:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8004f3a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004f3e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8004f42:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d101      	bne.n	8004f4e <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8004f4a:	2320      	movs	r3, #32
 8004f4c:	e004      	b.n	8004f58 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8004f4e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004f52:	fab3 f383 	clz	r3, r3
 8004f56:	b2db      	uxtb	r3, r3
 8004f58:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d105      	bne.n	8004f72 <HAL_ADC_ConfigChannel+0x276>
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	0e9b      	lsrs	r3, r3, #26
 8004f6c:	f003 031f 	and.w	r3, r3, #31
 8004f70:	e018      	b.n	8004fa4 <HAL_ADC_ConfigChannel+0x2a8>
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f7a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004f7e:	fa93 f3a3 	rbit	r3, r3
 8004f82:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8004f86:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004f8a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8004f8e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d101      	bne.n	8004f9a <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8004f96:	2320      	movs	r3, #32
 8004f98:	e004      	b.n	8004fa4 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8004f9a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004f9e:	fab3 f383 	clz	r3, r3
 8004fa2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004fa4:	429a      	cmp	r2, r3
 8004fa6:	d106      	bne.n	8004fb6 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	2200      	movs	r2, #0
 8004fae:	2101      	movs	r1, #1
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	f7ff f93d 	bl	8004230 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	2102      	movs	r1, #2
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	f7ff f921 	bl	8004204 <LL_ADC_GetOffsetChannel>
 8004fc2:	4603      	mov	r3, r0
 8004fc4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d10a      	bne.n	8004fe2 <HAL_ADC_ConfigChannel+0x2e6>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	2102      	movs	r1, #2
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	f7ff f916 	bl	8004204 <LL_ADC_GetOffsetChannel>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	0e9b      	lsrs	r3, r3, #26
 8004fdc:	f003 021f 	and.w	r2, r3, #31
 8004fe0:	e01e      	b.n	8005020 <HAL_ADC_ConfigChannel+0x324>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	2102      	movs	r1, #2
 8004fe8:	4618      	mov	r0, r3
 8004fea:	f7ff f90b 	bl	8004204 <LL_ADC_GetOffsetChannel>
 8004fee:	4603      	mov	r3, r0
 8004ff0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ff4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004ff8:	fa93 f3a3 	rbit	r3, r3
 8004ffc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8005000:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005004:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8005008:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800500c:	2b00      	cmp	r3, #0
 800500e:	d101      	bne.n	8005014 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8005010:	2320      	movs	r3, #32
 8005012:	e004      	b.n	800501e <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8005014:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005018:	fab3 f383 	clz	r3, r3
 800501c:	b2db      	uxtb	r3, r3
 800501e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005028:	2b00      	cmp	r3, #0
 800502a:	d105      	bne.n	8005038 <HAL_ADC_ConfigChannel+0x33c>
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	0e9b      	lsrs	r3, r3, #26
 8005032:	f003 031f 	and.w	r3, r3, #31
 8005036:	e016      	b.n	8005066 <HAL_ADC_ConfigChannel+0x36a>
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005040:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005044:	fa93 f3a3 	rbit	r3, r3
 8005048:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800504a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800504c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8005050:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005054:	2b00      	cmp	r3, #0
 8005056:	d101      	bne.n	800505c <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8005058:	2320      	movs	r3, #32
 800505a:	e004      	b.n	8005066 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 800505c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005060:	fab3 f383 	clz	r3, r3
 8005064:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005066:	429a      	cmp	r2, r3
 8005068:	d106      	bne.n	8005078 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	2200      	movs	r2, #0
 8005070:	2102      	movs	r1, #2
 8005072:	4618      	mov	r0, r3
 8005074:	f7ff f8dc 	bl	8004230 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	2103      	movs	r1, #3
 800507e:	4618      	mov	r0, r3
 8005080:	f7ff f8c0 	bl	8004204 <LL_ADC_GetOffsetChannel>
 8005084:	4603      	mov	r3, r0
 8005086:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800508a:	2b00      	cmp	r3, #0
 800508c:	d10a      	bne.n	80050a4 <HAL_ADC_ConfigChannel+0x3a8>
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	2103      	movs	r1, #3
 8005094:	4618      	mov	r0, r3
 8005096:	f7ff f8b5 	bl	8004204 <LL_ADC_GetOffsetChannel>
 800509a:	4603      	mov	r3, r0
 800509c:	0e9b      	lsrs	r3, r3, #26
 800509e:	f003 021f 	and.w	r2, r3, #31
 80050a2:	e017      	b.n	80050d4 <HAL_ADC_ConfigChannel+0x3d8>
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	2103      	movs	r1, #3
 80050aa:	4618      	mov	r0, r3
 80050ac:	f7ff f8aa 	bl	8004204 <LL_ADC_GetOffsetChannel>
 80050b0:	4603      	mov	r3, r0
 80050b2:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050b4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80050b6:	fa93 f3a3 	rbit	r3, r3
 80050ba:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80050bc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80050be:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80050c0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d101      	bne.n	80050ca <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 80050c6:	2320      	movs	r3, #32
 80050c8:	e003      	b.n	80050d2 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 80050ca:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80050cc:	fab3 f383 	clz	r3, r3
 80050d0:	b2db      	uxtb	r3, r3
 80050d2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d105      	bne.n	80050ec <HAL_ADC_ConfigChannel+0x3f0>
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	0e9b      	lsrs	r3, r3, #26
 80050e6:	f003 031f 	and.w	r3, r3, #31
 80050ea:	e011      	b.n	8005110 <HAL_ADC_ConfigChannel+0x414>
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050f2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80050f4:	fa93 f3a3 	rbit	r3, r3
 80050f8:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80050fa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80050fc:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80050fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005100:	2b00      	cmp	r3, #0
 8005102:	d101      	bne.n	8005108 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8005104:	2320      	movs	r3, #32
 8005106:	e003      	b.n	8005110 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8005108:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800510a:	fab3 f383 	clz	r3, r3
 800510e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005110:	429a      	cmp	r2, r3
 8005112:	d106      	bne.n	8005122 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	2200      	movs	r2, #0
 800511a:	2103      	movs	r1, #3
 800511c:	4618      	mov	r0, r3
 800511e:	f7ff f887 	bl	8004230 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	4618      	mov	r0, r3
 8005128:	f7ff fa06 	bl	8004538 <LL_ADC_IsEnabled>
 800512c:	4603      	mov	r3, r0
 800512e:	2b00      	cmp	r3, #0
 8005130:	f040 8140 	bne.w	80053b4 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6818      	ldr	r0, [r3, #0]
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	6819      	ldr	r1, [r3, #0]
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	68db      	ldr	r3, [r3, #12]
 8005140:	461a      	mov	r2, r3
 8005142:	f7ff f943 	bl	80043cc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	68db      	ldr	r3, [r3, #12]
 800514a:	4a8f      	ldr	r2, [pc, #572]	@ (8005388 <HAL_ADC_ConfigChannel+0x68c>)
 800514c:	4293      	cmp	r3, r2
 800514e:	f040 8131 	bne.w	80053b4 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800515e:	2b00      	cmp	r3, #0
 8005160:	d10b      	bne.n	800517a <HAL_ADC_ConfigChannel+0x47e>
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	0e9b      	lsrs	r3, r3, #26
 8005168:	3301      	adds	r3, #1
 800516a:	f003 031f 	and.w	r3, r3, #31
 800516e:	2b09      	cmp	r3, #9
 8005170:	bf94      	ite	ls
 8005172:	2301      	movls	r3, #1
 8005174:	2300      	movhi	r3, #0
 8005176:	b2db      	uxtb	r3, r3
 8005178:	e019      	b.n	80051ae <HAL_ADC_ConfigChannel+0x4b2>
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005180:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005182:	fa93 f3a3 	rbit	r3, r3
 8005186:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8005188:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800518a:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800518c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800518e:	2b00      	cmp	r3, #0
 8005190:	d101      	bne.n	8005196 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8005192:	2320      	movs	r3, #32
 8005194:	e003      	b.n	800519e <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8005196:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005198:	fab3 f383 	clz	r3, r3
 800519c:	b2db      	uxtb	r3, r3
 800519e:	3301      	adds	r3, #1
 80051a0:	f003 031f 	and.w	r3, r3, #31
 80051a4:	2b09      	cmp	r3, #9
 80051a6:	bf94      	ite	ls
 80051a8:	2301      	movls	r3, #1
 80051aa:	2300      	movhi	r3, #0
 80051ac:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d079      	beq.n	80052a6 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d107      	bne.n	80051ce <HAL_ADC_ConfigChannel+0x4d2>
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	0e9b      	lsrs	r3, r3, #26
 80051c4:	3301      	adds	r3, #1
 80051c6:	069b      	lsls	r3, r3, #26
 80051c8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80051cc:	e015      	b.n	80051fa <HAL_ADC_ConfigChannel+0x4fe>
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80051d6:	fa93 f3a3 	rbit	r3, r3
 80051da:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80051dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80051de:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80051e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d101      	bne.n	80051ea <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 80051e6:	2320      	movs	r3, #32
 80051e8:	e003      	b.n	80051f2 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 80051ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80051ec:	fab3 f383 	clz	r3, r3
 80051f0:	b2db      	uxtb	r3, r3
 80051f2:	3301      	adds	r3, #1
 80051f4:	069b      	lsls	r3, r3, #26
 80051f6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005202:	2b00      	cmp	r3, #0
 8005204:	d109      	bne.n	800521a <HAL_ADC_ConfigChannel+0x51e>
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	0e9b      	lsrs	r3, r3, #26
 800520c:	3301      	adds	r3, #1
 800520e:	f003 031f 	and.w	r3, r3, #31
 8005212:	2101      	movs	r1, #1
 8005214:	fa01 f303 	lsl.w	r3, r1, r3
 8005218:	e017      	b.n	800524a <HAL_ADC_ConfigChannel+0x54e>
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005220:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005222:	fa93 f3a3 	rbit	r3, r3
 8005226:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8005228:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800522a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800522c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800522e:	2b00      	cmp	r3, #0
 8005230:	d101      	bne.n	8005236 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8005232:	2320      	movs	r3, #32
 8005234:	e003      	b.n	800523e <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8005236:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005238:	fab3 f383 	clz	r3, r3
 800523c:	b2db      	uxtb	r3, r3
 800523e:	3301      	adds	r3, #1
 8005240:	f003 031f 	and.w	r3, r3, #31
 8005244:	2101      	movs	r1, #1
 8005246:	fa01 f303 	lsl.w	r3, r1, r3
 800524a:	ea42 0103 	orr.w	r1, r2, r3
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005256:	2b00      	cmp	r3, #0
 8005258:	d10a      	bne.n	8005270 <HAL_ADC_ConfigChannel+0x574>
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	0e9b      	lsrs	r3, r3, #26
 8005260:	3301      	adds	r3, #1
 8005262:	f003 021f 	and.w	r2, r3, #31
 8005266:	4613      	mov	r3, r2
 8005268:	005b      	lsls	r3, r3, #1
 800526a:	4413      	add	r3, r2
 800526c:	051b      	lsls	r3, r3, #20
 800526e:	e018      	b.n	80052a2 <HAL_ADC_ConfigChannel+0x5a6>
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005276:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005278:	fa93 f3a3 	rbit	r3, r3
 800527c:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800527e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005280:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8005282:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005284:	2b00      	cmp	r3, #0
 8005286:	d101      	bne.n	800528c <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8005288:	2320      	movs	r3, #32
 800528a:	e003      	b.n	8005294 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 800528c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800528e:	fab3 f383 	clz	r3, r3
 8005292:	b2db      	uxtb	r3, r3
 8005294:	3301      	adds	r3, #1
 8005296:	f003 021f 	and.w	r2, r3, #31
 800529a:	4613      	mov	r3, r2
 800529c:	005b      	lsls	r3, r3, #1
 800529e:	4413      	add	r3, r2
 80052a0:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80052a2:	430b      	orrs	r3, r1
 80052a4:	e081      	b.n	80053aa <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d107      	bne.n	80052c2 <HAL_ADC_ConfigChannel+0x5c6>
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	0e9b      	lsrs	r3, r3, #26
 80052b8:	3301      	adds	r3, #1
 80052ba:	069b      	lsls	r3, r3, #26
 80052bc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80052c0:	e015      	b.n	80052ee <HAL_ADC_ConfigChannel+0x5f2>
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052ca:	fa93 f3a3 	rbit	r3, r3
 80052ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80052d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052d2:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80052d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d101      	bne.n	80052de <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 80052da:	2320      	movs	r3, #32
 80052dc:	e003      	b.n	80052e6 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 80052de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052e0:	fab3 f383 	clz	r3, r3
 80052e4:	b2db      	uxtb	r3, r3
 80052e6:	3301      	adds	r3, #1
 80052e8:	069b      	lsls	r3, r3, #26
 80052ea:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d109      	bne.n	800530e <HAL_ADC_ConfigChannel+0x612>
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	0e9b      	lsrs	r3, r3, #26
 8005300:	3301      	adds	r3, #1
 8005302:	f003 031f 	and.w	r3, r3, #31
 8005306:	2101      	movs	r1, #1
 8005308:	fa01 f303 	lsl.w	r3, r1, r3
 800530c:	e017      	b.n	800533e <HAL_ADC_ConfigChannel+0x642>
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005314:	6a3b      	ldr	r3, [r7, #32]
 8005316:	fa93 f3a3 	rbit	r3, r3
 800531a:	61fb      	str	r3, [r7, #28]
  return result;
 800531c:	69fb      	ldr	r3, [r7, #28]
 800531e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8005320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005322:	2b00      	cmp	r3, #0
 8005324:	d101      	bne.n	800532a <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8005326:	2320      	movs	r3, #32
 8005328:	e003      	b.n	8005332 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 800532a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800532c:	fab3 f383 	clz	r3, r3
 8005330:	b2db      	uxtb	r3, r3
 8005332:	3301      	adds	r3, #1
 8005334:	f003 031f 	and.w	r3, r3, #31
 8005338:	2101      	movs	r1, #1
 800533a:	fa01 f303 	lsl.w	r3, r1, r3
 800533e:	ea42 0103 	orr.w	r1, r2, r3
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800534a:	2b00      	cmp	r3, #0
 800534c:	d10d      	bne.n	800536a <HAL_ADC_ConfigChannel+0x66e>
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	0e9b      	lsrs	r3, r3, #26
 8005354:	3301      	adds	r3, #1
 8005356:	f003 021f 	and.w	r2, r3, #31
 800535a:	4613      	mov	r3, r2
 800535c:	005b      	lsls	r3, r3, #1
 800535e:	4413      	add	r3, r2
 8005360:	3b1e      	subs	r3, #30
 8005362:	051b      	lsls	r3, r3, #20
 8005364:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005368:	e01e      	b.n	80053a8 <HAL_ADC_ConfigChannel+0x6ac>
 800536a:	683b      	ldr	r3, [r7, #0]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005370:	697b      	ldr	r3, [r7, #20]
 8005372:	fa93 f3a3 	rbit	r3, r3
 8005376:	613b      	str	r3, [r7, #16]
  return result;
 8005378:	693b      	ldr	r3, [r7, #16]
 800537a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800537c:	69bb      	ldr	r3, [r7, #24]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d104      	bne.n	800538c <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8005382:	2320      	movs	r3, #32
 8005384:	e006      	b.n	8005394 <HAL_ADC_ConfigChannel+0x698>
 8005386:	bf00      	nop
 8005388:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800538c:	69bb      	ldr	r3, [r7, #24]
 800538e:	fab3 f383 	clz	r3, r3
 8005392:	b2db      	uxtb	r3, r3
 8005394:	3301      	adds	r3, #1
 8005396:	f003 021f 	and.w	r2, r3, #31
 800539a:	4613      	mov	r3, r2
 800539c:	005b      	lsls	r3, r3, #1
 800539e:	4413      	add	r3, r2
 80053a0:	3b1e      	subs	r3, #30
 80053a2:	051b      	lsls	r3, r3, #20
 80053a4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80053a8:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80053aa:	683a      	ldr	r2, [r7, #0]
 80053ac:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80053ae:	4619      	mov	r1, r3
 80053b0:	f7fe ffe1 	bl	8004376 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	681a      	ldr	r2, [r3, #0]
 80053b8:	4b3f      	ldr	r3, [pc, #252]	@ (80054b8 <HAL_ADC_ConfigChannel+0x7bc>)
 80053ba:	4013      	ands	r3, r2
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d071      	beq.n	80054a4 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80053c0:	483e      	ldr	r0, [pc, #248]	@ (80054bc <HAL_ADC_ConfigChannel+0x7c0>)
 80053c2:	f7fe feed 	bl	80041a0 <LL_ADC_GetCommonPathInternalCh>
 80053c6:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	4a3c      	ldr	r2, [pc, #240]	@ (80054c0 <HAL_ADC_ConfigChannel+0x7c4>)
 80053d0:	4293      	cmp	r3, r2
 80053d2:	d004      	beq.n	80053de <HAL_ADC_ConfigChannel+0x6e2>
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	4a3a      	ldr	r2, [pc, #232]	@ (80054c4 <HAL_ADC_ConfigChannel+0x7c8>)
 80053da:	4293      	cmp	r3, r2
 80053dc:	d127      	bne.n	800542e <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80053de:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80053e2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d121      	bne.n	800542e <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80053f2:	d157      	bne.n	80054a4 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80053f4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80053f8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80053fc:	4619      	mov	r1, r3
 80053fe:	482f      	ldr	r0, [pc, #188]	@ (80054bc <HAL_ADC_ConfigChannel+0x7c0>)
 8005400:	f7fe febb 	bl	800417a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005404:	4b30      	ldr	r3, [pc, #192]	@ (80054c8 <HAL_ADC_ConfigChannel+0x7cc>)
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	099b      	lsrs	r3, r3, #6
 800540a:	4a30      	ldr	r2, [pc, #192]	@ (80054cc <HAL_ADC_ConfigChannel+0x7d0>)
 800540c:	fba2 2303 	umull	r2, r3, r2, r3
 8005410:	099b      	lsrs	r3, r3, #6
 8005412:	1c5a      	adds	r2, r3, #1
 8005414:	4613      	mov	r3, r2
 8005416:	005b      	lsls	r3, r3, #1
 8005418:	4413      	add	r3, r2
 800541a:	009b      	lsls	r3, r3, #2
 800541c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800541e:	e002      	b.n	8005426 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	3b01      	subs	r3, #1
 8005424:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d1f9      	bne.n	8005420 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800542c:	e03a      	b.n	80054a4 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	4a27      	ldr	r2, [pc, #156]	@ (80054d0 <HAL_ADC_ConfigChannel+0x7d4>)
 8005434:	4293      	cmp	r3, r2
 8005436:	d113      	bne.n	8005460 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005438:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800543c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005440:	2b00      	cmp	r3, #0
 8005442:	d10d      	bne.n	8005460 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	4a22      	ldr	r2, [pc, #136]	@ (80054d4 <HAL_ADC_ConfigChannel+0x7d8>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d02a      	beq.n	80054a4 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800544e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005452:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005456:	4619      	mov	r1, r3
 8005458:	4818      	ldr	r0, [pc, #96]	@ (80054bc <HAL_ADC_ConfigChannel+0x7c0>)
 800545a:	f7fe fe8e 	bl	800417a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800545e:	e021      	b.n	80054a4 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	4a1c      	ldr	r2, [pc, #112]	@ (80054d8 <HAL_ADC_ConfigChannel+0x7dc>)
 8005466:	4293      	cmp	r3, r2
 8005468:	d11c      	bne.n	80054a4 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800546a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800546e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005472:	2b00      	cmp	r3, #0
 8005474:	d116      	bne.n	80054a4 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	4a16      	ldr	r2, [pc, #88]	@ (80054d4 <HAL_ADC_ConfigChannel+0x7d8>)
 800547c:	4293      	cmp	r3, r2
 800547e:	d011      	beq.n	80054a4 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005480:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005484:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005488:	4619      	mov	r1, r3
 800548a:	480c      	ldr	r0, [pc, #48]	@ (80054bc <HAL_ADC_ConfigChannel+0x7c0>)
 800548c:	f7fe fe75 	bl	800417a <LL_ADC_SetCommonPathInternalCh>
 8005490:	e008      	b.n	80054a4 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005496:	f043 0220 	orr.w	r2, r3, #32
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800549e:	2301      	movs	r3, #1
 80054a0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2200      	movs	r2, #0
 80054a8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80054ac:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	37d8      	adds	r7, #216	@ 0xd8
 80054b4:	46bd      	mov	sp, r7
 80054b6:	bd80      	pop	{r7, pc}
 80054b8:	80080000 	.word	0x80080000
 80054bc:	50000300 	.word	0x50000300
 80054c0:	c3210000 	.word	0xc3210000
 80054c4:	90c00010 	.word	0x90c00010
 80054c8:	20000004 	.word	0x20000004
 80054cc:	053e2d63 	.word	0x053e2d63
 80054d0:	c7520000 	.word	0xc7520000
 80054d4:	50000100 	.word	0x50000100
 80054d8:	cb840000 	.word	0xcb840000

080054dc <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b088      	sub	sp, #32
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
 80054e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80054e6:	2300      	movs	r3, #0
 80054e8:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	4618      	mov	r0, r3
 80054f4:	f7ff f86e 	bl	80045d4 <LL_ADC_REG_IsConversionOngoing>
 80054f8:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	4618      	mov	r0, r3
 8005500:	f7ff f88f 	bl	8004622 <LL_ADC_INJ_IsConversionOngoing>
 8005504:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8005506:	693b      	ldr	r3, [r7, #16]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d103      	bne.n	8005514 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	2b00      	cmp	r3, #0
 8005510:	f000 8098 	beq.w	8005644 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	68db      	ldr	r3, [r3, #12]
 800551a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800551e:	2b00      	cmp	r3, #0
 8005520:	d02a      	beq.n	8005578 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	7f5b      	ldrb	r3, [r3, #29]
 8005526:	2b01      	cmp	r3, #1
 8005528:	d126      	bne.n	8005578 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	7f1b      	ldrb	r3, [r3, #28]
 800552e:	2b01      	cmp	r3, #1
 8005530:	d122      	bne.n	8005578 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8005532:	2301      	movs	r3, #1
 8005534:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8005536:	e014      	b.n	8005562 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8005538:	69fb      	ldr	r3, [r7, #28]
 800553a:	4a45      	ldr	r2, [pc, #276]	@ (8005650 <ADC_ConversionStop+0x174>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d90d      	bls.n	800555c <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005544:	f043 0210 	orr.w	r2, r3, #16
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005550:	f043 0201 	orr.w	r2, r3, #1
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8005558:	2301      	movs	r3, #1
 800555a:	e074      	b.n	8005646 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 800555c:	69fb      	ldr	r3, [r7, #28]
 800555e:	3301      	adds	r3, #1
 8005560:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800556c:	2b40      	cmp	r3, #64	@ 0x40
 800556e:	d1e3      	bne.n	8005538 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	2240      	movs	r2, #64	@ 0x40
 8005576:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8005578:	69bb      	ldr	r3, [r7, #24]
 800557a:	2b02      	cmp	r3, #2
 800557c:	d014      	beq.n	80055a8 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	4618      	mov	r0, r3
 8005584:	f7ff f826 	bl	80045d4 <LL_ADC_REG_IsConversionOngoing>
 8005588:	4603      	mov	r3, r0
 800558a:	2b00      	cmp	r3, #0
 800558c:	d00c      	beq.n	80055a8 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	4618      	mov	r0, r3
 8005594:	f7fe ffe3 	bl	800455e <LL_ADC_IsDisableOngoing>
 8005598:	4603      	mov	r3, r0
 800559a:	2b00      	cmp	r3, #0
 800559c:	d104      	bne.n	80055a8 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	4618      	mov	r0, r3
 80055a4:	f7ff f802 	bl	80045ac <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80055a8:	69bb      	ldr	r3, [r7, #24]
 80055aa:	2b01      	cmp	r3, #1
 80055ac:	d014      	beq.n	80055d8 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4618      	mov	r0, r3
 80055b4:	f7ff f835 	bl	8004622 <LL_ADC_INJ_IsConversionOngoing>
 80055b8:	4603      	mov	r3, r0
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d00c      	beq.n	80055d8 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	4618      	mov	r0, r3
 80055c4:	f7fe ffcb 	bl	800455e <LL_ADC_IsDisableOngoing>
 80055c8:	4603      	mov	r3, r0
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d104      	bne.n	80055d8 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	4618      	mov	r0, r3
 80055d4:	f7ff f811 	bl	80045fa <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80055d8:	69bb      	ldr	r3, [r7, #24]
 80055da:	2b02      	cmp	r3, #2
 80055dc:	d005      	beq.n	80055ea <ADC_ConversionStop+0x10e>
 80055de:	69bb      	ldr	r3, [r7, #24]
 80055e0:	2b03      	cmp	r3, #3
 80055e2:	d105      	bne.n	80055f0 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80055e4:	230c      	movs	r3, #12
 80055e6:	617b      	str	r3, [r7, #20]
        break;
 80055e8:	e005      	b.n	80055f6 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80055ea:	2308      	movs	r3, #8
 80055ec:	617b      	str	r3, [r7, #20]
        break;
 80055ee:	e002      	b.n	80055f6 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80055f0:	2304      	movs	r3, #4
 80055f2:	617b      	str	r3, [r7, #20]
        break;
 80055f4:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80055f6:	f7fe fd7f 	bl	80040f8 <HAL_GetTick>
 80055fa:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80055fc:	e01b      	b.n	8005636 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80055fe:	f7fe fd7b 	bl	80040f8 <HAL_GetTick>
 8005602:	4602      	mov	r2, r0
 8005604:	68bb      	ldr	r3, [r7, #8]
 8005606:	1ad3      	subs	r3, r2, r3
 8005608:	2b05      	cmp	r3, #5
 800560a:	d914      	bls.n	8005636 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	689a      	ldr	r2, [r3, #8]
 8005612:	697b      	ldr	r3, [r7, #20]
 8005614:	4013      	ands	r3, r2
 8005616:	2b00      	cmp	r3, #0
 8005618:	d00d      	beq.n	8005636 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800561e:	f043 0210 	orr.w	r2, r3, #16
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800562a:	f043 0201 	orr.w	r2, r3, #1
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8005632:	2301      	movs	r3, #1
 8005634:	e007      	b.n	8005646 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	689a      	ldr	r2, [r3, #8]
 800563c:	697b      	ldr	r3, [r7, #20]
 800563e:	4013      	ands	r3, r2
 8005640:	2b00      	cmp	r3, #0
 8005642:	d1dc      	bne.n	80055fe <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8005644:	2300      	movs	r3, #0
}
 8005646:	4618      	mov	r0, r3
 8005648:	3720      	adds	r7, #32
 800564a:	46bd      	mov	sp, r7
 800564c:	bd80      	pop	{r7, pc}
 800564e:	bf00      	nop
 8005650:	a33fffff 	.word	0xa33fffff

08005654 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b084      	sub	sp, #16
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800565c:	2300      	movs	r3, #0
 800565e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	4618      	mov	r0, r3
 8005666:	f7fe ff67 	bl	8004538 <LL_ADC_IsEnabled>
 800566a:	4603      	mov	r3, r0
 800566c:	2b00      	cmp	r3, #0
 800566e:	d169      	bne.n	8005744 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	689a      	ldr	r2, [r3, #8]
 8005676:	4b36      	ldr	r3, [pc, #216]	@ (8005750 <ADC_Enable+0xfc>)
 8005678:	4013      	ands	r3, r2
 800567a:	2b00      	cmp	r3, #0
 800567c:	d00d      	beq.n	800569a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005682:	f043 0210 	orr.w	r2, r3, #16
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800568e:	f043 0201 	orr.w	r2, r3, #1
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8005696:	2301      	movs	r3, #1
 8005698:	e055      	b.n	8005746 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	4618      	mov	r0, r3
 80056a0:	f7fe ff22 	bl	80044e8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80056a4:	482b      	ldr	r0, [pc, #172]	@ (8005754 <ADC_Enable+0x100>)
 80056a6:	f7fe fd7b 	bl	80041a0 <LL_ADC_GetCommonPathInternalCh>
 80056aa:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80056ac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d013      	beq.n	80056dc <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80056b4:	4b28      	ldr	r3, [pc, #160]	@ (8005758 <ADC_Enable+0x104>)
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	099b      	lsrs	r3, r3, #6
 80056ba:	4a28      	ldr	r2, [pc, #160]	@ (800575c <ADC_Enable+0x108>)
 80056bc:	fba2 2303 	umull	r2, r3, r2, r3
 80056c0:	099b      	lsrs	r3, r3, #6
 80056c2:	1c5a      	adds	r2, r3, #1
 80056c4:	4613      	mov	r3, r2
 80056c6:	005b      	lsls	r3, r3, #1
 80056c8:	4413      	add	r3, r2
 80056ca:	009b      	lsls	r3, r3, #2
 80056cc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80056ce:	e002      	b.n	80056d6 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80056d0:	68bb      	ldr	r3, [r7, #8]
 80056d2:	3b01      	subs	r3, #1
 80056d4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d1f9      	bne.n	80056d0 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80056dc:	f7fe fd0c 	bl	80040f8 <HAL_GetTick>
 80056e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80056e2:	e028      	b.n	8005736 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	4618      	mov	r0, r3
 80056ea:	f7fe ff25 	bl	8004538 <LL_ADC_IsEnabled>
 80056ee:	4603      	mov	r3, r0
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d104      	bne.n	80056fe <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	4618      	mov	r0, r3
 80056fa:	f7fe fef5 	bl	80044e8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80056fe:	f7fe fcfb 	bl	80040f8 <HAL_GetTick>
 8005702:	4602      	mov	r2, r0
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	1ad3      	subs	r3, r2, r3
 8005708:	2b02      	cmp	r3, #2
 800570a:	d914      	bls.n	8005736 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f003 0301 	and.w	r3, r3, #1
 8005716:	2b01      	cmp	r3, #1
 8005718:	d00d      	beq.n	8005736 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800571e:	f043 0210 	orr.w	r2, r3, #16
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800572a:	f043 0201 	orr.w	r2, r3, #1
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8005732:	2301      	movs	r3, #1
 8005734:	e007      	b.n	8005746 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f003 0301 	and.w	r3, r3, #1
 8005740:	2b01      	cmp	r3, #1
 8005742:	d1cf      	bne.n	80056e4 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005744:	2300      	movs	r3, #0
}
 8005746:	4618      	mov	r0, r3
 8005748:	3710      	adds	r7, #16
 800574a:	46bd      	mov	sp, r7
 800574c:	bd80      	pop	{r7, pc}
 800574e:	bf00      	nop
 8005750:	8000003f 	.word	0x8000003f
 8005754:	50000300 	.word	0x50000300
 8005758:	20000004 	.word	0x20000004
 800575c:	053e2d63 	.word	0x053e2d63

08005760 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b084      	sub	sp, #16
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	4618      	mov	r0, r3
 800576e:	f7fe fef6 	bl	800455e <LL_ADC_IsDisableOngoing>
 8005772:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	4618      	mov	r0, r3
 800577a:	f7fe fedd 	bl	8004538 <LL_ADC_IsEnabled>
 800577e:	4603      	mov	r3, r0
 8005780:	2b00      	cmp	r3, #0
 8005782:	d047      	beq.n	8005814 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d144      	bne.n	8005814 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	689b      	ldr	r3, [r3, #8]
 8005790:	f003 030d 	and.w	r3, r3, #13
 8005794:	2b01      	cmp	r3, #1
 8005796:	d10c      	bne.n	80057b2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4618      	mov	r0, r3
 800579e:	f7fe feb7 	bl	8004510 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	2203      	movs	r2, #3
 80057a8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80057aa:	f7fe fca5 	bl	80040f8 <HAL_GetTick>
 80057ae:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80057b0:	e029      	b.n	8005806 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057b6:	f043 0210 	orr.w	r2, r3, #16
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057c2:	f043 0201 	orr.w	r2, r3, #1
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 80057ca:	2301      	movs	r3, #1
 80057cc:	e023      	b.n	8005816 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80057ce:	f7fe fc93 	bl	80040f8 <HAL_GetTick>
 80057d2:	4602      	mov	r2, r0
 80057d4:	68bb      	ldr	r3, [r7, #8]
 80057d6:	1ad3      	subs	r3, r2, r3
 80057d8:	2b02      	cmp	r3, #2
 80057da:	d914      	bls.n	8005806 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	689b      	ldr	r3, [r3, #8]
 80057e2:	f003 0301 	and.w	r3, r3, #1
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d00d      	beq.n	8005806 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057ee:	f043 0210 	orr.w	r2, r3, #16
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057fa:	f043 0201 	orr.w	r2, r3, #1
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8005802:	2301      	movs	r3, #1
 8005804:	e007      	b.n	8005816 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	689b      	ldr	r3, [r3, #8]
 800580c:	f003 0301 	and.w	r3, r3, #1
 8005810:	2b00      	cmp	r3, #0
 8005812:	d1dc      	bne.n	80057ce <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005814:	2300      	movs	r3, #0
}
 8005816:	4618      	mov	r0, r3
 8005818:	3710      	adds	r7, #16
 800581a:	46bd      	mov	sp, r7
 800581c:	bd80      	pop	{r7, pc}

0800581e <LL_ADC_IsEnabled>:
{
 800581e:	b480      	push	{r7}
 8005820:	b083      	sub	sp, #12
 8005822:	af00      	add	r7, sp, #0
 8005824:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	689b      	ldr	r3, [r3, #8]
 800582a:	f003 0301 	and.w	r3, r3, #1
 800582e:	2b01      	cmp	r3, #1
 8005830:	d101      	bne.n	8005836 <LL_ADC_IsEnabled+0x18>
 8005832:	2301      	movs	r3, #1
 8005834:	e000      	b.n	8005838 <LL_ADC_IsEnabled+0x1a>
 8005836:	2300      	movs	r3, #0
}
 8005838:	4618      	mov	r0, r3
 800583a:	370c      	adds	r7, #12
 800583c:	46bd      	mov	sp, r7
 800583e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005842:	4770      	bx	lr

08005844 <LL_ADC_REG_IsConversionOngoing>:
{
 8005844:	b480      	push	{r7}
 8005846:	b083      	sub	sp, #12
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	689b      	ldr	r3, [r3, #8]
 8005850:	f003 0304 	and.w	r3, r3, #4
 8005854:	2b04      	cmp	r3, #4
 8005856:	d101      	bne.n	800585c <LL_ADC_REG_IsConversionOngoing+0x18>
 8005858:	2301      	movs	r3, #1
 800585a:	e000      	b.n	800585e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800585c:	2300      	movs	r3, #0
}
 800585e:	4618      	mov	r0, r3
 8005860:	370c      	adds	r7, #12
 8005862:	46bd      	mov	sp, r7
 8005864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005868:	4770      	bx	lr
	...

0800586c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800586c:	b590      	push	{r4, r7, lr}
 800586e:	b0a1      	sub	sp, #132	@ 0x84
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
 8005874:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005876:	2300      	movs	r3, #0
 8005878:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005882:	2b01      	cmp	r3, #1
 8005884:	d101      	bne.n	800588a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005886:	2302      	movs	r3, #2
 8005888:	e08b      	b.n	80059a2 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2201      	movs	r2, #1
 800588e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8005892:	2300      	movs	r3, #0
 8005894:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8005896:	2300      	movs	r3, #0
 8005898:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80058a2:	d102      	bne.n	80058aa <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80058a4:	4b41      	ldr	r3, [pc, #260]	@ (80059ac <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80058a6:	60bb      	str	r3, [r7, #8]
 80058a8:	e001      	b.n	80058ae <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80058aa:	2300      	movs	r3, #0
 80058ac:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80058ae:	68bb      	ldr	r3, [r7, #8]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d10b      	bne.n	80058cc <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058b8:	f043 0220 	orr.w	r2, r3, #32
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2200      	movs	r2, #0
 80058c4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80058c8:	2301      	movs	r3, #1
 80058ca:	e06a      	b.n	80059a2 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80058cc:	68bb      	ldr	r3, [r7, #8]
 80058ce:	4618      	mov	r0, r3
 80058d0:	f7ff ffb8 	bl	8005844 <LL_ADC_REG_IsConversionOngoing>
 80058d4:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	4618      	mov	r0, r3
 80058dc:	f7ff ffb2 	bl	8005844 <LL_ADC_REG_IsConversionOngoing>
 80058e0:	4603      	mov	r3, r0
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d14c      	bne.n	8005980 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80058e6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d149      	bne.n	8005980 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80058ec:	4b30      	ldr	r3, [pc, #192]	@ (80059b0 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 80058ee:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d028      	beq.n	800594a <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80058f8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80058fa:	689b      	ldr	r3, [r3, #8]
 80058fc:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	6859      	ldr	r1, [r3, #4]
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800590a:	035b      	lsls	r3, r3, #13
 800590c:	430b      	orrs	r3, r1
 800590e:	431a      	orrs	r2, r3
 8005910:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005912:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005914:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005918:	f7ff ff81 	bl	800581e <LL_ADC_IsEnabled>
 800591c:	4604      	mov	r4, r0
 800591e:	4823      	ldr	r0, [pc, #140]	@ (80059ac <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8005920:	f7ff ff7d 	bl	800581e <LL_ADC_IsEnabled>
 8005924:	4603      	mov	r3, r0
 8005926:	4323      	orrs	r3, r4
 8005928:	2b00      	cmp	r3, #0
 800592a:	d133      	bne.n	8005994 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800592c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800592e:	689b      	ldr	r3, [r3, #8]
 8005930:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8005934:	f023 030f 	bic.w	r3, r3, #15
 8005938:	683a      	ldr	r2, [r7, #0]
 800593a:	6811      	ldr	r1, [r2, #0]
 800593c:	683a      	ldr	r2, [r7, #0]
 800593e:	6892      	ldr	r2, [r2, #8]
 8005940:	430a      	orrs	r2, r1
 8005942:	431a      	orrs	r2, r3
 8005944:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005946:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005948:	e024      	b.n	8005994 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800594a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800594c:	689b      	ldr	r3, [r3, #8]
 800594e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005952:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005954:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005956:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800595a:	f7ff ff60 	bl	800581e <LL_ADC_IsEnabled>
 800595e:	4604      	mov	r4, r0
 8005960:	4812      	ldr	r0, [pc, #72]	@ (80059ac <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8005962:	f7ff ff5c 	bl	800581e <LL_ADC_IsEnabled>
 8005966:	4603      	mov	r3, r0
 8005968:	4323      	orrs	r3, r4
 800596a:	2b00      	cmp	r3, #0
 800596c:	d112      	bne.n	8005994 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800596e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005970:	689b      	ldr	r3, [r3, #8]
 8005972:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8005976:	f023 030f 	bic.w	r3, r3, #15
 800597a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800597c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800597e:	e009      	b.n	8005994 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005984:	f043 0220 	orr.w	r2, r3, #32
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800598c:	2301      	movs	r3, #1
 800598e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8005992:	e000      	b.n	8005996 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005994:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2200      	movs	r2, #0
 800599a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800599e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80059a2:	4618      	mov	r0, r3
 80059a4:	3784      	adds	r7, #132	@ 0x84
 80059a6:	46bd      	mov	sp, r7
 80059a8:	bd90      	pop	{r4, r7, pc}
 80059aa:	bf00      	nop
 80059ac:	50000100 	.word	0x50000100
 80059b0:	50000300 	.word	0x50000300

080059b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80059b4:	b480      	push	{r7}
 80059b6:	b085      	sub	sp, #20
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	f003 0307 	and.w	r3, r3, #7
 80059c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80059c4:	4b0c      	ldr	r3, [pc, #48]	@ (80059f8 <__NVIC_SetPriorityGrouping+0x44>)
 80059c6:	68db      	ldr	r3, [r3, #12]
 80059c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80059ca:	68ba      	ldr	r2, [r7, #8]
 80059cc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80059d0:	4013      	ands	r3, r2
 80059d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80059d8:	68bb      	ldr	r3, [r7, #8]
 80059da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80059dc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80059e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80059e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80059e6:	4a04      	ldr	r2, [pc, #16]	@ (80059f8 <__NVIC_SetPriorityGrouping+0x44>)
 80059e8:	68bb      	ldr	r3, [r7, #8]
 80059ea:	60d3      	str	r3, [r2, #12]
}
 80059ec:	bf00      	nop
 80059ee:	3714      	adds	r7, #20
 80059f0:	46bd      	mov	sp, r7
 80059f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f6:	4770      	bx	lr
 80059f8:	e000ed00 	.word	0xe000ed00

080059fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80059fc:	b480      	push	{r7}
 80059fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005a00:	4b04      	ldr	r3, [pc, #16]	@ (8005a14 <__NVIC_GetPriorityGrouping+0x18>)
 8005a02:	68db      	ldr	r3, [r3, #12]
 8005a04:	0a1b      	lsrs	r3, r3, #8
 8005a06:	f003 0307 	and.w	r3, r3, #7
}
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a12:	4770      	bx	lr
 8005a14:	e000ed00 	.word	0xe000ed00

08005a18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005a18:	b480      	push	{r7}
 8005a1a:	b083      	sub	sp, #12
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	4603      	mov	r3, r0
 8005a20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005a22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	db0b      	blt.n	8005a42 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005a2a:	79fb      	ldrb	r3, [r7, #7]
 8005a2c:	f003 021f 	and.w	r2, r3, #31
 8005a30:	4907      	ldr	r1, [pc, #28]	@ (8005a50 <__NVIC_EnableIRQ+0x38>)
 8005a32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a36:	095b      	lsrs	r3, r3, #5
 8005a38:	2001      	movs	r0, #1
 8005a3a:	fa00 f202 	lsl.w	r2, r0, r2
 8005a3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005a42:	bf00      	nop
 8005a44:	370c      	adds	r7, #12
 8005a46:	46bd      	mov	sp, r7
 8005a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4c:	4770      	bx	lr
 8005a4e:	bf00      	nop
 8005a50:	e000e100 	.word	0xe000e100

08005a54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005a54:	b480      	push	{r7}
 8005a56:	b083      	sub	sp, #12
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	4603      	mov	r3, r0
 8005a5c:	6039      	str	r1, [r7, #0]
 8005a5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005a60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	db0a      	blt.n	8005a7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	b2da      	uxtb	r2, r3
 8005a6c:	490c      	ldr	r1, [pc, #48]	@ (8005aa0 <__NVIC_SetPriority+0x4c>)
 8005a6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a72:	0112      	lsls	r2, r2, #4
 8005a74:	b2d2      	uxtb	r2, r2
 8005a76:	440b      	add	r3, r1
 8005a78:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005a7c:	e00a      	b.n	8005a94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005a7e:	683b      	ldr	r3, [r7, #0]
 8005a80:	b2da      	uxtb	r2, r3
 8005a82:	4908      	ldr	r1, [pc, #32]	@ (8005aa4 <__NVIC_SetPriority+0x50>)
 8005a84:	79fb      	ldrb	r3, [r7, #7]
 8005a86:	f003 030f 	and.w	r3, r3, #15
 8005a8a:	3b04      	subs	r3, #4
 8005a8c:	0112      	lsls	r2, r2, #4
 8005a8e:	b2d2      	uxtb	r2, r2
 8005a90:	440b      	add	r3, r1
 8005a92:	761a      	strb	r2, [r3, #24]
}
 8005a94:	bf00      	nop
 8005a96:	370c      	adds	r7, #12
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9e:	4770      	bx	lr
 8005aa0:	e000e100 	.word	0xe000e100
 8005aa4:	e000ed00 	.word	0xe000ed00

08005aa8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	b089      	sub	sp, #36	@ 0x24
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	60f8      	str	r0, [r7, #12]
 8005ab0:	60b9      	str	r1, [r7, #8]
 8005ab2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	f003 0307 	and.w	r3, r3, #7
 8005aba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005abc:	69fb      	ldr	r3, [r7, #28]
 8005abe:	f1c3 0307 	rsb	r3, r3, #7
 8005ac2:	2b04      	cmp	r3, #4
 8005ac4:	bf28      	it	cs
 8005ac6:	2304      	movcs	r3, #4
 8005ac8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005aca:	69fb      	ldr	r3, [r7, #28]
 8005acc:	3304      	adds	r3, #4
 8005ace:	2b06      	cmp	r3, #6
 8005ad0:	d902      	bls.n	8005ad8 <NVIC_EncodePriority+0x30>
 8005ad2:	69fb      	ldr	r3, [r7, #28]
 8005ad4:	3b03      	subs	r3, #3
 8005ad6:	e000      	b.n	8005ada <NVIC_EncodePriority+0x32>
 8005ad8:	2300      	movs	r3, #0
 8005ada:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005adc:	f04f 32ff 	mov.w	r2, #4294967295
 8005ae0:	69bb      	ldr	r3, [r7, #24]
 8005ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ae6:	43da      	mvns	r2, r3
 8005ae8:	68bb      	ldr	r3, [r7, #8]
 8005aea:	401a      	ands	r2, r3
 8005aec:	697b      	ldr	r3, [r7, #20]
 8005aee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005af0:	f04f 31ff 	mov.w	r1, #4294967295
 8005af4:	697b      	ldr	r3, [r7, #20]
 8005af6:	fa01 f303 	lsl.w	r3, r1, r3
 8005afa:	43d9      	mvns	r1, r3
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005b00:	4313      	orrs	r3, r2
         );
}
 8005b02:	4618      	mov	r0, r3
 8005b04:	3724      	adds	r7, #36	@ 0x24
 8005b06:	46bd      	mov	sp, r7
 8005b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0c:	4770      	bx	lr
	...

08005b10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b082      	sub	sp, #8
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	3b01      	subs	r3, #1
 8005b1c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005b20:	d301      	bcc.n	8005b26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005b22:	2301      	movs	r3, #1
 8005b24:	e00f      	b.n	8005b46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005b26:	4a0a      	ldr	r2, [pc, #40]	@ (8005b50 <SysTick_Config+0x40>)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	3b01      	subs	r3, #1
 8005b2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005b2e:	210f      	movs	r1, #15
 8005b30:	f04f 30ff 	mov.w	r0, #4294967295
 8005b34:	f7ff ff8e 	bl	8005a54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005b38:	4b05      	ldr	r3, [pc, #20]	@ (8005b50 <SysTick_Config+0x40>)
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005b3e:	4b04      	ldr	r3, [pc, #16]	@ (8005b50 <SysTick_Config+0x40>)
 8005b40:	2207      	movs	r2, #7
 8005b42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005b44:	2300      	movs	r3, #0
}
 8005b46:	4618      	mov	r0, r3
 8005b48:	3708      	adds	r7, #8
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	bd80      	pop	{r7, pc}
 8005b4e:	bf00      	nop
 8005b50:	e000e010 	.word	0xe000e010

08005b54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b082      	sub	sp, #8
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005b5c:	6878      	ldr	r0, [r7, #4]
 8005b5e:	f7ff ff29 	bl	80059b4 <__NVIC_SetPriorityGrouping>
}
 8005b62:	bf00      	nop
 8005b64:	3708      	adds	r7, #8
 8005b66:	46bd      	mov	sp, r7
 8005b68:	bd80      	pop	{r7, pc}

08005b6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005b6a:	b580      	push	{r7, lr}
 8005b6c:	b086      	sub	sp, #24
 8005b6e:	af00      	add	r7, sp, #0
 8005b70:	4603      	mov	r3, r0
 8005b72:	60b9      	str	r1, [r7, #8]
 8005b74:	607a      	str	r2, [r7, #4]
 8005b76:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005b78:	f7ff ff40 	bl	80059fc <__NVIC_GetPriorityGrouping>
 8005b7c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005b7e:	687a      	ldr	r2, [r7, #4]
 8005b80:	68b9      	ldr	r1, [r7, #8]
 8005b82:	6978      	ldr	r0, [r7, #20]
 8005b84:	f7ff ff90 	bl	8005aa8 <NVIC_EncodePriority>
 8005b88:	4602      	mov	r2, r0
 8005b8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005b8e:	4611      	mov	r1, r2
 8005b90:	4618      	mov	r0, r3
 8005b92:	f7ff ff5f 	bl	8005a54 <__NVIC_SetPriority>
}
 8005b96:	bf00      	nop
 8005b98:	3718      	adds	r7, #24
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	bd80      	pop	{r7, pc}

08005b9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005b9e:	b580      	push	{r7, lr}
 8005ba0:	b082      	sub	sp, #8
 8005ba2:	af00      	add	r7, sp, #0
 8005ba4:	4603      	mov	r3, r0
 8005ba6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005ba8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005bac:	4618      	mov	r0, r3
 8005bae:	f7ff ff33 	bl	8005a18 <__NVIC_EnableIRQ>
}
 8005bb2:	bf00      	nop
 8005bb4:	3708      	adds	r7, #8
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	bd80      	pop	{r7, pc}

08005bba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005bba:	b580      	push	{r7, lr}
 8005bbc:	b082      	sub	sp, #8
 8005bbe:	af00      	add	r7, sp, #0
 8005bc0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005bc2:	6878      	ldr	r0, [r7, #4]
 8005bc4:	f7ff ffa4 	bl	8005b10 <SysTick_Config>
 8005bc8:	4603      	mov	r3, r0
}
 8005bca:	4618      	mov	r0, r3
 8005bcc:	3708      	adds	r7, #8
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	bd80      	pop	{r7, pc}

08005bd2 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8005bd2:	b580      	push	{r7, lr}
 8005bd4:	b082      	sub	sp, #8
 8005bd6:	af00      	add	r7, sp, #0
 8005bd8:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d101      	bne.n	8005be4 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8005be0:	2301      	movs	r3, #1
 8005be2:	e014      	b.n	8005c0e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	791b      	ldrb	r3, [r3, #4]
 8005be8:	b2db      	uxtb	r3, r3
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d105      	bne.n	8005bfa <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8005bf4:	6878      	ldr	r0, [r7, #4]
 8005bf6:	f7fc fe21 	bl	800283c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2202      	movs	r2, #2
 8005bfe:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2200      	movs	r2, #0
 8005c04:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2201      	movs	r2, #1
 8005c0a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8005c0c:	2300      	movs	r3, #0
}
 8005c0e:	4618      	mov	r0, r3
 8005c10:	3708      	adds	r7, #8
 8005c12:	46bd      	mov	sp, r7
 8005c14:	bd80      	pop	{r7, pc}
	...

08005c18 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8005c18:	b480      	push	{r7}
 8005c1a:	b085      	sub	sp, #20
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
 8005c20:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d101      	bne.n	8005c2c <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8005c28:	2301      	movs	r3, #1
 8005c2a:	e056      	b.n	8005cda <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	795b      	ldrb	r3, [r3, #5]
 8005c30:	2b01      	cmp	r3, #1
 8005c32:	d101      	bne.n	8005c38 <HAL_DAC_Start+0x20>
 8005c34:	2302      	movs	r3, #2
 8005c36:	e050      	b.n	8005cda <HAL_DAC_Start+0xc2>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2201      	movs	r2, #1
 8005c3c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2202      	movs	r2, #2
 8005c42:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	6819      	ldr	r1, [r3, #0]
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	f003 0310 	and.w	r3, r3, #16
 8005c50:	2201      	movs	r2, #1
 8005c52:	409a      	lsls	r2, r3
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	430a      	orrs	r2, r1
 8005c5a:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005c5c:	4b22      	ldr	r3, [pc, #136]	@ (8005ce8 <HAL_DAC_Start+0xd0>)
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	099b      	lsrs	r3, r3, #6
 8005c62:	4a22      	ldr	r2, [pc, #136]	@ (8005cec <HAL_DAC_Start+0xd4>)
 8005c64:	fba2 2303 	umull	r2, r3, r2, r3
 8005c68:	099b      	lsrs	r3, r3, #6
 8005c6a:	3301      	adds	r3, #1
 8005c6c:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8005c6e:	e002      	b.n	8005c76 <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	3b01      	subs	r3, #1
 8005c74:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d1f9      	bne.n	8005c70 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d10f      	bne.n	8005ca2 <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8005c8c:	2b02      	cmp	r3, #2
 8005c8e:	d11d      	bne.n	8005ccc <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	685a      	ldr	r2, [r3, #4]
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f042 0201 	orr.w	r2, r2, #1
 8005c9e:	605a      	str	r2, [r3, #4]
 8005ca0:	e014      	b.n	8005ccc <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	f003 0310 	and.w	r3, r3, #16
 8005cb2:	2102      	movs	r1, #2
 8005cb4:	fa01 f303 	lsl.w	r3, r1, r3
 8005cb8:	429a      	cmp	r2, r3
 8005cba:	d107      	bne.n	8005ccc <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	685a      	ldr	r2, [r3, #4]
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f042 0202 	orr.w	r2, r2, #2
 8005cca:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2201      	movs	r2, #1
 8005cd0:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005cd8:	2300      	movs	r3, #0
}
 8005cda:	4618      	mov	r0, r3
 8005cdc:	3714      	adds	r7, #20
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce4:	4770      	bx	lr
 8005ce6:	bf00      	nop
 8005ce8:	20000004 	.word	0x20000004
 8005cec:	053e2d63 	.word	0x053e2d63

08005cf0 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	b087      	sub	sp, #28
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	60f8      	str	r0, [r7, #12]
 8005cf8:	60b9      	str	r1, [r7, #8]
 8005cfa:	607a      	str	r2, [r7, #4]
 8005cfc:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8005cfe:	2300      	movs	r3, #0
 8005d00:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d101      	bne.n	8005d0c <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8005d08:	2301      	movs	r3, #1
 8005d0a:	e018      	b.n	8005d3e <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d105      	bne.n	8005d2a <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8005d1e:	697a      	ldr	r2, [r7, #20]
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	4413      	add	r3, r2
 8005d24:	3308      	adds	r3, #8
 8005d26:	617b      	str	r3, [r7, #20]
 8005d28:	e004      	b.n	8005d34 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8005d2a:	697a      	ldr	r2, [r7, #20]
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	4413      	add	r3, r2
 8005d30:	3314      	adds	r3, #20
 8005d32:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	461a      	mov	r2, r3
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8005d3c:	2300      	movs	r3, #0
}
 8005d3e:	4618      	mov	r0, r3
 8005d40:	371c      	adds	r7, #28
 8005d42:	46bd      	mov	sp, r7
 8005d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d48:	4770      	bx	lr
	...

08005d4c <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	b08a      	sub	sp, #40	@ 0x28
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	60f8      	str	r0, [r7, #12]
 8005d54:	60b9      	str	r1, [r7, #8]
 8005d56:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005d58:	2300      	movs	r3, #0
 8005d5a:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d002      	beq.n	8005d68 <HAL_DAC_ConfigChannel+0x1c>
 8005d62:	68bb      	ldr	r3, [r7, #8]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d101      	bne.n	8005d6c <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8005d68:	2301      	movs	r3, #1
 8005d6a:	e1a1      	b.n	80060b0 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	689b      	ldr	r3, [r3, #8]
 8005d70:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	795b      	ldrb	r3, [r3, #5]
 8005d76:	2b01      	cmp	r3, #1
 8005d78:	d101      	bne.n	8005d7e <HAL_DAC_ConfigChannel+0x32>
 8005d7a:	2302      	movs	r3, #2
 8005d7c:	e198      	b.n	80060b0 <HAL_DAC_ConfigChannel+0x364>
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	2201      	movs	r2, #1
 8005d82:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	2202      	movs	r2, #2
 8005d88:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8005d8a:	68bb      	ldr	r3, [r7, #8]
 8005d8c:	689b      	ldr	r3, [r3, #8]
 8005d8e:	2b04      	cmp	r3, #4
 8005d90:	d17a      	bne.n	8005e88 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8005d92:	f7fe f9b1 	bl	80040f8 <HAL_GetTick>
 8005d96:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d13d      	bne.n	8005e1a <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005d9e:	e018      	b.n	8005dd2 <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005da0:	f7fe f9aa 	bl	80040f8 <HAL_GetTick>
 8005da4:	4602      	mov	r2, r0
 8005da6:	69bb      	ldr	r3, [r7, #24]
 8005da8:	1ad3      	subs	r3, r2, r3
 8005daa:	2b01      	cmp	r3, #1
 8005dac:	d911      	bls.n	8005dd2 <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005db4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d00a      	beq.n	8005dd2 <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	691b      	ldr	r3, [r3, #16]
 8005dc0:	f043 0208 	orr.w	r2, r3, #8
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	2203      	movs	r2, #3
 8005dcc:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8005dce:	2303      	movs	r3, #3
 8005dd0:	e16e      	b.n	80060b0 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005dd8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d1df      	bne.n	8005da0 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	68ba      	ldr	r2, [r7, #8]
 8005de6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005de8:	641a      	str	r2, [r3, #64]	@ 0x40
 8005dea:	e020      	b.n	8005e2e <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005dec:	f7fe f984 	bl	80040f8 <HAL_GetTick>
 8005df0:	4602      	mov	r2, r0
 8005df2:	69bb      	ldr	r3, [r7, #24]
 8005df4:	1ad3      	subs	r3, r2, r3
 8005df6:	2b01      	cmp	r3, #1
 8005df8:	d90f      	bls.n	8005e1a <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	da0a      	bge.n	8005e1a <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	691b      	ldr	r3, [r3, #16]
 8005e08:	f043 0208 	orr.w	r2, r3, #8
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	2203      	movs	r2, #3
 8005e14:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8005e16:	2303      	movs	r3, #3
 8005e18:	e14a      	b.n	80060b0 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	dbe3      	blt.n	8005dec <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	68ba      	ldr	r2, [r7, #8]
 8005e2a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005e2c:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	f003 0310 	and.w	r3, r3, #16
 8005e3a:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8005e3e:	fa01 f303 	lsl.w	r3, r1, r3
 8005e42:	43db      	mvns	r3, r3
 8005e44:	ea02 0103 	and.w	r1, r2, r3
 8005e48:	68bb      	ldr	r3, [r7, #8]
 8005e4a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	f003 0310 	and.w	r3, r3, #16
 8005e52:	409a      	lsls	r2, r3
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	430a      	orrs	r2, r1
 8005e5a:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	f003 0310 	and.w	r3, r3, #16
 8005e68:	21ff      	movs	r1, #255	@ 0xff
 8005e6a:	fa01 f303 	lsl.w	r3, r1, r3
 8005e6e:	43db      	mvns	r3, r3
 8005e70:	ea02 0103 	and.w	r1, r2, r3
 8005e74:	68bb      	ldr	r3, [r7, #8]
 8005e76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	f003 0310 	and.w	r3, r3, #16
 8005e7e:	409a      	lsls	r2, r3
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	430a      	orrs	r2, r1
 8005e86:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8005e88:	68bb      	ldr	r3, [r7, #8]
 8005e8a:	69db      	ldr	r3, [r3, #28]
 8005e8c:	2b01      	cmp	r3, #1
 8005e8e:	d11d      	bne.n	8005ecc <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e96:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	f003 0310 	and.w	r3, r3, #16
 8005e9e:	221f      	movs	r2, #31
 8005ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ea4:	43db      	mvns	r3, r3
 8005ea6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ea8:	4013      	ands	r3, r2
 8005eaa:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8005eac:	68bb      	ldr	r3, [r7, #8]
 8005eae:	6a1b      	ldr	r3, [r3, #32]
 8005eb0:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	f003 0310 	and.w	r3, r3, #16
 8005eb8:	697a      	ldr	r2, [r7, #20]
 8005eba:	fa02 f303 	lsl.w	r3, r2, r3
 8005ebe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ec0:	4313      	orrs	r3, r2
 8005ec2:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005eca:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ed2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	f003 0310 	and.w	r3, r3, #16
 8005eda:	2207      	movs	r2, #7
 8005edc:	fa02 f303 	lsl.w	r3, r2, r3
 8005ee0:	43db      	mvns	r3, r3
 8005ee2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ee4:	4013      	ands	r3, r2
 8005ee6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8005ee8:	68bb      	ldr	r3, [r7, #8]
 8005eea:	699b      	ldr	r3, [r3, #24]
 8005eec:	2b01      	cmp	r3, #1
 8005eee:	d102      	bne.n	8005ef6 <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	623b      	str	r3, [r7, #32]
 8005ef4:	e00f      	b.n	8005f16 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8005ef6:	68bb      	ldr	r3, [r7, #8]
 8005ef8:	699b      	ldr	r3, [r3, #24]
 8005efa:	2b02      	cmp	r3, #2
 8005efc:	d102      	bne.n	8005f04 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8005efe:	2301      	movs	r3, #1
 8005f00:	623b      	str	r3, [r7, #32]
 8005f02:	e008      	b.n	8005f16 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8005f04:	68bb      	ldr	r3, [r7, #8]
 8005f06:	695b      	ldr	r3, [r3, #20]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d102      	bne.n	8005f12 <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8005f0c:	2301      	movs	r3, #1
 8005f0e:	623b      	str	r3, [r7, #32]
 8005f10:	e001      	b.n	8005f16 <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8005f12:	2300      	movs	r3, #0
 8005f14:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8005f16:	68bb      	ldr	r3, [r7, #8]
 8005f18:	689a      	ldr	r2, [r3, #8]
 8005f1a:	68bb      	ldr	r3, [r7, #8]
 8005f1c:	695b      	ldr	r3, [r3, #20]
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	6a3a      	ldr	r2, [r7, #32]
 8005f22:	4313      	orrs	r3, r2
 8005f24:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	f003 0310 	and.w	r3, r3, #16
 8005f2c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005f30:	fa02 f303 	lsl.w	r3, r2, r3
 8005f34:	43db      	mvns	r3, r3
 8005f36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f38:	4013      	ands	r3, r2
 8005f3a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8005f3c:	68bb      	ldr	r3, [r7, #8]
 8005f3e:	791b      	ldrb	r3, [r3, #4]
 8005f40:	2b01      	cmp	r3, #1
 8005f42:	d102      	bne.n	8005f4a <HAL_DAC_ConfigChannel+0x1fe>
 8005f44:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005f48:	e000      	b.n	8005f4c <HAL_DAC_ConfigChannel+0x200>
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	697a      	ldr	r2, [r7, #20]
 8005f4e:	4313      	orrs	r3, r2
 8005f50:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	f003 0310 	and.w	r3, r3, #16
 8005f58:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f60:	43db      	mvns	r3, r3
 8005f62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f64:	4013      	ands	r3, r2
 8005f66:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8005f68:	68bb      	ldr	r3, [r7, #8]
 8005f6a:	795b      	ldrb	r3, [r3, #5]
 8005f6c:	2b01      	cmp	r3, #1
 8005f6e:	d102      	bne.n	8005f76 <HAL_DAC_ConfigChannel+0x22a>
 8005f70:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005f74:	e000      	b.n	8005f78 <HAL_DAC_ConfigChannel+0x22c>
 8005f76:	2300      	movs	r3, #0
 8005f78:	697a      	ldr	r2, [r7, #20]
 8005f7a:	4313      	orrs	r3, r2
 8005f7c:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8005f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f80:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8005f84:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8005f86:	68bb      	ldr	r3, [r7, #8]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	2b02      	cmp	r3, #2
 8005f8c:	d114      	bne.n	8005fb8 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8005f8e:	f003 ff2f 	bl	8009df0 <HAL_RCC_GetHCLKFreq>
 8005f92:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8005f94:	693b      	ldr	r3, [r7, #16]
 8005f96:	4a48      	ldr	r2, [pc, #288]	@ (80060b8 <HAL_DAC_ConfigChannel+0x36c>)
 8005f98:	4293      	cmp	r3, r2
 8005f9a:	d904      	bls.n	8005fa6 <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8005f9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f9e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005fa2:	627b      	str	r3, [r7, #36]	@ 0x24
 8005fa4:	e00f      	b.n	8005fc6 <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8005fa6:	693b      	ldr	r3, [r7, #16]
 8005fa8:	4a44      	ldr	r2, [pc, #272]	@ (80060bc <HAL_DAC_ConfigChannel+0x370>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d90a      	bls.n	8005fc4 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8005fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fb0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005fb4:	627b      	str	r3, [r7, #36]	@ 0x24
 8005fb6:	e006      	b.n	8005fc6 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8005fb8:	68bb      	ldr	r3, [r7, #8]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005fbe:	4313      	orrs	r3, r2
 8005fc0:	627b      	str	r3, [r7, #36]	@ 0x24
 8005fc2:	e000      	b.n	8005fc6 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8005fc4:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	f003 0310 	and.w	r3, r3, #16
 8005fcc:	697a      	ldr	r2, [r7, #20]
 8005fce:	fa02 f303 	lsl.w	r3, r2, r3
 8005fd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005fd4:	4313      	orrs	r3, r2
 8005fd6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005fde:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	6819      	ldr	r1, [r3, #0]
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	f003 0310 	and.w	r3, r3, #16
 8005fec:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ff4:	43da      	mvns	r2, r3
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	400a      	ands	r2, r1
 8005ffc:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	f003 0310 	and.w	r3, r3, #16
 800600c:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8006010:	fa02 f303 	lsl.w	r3, r2, r3
 8006014:	43db      	mvns	r3, r3
 8006016:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006018:	4013      	ands	r3, r2
 800601a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	68db      	ldr	r3, [r3, #12]
 8006020:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	f003 0310 	and.w	r3, r3, #16
 8006028:	697a      	ldr	r2, [r7, #20]
 800602a:	fa02 f303 	lsl.w	r3, r2, r3
 800602e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006030:	4313      	orrs	r3, r2
 8006032:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800603a:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	6819      	ldr	r1, [r3, #0]
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	f003 0310 	and.w	r3, r3, #16
 8006048:	22c0      	movs	r2, #192	@ 0xc0
 800604a:	fa02 f303 	lsl.w	r3, r2, r3
 800604e:	43da      	mvns	r2, r3
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	400a      	ands	r2, r1
 8006056:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8006058:	68bb      	ldr	r3, [r7, #8]
 800605a:	68db      	ldr	r3, [r3, #12]
 800605c:	089b      	lsrs	r3, r3, #2
 800605e:	f003 030f 	and.w	r3, r3, #15
 8006062:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8006064:	68bb      	ldr	r3, [r7, #8]
 8006066:	691b      	ldr	r3, [r3, #16]
 8006068:	089b      	lsrs	r3, r3, #2
 800606a:	021b      	lsls	r3, r3, #8
 800606c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006070:	697a      	ldr	r2, [r7, #20]
 8006072:	4313      	orrs	r3, r2
 8006074:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	f003 0310 	and.w	r3, r3, #16
 8006082:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8006086:	fa01 f303 	lsl.w	r3, r1, r3
 800608a:	43db      	mvns	r3, r3
 800608c:	ea02 0103 	and.w	r1, r2, r3
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	f003 0310 	and.w	r3, r3, #16
 8006096:	697a      	ldr	r2, [r7, #20]
 8006098:	409a      	lsls	r2, r3
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	430a      	orrs	r2, r1
 80060a0:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	2201      	movs	r2, #1
 80060a6:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	2200      	movs	r2, #0
 80060ac:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80060ae:	7ffb      	ldrb	r3, [r7, #31]
}
 80060b0:	4618      	mov	r0, r3
 80060b2:	3728      	adds	r7, #40	@ 0x28
 80060b4:	46bd      	mov	sp, r7
 80060b6:	bd80      	pop	{r7, pc}
 80060b8:	09896800 	.word	0x09896800
 80060bc:	04c4b400 	.word	0x04c4b400

080060c0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	b084      	sub	sp, #16
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d101      	bne.n	80060d2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80060ce:	2301      	movs	r3, #1
 80060d0:	e08d      	b.n	80061ee <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	461a      	mov	r2, r3
 80060d8:	4b47      	ldr	r3, [pc, #284]	@ (80061f8 <HAL_DMA_Init+0x138>)
 80060da:	429a      	cmp	r2, r3
 80060dc:	d80f      	bhi.n	80060fe <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	461a      	mov	r2, r3
 80060e4:	4b45      	ldr	r3, [pc, #276]	@ (80061fc <HAL_DMA_Init+0x13c>)
 80060e6:	4413      	add	r3, r2
 80060e8:	4a45      	ldr	r2, [pc, #276]	@ (8006200 <HAL_DMA_Init+0x140>)
 80060ea:	fba2 2303 	umull	r2, r3, r2, r3
 80060ee:	091b      	lsrs	r3, r3, #4
 80060f0:	009a      	lsls	r2, r3, #2
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	4a42      	ldr	r2, [pc, #264]	@ (8006204 <HAL_DMA_Init+0x144>)
 80060fa:	641a      	str	r2, [r3, #64]	@ 0x40
 80060fc:	e00e      	b.n	800611c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	461a      	mov	r2, r3
 8006104:	4b40      	ldr	r3, [pc, #256]	@ (8006208 <HAL_DMA_Init+0x148>)
 8006106:	4413      	add	r3, r2
 8006108:	4a3d      	ldr	r2, [pc, #244]	@ (8006200 <HAL_DMA_Init+0x140>)
 800610a:	fba2 2303 	umull	r2, r3, r2, r3
 800610e:	091b      	lsrs	r3, r3, #4
 8006110:	009a      	lsls	r2, r3, #2
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	4a3c      	ldr	r2, [pc, #240]	@ (800620c <HAL_DMA_Init+0x14c>)
 800611a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2202      	movs	r2, #2
 8006120:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8006132:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006136:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8006140:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	691b      	ldr	r3, [r3, #16]
 8006146:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800614c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	699b      	ldr	r3, [r3, #24]
 8006152:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006158:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6a1b      	ldr	r3, [r3, #32]
 800615e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006160:	68fa      	ldr	r2, [r7, #12]
 8006162:	4313      	orrs	r3, r2
 8006164:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	68fa      	ldr	r2, [r7, #12]
 800616c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800616e:	6878      	ldr	r0, [r7, #4]
 8006170:	f000 fa76 	bl	8006660 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	689b      	ldr	r3, [r3, #8]
 8006178:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800617c:	d102      	bne.n	8006184 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2200      	movs	r2, #0
 8006182:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	685a      	ldr	r2, [r3, #4]
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800618c:	b2d2      	uxtb	r2, r2
 800618e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006194:	687a      	ldr	r2, [r7, #4]
 8006196:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006198:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	685b      	ldr	r3, [r3, #4]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d010      	beq.n	80061c4 <HAL_DMA_Init+0x104>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	685b      	ldr	r3, [r3, #4]
 80061a6:	2b04      	cmp	r3, #4
 80061a8:	d80c      	bhi.n	80061c4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80061aa:	6878      	ldr	r0, [r7, #4]
 80061ac:	f000 fa96 	bl	80066dc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061b4:	2200      	movs	r2, #0
 80061b6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061bc:	687a      	ldr	r2, [r7, #4]
 80061be:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80061c0:	605a      	str	r2, [r3, #4]
 80061c2:	e008      	b.n	80061d6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2200      	movs	r2, #0
 80061c8:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2200      	movs	r2, #0
 80061ce:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2200      	movs	r2, #0
 80061d4:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2200      	movs	r2, #0
 80061da:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2201      	movs	r2, #1
 80061e0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2200      	movs	r2, #0
 80061e8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80061ec:	2300      	movs	r3, #0
}
 80061ee:	4618      	mov	r0, r3
 80061f0:	3710      	adds	r7, #16
 80061f2:	46bd      	mov	sp, r7
 80061f4:	bd80      	pop	{r7, pc}
 80061f6:	bf00      	nop
 80061f8:	40020407 	.word	0x40020407
 80061fc:	bffdfff8 	.word	0xbffdfff8
 8006200:	cccccccd 	.word	0xcccccccd
 8006204:	40020000 	.word	0x40020000
 8006208:	bffdfbf8 	.word	0xbffdfbf8
 800620c:	40020400 	.word	0x40020400

08006210 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b086      	sub	sp, #24
 8006214:	af00      	add	r7, sp, #0
 8006216:	60f8      	str	r0, [r7, #12]
 8006218:	60b9      	str	r1, [r7, #8]
 800621a:	607a      	str	r2, [r7, #4]
 800621c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800621e:	2300      	movs	r3, #0
 8006220:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006228:	2b01      	cmp	r3, #1
 800622a:	d101      	bne.n	8006230 <HAL_DMA_Start_IT+0x20>
 800622c:	2302      	movs	r3, #2
 800622e:	e066      	b.n	80062fe <HAL_DMA_Start_IT+0xee>
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	2201      	movs	r2, #1
 8006234:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800623e:	b2db      	uxtb	r3, r3
 8006240:	2b01      	cmp	r3, #1
 8006242:	d155      	bne.n	80062f0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	2202      	movs	r2, #2
 8006248:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	2200      	movs	r2, #0
 8006250:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	681a      	ldr	r2, [r3, #0]
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f022 0201 	bic.w	r2, r2, #1
 8006260:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	687a      	ldr	r2, [r7, #4]
 8006266:	68b9      	ldr	r1, [r7, #8]
 8006268:	68f8      	ldr	r0, [r7, #12]
 800626a:	f000 f9bb 	bl	80065e4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006272:	2b00      	cmp	r3, #0
 8006274:	d008      	beq.n	8006288 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	681a      	ldr	r2, [r3, #0]
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f042 020e 	orr.w	r2, r2, #14
 8006284:	601a      	str	r2, [r3, #0]
 8006286:	e00f      	b.n	80062a8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	681a      	ldr	r2, [r3, #0]
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f022 0204 	bic.w	r2, r2, #4
 8006296:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	681a      	ldr	r2, [r3, #0]
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f042 020a 	orr.w	r2, r2, #10
 80062a6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d007      	beq.n	80062c6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80062ba:	681a      	ldr	r2, [r3, #0]
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80062c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80062c4:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d007      	beq.n	80062de <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062d2:	681a      	ldr	r2, [r3, #0]
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062d8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80062dc:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	681a      	ldr	r2, [r3, #0]
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f042 0201 	orr.w	r2, r2, #1
 80062ec:	601a      	str	r2, [r3, #0]
 80062ee:	e005      	b.n	80062fc <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	2200      	movs	r2, #0
 80062f4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80062f8:	2302      	movs	r3, #2
 80062fa:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80062fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80062fe:	4618      	mov	r0, r3
 8006300:	3718      	adds	r7, #24
 8006302:	46bd      	mov	sp, r7
 8006304:	bd80      	pop	{r7, pc}

08006306 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006306:	b480      	push	{r7}
 8006308:	b085      	sub	sp, #20
 800630a:	af00      	add	r7, sp, #0
 800630c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800630e:	2300      	movs	r3, #0
 8006310:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006318:	b2db      	uxtb	r3, r3
 800631a:	2b02      	cmp	r3, #2
 800631c:	d005      	beq.n	800632a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	2204      	movs	r2, #4
 8006322:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8006324:	2301      	movs	r3, #1
 8006326:	73fb      	strb	r3, [r7, #15]
 8006328:	e037      	b.n	800639a <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	681a      	ldr	r2, [r3, #0]
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	f022 020e 	bic.w	r2, r2, #14
 8006338:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800633e:	681a      	ldr	r2, [r3, #0]
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006344:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006348:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	681a      	ldr	r2, [r3, #0]
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	f022 0201 	bic.w	r2, r2, #1
 8006358:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800635e:	f003 021f 	and.w	r2, r3, #31
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006366:	2101      	movs	r1, #1
 8006368:	fa01 f202 	lsl.w	r2, r1, r2
 800636c:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006372:	687a      	ldr	r2, [r7, #4]
 8006374:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006376:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800637c:	2b00      	cmp	r3, #0
 800637e:	d00c      	beq.n	800639a <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006384:	681a      	ldr	r2, [r3, #0]
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800638a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800638e:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006394:	687a      	ldr	r2, [r7, #4]
 8006396:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006398:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2201      	movs	r2, #1
 800639e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2200      	movs	r2, #0
 80063a6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80063aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80063ac:	4618      	mov	r0, r3
 80063ae:	3714      	adds	r7, #20
 80063b0:	46bd      	mov	sp, r7
 80063b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b6:	4770      	bx	lr

080063b8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80063b8:	b580      	push	{r7, lr}
 80063ba:	b084      	sub	sp, #16
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80063c0:	2300      	movs	r3, #0
 80063c2:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80063ca:	b2db      	uxtb	r3, r3
 80063cc:	2b02      	cmp	r3, #2
 80063ce:	d00d      	beq.n	80063ec <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2204      	movs	r2, #4
 80063d4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2201      	movs	r2, #1
 80063da:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2200      	movs	r2, #0
 80063e2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80063e6:	2301      	movs	r3, #1
 80063e8:	73fb      	strb	r3, [r7, #15]
 80063ea:	e047      	b.n	800647c <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	681a      	ldr	r2, [r3, #0]
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f022 020e 	bic.w	r2, r2, #14
 80063fa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	681a      	ldr	r2, [r3, #0]
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f022 0201 	bic.w	r2, r2, #1
 800640a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006410:	681a      	ldr	r2, [r3, #0]
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006416:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800641a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006420:	f003 021f 	and.w	r2, r3, #31
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006428:	2101      	movs	r1, #1
 800642a:	fa01 f202 	lsl.w	r2, r1, r2
 800642e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006434:	687a      	ldr	r2, [r7, #4]
 8006436:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006438:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800643e:	2b00      	cmp	r3, #0
 8006440:	d00c      	beq.n	800645c <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006446:	681a      	ldr	r2, [r3, #0]
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800644c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006450:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006456:	687a      	ldr	r2, [r7, #4]
 8006458:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800645a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2201      	movs	r2, #1
 8006460:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2200      	movs	r2, #0
 8006468:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006470:	2b00      	cmp	r3, #0
 8006472:	d003      	beq.n	800647c <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006478:	6878      	ldr	r0, [r7, #4]
 800647a:	4798      	blx	r3
    }
  }
  return status;
 800647c:	7bfb      	ldrb	r3, [r7, #15]
}
 800647e:	4618      	mov	r0, r3
 8006480:	3710      	adds	r7, #16
 8006482:	46bd      	mov	sp, r7
 8006484:	bd80      	pop	{r7, pc}

08006486 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006486:	b580      	push	{r7, lr}
 8006488:	b084      	sub	sp, #16
 800648a:	af00      	add	r7, sp, #0
 800648c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064a2:	f003 031f 	and.w	r3, r3, #31
 80064a6:	2204      	movs	r2, #4
 80064a8:	409a      	lsls	r2, r3
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	4013      	ands	r3, r2
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d026      	beq.n	8006500 <HAL_DMA_IRQHandler+0x7a>
 80064b2:	68bb      	ldr	r3, [r7, #8]
 80064b4:	f003 0304 	and.w	r3, r3, #4
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d021      	beq.n	8006500 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f003 0320 	and.w	r3, r3, #32
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d107      	bne.n	80064da <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	681a      	ldr	r2, [r3, #0]
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f022 0204 	bic.w	r2, r2, #4
 80064d8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064de:	f003 021f 	and.w	r2, r3, #31
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064e6:	2104      	movs	r1, #4
 80064e8:	fa01 f202 	lsl.w	r2, r1, r2
 80064ec:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d071      	beq.n	80065da <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064fa:	6878      	ldr	r0, [r7, #4]
 80064fc:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80064fe:	e06c      	b.n	80065da <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006504:	f003 031f 	and.w	r3, r3, #31
 8006508:	2202      	movs	r2, #2
 800650a:	409a      	lsls	r2, r3
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	4013      	ands	r3, r2
 8006510:	2b00      	cmp	r3, #0
 8006512:	d02e      	beq.n	8006572 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8006514:	68bb      	ldr	r3, [r7, #8]
 8006516:	f003 0302 	and.w	r3, r3, #2
 800651a:	2b00      	cmp	r3, #0
 800651c:	d029      	beq.n	8006572 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f003 0320 	and.w	r3, r3, #32
 8006528:	2b00      	cmp	r3, #0
 800652a:	d10b      	bne.n	8006544 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	681a      	ldr	r2, [r3, #0]
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f022 020a 	bic.w	r2, r2, #10
 800653a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2201      	movs	r2, #1
 8006540:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006548:	f003 021f 	and.w	r2, r3, #31
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006550:	2102      	movs	r1, #2
 8006552:	fa01 f202 	lsl.w	r2, r1, r2
 8006556:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2200      	movs	r2, #0
 800655c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006564:	2b00      	cmp	r3, #0
 8006566:	d038      	beq.n	80065da <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800656c:	6878      	ldr	r0, [r7, #4]
 800656e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8006570:	e033      	b.n	80065da <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006576:	f003 031f 	and.w	r3, r3, #31
 800657a:	2208      	movs	r2, #8
 800657c:	409a      	lsls	r2, r3
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	4013      	ands	r3, r2
 8006582:	2b00      	cmp	r3, #0
 8006584:	d02a      	beq.n	80065dc <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8006586:	68bb      	ldr	r3, [r7, #8]
 8006588:	f003 0308 	and.w	r3, r3, #8
 800658c:	2b00      	cmp	r3, #0
 800658e:	d025      	beq.n	80065dc <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	681a      	ldr	r2, [r3, #0]
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f022 020e 	bic.w	r2, r2, #14
 800659e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065a4:	f003 021f 	and.w	r2, r3, #31
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065ac:	2101      	movs	r1, #1
 80065ae:	fa01 f202 	lsl.w	r2, r1, r2
 80065b2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2201      	movs	r2, #1
 80065b8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2201      	movs	r2, #1
 80065be:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2200      	movs	r2, #0
 80065c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d004      	beq.n	80065dc <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065d6:	6878      	ldr	r0, [r7, #4]
 80065d8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80065da:	bf00      	nop
 80065dc:	bf00      	nop
}
 80065de:	3710      	adds	r7, #16
 80065e0:	46bd      	mov	sp, r7
 80065e2:	bd80      	pop	{r7, pc}

080065e4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80065e4:	b480      	push	{r7}
 80065e6:	b085      	sub	sp, #20
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	60f8      	str	r0, [r7, #12]
 80065ec:	60b9      	str	r1, [r7, #8]
 80065ee:	607a      	str	r2, [r7, #4]
 80065f0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80065f6:	68fa      	ldr	r2, [r7, #12]
 80065f8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80065fa:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006600:	2b00      	cmp	r3, #0
 8006602:	d004      	beq.n	800660e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006608:	68fa      	ldr	r2, [r7, #12]
 800660a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800660c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006612:	f003 021f 	and.w	r2, r3, #31
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800661a:	2101      	movs	r1, #1
 800661c:	fa01 f202 	lsl.w	r2, r1, r2
 8006620:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	683a      	ldr	r2, [r7, #0]
 8006628:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	689b      	ldr	r3, [r3, #8]
 800662e:	2b10      	cmp	r3, #16
 8006630:	d108      	bne.n	8006644 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	687a      	ldr	r2, [r7, #4]
 8006638:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	68ba      	ldr	r2, [r7, #8]
 8006640:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006642:	e007      	b.n	8006654 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	68ba      	ldr	r2, [r7, #8]
 800664a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	687a      	ldr	r2, [r7, #4]
 8006652:	60da      	str	r2, [r3, #12]
}
 8006654:	bf00      	nop
 8006656:	3714      	adds	r7, #20
 8006658:	46bd      	mov	sp, r7
 800665a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800665e:	4770      	bx	lr

08006660 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006660:	b480      	push	{r7}
 8006662:	b087      	sub	sp, #28
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	461a      	mov	r2, r3
 800666e:	4b16      	ldr	r3, [pc, #88]	@ (80066c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8006670:	429a      	cmp	r2, r3
 8006672:	d802      	bhi.n	800667a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8006674:	4b15      	ldr	r3, [pc, #84]	@ (80066cc <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8006676:	617b      	str	r3, [r7, #20]
 8006678:	e001      	b.n	800667e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800667a:	4b15      	ldr	r3, [pc, #84]	@ (80066d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800667c:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800667e:	697b      	ldr	r3, [r7, #20]
 8006680:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	b2db      	uxtb	r3, r3
 8006688:	3b08      	subs	r3, #8
 800668a:	4a12      	ldr	r2, [pc, #72]	@ (80066d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800668c:	fba2 2303 	umull	r2, r3, r2, r3
 8006690:	091b      	lsrs	r3, r3, #4
 8006692:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006698:	089b      	lsrs	r3, r3, #2
 800669a:	009a      	lsls	r2, r3, #2
 800669c:	693b      	ldr	r3, [r7, #16]
 800669e:	4413      	add	r3, r2
 80066a0:	461a      	mov	r2, r3
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	4a0b      	ldr	r2, [pc, #44]	@ (80066d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80066aa:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	f003 031f 	and.w	r3, r3, #31
 80066b2:	2201      	movs	r2, #1
 80066b4:	409a      	lsls	r2, r3
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80066ba:	bf00      	nop
 80066bc:	371c      	adds	r7, #28
 80066be:	46bd      	mov	sp, r7
 80066c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c4:	4770      	bx	lr
 80066c6:	bf00      	nop
 80066c8:	40020407 	.word	0x40020407
 80066cc:	40020800 	.word	0x40020800
 80066d0:	40020820 	.word	0x40020820
 80066d4:	cccccccd 	.word	0xcccccccd
 80066d8:	40020880 	.word	0x40020880

080066dc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80066dc:	b480      	push	{r7}
 80066de:	b085      	sub	sp, #20
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	685b      	ldr	r3, [r3, #4]
 80066e8:	b2db      	uxtb	r3, r3
 80066ea:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80066ec:	68fa      	ldr	r2, [r7, #12]
 80066ee:	4b0b      	ldr	r3, [pc, #44]	@ (800671c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80066f0:	4413      	add	r3, r2
 80066f2:	009b      	lsls	r3, r3, #2
 80066f4:	461a      	mov	r2, r3
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	4a08      	ldr	r2, [pc, #32]	@ (8006720 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80066fe:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	3b01      	subs	r3, #1
 8006704:	f003 031f 	and.w	r3, r3, #31
 8006708:	2201      	movs	r2, #1
 800670a:	409a      	lsls	r2, r3
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8006710:	bf00      	nop
 8006712:	3714      	adds	r7, #20
 8006714:	46bd      	mov	sp, r7
 8006716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671a:	4770      	bx	lr
 800671c:	1000823f 	.word	0x1000823f
 8006720:	40020940 	.word	0x40020940

08006724 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006724:	b480      	push	{r7}
 8006726:	b087      	sub	sp, #28
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
 800672c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800672e:	2300      	movs	r3, #0
 8006730:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006732:	e15a      	b.n	80069ea <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006734:	683b      	ldr	r3, [r7, #0]
 8006736:	681a      	ldr	r2, [r3, #0]
 8006738:	2101      	movs	r1, #1
 800673a:	697b      	ldr	r3, [r7, #20]
 800673c:	fa01 f303 	lsl.w	r3, r1, r3
 8006740:	4013      	ands	r3, r2
 8006742:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	2b00      	cmp	r3, #0
 8006748:	f000 814c 	beq.w	80069e4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	685b      	ldr	r3, [r3, #4]
 8006750:	f003 0303 	and.w	r3, r3, #3
 8006754:	2b01      	cmp	r3, #1
 8006756:	d005      	beq.n	8006764 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	685b      	ldr	r3, [r3, #4]
 800675c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006760:	2b02      	cmp	r3, #2
 8006762:	d130      	bne.n	80067c6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	689b      	ldr	r3, [r3, #8]
 8006768:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800676a:	697b      	ldr	r3, [r7, #20]
 800676c:	005b      	lsls	r3, r3, #1
 800676e:	2203      	movs	r2, #3
 8006770:	fa02 f303 	lsl.w	r3, r2, r3
 8006774:	43db      	mvns	r3, r3
 8006776:	693a      	ldr	r2, [r7, #16]
 8006778:	4013      	ands	r3, r2
 800677a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	68da      	ldr	r2, [r3, #12]
 8006780:	697b      	ldr	r3, [r7, #20]
 8006782:	005b      	lsls	r3, r3, #1
 8006784:	fa02 f303 	lsl.w	r3, r2, r3
 8006788:	693a      	ldr	r2, [r7, #16]
 800678a:	4313      	orrs	r3, r2
 800678c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	693a      	ldr	r2, [r7, #16]
 8006792:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	685b      	ldr	r3, [r3, #4]
 8006798:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800679a:	2201      	movs	r2, #1
 800679c:	697b      	ldr	r3, [r7, #20]
 800679e:	fa02 f303 	lsl.w	r3, r2, r3
 80067a2:	43db      	mvns	r3, r3
 80067a4:	693a      	ldr	r2, [r7, #16]
 80067a6:	4013      	ands	r3, r2
 80067a8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	685b      	ldr	r3, [r3, #4]
 80067ae:	091b      	lsrs	r3, r3, #4
 80067b0:	f003 0201 	and.w	r2, r3, #1
 80067b4:	697b      	ldr	r3, [r7, #20]
 80067b6:	fa02 f303 	lsl.w	r3, r2, r3
 80067ba:	693a      	ldr	r2, [r7, #16]
 80067bc:	4313      	orrs	r3, r2
 80067be:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	693a      	ldr	r2, [r7, #16]
 80067c4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	685b      	ldr	r3, [r3, #4]
 80067ca:	f003 0303 	and.w	r3, r3, #3
 80067ce:	2b03      	cmp	r3, #3
 80067d0:	d017      	beq.n	8006802 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	68db      	ldr	r3, [r3, #12]
 80067d6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80067d8:	697b      	ldr	r3, [r7, #20]
 80067da:	005b      	lsls	r3, r3, #1
 80067dc:	2203      	movs	r2, #3
 80067de:	fa02 f303 	lsl.w	r3, r2, r3
 80067e2:	43db      	mvns	r3, r3
 80067e4:	693a      	ldr	r2, [r7, #16]
 80067e6:	4013      	ands	r3, r2
 80067e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	689a      	ldr	r2, [r3, #8]
 80067ee:	697b      	ldr	r3, [r7, #20]
 80067f0:	005b      	lsls	r3, r3, #1
 80067f2:	fa02 f303 	lsl.w	r3, r2, r3
 80067f6:	693a      	ldr	r2, [r7, #16]
 80067f8:	4313      	orrs	r3, r2
 80067fa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	693a      	ldr	r2, [r7, #16]
 8006800:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	685b      	ldr	r3, [r3, #4]
 8006806:	f003 0303 	and.w	r3, r3, #3
 800680a:	2b02      	cmp	r3, #2
 800680c:	d123      	bne.n	8006856 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800680e:	697b      	ldr	r3, [r7, #20]
 8006810:	08da      	lsrs	r2, r3, #3
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	3208      	adds	r2, #8
 8006816:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800681a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800681c:	697b      	ldr	r3, [r7, #20]
 800681e:	f003 0307 	and.w	r3, r3, #7
 8006822:	009b      	lsls	r3, r3, #2
 8006824:	220f      	movs	r2, #15
 8006826:	fa02 f303 	lsl.w	r3, r2, r3
 800682a:	43db      	mvns	r3, r3
 800682c:	693a      	ldr	r2, [r7, #16]
 800682e:	4013      	ands	r3, r2
 8006830:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006832:	683b      	ldr	r3, [r7, #0]
 8006834:	691a      	ldr	r2, [r3, #16]
 8006836:	697b      	ldr	r3, [r7, #20]
 8006838:	f003 0307 	and.w	r3, r3, #7
 800683c:	009b      	lsls	r3, r3, #2
 800683e:	fa02 f303 	lsl.w	r3, r2, r3
 8006842:	693a      	ldr	r2, [r7, #16]
 8006844:	4313      	orrs	r3, r2
 8006846:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8006848:	697b      	ldr	r3, [r7, #20]
 800684a:	08da      	lsrs	r2, r3, #3
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	3208      	adds	r2, #8
 8006850:	6939      	ldr	r1, [r7, #16]
 8006852:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800685c:	697b      	ldr	r3, [r7, #20]
 800685e:	005b      	lsls	r3, r3, #1
 8006860:	2203      	movs	r2, #3
 8006862:	fa02 f303 	lsl.w	r3, r2, r3
 8006866:	43db      	mvns	r3, r3
 8006868:	693a      	ldr	r2, [r7, #16]
 800686a:	4013      	ands	r3, r2
 800686c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800686e:	683b      	ldr	r3, [r7, #0]
 8006870:	685b      	ldr	r3, [r3, #4]
 8006872:	f003 0203 	and.w	r2, r3, #3
 8006876:	697b      	ldr	r3, [r7, #20]
 8006878:	005b      	lsls	r3, r3, #1
 800687a:	fa02 f303 	lsl.w	r3, r2, r3
 800687e:	693a      	ldr	r2, [r7, #16]
 8006880:	4313      	orrs	r3, r2
 8006882:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	693a      	ldr	r2, [r7, #16]
 8006888:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	685b      	ldr	r3, [r3, #4]
 800688e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006892:	2b00      	cmp	r3, #0
 8006894:	f000 80a6 	beq.w	80069e4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006898:	4b5b      	ldr	r3, [pc, #364]	@ (8006a08 <HAL_GPIO_Init+0x2e4>)
 800689a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800689c:	4a5a      	ldr	r2, [pc, #360]	@ (8006a08 <HAL_GPIO_Init+0x2e4>)
 800689e:	f043 0301 	orr.w	r3, r3, #1
 80068a2:	6613      	str	r3, [r2, #96]	@ 0x60
 80068a4:	4b58      	ldr	r3, [pc, #352]	@ (8006a08 <HAL_GPIO_Init+0x2e4>)
 80068a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068a8:	f003 0301 	and.w	r3, r3, #1
 80068ac:	60bb      	str	r3, [r7, #8]
 80068ae:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80068b0:	4a56      	ldr	r2, [pc, #344]	@ (8006a0c <HAL_GPIO_Init+0x2e8>)
 80068b2:	697b      	ldr	r3, [r7, #20]
 80068b4:	089b      	lsrs	r3, r3, #2
 80068b6:	3302      	adds	r3, #2
 80068b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80068bc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80068be:	697b      	ldr	r3, [r7, #20]
 80068c0:	f003 0303 	and.w	r3, r3, #3
 80068c4:	009b      	lsls	r3, r3, #2
 80068c6:	220f      	movs	r2, #15
 80068c8:	fa02 f303 	lsl.w	r3, r2, r3
 80068cc:	43db      	mvns	r3, r3
 80068ce:	693a      	ldr	r2, [r7, #16]
 80068d0:	4013      	ands	r3, r2
 80068d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80068da:	d01f      	beq.n	800691c <HAL_GPIO_Init+0x1f8>
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	4a4c      	ldr	r2, [pc, #304]	@ (8006a10 <HAL_GPIO_Init+0x2ec>)
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d019      	beq.n	8006918 <HAL_GPIO_Init+0x1f4>
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	4a4b      	ldr	r2, [pc, #300]	@ (8006a14 <HAL_GPIO_Init+0x2f0>)
 80068e8:	4293      	cmp	r3, r2
 80068ea:	d013      	beq.n	8006914 <HAL_GPIO_Init+0x1f0>
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	4a4a      	ldr	r2, [pc, #296]	@ (8006a18 <HAL_GPIO_Init+0x2f4>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d00d      	beq.n	8006910 <HAL_GPIO_Init+0x1ec>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	4a49      	ldr	r2, [pc, #292]	@ (8006a1c <HAL_GPIO_Init+0x2f8>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d007      	beq.n	800690c <HAL_GPIO_Init+0x1e8>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	4a48      	ldr	r2, [pc, #288]	@ (8006a20 <HAL_GPIO_Init+0x2fc>)
 8006900:	4293      	cmp	r3, r2
 8006902:	d101      	bne.n	8006908 <HAL_GPIO_Init+0x1e4>
 8006904:	2305      	movs	r3, #5
 8006906:	e00a      	b.n	800691e <HAL_GPIO_Init+0x1fa>
 8006908:	2306      	movs	r3, #6
 800690a:	e008      	b.n	800691e <HAL_GPIO_Init+0x1fa>
 800690c:	2304      	movs	r3, #4
 800690e:	e006      	b.n	800691e <HAL_GPIO_Init+0x1fa>
 8006910:	2303      	movs	r3, #3
 8006912:	e004      	b.n	800691e <HAL_GPIO_Init+0x1fa>
 8006914:	2302      	movs	r3, #2
 8006916:	e002      	b.n	800691e <HAL_GPIO_Init+0x1fa>
 8006918:	2301      	movs	r3, #1
 800691a:	e000      	b.n	800691e <HAL_GPIO_Init+0x1fa>
 800691c:	2300      	movs	r3, #0
 800691e:	697a      	ldr	r2, [r7, #20]
 8006920:	f002 0203 	and.w	r2, r2, #3
 8006924:	0092      	lsls	r2, r2, #2
 8006926:	4093      	lsls	r3, r2
 8006928:	693a      	ldr	r2, [r7, #16]
 800692a:	4313      	orrs	r3, r2
 800692c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800692e:	4937      	ldr	r1, [pc, #220]	@ (8006a0c <HAL_GPIO_Init+0x2e8>)
 8006930:	697b      	ldr	r3, [r7, #20]
 8006932:	089b      	lsrs	r3, r3, #2
 8006934:	3302      	adds	r3, #2
 8006936:	693a      	ldr	r2, [r7, #16]
 8006938:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800693c:	4b39      	ldr	r3, [pc, #228]	@ (8006a24 <HAL_GPIO_Init+0x300>)
 800693e:	689b      	ldr	r3, [r3, #8]
 8006940:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	43db      	mvns	r3, r3
 8006946:	693a      	ldr	r2, [r7, #16]
 8006948:	4013      	ands	r3, r2
 800694a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800694c:	683b      	ldr	r3, [r7, #0]
 800694e:	685b      	ldr	r3, [r3, #4]
 8006950:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006954:	2b00      	cmp	r3, #0
 8006956:	d003      	beq.n	8006960 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8006958:	693a      	ldr	r2, [r7, #16]
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	4313      	orrs	r3, r2
 800695e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006960:	4a30      	ldr	r2, [pc, #192]	@ (8006a24 <HAL_GPIO_Init+0x300>)
 8006962:	693b      	ldr	r3, [r7, #16]
 8006964:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006966:	4b2f      	ldr	r3, [pc, #188]	@ (8006a24 <HAL_GPIO_Init+0x300>)
 8006968:	68db      	ldr	r3, [r3, #12]
 800696a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	43db      	mvns	r3, r3
 8006970:	693a      	ldr	r2, [r7, #16]
 8006972:	4013      	ands	r3, r2
 8006974:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006976:	683b      	ldr	r3, [r7, #0]
 8006978:	685b      	ldr	r3, [r3, #4]
 800697a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800697e:	2b00      	cmp	r3, #0
 8006980:	d003      	beq.n	800698a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8006982:	693a      	ldr	r2, [r7, #16]
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	4313      	orrs	r3, r2
 8006988:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800698a:	4a26      	ldr	r2, [pc, #152]	@ (8006a24 <HAL_GPIO_Init+0x300>)
 800698c:	693b      	ldr	r3, [r7, #16]
 800698e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8006990:	4b24      	ldr	r3, [pc, #144]	@ (8006a24 <HAL_GPIO_Init+0x300>)
 8006992:	685b      	ldr	r3, [r3, #4]
 8006994:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	43db      	mvns	r3, r3
 800699a:	693a      	ldr	r2, [r7, #16]
 800699c:	4013      	ands	r3, r2
 800699e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	685b      	ldr	r3, [r3, #4]
 80069a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d003      	beq.n	80069b4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80069ac:	693a      	ldr	r2, [r7, #16]
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	4313      	orrs	r3, r2
 80069b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80069b4:	4a1b      	ldr	r2, [pc, #108]	@ (8006a24 <HAL_GPIO_Init+0x300>)
 80069b6:	693b      	ldr	r3, [r7, #16]
 80069b8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80069ba:	4b1a      	ldr	r3, [pc, #104]	@ (8006a24 <HAL_GPIO_Init+0x300>)
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	43db      	mvns	r3, r3
 80069c4:	693a      	ldr	r2, [r7, #16]
 80069c6:	4013      	ands	r3, r2
 80069c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80069ca:	683b      	ldr	r3, [r7, #0]
 80069cc:	685b      	ldr	r3, [r3, #4]
 80069ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d003      	beq.n	80069de <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80069d6:	693a      	ldr	r2, [r7, #16]
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	4313      	orrs	r3, r2
 80069dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80069de:	4a11      	ldr	r2, [pc, #68]	@ (8006a24 <HAL_GPIO_Init+0x300>)
 80069e0:	693b      	ldr	r3, [r7, #16]
 80069e2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80069e4:	697b      	ldr	r3, [r7, #20]
 80069e6:	3301      	adds	r3, #1
 80069e8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80069ea:	683b      	ldr	r3, [r7, #0]
 80069ec:	681a      	ldr	r2, [r3, #0]
 80069ee:	697b      	ldr	r3, [r7, #20]
 80069f0:	fa22 f303 	lsr.w	r3, r2, r3
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	f47f ae9d 	bne.w	8006734 <HAL_GPIO_Init+0x10>
  }
}
 80069fa:	bf00      	nop
 80069fc:	bf00      	nop
 80069fe:	371c      	adds	r7, #28
 8006a00:	46bd      	mov	sp, r7
 8006a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a06:	4770      	bx	lr
 8006a08:	40021000 	.word	0x40021000
 8006a0c:	40010000 	.word	0x40010000
 8006a10:	48000400 	.word	0x48000400
 8006a14:	48000800 	.word	0x48000800
 8006a18:	48000c00 	.word	0x48000c00
 8006a1c:	48001000 	.word	0x48001000
 8006a20:	48001400 	.word	0x48001400
 8006a24:	40010400 	.word	0x40010400

08006a28 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006a28:	b480      	push	{r7}
 8006a2a:	b085      	sub	sp, #20
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
 8006a30:	460b      	mov	r3, r1
 8006a32:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	691a      	ldr	r2, [r3, #16]
 8006a38:	887b      	ldrh	r3, [r7, #2]
 8006a3a:	4013      	ands	r3, r2
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d002      	beq.n	8006a46 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006a40:	2301      	movs	r3, #1
 8006a42:	73fb      	strb	r3, [r7, #15]
 8006a44:	e001      	b.n	8006a4a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006a46:	2300      	movs	r3, #0
 8006a48:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006a4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a4c:	4618      	mov	r0, r3
 8006a4e:	3714      	adds	r7, #20
 8006a50:	46bd      	mov	sp, r7
 8006a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a56:	4770      	bx	lr

08006a58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006a58:	b480      	push	{r7}
 8006a5a:	b083      	sub	sp, #12
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
 8006a60:	460b      	mov	r3, r1
 8006a62:	807b      	strh	r3, [r7, #2]
 8006a64:	4613      	mov	r3, r2
 8006a66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006a68:	787b      	ldrb	r3, [r7, #1]
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d003      	beq.n	8006a76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006a6e:	887a      	ldrh	r2, [r7, #2]
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006a74:	e002      	b.n	8006a7c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006a76:	887a      	ldrh	r2, [r7, #2]
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006a7c:	bf00      	nop
 8006a7e:	370c      	adds	r7, #12
 8006a80:	46bd      	mov	sp, r7
 8006a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a86:	4770      	bx	lr

08006a88 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	b082      	sub	sp, #8
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d101      	bne.n	8006a9a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006a96:	2301      	movs	r3, #1
 8006a98:	e08d      	b.n	8006bb6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006aa0:	b2db      	uxtb	r3, r3
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d106      	bne.n	8006ab4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006aae:	6878      	ldr	r0, [r7, #4]
 8006ab0:	f7fb ff02 	bl	80028b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2224      	movs	r2, #36	@ 0x24
 8006ab8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	681a      	ldr	r2, [r3, #0]
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f022 0201 	bic.w	r2, r2, #1
 8006aca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	685a      	ldr	r2, [r3, #4]
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006ad8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	689a      	ldr	r2, [r3, #8]
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006ae8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	68db      	ldr	r3, [r3, #12]
 8006aee:	2b01      	cmp	r3, #1
 8006af0:	d107      	bne.n	8006b02 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	689a      	ldr	r2, [r3, #8]
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006afe:	609a      	str	r2, [r3, #8]
 8006b00:	e006      	b.n	8006b10 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	689a      	ldr	r2, [r3, #8]
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8006b0e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	68db      	ldr	r3, [r3, #12]
 8006b14:	2b02      	cmp	r3, #2
 8006b16:	d108      	bne.n	8006b2a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	685a      	ldr	r2, [r3, #4]
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006b26:	605a      	str	r2, [r3, #4]
 8006b28:	e007      	b.n	8006b3a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	685a      	ldr	r2, [r3, #4]
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006b38:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	685b      	ldr	r3, [r3, #4]
 8006b40:	687a      	ldr	r2, [r7, #4]
 8006b42:	6812      	ldr	r2, [r2, #0]
 8006b44:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006b48:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b4c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	68da      	ldr	r2, [r3, #12]
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006b5c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	691a      	ldr	r2, [r3, #16]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	695b      	ldr	r3, [r3, #20]
 8006b66:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	699b      	ldr	r3, [r3, #24]
 8006b6e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	430a      	orrs	r2, r1
 8006b76:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	69d9      	ldr	r1, [r3, #28]
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	6a1a      	ldr	r2, [r3, #32]
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	430a      	orrs	r2, r1
 8006b86:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	681a      	ldr	r2, [r3, #0]
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f042 0201 	orr.w	r2, r2, #1
 8006b96:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2220      	movs	r2, #32
 8006ba2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	2200      	movs	r2, #0
 8006baa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	2200      	movs	r2, #0
 8006bb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8006bb4:	2300      	movs	r3, #0
}
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	3708      	adds	r7, #8
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	bd80      	pop	{r7, pc}
	...

08006bc0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006bc0:	b580      	push	{r7, lr}
 8006bc2:	b088      	sub	sp, #32
 8006bc4:	af02      	add	r7, sp, #8
 8006bc6:	60f8      	str	r0, [r7, #12]
 8006bc8:	607a      	str	r2, [r7, #4]
 8006bca:	461a      	mov	r2, r3
 8006bcc:	460b      	mov	r3, r1
 8006bce:	817b      	strh	r3, [r7, #10]
 8006bd0:	4613      	mov	r3, r2
 8006bd2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006bda:	b2db      	uxtb	r3, r3
 8006bdc:	2b20      	cmp	r3, #32
 8006bde:	f040 80fd 	bne.w	8006ddc <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006be8:	2b01      	cmp	r3, #1
 8006bea:	d101      	bne.n	8006bf0 <HAL_I2C_Master_Transmit+0x30>
 8006bec:	2302      	movs	r3, #2
 8006bee:	e0f6      	b.n	8006dde <HAL_I2C_Master_Transmit+0x21e>
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	2201      	movs	r2, #1
 8006bf4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006bf8:	f7fd fa7e 	bl	80040f8 <HAL_GetTick>
 8006bfc:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006bfe:	693b      	ldr	r3, [r7, #16]
 8006c00:	9300      	str	r3, [sp, #0]
 8006c02:	2319      	movs	r3, #25
 8006c04:	2201      	movs	r2, #1
 8006c06:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006c0a:	68f8      	ldr	r0, [r7, #12]
 8006c0c:	f000 fb72 	bl	80072f4 <I2C_WaitOnFlagUntilTimeout>
 8006c10:	4603      	mov	r3, r0
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d001      	beq.n	8006c1a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8006c16:	2301      	movs	r3, #1
 8006c18:	e0e1      	b.n	8006dde <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	2221      	movs	r2, #33	@ 0x21
 8006c1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	2210      	movs	r2, #16
 8006c26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	687a      	ldr	r2, [r7, #4]
 8006c34:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	893a      	ldrh	r2, [r7, #8]
 8006c3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	2200      	movs	r2, #0
 8006c40:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c46:	b29b      	uxth	r3, r3
 8006c48:	2bff      	cmp	r3, #255	@ 0xff
 8006c4a:	d906      	bls.n	8006c5a <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	22ff      	movs	r2, #255	@ 0xff
 8006c50:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8006c52:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006c56:	617b      	str	r3, [r7, #20]
 8006c58:	e007      	b.n	8006c6a <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c5e:	b29a      	uxth	r2, r3
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8006c64:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006c68:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d024      	beq.n	8006cbc <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c76:	781a      	ldrb	r2, [r3, #0]
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c82:	1c5a      	adds	r2, r3, #1
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c8c:	b29b      	uxth	r3, r3
 8006c8e:	3b01      	subs	r3, #1
 8006c90:	b29a      	uxth	r2, r3
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c9a:	3b01      	subs	r3, #1
 8006c9c:	b29a      	uxth	r2, r3
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ca6:	b2db      	uxtb	r3, r3
 8006ca8:	3301      	adds	r3, #1
 8006caa:	b2da      	uxtb	r2, r3
 8006cac:	8979      	ldrh	r1, [r7, #10]
 8006cae:	4b4e      	ldr	r3, [pc, #312]	@ (8006de8 <HAL_I2C_Master_Transmit+0x228>)
 8006cb0:	9300      	str	r3, [sp, #0]
 8006cb2:	697b      	ldr	r3, [r7, #20]
 8006cb4:	68f8      	ldr	r0, [r7, #12]
 8006cb6:	f000 fd6d 	bl	8007794 <I2C_TransferConfig>
 8006cba:	e066      	b.n	8006d8a <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006cc0:	b2da      	uxtb	r2, r3
 8006cc2:	8979      	ldrh	r1, [r7, #10]
 8006cc4:	4b48      	ldr	r3, [pc, #288]	@ (8006de8 <HAL_I2C_Master_Transmit+0x228>)
 8006cc6:	9300      	str	r3, [sp, #0]
 8006cc8:	697b      	ldr	r3, [r7, #20]
 8006cca:	68f8      	ldr	r0, [r7, #12]
 8006ccc:	f000 fd62 	bl	8007794 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8006cd0:	e05b      	b.n	8006d8a <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006cd2:	693a      	ldr	r2, [r7, #16]
 8006cd4:	6a39      	ldr	r1, [r7, #32]
 8006cd6:	68f8      	ldr	r0, [r7, #12]
 8006cd8:	f000 fb65 	bl	80073a6 <I2C_WaitOnTXISFlagUntilTimeout>
 8006cdc:	4603      	mov	r3, r0
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d001      	beq.n	8006ce6 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8006ce2:	2301      	movs	r3, #1
 8006ce4:	e07b      	b.n	8006dde <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cea:	781a      	ldrb	r2, [r3, #0]
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cf6:	1c5a      	adds	r2, r3, #1
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d00:	b29b      	uxth	r3, r3
 8006d02:	3b01      	subs	r3, #1
 8006d04:	b29a      	uxth	r2, r3
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d0e:	3b01      	subs	r3, #1
 8006d10:	b29a      	uxth	r2, r3
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d1a:	b29b      	uxth	r3, r3
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d034      	beq.n	8006d8a <HAL_I2C_Master_Transmit+0x1ca>
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d130      	bne.n	8006d8a <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006d28:	693b      	ldr	r3, [r7, #16]
 8006d2a:	9300      	str	r3, [sp, #0]
 8006d2c:	6a3b      	ldr	r3, [r7, #32]
 8006d2e:	2200      	movs	r2, #0
 8006d30:	2180      	movs	r1, #128	@ 0x80
 8006d32:	68f8      	ldr	r0, [r7, #12]
 8006d34:	f000 fade 	bl	80072f4 <I2C_WaitOnFlagUntilTimeout>
 8006d38:	4603      	mov	r3, r0
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d001      	beq.n	8006d42 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8006d3e:	2301      	movs	r3, #1
 8006d40:	e04d      	b.n	8006dde <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d46:	b29b      	uxth	r3, r3
 8006d48:	2bff      	cmp	r3, #255	@ 0xff
 8006d4a:	d90e      	bls.n	8006d6a <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	22ff      	movs	r2, #255	@ 0xff
 8006d50:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d56:	b2da      	uxtb	r2, r3
 8006d58:	8979      	ldrh	r1, [r7, #10]
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	9300      	str	r3, [sp, #0]
 8006d5e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006d62:	68f8      	ldr	r0, [r7, #12]
 8006d64:	f000 fd16 	bl	8007794 <I2C_TransferConfig>
 8006d68:	e00f      	b.n	8006d8a <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d6e:	b29a      	uxth	r2, r3
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d78:	b2da      	uxtb	r2, r3
 8006d7a:	8979      	ldrh	r1, [r7, #10]
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	9300      	str	r3, [sp, #0]
 8006d80:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006d84:	68f8      	ldr	r0, [r7, #12]
 8006d86:	f000 fd05 	bl	8007794 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d8e:	b29b      	uxth	r3, r3
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d19e      	bne.n	8006cd2 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006d94:	693a      	ldr	r2, [r7, #16]
 8006d96:	6a39      	ldr	r1, [r7, #32]
 8006d98:	68f8      	ldr	r0, [r7, #12]
 8006d9a:	f000 fb4b 	bl	8007434 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006d9e:	4603      	mov	r3, r0
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d001      	beq.n	8006da8 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8006da4:	2301      	movs	r3, #1
 8006da6:	e01a      	b.n	8006dde <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	2220      	movs	r2, #32
 8006dae:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	6859      	ldr	r1, [r3, #4]
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	681a      	ldr	r2, [r3, #0]
 8006dba:	4b0c      	ldr	r3, [pc, #48]	@ (8006dec <HAL_I2C_Master_Transmit+0x22c>)
 8006dbc:	400b      	ands	r3, r1
 8006dbe:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	2220      	movs	r2, #32
 8006dc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	2200      	movs	r2, #0
 8006dcc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006dd8:	2300      	movs	r3, #0
 8006dda:	e000      	b.n	8006dde <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8006ddc:	2302      	movs	r3, #2
  }
}
 8006dde:	4618      	mov	r0, r3
 8006de0:	3718      	adds	r7, #24
 8006de2:	46bd      	mov	sp, r7
 8006de4:	bd80      	pop	{r7, pc}
 8006de6:	bf00      	nop
 8006de8:	80002000 	.word	0x80002000
 8006dec:	fe00e800 	.word	0xfe00e800

08006df0 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8006df0:	b580      	push	{r7, lr}
 8006df2:	b088      	sub	sp, #32
 8006df4:	af02      	add	r7, sp, #8
 8006df6:	60f8      	str	r0, [r7, #12]
 8006df8:	607a      	str	r2, [r7, #4]
 8006dfa:	461a      	mov	r2, r3
 8006dfc:	460b      	mov	r3, r1
 8006dfe:	817b      	strh	r3, [r7, #10]
 8006e00:	4613      	mov	r3, r2
 8006e02:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006e0a:	b2db      	uxtb	r3, r3
 8006e0c:	2b20      	cmp	r3, #32
 8006e0e:	f040 80db 	bne.w	8006fc8 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006e18:	2b01      	cmp	r3, #1
 8006e1a:	d101      	bne.n	8006e20 <HAL_I2C_Master_Receive+0x30>
 8006e1c:	2302      	movs	r3, #2
 8006e1e:	e0d4      	b.n	8006fca <HAL_I2C_Master_Receive+0x1da>
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	2201      	movs	r2, #1
 8006e24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006e28:	f7fd f966 	bl	80040f8 <HAL_GetTick>
 8006e2c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006e2e:	697b      	ldr	r3, [r7, #20]
 8006e30:	9300      	str	r3, [sp, #0]
 8006e32:	2319      	movs	r3, #25
 8006e34:	2201      	movs	r2, #1
 8006e36:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006e3a:	68f8      	ldr	r0, [r7, #12]
 8006e3c:	f000 fa5a 	bl	80072f4 <I2C_WaitOnFlagUntilTimeout>
 8006e40:	4603      	mov	r3, r0
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d001      	beq.n	8006e4a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8006e46:	2301      	movs	r3, #1
 8006e48:	e0bf      	b.n	8006fca <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	2222      	movs	r2, #34	@ 0x22
 8006e4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	2210      	movs	r2, #16
 8006e56:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	687a      	ldr	r2, [r7, #4]
 8006e64:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	893a      	ldrh	r2, [r7, #8]
 8006e6a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	2200      	movs	r2, #0
 8006e70:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e76:	b29b      	uxth	r3, r3
 8006e78:	2bff      	cmp	r3, #255	@ 0xff
 8006e7a:	d90e      	bls.n	8006e9a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	22ff      	movs	r2, #255	@ 0xff
 8006e80:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e86:	b2da      	uxtb	r2, r3
 8006e88:	8979      	ldrh	r1, [r7, #10]
 8006e8a:	4b52      	ldr	r3, [pc, #328]	@ (8006fd4 <HAL_I2C_Master_Receive+0x1e4>)
 8006e8c:	9300      	str	r3, [sp, #0]
 8006e8e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006e92:	68f8      	ldr	r0, [r7, #12]
 8006e94:	f000 fc7e 	bl	8007794 <I2C_TransferConfig>
 8006e98:	e06d      	b.n	8006f76 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e9e:	b29a      	uxth	r2, r3
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ea8:	b2da      	uxtb	r2, r3
 8006eaa:	8979      	ldrh	r1, [r7, #10]
 8006eac:	4b49      	ldr	r3, [pc, #292]	@ (8006fd4 <HAL_I2C_Master_Receive+0x1e4>)
 8006eae:	9300      	str	r3, [sp, #0]
 8006eb0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006eb4:	68f8      	ldr	r0, [r7, #12]
 8006eb6:	f000 fc6d 	bl	8007794 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8006eba:	e05c      	b.n	8006f76 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006ebc:	697a      	ldr	r2, [r7, #20]
 8006ebe:	6a39      	ldr	r1, [r7, #32]
 8006ec0:	68f8      	ldr	r0, [r7, #12]
 8006ec2:	f000 fafb 	bl	80074bc <I2C_WaitOnRXNEFlagUntilTimeout>
 8006ec6:	4603      	mov	r3, r0
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d001      	beq.n	8006ed0 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8006ecc:	2301      	movs	r3, #1
 8006ece:	e07c      	b.n	8006fca <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006eda:	b2d2      	uxtb	r2, r2
 8006edc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ee2:	1c5a      	adds	r2, r3, #1
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006eec:	3b01      	subs	r3, #1
 8006eee:	b29a      	uxth	r2, r3
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ef8:	b29b      	uxth	r3, r3
 8006efa:	3b01      	subs	r3, #1
 8006efc:	b29a      	uxth	r2, r3
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f06:	b29b      	uxth	r3, r3
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d034      	beq.n	8006f76 <HAL_I2C_Master_Receive+0x186>
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d130      	bne.n	8006f76 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006f14:	697b      	ldr	r3, [r7, #20]
 8006f16:	9300      	str	r3, [sp, #0]
 8006f18:	6a3b      	ldr	r3, [r7, #32]
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	2180      	movs	r1, #128	@ 0x80
 8006f1e:	68f8      	ldr	r0, [r7, #12]
 8006f20:	f000 f9e8 	bl	80072f4 <I2C_WaitOnFlagUntilTimeout>
 8006f24:	4603      	mov	r3, r0
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d001      	beq.n	8006f2e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8006f2a:	2301      	movs	r3, #1
 8006f2c:	e04d      	b.n	8006fca <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f32:	b29b      	uxth	r3, r3
 8006f34:	2bff      	cmp	r3, #255	@ 0xff
 8006f36:	d90e      	bls.n	8006f56 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	22ff      	movs	r2, #255	@ 0xff
 8006f3c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f42:	b2da      	uxtb	r2, r3
 8006f44:	8979      	ldrh	r1, [r7, #10]
 8006f46:	2300      	movs	r3, #0
 8006f48:	9300      	str	r3, [sp, #0]
 8006f4a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006f4e:	68f8      	ldr	r0, [r7, #12]
 8006f50:	f000 fc20 	bl	8007794 <I2C_TransferConfig>
 8006f54:	e00f      	b.n	8006f76 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f5a:	b29a      	uxth	r2, r3
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f64:	b2da      	uxtb	r2, r3
 8006f66:	8979      	ldrh	r1, [r7, #10]
 8006f68:	2300      	movs	r3, #0
 8006f6a:	9300      	str	r3, [sp, #0]
 8006f6c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006f70:	68f8      	ldr	r0, [r7, #12]
 8006f72:	f000 fc0f 	bl	8007794 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f7a:	b29b      	uxth	r3, r3
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d19d      	bne.n	8006ebc <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006f80:	697a      	ldr	r2, [r7, #20]
 8006f82:	6a39      	ldr	r1, [r7, #32]
 8006f84:	68f8      	ldr	r0, [r7, #12]
 8006f86:	f000 fa55 	bl	8007434 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006f8a:	4603      	mov	r3, r0
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d001      	beq.n	8006f94 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8006f90:	2301      	movs	r3, #1
 8006f92:	e01a      	b.n	8006fca <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	2220      	movs	r2, #32
 8006f9a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	6859      	ldr	r1, [r3, #4]
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	681a      	ldr	r2, [r3, #0]
 8006fa6:	4b0c      	ldr	r3, [pc, #48]	@ (8006fd8 <HAL_I2C_Master_Receive+0x1e8>)
 8006fa8:	400b      	ands	r3, r1
 8006faa:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	2220      	movs	r2, #32
 8006fb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	e000      	b.n	8006fca <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8006fc8:	2302      	movs	r3, #2
  }
}
 8006fca:	4618      	mov	r0, r3
 8006fcc:	3718      	adds	r7, #24
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	bd80      	pop	{r7, pc}
 8006fd2:	bf00      	nop
 8006fd4:	80002400 	.word	0x80002400
 8006fd8:	fe00e800 	.word	0xfe00e800

08006fdc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006fdc:	b580      	push	{r7, lr}
 8006fde:	b088      	sub	sp, #32
 8006fe0:	af02      	add	r7, sp, #8
 8006fe2:	60f8      	str	r0, [r7, #12]
 8006fe4:	4608      	mov	r0, r1
 8006fe6:	4611      	mov	r1, r2
 8006fe8:	461a      	mov	r2, r3
 8006fea:	4603      	mov	r3, r0
 8006fec:	817b      	strh	r3, [r7, #10]
 8006fee:	460b      	mov	r3, r1
 8006ff0:	813b      	strh	r3, [r7, #8]
 8006ff2:	4613      	mov	r3, r2
 8006ff4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006ffc:	b2db      	uxtb	r3, r3
 8006ffe:	2b20      	cmp	r3, #32
 8007000:	f040 80f9 	bne.w	80071f6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007004:	6a3b      	ldr	r3, [r7, #32]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d002      	beq.n	8007010 <HAL_I2C_Mem_Write+0x34>
 800700a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800700c:	2b00      	cmp	r3, #0
 800700e:	d105      	bne.n	800701c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007016:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007018:	2301      	movs	r3, #1
 800701a:	e0ed      	b.n	80071f8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007022:	2b01      	cmp	r3, #1
 8007024:	d101      	bne.n	800702a <HAL_I2C_Mem_Write+0x4e>
 8007026:	2302      	movs	r3, #2
 8007028:	e0e6      	b.n	80071f8 <HAL_I2C_Mem_Write+0x21c>
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	2201      	movs	r2, #1
 800702e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007032:	f7fd f861 	bl	80040f8 <HAL_GetTick>
 8007036:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007038:	697b      	ldr	r3, [r7, #20]
 800703a:	9300      	str	r3, [sp, #0]
 800703c:	2319      	movs	r3, #25
 800703e:	2201      	movs	r2, #1
 8007040:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007044:	68f8      	ldr	r0, [r7, #12]
 8007046:	f000 f955 	bl	80072f4 <I2C_WaitOnFlagUntilTimeout>
 800704a:	4603      	mov	r3, r0
 800704c:	2b00      	cmp	r3, #0
 800704e:	d001      	beq.n	8007054 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8007050:	2301      	movs	r3, #1
 8007052:	e0d1      	b.n	80071f8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	2221      	movs	r2, #33	@ 0x21
 8007058:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	2240      	movs	r2, #64	@ 0x40
 8007060:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	2200      	movs	r2, #0
 8007068:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	6a3a      	ldr	r2, [r7, #32]
 800706e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007074:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	2200      	movs	r2, #0
 800707a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800707c:	88f8      	ldrh	r0, [r7, #6]
 800707e:	893a      	ldrh	r2, [r7, #8]
 8007080:	8979      	ldrh	r1, [r7, #10]
 8007082:	697b      	ldr	r3, [r7, #20]
 8007084:	9301      	str	r3, [sp, #4]
 8007086:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007088:	9300      	str	r3, [sp, #0]
 800708a:	4603      	mov	r3, r0
 800708c:	68f8      	ldr	r0, [r7, #12]
 800708e:	f000 f8b9 	bl	8007204 <I2C_RequestMemoryWrite>
 8007092:	4603      	mov	r3, r0
 8007094:	2b00      	cmp	r3, #0
 8007096:	d005      	beq.n	80070a4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	2200      	movs	r2, #0
 800709c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80070a0:	2301      	movs	r3, #1
 80070a2:	e0a9      	b.n	80071f8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070a8:	b29b      	uxth	r3, r3
 80070aa:	2bff      	cmp	r3, #255	@ 0xff
 80070ac:	d90e      	bls.n	80070cc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	22ff      	movs	r2, #255	@ 0xff
 80070b2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80070b8:	b2da      	uxtb	r2, r3
 80070ba:	8979      	ldrh	r1, [r7, #10]
 80070bc:	2300      	movs	r3, #0
 80070be:	9300      	str	r3, [sp, #0]
 80070c0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80070c4:	68f8      	ldr	r0, [r7, #12]
 80070c6:	f000 fb65 	bl	8007794 <I2C_TransferConfig>
 80070ca:	e00f      	b.n	80070ec <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070d0:	b29a      	uxth	r2, r3
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80070da:	b2da      	uxtb	r2, r3
 80070dc:	8979      	ldrh	r1, [r7, #10]
 80070de:	2300      	movs	r3, #0
 80070e0:	9300      	str	r3, [sp, #0]
 80070e2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80070e6:	68f8      	ldr	r0, [r7, #12]
 80070e8:	f000 fb54 	bl	8007794 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80070ec:	697a      	ldr	r2, [r7, #20]
 80070ee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80070f0:	68f8      	ldr	r0, [r7, #12]
 80070f2:	f000 f958 	bl	80073a6 <I2C_WaitOnTXISFlagUntilTimeout>
 80070f6:	4603      	mov	r3, r0
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d001      	beq.n	8007100 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80070fc:	2301      	movs	r3, #1
 80070fe:	e07b      	b.n	80071f8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007104:	781a      	ldrb	r2, [r3, #0]
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007110:	1c5a      	adds	r2, r3, #1
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800711a:	b29b      	uxth	r3, r3
 800711c:	3b01      	subs	r3, #1
 800711e:	b29a      	uxth	r2, r3
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007128:	3b01      	subs	r3, #1
 800712a:	b29a      	uxth	r2, r3
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007134:	b29b      	uxth	r3, r3
 8007136:	2b00      	cmp	r3, #0
 8007138:	d034      	beq.n	80071a4 <HAL_I2C_Mem_Write+0x1c8>
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800713e:	2b00      	cmp	r3, #0
 8007140:	d130      	bne.n	80071a4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007142:	697b      	ldr	r3, [r7, #20]
 8007144:	9300      	str	r3, [sp, #0]
 8007146:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007148:	2200      	movs	r2, #0
 800714a:	2180      	movs	r1, #128	@ 0x80
 800714c:	68f8      	ldr	r0, [r7, #12]
 800714e:	f000 f8d1 	bl	80072f4 <I2C_WaitOnFlagUntilTimeout>
 8007152:	4603      	mov	r3, r0
 8007154:	2b00      	cmp	r3, #0
 8007156:	d001      	beq.n	800715c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8007158:	2301      	movs	r3, #1
 800715a:	e04d      	b.n	80071f8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007160:	b29b      	uxth	r3, r3
 8007162:	2bff      	cmp	r3, #255	@ 0xff
 8007164:	d90e      	bls.n	8007184 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	22ff      	movs	r2, #255	@ 0xff
 800716a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007170:	b2da      	uxtb	r2, r3
 8007172:	8979      	ldrh	r1, [r7, #10]
 8007174:	2300      	movs	r3, #0
 8007176:	9300      	str	r3, [sp, #0]
 8007178:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800717c:	68f8      	ldr	r0, [r7, #12]
 800717e:	f000 fb09 	bl	8007794 <I2C_TransferConfig>
 8007182:	e00f      	b.n	80071a4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007188:	b29a      	uxth	r2, r3
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007192:	b2da      	uxtb	r2, r3
 8007194:	8979      	ldrh	r1, [r7, #10]
 8007196:	2300      	movs	r3, #0
 8007198:	9300      	str	r3, [sp, #0]
 800719a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800719e:	68f8      	ldr	r0, [r7, #12]
 80071a0:	f000 faf8 	bl	8007794 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80071a8:	b29b      	uxth	r3, r3
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d19e      	bne.n	80070ec <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80071ae:	697a      	ldr	r2, [r7, #20]
 80071b0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80071b2:	68f8      	ldr	r0, [r7, #12]
 80071b4:	f000 f93e 	bl	8007434 <I2C_WaitOnSTOPFlagUntilTimeout>
 80071b8:	4603      	mov	r3, r0
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d001      	beq.n	80071c2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80071be:	2301      	movs	r3, #1
 80071c0:	e01a      	b.n	80071f8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	2220      	movs	r2, #32
 80071c8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	6859      	ldr	r1, [r3, #4]
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	681a      	ldr	r2, [r3, #0]
 80071d4:	4b0a      	ldr	r3, [pc, #40]	@ (8007200 <HAL_I2C_Mem_Write+0x224>)
 80071d6:	400b      	ands	r3, r1
 80071d8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	2220      	movs	r2, #32
 80071de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	2200      	movs	r2, #0
 80071e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	2200      	movs	r2, #0
 80071ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80071f2:	2300      	movs	r3, #0
 80071f4:	e000      	b.n	80071f8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80071f6:	2302      	movs	r3, #2
  }
}
 80071f8:	4618      	mov	r0, r3
 80071fa:	3718      	adds	r7, #24
 80071fc:	46bd      	mov	sp, r7
 80071fe:	bd80      	pop	{r7, pc}
 8007200:	fe00e800 	.word	0xfe00e800

08007204 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8007204:	b580      	push	{r7, lr}
 8007206:	b086      	sub	sp, #24
 8007208:	af02      	add	r7, sp, #8
 800720a:	60f8      	str	r0, [r7, #12]
 800720c:	4608      	mov	r0, r1
 800720e:	4611      	mov	r1, r2
 8007210:	461a      	mov	r2, r3
 8007212:	4603      	mov	r3, r0
 8007214:	817b      	strh	r3, [r7, #10]
 8007216:	460b      	mov	r3, r1
 8007218:	813b      	strh	r3, [r7, #8]
 800721a:	4613      	mov	r3, r2
 800721c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800721e:	88fb      	ldrh	r3, [r7, #6]
 8007220:	b2da      	uxtb	r2, r3
 8007222:	8979      	ldrh	r1, [r7, #10]
 8007224:	4b20      	ldr	r3, [pc, #128]	@ (80072a8 <I2C_RequestMemoryWrite+0xa4>)
 8007226:	9300      	str	r3, [sp, #0]
 8007228:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800722c:	68f8      	ldr	r0, [r7, #12]
 800722e:	f000 fab1 	bl	8007794 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007232:	69fa      	ldr	r2, [r7, #28]
 8007234:	69b9      	ldr	r1, [r7, #24]
 8007236:	68f8      	ldr	r0, [r7, #12]
 8007238:	f000 f8b5 	bl	80073a6 <I2C_WaitOnTXISFlagUntilTimeout>
 800723c:	4603      	mov	r3, r0
 800723e:	2b00      	cmp	r3, #0
 8007240:	d001      	beq.n	8007246 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8007242:	2301      	movs	r3, #1
 8007244:	e02c      	b.n	80072a0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007246:	88fb      	ldrh	r3, [r7, #6]
 8007248:	2b01      	cmp	r3, #1
 800724a:	d105      	bne.n	8007258 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800724c:	893b      	ldrh	r3, [r7, #8]
 800724e:	b2da      	uxtb	r2, r3
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	629a      	str	r2, [r3, #40]	@ 0x28
 8007256:	e015      	b.n	8007284 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007258:	893b      	ldrh	r3, [r7, #8]
 800725a:	0a1b      	lsrs	r3, r3, #8
 800725c:	b29b      	uxth	r3, r3
 800725e:	b2da      	uxtb	r2, r3
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007266:	69fa      	ldr	r2, [r7, #28]
 8007268:	69b9      	ldr	r1, [r7, #24]
 800726a:	68f8      	ldr	r0, [r7, #12]
 800726c:	f000 f89b 	bl	80073a6 <I2C_WaitOnTXISFlagUntilTimeout>
 8007270:	4603      	mov	r3, r0
 8007272:	2b00      	cmp	r3, #0
 8007274:	d001      	beq.n	800727a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8007276:	2301      	movs	r3, #1
 8007278:	e012      	b.n	80072a0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800727a:	893b      	ldrh	r3, [r7, #8]
 800727c:	b2da      	uxtb	r2, r3
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8007284:	69fb      	ldr	r3, [r7, #28]
 8007286:	9300      	str	r3, [sp, #0]
 8007288:	69bb      	ldr	r3, [r7, #24]
 800728a:	2200      	movs	r2, #0
 800728c:	2180      	movs	r1, #128	@ 0x80
 800728e:	68f8      	ldr	r0, [r7, #12]
 8007290:	f000 f830 	bl	80072f4 <I2C_WaitOnFlagUntilTimeout>
 8007294:	4603      	mov	r3, r0
 8007296:	2b00      	cmp	r3, #0
 8007298:	d001      	beq.n	800729e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800729a:	2301      	movs	r3, #1
 800729c:	e000      	b.n	80072a0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800729e:	2300      	movs	r3, #0
}
 80072a0:	4618      	mov	r0, r3
 80072a2:	3710      	adds	r7, #16
 80072a4:	46bd      	mov	sp, r7
 80072a6:	bd80      	pop	{r7, pc}
 80072a8:	80002000 	.word	0x80002000

080072ac <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80072ac:	b480      	push	{r7}
 80072ae:	b083      	sub	sp, #12
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	699b      	ldr	r3, [r3, #24]
 80072ba:	f003 0302 	and.w	r3, r3, #2
 80072be:	2b02      	cmp	r3, #2
 80072c0:	d103      	bne.n	80072ca <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	2200      	movs	r2, #0
 80072c8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	699b      	ldr	r3, [r3, #24]
 80072d0:	f003 0301 	and.w	r3, r3, #1
 80072d4:	2b01      	cmp	r3, #1
 80072d6:	d007      	beq.n	80072e8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	699a      	ldr	r2, [r3, #24]
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f042 0201 	orr.w	r2, r2, #1
 80072e6:	619a      	str	r2, [r3, #24]
  }
}
 80072e8:	bf00      	nop
 80072ea:	370c      	adds	r7, #12
 80072ec:	46bd      	mov	sp, r7
 80072ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f2:	4770      	bx	lr

080072f4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80072f4:	b580      	push	{r7, lr}
 80072f6:	b084      	sub	sp, #16
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	60f8      	str	r0, [r7, #12]
 80072fc:	60b9      	str	r1, [r7, #8]
 80072fe:	603b      	str	r3, [r7, #0]
 8007300:	4613      	mov	r3, r2
 8007302:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007304:	e03b      	b.n	800737e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007306:	69ba      	ldr	r2, [r7, #24]
 8007308:	6839      	ldr	r1, [r7, #0]
 800730a:	68f8      	ldr	r0, [r7, #12]
 800730c:	f000 f962 	bl	80075d4 <I2C_IsErrorOccurred>
 8007310:	4603      	mov	r3, r0
 8007312:	2b00      	cmp	r3, #0
 8007314:	d001      	beq.n	800731a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8007316:	2301      	movs	r3, #1
 8007318:	e041      	b.n	800739e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800731a:	683b      	ldr	r3, [r7, #0]
 800731c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007320:	d02d      	beq.n	800737e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007322:	f7fc fee9 	bl	80040f8 <HAL_GetTick>
 8007326:	4602      	mov	r2, r0
 8007328:	69bb      	ldr	r3, [r7, #24]
 800732a:	1ad3      	subs	r3, r2, r3
 800732c:	683a      	ldr	r2, [r7, #0]
 800732e:	429a      	cmp	r2, r3
 8007330:	d302      	bcc.n	8007338 <I2C_WaitOnFlagUntilTimeout+0x44>
 8007332:	683b      	ldr	r3, [r7, #0]
 8007334:	2b00      	cmp	r3, #0
 8007336:	d122      	bne.n	800737e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	699a      	ldr	r2, [r3, #24]
 800733e:	68bb      	ldr	r3, [r7, #8]
 8007340:	4013      	ands	r3, r2
 8007342:	68ba      	ldr	r2, [r7, #8]
 8007344:	429a      	cmp	r2, r3
 8007346:	bf0c      	ite	eq
 8007348:	2301      	moveq	r3, #1
 800734a:	2300      	movne	r3, #0
 800734c:	b2db      	uxtb	r3, r3
 800734e:	461a      	mov	r2, r3
 8007350:	79fb      	ldrb	r3, [r7, #7]
 8007352:	429a      	cmp	r2, r3
 8007354:	d113      	bne.n	800737e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800735a:	f043 0220 	orr.w	r2, r3, #32
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	2220      	movs	r2, #32
 8007366:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	2200      	movs	r2, #0
 800736e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	2200      	movs	r2, #0
 8007376:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800737a:	2301      	movs	r3, #1
 800737c:	e00f      	b.n	800739e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	699a      	ldr	r2, [r3, #24]
 8007384:	68bb      	ldr	r3, [r7, #8]
 8007386:	4013      	ands	r3, r2
 8007388:	68ba      	ldr	r2, [r7, #8]
 800738a:	429a      	cmp	r2, r3
 800738c:	bf0c      	ite	eq
 800738e:	2301      	moveq	r3, #1
 8007390:	2300      	movne	r3, #0
 8007392:	b2db      	uxtb	r3, r3
 8007394:	461a      	mov	r2, r3
 8007396:	79fb      	ldrb	r3, [r7, #7]
 8007398:	429a      	cmp	r2, r3
 800739a:	d0b4      	beq.n	8007306 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800739c:	2300      	movs	r3, #0
}
 800739e:	4618      	mov	r0, r3
 80073a0:	3710      	adds	r7, #16
 80073a2:	46bd      	mov	sp, r7
 80073a4:	bd80      	pop	{r7, pc}

080073a6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80073a6:	b580      	push	{r7, lr}
 80073a8:	b084      	sub	sp, #16
 80073aa:	af00      	add	r7, sp, #0
 80073ac:	60f8      	str	r0, [r7, #12]
 80073ae:	60b9      	str	r1, [r7, #8]
 80073b0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80073b2:	e033      	b.n	800741c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80073b4:	687a      	ldr	r2, [r7, #4]
 80073b6:	68b9      	ldr	r1, [r7, #8]
 80073b8:	68f8      	ldr	r0, [r7, #12]
 80073ba:	f000 f90b 	bl	80075d4 <I2C_IsErrorOccurred>
 80073be:	4603      	mov	r3, r0
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d001      	beq.n	80073c8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80073c4:	2301      	movs	r3, #1
 80073c6:	e031      	b.n	800742c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073c8:	68bb      	ldr	r3, [r7, #8]
 80073ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073ce:	d025      	beq.n	800741c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073d0:	f7fc fe92 	bl	80040f8 <HAL_GetTick>
 80073d4:	4602      	mov	r2, r0
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	1ad3      	subs	r3, r2, r3
 80073da:	68ba      	ldr	r2, [r7, #8]
 80073dc:	429a      	cmp	r2, r3
 80073de:	d302      	bcc.n	80073e6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80073e0:	68bb      	ldr	r3, [r7, #8]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d11a      	bne.n	800741c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	699b      	ldr	r3, [r3, #24]
 80073ec:	f003 0302 	and.w	r3, r3, #2
 80073f0:	2b02      	cmp	r3, #2
 80073f2:	d013      	beq.n	800741c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073f8:	f043 0220 	orr.w	r2, r3, #32
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	2220      	movs	r2, #32
 8007404:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	2200      	movs	r2, #0
 800740c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	2200      	movs	r2, #0
 8007414:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007418:	2301      	movs	r3, #1
 800741a:	e007      	b.n	800742c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	699b      	ldr	r3, [r3, #24]
 8007422:	f003 0302 	and.w	r3, r3, #2
 8007426:	2b02      	cmp	r3, #2
 8007428:	d1c4      	bne.n	80073b4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800742a:	2300      	movs	r3, #0
}
 800742c:	4618      	mov	r0, r3
 800742e:	3710      	adds	r7, #16
 8007430:	46bd      	mov	sp, r7
 8007432:	bd80      	pop	{r7, pc}

08007434 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007434:	b580      	push	{r7, lr}
 8007436:	b084      	sub	sp, #16
 8007438:	af00      	add	r7, sp, #0
 800743a:	60f8      	str	r0, [r7, #12]
 800743c:	60b9      	str	r1, [r7, #8]
 800743e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007440:	e02f      	b.n	80074a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007442:	687a      	ldr	r2, [r7, #4]
 8007444:	68b9      	ldr	r1, [r7, #8]
 8007446:	68f8      	ldr	r0, [r7, #12]
 8007448:	f000 f8c4 	bl	80075d4 <I2C_IsErrorOccurred>
 800744c:	4603      	mov	r3, r0
 800744e:	2b00      	cmp	r3, #0
 8007450:	d001      	beq.n	8007456 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007452:	2301      	movs	r3, #1
 8007454:	e02d      	b.n	80074b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007456:	f7fc fe4f 	bl	80040f8 <HAL_GetTick>
 800745a:	4602      	mov	r2, r0
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	1ad3      	subs	r3, r2, r3
 8007460:	68ba      	ldr	r2, [r7, #8]
 8007462:	429a      	cmp	r2, r3
 8007464:	d302      	bcc.n	800746c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8007466:	68bb      	ldr	r3, [r7, #8]
 8007468:	2b00      	cmp	r3, #0
 800746a:	d11a      	bne.n	80074a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	699b      	ldr	r3, [r3, #24]
 8007472:	f003 0320 	and.w	r3, r3, #32
 8007476:	2b20      	cmp	r3, #32
 8007478:	d013      	beq.n	80074a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800747e:	f043 0220 	orr.w	r2, r3, #32
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	2220      	movs	r2, #32
 800748a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	2200      	movs	r2, #0
 8007492:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	2200      	movs	r2, #0
 800749a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800749e:	2301      	movs	r3, #1
 80074a0:	e007      	b.n	80074b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	699b      	ldr	r3, [r3, #24]
 80074a8:	f003 0320 	and.w	r3, r3, #32
 80074ac:	2b20      	cmp	r3, #32
 80074ae:	d1c8      	bne.n	8007442 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80074b0:	2300      	movs	r3, #0
}
 80074b2:	4618      	mov	r0, r3
 80074b4:	3710      	adds	r7, #16
 80074b6:	46bd      	mov	sp, r7
 80074b8:	bd80      	pop	{r7, pc}
	...

080074bc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80074bc:	b580      	push	{r7, lr}
 80074be:	b086      	sub	sp, #24
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	60f8      	str	r0, [r7, #12]
 80074c4:	60b9      	str	r1, [r7, #8]
 80074c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80074c8:	2300      	movs	r3, #0
 80074ca:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80074cc:	e071      	b.n	80075b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80074ce:	687a      	ldr	r2, [r7, #4]
 80074d0:	68b9      	ldr	r1, [r7, #8]
 80074d2:	68f8      	ldr	r0, [r7, #12]
 80074d4:	f000 f87e 	bl	80075d4 <I2C_IsErrorOccurred>
 80074d8:	4603      	mov	r3, r0
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d001      	beq.n	80074e2 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 80074de:	2301      	movs	r3, #1
 80074e0:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	699b      	ldr	r3, [r3, #24]
 80074e8:	f003 0320 	and.w	r3, r3, #32
 80074ec:	2b20      	cmp	r3, #32
 80074ee:	d13b      	bne.n	8007568 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 80074f0:	7dfb      	ldrb	r3, [r7, #23]
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d138      	bne.n	8007568 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	699b      	ldr	r3, [r3, #24]
 80074fc:	f003 0304 	and.w	r3, r3, #4
 8007500:	2b04      	cmp	r3, #4
 8007502:	d105      	bne.n	8007510 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007508:	2b00      	cmp	r3, #0
 800750a:	d001      	beq.n	8007510 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800750c:	2300      	movs	r3, #0
 800750e:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	699b      	ldr	r3, [r3, #24]
 8007516:	f003 0310 	and.w	r3, r3, #16
 800751a:	2b10      	cmp	r3, #16
 800751c:	d121      	bne.n	8007562 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	2210      	movs	r2, #16
 8007524:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	2204      	movs	r2, #4
 800752a:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	2220      	movs	r2, #32
 8007532:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	6859      	ldr	r1, [r3, #4]
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	681a      	ldr	r2, [r3, #0]
 800753e:	4b24      	ldr	r3, [pc, #144]	@ (80075d0 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8007540:	400b      	ands	r3, r1
 8007542:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	2220      	movs	r2, #32
 8007548:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	2200      	movs	r2, #0
 8007550:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	2200      	movs	r2, #0
 8007558:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800755c:	2301      	movs	r3, #1
 800755e:	75fb      	strb	r3, [r7, #23]
 8007560:	e002      	b.n	8007568 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	2200      	movs	r2, #0
 8007566:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8007568:	f7fc fdc6 	bl	80040f8 <HAL_GetTick>
 800756c:	4602      	mov	r2, r0
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	1ad3      	subs	r3, r2, r3
 8007572:	68ba      	ldr	r2, [r7, #8]
 8007574:	429a      	cmp	r2, r3
 8007576:	d302      	bcc.n	800757e <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8007578:	68bb      	ldr	r3, [r7, #8]
 800757a:	2b00      	cmp	r3, #0
 800757c:	d119      	bne.n	80075b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800757e:	7dfb      	ldrb	r3, [r7, #23]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d116      	bne.n	80075b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	699b      	ldr	r3, [r3, #24]
 800758a:	f003 0304 	and.w	r3, r3, #4
 800758e:	2b04      	cmp	r3, #4
 8007590:	d00f      	beq.n	80075b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007596:	f043 0220 	orr.w	r2, r3, #32
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	2220      	movs	r2, #32
 80075a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	2200      	movs	r2, #0
 80075aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80075ae:	2301      	movs	r3, #1
 80075b0:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	699b      	ldr	r3, [r3, #24]
 80075b8:	f003 0304 	and.w	r3, r3, #4
 80075bc:	2b04      	cmp	r3, #4
 80075be:	d002      	beq.n	80075c6 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 80075c0:	7dfb      	ldrb	r3, [r7, #23]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d083      	beq.n	80074ce <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 80075c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80075c8:	4618      	mov	r0, r3
 80075ca:	3718      	adds	r7, #24
 80075cc:	46bd      	mov	sp, r7
 80075ce:	bd80      	pop	{r7, pc}
 80075d0:	fe00e800 	.word	0xfe00e800

080075d4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80075d4:	b580      	push	{r7, lr}
 80075d6:	b08a      	sub	sp, #40	@ 0x28
 80075d8:	af00      	add	r7, sp, #0
 80075da:	60f8      	str	r0, [r7, #12]
 80075dc:	60b9      	str	r1, [r7, #8]
 80075de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80075e0:	2300      	movs	r3, #0
 80075e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	699b      	ldr	r3, [r3, #24]
 80075ec:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80075ee:	2300      	movs	r3, #0
 80075f0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80075f6:	69bb      	ldr	r3, [r7, #24]
 80075f8:	f003 0310 	and.w	r3, r3, #16
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d068      	beq.n	80076d2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	2210      	movs	r2, #16
 8007606:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007608:	e049      	b.n	800769e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800760a:	68bb      	ldr	r3, [r7, #8]
 800760c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007610:	d045      	beq.n	800769e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007612:	f7fc fd71 	bl	80040f8 <HAL_GetTick>
 8007616:	4602      	mov	r2, r0
 8007618:	69fb      	ldr	r3, [r7, #28]
 800761a:	1ad3      	subs	r3, r2, r3
 800761c:	68ba      	ldr	r2, [r7, #8]
 800761e:	429a      	cmp	r2, r3
 8007620:	d302      	bcc.n	8007628 <I2C_IsErrorOccurred+0x54>
 8007622:	68bb      	ldr	r3, [r7, #8]
 8007624:	2b00      	cmp	r3, #0
 8007626:	d13a      	bne.n	800769e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	685b      	ldr	r3, [r3, #4]
 800762e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007632:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800763a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	699b      	ldr	r3, [r3, #24]
 8007642:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007646:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800764a:	d121      	bne.n	8007690 <I2C_IsErrorOccurred+0xbc>
 800764c:	697b      	ldr	r3, [r7, #20]
 800764e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007652:	d01d      	beq.n	8007690 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8007654:	7cfb      	ldrb	r3, [r7, #19]
 8007656:	2b20      	cmp	r3, #32
 8007658:	d01a      	beq.n	8007690 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	685a      	ldr	r2, [r3, #4]
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007668:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800766a:	f7fc fd45 	bl	80040f8 <HAL_GetTick>
 800766e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007670:	e00e      	b.n	8007690 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8007672:	f7fc fd41 	bl	80040f8 <HAL_GetTick>
 8007676:	4602      	mov	r2, r0
 8007678:	69fb      	ldr	r3, [r7, #28]
 800767a:	1ad3      	subs	r3, r2, r3
 800767c:	2b19      	cmp	r3, #25
 800767e:	d907      	bls.n	8007690 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8007680:	6a3b      	ldr	r3, [r7, #32]
 8007682:	f043 0320 	orr.w	r3, r3, #32
 8007686:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8007688:	2301      	movs	r3, #1
 800768a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800768e:	e006      	b.n	800769e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	699b      	ldr	r3, [r3, #24]
 8007696:	f003 0320 	and.w	r3, r3, #32
 800769a:	2b20      	cmp	r3, #32
 800769c:	d1e9      	bne.n	8007672 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	699b      	ldr	r3, [r3, #24]
 80076a4:	f003 0320 	and.w	r3, r3, #32
 80076a8:	2b20      	cmp	r3, #32
 80076aa:	d003      	beq.n	80076b4 <I2C_IsErrorOccurred+0xe0>
 80076ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d0aa      	beq.n	800760a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80076b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d103      	bne.n	80076c4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	2220      	movs	r2, #32
 80076c2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80076c4:	6a3b      	ldr	r3, [r7, #32]
 80076c6:	f043 0304 	orr.w	r3, r3, #4
 80076ca:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80076cc:	2301      	movs	r3, #1
 80076ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	699b      	ldr	r3, [r3, #24]
 80076d8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80076da:	69bb      	ldr	r3, [r7, #24]
 80076dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d00b      	beq.n	80076fc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80076e4:	6a3b      	ldr	r3, [r7, #32]
 80076e6:	f043 0301 	orr.w	r3, r3, #1
 80076ea:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80076f4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80076f6:	2301      	movs	r3, #1
 80076f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80076fc:	69bb      	ldr	r3, [r7, #24]
 80076fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007702:	2b00      	cmp	r3, #0
 8007704:	d00b      	beq.n	800771e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8007706:	6a3b      	ldr	r3, [r7, #32]
 8007708:	f043 0308 	orr.w	r3, r3, #8
 800770c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007716:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007718:	2301      	movs	r3, #1
 800771a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800771e:	69bb      	ldr	r3, [r7, #24]
 8007720:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007724:	2b00      	cmp	r3, #0
 8007726:	d00b      	beq.n	8007740 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8007728:	6a3b      	ldr	r3, [r7, #32]
 800772a:	f043 0302 	orr.w	r3, r3, #2
 800772e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007738:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800773a:	2301      	movs	r3, #1
 800773c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8007740:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007744:	2b00      	cmp	r3, #0
 8007746:	d01c      	beq.n	8007782 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007748:	68f8      	ldr	r0, [r7, #12]
 800774a:	f7ff fdaf 	bl	80072ac <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	6859      	ldr	r1, [r3, #4]
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	681a      	ldr	r2, [r3, #0]
 8007758:	4b0d      	ldr	r3, [pc, #52]	@ (8007790 <I2C_IsErrorOccurred+0x1bc>)
 800775a:	400b      	ands	r3, r1
 800775c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007762:	6a3b      	ldr	r3, [r7, #32]
 8007764:	431a      	orrs	r2, r3
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	2220      	movs	r2, #32
 800776e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	2200      	movs	r2, #0
 8007776:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	2200      	movs	r2, #0
 800777e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8007782:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8007786:	4618      	mov	r0, r3
 8007788:	3728      	adds	r7, #40	@ 0x28
 800778a:	46bd      	mov	sp, r7
 800778c:	bd80      	pop	{r7, pc}
 800778e:	bf00      	nop
 8007790:	fe00e800 	.word	0xfe00e800

08007794 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007794:	b480      	push	{r7}
 8007796:	b087      	sub	sp, #28
 8007798:	af00      	add	r7, sp, #0
 800779a:	60f8      	str	r0, [r7, #12]
 800779c:	607b      	str	r3, [r7, #4]
 800779e:	460b      	mov	r3, r1
 80077a0:	817b      	strh	r3, [r7, #10]
 80077a2:	4613      	mov	r3, r2
 80077a4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80077a6:	897b      	ldrh	r3, [r7, #10]
 80077a8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80077ac:	7a7b      	ldrb	r3, [r7, #9]
 80077ae:	041b      	lsls	r3, r3, #16
 80077b0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80077b4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80077ba:	6a3b      	ldr	r3, [r7, #32]
 80077bc:	4313      	orrs	r3, r2
 80077be:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80077c2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	685a      	ldr	r2, [r3, #4]
 80077ca:	6a3b      	ldr	r3, [r7, #32]
 80077cc:	0d5b      	lsrs	r3, r3, #21
 80077ce:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80077d2:	4b08      	ldr	r3, [pc, #32]	@ (80077f4 <I2C_TransferConfig+0x60>)
 80077d4:	430b      	orrs	r3, r1
 80077d6:	43db      	mvns	r3, r3
 80077d8:	ea02 0103 	and.w	r1, r2, r3
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	697a      	ldr	r2, [r7, #20]
 80077e2:	430a      	orrs	r2, r1
 80077e4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80077e6:	bf00      	nop
 80077e8:	371c      	adds	r7, #28
 80077ea:	46bd      	mov	sp, r7
 80077ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f0:	4770      	bx	lr
 80077f2:	bf00      	nop
 80077f4:	03ff63ff 	.word	0x03ff63ff

080077f8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80077f8:	b480      	push	{r7}
 80077fa:	b083      	sub	sp, #12
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	6078      	str	r0, [r7, #4]
 8007800:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007808:	b2db      	uxtb	r3, r3
 800780a:	2b20      	cmp	r3, #32
 800780c:	d138      	bne.n	8007880 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007814:	2b01      	cmp	r3, #1
 8007816:	d101      	bne.n	800781c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007818:	2302      	movs	r3, #2
 800781a:	e032      	b.n	8007882 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2201      	movs	r2, #1
 8007820:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	2224      	movs	r2, #36	@ 0x24
 8007828:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	681a      	ldr	r2, [r3, #0]
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f022 0201 	bic.w	r2, r2, #1
 800783a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	681a      	ldr	r2, [r3, #0]
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800784a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	6819      	ldr	r1, [r3, #0]
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	683a      	ldr	r2, [r7, #0]
 8007858:	430a      	orrs	r2, r1
 800785a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	681a      	ldr	r2, [r3, #0]
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	f042 0201 	orr.w	r2, r2, #1
 800786a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	2220      	movs	r2, #32
 8007870:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2200      	movs	r2, #0
 8007878:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800787c:	2300      	movs	r3, #0
 800787e:	e000      	b.n	8007882 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007880:	2302      	movs	r3, #2
  }
}
 8007882:	4618      	mov	r0, r3
 8007884:	370c      	adds	r7, #12
 8007886:	46bd      	mov	sp, r7
 8007888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788c:	4770      	bx	lr

0800788e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800788e:	b480      	push	{r7}
 8007890:	b085      	sub	sp, #20
 8007892:	af00      	add	r7, sp, #0
 8007894:	6078      	str	r0, [r7, #4]
 8007896:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800789e:	b2db      	uxtb	r3, r3
 80078a0:	2b20      	cmp	r3, #32
 80078a2:	d139      	bne.n	8007918 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80078aa:	2b01      	cmp	r3, #1
 80078ac:	d101      	bne.n	80078b2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80078ae:	2302      	movs	r3, #2
 80078b0:	e033      	b.n	800791a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	2201      	movs	r2, #1
 80078b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2224      	movs	r2, #36	@ 0x24
 80078be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	681a      	ldr	r2, [r3, #0]
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	f022 0201 	bic.w	r2, r2, #1
 80078d0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80078e0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80078e2:	683b      	ldr	r3, [r7, #0]
 80078e4:	021b      	lsls	r3, r3, #8
 80078e6:	68fa      	ldr	r2, [r7, #12]
 80078e8:	4313      	orrs	r3, r2
 80078ea:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	68fa      	ldr	r2, [r7, #12]
 80078f2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	681a      	ldr	r2, [r3, #0]
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	f042 0201 	orr.w	r2, r2, #1
 8007902:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	2220      	movs	r2, #32
 8007908:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2200      	movs	r2, #0
 8007910:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007914:	2300      	movs	r3, #0
 8007916:	e000      	b.n	800791a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007918:	2302      	movs	r3, #2
  }
}
 800791a:	4618      	mov	r0, r3
 800791c:	3714      	adds	r7, #20
 800791e:	46bd      	mov	sp, r7
 8007920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007924:	4770      	bx	lr

08007926 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8007926:	b580      	push	{r7, lr}
 8007928:	b084      	sub	sp, #16
 800792a:	af00      	add	r7, sp, #0
 800792c:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	2b00      	cmp	r3, #0
 8007932:	d101      	bne.n	8007938 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8007934:	2301      	movs	r3, #1
 8007936:	e0c0      	b.n	8007aba <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 800793e:	b2db      	uxtb	r3, r3
 8007940:	2b00      	cmp	r3, #0
 8007942:	d106      	bne.n	8007952 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	2200      	movs	r2, #0
 8007948:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800794c:	6878      	ldr	r0, [r7, #4]
 800794e:	f008 f831 	bl	800f9b4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	2203      	movs	r2, #3
 8007956:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	4618      	mov	r0, r3
 8007960:	f004 fa91 	bl	800be86 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007964:	2300      	movs	r3, #0
 8007966:	73fb      	strb	r3, [r7, #15]
 8007968:	e03e      	b.n	80079e8 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800796a:	7bfa      	ldrb	r2, [r7, #15]
 800796c:	6879      	ldr	r1, [r7, #4]
 800796e:	4613      	mov	r3, r2
 8007970:	009b      	lsls	r3, r3, #2
 8007972:	4413      	add	r3, r2
 8007974:	00db      	lsls	r3, r3, #3
 8007976:	440b      	add	r3, r1
 8007978:	3311      	adds	r3, #17
 800797a:	2201      	movs	r2, #1
 800797c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800797e:	7bfa      	ldrb	r2, [r7, #15]
 8007980:	6879      	ldr	r1, [r7, #4]
 8007982:	4613      	mov	r3, r2
 8007984:	009b      	lsls	r3, r3, #2
 8007986:	4413      	add	r3, r2
 8007988:	00db      	lsls	r3, r3, #3
 800798a:	440b      	add	r3, r1
 800798c:	3310      	adds	r3, #16
 800798e:	7bfa      	ldrb	r2, [r7, #15]
 8007990:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007992:	7bfa      	ldrb	r2, [r7, #15]
 8007994:	6879      	ldr	r1, [r7, #4]
 8007996:	4613      	mov	r3, r2
 8007998:	009b      	lsls	r3, r3, #2
 800799a:	4413      	add	r3, r2
 800799c:	00db      	lsls	r3, r3, #3
 800799e:	440b      	add	r3, r1
 80079a0:	3313      	adds	r3, #19
 80079a2:	2200      	movs	r2, #0
 80079a4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80079a6:	7bfa      	ldrb	r2, [r7, #15]
 80079a8:	6879      	ldr	r1, [r7, #4]
 80079aa:	4613      	mov	r3, r2
 80079ac:	009b      	lsls	r3, r3, #2
 80079ae:	4413      	add	r3, r2
 80079b0:	00db      	lsls	r3, r3, #3
 80079b2:	440b      	add	r3, r1
 80079b4:	3320      	adds	r3, #32
 80079b6:	2200      	movs	r2, #0
 80079b8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80079ba:	7bfa      	ldrb	r2, [r7, #15]
 80079bc:	6879      	ldr	r1, [r7, #4]
 80079be:	4613      	mov	r3, r2
 80079c0:	009b      	lsls	r3, r3, #2
 80079c2:	4413      	add	r3, r2
 80079c4:	00db      	lsls	r3, r3, #3
 80079c6:	440b      	add	r3, r1
 80079c8:	3324      	adds	r3, #36	@ 0x24
 80079ca:	2200      	movs	r2, #0
 80079cc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80079ce:	7bfb      	ldrb	r3, [r7, #15]
 80079d0:	6879      	ldr	r1, [r7, #4]
 80079d2:	1c5a      	adds	r2, r3, #1
 80079d4:	4613      	mov	r3, r2
 80079d6:	009b      	lsls	r3, r3, #2
 80079d8:	4413      	add	r3, r2
 80079da:	00db      	lsls	r3, r3, #3
 80079dc:	440b      	add	r3, r1
 80079de:	2200      	movs	r2, #0
 80079e0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80079e2:	7bfb      	ldrb	r3, [r7, #15]
 80079e4:	3301      	adds	r3, #1
 80079e6:	73fb      	strb	r3, [r7, #15]
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	791b      	ldrb	r3, [r3, #4]
 80079ec:	7bfa      	ldrb	r2, [r7, #15]
 80079ee:	429a      	cmp	r2, r3
 80079f0:	d3bb      	bcc.n	800796a <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80079f2:	2300      	movs	r3, #0
 80079f4:	73fb      	strb	r3, [r7, #15]
 80079f6:	e044      	b.n	8007a82 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80079f8:	7bfa      	ldrb	r2, [r7, #15]
 80079fa:	6879      	ldr	r1, [r7, #4]
 80079fc:	4613      	mov	r3, r2
 80079fe:	009b      	lsls	r3, r3, #2
 8007a00:	4413      	add	r3, r2
 8007a02:	00db      	lsls	r3, r3, #3
 8007a04:	440b      	add	r3, r1
 8007a06:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8007a0e:	7bfa      	ldrb	r2, [r7, #15]
 8007a10:	6879      	ldr	r1, [r7, #4]
 8007a12:	4613      	mov	r3, r2
 8007a14:	009b      	lsls	r3, r3, #2
 8007a16:	4413      	add	r3, r2
 8007a18:	00db      	lsls	r3, r3, #3
 8007a1a:	440b      	add	r3, r1
 8007a1c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007a20:	7bfa      	ldrb	r2, [r7, #15]
 8007a22:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8007a24:	7bfa      	ldrb	r2, [r7, #15]
 8007a26:	6879      	ldr	r1, [r7, #4]
 8007a28:	4613      	mov	r3, r2
 8007a2a:	009b      	lsls	r3, r3, #2
 8007a2c:	4413      	add	r3, r2
 8007a2e:	00db      	lsls	r3, r3, #3
 8007a30:	440b      	add	r3, r1
 8007a32:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8007a36:	2200      	movs	r2, #0
 8007a38:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8007a3a:	7bfa      	ldrb	r2, [r7, #15]
 8007a3c:	6879      	ldr	r1, [r7, #4]
 8007a3e:	4613      	mov	r3, r2
 8007a40:	009b      	lsls	r3, r3, #2
 8007a42:	4413      	add	r3, r2
 8007a44:	00db      	lsls	r3, r3, #3
 8007a46:	440b      	add	r3, r1
 8007a48:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8007a4c:	2200      	movs	r2, #0
 8007a4e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007a50:	7bfa      	ldrb	r2, [r7, #15]
 8007a52:	6879      	ldr	r1, [r7, #4]
 8007a54:	4613      	mov	r3, r2
 8007a56:	009b      	lsls	r3, r3, #2
 8007a58:	4413      	add	r3, r2
 8007a5a:	00db      	lsls	r3, r3, #3
 8007a5c:	440b      	add	r3, r1
 8007a5e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007a62:	2200      	movs	r2, #0
 8007a64:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8007a66:	7bfa      	ldrb	r2, [r7, #15]
 8007a68:	6879      	ldr	r1, [r7, #4]
 8007a6a:	4613      	mov	r3, r2
 8007a6c:	009b      	lsls	r3, r3, #2
 8007a6e:	4413      	add	r3, r2
 8007a70:	00db      	lsls	r3, r3, #3
 8007a72:	440b      	add	r3, r1
 8007a74:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8007a78:	2200      	movs	r2, #0
 8007a7a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007a7c:	7bfb      	ldrb	r3, [r7, #15]
 8007a7e:	3301      	adds	r3, #1
 8007a80:	73fb      	strb	r3, [r7, #15]
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	791b      	ldrb	r3, [r3, #4]
 8007a86:	7bfa      	ldrb	r2, [r7, #15]
 8007a88:	429a      	cmp	r2, r3
 8007a8a:	d3b5      	bcc.n	80079f8 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	6818      	ldr	r0, [r3, #0]
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	3304      	adds	r3, #4
 8007a94:	e893 0006 	ldmia.w	r3, {r1, r2}
 8007a98:	f004 fa10 	bl	800bebc <USB_DevInit>

  hpcd->USB_Address = 0U;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	2200      	movs	r2, #0
 8007aa0:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	2201      	movs	r2, #1
 8007aa6:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	7a9b      	ldrb	r3, [r3, #10]
 8007aae:	2b01      	cmp	r3, #1
 8007ab0:	d102      	bne.n	8007ab8 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8007ab2:	6878      	ldr	r0, [r7, #4]
 8007ab4:	f001 fc0e 	bl	80092d4 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8007ab8:	2300      	movs	r3, #0
}
 8007aba:	4618      	mov	r0, r3
 8007abc:	3710      	adds	r7, #16
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	bd80      	pop	{r7, pc}

08007ac2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8007ac2:	b580      	push	{r7, lr}
 8007ac4:	b082      	sub	sp, #8
 8007ac6:	af00      	add	r7, sp, #0
 8007ac8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007ad0:	2b01      	cmp	r3, #1
 8007ad2:	d101      	bne.n	8007ad8 <HAL_PCD_Start+0x16>
 8007ad4:	2302      	movs	r3, #2
 8007ad6:	e012      	b.n	8007afe <HAL_PCD_Start+0x3c>
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	2201      	movs	r2, #1
 8007adc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	f004 f9b7 	bl	800be58 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	4618      	mov	r0, r3
 8007af0:	f005 ff94 	bl	800da1c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2200      	movs	r2, #0
 8007af8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007afc:	2300      	movs	r3, #0
}
 8007afe:	4618      	mov	r0, r3
 8007b00:	3708      	adds	r7, #8
 8007b02:	46bd      	mov	sp, r7
 8007b04:	bd80      	pop	{r7, pc}

08007b06 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8007b06:	b580      	push	{r7, lr}
 8007b08:	b084      	sub	sp, #16
 8007b0a:	af00      	add	r7, sp, #0
 8007b0c:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	4618      	mov	r0, r3
 8007b14:	f005 ff99 	bl	800da4a <USB_ReadInterrupts>
 8007b18:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d003      	beq.n	8007b2c <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8007b24:	6878      	ldr	r0, [r7, #4]
 8007b26:	f000 fb06 	bl	8008136 <PCD_EP_ISR_Handler>

    return;
 8007b2a:	e110      	b.n	8007d4e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d013      	beq.n	8007b5e <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007b3e:	b29a      	uxth	r2, r3
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007b48:	b292      	uxth	r2, r2
 8007b4a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8007b4e:	6878      	ldr	r0, [r7, #4]
 8007b50:	f007 ffc1 	bl	800fad6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8007b54:	2100      	movs	r1, #0
 8007b56:	6878      	ldr	r0, [r7, #4]
 8007b58:	f000 f8fc 	bl	8007d54 <HAL_PCD_SetAddress>

    return;
 8007b5c:	e0f7      	b.n	8007d4e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d00c      	beq.n	8007b82 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007b70:	b29a      	uxth	r2, r3
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007b7a:	b292      	uxth	r2, r2
 8007b7c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8007b80:	e0e5      	b.n	8007d4e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d00c      	beq.n	8007ba6 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007b94:	b29a      	uxth	r2, r3
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007b9e:	b292      	uxth	r2, r2
 8007ba0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8007ba4:	e0d3      	b.n	8007d4e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d034      	beq.n	8007c1a <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007bb8:	b29a      	uxth	r2, r3
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f022 0204 	bic.w	r2, r2, #4
 8007bc2:	b292      	uxth	r2, r2
 8007bc4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007bd0:	b29a      	uxth	r2, r3
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	f022 0208 	bic.w	r2, r2, #8
 8007bda:	b292      	uxth	r2, r2
 8007bdc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8007be6:	2b01      	cmp	r3, #1
 8007be8:	d107      	bne.n	8007bfa <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	2200      	movs	r2, #0
 8007bee:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8007bf2:	2100      	movs	r1, #0
 8007bf4:	6878      	ldr	r0, [r7, #4]
 8007bf6:	f008 f961 	bl	800febc <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8007bfa:	6878      	ldr	r0, [r7, #4]
 8007bfc:	f007 ffa4 	bl	800fb48 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007c08:	b29a      	uxth	r2, r3
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007c12:	b292      	uxth	r2, r2
 8007c14:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8007c18:	e099      	b.n	8007d4e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d027      	beq.n	8007c74 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007c2c:	b29a      	uxth	r2, r3
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	f042 0208 	orr.w	r2, r2, #8
 8007c36:	b292      	uxth	r2, r2
 8007c38:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007c44:	b29a      	uxth	r2, r3
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007c4e:	b292      	uxth	r2, r2
 8007c50:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007c5c:	b29a      	uxth	r2, r3
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	f042 0204 	orr.w	r2, r2, #4
 8007c66:	b292      	uxth	r2, r2
 8007c68:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8007c6c:	6878      	ldr	r0, [r7, #4]
 8007c6e:	f007 ff51 	bl	800fb14 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8007c72:	e06c      	b.n	8007d4e <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d040      	beq.n	8007d00 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007c86:	b29a      	uxth	r2, r3
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007c90:	b292      	uxth	r2, r2
 8007c92:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d12b      	bne.n	8007cf8 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007ca8:	b29a      	uxth	r2, r3
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	f042 0204 	orr.w	r2, r2, #4
 8007cb2:	b292      	uxth	r2, r2
 8007cb4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007cc0:	b29a      	uxth	r2, r3
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	f042 0208 	orr.w	r2, r2, #8
 8007cca:	b292      	uxth	r2, r2
 8007ccc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2201      	movs	r2, #1
 8007cd4:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8007ce0:	b29b      	uxth	r3, r3
 8007ce2:	089b      	lsrs	r3, r3, #2
 8007ce4:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8007cee:	2101      	movs	r1, #1
 8007cf0:	6878      	ldr	r0, [r7, #4]
 8007cf2:	f008 f8e3 	bl	800febc <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8007cf6:	e02a      	b.n	8007d4e <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8007cf8:	6878      	ldr	r0, [r7, #4]
 8007cfa:	f007 ff0b 	bl	800fb14 <HAL_PCD_SuspendCallback>
    return;
 8007cfe:	e026      	b.n	8007d4e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d00f      	beq.n	8007d2a <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007d12:	b29a      	uxth	r2, r3
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8007d1c:	b292      	uxth	r2, r2
 8007d1e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8007d22:	6878      	ldr	r0, [r7, #4]
 8007d24:	f007 fec9 	bl	800faba <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8007d28:	e011      	b.n	8007d4e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d00c      	beq.n	8007d4e <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007d3c:	b29a      	uxth	r2, r3
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007d46:	b292      	uxth	r2, r2
 8007d48:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8007d4c:	bf00      	nop
  }
}
 8007d4e:	3710      	adds	r7, #16
 8007d50:	46bd      	mov	sp, r7
 8007d52:	bd80      	pop	{r7, pc}

08007d54 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8007d54:	b580      	push	{r7, lr}
 8007d56:	b082      	sub	sp, #8
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	6078      	str	r0, [r7, #4]
 8007d5c:	460b      	mov	r3, r1
 8007d5e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007d66:	2b01      	cmp	r3, #1
 8007d68:	d101      	bne.n	8007d6e <HAL_PCD_SetAddress+0x1a>
 8007d6a:	2302      	movs	r3, #2
 8007d6c:	e012      	b.n	8007d94 <HAL_PCD_SetAddress+0x40>
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2201      	movs	r2, #1
 8007d72:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	78fa      	ldrb	r2, [r7, #3]
 8007d7a:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	78fa      	ldrb	r2, [r7, #3]
 8007d82:	4611      	mov	r1, r2
 8007d84:	4618      	mov	r0, r3
 8007d86:	f005 fe35 	bl	800d9f4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007d92:	2300      	movs	r3, #0
}
 8007d94:	4618      	mov	r0, r3
 8007d96:	3708      	adds	r7, #8
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	bd80      	pop	{r7, pc}

08007d9c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	b084      	sub	sp, #16
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
 8007da4:	4608      	mov	r0, r1
 8007da6:	4611      	mov	r1, r2
 8007da8:	461a      	mov	r2, r3
 8007daa:	4603      	mov	r3, r0
 8007dac:	70fb      	strb	r3, [r7, #3]
 8007dae:	460b      	mov	r3, r1
 8007db0:	803b      	strh	r3, [r7, #0]
 8007db2:	4613      	mov	r3, r2
 8007db4:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8007db6:	2300      	movs	r3, #0
 8007db8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007dba:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	da0e      	bge.n	8007de0 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007dc2:	78fb      	ldrb	r3, [r7, #3]
 8007dc4:	f003 0207 	and.w	r2, r3, #7
 8007dc8:	4613      	mov	r3, r2
 8007dca:	009b      	lsls	r3, r3, #2
 8007dcc:	4413      	add	r3, r2
 8007dce:	00db      	lsls	r3, r3, #3
 8007dd0:	3310      	adds	r3, #16
 8007dd2:	687a      	ldr	r2, [r7, #4]
 8007dd4:	4413      	add	r3, r2
 8007dd6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	2201      	movs	r2, #1
 8007ddc:	705a      	strb	r2, [r3, #1]
 8007dde:	e00e      	b.n	8007dfe <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007de0:	78fb      	ldrb	r3, [r7, #3]
 8007de2:	f003 0207 	and.w	r2, r3, #7
 8007de6:	4613      	mov	r3, r2
 8007de8:	009b      	lsls	r3, r3, #2
 8007dea:	4413      	add	r3, r2
 8007dec:	00db      	lsls	r3, r3, #3
 8007dee:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007df2:	687a      	ldr	r2, [r7, #4]
 8007df4:	4413      	add	r3, r2
 8007df6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8007dfe:	78fb      	ldrb	r3, [r7, #3]
 8007e00:	f003 0307 	and.w	r3, r3, #7
 8007e04:	b2da      	uxtb	r2, r3
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8007e0a:	883b      	ldrh	r3, [r7, #0]
 8007e0c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	78ba      	ldrb	r2, [r7, #2]
 8007e18:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8007e1a:	78bb      	ldrb	r3, [r7, #2]
 8007e1c:	2b02      	cmp	r3, #2
 8007e1e:	d102      	bne.n	8007e26 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	2200      	movs	r2, #0
 8007e24:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007e2c:	2b01      	cmp	r3, #1
 8007e2e:	d101      	bne.n	8007e34 <HAL_PCD_EP_Open+0x98>
 8007e30:	2302      	movs	r3, #2
 8007e32:	e00e      	b.n	8007e52 <HAL_PCD_EP_Open+0xb6>
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	2201      	movs	r2, #1
 8007e38:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	68f9      	ldr	r1, [r7, #12]
 8007e42:	4618      	mov	r0, r3
 8007e44:	f004 f858 	bl	800bef8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	2200      	movs	r2, #0
 8007e4c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8007e50:	7afb      	ldrb	r3, [r7, #11]
}
 8007e52:	4618      	mov	r0, r3
 8007e54:	3710      	adds	r7, #16
 8007e56:	46bd      	mov	sp, r7
 8007e58:	bd80      	pop	{r7, pc}

08007e5a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007e5a:	b580      	push	{r7, lr}
 8007e5c:	b084      	sub	sp, #16
 8007e5e:	af00      	add	r7, sp, #0
 8007e60:	6078      	str	r0, [r7, #4]
 8007e62:	460b      	mov	r3, r1
 8007e64:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007e66:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	da0e      	bge.n	8007e8c <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007e6e:	78fb      	ldrb	r3, [r7, #3]
 8007e70:	f003 0207 	and.w	r2, r3, #7
 8007e74:	4613      	mov	r3, r2
 8007e76:	009b      	lsls	r3, r3, #2
 8007e78:	4413      	add	r3, r2
 8007e7a:	00db      	lsls	r3, r3, #3
 8007e7c:	3310      	adds	r3, #16
 8007e7e:	687a      	ldr	r2, [r7, #4]
 8007e80:	4413      	add	r3, r2
 8007e82:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	2201      	movs	r2, #1
 8007e88:	705a      	strb	r2, [r3, #1]
 8007e8a:	e00e      	b.n	8007eaa <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007e8c:	78fb      	ldrb	r3, [r7, #3]
 8007e8e:	f003 0207 	and.w	r2, r3, #7
 8007e92:	4613      	mov	r3, r2
 8007e94:	009b      	lsls	r3, r3, #2
 8007e96:	4413      	add	r3, r2
 8007e98:	00db      	lsls	r3, r3, #3
 8007e9a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007e9e:	687a      	ldr	r2, [r7, #4]
 8007ea0:	4413      	add	r3, r2
 8007ea2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	2200      	movs	r2, #0
 8007ea8:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8007eaa:	78fb      	ldrb	r3, [r7, #3]
 8007eac:	f003 0307 	and.w	r3, r3, #7
 8007eb0:	b2da      	uxtb	r2, r3
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007ebc:	2b01      	cmp	r3, #1
 8007ebe:	d101      	bne.n	8007ec4 <HAL_PCD_EP_Close+0x6a>
 8007ec0:	2302      	movs	r3, #2
 8007ec2:	e00e      	b.n	8007ee2 <HAL_PCD_EP_Close+0x88>
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	2201      	movs	r2, #1
 8007ec8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	68f9      	ldr	r1, [r7, #12]
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	f004 fcf8 	bl	800c8c8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	2200      	movs	r2, #0
 8007edc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8007ee0:	2300      	movs	r3, #0
}
 8007ee2:	4618      	mov	r0, r3
 8007ee4:	3710      	adds	r7, #16
 8007ee6:	46bd      	mov	sp, r7
 8007ee8:	bd80      	pop	{r7, pc}

08007eea <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007eea:	b580      	push	{r7, lr}
 8007eec:	b086      	sub	sp, #24
 8007eee:	af00      	add	r7, sp, #0
 8007ef0:	60f8      	str	r0, [r7, #12]
 8007ef2:	607a      	str	r2, [r7, #4]
 8007ef4:	603b      	str	r3, [r7, #0]
 8007ef6:	460b      	mov	r3, r1
 8007ef8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007efa:	7afb      	ldrb	r3, [r7, #11]
 8007efc:	f003 0207 	and.w	r2, r3, #7
 8007f00:	4613      	mov	r3, r2
 8007f02:	009b      	lsls	r3, r3, #2
 8007f04:	4413      	add	r3, r2
 8007f06:	00db      	lsls	r3, r3, #3
 8007f08:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007f0c:	68fa      	ldr	r2, [r7, #12]
 8007f0e:	4413      	add	r3, r2
 8007f10:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007f12:	697b      	ldr	r3, [r7, #20]
 8007f14:	687a      	ldr	r2, [r7, #4]
 8007f16:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8007f18:	697b      	ldr	r3, [r7, #20]
 8007f1a:	683a      	ldr	r2, [r7, #0]
 8007f1c:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8007f1e:	697b      	ldr	r3, [r7, #20]
 8007f20:	2200      	movs	r2, #0
 8007f22:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8007f24:	697b      	ldr	r3, [r7, #20]
 8007f26:	2200      	movs	r2, #0
 8007f28:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007f2a:	7afb      	ldrb	r3, [r7, #11]
 8007f2c:	f003 0307 	and.w	r3, r3, #7
 8007f30:	b2da      	uxtb	r2, r3
 8007f32:	697b      	ldr	r3, [r7, #20]
 8007f34:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	6979      	ldr	r1, [r7, #20]
 8007f3c:	4618      	mov	r0, r3
 8007f3e:	f004 feb0 	bl	800cca2 <USB_EPStartXfer>

  return HAL_OK;
 8007f42:	2300      	movs	r3, #0
}
 8007f44:	4618      	mov	r0, r3
 8007f46:	3718      	adds	r7, #24
 8007f48:	46bd      	mov	sp, r7
 8007f4a:	bd80      	pop	{r7, pc}

08007f4c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8007f4c:	b480      	push	{r7}
 8007f4e:	b083      	sub	sp, #12
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
 8007f54:	460b      	mov	r3, r1
 8007f56:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8007f58:	78fb      	ldrb	r3, [r7, #3]
 8007f5a:	f003 0207 	and.w	r2, r3, #7
 8007f5e:	6879      	ldr	r1, [r7, #4]
 8007f60:	4613      	mov	r3, r2
 8007f62:	009b      	lsls	r3, r3, #2
 8007f64:	4413      	add	r3, r2
 8007f66:	00db      	lsls	r3, r3, #3
 8007f68:	440b      	add	r3, r1
 8007f6a:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8007f6e:	681b      	ldr	r3, [r3, #0]
}
 8007f70:	4618      	mov	r0, r3
 8007f72:	370c      	adds	r7, #12
 8007f74:	46bd      	mov	sp, r7
 8007f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7a:	4770      	bx	lr

08007f7c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007f7c:	b580      	push	{r7, lr}
 8007f7e:	b086      	sub	sp, #24
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	60f8      	str	r0, [r7, #12]
 8007f84:	607a      	str	r2, [r7, #4]
 8007f86:	603b      	str	r3, [r7, #0]
 8007f88:	460b      	mov	r3, r1
 8007f8a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007f8c:	7afb      	ldrb	r3, [r7, #11]
 8007f8e:	f003 0207 	and.w	r2, r3, #7
 8007f92:	4613      	mov	r3, r2
 8007f94:	009b      	lsls	r3, r3, #2
 8007f96:	4413      	add	r3, r2
 8007f98:	00db      	lsls	r3, r3, #3
 8007f9a:	3310      	adds	r3, #16
 8007f9c:	68fa      	ldr	r2, [r7, #12]
 8007f9e:	4413      	add	r3, r2
 8007fa0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007fa2:	697b      	ldr	r3, [r7, #20]
 8007fa4:	687a      	ldr	r2, [r7, #4]
 8007fa6:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8007fa8:	697b      	ldr	r3, [r7, #20]
 8007faa:	683a      	ldr	r2, [r7, #0]
 8007fac:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8007fae:	697b      	ldr	r3, [r7, #20]
 8007fb0:	2201      	movs	r2, #1
 8007fb2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8007fb6:	697b      	ldr	r3, [r7, #20]
 8007fb8:	683a      	ldr	r2, [r7, #0]
 8007fba:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8007fbc:	697b      	ldr	r3, [r7, #20]
 8007fbe:	2200      	movs	r2, #0
 8007fc0:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8007fc2:	697b      	ldr	r3, [r7, #20]
 8007fc4:	2201      	movs	r2, #1
 8007fc6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007fc8:	7afb      	ldrb	r3, [r7, #11]
 8007fca:	f003 0307 	and.w	r3, r3, #7
 8007fce:	b2da      	uxtb	r2, r3
 8007fd0:	697b      	ldr	r3, [r7, #20]
 8007fd2:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	6979      	ldr	r1, [r7, #20]
 8007fda:	4618      	mov	r0, r3
 8007fdc:	f004 fe61 	bl	800cca2 <USB_EPStartXfer>

  return HAL_OK;
 8007fe0:	2300      	movs	r3, #0
}
 8007fe2:	4618      	mov	r0, r3
 8007fe4:	3718      	adds	r7, #24
 8007fe6:	46bd      	mov	sp, r7
 8007fe8:	bd80      	pop	{r7, pc}

08007fea <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007fea:	b580      	push	{r7, lr}
 8007fec:	b084      	sub	sp, #16
 8007fee:	af00      	add	r7, sp, #0
 8007ff0:	6078      	str	r0, [r7, #4]
 8007ff2:	460b      	mov	r3, r1
 8007ff4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8007ff6:	78fb      	ldrb	r3, [r7, #3]
 8007ff8:	f003 0307 	and.w	r3, r3, #7
 8007ffc:	687a      	ldr	r2, [r7, #4]
 8007ffe:	7912      	ldrb	r2, [r2, #4]
 8008000:	4293      	cmp	r3, r2
 8008002:	d901      	bls.n	8008008 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8008004:	2301      	movs	r3, #1
 8008006:	e03e      	b.n	8008086 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008008:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800800c:	2b00      	cmp	r3, #0
 800800e:	da0e      	bge.n	800802e <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008010:	78fb      	ldrb	r3, [r7, #3]
 8008012:	f003 0207 	and.w	r2, r3, #7
 8008016:	4613      	mov	r3, r2
 8008018:	009b      	lsls	r3, r3, #2
 800801a:	4413      	add	r3, r2
 800801c:	00db      	lsls	r3, r3, #3
 800801e:	3310      	adds	r3, #16
 8008020:	687a      	ldr	r2, [r7, #4]
 8008022:	4413      	add	r3, r2
 8008024:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	2201      	movs	r2, #1
 800802a:	705a      	strb	r2, [r3, #1]
 800802c:	e00c      	b.n	8008048 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800802e:	78fa      	ldrb	r2, [r7, #3]
 8008030:	4613      	mov	r3, r2
 8008032:	009b      	lsls	r3, r3, #2
 8008034:	4413      	add	r3, r2
 8008036:	00db      	lsls	r3, r3, #3
 8008038:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800803c:	687a      	ldr	r2, [r7, #4]
 800803e:	4413      	add	r3, r2
 8008040:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	2200      	movs	r2, #0
 8008046:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	2201      	movs	r2, #1
 800804c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800804e:	78fb      	ldrb	r3, [r7, #3]
 8008050:	f003 0307 	and.w	r3, r3, #7
 8008054:	b2da      	uxtb	r2, r3
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8008060:	2b01      	cmp	r3, #1
 8008062:	d101      	bne.n	8008068 <HAL_PCD_EP_SetStall+0x7e>
 8008064:	2302      	movs	r3, #2
 8008066:	e00e      	b.n	8008086 <HAL_PCD_EP_SetStall+0x9c>
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2201      	movs	r2, #1
 800806c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	68f9      	ldr	r1, [r7, #12]
 8008076:	4618      	mov	r0, r3
 8008078:	f005 fbc2 	bl	800d800 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2200      	movs	r2, #0
 8008080:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8008084:	2300      	movs	r3, #0
}
 8008086:	4618      	mov	r0, r3
 8008088:	3710      	adds	r7, #16
 800808a:	46bd      	mov	sp, r7
 800808c:	bd80      	pop	{r7, pc}

0800808e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800808e:	b580      	push	{r7, lr}
 8008090:	b084      	sub	sp, #16
 8008092:	af00      	add	r7, sp, #0
 8008094:	6078      	str	r0, [r7, #4]
 8008096:	460b      	mov	r3, r1
 8008098:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800809a:	78fb      	ldrb	r3, [r7, #3]
 800809c:	f003 030f 	and.w	r3, r3, #15
 80080a0:	687a      	ldr	r2, [r7, #4]
 80080a2:	7912      	ldrb	r2, [r2, #4]
 80080a4:	4293      	cmp	r3, r2
 80080a6:	d901      	bls.n	80080ac <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80080a8:	2301      	movs	r3, #1
 80080aa:	e040      	b.n	800812e <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80080ac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	da0e      	bge.n	80080d2 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80080b4:	78fb      	ldrb	r3, [r7, #3]
 80080b6:	f003 0207 	and.w	r2, r3, #7
 80080ba:	4613      	mov	r3, r2
 80080bc:	009b      	lsls	r3, r3, #2
 80080be:	4413      	add	r3, r2
 80080c0:	00db      	lsls	r3, r3, #3
 80080c2:	3310      	adds	r3, #16
 80080c4:	687a      	ldr	r2, [r7, #4]
 80080c6:	4413      	add	r3, r2
 80080c8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	2201      	movs	r2, #1
 80080ce:	705a      	strb	r2, [r3, #1]
 80080d0:	e00e      	b.n	80080f0 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80080d2:	78fb      	ldrb	r3, [r7, #3]
 80080d4:	f003 0207 	and.w	r2, r3, #7
 80080d8:	4613      	mov	r3, r2
 80080da:	009b      	lsls	r3, r3, #2
 80080dc:	4413      	add	r3, r2
 80080de:	00db      	lsls	r3, r3, #3
 80080e0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80080e4:	687a      	ldr	r2, [r7, #4]
 80080e6:	4413      	add	r3, r2
 80080e8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	2200      	movs	r2, #0
 80080ee:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	2200      	movs	r2, #0
 80080f4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80080f6:	78fb      	ldrb	r3, [r7, #3]
 80080f8:	f003 0307 	and.w	r3, r3, #7
 80080fc:	b2da      	uxtb	r2, r3
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8008108:	2b01      	cmp	r3, #1
 800810a:	d101      	bne.n	8008110 <HAL_PCD_EP_ClrStall+0x82>
 800810c:	2302      	movs	r3, #2
 800810e:	e00e      	b.n	800812e <HAL_PCD_EP_ClrStall+0xa0>
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	2201      	movs	r2, #1
 8008114:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	68f9      	ldr	r1, [r7, #12]
 800811e:	4618      	mov	r0, r3
 8008120:	f005 fbbf 	bl	800d8a2 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	2200      	movs	r2, #0
 8008128:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800812c:	2300      	movs	r3, #0
}
 800812e:	4618      	mov	r0, r3
 8008130:	3710      	adds	r7, #16
 8008132:	46bd      	mov	sp, r7
 8008134:	bd80      	pop	{r7, pc}

08008136 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8008136:	b580      	push	{r7, lr}
 8008138:	b092      	sub	sp, #72	@ 0x48
 800813a:	af00      	add	r7, sp, #0
 800813c:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800813e:	e333      	b.n	80087a8 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008148:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800814a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800814c:	b2db      	uxtb	r3, r3
 800814e:	f003 030f 	and.w	r3, r3, #15
 8008152:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8008156:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800815a:	2b00      	cmp	r3, #0
 800815c:	f040 8108 	bne.w	8008370 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8008160:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008162:	f003 0310 	and.w	r3, r3, #16
 8008166:	2b00      	cmp	r3, #0
 8008168:	d14c      	bne.n	8008204 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	881b      	ldrh	r3, [r3, #0]
 8008170:	b29b      	uxth	r3, r3
 8008172:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8008176:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800817a:	813b      	strh	r3, [r7, #8]
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681a      	ldr	r2, [r3, #0]
 8008180:	893b      	ldrh	r3, [r7, #8]
 8008182:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008186:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800818a:	b29b      	uxth	r3, r3
 800818c:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	3310      	adds	r3, #16
 8008192:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800819c:	b29b      	uxth	r3, r3
 800819e:	461a      	mov	r2, r3
 80081a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80081a2:	781b      	ldrb	r3, [r3, #0]
 80081a4:	00db      	lsls	r3, r3, #3
 80081a6:	4413      	add	r3, r2
 80081a8:	687a      	ldr	r2, [r7, #4]
 80081aa:	6812      	ldr	r2, [r2, #0]
 80081ac:	4413      	add	r3, r2
 80081ae:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80081b2:	881b      	ldrh	r3, [r3, #0]
 80081b4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80081b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80081ba:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80081bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80081be:	695a      	ldr	r2, [r3, #20]
 80081c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80081c2:	69db      	ldr	r3, [r3, #28]
 80081c4:	441a      	add	r2, r3
 80081c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80081c8:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80081ca:	2100      	movs	r1, #0
 80081cc:	6878      	ldr	r0, [r7, #4]
 80081ce:	f007 fc5a 	bl	800fa86 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	7b1b      	ldrb	r3, [r3, #12]
 80081d6:	b2db      	uxtb	r3, r3
 80081d8:	2b00      	cmp	r3, #0
 80081da:	f000 82e5 	beq.w	80087a8 <PCD_EP_ISR_Handler+0x672>
 80081de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80081e0:	699b      	ldr	r3, [r3, #24]
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	f040 82e0 	bne.w	80087a8 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	7b1b      	ldrb	r3, [r3, #12]
 80081ec:	b2db      	uxtb	r3, r3
 80081ee:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80081f2:	b2da      	uxtb	r2, r3
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	2200      	movs	r2, #0
 8008200:	731a      	strb	r2, [r3, #12]
 8008202:	e2d1      	b.n	80087a8 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800820a:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	881b      	ldrh	r3, [r3, #0]
 8008212:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8008214:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008216:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800821a:	2b00      	cmp	r3, #0
 800821c:	d032      	beq.n	8008284 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008226:	b29b      	uxth	r3, r3
 8008228:	461a      	mov	r2, r3
 800822a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800822c:	781b      	ldrb	r3, [r3, #0]
 800822e:	00db      	lsls	r3, r3, #3
 8008230:	4413      	add	r3, r2
 8008232:	687a      	ldr	r2, [r7, #4]
 8008234:	6812      	ldr	r2, [r2, #0]
 8008236:	4413      	add	r3, r2
 8008238:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800823c:	881b      	ldrh	r3, [r3, #0]
 800823e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8008242:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008244:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	6818      	ldr	r0, [r3, #0]
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8008250:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008252:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8008254:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008256:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8008258:	b29b      	uxth	r3, r3
 800825a:	f005 fc49 	bl	800daf0 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	881b      	ldrh	r3, [r3, #0]
 8008264:	b29a      	uxth	r2, r3
 8008266:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800826a:	4013      	ands	r3, r2
 800826c:	817b      	strh	r3, [r7, #10]
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	897a      	ldrh	r2, [r7, #10]
 8008274:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008278:	b292      	uxth	r2, r2
 800827a:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800827c:	6878      	ldr	r0, [r7, #4]
 800827e:	f007 fbd5 	bl	800fa2c <HAL_PCD_SetupStageCallback>
 8008282:	e291      	b.n	80087a8 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8008284:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8008288:	2b00      	cmp	r3, #0
 800828a:	f280 828d 	bge.w	80087a8 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	881b      	ldrh	r3, [r3, #0]
 8008294:	b29a      	uxth	r2, r3
 8008296:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800829a:	4013      	ands	r3, r2
 800829c:	81fb      	strh	r3, [r7, #14]
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	89fa      	ldrh	r2, [r7, #14]
 80082a4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80082a8:	b292      	uxth	r2, r2
 80082aa:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80082b4:	b29b      	uxth	r3, r3
 80082b6:	461a      	mov	r2, r3
 80082b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80082ba:	781b      	ldrb	r3, [r3, #0]
 80082bc:	00db      	lsls	r3, r3, #3
 80082be:	4413      	add	r3, r2
 80082c0:	687a      	ldr	r2, [r7, #4]
 80082c2:	6812      	ldr	r2, [r2, #0]
 80082c4:	4413      	add	r3, r2
 80082c6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80082ca:	881b      	ldrh	r3, [r3, #0]
 80082cc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80082d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80082d2:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80082d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80082d6:	69db      	ldr	r3, [r3, #28]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d019      	beq.n	8008310 <PCD_EP_ISR_Handler+0x1da>
 80082dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80082de:	695b      	ldr	r3, [r3, #20]
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d015      	beq.n	8008310 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	6818      	ldr	r0, [r3, #0]
 80082e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80082ea:	6959      	ldr	r1, [r3, #20]
 80082ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80082ee:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80082f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80082f2:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80082f4:	b29b      	uxth	r3, r3
 80082f6:	f005 fbfb 	bl	800daf0 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80082fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80082fc:	695a      	ldr	r2, [r3, #20]
 80082fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008300:	69db      	ldr	r3, [r3, #28]
 8008302:	441a      	add	r2, r3
 8008304:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008306:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8008308:	2100      	movs	r1, #0
 800830a:	6878      	ldr	r0, [r7, #4]
 800830c:	f007 fba0 	bl	800fa50 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	881b      	ldrh	r3, [r3, #0]
 8008316:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8008318:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800831a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800831e:	2b00      	cmp	r3, #0
 8008320:	f040 8242 	bne.w	80087a8 <PCD_EP_ISR_Handler+0x672>
 8008324:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008326:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800832a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800832e:	f000 823b 	beq.w	80087a8 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	881b      	ldrh	r3, [r3, #0]
 8008338:	b29b      	uxth	r3, r3
 800833a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800833e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008342:	81bb      	strh	r3, [r7, #12]
 8008344:	89bb      	ldrh	r3, [r7, #12]
 8008346:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800834a:	81bb      	strh	r3, [r7, #12]
 800834c:	89bb      	ldrh	r3, [r7, #12]
 800834e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008352:	81bb      	strh	r3, [r7, #12]
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681a      	ldr	r2, [r3, #0]
 8008358:	89bb      	ldrh	r3, [r7, #12]
 800835a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800835e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008362:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008366:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800836a:	b29b      	uxth	r3, r3
 800836c:	8013      	strh	r3, [r2, #0]
 800836e:	e21b      	b.n	80087a8 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	461a      	mov	r2, r3
 8008376:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800837a:	009b      	lsls	r3, r3, #2
 800837c:	4413      	add	r3, r2
 800837e:	881b      	ldrh	r3, [r3, #0]
 8008380:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8008382:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8008386:	2b00      	cmp	r3, #0
 8008388:	f280 80f1 	bge.w	800856e <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	461a      	mov	r2, r3
 8008392:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008396:	009b      	lsls	r3, r3, #2
 8008398:	4413      	add	r3, r2
 800839a:	881b      	ldrh	r3, [r3, #0]
 800839c:	b29a      	uxth	r2, r3
 800839e:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80083a2:	4013      	ands	r3, r2
 80083a4:	86bb      	strh	r3, [r7, #52]	@ 0x34
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	461a      	mov	r2, r3
 80083ac:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80083b0:	009b      	lsls	r3, r3, #2
 80083b2:	4413      	add	r3, r2
 80083b4:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80083b6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80083ba:	b292      	uxth	r2, r2
 80083bc:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80083be:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80083c2:	4613      	mov	r3, r2
 80083c4:	009b      	lsls	r3, r3, #2
 80083c6:	4413      	add	r3, r2
 80083c8:	00db      	lsls	r3, r3, #3
 80083ca:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80083ce:	687a      	ldr	r2, [r7, #4]
 80083d0:	4413      	add	r3, r2
 80083d2:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80083d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80083d6:	7b1b      	ldrb	r3, [r3, #12]
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d123      	bne.n	8008424 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80083e4:	b29b      	uxth	r3, r3
 80083e6:	461a      	mov	r2, r3
 80083e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80083ea:	781b      	ldrb	r3, [r3, #0]
 80083ec:	00db      	lsls	r3, r3, #3
 80083ee:	4413      	add	r3, r2
 80083f0:	687a      	ldr	r2, [r7, #4]
 80083f2:	6812      	ldr	r2, [r2, #0]
 80083f4:	4413      	add	r3, r2
 80083f6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80083fa:	881b      	ldrh	r3, [r3, #0]
 80083fc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008400:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 8008404:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008408:	2b00      	cmp	r3, #0
 800840a:	f000 808b 	beq.w	8008524 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	6818      	ldr	r0, [r3, #0]
 8008412:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008414:	6959      	ldr	r1, [r3, #20]
 8008416:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008418:	88da      	ldrh	r2, [r3, #6]
 800841a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800841e:	f005 fb67 	bl	800daf0 <USB_ReadPMA>
 8008422:	e07f      	b.n	8008524 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8008424:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008426:	78db      	ldrb	r3, [r3, #3]
 8008428:	2b02      	cmp	r3, #2
 800842a:	d109      	bne.n	8008440 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800842c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800842e:	461a      	mov	r2, r3
 8008430:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008432:	6878      	ldr	r0, [r7, #4]
 8008434:	f000 f9c6 	bl	80087c4 <HAL_PCD_EP_DB_Receive>
 8008438:	4603      	mov	r3, r0
 800843a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800843e:	e071      	b.n	8008524 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	461a      	mov	r2, r3
 8008446:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008448:	781b      	ldrb	r3, [r3, #0]
 800844a:	009b      	lsls	r3, r3, #2
 800844c:	4413      	add	r3, r2
 800844e:	881b      	ldrh	r3, [r3, #0]
 8008450:	b29b      	uxth	r3, r3
 8008452:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008456:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800845a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	461a      	mov	r2, r3
 8008462:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008464:	781b      	ldrb	r3, [r3, #0]
 8008466:	009b      	lsls	r3, r3, #2
 8008468:	441a      	add	r2, r3
 800846a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800846c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008470:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008474:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008478:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800847c:	b29b      	uxth	r3, r3
 800847e:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	461a      	mov	r2, r3
 8008486:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008488:	781b      	ldrb	r3, [r3, #0]
 800848a:	009b      	lsls	r3, r3, #2
 800848c:	4413      	add	r3, r2
 800848e:	881b      	ldrh	r3, [r3, #0]
 8008490:	b29b      	uxth	r3, r3
 8008492:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008496:	2b00      	cmp	r3, #0
 8008498:	d022      	beq.n	80084e0 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80084a2:	b29b      	uxth	r3, r3
 80084a4:	461a      	mov	r2, r3
 80084a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084a8:	781b      	ldrb	r3, [r3, #0]
 80084aa:	00db      	lsls	r3, r3, #3
 80084ac:	4413      	add	r3, r2
 80084ae:	687a      	ldr	r2, [r7, #4]
 80084b0:	6812      	ldr	r2, [r2, #0]
 80084b2:	4413      	add	r3, r2
 80084b4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80084b8:	881b      	ldrh	r3, [r3, #0]
 80084ba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80084be:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 80084c2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d02c      	beq.n	8008524 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	6818      	ldr	r0, [r3, #0]
 80084ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084d0:	6959      	ldr	r1, [r3, #20]
 80084d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084d4:	891a      	ldrh	r2, [r3, #8]
 80084d6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80084da:	f005 fb09 	bl	800daf0 <USB_ReadPMA>
 80084de:	e021      	b.n	8008524 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80084e8:	b29b      	uxth	r3, r3
 80084ea:	461a      	mov	r2, r3
 80084ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084ee:	781b      	ldrb	r3, [r3, #0]
 80084f0:	00db      	lsls	r3, r3, #3
 80084f2:	4413      	add	r3, r2
 80084f4:	687a      	ldr	r2, [r7, #4]
 80084f6:	6812      	ldr	r2, [r2, #0]
 80084f8:	4413      	add	r3, r2
 80084fa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80084fe:	881b      	ldrh	r3, [r3, #0]
 8008500:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008504:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8008508:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800850c:	2b00      	cmp	r3, #0
 800850e:	d009      	beq.n	8008524 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	6818      	ldr	r0, [r3, #0]
 8008514:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008516:	6959      	ldr	r1, [r3, #20]
 8008518:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800851a:	895a      	ldrh	r2, [r3, #10]
 800851c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008520:	f005 fae6 	bl	800daf0 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8008524:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008526:	69da      	ldr	r2, [r3, #28]
 8008528:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800852c:	441a      	add	r2, r3
 800852e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008530:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8008532:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008534:	695a      	ldr	r2, [r3, #20]
 8008536:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800853a:	441a      	add	r2, r3
 800853c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800853e:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8008540:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008542:	699b      	ldr	r3, [r3, #24]
 8008544:	2b00      	cmp	r3, #0
 8008546:	d005      	beq.n	8008554 <PCD_EP_ISR_Handler+0x41e>
 8008548:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800854c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800854e:	691b      	ldr	r3, [r3, #16]
 8008550:	429a      	cmp	r2, r3
 8008552:	d206      	bcs.n	8008562 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8008554:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008556:	781b      	ldrb	r3, [r3, #0]
 8008558:	4619      	mov	r1, r3
 800855a:	6878      	ldr	r0, [r7, #4]
 800855c:	f007 fa78 	bl	800fa50 <HAL_PCD_DataOutStageCallback>
 8008560:	e005      	b.n	800856e <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008568:	4618      	mov	r0, r3
 800856a:	f004 fb9a 	bl	800cca2 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800856e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008570:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008574:	2b00      	cmp	r3, #0
 8008576:	f000 8117 	beq.w	80087a8 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 800857a:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800857e:	4613      	mov	r3, r2
 8008580:	009b      	lsls	r3, r3, #2
 8008582:	4413      	add	r3, r2
 8008584:	00db      	lsls	r3, r3, #3
 8008586:	3310      	adds	r3, #16
 8008588:	687a      	ldr	r2, [r7, #4]
 800858a:	4413      	add	r3, r2
 800858c:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	461a      	mov	r2, r3
 8008594:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008598:	009b      	lsls	r3, r3, #2
 800859a:	4413      	add	r3, r2
 800859c:	881b      	ldrh	r3, [r3, #0]
 800859e:	b29b      	uxth	r3, r3
 80085a0:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80085a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80085a8:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	461a      	mov	r2, r3
 80085b0:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80085b4:	009b      	lsls	r3, r3, #2
 80085b6:	441a      	add	r2, r3
 80085b8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80085ba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80085be:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80085c2:	b29b      	uxth	r3, r3
 80085c4:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 80085c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80085c8:	78db      	ldrb	r3, [r3, #3]
 80085ca:	2b01      	cmp	r3, #1
 80085cc:	f040 80a1 	bne.w	8008712 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 80085d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80085d2:	2200      	movs	r2, #0
 80085d4:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 80085d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80085d8:	7b1b      	ldrb	r3, [r3, #12]
 80085da:	2b00      	cmp	r3, #0
 80085dc:	f000 8092 	beq.w	8008704 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80085e0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80085e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d046      	beq.n	8008678 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80085ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80085ec:	785b      	ldrb	r3, [r3, #1]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d126      	bne.n	8008640 <PCD_EP_ISR_Handler+0x50a>
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	617b      	str	r3, [r7, #20]
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008600:	b29b      	uxth	r3, r3
 8008602:	461a      	mov	r2, r3
 8008604:	697b      	ldr	r3, [r7, #20]
 8008606:	4413      	add	r3, r2
 8008608:	617b      	str	r3, [r7, #20]
 800860a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800860c:	781b      	ldrb	r3, [r3, #0]
 800860e:	00da      	lsls	r2, r3, #3
 8008610:	697b      	ldr	r3, [r7, #20]
 8008612:	4413      	add	r3, r2
 8008614:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008618:	613b      	str	r3, [r7, #16]
 800861a:	693b      	ldr	r3, [r7, #16]
 800861c:	881b      	ldrh	r3, [r3, #0]
 800861e:	b29b      	uxth	r3, r3
 8008620:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008624:	b29a      	uxth	r2, r3
 8008626:	693b      	ldr	r3, [r7, #16]
 8008628:	801a      	strh	r2, [r3, #0]
 800862a:	693b      	ldr	r3, [r7, #16]
 800862c:	881b      	ldrh	r3, [r3, #0]
 800862e:	b29b      	uxth	r3, r3
 8008630:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008634:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008638:	b29a      	uxth	r2, r3
 800863a:	693b      	ldr	r3, [r7, #16]
 800863c:	801a      	strh	r2, [r3, #0]
 800863e:	e061      	b.n	8008704 <PCD_EP_ISR_Handler+0x5ce>
 8008640:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008642:	785b      	ldrb	r3, [r3, #1]
 8008644:	2b01      	cmp	r3, #1
 8008646:	d15d      	bne.n	8008704 <PCD_EP_ISR_Handler+0x5ce>
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	61fb      	str	r3, [r7, #28]
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008656:	b29b      	uxth	r3, r3
 8008658:	461a      	mov	r2, r3
 800865a:	69fb      	ldr	r3, [r7, #28]
 800865c:	4413      	add	r3, r2
 800865e:	61fb      	str	r3, [r7, #28]
 8008660:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008662:	781b      	ldrb	r3, [r3, #0]
 8008664:	00da      	lsls	r2, r3, #3
 8008666:	69fb      	ldr	r3, [r7, #28]
 8008668:	4413      	add	r3, r2
 800866a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800866e:	61bb      	str	r3, [r7, #24]
 8008670:	69bb      	ldr	r3, [r7, #24]
 8008672:	2200      	movs	r2, #0
 8008674:	801a      	strh	r2, [r3, #0]
 8008676:	e045      	b.n	8008704 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800867e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008680:	785b      	ldrb	r3, [r3, #1]
 8008682:	2b00      	cmp	r3, #0
 8008684:	d126      	bne.n	80086d4 <PCD_EP_ISR_Handler+0x59e>
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	627b      	str	r3, [r7, #36]	@ 0x24
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008694:	b29b      	uxth	r3, r3
 8008696:	461a      	mov	r2, r3
 8008698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800869a:	4413      	add	r3, r2
 800869c:	627b      	str	r3, [r7, #36]	@ 0x24
 800869e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80086a0:	781b      	ldrb	r3, [r3, #0]
 80086a2:	00da      	lsls	r2, r3, #3
 80086a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086a6:	4413      	add	r3, r2
 80086a8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80086ac:	623b      	str	r3, [r7, #32]
 80086ae:	6a3b      	ldr	r3, [r7, #32]
 80086b0:	881b      	ldrh	r3, [r3, #0]
 80086b2:	b29b      	uxth	r3, r3
 80086b4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80086b8:	b29a      	uxth	r2, r3
 80086ba:	6a3b      	ldr	r3, [r7, #32]
 80086bc:	801a      	strh	r2, [r3, #0]
 80086be:	6a3b      	ldr	r3, [r7, #32]
 80086c0:	881b      	ldrh	r3, [r3, #0]
 80086c2:	b29b      	uxth	r3, r3
 80086c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80086c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80086cc:	b29a      	uxth	r2, r3
 80086ce:	6a3b      	ldr	r3, [r7, #32]
 80086d0:	801a      	strh	r2, [r3, #0]
 80086d2:	e017      	b.n	8008704 <PCD_EP_ISR_Handler+0x5ce>
 80086d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80086d6:	785b      	ldrb	r3, [r3, #1]
 80086d8:	2b01      	cmp	r3, #1
 80086da:	d113      	bne.n	8008704 <PCD_EP_ISR_Handler+0x5ce>
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80086e4:	b29b      	uxth	r3, r3
 80086e6:	461a      	mov	r2, r3
 80086e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086ea:	4413      	add	r3, r2
 80086ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80086ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80086f0:	781b      	ldrb	r3, [r3, #0]
 80086f2:	00da      	lsls	r2, r3, #3
 80086f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086f6:	4413      	add	r3, r2
 80086f8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80086fc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80086fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008700:	2200      	movs	r2, #0
 8008702:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008704:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008706:	781b      	ldrb	r3, [r3, #0]
 8008708:	4619      	mov	r1, r3
 800870a:	6878      	ldr	r0, [r7, #4]
 800870c:	f007 f9bb 	bl	800fa86 <HAL_PCD_DataInStageCallback>
 8008710:	e04a      	b.n	80087a8 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8008712:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008714:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008718:	2b00      	cmp	r3, #0
 800871a:	d13f      	bne.n	800879c <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008724:	b29b      	uxth	r3, r3
 8008726:	461a      	mov	r2, r3
 8008728:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800872a:	781b      	ldrb	r3, [r3, #0]
 800872c:	00db      	lsls	r3, r3, #3
 800872e:	4413      	add	r3, r2
 8008730:	687a      	ldr	r2, [r7, #4]
 8008732:	6812      	ldr	r2, [r2, #0]
 8008734:	4413      	add	r3, r2
 8008736:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800873a:	881b      	ldrh	r3, [r3, #0]
 800873c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008740:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 8008742:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008744:	699a      	ldr	r2, [r3, #24]
 8008746:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8008748:	429a      	cmp	r2, r3
 800874a:	d906      	bls.n	800875a <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 800874c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800874e:	699a      	ldr	r2, [r3, #24]
 8008750:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8008752:	1ad2      	subs	r2, r2, r3
 8008754:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008756:	619a      	str	r2, [r3, #24]
 8008758:	e002      	b.n	8008760 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 800875a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800875c:	2200      	movs	r2, #0
 800875e:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8008760:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008762:	699b      	ldr	r3, [r3, #24]
 8008764:	2b00      	cmp	r3, #0
 8008766:	d106      	bne.n	8008776 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008768:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800876a:	781b      	ldrb	r3, [r3, #0]
 800876c:	4619      	mov	r1, r3
 800876e:	6878      	ldr	r0, [r7, #4]
 8008770:	f007 f989 	bl	800fa86 <HAL_PCD_DataInStageCallback>
 8008774:	e018      	b.n	80087a8 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8008776:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008778:	695a      	ldr	r2, [r3, #20]
 800877a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800877c:	441a      	add	r2, r3
 800877e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008780:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8008782:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008784:	69da      	ldr	r2, [r3, #28]
 8008786:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8008788:	441a      	add	r2, r3
 800878a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800878c:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008794:	4618      	mov	r0, r3
 8008796:	f004 fa84 	bl	800cca2 <USB_EPStartXfer>
 800879a:	e005      	b.n	80087a8 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800879c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800879e:	461a      	mov	r2, r3
 80087a0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80087a2:	6878      	ldr	r0, [r7, #4]
 80087a4:	f000 f917 	bl	80089d6 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80087b0:	b29b      	uxth	r3, r3
 80087b2:	b21b      	sxth	r3, r3
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	f6ff acc3 	blt.w	8008140 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80087ba:	2300      	movs	r3, #0
}
 80087bc:	4618      	mov	r0, r3
 80087be:	3748      	adds	r7, #72	@ 0x48
 80087c0:	46bd      	mov	sp, r7
 80087c2:	bd80      	pop	{r7, pc}

080087c4 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80087c4:	b580      	push	{r7, lr}
 80087c6:	b088      	sub	sp, #32
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	60f8      	str	r0, [r7, #12]
 80087cc:	60b9      	str	r1, [r7, #8]
 80087ce:	4613      	mov	r3, r2
 80087d0:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80087d2:	88fb      	ldrh	r3, [r7, #6]
 80087d4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d07c      	beq.n	80088d6 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80087e4:	b29b      	uxth	r3, r3
 80087e6:	461a      	mov	r2, r3
 80087e8:	68bb      	ldr	r3, [r7, #8]
 80087ea:	781b      	ldrb	r3, [r3, #0]
 80087ec:	00db      	lsls	r3, r3, #3
 80087ee:	4413      	add	r3, r2
 80087f0:	68fa      	ldr	r2, [r7, #12]
 80087f2:	6812      	ldr	r2, [r2, #0]
 80087f4:	4413      	add	r3, r2
 80087f6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80087fa:	881b      	ldrh	r3, [r3, #0]
 80087fc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008800:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8008802:	68bb      	ldr	r3, [r7, #8]
 8008804:	699a      	ldr	r2, [r3, #24]
 8008806:	8b7b      	ldrh	r3, [r7, #26]
 8008808:	429a      	cmp	r2, r3
 800880a:	d306      	bcc.n	800881a <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 800880c:	68bb      	ldr	r3, [r7, #8]
 800880e:	699a      	ldr	r2, [r3, #24]
 8008810:	8b7b      	ldrh	r3, [r7, #26]
 8008812:	1ad2      	subs	r2, r2, r3
 8008814:	68bb      	ldr	r3, [r7, #8]
 8008816:	619a      	str	r2, [r3, #24]
 8008818:	e002      	b.n	8008820 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800881a:	68bb      	ldr	r3, [r7, #8]
 800881c:	2200      	movs	r2, #0
 800881e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8008820:	68bb      	ldr	r3, [r7, #8]
 8008822:	699b      	ldr	r3, [r3, #24]
 8008824:	2b00      	cmp	r3, #0
 8008826:	d123      	bne.n	8008870 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	461a      	mov	r2, r3
 800882e:	68bb      	ldr	r3, [r7, #8]
 8008830:	781b      	ldrb	r3, [r3, #0]
 8008832:	009b      	lsls	r3, r3, #2
 8008834:	4413      	add	r3, r2
 8008836:	881b      	ldrh	r3, [r3, #0]
 8008838:	b29b      	uxth	r3, r3
 800883a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800883e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008842:	833b      	strh	r3, [r7, #24]
 8008844:	8b3b      	ldrh	r3, [r7, #24]
 8008846:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800884a:	833b      	strh	r3, [r7, #24]
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	461a      	mov	r2, r3
 8008852:	68bb      	ldr	r3, [r7, #8]
 8008854:	781b      	ldrb	r3, [r3, #0]
 8008856:	009b      	lsls	r3, r3, #2
 8008858:	441a      	add	r2, r3
 800885a:	8b3b      	ldrh	r3, [r7, #24]
 800885c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008860:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008864:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008868:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800886c:	b29b      	uxth	r3, r3
 800886e:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8008870:	88fb      	ldrh	r3, [r7, #6]
 8008872:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008876:	2b00      	cmp	r3, #0
 8008878:	d01f      	beq.n	80088ba <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	461a      	mov	r2, r3
 8008880:	68bb      	ldr	r3, [r7, #8]
 8008882:	781b      	ldrb	r3, [r3, #0]
 8008884:	009b      	lsls	r3, r3, #2
 8008886:	4413      	add	r3, r2
 8008888:	881b      	ldrh	r3, [r3, #0]
 800888a:	b29b      	uxth	r3, r3
 800888c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008890:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008894:	82fb      	strh	r3, [r7, #22]
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	461a      	mov	r2, r3
 800889c:	68bb      	ldr	r3, [r7, #8]
 800889e:	781b      	ldrb	r3, [r3, #0]
 80088a0:	009b      	lsls	r3, r3, #2
 80088a2:	441a      	add	r2, r3
 80088a4:	8afb      	ldrh	r3, [r7, #22]
 80088a6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80088aa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80088ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80088b2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80088b6:	b29b      	uxth	r3, r3
 80088b8:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80088ba:	8b7b      	ldrh	r3, [r7, #26]
 80088bc:	2b00      	cmp	r3, #0
 80088be:	f000 8085 	beq.w	80089cc <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	6818      	ldr	r0, [r3, #0]
 80088c6:	68bb      	ldr	r3, [r7, #8]
 80088c8:	6959      	ldr	r1, [r3, #20]
 80088ca:	68bb      	ldr	r3, [r7, #8]
 80088cc:	891a      	ldrh	r2, [r3, #8]
 80088ce:	8b7b      	ldrh	r3, [r7, #26]
 80088d0:	f005 f90e 	bl	800daf0 <USB_ReadPMA>
 80088d4:	e07a      	b.n	80089cc <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80088de:	b29b      	uxth	r3, r3
 80088e0:	461a      	mov	r2, r3
 80088e2:	68bb      	ldr	r3, [r7, #8]
 80088e4:	781b      	ldrb	r3, [r3, #0]
 80088e6:	00db      	lsls	r3, r3, #3
 80088e8:	4413      	add	r3, r2
 80088ea:	68fa      	ldr	r2, [r7, #12]
 80088ec:	6812      	ldr	r2, [r2, #0]
 80088ee:	4413      	add	r3, r2
 80088f0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80088f4:	881b      	ldrh	r3, [r3, #0]
 80088f6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80088fa:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80088fc:	68bb      	ldr	r3, [r7, #8]
 80088fe:	699a      	ldr	r2, [r3, #24]
 8008900:	8b7b      	ldrh	r3, [r7, #26]
 8008902:	429a      	cmp	r2, r3
 8008904:	d306      	bcc.n	8008914 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8008906:	68bb      	ldr	r3, [r7, #8]
 8008908:	699a      	ldr	r2, [r3, #24]
 800890a:	8b7b      	ldrh	r3, [r7, #26]
 800890c:	1ad2      	subs	r2, r2, r3
 800890e:	68bb      	ldr	r3, [r7, #8]
 8008910:	619a      	str	r2, [r3, #24]
 8008912:	e002      	b.n	800891a <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8008914:	68bb      	ldr	r3, [r7, #8]
 8008916:	2200      	movs	r2, #0
 8008918:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800891a:	68bb      	ldr	r3, [r7, #8]
 800891c:	699b      	ldr	r3, [r3, #24]
 800891e:	2b00      	cmp	r3, #0
 8008920:	d123      	bne.n	800896a <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	461a      	mov	r2, r3
 8008928:	68bb      	ldr	r3, [r7, #8]
 800892a:	781b      	ldrb	r3, [r3, #0]
 800892c:	009b      	lsls	r3, r3, #2
 800892e:	4413      	add	r3, r2
 8008930:	881b      	ldrh	r3, [r3, #0]
 8008932:	b29b      	uxth	r3, r3
 8008934:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008938:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800893c:	83fb      	strh	r3, [r7, #30]
 800893e:	8bfb      	ldrh	r3, [r7, #30]
 8008940:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008944:	83fb      	strh	r3, [r7, #30]
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	461a      	mov	r2, r3
 800894c:	68bb      	ldr	r3, [r7, #8]
 800894e:	781b      	ldrb	r3, [r3, #0]
 8008950:	009b      	lsls	r3, r3, #2
 8008952:	441a      	add	r2, r3
 8008954:	8bfb      	ldrh	r3, [r7, #30]
 8008956:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800895a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800895e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008962:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008966:	b29b      	uxth	r3, r3
 8008968:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800896a:	88fb      	ldrh	r3, [r7, #6]
 800896c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008970:	2b00      	cmp	r3, #0
 8008972:	d11f      	bne.n	80089b4 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	461a      	mov	r2, r3
 800897a:	68bb      	ldr	r3, [r7, #8]
 800897c:	781b      	ldrb	r3, [r3, #0]
 800897e:	009b      	lsls	r3, r3, #2
 8008980:	4413      	add	r3, r2
 8008982:	881b      	ldrh	r3, [r3, #0]
 8008984:	b29b      	uxth	r3, r3
 8008986:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800898a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800898e:	83bb      	strh	r3, [r7, #28]
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	461a      	mov	r2, r3
 8008996:	68bb      	ldr	r3, [r7, #8]
 8008998:	781b      	ldrb	r3, [r3, #0]
 800899a:	009b      	lsls	r3, r3, #2
 800899c:	441a      	add	r2, r3
 800899e:	8bbb      	ldrh	r3, [r7, #28]
 80089a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80089a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80089a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80089ac:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80089b0:	b29b      	uxth	r3, r3
 80089b2:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80089b4:	8b7b      	ldrh	r3, [r7, #26]
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d008      	beq.n	80089cc <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	6818      	ldr	r0, [r3, #0]
 80089be:	68bb      	ldr	r3, [r7, #8]
 80089c0:	6959      	ldr	r1, [r3, #20]
 80089c2:	68bb      	ldr	r3, [r7, #8]
 80089c4:	895a      	ldrh	r2, [r3, #10]
 80089c6:	8b7b      	ldrh	r3, [r7, #26]
 80089c8:	f005 f892 	bl	800daf0 <USB_ReadPMA>
    }
  }

  return count;
 80089cc:	8b7b      	ldrh	r3, [r7, #26]
}
 80089ce:	4618      	mov	r0, r3
 80089d0:	3720      	adds	r7, #32
 80089d2:	46bd      	mov	sp, r7
 80089d4:	bd80      	pop	{r7, pc}

080089d6 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80089d6:	b580      	push	{r7, lr}
 80089d8:	b0a6      	sub	sp, #152	@ 0x98
 80089da:	af00      	add	r7, sp, #0
 80089dc:	60f8      	str	r0, [r7, #12]
 80089de:	60b9      	str	r1, [r7, #8]
 80089e0:	4613      	mov	r3, r2
 80089e2:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80089e4:	88fb      	ldrh	r3, [r7, #6]
 80089e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	f000 81f7 	beq.w	8008dde <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80089f8:	b29b      	uxth	r3, r3
 80089fa:	461a      	mov	r2, r3
 80089fc:	68bb      	ldr	r3, [r7, #8]
 80089fe:	781b      	ldrb	r3, [r3, #0]
 8008a00:	00db      	lsls	r3, r3, #3
 8008a02:	4413      	add	r3, r2
 8008a04:	68fa      	ldr	r2, [r7, #12]
 8008a06:	6812      	ldr	r2, [r2, #0]
 8008a08:	4413      	add	r3, r2
 8008a0a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008a0e:	881b      	ldrh	r3, [r3, #0]
 8008a10:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008a14:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8008a18:	68bb      	ldr	r3, [r7, #8]
 8008a1a:	699a      	ldr	r2, [r3, #24]
 8008a1c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008a20:	429a      	cmp	r2, r3
 8008a22:	d907      	bls.n	8008a34 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8008a24:	68bb      	ldr	r3, [r7, #8]
 8008a26:	699a      	ldr	r2, [r3, #24]
 8008a28:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008a2c:	1ad2      	subs	r2, r2, r3
 8008a2e:	68bb      	ldr	r3, [r7, #8]
 8008a30:	619a      	str	r2, [r3, #24]
 8008a32:	e002      	b.n	8008a3a <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8008a34:	68bb      	ldr	r3, [r7, #8]
 8008a36:	2200      	movs	r2, #0
 8008a38:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8008a3a:	68bb      	ldr	r3, [r7, #8]
 8008a3c:	699b      	ldr	r3, [r3, #24]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	f040 80e1 	bne.w	8008c06 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008a44:	68bb      	ldr	r3, [r7, #8]
 8008a46:	785b      	ldrb	r3, [r3, #1]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d126      	bne.n	8008a9a <HAL_PCD_EP_DB_Transmit+0xc4>
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	633b      	str	r3, [r7, #48]	@ 0x30
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008a5a:	b29b      	uxth	r3, r3
 8008a5c:	461a      	mov	r2, r3
 8008a5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a60:	4413      	add	r3, r2
 8008a62:	633b      	str	r3, [r7, #48]	@ 0x30
 8008a64:	68bb      	ldr	r3, [r7, #8]
 8008a66:	781b      	ldrb	r3, [r3, #0]
 8008a68:	00da      	lsls	r2, r3, #3
 8008a6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a6c:	4413      	add	r3, r2
 8008a6e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008a72:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008a74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a76:	881b      	ldrh	r3, [r3, #0]
 8008a78:	b29b      	uxth	r3, r3
 8008a7a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008a7e:	b29a      	uxth	r2, r3
 8008a80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a82:	801a      	strh	r2, [r3, #0]
 8008a84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a86:	881b      	ldrh	r3, [r3, #0]
 8008a88:	b29b      	uxth	r3, r3
 8008a8a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008a8e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008a92:	b29a      	uxth	r2, r3
 8008a94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a96:	801a      	strh	r2, [r3, #0]
 8008a98:	e01a      	b.n	8008ad0 <HAL_PCD_EP_DB_Transmit+0xfa>
 8008a9a:	68bb      	ldr	r3, [r7, #8]
 8008a9c:	785b      	ldrb	r3, [r3, #1]
 8008a9e:	2b01      	cmp	r3, #1
 8008aa0:	d116      	bne.n	8008ad0 <HAL_PCD_EP_DB_Transmit+0xfa>
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008ab0:	b29b      	uxth	r3, r3
 8008ab2:	461a      	mov	r2, r3
 8008ab4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ab6:	4413      	add	r3, r2
 8008ab8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008aba:	68bb      	ldr	r3, [r7, #8]
 8008abc:	781b      	ldrb	r3, [r3, #0]
 8008abe:	00da      	lsls	r2, r3, #3
 8008ac0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ac2:	4413      	add	r3, r2
 8008ac4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008ac8:	637b      	str	r3, [r7, #52]	@ 0x34
 8008aca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008acc:	2200      	movs	r2, #0
 8008ace:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008ad6:	68bb      	ldr	r3, [r7, #8]
 8008ad8:	785b      	ldrb	r3, [r3, #1]
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d126      	bne.n	8008b2c <HAL_PCD_EP_DB_Transmit+0x156>
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	623b      	str	r3, [r7, #32]
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008aec:	b29b      	uxth	r3, r3
 8008aee:	461a      	mov	r2, r3
 8008af0:	6a3b      	ldr	r3, [r7, #32]
 8008af2:	4413      	add	r3, r2
 8008af4:	623b      	str	r3, [r7, #32]
 8008af6:	68bb      	ldr	r3, [r7, #8]
 8008af8:	781b      	ldrb	r3, [r3, #0]
 8008afa:	00da      	lsls	r2, r3, #3
 8008afc:	6a3b      	ldr	r3, [r7, #32]
 8008afe:	4413      	add	r3, r2
 8008b00:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008b04:	61fb      	str	r3, [r7, #28]
 8008b06:	69fb      	ldr	r3, [r7, #28]
 8008b08:	881b      	ldrh	r3, [r3, #0]
 8008b0a:	b29b      	uxth	r3, r3
 8008b0c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008b10:	b29a      	uxth	r2, r3
 8008b12:	69fb      	ldr	r3, [r7, #28]
 8008b14:	801a      	strh	r2, [r3, #0]
 8008b16:	69fb      	ldr	r3, [r7, #28]
 8008b18:	881b      	ldrh	r3, [r3, #0]
 8008b1a:	b29b      	uxth	r3, r3
 8008b1c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008b20:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008b24:	b29a      	uxth	r2, r3
 8008b26:	69fb      	ldr	r3, [r7, #28]
 8008b28:	801a      	strh	r2, [r3, #0]
 8008b2a:	e017      	b.n	8008b5c <HAL_PCD_EP_DB_Transmit+0x186>
 8008b2c:	68bb      	ldr	r3, [r7, #8]
 8008b2e:	785b      	ldrb	r3, [r3, #1]
 8008b30:	2b01      	cmp	r3, #1
 8008b32:	d113      	bne.n	8008b5c <HAL_PCD_EP_DB_Transmit+0x186>
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008b3c:	b29b      	uxth	r3, r3
 8008b3e:	461a      	mov	r2, r3
 8008b40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b42:	4413      	add	r3, r2
 8008b44:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008b46:	68bb      	ldr	r3, [r7, #8]
 8008b48:	781b      	ldrb	r3, [r3, #0]
 8008b4a:	00da      	lsls	r2, r3, #3
 8008b4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b4e:	4413      	add	r3, r2
 8008b50:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008b54:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b58:	2200      	movs	r2, #0
 8008b5a:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8008b5c:	68bb      	ldr	r3, [r7, #8]
 8008b5e:	78db      	ldrb	r3, [r3, #3]
 8008b60:	2b02      	cmp	r3, #2
 8008b62:	d123      	bne.n	8008bac <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	461a      	mov	r2, r3
 8008b6a:	68bb      	ldr	r3, [r7, #8]
 8008b6c:	781b      	ldrb	r3, [r3, #0]
 8008b6e:	009b      	lsls	r3, r3, #2
 8008b70:	4413      	add	r3, r2
 8008b72:	881b      	ldrh	r3, [r3, #0]
 8008b74:	b29b      	uxth	r3, r3
 8008b76:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008b7a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008b7e:	837b      	strh	r3, [r7, #26]
 8008b80:	8b7b      	ldrh	r3, [r7, #26]
 8008b82:	f083 0320 	eor.w	r3, r3, #32
 8008b86:	837b      	strh	r3, [r7, #26]
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	461a      	mov	r2, r3
 8008b8e:	68bb      	ldr	r3, [r7, #8]
 8008b90:	781b      	ldrb	r3, [r3, #0]
 8008b92:	009b      	lsls	r3, r3, #2
 8008b94:	441a      	add	r2, r3
 8008b96:	8b7b      	ldrh	r3, [r7, #26]
 8008b98:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008b9c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008ba0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008ba4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008ba8:	b29b      	uxth	r3, r3
 8008baa:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008bac:	68bb      	ldr	r3, [r7, #8]
 8008bae:	781b      	ldrb	r3, [r3, #0]
 8008bb0:	4619      	mov	r1, r3
 8008bb2:	68f8      	ldr	r0, [r7, #12]
 8008bb4:	f006 ff67 	bl	800fa86 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8008bb8:	88fb      	ldrh	r3, [r7, #6]
 8008bba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d01f      	beq.n	8008c02 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	461a      	mov	r2, r3
 8008bc8:	68bb      	ldr	r3, [r7, #8]
 8008bca:	781b      	ldrb	r3, [r3, #0]
 8008bcc:	009b      	lsls	r3, r3, #2
 8008bce:	4413      	add	r3, r2
 8008bd0:	881b      	ldrh	r3, [r3, #0]
 8008bd2:	b29b      	uxth	r3, r3
 8008bd4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008bd8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008bdc:	833b      	strh	r3, [r7, #24]
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	461a      	mov	r2, r3
 8008be4:	68bb      	ldr	r3, [r7, #8]
 8008be6:	781b      	ldrb	r3, [r3, #0]
 8008be8:	009b      	lsls	r3, r3, #2
 8008bea:	441a      	add	r2, r3
 8008bec:	8b3b      	ldrh	r3, [r7, #24]
 8008bee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008bf2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008bf6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008bfa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008bfe:	b29b      	uxth	r3, r3
 8008c00:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8008c02:	2300      	movs	r3, #0
 8008c04:	e31f      	b.n	8009246 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8008c06:	88fb      	ldrh	r3, [r7, #6]
 8008c08:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d021      	beq.n	8008c54 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	461a      	mov	r2, r3
 8008c16:	68bb      	ldr	r3, [r7, #8]
 8008c18:	781b      	ldrb	r3, [r3, #0]
 8008c1a:	009b      	lsls	r3, r3, #2
 8008c1c:	4413      	add	r3, r2
 8008c1e:	881b      	ldrh	r3, [r3, #0]
 8008c20:	b29b      	uxth	r3, r3
 8008c22:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008c26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c2a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	461a      	mov	r2, r3
 8008c34:	68bb      	ldr	r3, [r7, #8]
 8008c36:	781b      	ldrb	r3, [r3, #0]
 8008c38:	009b      	lsls	r3, r3, #2
 8008c3a:	441a      	add	r2, r3
 8008c3c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008c40:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008c44:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008c48:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008c4c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c50:	b29b      	uxth	r3, r3
 8008c52:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8008c54:	68bb      	ldr	r3, [r7, #8]
 8008c56:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008c5a:	2b01      	cmp	r3, #1
 8008c5c:	f040 82ca 	bne.w	80091f4 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8008c60:	68bb      	ldr	r3, [r7, #8]
 8008c62:	695a      	ldr	r2, [r3, #20]
 8008c64:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008c68:	441a      	add	r2, r3
 8008c6a:	68bb      	ldr	r3, [r7, #8]
 8008c6c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8008c6e:	68bb      	ldr	r3, [r7, #8]
 8008c70:	69da      	ldr	r2, [r3, #28]
 8008c72:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008c76:	441a      	add	r2, r3
 8008c78:	68bb      	ldr	r3, [r7, #8]
 8008c7a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8008c7c:	68bb      	ldr	r3, [r7, #8]
 8008c7e:	6a1a      	ldr	r2, [r3, #32]
 8008c80:	68bb      	ldr	r3, [r7, #8]
 8008c82:	691b      	ldr	r3, [r3, #16]
 8008c84:	429a      	cmp	r2, r3
 8008c86:	d309      	bcc.n	8008c9c <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8008c88:	68bb      	ldr	r3, [r7, #8]
 8008c8a:	691b      	ldr	r3, [r3, #16]
 8008c8c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8008c8e:	68bb      	ldr	r3, [r7, #8]
 8008c90:	6a1a      	ldr	r2, [r3, #32]
 8008c92:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008c94:	1ad2      	subs	r2, r2, r3
 8008c96:	68bb      	ldr	r3, [r7, #8]
 8008c98:	621a      	str	r2, [r3, #32]
 8008c9a:	e015      	b.n	8008cc8 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8008c9c:	68bb      	ldr	r3, [r7, #8]
 8008c9e:	6a1b      	ldr	r3, [r3, #32]
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d107      	bne.n	8008cb4 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8008ca4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008ca8:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8008caa:	68bb      	ldr	r3, [r7, #8]
 8008cac:	2200      	movs	r2, #0
 8008cae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8008cb2:	e009      	b.n	8008cc8 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8008cb4:	68bb      	ldr	r3, [r7, #8]
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8008cbc:	68bb      	ldr	r3, [r7, #8]
 8008cbe:	6a1b      	ldr	r3, [r3, #32]
 8008cc0:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8008cc2:	68bb      	ldr	r3, [r7, #8]
 8008cc4:	2200      	movs	r2, #0
 8008cc6:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8008cc8:	68bb      	ldr	r3, [r7, #8]
 8008cca:	785b      	ldrb	r3, [r3, #1]
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d15f      	bne.n	8008d90 <HAL_PCD_EP_DB_Transmit+0x3ba>
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	643b      	str	r3, [r7, #64]	@ 0x40
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008cde:	b29b      	uxth	r3, r3
 8008ce0:	461a      	mov	r2, r3
 8008ce2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008ce4:	4413      	add	r3, r2
 8008ce6:	643b      	str	r3, [r7, #64]	@ 0x40
 8008ce8:	68bb      	ldr	r3, [r7, #8]
 8008cea:	781b      	ldrb	r3, [r3, #0]
 8008cec:	00da      	lsls	r2, r3, #3
 8008cee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008cf0:	4413      	add	r3, r2
 8008cf2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008cf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008cf8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008cfa:	881b      	ldrh	r3, [r3, #0]
 8008cfc:	b29b      	uxth	r3, r3
 8008cfe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008d02:	b29a      	uxth	r2, r3
 8008d04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d06:	801a      	strh	r2, [r3, #0]
 8008d08:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d10a      	bne.n	8008d24 <HAL_PCD_EP_DB_Transmit+0x34e>
 8008d0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d10:	881b      	ldrh	r3, [r3, #0]
 8008d12:	b29b      	uxth	r3, r3
 8008d14:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008d18:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008d1c:	b29a      	uxth	r2, r3
 8008d1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d20:	801a      	strh	r2, [r3, #0]
 8008d22:	e051      	b.n	8008dc8 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8008d24:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008d26:	2b3e      	cmp	r3, #62	@ 0x3e
 8008d28:	d816      	bhi.n	8008d58 <HAL_PCD_EP_DB_Transmit+0x382>
 8008d2a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008d2c:	085b      	lsrs	r3, r3, #1
 8008d2e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008d30:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008d32:	f003 0301 	and.w	r3, r3, #1
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d002      	beq.n	8008d40 <HAL_PCD_EP_DB_Transmit+0x36a>
 8008d3a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008d3c:	3301      	adds	r3, #1
 8008d3e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008d40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d42:	881b      	ldrh	r3, [r3, #0]
 8008d44:	b29a      	uxth	r2, r3
 8008d46:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008d48:	b29b      	uxth	r3, r3
 8008d4a:	029b      	lsls	r3, r3, #10
 8008d4c:	b29b      	uxth	r3, r3
 8008d4e:	4313      	orrs	r3, r2
 8008d50:	b29a      	uxth	r2, r3
 8008d52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d54:	801a      	strh	r2, [r3, #0]
 8008d56:	e037      	b.n	8008dc8 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8008d58:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008d5a:	095b      	lsrs	r3, r3, #5
 8008d5c:	653b      	str	r3, [r7, #80]	@ 0x50
 8008d5e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008d60:	f003 031f 	and.w	r3, r3, #31
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d102      	bne.n	8008d6e <HAL_PCD_EP_DB_Transmit+0x398>
 8008d68:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008d6a:	3b01      	subs	r3, #1
 8008d6c:	653b      	str	r3, [r7, #80]	@ 0x50
 8008d6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d70:	881b      	ldrh	r3, [r3, #0]
 8008d72:	b29a      	uxth	r2, r3
 8008d74:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008d76:	b29b      	uxth	r3, r3
 8008d78:	029b      	lsls	r3, r3, #10
 8008d7a:	b29b      	uxth	r3, r3
 8008d7c:	4313      	orrs	r3, r2
 8008d7e:	b29b      	uxth	r3, r3
 8008d80:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008d84:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008d88:	b29a      	uxth	r2, r3
 8008d8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d8c:	801a      	strh	r2, [r3, #0]
 8008d8e:	e01b      	b.n	8008dc8 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8008d90:	68bb      	ldr	r3, [r7, #8]
 8008d92:	785b      	ldrb	r3, [r3, #1]
 8008d94:	2b01      	cmp	r3, #1
 8008d96:	d117      	bne.n	8008dc8 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008da6:	b29b      	uxth	r3, r3
 8008da8:	461a      	mov	r2, r3
 8008daa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008dac:	4413      	add	r3, r2
 8008dae:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008db0:	68bb      	ldr	r3, [r7, #8]
 8008db2:	781b      	ldrb	r3, [r3, #0]
 8008db4:	00da      	lsls	r2, r3, #3
 8008db6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008db8:	4413      	add	r3, r2
 8008dba:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008dbe:	647b      	str	r3, [r7, #68]	@ 0x44
 8008dc0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008dc2:	b29a      	uxth	r2, r3
 8008dc4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008dc6:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	6818      	ldr	r0, [r3, #0]
 8008dcc:	68bb      	ldr	r3, [r7, #8]
 8008dce:	6959      	ldr	r1, [r3, #20]
 8008dd0:	68bb      	ldr	r3, [r7, #8]
 8008dd2:	891a      	ldrh	r2, [r3, #8]
 8008dd4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008dd6:	b29b      	uxth	r3, r3
 8008dd8:	f004 fe47 	bl	800da6a <USB_WritePMA>
 8008ddc:	e20a      	b.n	80091f4 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008de6:	b29b      	uxth	r3, r3
 8008de8:	461a      	mov	r2, r3
 8008dea:	68bb      	ldr	r3, [r7, #8]
 8008dec:	781b      	ldrb	r3, [r3, #0]
 8008dee:	00db      	lsls	r3, r3, #3
 8008df0:	4413      	add	r3, r2
 8008df2:	68fa      	ldr	r2, [r7, #12]
 8008df4:	6812      	ldr	r2, [r2, #0]
 8008df6:	4413      	add	r3, r2
 8008df8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008dfc:	881b      	ldrh	r3, [r3, #0]
 8008dfe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008e02:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8008e06:	68bb      	ldr	r3, [r7, #8]
 8008e08:	699a      	ldr	r2, [r3, #24]
 8008e0a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008e0e:	429a      	cmp	r2, r3
 8008e10:	d307      	bcc.n	8008e22 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8008e12:	68bb      	ldr	r3, [r7, #8]
 8008e14:	699a      	ldr	r2, [r3, #24]
 8008e16:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008e1a:	1ad2      	subs	r2, r2, r3
 8008e1c:	68bb      	ldr	r3, [r7, #8]
 8008e1e:	619a      	str	r2, [r3, #24]
 8008e20:	e002      	b.n	8008e28 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8008e22:	68bb      	ldr	r3, [r7, #8]
 8008e24:	2200      	movs	r2, #0
 8008e26:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8008e28:	68bb      	ldr	r3, [r7, #8]
 8008e2a:	699b      	ldr	r3, [r3, #24]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	f040 80f6 	bne.w	800901e <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008e32:	68bb      	ldr	r3, [r7, #8]
 8008e34:	785b      	ldrb	r3, [r3, #1]
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d126      	bne.n	8008e88 <HAL_PCD_EP_DB_Transmit+0x4b2>
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	677b      	str	r3, [r7, #116]	@ 0x74
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008e48:	b29b      	uxth	r3, r3
 8008e4a:	461a      	mov	r2, r3
 8008e4c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008e4e:	4413      	add	r3, r2
 8008e50:	677b      	str	r3, [r7, #116]	@ 0x74
 8008e52:	68bb      	ldr	r3, [r7, #8]
 8008e54:	781b      	ldrb	r3, [r3, #0]
 8008e56:	00da      	lsls	r2, r3, #3
 8008e58:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008e5a:	4413      	add	r3, r2
 8008e5c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008e60:	673b      	str	r3, [r7, #112]	@ 0x70
 8008e62:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008e64:	881b      	ldrh	r3, [r3, #0]
 8008e66:	b29b      	uxth	r3, r3
 8008e68:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008e6c:	b29a      	uxth	r2, r3
 8008e6e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008e70:	801a      	strh	r2, [r3, #0]
 8008e72:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008e74:	881b      	ldrh	r3, [r3, #0]
 8008e76:	b29b      	uxth	r3, r3
 8008e78:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008e7c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008e80:	b29a      	uxth	r2, r3
 8008e82:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008e84:	801a      	strh	r2, [r3, #0]
 8008e86:	e01a      	b.n	8008ebe <HAL_PCD_EP_DB_Transmit+0x4e8>
 8008e88:	68bb      	ldr	r3, [r7, #8]
 8008e8a:	785b      	ldrb	r3, [r3, #1]
 8008e8c:	2b01      	cmp	r3, #1
 8008e8e:	d116      	bne.n	8008ebe <HAL_PCD_EP_DB_Transmit+0x4e8>
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008e9e:	b29b      	uxth	r3, r3
 8008ea0:	461a      	mov	r2, r3
 8008ea2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008ea4:	4413      	add	r3, r2
 8008ea6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008ea8:	68bb      	ldr	r3, [r7, #8]
 8008eaa:	781b      	ldrb	r3, [r3, #0]
 8008eac:	00da      	lsls	r2, r3, #3
 8008eae:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008eb0:	4413      	add	r3, r2
 8008eb2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008eb6:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008eb8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008eba:	2200      	movs	r2, #0
 8008ebc:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008ec6:	68bb      	ldr	r3, [r7, #8]
 8008ec8:	785b      	ldrb	r3, [r3, #1]
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d12f      	bne.n	8008f2e <HAL_PCD_EP_DB_Transmit+0x558>
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008ede:	b29b      	uxth	r3, r3
 8008ee0:	461a      	mov	r2, r3
 8008ee2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008ee6:	4413      	add	r3, r2
 8008ee8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008eec:	68bb      	ldr	r3, [r7, #8]
 8008eee:	781b      	ldrb	r3, [r3, #0]
 8008ef0:	00da      	lsls	r2, r3, #3
 8008ef2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008ef6:	4413      	add	r3, r2
 8008ef8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008efc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008f00:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008f04:	881b      	ldrh	r3, [r3, #0]
 8008f06:	b29b      	uxth	r3, r3
 8008f08:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008f0c:	b29a      	uxth	r2, r3
 8008f0e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008f12:	801a      	strh	r2, [r3, #0]
 8008f14:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008f18:	881b      	ldrh	r3, [r3, #0]
 8008f1a:	b29b      	uxth	r3, r3
 8008f1c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008f20:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008f24:	b29a      	uxth	r2, r3
 8008f26:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008f2a:	801a      	strh	r2, [r3, #0]
 8008f2c:	e01c      	b.n	8008f68 <HAL_PCD_EP_DB_Transmit+0x592>
 8008f2e:	68bb      	ldr	r3, [r7, #8]
 8008f30:	785b      	ldrb	r3, [r3, #1]
 8008f32:	2b01      	cmp	r3, #1
 8008f34:	d118      	bne.n	8008f68 <HAL_PCD_EP_DB_Transmit+0x592>
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008f3e:	b29b      	uxth	r3, r3
 8008f40:	461a      	mov	r2, r3
 8008f42:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008f46:	4413      	add	r3, r2
 8008f48:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008f4c:	68bb      	ldr	r3, [r7, #8]
 8008f4e:	781b      	ldrb	r3, [r3, #0]
 8008f50:	00da      	lsls	r2, r3, #3
 8008f52:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008f56:	4413      	add	r3, r2
 8008f58:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008f5c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008f60:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008f64:	2200      	movs	r2, #0
 8008f66:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8008f68:	68bb      	ldr	r3, [r7, #8]
 8008f6a:	78db      	ldrb	r3, [r3, #3]
 8008f6c:	2b02      	cmp	r3, #2
 8008f6e:	d127      	bne.n	8008fc0 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	461a      	mov	r2, r3
 8008f76:	68bb      	ldr	r3, [r7, #8]
 8008f78:	781b      	ldrb	r3, [r3, #0]
 8008f7a:	009b      	lsls	r3, r3, #2
 8008f7c:	4413      	add	r3, r2
 8008f7e:	881b      	ldrh	r3, [r3, #0]
 8008f80:	b29b      	uxth	r3, r3
 8008f82:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008f86:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008f8a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8008f8e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8008f92:	f083 0320 	eor.w	r3, r3, #32
 8008f96:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	461a      	mov	r2, r3
 8008fa0:	68bb      	ldr	r3, [r7, #8]
 8008fa2:	781b      	ldrb	r3, [r3, #0]
 8008fa4:	009b      	lsls	r3, r3, #2
 8008fa6:	441a      	add	r2, r3
 8008fa8:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8008fac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008fb0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008fb4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008fb8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008fbc:	b29b      	uxth	r3, r3
 8008fbe:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008fc0:	68bb      	ldr	r3, [r7, #8]
 8008fc2:	781b      	ldrb	r3, [r3, #0]
 8008fc4:	4619      	mov	r1, r3
 8008fc6:	68f8      	ldr	r0, [r7, #12]
 8008fc8:	f006 fd5d 	bl	800fa86 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8008fcc:	88fb      	ldrh	r3, [r7, #6]
 8008fce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d121      	bne.n	800901a <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	461a      	mov	r2, r3
 8008fdc:	68bb      	ldr	r3, [r7, #8]
 8008fde:	781b      	ldrb	r3, [r3, #0]
 8008fe0:	009b      	lsls	r3, r3, #2
 8008fe2:	4413      	add	r3, r2
 8008fe4:	881b      	ldrh	r3, [r3, #0]
 8008fe6:	b29b      	uxth	r3, r3
 8008fe8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008fec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ff0:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	461a      	mov	r2, r3
 8008ffa:	68bb      	ldr	r3, [r7, #8]
 8008ffc:	781b      	ldrb	r3, [r3, #0]
 8008ffe:	009b      	lsls	r3, r3, #2
 8009000:	441a      	add	r2, r3
 8009002:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8009006:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800900a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800900e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009012:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009016:	b29b      	uxth	r3, r3
 8009018:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800901a:	2300      	movs	r3, #0
 800901c:	e113      	b.n	8009246 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800901e:	88fb      	ldrh	r3, [r7, #6]
 8009020:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009024:	2b00      	cmp	r3, #0
 8009026:	d121      	bne.n	800906c <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	461a      	mov	r2, r3
 800902e:	68bb      	ldr	r3, [r7, #8]
 8009030:	781b      	ldrb	r3, [r3, #0]
 8009032:	009b      	lsls	r3, r3, #2
 8009034:	4413      	add	r3, r2
 8009036:	881b      	ldrh	r3, [r3, #0]
 8009038:	b29b      	uxth	r3, r3
 800903a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800903e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009042:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	461a      	mov	r2, r3
 800904c:	68bb      	ldr	r3, [r7, #8]
 800904e:	781b      	ldrb	r3, [r3, #0]
 8009050:	009b      	lsls	r3, r3, #2
 8009052:	441a      	add	r2, r3
 8009054:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8009058:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800905c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009060:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009064:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009068:	b29b      	uxth	r3, r3
 800906a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800906c:	68bb      	ldr	r3, [r7, #8]
 800906e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009072:	2b01      	cmp	r3, #1
 8009074:	f040 80be 	bne.w	80091f4 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8009078:	68bb      	ldr	r3, [r7, #8]
 800907a:	695a      	ldr	r2, [r3, #20]
 800907c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009080:	441a      	add	r2, r3
 8009082:	68bb      	ldr	r3, [r7, #8]
 8009084:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8009086:	68bb      	ldr	r3, [r7, #8]
 8009088:	69da      	ldr	r2, [r3, #28]
 800908a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800908e:	441a      	add	r2, r3
 8009090:	68bb      	ldr	r3, [r7, #8]
 8009092:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8009094:	68bb      	ldr	r3, [r7, #8]
 8009096:	6a1a      	ldr	r2, [r3, #32]
 8009098:	68bb      	ldr	r3, [r7, #8]
 800909a:	691b      	ldr	r3, [r3, #16]
 800909c:	429a      	cmp	r2, r3
 800909e:	d309      	bcc.n	80090b4 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 80090a0:	68bb      	ldr	r3, [r7, #8]
 80090a2:	691b      	ldr	r3, [r3, #16]
 80090a4:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 80090a6:	68bb      	ldr	r3, [r7, #8]
 80090a8:	6a1a      	ldr	r2, [r3, #32]
 80090aa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80090ac:	1ad2      	subs	r2, r2, r3
 80090ae:	68bb      	ldr	r3, [r7, #8]
 80090b0:	621a      	str	r2, [r3, #32]
 80090b2:	e015      	b.n	80090e0 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 80090b4:	68bb      	ldr	r3, [r7, #8]
 80090b6:	6a1b      	ldr	r3, [r3, #32]
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d107      	bne.n	80090cc <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 80090bc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80090c0:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 80090c2:	68bb      	ldr	r3, [r7, #8]
 80090c4:	2200      	movs	r2, #0
 80090c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80090ca:	e009      	b.n	80090e0 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 80090cc:	68bb      	ldr	r3, [r7, #8]
 80090ce:	6a1b      	ldr	r3, [r3, #32]
 80090d0:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 80090d2:	68bb      	ldr	r3, [r7, #8]
 80090d4:	2200      	movs	r2, #0
 80090d6:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80090d8:	68bb      	ldr	r3, [r7, #8]
 80090da:	2200      	movs	r2, #0
 80090dc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80090e6:	68bb      	ldr	r3, [r7, #8]
 80090e8:	785b      	ldrb	r3, [r3, #1]
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d15f      	bne.n	80091ae <HAL_PCD_EP_DB_Transmit+0x7d8>
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80090fc:	b29b      	uxth	r3, r3
 80090fe:	461a      	mov	r2, r3
 8009100:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009102:	4413      	add	r3, r2
 8009104:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009106:	68bb      	ldr	r3, [r7, #8]
 8009108:	781b      	ldrb	r3, [r3, #0]
 800910a:	00da      	lsls	r2, r3, #3
 800910c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800910e:	4413      	add	r3, r2
 8009110:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009114:	667b      	str	r3, [r7, #100]	@ 0x64
 8009116:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009118:	881b      	ldrh	r3, [r3, #0]
 800911a:	b29b      	uxth	r3, r3
 800911c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009120:	b29a      	uxth	r2, r3
 8009122:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009124:	801a      	strh	r2, [r3, #0]
 8009126:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009128:	2b00      	cmp	r3, #0
 800912a:	d10a      	bne.n	8009142 <HAL_PCD_EP_DB_Transmit+0x76c>
 800912c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800912e:	881b      	ldrh	r3, [r3, #0]
 8009130:	b29b      	uxth	r3, r3
 8009132:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009136:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800913a:	b29a      	uxth	r2, r3
 800913c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800913e:	801a      	strh	r2, [r3, #0]
 8009140:	e04e      	b.n	80091e0 <HAL_PCD_EP_DB_Transmit+0x80a>
 8009142:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009144:	2b3e      	cmp	r3, #62	@ 0x3e
 8009146:	d816      	bhi.n	8009176 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8009148:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800914a:	085b      	lsrs	r3, r3, #1
 800914c:	663b      	str	r3, [r7, #96]	@ 0x60
 800914e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009150:	f003 0301 	and.w	r3, r3, #1
 8009154:	2b00      	cmp	r3, #0
 8009156:	d002      	beq.n	800915e <HAL_PCD_EP_DB_Transmit+0x788>
 8009158:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800915a:	3301      	adds	r3, #1
 800915c:	663b      	str	r3, [r7, #96]	@ 0x60
 800915e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009160:	881b      	ldrh	r3, [r3, #0]
 8009162:	b29a      	uxth	r2, r3
 8009164:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009166:	b29b      	uxth	r3, r3
 8009168:	029b      	lsls	r3, r3, #10
 800916a:	b29b      	uxth	r3, r3
 800916c:	4313      	orrs	r3, r2
 800916e:	b29a      	uxth	r2, r3
 8009170:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009172:	801a      	strh	r2, [r3, #0]
 8009174:	e034      	b.n	80091e0 <HAL_PCD_EP_DB_Transmit+0x80a>
 8009176:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009178:	095b      	lsrs	r3, r3, #5
 800917a:	663b      	str	r3, [r7, #96]	@ 0x60
 800917c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800917e:	f003 031f 	and.w	r3, r3, #31
 8009182:	2b00      	cmp	r3, #0
 8009184:	d102      	bne.n	800918c <HAL_PCD_EP_DB_Transmit+0x7b6>
 8009186:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009188:	3b01      	subs	r3, #1
 800918a:	663b      	str	r3, [r7, #96]	@ 0x60
 800918c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800918e:	881b      	ldrh	r3, [r3, #0]
 8009190:	b29a      	uxth	r2, r3
 8009192:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009194:	b29b      	uxth	r3, r3
 8009196:	029b      	lsls	r3, r3, #10
 8009198:	b29b      	uxth	r3, r3
 800919a:	4313      	orrs	r3, r2
 800919c:	b29b      	uxth	r3, r3
 800919e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80091a2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80091a6:	b29a      	uxth	r2, r3
 80091a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80091aa:	801a      	strh	r2, [r3, #0]
 80091ac:	e018      	b.n	80091e0 <HAL_PCD_EP_DB_Transmit+0x80a>
 80091ae:	68bb      	ldr	r3, [r7, #8]
 80091b0:	785b      	ldrb	r3, [r3, #1]
 80091b2:	2b01      	cmp	r3, #1
 80091b4:	d114      	bne.n	80091e0 <HAL_PCD_EP_DB_Transmit+0x80a>
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80091be:	b29b      	uxth	r3, r3
 80091c0:	461a      	mov	r2, r3
 80091c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80091c4:	4413      	add	r3, r2
 80091c6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80091c8:	68bb      	ldr	r3, [r7, #8]
 80091ca:	781b      	ldrb	r3, [r3, #0]
 80091cc:	00da      	lsls	r2, r3, #3
 80091ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80091d0:	4413      	add	r3, r2
 80091d2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80091d6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80091d8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80091da:	b29a      	uxth	r2, r3
 80091dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80091de:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	6818      	ldr	r0, [r3, #0]
 80091e4:	68bb      	ldr	r3, [r7, #8]
 80091e6:	6959      	ldr	r1, [r3, #20]
 80091e8:	68bb      	ldr	r3, [r7, #8]
 80091ea:	895a      	ldrh	r2, [r3, #10]
 80091ec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80091ee:	b29b      	uxth	r3, r3
 80091f0:	f004 fc3b 	bl	800da6a <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	461a      	mov	r2, r3
 80091fa:	68bb      	ldr	r3, [r7, #8]
 80091fc:	781b      	ldrb	r3, [r3, #0]
 80091fe:	009b      	lsls	r3, r3, #2
 8009200:	4413      	add	r3, r2
 8009202:	881b      	ldrh	r3, [r3, #0]
 8009204:	b29b      	uxth	r3, r3
 8009206:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800920a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800920e:	82fb      	strh	r3, [r7, #22]
 8009210:	8afb      	ldrh	r3, [r7, #22]
 8009212:	f083 0310 	eor.w	r3, r3, #16
 8009216:	82fb      	strh	r3, [r7, #22]
 8009218:	8afb      	ldrh	r3, [r7, #22]
 800921a:	f083 0320 	eor.w	r3, r3, #32
 800921e:	82fb      	strh	r3, [r7, #22]
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	461a      	mov	r2, r3
 8009226:	68bb      	ldr	r3, [r7, #8]
 8009228:	781b      	ldrb	r3, [r3, #0]
 800922a:	009b      	lsls	r3, r3, #2
 800922c:	441a      	add	r2, r3
 800922e:	8afb      	ldrh	r3, [r7, #22]
 8009230:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009234:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009238:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800923c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009240:	b29b      	uxth	r3, r3
 8009242:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8009244:	2300      	movs	r3, #0
}
 8009246:	4618      	mov	r0, r3
 8009248:	3798      	adds	r7, #152	@ 0x98
 800924a:	46bd      	mov	sp, r7
 800924c:	bd80      	pop	{r7, pc}

0800924e <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800924e:	b480      	push	{r7}
 8009250:	b087      	sub	sp, #28
 8009252:	af00      	add	r7, sp, #0
 8009254:	60f8      	str	r0, [r7, #12]
 8009256:	607b      	str	r3, [r7, #4]
 8009258:	460b      	mov	r3, r1
 800925a:	817b      	strh	r3, [r7, #10]
 800925c:	4613      	mov	r3, r2
 800925e:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8009260:	897b      	ldrh	r3, [r7, #10]
 8009262:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009266:	b29b      	uxth	r3, r3
 8009268:	2b00      	cmp	r3, #0
 800926a:	d00b      	beq.n	8009284 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800926c:	897b      	ldrh	r3, [r7, #10]
 800926e:	f003 0207 	and.w	r2, r3, #7
 8009272:	4613      	mov	r3, r2
 8009274:	009b      	lsls	r3, r3, #2
 8009276:	4413      	add	r3, r2
 8009278:	00db      	lsls	r3, r3, #3
 800927a:	3310      	adds	r3, #16
 800927c:	68fa      	ldr	r2, [r7, #12]
 800927e:	4413      	add	r3, r2
 8009280:	617b      	str	r3, [r7, #20]
 8009282:	e009      	b.n	8009298 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8009284:	897a      	ldrh	r2, [r7, #10]
 8009286:	4613      	mov	r3, r2
 8009288:	009b      	lsls	r3, r3, #2
 800928a:	4413      	add	r3, r2
 800928c:	00db      	lsls	r3, r3, #3
 800928e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009292:	68fa      	ldr	r2, [r7, #12]
 8009294:	4413      	add	r3, r2
 8009296:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8009298:	893b      	ldrh	r3, [r7, #8]
 800929a:	2b00      	cmp	r3, #0
 800929c:	d107      	bne.n	80092ae <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800929e:	697b      	ldr	r3, [r7, #20]
 80092a0:	2200      	movs	r2, #0
 80092a2:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	b29a      	uxth	r2, r3
 80092a8:	697b      	ldr	r3, [r7, #20]
 80092aa:	80da      	strh	r2, [r3, #6]
 80092ac:	e00b      	b.n	80092c6 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80092ae:	697b      	ldr	r3, [r7, #20]
 80092b0:	2201      	movs	r2, #1
 80092b2:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	b29a      	uxth	r2, r3
 80092b8:	697b      	ldr	r3, [r7, #20]
 80092ba:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	0c1b      	lsrs	r3, r3, #16
 80092c0:	b29a      	uxth	r2, r3
 80092c2:	697b      	ldr	r3, [r7, #20]
 80092c4:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80092c6:	2300      	movs	r3, #0
}
 80092c8:	4618      	mov	r0, r3
 80092ca:	371c      	adds	r7, #28
 80092cc:	46bd      	mov	sp, r7
 80092ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d2:	4770      	bx	lr

080092d4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80092d4:	b480      	push	{r7}
 80092d6:	b085      	sub	sp, #20
 80092d8:	af00      	add	r7, sp, #0
 80092da:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	2201      	movs	r2, #1
 80092e6:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	2200      	movs	r2, #0
 80092ee:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80092f8:	b29b      	uxth	r3, r3
 80092fa:	f043 0301 	orr.w	r3, r3, #1
 80092fe:	b29a      	uxth	r2, r3
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800930c:	b29b      	uxth	r3, r3
 800930e:	f043 0302 	orr.w	r3, r3, #2
 8009312:	b29a      	uxth	r2, r3
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800931a:	2300      	movs	r3, #0
}
 800931c:	4618      	mov	r0, r3
 800931e:	3714      	adds	r7, #20
 8009320:	46bd      	mov	sp, r7
 8009322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009326:	4770      	bx	lr

08009328 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8009328:	b480      	push	{r7}
 800932a:	b085      	sub	sp, #20
 800932c:	af00      	add	r7, sp, #0
 800932e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	2b00      	cmp	r3, #0
 8009334:	d141      	bne.n	80093ba <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8009336:	4b4b      	ldr	r3, [pc, #300]	@ (8009464 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800933e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009342:	d131      	bne.n	80093a8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009344:	4b47      	ldr	r3, [pc, #284]	@ (8009464 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009346:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800934a:	4a46      	ldr	r2, [pc, #280]	@ (8009464 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800934c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009350:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009354:	4b43      	ldr	r3, [pc, #268]	@ (8009464 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800935c:	4a41      	ldr	r2, [pc, #260]	@ (8009464 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800935e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009362:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009364:	4b40      	ldr	r3, [pc, #256]	@ (8009468 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	2232      	movs	r2, #50	@ 0x32
 800936a:	fb02 f303 	mul.w	r3, r2, r3
 800936e:	4a3f      	ldr	r2, [pc, #252]	@ (800946c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8009370:	fba2 2303 	umull	r2, r3, r2, r3
 8009374:	0c9b      	lsrs	r3, r3, #18
 8009376:	3301      	adds	r3, #1
 8009378:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800937a:	e002      	b.n	8009382 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	3b01      	subs	r3, #1
 8009380:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009382:	4b38      	ldr	r3, [pc, #224]	@ (8009464 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009384:	695b      	ldr	r3, [r3, #20]
 8009386:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800938a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800938e:	d102      	bne.n	8009396 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	2b00      	cmp	r3, #0
 8009394:	d1f2      	bne.n	800937c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009396:	4b33      	ldr	r3, [pc, #204]	@ (8009464 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009398:	695b      	ldr	r3, [r3, #20]
 800939a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800939e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80093a2:	d158      	bne.n	8009456 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80093a4:	2303      	movs	r3, #3
 80093a6:	e057      	b.n	8009458 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80093a8:	4b2e      	ldr	r3, [pc, #184]	@ (8009464 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80093aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80093ae:	4a2d      	ldr	r2, [pc, #180]	@ (8009464 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80093b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80093b4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80093b8:	e04d      	b.n	8009456 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80093c0:	d141      	bne.n	8009446 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80093c2:	4b28      	ldr	r3, [pc, #160]	@ (8009464 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80093ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80093ce:	d131      	bne.n	8009434 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80093d0:	4b24      	ldr	r3, [pc, #144]	@ (8009464 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80093d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80093d6:	4a23      	ldr	r2, [pc, #140]	@ (8009464 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80093d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80093dc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80093e0:	4b20      	ldr	r3, [pc, #128]	@ (8009464 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80093e8:	4a1e      	ldr	r2, [pc, #120]	@ (8009464 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80093ea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80093ee:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80093f0:	4b1d      	ldr	r3, [pc, #116]	@ (8009468 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	2232      	movs	r2, #50	@ 0x32
 80093f6:	fb02 f303 	mul.w	r3, r2, r3
 80093fa:	4a1c      	ldr	r2, [pc, #112]	@ (800946c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80093fc:	fba2 2303 	umull	r2, r3, r2, r3
 8009400:	0c9b      	lsrs	r3, r3, #18
 8009402:	3301      	adds	r3, #1
 8009404:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009406:	e002      	b.n	800940e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	3b01      	subs	r3, #1
 800940c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800940e:	4b15      	ldr	r3, [pc, #84]	@ (8009464 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009410:	695b      	ldr	r3, [r3, #20]
 8009412:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009416:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800941a:	d102      	bne.n	8009422 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	2b00      	cmp	r3, #0
 8009420:	d1f2      	bne.n	8009408 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009422:	4b10      	ldr	r3, [pc, #64]	@ (8009464 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009424:	695b      	ldr	r3, [r3, #20]
 8009426:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800942a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800942e:	d112      	bne.n	8009456 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8009430:	2303      	movs	r3, #3
 8009432:	e011      	b.n	8009458 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009434:	4b0b      	ldr	r3, [pc, #44]	@ (8009464 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009436:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800943a:	4a0a      	ldr	r2, [pc, #40]	@ (8009464 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800943c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009440:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8009444:	e007      	b.n	8009456 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8009446:	4b07      	ldr	r3, [pc, #28]	@ (8009464 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800944e:	4a05      	ldr	r2, [pc, #20]	@ (8009464 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009450:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8009454:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8009456:	2300      	movs	r3, #0
}
 8009458:	4618      	mov	r0, r3
 800945a:	3714      	adds	r7, #20
 800945c:	46bd      	mov	sp, r7
 800945e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009462:	4770      	bx	lr
 8009464:	40007000 	.word	0x40007000
 8009468:	20000004 	.word	0x20000004
 800946c:	431bde83 	.word	0x431bde83

08009470 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8009470:	b480      	push	{r7}
 8009472:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8009474:	4b05      	ldr	r3, [pc, #20]	@ (800948c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8009476:	689b      	ldr	r3, [r3, #8]
 8009478:	4a04      	ldr	r2, [pc, #16]	@ (800948c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800947a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800947e:	6093      	str	r3, [r2, #8]
}
 8009480:	bf00      	nop
 8009482:	46bd      	mov	sp, r7
 8009484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009488:	4770      	bx	lr
 800948a:	bf00      	nop
 800948c:	40007000 	.word	0x40007000

08009490 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009490:	b580      	push	{r7, lr}
 8009492:	b088      	sub	sp, #32
 8009494:	af00      	add	r7, sp, #0
 8009496:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	2b00      	cmp	r3, #0
 800949c:	d101      	bne.n	80094a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800949e:	2301      	movs	r3, #1
 80094a0:	e2fe      	b.n	8009aa0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	f003 0301 	and.w	r3, r3, #1
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d075      	beq.n	800959a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80094ae:	4b97      	ldr	r3, [pc, #604]	@ (800970c <HAL_RCC_OscConfig+0x27c>)
 80094b0:	689b      	ldr	r3, [r3, #8]
 80094b2:	f003 030c 	and.w	r3, r3, #12
 80094b6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80094b8:	4b94      	ldr	r3, [pc, #592]	@ (800970c <HAL_RCC_OscConfig+0x27c>)
 80094ba:	68db      	ldr	r3, [r3, #12]
 80094bc:	f003 0303 	and.w	r3, r3, #3
 80094c0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80094c2:	69bb      	ldr	r3, [r7, #24]
 80094c4:	2b0c      	cmp	r3, #12
 80094c6:	d102      	bne.n	80094ce <HAL_RCC_OscConfig+0x3e>
 80094c8:	697b      	ldr	r3, [r7, #20]
 80094ca:	2b03      	cmp	r3, #3
 80094cc:	d002      	beq.n	80094d4 <HAL_RCC_OscConfig+0x44>
 80094ce:	69bb      	ldr	r3, [r7, #24]
 80094d0:	2b08      	cmp	r3, #8
 80094d2:	d10b      	bne.n	80094ec <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80094d4:	4b8d      	ldr	r3, [pc, #564]	@ (800970c <HAL_RCC_OscConfig+0x27c>)
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d05b      	beq.n	8009598 <HAL_RCC_OscConfig+0x108>
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	685b      	ldr	r3, [r3, #4]
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d157      	bne.n	8009598 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80094e8:	2301      	movs	r3, #1
 80094ea:	e2d9      	b.n	8009aa0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	685b      	ldr	r3, [r3, #4]
 80094f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80094f4:	d106      	bne.n	8009504 <HAL_RCC_OscConfig+0x74>
 80094f6:	4b85      	ldr	r3, [pc, #532]	@ (800970c <HAL_RCC_OscConfig+0x27c>)
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	4a84      	ldr	r2, [pc, #528]	@ (800970c <HAL_RCC_OscConfig+0x27c>)
 80094fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009500:	6013      	str	r3, [r2, #0]
 8009502:	e01d      	b.n	8009540 <HAL_RCC_OscConfig+0xb0>
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	685b      	ldr	r3, [r3, #4]
 8009508:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800950c:	d10c      	bne.n	8009528 <HAL_RCC_OscConfig+0x98>
 800950e:	4b7f      	ldr	r3, [pc, #508]	@ (800970c <HAL_RCC_OscConfig+0x27c>)
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	4a7e      	ldr	r2, [pc, #504]	@ (800970c <HAL_RCC_OscConfig+0x27c>)
 8009514:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009518:	6013      	str	r3, [r2, #0]
 800951a:	4b7c      	ldr	r3, [pc, #496]	@ (800970c <HAL_RCC_OscConfig+0x27c>)
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	4a7b      	ldr	r2, [pc, #492]	@ (800970c <HAL_RCC_OscConfig+0x27c>)
 8009520:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009524:	6013      	str	r3, [r2, #0]
 8009526:	e00b      	b.n	8009540 <HAL_RCC_OscConfig+0xb0>
 8009528:	4b78      	ldr	r3, [pc, #480]	@ (800970c <HAL_RCC_OscConfig+0x27c>)
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	4a77      	ldr	r2, [pc, #476]	@ (800970c <HAL_RCC_OscConfig+0x27c>)
 800952e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009532:	6013      	str	r3, [r2, #0]
 8009534:	4b75      	ldr	r3, [pc, #468]	@ (800970c <HAL_RCC_OscConfig+0x27c>)
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	4a74      	ldr	r2, [pc, #464]	@ (800970c <HAL_RCC_OscConfig+0x27c>)
 800953a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800953e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	685b      	ldr	r3, [r3, #4]
 8009544:	2b00      	cmp	r3, #0
 8009546:	d013      	beq.n	8009570 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009548:	f7fa fdd6 	bl	80040f8 <HAL_GetTick>
 800954c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800954e:	e008      	b.n	8009562 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009550:	f7fa fdd2 	bl	80040f8 <HAL_GetTick>
 8009554:	4602      	mov	r2, r0
 8009556:	693b      	ldr	r3, [r7, #16]
 8009558:	1ad3      	subs	r3, r2, r3
 800955a:	2b64      	cmp	r3, #100	@ 0x64
 800955c:	d901      	bls.n	8009562 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800955e:	2303      	movs	r3, #3
 8009560:	e29e      	b.n	8009aa0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009562:	4b6a      	ldr	r3, [pc, #424]	@ (800970c <HAL_RCC_OscConfig+0x27c>)
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800956a:	2b00      	cmp	r3, #0
 800956c:	d0f0      	beq.n	8009550 <HAL_RCC_OscConfig+0xc0>
 800956e:	e014      	b.n	800959a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009570:	f7fa fdc2 	bl	80040f8 <HAL_GetTick>
 8009574:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009576:	e008      	b.n	800958a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009578:	f7fa fdbe 	bl	80040f8 <HAL_GetTick>
 800957c:	4602      	mov	r2, r0
 800957e:	693b      	ldr	r3, [r7, #16]
 8009580:	1ad3      	subs	r3, r2, r3
 8009582:	2b64      	cmp	r3, #100	@ 0x64
 8009584:	d901      	bls.n	800958a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009586:	2303      	movs	r3, #3
 8009588:	e28a      	b.n	8009aa0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800958a:	4b60      	ldr	r3, [pc, #384]	@ (800970c <HAL_RCC_OscConfig+0x27c>)
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009592:	2b00      	cmp	r3, #0
 8009594:	d1f0      	bne.n	8009578 <HAL_RCC_OscConfig+0xe8>
 8009596:	e000      	b.n	800959a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009598:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	f003 0302 	and.w	r3, r3, #2
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d075      	beq.n	8009692 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80095a6:	4b59      	ldr	r3, [pc, #356]	@ (800970c <HAL_RCC_OscConfig+0x27c>)
 80095a8:	689b      	ldr	r3, [r3, #8]
 80095aa:	f003 030c 	and.w	r3, r3, #12
 80095ae:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80095b0:	4b56      	ldr	r3, [pc, #344]	@ (800970c <HAL_RCC_OscConfig+0x27c>)
 80095b2:	68db      	ldr	r3, [r3, #12]
 80095b4:	f003 0303 	and.w	r3, r3, #3
 80095b8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80095ba:	69bb      	ldr	r3, [r7, #24]
 80095bc:	2b0c      	cmp	r3, #12
 80095be:	d102      	bne.n	80095c6 <HAL_RCC_OscConfig+0x136>
 80095c0:	697b      	ldr	r3, [r7, #20]
 80095c2:	2b02      	cmp	r3, #2
 80095c4:	d002      	beq.n	80095cc <HAL_RCC_OscConfig+0x13c>
 80095c6:	69bb      	ldr	r3, [r7, #24]
 80095c8:	2b04      	cmp	r3, #4
 80095ca:	d11f      	bne.n	800960c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80095cc:	4b4f      	ldr	r3, [pc, #316]	@ (800970c <HAL_RCC_OscConfig+0x27c>)
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d005      	beq.n	80095e4 <HAL_RCC_OscConfig+0x154>
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	68db      	ldr	r3, [r3, #12]
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d101      	bne.n	80095e4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80095e0:	2301      	movs	r3, #1
 80095e2:	e25d      	b.n	8009aa0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80095e4:	4b49      	ldr	r3, [pc, #292]	@ (800970c <HAL_RCC_OscConfig+0x27c>)
 80095e6:	685b      	ldr	r3, [r3, #4]
 80095e8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	691b      	ldr	r3, [r3, #16]
 80095f0:	061b      	lsls	r3, r3, #24
 80095f2:	4946      	ldr	r1, [pc, #280]	@ (800970c <HAL_RCC_OscConfig+0x27c>)
 80095f4:	4313      	orrs	r3, r2
 80095f6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80095f8:	4b45      	ldr	r3, [pc, #276]	@ (8009710 <HAL_RCC_OscConfig+0x280>)
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	4618      	mov	r0, r3
 80095fe:	f7fa fd2f 	bl	8004060 <HAL_InitTick>
 8009602:	4603      	mov	r3, r0
 8009604:	2b00      	cmp	r3, #0
 8009606:	d043      	beq.n	8009690 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8009608:	2301      	movs	r3, #1
 800960a:	e249      	b.n	8009aa0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	68db      	ldr	r3, [r3, #12]
 8009610:	2b00      	cmp	r3, #0
 8009612:	d023      	beq.n	800965c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009614:	4b3d      	ldr	r3, [pc, #244]	@ (800970c <HAL_RCC_OscConfig+0x27c>)
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	4a3c      	ldr	r2, [pc, #240]	@ (800970c <HAL_RCC_OscConfig+0x27c>)
 800961a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800961e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009620:	f7fa fd6a 	bl	80040f8 <HAL_GetTick>
 8009624:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009626:	e008      	b.n	800963a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009628:	f7fa fd66 	bl	80040f8 <HAL_GetTick>
 800962c:	4602      	mov	r2, r0
 800962e:	693b      	ldr	r3, [r7, #16]
 8009630:	1ad3      	subs	r3, r2, r3
 8009632:	2b02      	cmp	r3, #2
 8009634:	d901      	bls.n	800963a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8009636:	2303      	movs	r3, #3
 8009638:	e232      	b.n	8009aa0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800963a:	4b34      	ldr	r3, [pc, #208]	@ (800970c <HAL_RCC_OscConfig+0x27c>)
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009642:	2b00      	cmp	r3, #0
 8009644:	d0f0      	beq.n	8009628 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009646:	4b31      	ldr	r3, [pc, #196]	@ (800970c <HAL_RCC_OscConfig+0x27c>)
 8009648:	685b      	ldr	r3, [r3, #4]
 800964a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	691b      	ldr	r3, [r3, #16]
 8009652:	061b      	lsls	r3, r3, #24
 8009654:	492d      	ldr	r1, [pc, #180]	@ (800970c <HAL_RCC_OscConfig+0x27c>)
 8009656:	4313      	orrs	r3, r2
 8009658:	604b      	str	r3, [r1, #4]
 800965a:	e01a      	b.n	8009692 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800965c:	4b2b      	ldr	r3, [pc, #172]	@ (800970c <HAL_RCC_OscConfig+0x27c>)
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	4a2a      	ldr	r2, [pc, #168]	@ (800970c <HAL_RCC_OscConfig+0x27c>)
 8009662:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009666:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009668:	f7fa fd46 	bl	80040f8 <HAL_GetTick>
 800966c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800966e:	e008      	b.n	8009682 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009670:	f7fa fd42 	bl	80040f8 <HAL_GetTick>
 8009674:	4602      	mov	r2, r0
 8009676:	693b      	ldr	r3, [r7, #16]
 8009678:	1ad3      	subs	r3, r2, r3
 800967a:	2b02      	cmp	r3, #2
 800967c:	d901      	bls.n	8009682 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800967e:	2303      	movs	r3, #3
 8009680:	e20e      	b.n	8009aa0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009682:	4b22      	ldr	r3, [pc, #136]	@ (800970c <HAL_RCC_OscConfig+0x27c>)
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800968a:	2b00      	cmp	r3, #0
 800968c:	d1f0      	bne.n	8009670 <HAL_RCC_OscConfig+0x1e0>
 800968e:	e000      	b.n	8009692 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009690:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	f003 0308 	and.w	r3, r3, #8
 800969a:	2b00      	cmp	r3, #0
 800969c:	d041      	beq.n	8009722 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	695b      	ldr	r3, [r3, #20]
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d01c      	beq.n	80096e0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80096a6:	4b19      	ldr	r3, [pc, #100]	@ (800970c <HAL_RCC_OscConfig+0x27c>)
 80096a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80096ac:	4a17      	ldr	r2, [pc, #92]	@ (800970c <HAL_RCC_OscConfig+0x27c>)
 80096ae:	f043 0301 	orr.w	r3, r3, #1
 80096b2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80096b6:	f7fa fd1f 	bl	80040f8 <HAL_GetTick>
 80096ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80096bc:	e008      	b.n	80096d0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80096be:	f7fa fd1b 	bl	80040f8 <HAL_GetTick>
 80096c2:	4602      	mov	r2, r0
 80096c4:	693b      	ldr	r3, [r7, #16]
 80096c6:	1ad3      	subs	r3, r2, r3
 80096c8:	2b02      	cmp	r3, #2
 80096ca:	d901      	bls.n	80096d0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80096cc:	2303      	movs	r3, #3
 80096ce:	e1e7      	b.n	8009aa0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80096d0:	4b0e      	ldr	r3, [pc, #56]	@ (800970c <HAL_RCC_OscConfig+0x27c>)
 80096d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80096d6:	f003 0302 	and.w	r3, r3, #2
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d0ef      	beq.n	80096be <HAL_RCC_OscConfig+0x22e>
 80096de:	e020      	b.n	8009722 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80096e0:	4b0a      	ldr	r3, [pc, #40]	@ (800970c <HAL_RCC_OscConfig+0x27c>)
 80096e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80096e6:	4a09      	ldr	r2, [pc, #36]	@ (800970c <HAL_RCC_OscConfig+0x27c>)
 80096e8:	f023 0301 	bic.w	r3, r3, #1
 80096ec:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80096f0:	f7fa fd02 	bl	80040f8 <HAL_GetTick>
 80096f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80096f6:	e00d      	b.n	8009714 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80096f8:	f7fa fcfe 	bl	80040f8 <HAL_GetTick>
 80096fc:	4602      	mov	r2, r0
 80096fe:	693b      	ldr	r3, [r7, #16]
 8009700:	1ad3      	subs	r3, r2, r3
 8009702:	2b02      	cmp	r3, #2
 8009704:	d906      	bls.n	8009714 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8009706:	2303      	movs	r3, #3
 8009708:	e1ca      	b.n	8009aa0 <HAL_RCC_OscConfig+0x610>
 800970a:	bf00      	nop
 800970c:	40021000 	.word	0x40021000
 8009710:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009714:	4b8c      	ldr	r3, [pc, #560]	@ (8009948 <HAL_RCC_OscConfig+0x4b8>)
 8009716:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800971a:	f003 0302 	and.w	r3, r3, #2
 800971e:	2b00      	cmp	r3, #0
 8009720:	d1ea      	bne.n	80096f8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	f003 0304 	and.w	r3, r3, #4
 800972a:	2b00      	cmp	r3, #0
 800972c:	f000 80a6 	beq.w	800987c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009730:	2300      	movs	r3, #0
 8009732:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8009734:	4b84      	ldr	r3, [pc, #528]	@ (8009948 <HAL_RCC_OscConfig+0x4b8>)
 8009736:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009738:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800973c:	2b00      	cmp	r3, #0
 800973e:	d101      	bne.n	8009744 <HAL_RCC_OscConfig+0x2b4>
 8009740:	2301      	movs	r3, #1
 8009742:	e000      	b.n	8009746 <HAL_RCC_OscConfig+0x2b6>
 8009744:	2300      	movs	r3, #0
 8009746:	2b00      	cmp	r3, #0
 8009748:	d00d      	beq.n	8009766 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800974a:	4b7f      	ldr	r3, [pc, #508]	@ (8009948 <HAL_RCC_OscConfig+0x4b8>)
 800974c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800974e:	4a7e      	ldr	r2, [pc, #504]	@ (8009948 <HAL_RCC_OscConfig+0x4b8>)
 8009750:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009754:	6593      	str	r3, [r2, #88]	@ 0x58
 8009756:	4b7c      	ldr	r3, [pc, #496]	@ (8009948 <HAL_RCC_OscConfig+0x4b8>)
 8009758:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800975a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800975e:	60fb      	str	r3, [r7, #12]
 8009760:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8009762:	2301      	movs	r3, #1
 8009764:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009766:	4b79      	ldr	r3, [pc, #484]	@ (800994c <HAL_RCC_OscConfig+0x4bc>)
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800976e:	2b00      	cmp	r3, #0
 8009770:	d118      	bne.n	80097a4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009772:	4b76      	ldr	r3, [pc, #472]	@ (800994c <HAL_RCC_OscConfig+0x4bc>)
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	4a75      	ldr	r2, [pc, #468]	@ (800994c <HAL_RCC_OscConfig+0x4bc>)
 8009778:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800977c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800977e:	f7fa fcbb 	bl	80040f8 <HAL_GetTick>
 8009782:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009784:	e008      	b.n	8009798 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009786:	f7fa fcb7 	bl	80040f8 <HAL_GetTick>
 800978a:	4602      	mov	r2, r0
 800978c:	693b      	ldr	r3, [r7, #16]
 800978e:	1ad3      	subs	r3, r2, r3
 8009790:	2b02      	cmp	r3, #2
 8009792:	d901      	bls.n	8009798 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8009794:	2303      	movs	r3, #3
 8009796:	e183      	b.n	8009aa0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009798:	4b6c      	ldr	r3, [pc, #432]	@ (800994c <HAL_RCC_OscConfig+0x4bc>)
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d0f0      	beq.n	8009786 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	689b      	ldr	r3, [r3, #8]
 80097a8:	2b01      	cmp	r3, #1
 80097aa:	d108      	bne.n	80097be <HAL_RCC_OscConfig+0x32e>
 80097ac:	4b66      	ldr	r3, [pc, #408]	@ (8009948 <HAL_RCC_OscConfig+0x4b8>)
 80097ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80097b2:	4a65      	ldr	r2, [pc, #404]	@ (8009948 <HAL_RCC_OscConfig+0x4b8>)
 80097b4:	f043 0301 	orr.w	r3, r3, #1
 80097b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80097bc:	e024      	b.n	8009808 <HAL_RCC_OscConfig+0x378>
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	689b      	ldr	r3, [r3, #8]
 80097c2:	2b05      	cmp	r3, #5
 80097c4:	d110      	bne.n	80097e8 <HAL_RCC_OscConfig+0x358>
 80097c6:	4b60      	ldr	r3, [pc, #384]	@ (8009948 <HAL_RCC_OscConfig+0x4b8>)
 80097c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80097cc:	4a5e      	ldr	r2, [pc, #376]	@ (8009948 <HAL_RCC_OscConfig+0x4b8>)
 80097ce:	f043 0304 	orr.w	r3, r3, #4
 80097d2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80097d6:	4b5c      	ldr	r3, [pc, #368]	@ (8009948 <HAL_RCC_OscConfig+0x4b8>)
 80097d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80097dc:	4a5a      	ldr	r2, [pc, #360]	@ (8009948 <HAL_RCC_OscConfig+0x4b8>)
 80097de:	f043 0301 	orr.w	r3, r3, #1
 80097e2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80097e6:	e00f      	b.n	8009808 <HAL_RCC_OscConfig+0x378>
 80097e8:	4b57      	ldr	r3, [pc, #348]	@ (8009948 <HAL_RCC_OscConfig+0x4b8>)
 80097ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80097ee:	4a56      	ldr	r2, [pc, #344]	@ (8009948 <HAL_RCC_OscConfig+0x4b8>)
 80097f0:	f023 0301 	bic.w	r3, r3, #1
 80097f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80097f8:	4b53      	ldr	r3, [pc, #332]	@ (8009948 <HAL_RCC_OscConfig+0x4b8>)
 80097fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80097fe:	4a52      	ldr	r2, [pc, #328]	@ (8009948 <HAL_RCC_OscConfig+0x4b8>)
 8009800:	f023 0304 	bic.w	r3, r3, #4
 8009804:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	689b      	ldr	r3, [r3, #8]
 800980c:	2b00      	cmp	r3, #0
 800980e:	d016      	beq.n	800983e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009810:	f7fa fc72 	bl	80040f8 <HAL_GetTick>
 8009814:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009816:	e00a      	b.n	800982e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009818:	f7fa fc6e 	bl	80040f8 <HAL_GetTick>
 800981c:	4602      	mov	r2, r0
 800981e:	693b      	ldr	r3, [r7, #16]
 8009820:	1ad3      	subs	r3, r2, r3
 8009822:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009826:	4293      	cmp	r3, r2
 8009828:	d901      	bls.n	800982e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800982a:	2303      	movs	r3, #3
 800982c:	e138      	b.n	8009aa0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800982e:	4b46      	ldr	r3, [pc, #280]	@ (8009948 <HAL_RCC_OscConfig+0x4b8>)
 8009830:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009834:	f003 0302 	and.w	r3, r3, #2
 8009838:	2b00      	cmp	r3, #0
 800983a:	d0ed      	beq.n	8009818 <HAL_RCC_OscConfig+0x388>
 800983c:	e015      	b.n	800986a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800983e:	f7fa fc5b 	bl	80040f8 <HAL_GetTick>
 8009842:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009844:	e00a      	b.n	800985c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009846:	f7fa fc57 	bl	80040f8 <HAL_GetTick>
 800984a:	4602      	mov	r2, r0
 800984c:	693b      	ldr	r3, [r7, #16]
 800984e:	1ad3      	subs	r3, r2, r3
 8009850:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009854:	4293      	cmp	r3, r2
 8009856:	d901      	bls.n	800985c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8009858:	2303      	movs	r3, #3
 800985a:	e121      	b.n	8009aa0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800985c:	4b3a      	ldr	r3, [pc, #232]	@ (8009948 <HAL_RCC_OscConfig+0x4b8>)
 800985e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009862:	f003 0302 	and.w	r3, r3, #2
 8009866:	2b00      	cmp	r3, #0
 8009868:	d1ed      	bne.n	8009846 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800986a:	7ffb      	ldrb	r3, [r7, #31]
 800986c:	2b01      	cmp	r3, #1
 800986e:	d105      	bne.n	800987c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009870:	4b35      	ldr	r3, [pc, #212]	@ (8009948 <HAL_RCC_OscConfig+0x4b8>)
 8009872:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009874:	4a34      	ldr	r2, [pc, #208]	@ (8009948 <HAL_RCC_OscConfig+0x4b8>)
 8009876:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800987a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	f003 0320 	and.w	r3, r3, #32
 8009884:	2b00      	cmp	r3, #0
 8009886:	d03c      	beq.n	8009902 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	699b      	ldr	r3, [r3, #24]
 800988c:	2b00      	cmp	r3, #0
 800988e:	d01c      	beq.n	80098ca <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009890:	4b2d      	ldr	r3, [pc, #180]	@ (8009948 <HAL_RCC_OscConfig+0x4b8>)
 8009892:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009896:	4a2c      	ldr	r2, [pc, #176]	@ (8009948 <HAL_RCC_OscConfig+0x4b8>)
 8009898:	f043 0301 	orr.w	r3, r3, #1
 800989c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80098a0:	f7fa fc2a 	bl	80040f8 <HAL_GetTick>
 80098a4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80098a6:	e008      	b.n	80098ba <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80098a8:	f7fa fc26 	bl	80040f8 <HAL_GetTick>
 80098ac:	4602      	mov	r2, r0
 80098ae:	693b      	ldr	r3, [r7, #16]
 80098b0:	1ad3      	subs	r3, r2, r3
 80098b2:	2b02      	cmp	r3, #2
 80098b4:	d901      	bls.n	80098ba <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80098b6:	2303      	movs	r3, #3
 80098b8:	e0f2      	b.n	8009aa0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80098ba:	4b23      	ldr	r3, [pc, #140]	@ (8009948 <HAL_RCC_OscConfig+0x4b8>)
 80098bc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80098c0:	f003 0302 	and.w	r3, r3, #2
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d0ef      	beq.n	80098a8 <HAL_RCC_OscConfig+0x418>
 80098c8:	e01b      	b.n	8009902 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80098ca:	4b1f      	ldr	r3, [pc, #124]	@ (8009948 <HAL_RCC_OscConfig+0x4b8>)
 80098cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80098d0:	4a1d      	ldr	r2, [pc, #116]	@ (8009948 <HAL_RCC_OscConfig+0x4b8>)
 80098d2:	f023 0301 	bic.w	r3, r3, #1
 80098d6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80098da:	f7fa fc0d 	bl	80040f8 <HAL_GetTick>
 80098de:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80098e0:	e008      	b.n	80098f4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80098e2:	f7fa fc09 	bl	80040f8 <HAL_GetTick>
 80098e6:	4602      	mov	r2, r0
 80098e8:	693b      	ldr	r3, [r7, #16]
 80098ea:	1ad3      	subs	r3, r2, r3
 80098ec:	2b02      	cmp	r3, #2
 80098ee:	d901      	bls.n	80098f4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80098f0:	2303      	movs	r3, #3
 80098f2:	e0d5      	b.n	8009aa0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80098f4:	4b14      	ldr	r3, [pc, #80]	@ (8009948 <HAL_RCC_OscConfig+0x4b8>)
 80098f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80098fa:	f003 0302 	and.w	r3, r3, #2
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d1ef      	bne.n	80098e2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	69db      	ldr	r3, [r3, #28]
 8009906:	2b00      	cmp	r3, #0
 8009908:	f000 80c9 	beq.w	8009a9e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800990c:	4b0e      	ldr	r3, [pc, #56]	@ (8009948 <HAL_RCC_OscConfig+0x4b8>)
 800990e:	689b      	ldr	r3, [r3, #8]
 8009910:	f003 030c 	and.w	r3, r3, #12
 8009914:	2b0c      	cmp	r3, #12
 8009916:	f000 8083 	beq.w	8009a20 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	69db      	ldr	r3, [r3, #28]
 800991e:	2b02      	cmp	r3, #2
 8009920:	d15e      	bne.n	80099e0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009922:	4b09      	ldr	r3, [pc, #36]	@ (8009948 <HAL_RCC_OscConfig+0x4b8>)
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	4a08      	ldr	r2, [pc, #32]	@ (8009948 <HAL_RCC_OscConfig+0x4b8>)
 8009928:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800992c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800992e:	f7fa fbe3 	bl	80040f8 <HAL_GetTick>
 8009932:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009934:	e00c      	b.n	8009950 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009936:	f7fa fbdf 	bl	80040f8 <HAL_GetTick>
 800993a:	4602      	mov	r2, r0
 800993c:	693b      	ldr	r3, [r7, #16]
 800993e:	1ad3      	subs	r3, r2, r3
 8009940:	2b02      	cmp	r3, #2
 8009942:	d905      	bls.n	8009950 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8009944:	2303      	movs	r3, #3
 8009946:	e0ab      	b.n	8009aa0 <HAL_RCC_OscConfig+0x610>
 8009948:	40021000 	.word	0x40021000
 800994c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009950:	4b55      	ldr	r3, [pc, #340]	@ (8009aa8 <HAL_RCC_OscConfig+0x618>)
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009958:	2b00      	cmp	r3, #0
 800995a:	d1ec      	bne.n	8009936 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800995c:	4b52      	ldr	r3, [pc, #328]	@ (8009aa8 <HAL_RCC_OscConfig+0x618>)
 800995e:	68da      	ldr	r2, [r3, #12]
 8009960:	4b52      	ldr	r3, [pc, #328]	@ (8009aac <HAL_RCC_OscConfig+0x61c>)
 8009962:	4013      	ands	r3, r2
 8009964:	687a      	ldr	r2, [r7, #4]
 8009966:	6a11      	ldr	r1, [r2, #32]
 8009968:	687a      	ldr	r2, [r7, #4]
 800996a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800996c:	3a01      	subs	r2, #1
 800996e:	0112      	lsls	r2, r2, #4
 8009970:	4311      	orrs	r1, r2
 8009972:	687a      	ldr	r2, [r7, #4]
 8009974:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8009976:	0212      	lsls	r2, r2, #8
 8009978:	4311      	orrs	r1, r2
 800997a:	687a      	ldr	r2, [r7, #4]
 800997c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800997e:	0852      	lsrs	r2, r2, #1
 8009980:	3a01      	subs	r2, #1
 8009982:	0552      	lsls	r2, r2, #21
 8009984:	4311      	orrs	r1, r2
 8009986:	687a      	ldr	r2, [r7, #4]
 8009988:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800998a:	0852      	lsrs	r2, r2, #1
 800998c:	3a01      	subs	r2, #1
 800998e:	0652      	lsls	r2, r2, #25
 8009990:	4311      	orrs	r1, r2
 8009992:	687a      	ldr	r2, [r7, #4]
 8009994:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8009996:	06d2      	lsls	r2, r2, #27
 8009998:	430a      	orrs	r2, r1
 800999a:	4943      	ldr	r1, [pc, #268]	@ (8009aa8 <HAL_RCC_OscConfig+0x618>)
 800999c:	4313      	orrs	r3, r2
 800999e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80099a0:	4b41      	ldr	r3, [pc, #260]	@ (8009aa8 <HAL_RCC_OscConfig+0x618>)
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	4a40      	ldr	r2, [pc, #256]	@ (8009aa8 <HAL_RCC_OscConfig+0x618>)
 80099a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80099aa:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80099ac:	4b3e      	ldr	r3, [pc, #248]	@ (8009aa8 <HAL_RCC_OscConfig+0x618>)
 80099ae:	68db      	ldr	r3, [r3, #12]
 80099b0:	4a3d      	ldr	r2, [pc, #244]	@ (8009aa8 <HAL_RCC_OscConfig+0x618>)
 80099b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80099b6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80099b8:	f7fa fb9e 	bl	80040f8 <HAL_GetTick>
 80099bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80099be:	e008      	b.n	80099d2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80099c0:	f7fa fb9a 	bl	80040f8 <HAL_GetTick>
 80099c4:	4602      	mov	r2, r0
 80099c6:	693b      	ldr	r3, [r7, #16]
 80099c8:	1ad3      	subs	r3, r2, r3
 80099ca:	2b02      	cmp	r3, #2
 80099cc:	d901      	bls.n	80099d2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80099ce:	2303      	movs	r3, #3
 80099d0:	e066      	b.n	8009aa0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80099d2:	4b35      	ldr	r3, [pc, #212]	@ (8009aa8 <HAL_RCC_OscConfig+0x618>)
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d0f0      	beq.n	80099c0 <HAL_RCC_OscConfig+0x530>
 80099de:	e05e      	b.n	8009a9e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80099e0:	4b31      	ldr	r3, [pc, #196]	@ (8009aa8 <HAL_RCC_OscConfig+0x618>)
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	4a30      	ldr	r2, [pc, #192]	@ (8009aa8 <HAL_RCC_OscConfig+0x618>)
 80099e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80099ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80099ec:	f7fa fb84 	bl	80040f8 <HAL_GetTick>
 80099f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80099f2:	e008      	b.n	8009a06 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80099f4:	f7fa fb80 	bl	80040f8 <HAL_GetTick>
 80099f8:	4602      	mov	r2, r0
 80099fa:	693b      	ldr	r3, [r7, #16]
 80099fc:	1ad3      	subs	r3, r2, r3
 80099fe:	2b02      	cmp	r3, #2
 8009a00:	d901      	bls.n	8009a06 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8009a02:	2303      	movs	r3, #3
 8009a04:	e04c      	b.n	8009aa0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009a06:	4b28      	ldr	r3, [pc, #160]	@ (8009aa8 <HAL_RCC_OscConfig+0x618>)
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d1f0      	bne.n	80099f4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8009a12:	4b25      	ldr	r3, [pc, #148]	@ (8009aa8 <HAL_RCC_OscConfig+0x618>)
 8009a14:	68da      	ldr	r2, [r3, #12]
 8009a16:	4924      	ldr	r1, [pc, #144]	@ (8009aa8 <HAL_RCC_OscConfig+0x618>)
 8009a18:	4b25      	ldr	r3, [pc, #148]	@ (8009ab0 <HAL_RCC_OscConfig+0x620>)
 8009a1a:	4013      	ands	r3, r2
 8009a1c:	60cb      	str	r3, [r1, #12]
 8009a1e:	e03e      	b.n	8009a9e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	69db      	ldr	r3, [r3, #28]
 8009a24:	2b01      	cmp	r3, #1
 8009a26:	d101      	bne.n	8009a2c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8009a28:	2301      	movs	r3, #1
 8009a2a:	e039      	b.n	8009aa0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8009a2c:	4b1e      	ldr	r3, [pc, #120]	@ (8009aa8 <HAL_RCC_OscConfig+0x618>)
 8009a2e:	68db      	ldr	r3, [r3, #12]
 8009a30:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009a32:	697b      	ldr	r3, [r7, #20]
 8009a34:	f003 0203 	and.w	r2, r3, #3
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	6a1b      	ldr	r3, [r3, #32]
 8009a3c:	429a      	cmp	r2, r3
 8009a3e:	d12c      	bne.n	8009a9a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009a40:	697b      	ldr	r3, [r7, #20]
 8009a42:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a4a:	3b01      	subs	r3, #1
 8009a4c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009a4e:	429a      	cmp	r2, r3
 8009a50:	d123      	bne.n	8009a9a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8009a52:	697b      	ldr	r3, [r7, #20]
 8009a54:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a5c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009a5e:	429a      	cmp	r2, r3
 8009a60:	d11b      	bne.n	8009a9a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009a62:	697b      	ldr	r3, [r7, #20]
 8009a64:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a6c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8009a6e:	429a      	cmp	r2, r3
 8009a70:	d113      	bne.n	8009a9a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009a72:	697b      	ldr	r3, [r7, #20]
 8009a74:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a7c:	085b      	lsrs	r3, r3, #1
 8009a7e:	3b01      	subs	r3, #1
 8009a80:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009a82:	429a      	cmp	r2, r3
 8009a84:	d109      	bne.n	8009a9a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8009a86:	697b      	ldr	r3, [r7, #20]
 8009a88:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009a90:	085b      	lsrs	r3, r3, #1
 8009a92:	3b01      	subs	r3, #1
 8009a94:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009a96:	429a      	cmp	r2, r3
 8009a98:	d001      	beq.n	8009a9e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8009a9a:	2301      	movs	r3, #1
 8009a9c:	e000      	b.n	8009aa0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8009a9e:	2300      	movs	r3, #0
}
 8009aa0:	4618      	mov	r0, r3
 8009aa2:	3720      	adds	r7, #32
 8009aa4:	46bd      	mov	sp, r7
 8009aa6:	bd80      	pop	{r7, pc}
 8009aa8:	40021000 	.word	0x40021000
 8009aac:	019f800c 	.word	0x019f800c
 8009ab0:	feeefffc 	.word	0xfeeefffc

08009ab4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009ab4:	b580      	push	{r7, lr}
 8009ab6:	b086      	sub	sp, #24
 8009ab8:	af00      	add	r7, sp, #0
 8009aba:	6078      	str	r0, [r7, #4]
 8009abc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8009abe:	2300      	movs	r3, #0
 8009ac0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d101      	bne.n	8009acc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8009ac8:	2301      	movs	r3, #1
 8009aca:	e11e      	b.n	8009d0a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009acc:	4b91      	ldr	r3, [pc, #580]	@ (8009d14 <HAL_RCC_ClockConfig+0x260>)
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	f003 030f 	and.w	r3, r3, #15
 8009ad4:	683a      	ldr	r2, [r7, #0]
 8009ad6:	429a      	cmp	r2, r3
 8009ad8:	d910      	bls.n	8009afc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009ada:	4b8e      	ldr	r3, [pc, #568]	@ (8009d14 <HAL_RCC_ClockConfig+0x260>)
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	f023 020f 	bic.w	r2, r3, #15
 8009ae2:	498c      	ldr	r1, [pc, #560]	@ (8009d14 <HAL_RCC_ClockConfig+0x260>)
 8009ae4:	683b      	ldr	r3, [r7, #0]
 8009ae6:	4313      	orrs	r3, r2
 8009ae8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009aea:	4b8a      	ldr	r3, [pc, #552]	@ (8009d14 <HAL_RCC_ClockConfig+0x260>)
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	f003 030f 	and.w	r3, r3, #15
 8009af2:	683a      	ldr	r2, [r7, #0]
 8009af4:	429a      	cmp	r2, r3
 8009af6:	d001      	beq.n	8009afc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8009af8:	2301      	movs	r3, #1
 8009afa:	e106      	b.n	8009d0a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	f003 0301 	and.w	r3, r3, #1
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d073      	beq.n	8009bf0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	685b      	ldr	r3, [r3, #4]
 8009b0c:	2b03      	cmp	r3, #3
 8009b0e:	d129      	bne.n	8009b64 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009b10:	4b81      	ldr	r3, [pc, #516]	@ (8009d18 <HAL_RCC_ClockConfig+0x264>)
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d101      	bne.n	8009b20 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8009b1c:	2301      	movs	r3, #1
 8009b1e:	e0f4      	b.n	8009d0a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8009b20:	f000 f99e 	bl	8009e60 <RCC_GetSysClockFreqFromPLLSource>
 8009b24:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8009b26:	693b      	ldr	r3, [r7, #16]
 8009b28:	4a7c      	ldr	r2, [pc, #496]	@ (8009d1c <HAL_RCC_ClockConfig+0x268>)
 8009b2a:	4293      	cmp	r3, r2
 8009b2c:	d93f      	bls.n	8009bae <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8009b2e:	4b7a      	ldr	r3, [pc, #488]	@ (8009d18 <HAL_RCC_ClockConfig+0x264>)
 8009b30:	689b      	ldr	r3, [r3, #8]
 8009b32:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d009      	beq.n	8009b4e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d033      	beq.n	8009bae <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d12f      	bne.n	8009bae <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8009b4e:	4b72      	ldr	r3, [pc, #456]	@ (8009d18 <HAL_RCC_ClockConfig+0x264>)
 8009b50:	689b      	ldr	r3, [r3, #8]
 8009b52:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009b56:	4a70      	ldr	r2, [pc, #448]	@ (8009d18 <HAL_RCC_ClockConfig+0x264>)
 8009b58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009b5c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8009b5e:	2380      	movs	r3, #128	@ 0x80
 8009b60:	617b      	str	r3, [r7, #20]
 8009b62:	e024      	b.n	8009bae <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	685b      	ldr	r3, [r3, #4]
 8009b68:	2b02      	cmp	r3, #2
 8009b6a:	d107      	bne.n	8009b7c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009b6c:	4b6a      	ldr	r3, [pc, #424]	@ (8009d18 <HAL_RCC_ClockConfig+0x264>)
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d109      	bne.n	8009b8c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009b78:	2301      	movs	r3, #1
 8009b7a:	e0c6      	b.n	8009d0a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009b7c:	4b66      	ldr	r3, [pc, #408]	@ (8009d18 <HAL_RCC_ClockConfig+0x264>)
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d101      	bne.n	8009b8c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009b88:	2301      	movs	r3, #1
 8009b8a:	e0be      	b.n	8009d0a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8009b8c:	f000 f8ce 	bl	8009d2c <HAL_RCC_GetSysClockFreq>
 8009b90:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8009b92:	693b      	ldr	r3, [r7, #16]
 8009b94:	4a61      	ldr	r2, [pc, #388]	@ (8009d1c <HAL_RCC_ClockConfig+0x268>)
 8009b96:	4293      	cmp	r3, r2
 8009b98:	d909      	bls.n	8009bae <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8009b9a:	4b5f      	ldr	r3, [pc, #380]	@ (8009d18 <HAL_RCC_ClockConfig+0x264>)
 8009b9c:	689b      	ldr	r3, [r3, #8]
 8009b9e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009ba2:	4a5d      	ldr	r2, [pc, #372]	@ (8009d18 <HAL_RCC_ClockConfig+0x264>)
 8009ba4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009ba8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8009baa:	2380      	movs	r3, #128	@ 0x80
 8009bac:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8009bae:	4b5a      	ldr	r3, [pc, #360]	@ (8009d18 <HAL_RCC_ClockConfig+0x264>)
 8009bb0:	689b      	ldr	r3, [r3, #8]
 8009bb2:	f023 0203 	bic.w	r2, r3, #3
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	685b      	ldr	r3, [r3, #4]
 8009bba:	4957      	ldr	r1, [pc, #348]	@ (8009d18 <HAL_RCC_ClockConfig+0x264>)
 8009bbc:	4313      	orrs	r3, r2
 8009bbe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009bc0:	f7fa fa9a 	bl	80040f8 <HAL_GetTick>
 8009bc4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009bc6:	e00a      	b.n	8009bde <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009bc8:	f7fa fa96 	bl	80040f8 <HAL_GetTick>
 8009bcc:	4602      	mov	r2, r0
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	1ad3      	subs	r3, r2, r3
 8009bd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009bd6:	4293      	cmp	r3, r2
 8009bd8:	d901      	bls.n	8009bde <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8009bda:	2303      	movs	r3, #3
 8009bdc:	e095      	b.n	8009d0a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009bde:	4b4e      	ldr	r3, [pc, #312]	@ (8009d18 <HAL_RCC_ClockConfig+0x264>)
 8009be0:	689b      	ldr	r3, [r3, #8]
 8009be2:	f003 020c 	and.w	r2, r3, #12
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	685b      	ldr	r3, [r3, #4]
 8009bea:	009b      	lsls	r3, r3, #2
 8009bec:	429a      	cmp	r2, r3
 8009bee:	d1eb      	bne.n	8009bc8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	f003 0302 	and.w	r3, r3, #2
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d023      	beq.n	8009c44 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	f003 0304 	and.w	r3, r3, #4
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d005      	beq.n	8009c14 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009c08:	4b43      	ldr	r3, [pc, #268]	@ (8009d18 <HAL_RCC_ClockConfig+0x264>)
 8009c0a:	689b      	ldr	r3, [r3, #8]
 8009c0c:	4a42      	ldr	r2, [pc, #264]	@ (8009d18 <HAL_RCC_ClockConfig+0x264>)
 8009c0e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8009c12:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	f003 0308 	and.w	r3, r3, #8
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d007      	beq.n	8009c30 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8009c20:	4b3d      	ldr	r3, [pc, #244]	@ (8009d18 <HAL_RCC_ClockConfig+0x264>)
 8009c22:	689b      	ldr	r3, [r3, #8]
 8009c24:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009c28:	4a3b      	ldr	r2, [pc, #236]	@ (8009d18 <HAL_RCC_ClockConfig+0x264>)
 8009c2a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8009c2e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009c30:	4b39      	ldr	r3, [pc, #228]	@ (8009d18 <HAL_RCC_ClockConfig+0x264>)
 8009c32:	689b      	ldr	r3, [r3, #8]
 8009c34:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	689b      	ldr	r3, [r3, #8]
 8009c3c:	4936      	ldr	r1, [pc, #216]	@ (8009d18 <HAL_RCC_ClockConfig+0x264>)
 8009c3e:	4313      	orrs	r3, r2
 8009c40:	608b      	str	r3, [r1, #8]
 8009c42:	e008      	b.n	8009c56 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8009c44:	697b      	ldr	r3, [r7, #20]
 8009c46:	2b80      	cmp	r3, #128	@ 0x80
 8009c48:	d105      	bne.n	8009c56 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8009c4a:	4b33      	ldr	r3, [pc, #204]	@ (8009d18 <HAL_RCC_ClockConfig+0x264>)
 8009c4c:	689b      	ldr	r3, [r3, #8]
 8009c4e:	4a32      	ldr	r2, [pc, #200]	@ (8009d18 <HAL_RCC_ClockConfig+0x264>)
 8009c50:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009c54:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009c56:	4b2f      	ldr	r3, [pc, #188]	@ (8009d14 <HAL_RCC_ClockConfig+0x260>)
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	f003 030f 	and.w	r3, r3, #15
 8009c5e:	683a      	ldr	r2, [r7, #0]
 8009c60:	429a      	cmp	r2, r3
 8009c62:	d21d      	bcs.n	8009ca0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009c64:	4b2b      	ldr	r3, [pc, #172]	@ (8009d14 <HAL_RCC_ClockConfig+0x260>)
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	f023 020f 	bic.w	r2, r3, #15
 8009c6c:	4929      	ldr	r1, [pc, #164]	@ (8009d14 <HAL_RCC_ClockConfig+0x260>)
 8009c6e:	683b      	ldr	r3, [r7, #0]
 8009c70:	4313      	orrs	r3, r2
 8009c72:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8009c74:	f7fa fa40 	bl	80040f8 <HAL_GetTick>
 8009c78:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009c7a:	e00a      	b.n	8009c92 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009c7c:	f7fa fa3c 	bl	80040f8 <HAL_GetTick>
 8009c80:	4602      	mov	r2, r0
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	1ad3      	subs	r3, r2, r3
 8009c86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009c8a:	4293      	cmp	r3, r2
 8009c8c:	d901      	bls.n	8009c92 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8009c8e:	2303      	movs	r3, #3
 8009c90:	e03b      	b.n	8009d0a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009c92:	4b20      	ldr	r3, [pc, #128]	@ (8009d14 <HAL_RCC_ClockConfig+0x260>)
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	f003 030f 	and.w	r3, r3, #15
 8009c9a:	683a      	ldr	r2, [r7, #0]
 8009c9c:	429a      	cmp	r2, r3
 8009c9e:	d1ed      	bne.n	8009c7c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	f003 0304 	and.w	r3, r3, #4
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d008      	beq.n	8009cbe <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009cac:	4b1a      	ldr	r3, [pc, #104]	@ (8009d18 <HAL_RCC_ClockConfig+0x264>)
 8009cae:	689b      	ldr	r3, [r3, #8]
 8009cb0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	68db      	ldr	r3, [r3, #12]
 8009cb8:	4917      	ldr	r1, [pc, #92]	@ (8009d18 <HAL_RCC_ClockConfig+0x264>)
 8009cba:	4313      	orrs	r3, r2
 8009cbc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	f003 0308 	and.w	r3, r3, #8
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d009      	beq.n	8009cde <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009cca:	4b13      	ldr	r3, [pc, #76]	@ (8009d18 <HAL_RCC_ClockConfig+0x264>)
 8009ccc:	689b      	ldr	r3, [r3, #8]
 8009cce:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	691b      	ldr	r3, [r3, #16]
 8009cd6:	00db      	lsls	r3, r3, #3
 8009cd8:	490f      	ldr	r1, [pc, #60]	@ (8009d18 <HAL_RCC_ClockConfig+0x264>)
 8009cda:	4313      	orrs	r3, r2
 8009cdc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009cde:	f000 f825 	bl	8009d2c <HAL_RCC_GetSysClockFreq>
 8009ce2:	4602      	mov	r2, r0
 8009ce4:	4b0c      	ldr	r3, [pc, #48]	@ (8009d18 <HAL_RCC_ClockConfig+0x264>)
 8009ce6:	689b      	ldr	r3, [r3, #8]
 8009ce8:	091b      	lsrs	r3, r3, #4
 8009cea:	f003 030f 	and.w	r3, r3, #15
 8009cee:	490c      	ldr	r1, [pc, #48]	@ (8009d20 <HAL_RCC_ClockConfig+0x26c>)
 8009cf0:	5ccb      	ldrb	r3, [r1, r3]
 8009cf2:	f003 031f 	and.w	r3, r3, #31
 8009cf6:	fa22 f303 	lsr.w	r3, r2, r3
 8009cfa:	4a0a      	ldr	r2, [pc, #40]	@ (8009d24 <HAL_RCC_ClockConfig+0x270>)
 8009cfc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8009cfe:	4b0a      	ldr	r3, [pc, #40]	@ (8009d28 <HAL_RCC_ClockConfig+0x274>)
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	4618      	mov	r0, r3
 8009d04:	f7fa f9ac 	bl	8004060 <HAL_InitTick>
 8009d08:	4603      	mov	r3, r0
}
 8009d0a:	4618      	mov	r0, r3
 8009d0c:	3718      	adds	r7, #24
 8009d0e:	46bd      	mov	sp, r7
 8009d10:	bd80      	pop	{r7, pc}
 8009d12:	bf00      	nop
 8009d14:	40022000 	.word	0x40022000
 8009d18:	40021000 	.word	0x40021000
 8009d1c:	04c4b400 	.word	0x04c4b400
 8009d20:	08014950 	.word	0x08014950
 8009d24:	20000004 	.word	0x20000004
 8009d28:	20000008 	.word	0x20000008

08009d2c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009d2c:	b480      	push	{r7}
 8009d2e:	b087      	sub	sp, #28
 8009d30:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8009d32:	4b2c      	ldr	r3, [pc, #176]	@ (8009de4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009d34:	689b      	ldr	r3, [r3, #8]
 8009d36:	f003 030c 	and.w	r3, r3, #12
 8009d3a:	2b04      	cmp	r3, #4
 8009d3c:	d102      	bne.n	8009d44 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8009d3e:	4b2a      	ldr	r3, [pc, #168]	@ (8009de8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8009d40:	613b      	str	r3, [r7, #16]
 8009d42:	e047      	b.n	8009dd4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8009d44:	4b27      	ldr	r3, [pc, #156]	@ (8009de4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009d46:	689b      	ldr	r3, [r3, #8]
 8009d48:	f003 030c 	and.w	r3, r3, #12
 8009d4c:	2b08      	cmp	r3, #8
 8009d4e:	d102      	bne.n	8009d56 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8009d50:	4b26      	ldr	r3, [pc, #152]	@ (8009dec <HAL_RCC_GetSysClockFreq+0xc0>)
 8009d52:	613b      	str	r3, [r7, #16]
 8009d54:	e03e      	b.n	8009dd4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8009d56:	4b23      	ldr	r3, [pc, #140]	@ (8009de4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009d58:	689b      	ldr	r3, [r3, #8]
 8009d5a:	f003 030c 	and.w	r3, r3, #12
 8009d5e:	2b0c      	cmp	r3, #12
 8009d60:	d136      	bne.n	8009dd0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009d62:	4b20      	ldr	r3, [pc, #128]	@ (8009de4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009d64:	68db      	ldr	r3, [r3, #12]
 8009d66:	f003 0303 	and.w	r3, r3, #3
 8009d6a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009d6c:	4b1d      	ldr	r3, [pc, #116]	@ (8009de4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009d6e:	68db      	ldr	r3, [r3, #12]
 8009d70:	091b      	lsrs	r3, r3, #4
 8009d72:	f003 030f 	and.w	r3, r3, #15
 8009d76:	3301      	adds	r3, #1
 8009d78:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	2b03      	cmp	r3, #3
 8009d7e:	d10c      	bne.n	8009d9a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009d80:	4a1a      	ldr	r2, [pc, #104]	@ (8009dec <HAL_RCC_GetSysClockFreq+0xc0>)
 8009d82:	68bb      	ldr	r3, [r7, #8]
 8009d84:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d88:	4a16      	ldr	r2, [pc, #88]	@ (8009de4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009d8a:	68d2      	ldr	r2, [r2, #12]
 8009d8c:	0a12      	lsrs	r2, r2, #8
 8009d8e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009d92:	fb02 f303 	mul.w	r3, r2, r3
 8009d96:	617b      	str	r3, [r7, #20]
      break;
 8009d98:	e00c      	b.n	8009db4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009d9a:	4a13      	ldr	r2, [pc, #76]	@ (8009de8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8009d9c:	68bb      	ldr	r3, [r7, #8]
 8009d9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009da2:	4a10      	ldr	r2, [pc, #64]	@ (8009de4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009da4:	68d2      	ldr	r2, [r2, #12]
 8009da6:	0a12      	lsrs	r2, r2, #8
 8009da8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009dac:	fb02 f303 	mul.w	r3, r2, r3
 8009db0:	617b      	str	r3, [r7, #20]
      break;
 8009db2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009db4:	4b0b      	ldr	r3, [pc, #44]	@ (8009de4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009db6:	68db      	ldr	r3, [r3, #12]
 8009db8:	0e5b      	lsrs	r3, r3, #25
 8009dba:	f003 0303 	and.w	r3, r3, #3
 8009dbe:	3301      	adds	r3, #1
 8009dc0:	005b      	lsls	r3, r3, #1
 8009dc2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8009dc4:	697a      	ldr	r2, [r7, #20]
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8009dcc:	613b      	str	r3, [r7, #16]
 8009dce:	e001      	b.n	8009dd4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8009dd0:	2300      	movs	r3, #0
 8009dd2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8009dd4:	693b      	ldr	r3, [r7, #16]
}
 8009dd6:	4618      	mov	r0, r3
 8009dd8:	371c      	adds	r7, #28
 8009dda:	46bd      	mov	sp, r7
 8009ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de0:	4770      	bx	lr
 8009de2:	bf00      	nop
 8009de4:	40021000 	.word	0x40021000
 8009de8:	00f42400 	.word	0x00f42400
 8009dec:	007a1200 	.word	0x007a1200

08009df0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009df0:	b480      	push	{r7}
 8009df2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009df4:	4b03      	ldr	r3, [pc, #12]	@ (8009e04 <HAL_RCC_GetHCLKFreq+0x14>)
 8009df6:	681b      	ldr	r3, [r3, #0]
}
 8009df8:	4618      	mov	r0, r3
 8009dfa:	46bd      	mov	sp, r7
 8009dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e00:	4770      	bx	lr
 8009e02:	bf00      	nop
 8009e04:	20000004 	.word	0x20000004

08009e08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009e08:	b580      	push	{r7, lr}
 8009e0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8009e0c:	f7ff fff0 	bl	8009df0 <HAL_RCC_GetHCLKFreq>
 8009e10:	4602      	mov	r2, r0
 8009e12:	4b06      	ldr	r3, [pc, #24]	@ (8009e2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8009e14:	689b      	ldr	r3, [r3, #8]
 8009e16:	0a1b      	lsrs	r3, r3, #8
 8009e18:	f003 0307 	and.w	r3, r3, #7
 8009e1c:	4904      	ldr	r1, [pc, #16]	@ (8009e30 <HAL_RCC_GetPCLK1Freq+0x28>)
 8009e1e:	5ccb      	ldrb	r3, [r1, r3]
 8009e20:	f003 031f 	and.w	r3, r3, #31
 8009e24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009e28:	4618      	mov	r0, r3
 8009e2a:	bd80      	pop	{r7, pc}
 8009e2c:	40021000 	.word	0x40021000
 8009e30:	08014960 	.word	0x08014960

08009e34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009e34:	b580      	push	{r7, lr}
 8009e36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8009e38:	f7ff ffda 	bl	8009df0 <HAL_RCC_GetHCLKFreq>
 8009e3c:	4602      	mov	r2, r0
 8009e3e:	4b06      	ldr	r3, [pc, #24]	@ (8009e58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009e40:	689b      	ldr	r3, [r3, #8]
 8009e42:	0adb      	lsrs	r3, r3, #11
 8009e44:	f003 0307 	and.w	r3, r3, #7
 8009e48:	4904      	ldr	r1, [pc, #16]	@ (8009e5c <HAL_RCC_GetPCLK2Freq+0x28>)
 8009e4a:	5ccb      	ldrb	r3, [r1, r3]
 8009e4c:	f003 031f 	and.w	r3, r3, #31
 8009e50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009e54:	4618      	mov	r0, r3
 8009e56:	bd80      	pop	{r7, pc}
 8009e58:	40021000 	.word	0x40021000
 8009e5c:	08014960 	.word	0x08014960

08009e60 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8009e60:	b480      	push	{r7}
 8009e62:	b087      	sub	sp, #28
 8009e64:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009e66:	4b1e      	ldr	r3, [pc, #120]	@ (8009ee0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009e68:	68db      	ldr	r3, [r3, #12]
 8009e6a:	f003 0303 	and.w	r3, r3, #3
 8009e6e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009e70:	4b1b      	ldr	r3, [pc, #108]	@ (8009ee0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009e72:	68db      	ldr	r3, [r3, #12]
 8009e74:	091b      	lsrs	r3, r3, #4
 8009e76:	f003 030f 	and.w	r3, r3, #15
 8009e7a:	3301      	adds	r3, #1
 8009e7c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8009e7e:	693b      	ldr	r3, [r7, #16]
 8009e80:	2b03      	cmp	r3, #3
 8009e82:	d10c      	bne.n	8009e9e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009e84:	4a17      	ldr	r2, [pc, #92]	@ (8009ee4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e8c:	4a14      	ldr	r2, [pc, #80]	@ (8009ee0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009e8e:	68d2      	ldr	r2, [r2, #12]
 8009e90:	0a12      	lsrs	r2, r2, #8
 8009e92:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009e96:	fb02 f303 	mul.w	r3, r2, r3
 8009e9a:	617b      	str	r3, [r7, #20]
    break;
 8009e9c:	e00c      	b.n	8009eb8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009e9e:	4a12      	ldr	r2, [pc, #72]	@ (8009ee8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ea6:	4a0e      	ldr	r2, [pc, #56]	@ (8009ee0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009ea8:	68d2      	ldr	r2, [r2, #12]
 8009eaa:	0a12      	lsrs	r2, r2, #8
 8009eac:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009eb0:	fb02 f303 	mul.w	r3, r2, r3
 8009eb4:	617b      	str	r3, [r7, #20]
    break;
 8009eb6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009eb8:	4b09      	ldr	r3, [pc, #36]	@ (8009ee0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009eba:	68db      	ldr	r3, [r3, #12]
 8009ebc:	0e5b      	lsrs	r3, r3, #25
 8009ebe:	f003 0303 	and.w	r3, r3, #3
 8009ec2:	3301      	adds	r3, #1
 8009ec4:	005b      	lsls	r3, r3, #1
 8009ec6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8009ec8:	697a      	ldr	r2, [r7, #20]
 8009eca:	68bb      	ldr	r3, [r7, #8]
 8009ecc:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ed0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8009ed2:	687b      	ldr	r3, [r7, #4]
}
 8009ed4:	4618      	mov	r0, r3
 8009ed6:	371c      	adds	r7, #28
 8009ed8:	46bd      	mov	sp, r7
 8009eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ede:	4770      	bx	lr
 8009ee0:	40021000 	.word	0x40021000
 8009ee4:	007a1200 	.word	0x007a1200
 8009ee8:	00f42400 	.word	0x00f42400

08009eec <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009eec:	b580      	push	{r7, lr}
 8009eee:	b086      	sub	sp, #24
 8009ef0:	af00      	add	r7, sp, #0
 8009ef2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009ef4:	2300      	movs	r3, #0
 8009ef6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009ef8:	2300      	movs	r3, #0
 8009efa:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	f000 8098 	beq.w	800a03a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009f0a:	2300      	movs	r3, #0
 8009f0c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009f0e:	4b43      	ldr	r3, [pc, #268]	@ (800a01c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009f10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d10d      	bne.n	8009f36 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009f1a:	4b40      	ldr	r3, [pc, #256]	@ (800a01c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009f1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f1e:	4a3f      	ldr	r2, [pc, #252]	@ (800a01c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009f20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009f24:	6593      	str	r3, [r2, #88]	@ 0x58
 8009f26:	4b3d      	ldr	r3, [pc, #244]	@ (800a01c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009f28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009f2e:	60bb      	str	r3, [r7, #8]
 8009f30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009f32:	2301      	movs	r3, #1
 8009f34:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009f36:	4b3a      	ldr	r3, [pc, #232]	@ (800a020 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	4a39      	ldr	r2, [pc, #228]	@ (800a020 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009f3c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009f40:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009f42:	f7fa f8d9 	bl	80040f8 <HAL_GetTick>
 8009f46:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009f48:	e009      	b.n	8009f5e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009f4a:	f7fa f8d5 	bl	80040f8 <HAL_GetTick>
 8009f4e:	4602      	mov	r2, r0
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	1ad3      	subs	r3, r2, r3
 8009f54:	2b02      	cmp	r3, #2
 8009f56:	d902      	bls.n	8009f5e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8009f58:	2303      	movs	r3, #3
 8009f5a:	74fb      	strb	r3, [r7, #19]
        break;
 8009f5c:	e005      	b.n	8009f6a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009f5e:	4b30      	ldr	r3, [pc, #192]	@ (800a020 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d0ef      	beq.n	8009f4a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8009f6a:	7cfb      	ldrb	r3, [r7, #19]
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d159      	bne.n	800a024 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009f70:	4b2a      	ldr	r3, [pc, #168]	@ (800a01c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009f72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009f76:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009f7a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8009f7c:	697b      	ldr	r3, [r7, #20]
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d01e      	beq.n	8009fc0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f86:	697a      	ldr	r2, [r7, #20]
 8009f88:	429a      	cmp	r2, r3
 8009f8a:	d019      	beq.n	8009fc0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009f8c:	4b23      	ldr	r3, [pc, #140]	@ (800a01c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009f8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009f92:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009f96:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009f98:	4b20      	ldr	r3, [pc, #128]	@ (800a01c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009f9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009f9e:	4a1f      	ldr	r2, [pc, #124]	@ (800a01c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009fa0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009fa4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009fa8:	4b1c      	ldr	r3, [pc, #112]	@ (800a01c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009faa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009fae:	4a1b      	ldr	r2, [pc, #108]	@ (800a01c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009fb0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009fb4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009fb8:	4a18      	ldr	r2, [pc, #96]	@ (800a01c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009fba:	697b      	ldr	r3, [r7, #20]
 8009fbc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009fc0:	697b      	ldr	r3, [r7, #20]
 8009fc2:	f003 0301 	and.w	r3, r3, #1
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d016      	beq.n	8009ff8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009fca:	f7fa f895 	bl	80040f8 <HAL_GetTick>
 8009fce:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009fd0:	e00b      	b.n	8009fea <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009fd2:	f7fa f891 	bl	80040f8 <HAL_GetTick>
 8009fd6:	4602      	mov	r2, r0
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	1ad3      	subs	r3, r2, r3
 8009fdc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009fe0:	4293      	cmp	r3, r2
 8009fe2:	d902      	bls.n	8009fea <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8009fe4:	2303      	movs	r3, #3
 8009fe6:	74fb      	strb	r3, [r7, #19]
            break;
 8009fe8:	e006      	b.n	8009ff8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009fea:	4b0c      	ldr	r3, [pc, #48]	@ (800a01c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009fec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ff0:	f003 0302 	and.w	r3, r3, #2
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d0ec      	beq.n	8009fd2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8009ff8:	7cfb      	ldrb	r3, [r7, #19]
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d10b      	bne.n	800a016 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009ffe:	4b07      	ldr	r3, [pc, #28]	@ (800a01c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a000:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a004:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a00c:	4903      	ldr	r1, [pc, #12]	@ (800a01c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a00e:	4313      	orrs	r3, r2
 800a010:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800a014:	e008      	b.n	800a028 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a016:	7cfb      	ldrb	r3, [r7, #19]
 800a018:	74bb      	strb	r3, [r7, #18]
 800a01a:	e005      	b.n	800a028 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800a01c:	40021000 	.word	0x40021000
 800a020:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a024:	7cfb      	ldrb	r3, [r7, #19]
 800a026:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a028:	7c7b      	ldrb	r3, [r7, #17]
 800a02a:	2b01      	cmp	r3, #1
 800a02c:	d105      	bne.n	800a03a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a02e:	4ba6      	ldr	r3, [pc, #664]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a030:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a032:	4aa5      	ldr	r2, [pc, #660]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a034:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a038:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	f003 0301 	and.w	r3, r3, #1
 800a042:	2b00      	cmp	r3, #0
 800a044:	d00a      	beq.n	800a05c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a046:	4ba0      	ldr	r3, [pc, #640]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a048:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a04c:	f023 0203 	bic.w	r2, r3, #3
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	685b      	ldr	r3, [r3, #4]
 800a054:	499c      	ldr	r1, [pc, #624]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a056:	4313      	orrs	r3, r2
 800a058:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	f003 0302 	and.w	r3, r3, #2
 800a064:	2b00      	cmp	r3, #0
 800a066:	d00a      	beq.n	800a07e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a068:	4b97      	ldr	r3, [pc, #604]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a06a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a06e:	f023 020c 	bic.w	r2, r3, #12
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	689b      	ldr	r3, [r3, #8]
 800a076:	4994      	ldr	r1, [pc, #592]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a078:	4313      	orrs	r3, r2
 800a07a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	f003 0304 	and.w	r3, r3, #4
 800a086:	2b00      	cmp	r3, #0
 800a088:	d00a      	beq.n	800a0a0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800a08a:	4b8f      	ldr	r3, [pc, #572]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a08c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a090:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	68db      	ldr	r3, [r3, #12]
 800a098:	498b      	ldr	r1, [pc, #556]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a09a:	4313      	orrs	r3, r2
 800a09c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	f003 0308 	and.w	r3, r3, #8
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d00a      	beq.n	800a0c2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800a0ac:	4b86      	ldr	r3, [pc, #536]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a0ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a0b2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	691b      	ldr	r3, [r3, #16]
 800a0ba:	4983      	ldr	r1, [pc, #524]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a0bc:	4313      	orrs	r3, r2
 800a0be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	f003 0320 	and.w	r3, r3, #32
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d00a      	beq.n	800a0e4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a0ce:	4b7e      	ldr	r3, [pc, #504]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a0d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a0d4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	695b      	ldr	r3, [r3, #20]
 800a0dc:	497a      	ldr	r1, [pc, #488]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a0de:	4313      	orrs	r3, r2
 800a0e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d00a      	beq.n	800a106 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a0f0:	4b75      	ldr	r3, [pc, #468]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a0f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a0f6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	699b      	ldr	r3, [r3, #24]
 800a0fe:	4972      	ldr	r1, [pc, #456]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a100:	4313      	orrs	r3, r2
 800a102:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d00a      	beq.n	800a128 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800a112:	4b6d      	ldr	r3, [pc, #436]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a114:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a118:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	69db      	ldr	r3, [r3, #28]
 800a120:	4969      	ldr	r1, [pc, #420]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a122:	4313      	orrs	r3, r2
 800a124:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a130:	2b00      	cmp	r3, #0
 800a132:	d00a      	beq.n	800a14a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800a134:	4b64      	ldr	r3, [pc, #400]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a136:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a13a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	6a1b      	ldr	r3, [r3, #32]
 800a142:	4961      	ldr	r1, [pc, #388]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a144:	4313      	orrs	r3, r2
 800a146:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a152:	2b00      	cmp	r3, #0
 800a154:	d00a      	beq.n	800a16c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a156:	4b5c      	ldr	r3, [pc, #368]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a158:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a15c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a164:	4958      	ldr	r1, [pc, #352]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a166:	4313      	orrs	r3, r2
 800a168:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a174:	2b00      	cmp	r3, #0
 800a176:	d015      	beq.n	800a1a4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a178:	4b53      	ldr	r3, [pc, #332]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a17a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a17e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a186:	4950      	ldr	r1, [pc, #320]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a188:	4313      	orrs	r3, r2
 800a18a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a192:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a196:	d105      	bne.n	800a1a4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a198:	4b4b      	ldr	r3, [pc, #300]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a19a:	68db      	ldr	r3, [r3, #12]
 800a19c:	4a4a      	ldr	r2, [pc, #296]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a19e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a1a2:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d015      	beq.n	800a1dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800a1b0:	4b45      	ldr	r3, [pc, #276]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a1b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a1b6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1be:	4942      	ldr	r1, [pc, #264]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a1c0:	4313      	orrs	r3, r2
 800a1c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1ca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a1ce:	d105      	bne.n	800a1dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a1d0:	4b3d      	ldr	r3, [pc, #244]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a1d2:	68db      	ldr	r3, [r3, #12]
 800a1d4:	4a3c      	ldr	r2, [pc, #240]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a1d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a1da:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d015      	beq.n	800a214 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800a1e8:	4b37      	ldr	r3, [pc, #220]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a1ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a1ee:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a1f6:	4934      	ldr	r1, [pc, #208]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a1f8:	4313      	orrs	r3, r2
 800a1fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a202:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a206:	d105      	bne.n	800a214 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a208:	4b2f      	ldr	r3, [pc, #188]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a20a:	68db      	ldr	r3, [r3, #12]
 800a20c:	4a2e      	ldr	r2, [pc, #184]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a20e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a212:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d015      	beq.n	800a24c <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a220:	4b29      	ldr	r3, [pc, #164]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a222:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a226:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a22e:	4926      	ldr	r1, [pc, #152]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a230:	4313      	orrs	r3, r2
 800a232:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a23a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a23e:	d105      	bne.n	800a24c <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a240:	4b21      	ldr	r3, [pc, #132]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a242:	68db      	ldr	r3, [r3, #12]
 800a244:	4a20      	ldr	r2, [pc, #128]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a246:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a24a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a254:	2b00      	cmp	r3, #0
 800a256:	d015      	beq.n	800a284 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a258:	4b1b      	ldr	r3, [pc, #108]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a25a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a25e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a266:	4918      	ldr	r1, [pc, #96]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a268:	4313      	orrs	r3, r2
 800a26a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a272:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a276:	d105      	bne.n	800a284 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a278:	4b13      	ldr	r3, [pc, #76]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a27a:	68db      	ldr	r3, [r3, #12]
 800a27c:	4a12      	ldr	r2, [pc, #72]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a27e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a282:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	d015      	beq.n	800a2bc <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800a290:	4b0d      	ldr	r3, [pc, #52]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a292:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a296:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a29e:	490a      	ldr	r1, [pc, #40]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a2a0:	4313      	orrs	r3, r2
 800a2a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a2ae:	d105      	bne.n	800a2bc <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800a2b0:	4b05      	ldr	r3, [pc, #20]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a2b2:	68db      	ldr	r3, [r3, #12]
 800a2b4:	4a04      	ldr	r2, [pc, #16]	@ (800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a2b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a2ba:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800a2bc:	7cbb      	ldrb	r3, [r7, #18]
}
 800a2be:	4618      	mov	r0, r3
 800a2c0:	3718      	adds	r7, #24
 800a2c2:	46bd      	mov	sp, r7
 800a2c4:	bd80      	pop	{r7, pc}
 800a2c6:	bf00      	nop
 800a2c8:	40021000 	.word	0x40021000

0800a2cc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a2cc:	b580      	push	{r7, lr}
 800a2ce:	b084      	sub	sp, #16
 800a2d0:	af00      	add	r7, sp, #0
 800a2d2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d101      	bne.n	800a2de <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a2da:	2301      	movs	r3, #1
 800a2dc:	e09d      	b.n	800a41a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d108      	bne.n	800a2f8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	685b      	ldr	r3, [r3, #4]
 800a2ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a2ee:	d009      	beq.n	800a304 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	2200      	movs	r2, #0
 800a2f4:	61da      	str	r2, [r3, #28]
 800a2f6:	e005      	b.n	800a304 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	2200      	movs	r2, #0
 800a2fc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	2200      	movs	r2, #0
 800a302:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	2200      	movs	r2, #0
 800a308:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a310:	b2db      	uxtb	r3, r3
 800a312:	2b00      	cmp	r3, #0
 800a314:	d106      	bne.n	800a324 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	2200      	movs	r2, #0
 800a31a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a31e:	6878      	ldr	r0, [r7, #4]
 800a320:	f7f8 fb40 	bl	80029a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	2202      	movs	r2, #2
 800a328:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	681a      	ldr	r2, [r3, #0]
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a33a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	68db      	ldr	r3, [r3, #12]
 800a340:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a344:	d902      	bls.n	800a34c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800a346:	2300      	movs	r3, #0
 800a348:	60fb      	str	r3, [r7, #12]
 800a34a:	e002      	b.n	800a352 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800a34c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a350:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	68db      	ldr	r3, [r3, #12]
 800a356:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800a35a:	d007      	beq.n	800a36c <HAL_SPI_Init+0xa0>
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	68db      	ldr	r3, [r3, #12]
 800a360:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a364:	d002      	beq.n	800a36c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	2200      	movs	r2, #0
 800a36a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	685b      	ldr	r3, [r3, #4]
 800a370:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	689b      	ldr	r3, [r3, #8]
 800a378:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800a37c:	431a      	orrs	r2, r3
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	691b      	ldr	r3, [r3, #16]
 800a382:	f003 0302 	and.w	r3, r3, #2
 800a386:	431a      	orrs	r2, r3
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	695b      	ldr	r3, [r3, #20]
 800a38c:	f003 0301 	and.w	r3, r3, #1
 800a390:	431a      	orrs	r2, r3
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	699b      	ldr	r3, [r3, #24]
 800a396:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a39a:	431a      	orrs	r2, r3
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	69db      	ldr	r3, [r3, #28]
 800a3a0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a3a4:	431a      	orrs	r2, r3
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	6a1b      	ldr	r3, [r3, #32]
 800a3aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a3ae:	ea42 0103 	orr.w	r1, r2, r3
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3b6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	430a      	orrs	r2, r1
 800a3c0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	699b      	ldr	r3, [r3, #24]
 800a3c6:	0c1b      	lsrs	r3, r3, #16
 800a3c8:	f003 0204 	and.w	r2, r3, #4
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3d0:	f003 0310 	and.w	r3, r3, #16
 800a3d4:	431a      	orrs	r2, r3
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a3da:	f003 0308 	and.w	r3, r3, #8
 800a3de:	431a      	orrs	r2, r3
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	68db      	ldr	r3, [r3, #12]
 800a3e4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800a3e8:	ea42 0103 	orr.w	r1, r2, r3
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	430a      	orrs	r2, r1
 800a3f8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	69da      	ldr	r2, [r3, #28]
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a408:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	2200      	movs	r2, #0
 800a40e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	2201      	movs	r2, #1
 800a414:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800a418:	2300      	movs	r3, #0
}
 800a41a:	4618      	mov	r0, r3
 800a41c:	3710      	adds	r7, #16
 800a41e:	46bd      	mov	sp, r7
 800a420:	bd80      	pop	{r7, pc}

0800a422 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a422:	b580      	push	{r7, lr}
 800a424:	b082      	sub	sp, #8
 800a426:	af00      	add	r7, sp, #0
 800a428:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d101      	bne.n	800a434 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a430:	2301      	movs	r3, #1
 800a432:	e042      	b.n	800a4ba <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d106      	bne.n	800a44c <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	2200      	movs	r2, #0
 800a442:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a446:	6878      	ldr	r0, [r7, #4]
 800a448:	f7f8 fb0c 	bl	8002a64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	2224      	movs	r2, #36	@ 0x24
 800a450:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	681a      	ldr	r2, [r3, #0]
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	f022 0201 	bic.w	r2, r2, #1
 800a462:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d002      	beq.n	800a472 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a46c:	6878      	ldr	r0, [r7, #4]
 800a46e:	f000 fee9 	bl	800b244 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a472:	6878      	ldr	r0, [r7, #4]
 800a474:	f000 fc1a 	bl	800acac <UART_SetConfig>
 800a478:	4603      	mov	r3, r0
 800a47a:	2b01      	cmp	r3, #1
 800a47c:	d101      	bne.n	800a482 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a47e:	2301      	movs	r3, #1
 800a480:	e01b      	b.n	800a4ba <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	685a      	ldr	r2, [r3, #4]
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a490:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	689a      	ldr	r2, [r3, #8]
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a4a0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	681a      	ldr	r2, [r3, #0]
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	f042 0201 	orr.w	r2, r2, #1
 800a4b0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a4b2:	6878      	ldr	r0, [r7, #4]
 800a4b4:	f000 ff68 	bl	800b388 <UART_CheckIdleState>
 800a4b8:	4603      	mov	r3, r0
}
 800a4ba:	4618      	mov	r0, r3
 800a4bc:	3708      	adds	r7, #8
 800a4be:	46bd      	mov	sp, r7
 800a4c0:	bd80      	pop	{r7, pc}
	...

0800a4c4 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800a4c4:	b580      	push	{r7, lr}
 800a4c6:	b08a      	sub	sp, #40	@ 0x28
 800a4c8:	af00      	add	r7, sp, #0
 800a4ca:	60f8      	str	r0, [r7, #12]
 800a4cc:	60b9      	str	r1, [r7, #8]
 800a4ce:	4613      	mov	r3, r2
 800a4d0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a4d8:	2b20      	cmp	r3, #32
 800a4da:	d167      	bne.n	800a5ac <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800a4dc:	68bb      	ldr	r3, [r7, #8]
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d002      	beq.n	800a4e8 <HAL_UART_Transmit_DMA+0x24>
 800a4e2:	88fb      	ldrh	r3, [r7, #6]
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d101      	bne.n	800a4ec <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800a4e8:	2301      	movs	r3, #1
 800a4ea:	e060      	b.n	800a5ae <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800a4ec:	68fb      	ldr	r3, [r7, #12]
 800a4ee:	68ba      	ldr	r2, [r7, #8]
 800a4f0:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	88fa      	ldrh	r2, [r7, #6]
 800a4f6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	88fa      	ldrh	r2, [r7, #6]
 800a4fe:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	2200      	movs	r2, #0
 800a506:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	2221      	movs	r2, #33	@ 0x21
 800a50e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a516:	2b00      	cmp	r3, #0
 800a518:	d028      	beq.n	800a56c <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a51e:	4a26      	ldr	r2, [pc, #152]	@ (800a5b8 <HAL_UART_Transmit_DMA+0xf4>)
 800a520:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a526:	4a25      	ldr	r2, [pc, #148]	@ (800a5bc <HAL_UART_Transmit_DMA+0xf8>)
 800a528:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a52e:	4a24      	ldr	r2, [pc, #144]	@ (800a5c0 <HAL_UART_Transmit_DMA+0xfc>)
 800a530:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a536:	2200      	movs	r2, #0
 800a538:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a542:	4619      	mov	r1, r3
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	3328      	adds	r3, #40	@ 0x28
 800a54a:	461a      	mov	r2, r3
 800a54c:	88fb      	ldrh	r3, [r7, #6]
 800a54e:	f7fb fe5f 	bl	8006210 <HAL_DMA_Start_IT>
 800a552:	4603      	mov	r3, r0
 800a554:	2b00      	cmp	r3, #0
 800a556:	d009      	beq.n	800a56c <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	2210      	movs	r2, #16
 800a55c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	2220      	movs	r2, #32
 800a564:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800a568:	2301      	movs	r3, #1
 800a56a:	e020      	b.n	800a5ae <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	2240      	movs	r2, #64	@ 0x40
 800a572:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a574:	68fb      	ldr	r3, [r7, #12]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	3308      	adds	r3, #8
 800a57a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a57c:	697b      	ldr	r3, [r7, #20]
 800a57e:	e853 3f00 	ldrex	r3, [r3]
 800a582:	613b      	str	r3, [r7, #16]
   return(result);
 800a584:	693b      	ldr	r3, [r7, #16]
 800a586:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a58a:	627b      	str	r3, [r7, #36]	@ 0x24
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	3308      	adds	r3, #8
 800a592:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a594:	623a      	str	r2, [r7, #32]
 800a596:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a598:	69f9      	ldr	r1, [r7, #28]
 800a59a:	6a3a      	ldr	r2, [r7, #32]
 800a59c:	e841 2300 	strex	r3, r2, [r1]
 800a5a0:	61bb      	str	r3, [r7, #24]
   return(result);
 800a5a2:	69bb      	ldr	r3, [r7, #24]
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d1e5      	bne.n	800a574 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800a5a8:	2300      	movs	r3, #0
 800a5aa:	e000      	b.n	800a5ae <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800a5ac:	2302      	movs	r3, #2
  }
}
 800a5ae:	4618      	mov	r0, r3
 800a5b0:	3728      	adds	r7, #40	@ 0x28
 800a5b2:	46bd      	mov	sp, r7
 800a5b4:	bd80      	pop	{r7, pc}
 800a5b6:	bf00      	nop
 800a5b8:	0800b853 	.word	0x0800b853
 800a5bc:	0800b8ed 	.word	0x0800b8ed
 800a5c0:	0800ba73 	.word	0x0800ba73

0800a5c4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a5c4:	b580      	push	{r7, lr}
 800a5c6:	b0ba      	sub	sp, #232	@ 0xe8
 800a5c8:	af00      	add	r7, sp, #0
 800a5ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	69db      	ldr	r3, [r3, #28]
 800a5d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	689b      	ldr	r3, [r3, #8]
 800a5e6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a5ea:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800a5ee:	f640 030f 	movw	r3, #2063	@ 0x80f
 800a5f2:	4013      	ands	r3, r2
 800a5f4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800a5f8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d11b      	bne.n	800a638 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a600:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a604:	f003 0320 	and.w	r3, r3, #32
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d015      	beq.n	800a638 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a60c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a610:	f003 0320 	and.w	r3, r3, #32
 800a614:	2b00      	cmp	r3, #0
 800a616:	d105      	bne.n	800a624 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a618:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a61c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a620:	2b00      	cmp	r3, #0
 800a622:	d009      	beq.n	800a638 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a628:	2b00      	cmp	r3, #0
 800a62a:	f000 8300 	beq.w	800ac2e <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a632:	6878      	ldr	r0, [r7, #4]
 800a634:	4798      	blx	r3
      }
      return;
 800a636:	e2fa      	b.n	800ac2e <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800a638:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	f000 8123 	beq.w	800a888 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800a642:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800a646:	4b8d      	ldr	r3, [pc, #564]	@ (800a87c <HAL_UART_IRQHandler+0x2b8>)
 800a648:	4013      	ands	r3, r2
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d106      	bne.n	800a65c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800a64e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800a652:	4b8b      	ldr	r3, [pc, #556]	@ (800a880 <HAL_UART_IRQHandler+0x2bc>)
 800a654:	4013      	ands	r3, r2
 800a656:	2b00      	cmp	r3, #0
 800a658:	f000 8116 	beq.w	800a888 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a65c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a660:	f003 0301 	and.w	r3, r3, #1
 800a664:	2b00      	cmp	r3, #0
 800a666:	d011      	beq.n	800a68c <HAL_UART_IRQHandler+0xc8>
 800a668:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a66c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a670:	2b00      	cmp	r3, #0
 800a672:	d00b      	beq.n	800a68c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	2201      	movs	r2, #1
 800a67a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a682:	f043 0201 	orr.w	r2, r3, #1
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a68c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a690:	f003 0302 	and.w	r3, r3, #2
 800a694:	2b00      	cmp	r3, #0
 800a696:	d011      	beq.n	800a6bc <HAL_UART_IRQHandler+0xf8>
 800a698:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a69c:	f003 0301 	and.w	r3, r3, #1
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d00b      	beq.n	800a6bc <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	2202      	movs	r2, #2
 800a6aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a6b2:	f043 0204 	orr.w	r2, r3, #4
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a6bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a6c0:	f003 0304 	and.w	r3, r3, #4
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d011      	beq.n	800a6ec <HAL_UART_IRQHandler+0x128>
 800a6c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a6cc:	f003 0301 	and.w	r3, r3, #1
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d00b      	beq.n	800a6ec <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	2204      	movs	r2, #4
 800a6da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a6e2:	f043 0202 	orr.w	r2, r3, #2
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a6ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a6f0:	f003 0308 	and.w	r3, r3, #8
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d017      	beq.n	800a728 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a6f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a6fc:	f003 0320 	and.w	r3, r3, #32
 800a700:	2b00      	cmp	r3, #0
 800a702:	d105      	bne.n	800a710 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800a704:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800a708:	4b5c      	ldr	r3, [pc, #368]	@ (800a87c <HAL_UART_IRQHandler+0x2b8>)
 800a70a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d00b      	beq.n	800a728 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	2208      	movs	r2, #8
 800a716:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a71e:	f043 0208 	orr.w	r2, r3, #8
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a728:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a72c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a730:	2b00      	cmp	r3, #0
 800a732:	d012      	beq.n	800a75a <HAL_UART_IRQHandler+0x196>
 800a734:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a738:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d00c      	beq.n	800a75a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a748:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a750:	f043 0220 	orr.w	r2, r3, #32
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a760:	2b00      	cmp	r3, #0
 800a762:	f000 8266 	beq.w	800ac32 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a766:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a76a:	f003 0320 	and.w	r3, r3, #32
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d013      	beq.n	800a79a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a772:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a776:	f003 0320 	and.w	r3, r3, #32
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d105      	bne.n	800a78a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a77e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a782:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a786:	2b00      	cmp	r3, #0
 800a788:	d007      	beq.n	800a79a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d003      	beq.n	800a79a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a796:	6878      	ldr	r0, [r7, #4]
 800a798:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a7a0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	689b      	ldr	r3, [r3, #8]
 800a7aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a7ae:	2b40      	cmp	r3, #64	@ 0x40
 800a7b0:	d005      	beq.n	800a7be <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a7b2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a7b6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d054      	beq.n	800a868 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a7be:	6878      	ldr	r0, [r7, #4]
 800a7c0:	f000 ffe1 	bl	800b786 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	689b      	ldr	r3, [r3, #8]
 800a7ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a7ce:	2b40      	cmp	r3, #64	@ 0x40
 800a7d0:	d146      	bne.n	800a860 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	3308      	adds	r3, #8
 800a7d8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7dc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a7e0:	e853 3f00 	ldrex	r3, [r3]
 800a7e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800a7e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a7ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a7f0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	3308      	adds	r3, #8
 800a7fa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800a7fe:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800a802:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a806:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800a80a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800a80e:	e841 2300 	strex	r3, r2, [r1]
 800a812:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800a816:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d1d9      	bne.n	800a7d2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a824:	2b00      	cmp	r3, #0
 800a826:	d017      	beq.n	800a858 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a82e:	4a15      	ldr	r2, [pc, #84]	@ (800a884 <HAL_UART_IRQHandler+0x2c0>)
 800a830:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a838:	4618      	mov	r0, r3
 800a83a:	f7fb fdbd 	bl	80063b8 <HAL_DMA_Abort_IT>
 800a83e:	4603      	mov	r3, r0
 800a840:	2b00      	cmp	r3, #0
 800a842:	d019      	beq.n	800a878 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a84a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a84c:	687a      	ldr	r2, [r7, #4]
 800a84e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800a852:	4610      	mov	r0, r2
 800a854:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a856:	e00f      	b.n	800a878 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a858:	6878      	ldr	r0, [r7, #4]
 800a85a:	f000 fa1d 	bl	800ac98 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a85e:	e00b      	b.n	800a878 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a860:	6878      	ldr	r0, [r7, #4]
 800a862:	f000 fa19 	bl	800ac98 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a866:	e007      	b.n	800a878 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a868:	6878      	ldr	r0, [r7, #4]
 800a86a:	f000 fa15 	bl	800ac98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	2200      	movs	r2, #0
 800a872:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800a876:	e1dc      	b.n	800ac32 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a878:	bf00      	nop
    return;
 800a87a:	e1da      	b.n	800ac32 <HAL_UART_IRQHandler+0x66e>
 800a87c:	10000001 	.word	0x10000001
 800a880:	04000120 	.word	0x04000120
 800a884:	0800baf3 	.word	0x0800baf3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a88c:	2b01      	cmp	r3, #1
 800a88e:	f040 8170 	bne.w	800ab72 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a892:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a896:	f003 0310 	and.w	r3, r3, #16
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	f000 8169 	beq.w	800ab72 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a8a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a8a4:	f003 0310 	and.w	r3, r3, #16
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	f000 8162 	beq.w	800ab72 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	2210      	movs	r2, #16
 800a8b4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	689b      	ldr	r3, [r3, #8]
 800a8bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a8c0:	2b40      	cmp	r3, #64	@ 0x40
 800a8c2:	f040 80d8 	bne.w	800aa76 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	685b      	ldr	r3, [r3, #4]
 800a8d0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a8d4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	f000 80af 	beq.w	800aa3c <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a8e4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a8e8:	429a      	cmp	r2, r3
 800a8ea:	f080 80a7 	bcs.w	800aa3c <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a8f4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	f003 0320 	and.w	r3, r3, #32
 800a906:	2b00      	cmp	r3, #0
 800a908:	f040 8087 	bne.w	800aa1a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a914:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a918:	e853 3f00 	ldrex	r3, [r3]
 800a91c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800a920:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a924:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a928:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	461a      	mov	r2, r3
 800a932:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a936:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a93a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a93e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800a942:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a946:	e841 2300 	strex	r3, r2, [r1]
 800a94a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800a94e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a952:	2b00      	cmp	r3, #0
 800a954:	d1da      	bne.n	800a90c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	3308      	adds	r3, #8
 800a95c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a95e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a960:	e853 3f00 	ldrex	r3, [r3]
 800a964:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a966:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a968:	f023 0301 	bic.w	r3, r3, #1
 800a96c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	3308      	adds	r3, #8
 800a976:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a97a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a97e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a980:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a982:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a986:	e841 2300 	strex	r3, r2, [r1]
 800a98a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a98c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d1e1      	bne.n	800a956 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	3308      	adds	r3, #8
 800a998:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a99a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a99c:	e853 3f00 	ldrex	r3, [r3]
 800a9a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a9a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a9a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a9a8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	3308      	adds	r3, #8
 800a9b2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800a9b6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a9b8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9ba:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a9bc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a9be:	e841 2300 	strex	r3, r2, [r1]
 800a9c2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a9c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d1e3      	bne.n	800a992 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	2220      	movs	r2, #32
 800a9ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	2200      	movs	r2, #0
 800a9d6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a9e0:	e853 3f00 	ldrex	r3, [r3]
 800a9e4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a9e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a9e8:	f023 0310 	bic.w	r3, r3, #16
 800a9ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	461a      	mov	r2, r3
 800a9f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a9fa:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a9fc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9fe:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800aa00:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800aa02:	e841 2300 	strex	r3, r2, [r1]
 800aa06:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800aa08:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d1e4      	bne.n	800a9d8 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aa14:	4618      	mov	r0, r3
 800aa16:	f7fb fc76 	bl	8006306 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	2202      	movs	r2, #2
 800aa1e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800aa2c:	b29b      	uxth	r3, r3
 800aa2e:	1ad3      	subs	r3, r2, r3
 800aa30:	b29b      	uxth	r3, r3
 800aa32:	4619      	mov	r1, r3
 800aa34:	6878      	ldr	r0, [r7, #4]
 800aa36:	f7f9 f99b 	bl	8003d70 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800aa3a:	e0fc      	b.n	800ac36 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800aa42:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800aa46:	429a      	cmp	r2, r3
 800aa48:	f040 80f5 	bne.w	800ac36 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	f003 0320 	and.w	r3, r3, #32
 800aa5a:	2b20      	cmp	r3, #32
 800aa5c:	f040 80eb 	bne.w	800ac36 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	2202      	movs	r2, #2
 800aa64:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800aa6c:	4619      	mov	r1, r3
 800aa6e:	6878      	ldr	r0, [r7, #4]
 800aa70:	f7f9 f97e 	bl	8003d70 <HAL_UARTEx_RxEventCallback>
      return;
 800aa74:	e0df      	b.n	800ac36 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800aa82:	b29b      	uxth	r3, r3
 800aa84:	1ad3      	subs	r3, r2, r3
 800aa86:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800aa90:	b29b      	uxth	r3, r3
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	f000 80d1 	beq.w	800ac3a <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800aa98:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	f000 80cc 	beq.w	800ac3a <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aaa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aaaa:	e853 3f00 	ldrex	r3, [r3]
 800aaae:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800aab0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aab2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800aab6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	461a      	mov	r2, r3
 800aac0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800aac4:	647b      	str	r3, [r7, #68]	@ 0x44
 800aac6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aac8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800aaca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800aacc:	e841 2300 	strex	r3, r2, [r1]
 800aad0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800aad2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	d1e4      	bne.n	800aaa2 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	3308      	adds	r3, #8
 800aade:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aae2:	e853 3f00 	ldrex	r3, [r3]
 800aae6:	623b      	str	r3, [r7, #32]
   return(result);
 800aae8:	6a3b      	ldr	r3, [r7, #32]
 800aaea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800aaee:	f023 0301 	bic.w	r3, r3, #1
 800aaf2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	3308      	adds	r3, #8
 800aafc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800ab00:	633a      	str	r2, [r7, #48]	@ 0x30
 800ab02:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab04:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ab06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ab08:	e841 2300 	strex	r3, r2, [r1]
 800ab0c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ab0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d1e1      	bne.n	800aad8 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	2220      	movs	r2, #32
 800ab18:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	2200      	movs	r2, #0
 800ab20:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	2200      	movs	r2, #0
 800ab26:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab2e:	693b      	ldr	r3, [r7, #16]
 800ab30:	e853 3f00 	ldrex	r3, [r3]
 800ab34:	60fb      	str	r3, [r7, #12]
   return(result);
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	f023 0310 	bic.w	r3, r3, #16
 800ab3c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	461a      	mov	r2, r3
 800ab46:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800ab4a:	61fb      	str	r3, [r7, #28]
 800ab4c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab4e:	69b9      	ldr	r1, [r7, #24]
 800ab50:	69fa      	ldr	r2, [r7, #28]
 800ab52:	e841 2300 	strex	r3, r2, [r1]
 800ab56:	617b      	str	r3, [r7, #20]
   return(result);
 800ab58:	697b      	ldr	r3, [r7, #20]
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d1e4      	bne.n	800ab28 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	2202      	movs	r2, #2
 800ab62:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800ab64:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800ab68:	4619      	mov	r1, r3
 800ab6a:	6878      	ldr	r0, [r7, #4]
 800ab6c:	f7f9 f900 	bl	8003d70 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800ab70:	e063      	b.n	800ac3a <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800ab72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ab76:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d00e      	beq.n	800ab9c <HAL_UART_IRQHandler+0x5d8>
 800ab7e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ab82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d008      	beq.n	800ab9c <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800ab92:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800ab94:	6878      	ldr	r0, [r7, #4]
 800ab96:	f000 ffe9 	bl	800bb6c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ab9a:	e051      	b.n	800ac40 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800ab9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aba0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d014      	beq.n	800abd2 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800aba8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800abac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d105      	bne.n	800abc0 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800abb4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800abb8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d008      	beq.n	800abd2 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d03a      	beq.n	800ac3e <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800abcc:	6878      	ldr	r0, [r7, #4]
 800abce:	4798      	blx	r3
    }
    return;
 800abd0:	e035      	b.n	800ac3e <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800abd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800abd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d009      	beq.n	800abf2 <HAL_UART_IRQHandler+0x62e>
 800abde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800abe2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d003      	beq.n	800abf2 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800abea:	6878      	ldr	r0, [r7, #4]
 800abec:	f000 ff93 	bl	800bb16 <UART_EndTransmit_IT>
    return;
 800abf0:	e026      	b.n	800ac40 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800abf2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800abf6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d009      	beq.n	800ac12 <HAL_UART_IRQHandler+0x64e>
 800abfe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ac02:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d003      	beq.n	800ac12 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800ac0a:	6878      	ldr	r0, [r7, #4]
 800ac0c:	f000 ffc2 	bl	800bb94 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ac10:	e016      	b.n	800ac40 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800ac12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac16:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d010      	beq.n	800ac40 <HAL_UART_IRQHandler+0x67c>
 800ac1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	da0c      	bge.n	800ac40 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800ac26:	6878      	ldr	r0, [r7, #4]
 800ac28:	f000 ffaa 	bl	800bb80 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ac2c:	e008      	b.n	800ac40 <HAL_UART_IRQHandler+0x67c>
      return;
 800ac2e:	bf00      	nop
 800ac30:	e006      	b.n	800ac40 <HAL_UART_IRQHandler+0x67c>
    return;
 800ac32:	bf00      	nop
 800ac34:	e004      	b.n	800ac40 <HAL_UART_IRQHandler+0x67c>
      return;
 800ac36:	bf00      	nop
 800ac38:	e002      	b.n	800ac40 <HAL_UART_IRQHandler+0x67c>
      return;
 800ac3a:	bf00      	nop
 800ac3c:	e000      	b.n	800ac40 <HAL_UART_IRQHandler+0x67c>
    return;
 800ac3e:	bf00      	nop
  }
}
 800ac40:	37e8      	adds	r7, #232	@ 0xe8
 800ac42:	46bd      	mov	sp, r7
 800ac44:	bd80      	pop	{r7, pc}
 800ac46:	bf00      	nop

0800ac48 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ac48:	b480      	push	{r7}
 800ac4a:	b083      	sub	sp, #12
 800ac4c:	af00      	add	r7, sp, #0
 800ac4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800ac50:	bf00      	nop
 800ac52:	370c      	adds	r7, #12
 800ac54:	46bd      	mov	sp, r7
 800ac56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac5a:	4770      	bx	lr

0800ac5c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800ac5c:	b480      	push	{r7}
 800ac5e:	b083      	sub	sp, #12
 800ac60:	af00      	add	r7, sp, #0
 800ac62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800ac64:	bf00      	nop
 800ac66:	370c      	adds	r7, #12
 800ac68:	46bd      	mov	sp, r7
 800ac6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac6e:	4770      	bx	lr

0800ac70 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800ac70:	b480      	push	{r7}
 800ac72:	b083      	sub	sp, #12
 800ac74:	af00      	add	r7, sp, #0
 800ac76:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800ac78:	bf00      	nop
 800ac7a:	370c      	adds	r7, #12
 800ac7c:	46bd      	mov	sp, r7
 800ac7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac82:	4770      	bx	lr

0800ac84 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800ac84:	b480      	push	{r7}
 800ac86:	b083      	sub	sp, #12
 800ac88:	af00      	add	r7, sp, #0
 800ac8a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800ac8c:	bf00      	nop
 800ac8e:	370c      	adds	r7, #12
 800ac90:	46bd      	mov	sp, r7
 800ac92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac96:	4770      	bx	lr

0800ac98 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ac98:	b480      	push	{r7}
 800ac9a:	b083      	sub	sp, #12
 800ac9c:	af00      	add	r7, sp, #0
 800ac9e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800aca0:	bf00      	nop
 800aca2:	370c      	adds	r7, #12
 800aca4:	46bd      	mov	sp, r7
 800aca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acaa:	4770      	bx	lr

0800acac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800acac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800acb0:	b08c      	sub	sp, #48	@ 0x30
 800acb2:	af00      	add	r7, sp, #0
 800acb4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800acb6:	2300      	movs	r3, #0
 800acb8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800acbc:	697b      	ldr	r3, [r7, #20]
 800acbe:	689a      	ldr	r2, [r3, #8]
 800acc0:	697b      	ldr	r3, [r7, #20]
 800acc2:	691b      	ldr	r3, [r3, #16]
 800acc4:	431a      	orrs	r2, r3
 800acc6:	697b      	ldr	r3, [r7, #20]
 800acc8:	695b      	ldr	r3, [r3, #20]
 800acca:	431a      	orrs	r2, r3
 800accc:	697b      	ldr	r3, [r7, #20]
 800acce:	69db      	ldr	r3, [r3, #28]
 800acd0:	4313      	orrs	r3, r2
 800acd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800acd4:	697b      	ldr	r3, [r7, #20]
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	681a      	ldr	r2, [r3, #0]
 800acda:	4bab      	ldr	r3, [pc, #684]	@ (800af88 <UART_SetConfig+0x2dc>)
 800acdc:	4013      	ands	r3, r2
 800acde:	697a      	ldr	r2, [r7, #20]
 800ace0:	6812      	ldr	r2, [r2, #0]
 800ace2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ace4:	430b      	orrs	r3, r1
 800ace6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ace8:	697b      	ldr	r3, [r7, #20]
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	685b      	ldr	r3, [r3, #4]
 800acee:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800acf2:	697b      	ldr	r3, [r7, #20]
 800acf4:	68da      	ldr	r2, [r3, #12]
 800acf6:	697b      	ldr	r3, [r7, #20]
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	430a      	orrs	r2, r1
 800acfc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800acfe:	697b      	ldr	r3, [r7, #20]
 800ad00:	699b      	ldr	r3, [r3, #24]
 800ad02:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ad04:	697b      	ldr	r3, [r7, #20]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	4aa0      	ldr	r2, [pc, #640]	@ (800af8c <UART_SetConfig+0x2e0>)
 800ad0a:	4293      	cmp	r3, r2
 800ad0c:	d004      	beq.n	800ad18 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ad0e:	697b      	ldr	r3, [r7, #20]
 800ad10:	6a1b      	ldr	r3, [r3, #32]
 800ad12:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ad14:	4313      	orrs	r3, r2
 800ad16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ad18:	697b      	ldr	r3, [r7, #20]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	689b      	ldr	r3, [r3, #8]
 800ad1e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800ad22:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800ad26:	697a      	ldr	r2, [r7, #20]
 800ad28:	6812      	ldr	r2, [r2, #0]
 800ad2a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ad2c:	430b      	orrs	r3, r1
 800ad2e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800ad30:	697b      	ldr	r3, [r7, #20]
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad36:	f023 010f 	bic.w	r1, r3, #15
 800ad3a:	697b      	ldr	r3, [r7, #20]
 800ad3c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ad3e:	697b      	ldr	r3, [r7, #20]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	430a      	orrs	r2, r1
 800ad44:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ad46:	697b      	ldr	r3, [r7, #20]
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	4a91      	ldr	r2, [pc, #580]	@ (800af90 <UART_SetConfig+0x2e4>)
 800ad4c:	4293      	cmp	r3, r2
 800ad4e:	d125      	bne.n	800ad9c <UART_SetConfig+0xf0>
 800ad50:	4b90      	ldr	r3, [pc, #576]	@ (800af94 <UART_SetConfig+0x2e8>)
 800ad52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ad56:	f003 0303 	and.w	r3, r3, #3
 800ad5a:	2b03      	cmp	r3, #3
 800ad5c:	d81a      	bhi.n	800ad94 <UART_SetConfig+0xe8>
 800ad5e:	a201      	add	r2, pc, #4	@ (adr r2, 800ad64 <UART_SetConfig+0xb8>)
 800ad60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad64:	0800ad75 	.word	0x0800ad75
 800ad68:	0800ad85 	.word	0x0800ad85
 800ad6c:	0800ad7d 	.word	0x0800ad7d
 800ad70:	0800ad8d 	.word	0x0800ad8d
 800ad74:	2301      	movs	r3, #1
 800ad76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ad7a:	e0d6      	b.n	800af2a <UART_SetConfig+0x27e>
 800ad7c:	2302      	movs	r3, #2
 800ad7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ad82:	e0d2      	b.n	800af2a <UART_SetConfig+0x27e>
 800ad84:	2304      	movs	r3, #4
 800ad86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ad8a:	e0ce      	b.n	800af2a <UART_SetConfig+0x27e>
 800ad8c:	2308      	movs	r3, #8
 800ad8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ad92:	e0ca      	b.n	800af2a <UART_SetConfig+0x27e>
 800ad94:	2310      	movs	r3, #16
 800ad96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ad9a:	e0c6      	b.n	800af2a <UART_SetConfig+0x27e>
 800ad9c:	697b      	ldr	r3, [r7, #20]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	4a7d      	ldr	r2, [pc, #500]	@ (800af98 <UART_SetConfig+0x2ec>)
 800ada2:	4293      	cmp	r3, r2
 800ada4:	d138      	bne.n	800ae18 <UART_SetConfig+0x16c>
 800ada6:	4b7b      	ldr	r3, [pc, #492]	@ (800af94 <UART_SetConfig+0x2e8>)
 800ada8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800adac:	f003 030c 	and.w	r3, r3, #12
 800adb0:	2b0c      	cmp	r3, #12
 800adb2:	d82d      	bhi.n	800ae10 <UART_SetConfig+0x164>
 800adb4:	a201      	add	r2, pc, #4	@ (adr r2, 800adbc <UART_SetConfig+0x110>)
 800adb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800adba:	bf00      	nop
 800adbc:	0800adf1 	.word	0x0800adf1
 800adc0:	0800ae11 	.word	0x0800ae11
 800adc4:	0800ae11 	.word	0x0800ae11
 800adc8:	0800ae11 	.word	0x0800ae11
 800adcc:	0800ae01 	.word	0x0800ae01
 800add0:	0800ae11 	.word	0x0800ae11
 800add4:	0800ae11 	.word	0x0800ae11
 800add8:	0800ae11 	.word	0x0800ae11
 800addc:	0800adf9 	.word	0x0800adf9
 800ade0:	0800ae11 	.word	0x0800ae11
 800ade4:	0800ae11 	.word	0x0800ae11
 800ade8:	0800ae11 	.word	0x0800ae11
 800adec:	0800ae09 	.word	0x0800ae09
 800adf0:	2300      	movs	r3, #0
 800adf2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800adf6:	e098      	b.n	800af2a <UART_SetConfig+0x27e>
 800adf8:	2302      	movs	r3, #2
 800adfa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800adfe:	e094      	b.n	800af2a <UART_SetConfig+0x27e>
 800ae00:	2304      	movs	r3, #4
 800ae02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae06:	e090      	b.n	800af2a <UART_SetConfig+0x27e>
 800ae08:	2308      	movs	r3, #8
 800ae0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae0e:	e08c      	b.n	800af2a <UART_SetConfig+0x27e>
 800ae10:	2310      	movs	r3, #16
 800ae12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae16:	e088      	b.n	800af2a <UART_SetConfig+0x27e>
 800ae18:	697b      	ldr	r3, [r7, #20]
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	4a5f      	ldr	r2, [pc, #380]	@ (800af9c <UART_SetConfig+0x2f0>)
 800ae1e:	4293      	cmp	r3, r2
 800ae20:	d125      	bne.n	800ae6e <UART_SetConfig+0x1c2>
 800ae22:	4b5c      	ldr	r3, [pc, #368]	@ (800af94 <UART_SetConfig+0x2e8>)
 800ae24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ae28:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800ae2c:	2b30      	cmp	r3, #48	@ 0x30
 800ae2e:	d016      	beq.n	800ae5e <UART_SetConfig+0x1b2>
 800ae30:	2b30      	cmp	r3, #48	@ 0x30
 800ae32:	d818      	bhi.n	800ae66 <UART_SetConfig+0x1ba>
 800ae34:	2b20      	cmp	r3, #32
 800ae36:	d00a      	beq.n	800ae4e <UART_SetConfig+0x1a2>
 800ae38:	2b20      	cmp	r3, #32
 800ae3a:	d814      	bhi.n	800ae66 <UART_SetConfig+0x1ba>
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d002      	beq.n	800ae46 <UART_SetConfig+0x19a>
 800ae40:	2b10      	cmp	r3, #16
 800ae42:	d008      	beq.n	800ae56 <UART_SetConfig+0x1aa>
 800ae44:	e00f      	b.n	800ae66 <UART_SetConfig+0x1ba>
 800ae46:	2300      	movs	r3, #0
 800ae48:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae4c:	e06d      	b.n	800af2a <UART_SetConfig+0x27e>
 800ae4e:	2302      	movs	r3, #2
 800ae50:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae54:	e069      	b.n	800af2a <UART_SetConfig+0x27e>
 800ae56:	2304      	movs	r3, #4
 800ae58:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae5c:	e065      	b.n	800af2a <UART_SetConfig+0x27e>
 800ae5e:	2308      	movs	r3, #8
 800ae60:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae64:	e061      	b.n	800af2a <UART_SetConfig+0x27e>
 800ae66:	2310      	movs	r3, #16
 800ae68:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae6c:	e05d      	b.n	800af2a <UART_SetConfig+0x27e>
 800ae6e:	697b      	ldr	r3, [r7, #20]
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	4a4b      	ldr	r2, [pc, #300]	@ (800afa0 <UART_SetConfig+0x2f4>)
 800ae74:	4293      	cmp	r3, r2
 800ae76:	d125      	bne.n	800aec4 <UART_SetConfig+0x218>
 800ae78:	4b46      	ldr	r3, [pc, #280]	@ (800af94 <UART_SetConfig+0x2e8>)
 800ae7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ae7e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800ae82:	2bc0      	cmp	r3, #192	@ 0xc0
 800ae84:	d016      	beq.n	800aeb4 <UART_SetConfig+0x208>
 800ae86:	2bc0      	cmp	r3, #192	@ 0xc0
 800ae88:	d818      	bhi.n	800aebc <UART_SetConfig+0x210>
 800ae8a:	2b80      	cmp	r3, #128	@ 0x80
 800ae8c:	d00a      	beq.n	800aea4 <UART_SetConfig+0x1f8>
 800ae8e:	2b80      	cmp	r3, #128	@ 0x80
 800ae90:	d814      	bhi.n	800aebc <UART_SetConfig+0x210>
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	d002      	beq.n	800ae9c <UART_SetConfig+0x1f0>
 800ae96:	2b40      	cmp	r3, #64	@ 0x40
 800ae98:	d008      	beq.n	800aeac <UART_SetConfig+0x200>
 800ae9a:	e00f      	b.n	800aebc <UART_SetConfig+0x210>
 800ae9c:	2300      	movs	r3, #0
 800ae9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aea2:	e042      	b.n	800af2a <UART_SetConfig+0x27e>
 800aea4:	2302      	movs	r3, #2
 800aea6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aeaa:	e03e      	b.n	800af2a <UART_SetConfig+0x27e>
 800aeac:	2304      	movs	r3, #4
 800aeae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aeb2:	e03a      	b.n	800af2a <UART_SetConfig+0x27e>
 800aeb4:	2308      	movs	r3, #8
 800aeb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aeba:	e036      	b.n	800af2a <UART_SetConfig+0x27e>
 800aebc:	2310      	movs	r3, #16
 800aebe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aec2:	e032      	b.n	800af2a <UART_SetConfig+0x27e>
 800aec4:	697b      	ldr	r3, [r7, #20]
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	4a30      	ldr	r2, [pc, #192]	@ (800af8c <UART_SetConfig+0x2e0>)
 800aeca:	4293      	cmp	r3, r2
 800aecc:	d12a      	bne.n	800af24 <UART_SetConfig+0x278>
 800aece:	4b31      	ldr	r3, [pc, #196]	@ (800af94 <UART_SetConfig+0x2e8>)
 800aed0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aed4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800aed8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800aedc:	d01a      	beq.n	800af14 <UART_SetConfig+0x268>
 800aede:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800aee2:	d81b      	bhi.n	800af1c <UART_SetConfig+0x270>
 800aee4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800aee8:	d00c      	beq.n	800af04 <UART_SetConfig+0x258>
 800aeea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800aeee:	d815      	bhi.n	800af1c <UART_SetConfig+0x270>
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	d003      	beq.n	800aefc <UART_SetConfig+0x250>
 800aef4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800aef8:	d008      	beq.n	800af0c <UART_SetConfig+0x260>
 800aefa:	e00f      	b.n	800af1c <UART_SetConfig+0x270>
 800aefc:	2300      	movs	r3, #0
 800aefe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af02:	e012      	b.n	800af2a <UART_SetConfig+0x27e>
 800af04:	2302      	movs	r3, #2
 800af06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af0a:	e00e      	b.n	800af2a <UART_SetConfig+0x27e>
 800af0c:	2304      	movs	r3, #4
 800af0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af12:	e00a      	b.n	800af2a <UART_SetConfig+0x27e>
 800af14:	2308      	movs	r3, #8
 800af16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af1a:	e006      	b.n	800af2a <UART_SetConfig+0x27e>
 800af1c:	2310      	movs	r3, #16
 800af1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af22:	e002      	b.n	800af2a <UART_SetConfig+0x27e>
 800af24:	2310      	movs	r3, #16
 800af26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800af2a:	697b      	ldr	r3, [r7, #20]
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	4a17      	ldr	r2, [pc, #92]	@ (800af8c <UART_SetConfig+0x2e0>)
 800af30:	4293      	cmp	r3, r2
 800af32:	f040 80a8 	bne.w	800b086 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800af36:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800af3a:	2b08      	cmp	r3, #8
 800af3c:	d834      	bhi.n	800afa8 <UART_SetConfig+0x2fc>
 800af3e:	a201      	add	r2, pc, #4	@ (adr r2, 800af44 <UART_SetConfig+0x298>)
 800af40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af44:	0800af69 	.word	0x0800af69
 800af48:	0800afa9 	.word	0x0800afa9
 800af4c:	0800af71 	.word	0x0800af71
 800af50:	0800afa9 	.word	0x0800afa9
 800af54:	0800af77 	.word	0x0800af77
 800af58:	0800afa9 	.word	0x0800afa9
 800af5c:	0800afa9 	.word	0x0800afa9
 800af60:	0800afa9 	.word	0x0800afa9
 800af64:	0800af7f 	.word	0x0800af7f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800af68:	f7fe ff4e 	bl	8009e08 <HAL_RCC_GetPCLK1Freq>
 800af6c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800af6e:	e021      	b.n	800afb4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800af70:	4b0c      	ldr	r3, [pc, #48]	@ (800afa4 <UART_SetConfig+0x2f8>)
 800af72:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800af74:	e01e      	b.n	800afb4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800af76:	f7fe fed9 	bl	8009d2c <HAL_RCC_GetSysClockFreq>
 800af7a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800af7c:	e01a      	b.n	800afb4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800af7e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800af82:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800af84:	e016      	b.n	800afb4 <UART_SetConfig+0x308>
 800af86:	bf00      	nop
 800af88:	cfff69f3 	.word	0xcfff69f3
 800af8c:	40008000 	.word	0x40008000
 800af90:	40013800 	.word	0x40013800
 800af94:	40021000 	.word	0x40021000
 800af98:	40004400 	.word	0x40004400
 800af9c:	40004800 	.word	0x40004800
 800afa0:	40004c00 	.word	0x40004c00
 800afa4:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800afa8:	2300      	movs	r3, #0
 800afaa:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800afac:	2301      	movs	r3, #1
 800afae:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800afb2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800afb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	f000 812a 	beq.w	800b210 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800afbc:	697b      	ldr	r3, [r7, #20]
 800afbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800afc0:	4a9e      	ldr	r2, [pc, #632]	@ (800b23c <UART_SetConfig+0x590>)
 800afc2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800afc6:	461a      	mov	r2, r3
 800afc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afca:	fbb3 f3f2 	udiv	r3, r3, r2
 800afce:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800afd0:	697b      	ldr	r3, [r7, #20]
 800afd2:	685a      	ldr	r2, [r3, #4]
 800afd4:	4613      	mov	r3, r2
 800afd6:	005b      	lsls	r3, r3, #1
 800afd8:	4413      	add	r3, r2
 800afda:	69ba      	ldr	r2, [r7, #24]
 800afdc:	429a      	cmp	r2, r3
 800afde:	d305      	bcc.n	800afec <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800afe0:	697b      	ldr	r3, [r7, #20]
 800afe2:	685b      	ldr	r3, [r3, #4]
 800afe4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800afe6:	69ba      	ldr	r2, [r7, #24]
 800afe8:	429a      	cmp	r2, r3
 800afea:	d903      	bls.n	800aff4 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800afec:	2301      	movs	r3, #1
 800afee:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800aff2:	e10d      	b.n	800b210 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800aff4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aff6:	2200      	movs	r2, #0
 800aff8:	60bb      	str	r3, [r7, #8]
 800affa:	60fa      	str	r2, [r7, #12]
 800affc:	697b      	ldr	r3, [r7, #20]
 800affe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b000:	4a8e      	ldr	r2, [pc, #568]	@ (800b23c <UART_SetConfig+0x590>)
 800b002:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b006:	b29b      	uxth	r3, r3
 800b008:	2200      	movs	r2, #0
 800b00a:	603b      	str	r3, [r7, #0]
 800b00c:	607a      	str	r2, [r7, #4]
 800b00e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b012:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b016:	f7f5 fdef 	bl	8000bf8 <__aeabi_uldivmod>
 800b01a:	4602      	mov	r2, r0
 800b01c:	460b      	mov	r3, r1
 800b01e:	4610      	mov	r0, r2
 800b020:	4619      	mov	r1, r3
 800b022:	f04f 0200 	mov.w	r2, #0
 800b026:	f04f 0300 	mov.w	r3, #0
 800b02a:	020b      	lsls	r3, r1, #8
 800b02c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b030:	0202      	lsls	r2, r0, #8
 800b032:	6979      	ldr	r1, [r7, #20]
 800b034:	6849      	ldr	r1, [r1, #4]
 800b036:	0849      	lsrs	r1, r1, #1
 800b038:	2000      	movs	r0, #0
 800b03a:	460c      	mov	r4, r1
 800b03c:	4605      	mov	r5, r0
 800b03e:	eb12 0804 	adds.w	r8, r2, r4
 800b042:	eb43 0905 	adc.w	r9, r3, r5
 800b046:	697b      	ldr	r3, [r7, #20]
 800b048:	685b      	ldr	r3, [r3, #4]
 800b04a:	2200      	movs	r2, #0
 800b04c:	469a      	mov	sl, r3
 800b04e:	4693      	mov	fp, r2
 800b050:	4652      	mov	r2, sl
 800b052:	465b      	mov	r3, fp
 800b054:	4640      	mov	r0, r8
 800b056:	4649      	mov	r1, r9
 800b058:	f7f5 fdce 	bl	8000bf8 <__aeabi_uldivmod>
 800b05c:	4602      	mov	r2, r0
 800b05e:	460b      	mov	r3, r1
 800b060:	4613      	mov	r3, r2
 800b062:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b064:	6a3b      	ldr	r3, [r7, #32]
 800b066:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b06a:	d308      	bcc.n	800b07e <UART_SetConfig+0x3d2>
 800b06c:	6a3b      	ldr	r3, [r7, #32]
 800b06e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b072:	d204      	bcs.n	800b07e <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800b074:	697b      	ldr	r3, [r7, #20]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	6a3a      	ldr	r2, [r7, #32]
 800b07a:	60da      	str	r2, [r3, #12]
 800b07c:	e0c8      	b.n	800b210 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800b07e:	2301      	movs	r3, #1
 800b080:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b084:	e0c4      	b.n	800b210 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b086:	697b      	ldr	r3, [r7, #20]
 800b088:	69db      	ldr	r3, [r3, #28]
 800b08a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b08e:	d167      	bne.n	800b160 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800b090:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b094:	2b08      	cmp	r3, #8
 800b096:	d828      	bhi.n	800b0ea <UART_SetConfig+0x43e>
 800b098:	a201      	add	r2, pc, #4	@ (adr r2, 800b0a0 <UART_SetConfig+0x3f4>)
 800b09a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b09e:	bf00      	nop
 800b0a0:	0800b0c5 	.word	0x0800b0c5
 800b0a4:	0800b0cd 	.word	0x0800b0cd
 800b0a8:	0800b0d5 	.word	0x0800b0d5
 800b0ac:	0800b0eb 	.word	0x0800b0eb
 800b0b0:	0800b0db 	.word	0x0800b0db
 800b0b4:	0800b0eb 	.word	0x0800b0eb
 800b0b8:	0800b0eb 	.word	0x0800b0eb
 800b0bc:	0800b0eb 	.word	0x0800b0eb
 800b0c0:	0800b0e3 	.word	0x0800b0e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b0c4:	f7fe fea0 	bl	8009e08 <HAL_RCC_GetPCLK1Freq>
 800b0c8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b0ca:	e014      	b.n	800b0f6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b0cc:	f7fe feb2 	bl	8009e34 <HAL_RCC_GetPCLK2Freq>
 800b0d0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b0d2:	e010      	b.n	800b0f6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b0d4:	4b5a      	ldr	r3, [pc, #360]	@ (800b240 <UART_SetConfig+0x594>)
 800b0d6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b0d8:	e00d      	b.n	800b0f6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b0da:	f7fe fe27 	bl	8009d2c <HAL_RCC_GetSysClockFreq>
 800b0de:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b0e0:	e009      	b.n	800b0f6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b0e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b0e6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b0e8:	e005      	b.n	800b0f6 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800b0ea:	2300      	movs	r3, #0
 800b0ec:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b0ee:	2301      	movs	r3, #1
 800b0f0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b0f4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b0f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	f000 8089 	beq.w	800b210 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b0fe:	697b      	ldr	r3, [r7, #20]
 800b100:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b102:	4a4e      	ldr	r2, [pc, #312]	@ (800b23c <UART_SetConfig+0x590>)
 800b104:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b108:	461a      	mov	r2, r3
 800b10a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b10c:	fbb3 f3f2 	udiv	r3, r3, r2
 800b110:	005a      	lsls	r2, r3, #1
 800b112:	697b      	ldr	r3, [r7, #20]
 800b114:	685b      	ldr	r3, [r3, #4]
 800b116:	085b      	lsrs	r3, r3, #1
 800b118:	441a      	add	r2, r3
 800b11a:	697b      	ldr	r3, [r7, #20]
 800b11c:	685b      	ldr	r3, [r3, #4]
 800b11e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b122:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b124:	6a3b      	ldr	r3, [r7, #32]
 800b126:	2b0f      	cmp	r3, #15
 800b128:	d916      	bls.n	800b158 <UART_SetConfig+0x4ac>
 800b12a:	6a3b      	ldr	r3, [r7, #32]
 800b12c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b130:	d212      	bcs.n	800b158 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b132:	6a3b      	ldr	r3, [r7, #32]
 800b134:	b29b      	uxth	r3, r3
 800b136:	f023 030f 	bic.w	r3, r3, #15
 800b13a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b13c:	6a3b      	ldr	r3, [r7, #32]
 800b13e:	085b      	lsrs	r3, r3, #1
 800b140:	b29b      	uxth	r3, r3
 800b142:	f003 0307 	and.w	r3, r3, #7
 800b146:	b29a      	uxth	r2, r3
 800b148:	8bfb      	ldrh	r3, [r7, #30]
 800b14a:	4313      	orrs	r3, r2
 800b14c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800b14e:	697b      	ldr	r3, [r7, #20]
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	8bfa      	ldrh	r2, [r7, #30]
 800b154:	60da      	str	r2, [r3, #12]
 800b156:	e05b      	b.n	800b210 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800b158:	2301      	movs	r3, #1
 800b15a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b15e:	e057      	b.n	800b210 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b160:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b164:	2b08      	cmp	r3, #8
 800b166:	d828      	bhi.n	800b1ba <UART_SetConfig+0x50e>
 800b168:	a201      	add	r2, pc, #4	@ (adr r2, 800b170 <UART_SetConfig+0x4c4>)
 800b16a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b16e:	bf00      	nop
 800b170:	0800b195 	.word	0x0800b195
 800b174:	0800b19d 	.word	0x0800b19d
 800b178:	0800b1a5 	.word	0x0800b1a5
 800b17c:	0800b1bb 	.word	0x0800b1bb
 800b180:	0800b1ab 	.word	0x0800b1ab
 800b184:	0800b1bb 	.word	0x0800b1bb
 800b188:	0800b1bb 	.word	0x0800b1bb
 800b18c:	0800b1bb 	.word	0x0800b1bb
 800b190:	0800b1b3 	.word	0x0800b1b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b194:	f7fe fe38 	bl	8009e08 <HAL_RCC_GetPCLK1Freq>
 800b198:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b19a:	e014      	b.n	800b1c6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b19c:	f7fe fe4a 	bl	8009e34 <HAL_RCC_GetPCLK2Freq>
 800b1a0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b1a2:	e010      	b.n	800b1c6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b1a4:	4b26      	ldr	r3, [pc, #152]	@ (800b240 <UART_SetConfig+0x594>)
 800b1a6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b1a8:	e00d      	b.n	800b1c6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b1aa:	f7fe fdbf 	bl	8009d2c <HAL_RCC_GetSysClockFreq>
 800b1ae:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b1b0:	e009      	b.n	800b1c6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b1b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b1b6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b1b8:	e005      	b.n	800b1c6 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800b1ba:	2300      	movs	r3, #0
 800b1bc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b1be:	2301      	movs	r3, #1
 800b1c0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b1c4:	bf00      	nop
    }

    if (pclk != 0U)
 800b1c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	d021      	beq.n	800b210 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b1cc:	697b      	ldr	r3, [r7, #20]
 800b1ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1d0:	4a1a      	ldr	r2, [pc, #104]	@ (800b23c <UART_SetConfig+0x590>)
 800b1d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b1d6:	461a      	mov	r2, r3
 800b1d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1da:	fbb3 f2f2 	udiv	r2, r3, r2
 800b1de:	697b      	ldr	r3, [r7, #20]
 800b1e0:	685b      	ldr	r3, [r3, #4]
 800b1e2:	085b      	lsrs	r3, r3, #1
 800b1e4:	441a      	add	r2, r3
 800b1e6:	697b      	ldr	r3, [r7, #20]
 800b1e8:	685b      	ldr	r3, [r3, #4]
 800b1ea:	fbb2 f3f3 	udiv	r3, r2, r3
 800b1ee:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b1f0:	6a3b      	ldr	r3, [r7, #32]
 800b1f2:	2b0f      	cmp	r3, #15
 800b1f4:	d909      	bls.n	800b20a <UART_SetConfig+0x55e>
 800b1f6:	6a3b      	ldr	r3, [r7, #32]
 800b1f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b1fc:	d205      	bcs.n	800b20a <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b1fe:	6a3b      	ldr	r3, [r7, #32]
 800b200:	b29a      	uxth	r2, r3
 800b202:	697b      	ldr	r3, [r7, #20]
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	60da      	str	r2, [r3, #12]
 800b208:	e002      	b.n	800b210 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800b20a:	2301      	movs	r3, #1
 800b20c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b210:	697b      	ldr	r3, [r7, #20]
 800b212:	2201      	movs	r2, #1
 800b214:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800b218:	697b      	ldr	r3, [r7, #20]
 800b21a:	2201      	movs	r2, #1
 800b21c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b220:	697b      	ldr	r3, [r7, #20]
 800b222:	2200      	movs	r2, #0
 800b224:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800b226:	697b      	ldr	r3, [r7, #20]
 800b228:	2200      	movs	r2, #0
 800b22a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800b22c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800b230:	4618      	mov	r0, r3
 800b232:	3730      	adds	r7, #48	@ 0x30
 800b234:	46bd      	mov	sp, r7
 800b236:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b23a:	bf00      	nop
 800b23c:	08014968 	.word	0x08014968
 800b240:	00f42400 	.word	0x00f42400

0800b244 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b244:	b480      	push	{r7}
 800b246:	b083      	sub	sp, #12
 800b248:	af00      	add	r7, sp, #0
 800b24a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b250:	f003 0308 	and.w	r3, r3, #8
 800b254:	2b00      	cmp	r3, #0
 800b256:	d00a      	beq.n	800b26e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	685b      	ldr	r3, [r3, #4]
 800b25e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	430a      	orrs	r2, r1
 800b26c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b272:	f003 0301 	and.w	r3, r3, #1
 800b276:	2b00      	cmp	r3, #0
 800b278:	d00a      	beq.n	800b290 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	685b      	ldr	r3, [r3, #4]
 800b280:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	430a      	orrs	r2, r1
 800b28e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b294:	f003 0302 	and.w	r3, r3, #2
 800b298:	2b00      	cmp	r3, #0
 800b29a:	d00a      	beq.n	800b2b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	685b      	ldr	r3, [r3, #4]
 800b2a2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	430a      	orrs	r2, r1
 800b2b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2b6:	f003 0304 	and.w	r3, r3, #4
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d00a      	beq.n	800b2d4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	681b      	ldr	r3, [r3, #0]
 800b2c2:	685b      	ldr	r3, [r3, #4]
 800b2c4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	430a      	orrs	r2, r1
 800b2d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2d8:	f003 0310 	and.w	r3, r3, #16
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d00a      	beq.n	800b2f6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	689b      	ldr	r3, [r3, #8]
 800b2e6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	430a      	orrs	r2, r1
 800b2f4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2fa:	f003 0320 	and.w	r3, r3, #32
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d00a      	beq.n	800b318 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	689b      	ldr	r3, [r3, #8]
 800b308:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	430a      	orrs	r2, r1
 800b316:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b31c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b320:	2b00      	cmp	r3, #0
 800b322:	d01a      	beq.n	800b35a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	685b      	ldr	r3, [r3, #4]
 800b32a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	430a      	orrs	r2, r1
 800b338:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b33e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b342:	d10a      	bne.n	800b35a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	685b      	ldr	r3, [r3, #4]
 800b34a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	430a      	orrs	r2, r1
 800b358:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b35e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b362:	2b00      	cmp	r3, #0
 800b364:	d00a      	beq.n	800b37c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	685b      	ldr	r3, [r3, #4]
 800b36c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	430a      	orrs	r2, r1
 800b37a:	605a      	str	r2, [r3, #4]
  }
}
 800b37c:	bf00      	nop
 800b37e:	370c      	adds	r7, #12
 800b380:	46bd      	mov	sp, r7
 800b382:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b386:	4770      	bx	lr

0800b388 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b388:	b580      	push	{r7, lr}
 800b38a:	b098      	sub	sp, #96	@ 0x60
 800b38c:	af02      	add	r7, sp, #8
 800b38e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	2200      	movs	r2, #0
 800b394:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b398:	f7f8 feae 	bl	80040f8 <HAL_GetTick>
 800b39c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	f003 0308 	and.w	r3, r3, #8
 800b3a8:	2b08      	cmp	r3, #8
 800b3aa:	d12f      	bne.n	800b40c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b3ac:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b3b0:	9300      	str	r3, [sp, #0]
 800b3b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b3b4:	2200      	movs	r2, #0
 800b3b6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b3ba:	6878      	ldr	r0, [r7, #4]
 800b3bc:	f000 f88e 	bl	800b4dc <UART_WaitOnFlagUntilTimeout>
 800b3c0:	4603      	mov	r3, r0
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d022      	beq.n	800b40c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3ce:	e853 3f00 	ldrex	r3, [r3]
 800b3d2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b3d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b3d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b3da:	653b      	str	r3, [r7, #80]	@ 0x50
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	461a      	mov	r2, r3
 800b3e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b3e4:	647b      	str	r3, [r7, #68]	@ 0x44
 800b3e6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3e8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b3ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b3ec:	e841 2300 	strex	r3, r2, [r1]
 800b3f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b3f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d1e6      	bne.n	800b3c6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	2220      	movs	r2, #32
 800b3fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	2200      	movs	r2, #0
 800b404:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b408:	2303      	movs	r3, #3
 800b40a:	e063      	b.n	800b4d4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	f003 0304 	and.w	r3, r3, #4
 800b416:	2b04      	cmp	r3, #4
 800b418:	d149      	bne.n	800b4ae <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b41a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b41e:	9300      	str	r3, [sp, #0]
 800b420:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b422:	2200      	movs	r2, #0
 800b424:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b428:	6878      	ldr	r0, [r7, #4]
 800b42a:	f000 f857 	bl	800b4dc <UART_WaitOnFlagUntilTimeout>
 800b42e:	4603      	mov	r3, r0
 800b430:	2b00      	cmp	r3, #0
 800b432:	d03c      	beq.n	800b4ae <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b43a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b43c:	e853 3f00 	ldrex	r3, [r3]
 800b440:	623b      	str	r3, [r7, #32]
   return(result);
 800b442:	6a3b      	ldr	r3, [r7, #32]
 800b444:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b448:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	461a      	mov	r2, r3
 800b450:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b452:	633b      	str	r3, [r7, #48]	@ 0x30
 800b454:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b456:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b458:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b45a:	e841 2300 	strex	r3, r2, [r1]
 800b45e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b460:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b462:	2b00      	cmp	r3, #0
 800b464:	d1e6      	bne.n	800b434 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	3308      	adds	r3, #8
 800b46c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b46e:	693b      	ldr	r3, [r7, #16]
 800b470:	e853 3f00 	ldrex	r3, [r3]
 800b474:	60fb      	str	r3, [r7, #12]
   return(result);
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	f023 0301 	bic.w	r3, r3, #1
 800b47c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	3308      	adds	r3, #8
 800b484:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b486:	61fa      	str	r2, [r7, #28]
 800b488:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b48a:	69b9      	ldr	r1, [r7, #24]
 800b48c:	69fa      	ldr	r2, [r7, #28]
 800b48e:	e841 2300 	strex	r3, r2, [r1]
 800b492:	617b      	str	r3, [r7, #20]
   return(result);
 800b494:	697b      	ldr	r3, [r7, #20]
 800b496:	2b00      	cmp	r3, #0
 800b498:	d1e5      	bne.n	800b466 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	2220      	movs	r2, #32
 800b49e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	2200      	movs	r2, #0
 800b4a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b4aa:	2303      	movs	r3, #3
 800b4ac:	e012      	b.n	800b4d4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	2220      	movs	r2, #32
 800b4b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	2220      	movs	r2, #32
 800b4ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	2200      	movs	r2, #0
 800b4c2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	2200      	movs	r2, #0
 800b4c8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	2200      	movs	r2, #0
 800b4ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b4d2:	2300      	movs	r3, #0
}
 800b4d4:	4618      	mov	r0, r3
 800b4d6:	3758      	adds	r7, #88	@ 0x58
 800b4d8:	46bd      	mov	sp, r7
 800b4da:	bd80      	pop	{r7, pc}

0800b4dc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b4dc:	b580      	push	{r7, lr}
 800b4de:	b084      	sub	sp, #16
 800b4e0:	af00      	add	r7, sp, #0
 800b4e2:	60f8      	str	r0, [r7, #12]
 800b4e4:	60b9      	str	r1, [r7, #8]
 800b4e6:	603b      	str	r3, [r7, #0]
 800b4e8:	4613      	mov	r3, r2
 800b4ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b4ec:	e04f      	b.n	800b58e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b4ee:	69bb      	ldr	r3, [r7, #24]
 800b4f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b4f4:	d04b      	beq.n	800b58e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b4f6:	f7f8 fdff 	bl	80040f8 <HAL_GetTick>
 800b4fa:	4602      	mov	r2, r0
 800b4fc:	683b      	ldr	r3, [r7, #0]
 800b4fe:	1ad3      	subs	r3, r2, r3
 800b500:	69ba      	ldr	r2, [r7, #24]
 800b502:	429a      	cmp	r2, r3
 800b504:	d302      	bcc.n	800b50c <UART_WaitOnFlagUntilTimeout+0x30>
 800b506:	69bb      	ldr	r3, [r7, #24]
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d101      	bne.n	800b510 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b50c:	2303      	movs	r3, #3
 800b50e:	e04e      	b.n	800b5ae <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	f003 0304 	and.w	r3, r3, #4
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d037      	beq.n	800b58e <UART_WaitOnFlagUntilTimeout+0xb2>
 800b51e:	68bb      	ldr	r3, [r7, #8]
 800b520:	2b80      	cmp	r3, #128	@ 0x80
 800b522:	d034      	beq.n	800b58e <UART_WaitOnFlagUntilTimeout+0xb2>
 800b524:	68bb      	ldr	r3, [r7, #8]
 800b526:	2b40      	cmp	r3, #64	@ 0x40
 800b528:	d031      	beq.n	800b58e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	69db      	ldr	r3, [r3, #28]
 800b530:	f003 0308 	and.w	r3, r3, #8
 800b534:	2b08      	cmp	r3, #8
 800b536:	d110      	bne.n	800b55a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	2208      	movs	r2, #8
 800b53e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b540:	68f8      	ldr	r0, [r7, #12]
 800b542:	f000 f920 	bl	800b786 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b546:	68fb      	ldr	r3, [r7, #12]
 800b548:	2208      	movs	r2, #8
 800b54a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	2200      	movs	r2, #0
 800b552:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b556:	2301      	movs	r3, #1
 800b558:	e029      	b.n	800b5ae <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	69db      	ldr	r3, [r3, #28]
 800b560:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b564:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b568:	d111      	bne.n	800b58e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b572:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b574:	68f8      	ldr	r0, [r7, #12]
 800b576:	f000 f906 	bl	800b786 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b57a:	68fb      	ldr	r3, [r7, #12]
 800b57c:	2220      	movs	r2, #32
 800b57e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b582:	68fb      	ldr	r3, [r7, #12]
 800b584:	2200      	movs	r2, #0
 800b586:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b58a:	2303      	movs	r3, #3
 800b58c:	e00f      	b.n	800b5ae <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	681b      	ldr	r3, [r3, #0]
 800b592:	69da      	ldr	r2, [r3, #28]
 800b594:	68bb      	ldr	r3, [r7, #8]
 800b596:	4013      	ands	r3, r2
 800b598:	68ba      	ldr	r2, [r7, #8]
 800b59a:	429a      	cmp	r2, r3
 800b59c:	bf0c      	ite	eq
 800b59e:	2301      	moveq	r3, #1
 800b5a0:	2300      	movne	r3, #0
 800b5a2:	b2db      	uxtb	r3, r3
 800b5a4:	461a      	mov	r2, r3
 800b5a6:	79fb      	ldrb	r3, [r7, #7]
 800b5a8:	429a      	cmp	r2, r3
 800b5aa:	d0a0      	beq.n	800b4ee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b5ac:	2300      	movs	r3, #0
}
 800b5ae:	4618      	mov	r0, r3
 800b5b0:	3710      	adds	r7, #16
 800b5b2:	46bd      	mov	sp, r7
 800b5b4:	bd80      	pop	{r7, pc}
	...

0800b5b8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b5b8:	b580      	push	{r7, lr}
 800b5ba:	b096      	sub	sp, #88	@ 0x58
 800b5bc:	af00      	add	r7, sp, #0
 800b5be:	60f8      	str	r0, [r7, #12]
 800b5c0:	60b9      	str	r1, [r7, #8]
 800b5c2:	4613      	mov	r3, r2
 800b5c4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800b5c6:	68fb      	ldr	r3, [r7, #12]
 800b5c8:	68ba      	ldr	r2, [r7, #8]
 800b5ca:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800b5cc:	68fb      	ldr	r3, [r7, #12]
 800b5ce:	88fa      	ldrh	r2, [r7, #6]
 800b5d0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b5d4:	68fb      	ldr	r3, [r7, #12]
 800b5d6:	2200      	movs	r2, #0
 800b5d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	2222      	movs	r2, #34	@ 0x22
 800b5e0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	d02d      	beq.n	800b64a <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800b5ee:	68fb      	ldr	r3, [r7, #12]
 800b5f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b5f4:	4a40      	ldr	r2, [pc, #256]	@ (800b6f8 <UART_Start_Receive_DMA+0x140>)
 800b5f6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b5fe:	4a3f      	ldr	r2, [pc, #252]	@ (800b6fc <UART_Start_Receive_DMA+0x144>)
 800b600:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b608:	4a3d      	ldr	r2, [pc, #244]	@ (800b700 <UART_Start_Receive_DMA+0x148>)
 800b60a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b612:	2200      	movs	r2, #0
 800b614:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800b616:	68fb      	ldr	r3, [r7, #12]
 800b618:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800b61c:	68fb      	ldr	r3, [r7, #12]
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	3324      	adds	r3, #36	@ 0x24
 800b622:	4619      	mov	r1, r3
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b628:	461a      	mov	r2, r3
 800b62a:	88fb      	ldrh	r3, [r7, #6]
 800b62c:	f7fa fdf0 	bl	8006210 <HAL_DMA_Start_IT>
 800b630:	4603      	mov	r3, r0
 800b632:	2b00      	cmp	r3, #0
 800b634:	d009      	beq.n	800b64a <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800b636:	68fb      	ldr	r3, [r7, #12]
 800b638:	2210      	movs	r2, #16
 800b63a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	2220      	movs	r2, #32
 800b642:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800b646:	2301      	movs	r3, #1
 800b648:	e051      	b.n	800b6ee <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800b64a:	68fb      	ldr	r3, [r7, #12]
 800b64c:	691b      	ldr	r3, [r3, #16]
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d018      	beq.n	800b684 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b658:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b65a:	e853 3f00 	ldrex	r3, [r3]
 800b65e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b660:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b662:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b666:	657b      	str	r3, [r7, #84]	@ 0x54
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	461a      	mov	r2, r3
 800b66e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b670:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b672:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b674:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b676:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b678:	e841 2300 	strex	r3, r2, [r1]
 800b67c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800b67e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b680:	2b00      	cmp	r3, #0
 800b682:	d1e6      	bne.n	800b652 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	3308      	adds	r3, #8
 800b68a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b68c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b68e:	e853 3f00 	ldrex	r3, [r3]
 800b692:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b696:	f043 0301 	orr.w	r3, r3, #1
 800b69a:	653b      	str	r3, [r7, #80]	@ 0x50
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	3308      	adds	r3, #8
 800b6a2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b6a4:	637a      	str	r2, [r7, #52]	@ 0x34
 800b6a6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6a8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b6aa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b6ac:	e841 2300 	strex	r3, r2, [r1]
 800b6b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800b6b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d1e5      	bne.n	800b684 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	681b      	ldr	r3, [r3, #0]
 800b6bc:	3308      	adds	r3, #8
 800b6be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6c0:	697b      	ldr	r3, [r7, #20]
 800b6c2:	e853 3f00 	ldrex	r3, [r3]
 800b6c6:	613b      	str	r3, [r7, #16]
   return(result);
 800b6c8:	693b      	ldr	r3, [r7, #16]
 800b6ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b6ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	3308      	adds	r3, #8
 800b6d6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b6d8:	623a      	str	r2, [r7, #32]
 800b6da:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6dc:	69f9      	ldr	r1, [r7, #28]
 800b6de:	6a3a      	ldr	r2, [r7, #32]
 800b6e0:	e841 2300 	strex	r3, r2, [r1]
 800b6e4:	61bb      	str	r3, [r7, #24]
   return(result);
 800b6e6:	69bb      	ldr	r3, [r7, #24]
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d1e5      	bne.n	800b6b8 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800b6ec:	2300      	movs	r3, #0
}
 800b6ee:	4618      	mov	r0, r3
 800b6f0:	3758      	adds	r7, #88	@ 0x58
 800b6f2:	46bd      	mov	sp, r7
 800b6f4:	bd80      	pop	{r7, pc}
 800b6f6:	bf00      	nop
 800b6f8:	0800b909 	.word	0x0800b909
 800b6fc:	0800ba35 	.word	0x0800ba35
 800b700:	0800ba73 	.word	0x0800ba73

0800b704 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b704:	b480      	push	{r7}
 800b706:	b08f      	sub	sp, #60	@ 0x3c
 800b708:	af00      	add	r7, sp, #0
 800b70a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b712:	6a3b      	ldr	r3, [r7, #32]
 800b714:	e853 3f00 	ldrex	r3, [r3]
 800b718:	61fb      	str	r3, [r7, #28]
   return(result);
 800b71a:	69fb      	ldr	r3, [r7, #28]
 800b71c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800b720:	637b      	str	r3, [r7, #52]	@ 0x34
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	461a      	mov	r2, r3
 800b728:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b72a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b72c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b72e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b730:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b732:	e841 2300 	strex	r3, r2, [r1]
 800b736:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b738:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d1e6      	bne.n	800b70c <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	681b      	ldr	r3, [r3, #0]
 800b742:	3308      	adds	r3, #8
 800b744:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	e853 3f00 	ldrex	r3, [r3]
 800b74c:	60bb      	str	r3, [r7, #8]
   return(result);
 800b74e:	68bb      	ldr	r3, [r7, #8]
 800b750:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800b754:	633b      	str	r3, [r7, #48]	@ 0x30
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	3308      	adds	r3, #8
 800b75c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b75e:	61ba      	str	r2, [r7, #24]
 800b760:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b762:	6979      	ldr	r1, [r7, #20]
 800b764:	69ba      	ldr	r2, [r7, #24]
 800b766:	e841 2300 	strex	r3, r2, [r1]
 800b76a:	613b      	str	r3, [r7, #16]
   return(result);
 800b76c:	693b      	ldr	r3, [r7, #16]
 800b76e:	2b00      	cmp	r3, #0
 800b770:	d1e5      	bne.n	800b73e <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	2220      	movs	r2, #32
 800b776:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800b77a:	bf00      	nop
 800b77c:	373c      	adds	r7, #60	@ 0x3c
 800b77e:	46bd      	mov	sp, r7
 800b780:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b784:	4770      	bx	lr

0800b786 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b786:	b480      	push	{r7}
 800b788:	b095      	sub	sp, #84	@ 0x54
 800b78a:	af00      	add	r7, sp, #0
 800b78c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b794:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b796:	e853 3f00 	ldrex	r3, [r3]
 800b79a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b79c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b79e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b7a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	681b      	ldr	r3, [r3, #0]
 800b7a8:	461a      	mov	r2, r3
 800b7aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b7ac:	643b      	str	r3, [r7, #64]	@ 0x40
 800b7ae:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7b0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b7b2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b7b4:	e841 2300 	strex	r3, r2, [r1]
 800b7b8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b7ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	d1e6      	bne.n	800b78e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	3308      	adds	r3, #8
 800b7c6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7c8:	6a3b      	ldr	r3, [r7, #32]
 800b7ca:	e853 3f00 	ldrex	r3, [r3]
 800b7ce:	61fb      	str	r3, [r7, #28]
   return(result);
 800b7d0:	69fb      	ldr	r3, [r7, #28]
 800b7d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b7d6:	f023 0301 	bic.w	r3, r3, #1
 800b7da:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	3308      	adds	r3, #8
 800b7e2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b7e4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b7e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7e8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b7ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b7ec:	e841 2300 	strex	r3, r2, [r1]
 800b7f0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b7f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	d1e3      	bne.n	800b7c0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b7fc:	2b01      	cmp	r3, #1
 800b7fe:	d118      	bne.n	800b832 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	e853 3f00 	ldrex	r3, [r3]
 800b80c:	60bb      	str	r3, [r7, #8]
   return(result);
 800b80e:	68bb      	ldr	r3, [r7, #8]
 800b810:	f023 0310 	bic.w	r3, r3, #16
 800b814:	647b      	str	r3, [r7, #68]	@ 0x44
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	681b      	ldr	r3, [r3, #0]
 800b81a:	461a      	mov	r2, r3
 800b81c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b81e:	61bb      	str	r3, [r7, #24]
 800b820:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b822:	6979      	ldr	r1, [r7, #20]
 800b824:	69ba      	ldr	r2, [r7, #24]
 800b826:	e841 2300 	strex	r3, r2, [r1]
 800b82a:	613b      	str	r3, [r7, #16]
   return(result);
 800b82c:	693b      	ldr	r3, [r7, #16]
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d1e6      	bne.n	800b800 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	2220      	movs	r2, #32
 800b836:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	2200      	movs	r2, #0
 800b83e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	2200      	movs	r2, #0
 800b844:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b846:	bf00      	nop
 800b848:	3754      	adds	r7, #84	@ 0x54
 800b84a:	46bd      	mov	sp, r7
 800b84c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b850:	4770      	bx	lr

0800b852 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b852:	b580      	push	{r7, lr}
 800b854:	b090      	sub	sp, #64	@ 0x40
 800b856:	af00      	add	r7, sp, #0
 800b858:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b85e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	f003 0320 	and.w	r3, r3, #32
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d137      	bne.n	800b8de <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800b86e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b870:	2200      	movs	r2, #0
 800b872:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b876:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	3308      	adds	r3, #8
 800b87c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b87e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b880:	e853 3f00 	ldrex	r3, [r3]
 800b884:	623b      	str	r3, [r7, #32]
   return(result);
 800b886:	6a3b      	ldr	r3, [r7, #32]
 800b888:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b88c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b88e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	3308      	adds	r3, #8
 800b894:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b896:	633a      	str	r2, [r7, #48]	@ 0x30
 800b898:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b89a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b89c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b89e:	e841 2300 	strex	r3, r2, [r1]
 800b8a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b8a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d1e5      	bne.n	800b876 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b8aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8b0:	693b      	ldr	r3, [r7, #16]
 800b8b2:	e853 3f00 	ldrex	r3, [r3]
 800b8b6:	60fb      	str	r3, [r7, #12]
   return(result);
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b8be:	637b      	str	r3, [r7, #52]	@ 0x34
 800b8c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	461a      	mov	r2, r3
 800b8c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b8c8:	61fb      	str	r3, [r7, #28]
 800b8ca:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8cc:	69b9      	ldr	r1, [r7, #24]
 800b8ce:	69fa      	ldr	r2, [r7, #28]
 800b8d0:	e841 2300 	strex	r3, r2, [r1]
 800b8d4:	617b      	str	r3, [r7, #20]
   return(result);
 800b8d6:	697b      	ldr	r3, [r7, #20]
 800b8d8:	2b00      	cmp	r3, #0
 800b8da:	d1e6      	bne.n	800b8aa <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b8dc:	e002      	b.n	800b8e4 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800b8de:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800b8e0:	f7ff f9b2 	bl	800ac48 <HAL_UART_TxCpltCallback>
}
 800b8e4:	bf00      	nop
 800b8e6:	3740      	adds	r7, #64	@ 0x40
 800b8e8:	46bd      	mov	sp, r7
 800b8ea:	bd80      	pop	{r7, pc}

0800b8ec <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b8ec:	b580      	push	{r7, lr}
 800b8ee:	b084      	sub	sp, #16
 800b8f0:	af00      	add	r7, sp, #0
 800b8f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b8f8:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800b8fa:	68f8      	ldr	r0, [r7, #12]
 800b8fc:	f7ff f9ae 	bl	800ac5c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b900:	bf00      	nop
 800b902:	3710      	adds	r7, #16
 800b904:	46bd      	mov	sp, r7
 800b906:	bd80      	pop	{r7, pc}

0800b908 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b908:	b580      	push	{r7, lr}
 800b90a:	b09c      	sub	sp, #112	@ 0x70
 800b90c:	af00      	add	r7, sp, #0
 800b90e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b914:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	681b      	ldr	r3, [r3, #0]
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	f003 0320 	and.w	r3, r3, #32
 800b920:	2b00      	cmp	r3, #0
 800b922:	d171      	bne.n	800ba08 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800b924:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b926:	2200      	movs	r2, #0
 800b928:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b92c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b932:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b934:	e853 3f00 	ldrex	r3, [r3]
 800b938:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b93a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b93c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b940:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b942:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	461a      	mov	r2, r3
 800b948:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b94a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b94c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b94e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b950:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b952:	e841 2300 	strex	r3, r2, [r1]
 800b956:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b958:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d1e6      	bne.n	800b92c <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b95e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	3308      	adds	r3, #8
 800b964:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b966:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b968:	e853 3f00 	ldrex	r3, [r3]
 800b96c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b96e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b970:	f023 0301 	bic.w	r3, r3, #1
 800b974:	667b      	str	r3, [r7, #100]	@ 0x64
 800b976:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	3308      	adds	r3, #8
 800b97c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b97e:	647a      	str	r2, [r7, #68]	@ 0x44
 800b980:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b982:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b984:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b986:	e841 2300 	strex	r3, r2, [r1]
 800b98a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b98c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d1e5      	bne.n	800b95e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b992:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	3308      	adds	r3, #8
 800b998:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b99a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b99c:	e853 3f00 	ldrex	r3, [r3]
 800b9a0:	623b      	str	r3, [r7, #32]
   return(result);
 800b9a2:	6a3b      	ldr	r3, [r7, #32]
 800b9a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b9a8:	663b      	str	r3, [r7, #96]	@ 0x60
 800b9aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b9ac:	681b      	ldr	r3, [r3, #0]
 800b9ae:	3308      	adds	r3, #8
 800b9b0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b9b2:	633a      	str	r2, [r7, #48]	@ 0x30
 800b9b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b9b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b9ba:	e841 2300 	strex	r3, r2, [r1]
 800b9be:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b9c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9c2:	2b00      	cmp	r3, #0
 800b9c4:	d1e5      	bne.n	800b992 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b9c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b9c8:	2220      	movs	r2, #32
 800b9ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b9ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b9d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b9d2:	2b01      	cmp	r3, #1
 800b9d4:	d118      	bne.n	800ba08 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b9d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9dc:	693b      	ldr	r3, [r7, #16]
 800b9de:	e853 3f00 	ldrex	r3, [r3]
 800b9e2:	60fb      	str	r3, [r7, #12]
   return(result);
 800b9e4:	68fb      	ldr	r3, [r7, #12]
 800b9e6:	f023 0310 	bic.w	r3, r3, #16
 800b9ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b9ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	461a      	mov	r2, r3
 800b9f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b9f4:	61fb      	str	r3, [r7, #28]
 800b9f6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9f8:	69b9      	ldr	r1, [r7, #24]
 800b9fa:	69fa      	ldr	r2, [r7, #28]
 800b9fc:	e841 2300 	strex	r3, r2, [r1]
 800ba00:	617b      	str	r3, [r7, #20]
   return(result);
 800ba02:	697b      	ldr	r3, [r7, #20]
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d1e6      	bne.n	800b9d6 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ba08:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ba0a:	2200      	movs	r2, #0
 800ba0c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ba0e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ba10:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ba12:	2b01      	cmp	r3, #1
 800ba14:	d107      	bne.n	800ba26 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ba16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ba18:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ba1c:	4619      	mov	r1, r3
 800ba1e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ba20:	f7f8 f9a6 	bl	8003d70 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ba24:	e002      	b.n	800ba2c <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800ba26:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ba28:	f7ff f922 	bl	800ac70 <HAL_UART_RxCpltCallback>
}
 800ba2c:	bf00      	nop
 800ba2e:	3770      	adds	r7, #112	@ 0x70
 800ba30:	46bd      	mov	sp, r7
 800ba32:	bd80      	pop	{r7, pc}

0800ba34 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ba34:	b580      	push	{r7, lr}
 800ba36:	b084      	sub	sp, #16
 800ba38:	af00      	add	r7, sp, #0
 800ba3a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba40:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	2201      	movs	r2, #1
 800ba46:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ba48:	68fb      	ldr	r3, [r7, #12]
 800ba4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ba4c:	2b01      	cmp	r3, #1
 800ba4e:	d109      	bne.n	800ba64 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ba56:	085b      	lsrs	r3, r3, #1
 800ba58:	b29b      	uxth	r3, r3
 800ba5a:	4619      	mov	r1, r3
 800ba5c:	68f8      	ldr	r0, [r7, #12]
 800ba5e:	f7f8 f987 	bl	8003d70 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ba62:	e002      	b.n	800ba6a <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800ba64:	68f8      	ldr	r0, [r7, #12]
 800ba66:	f7ff f90d 	bl	800ac84 <HAL_UART_RxHalfCpltCallback>
}
 800ba6a:	bf00      	nop
 800ba6c:	3710      	adds	r7, #16
 800ba6e:	46bd      	mov	sp, r7
 800ba70:	bd80      	pop	{r7, pc}

0800ba72 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800ba72:	b580      	push	{r7, lr}
 800ba74:	b086      	sub	sp, #24
 800ba76:	af00      	add	r7, sp, #0
 800ba78:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba7e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800ba80:	697b      	ldr	r3, [r7, #20]
 800ba82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ba86:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800ba88:	697b      	ldr	r3, [r7, #20]
 800ba8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ba8e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800ba90:	697b      	ldr	r3, [r7, #20]
 800ba92:	681b      	ldr	r3, [r3, #0]
 800ba94:	689b      	ldr	r3, [r3, #8]
 800ba96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ba9a:	2b80      	cmp	r3, #128	@ 0x80
 800ba9c:	d109      	bne.n	800bab2 <UART_DMAError+0x40>
 800ba9e:	693b      	ldr	r3, [r7, #16]
 800baa0:	2b21      	cmp	r3, #33	@ 0x21
 800baa2:	d106      	bne.n	800bab2 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800baa4:	697b      	ldr	r3, [r7, #20]
 800baa6:	2200      	movs	r2, #0
 800baa8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800baac:	6978      	ldr	r0, [r7, #20]
 800baae:	f7ff fe29 	bl	800b704 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800bab2:	697b      	ldr	r3, [r7, #20]
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	689b      	ldr	r3, [r3, #8]
 800bab8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800babc:	2b40      	cmp	r3, #64	@ 0x40
 800babe:	d109      	bne.n	800bad4 <UART_DMAError+0x62>
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	2b22      	cmp	r3, #34	@ 0x22
 800bac4:	d106      	bne.n	800bad4 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800bac6:	697b      	ldr	r3, [r7, #20]
 800bac8:	2200      	movs	r2, #0
 800baca:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800bace:	6978      	ldr	r0, [r7, #20]
 800bad0:	f7ff fe59 	bl	800b786 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800bad4:	697b      	ldr	r3, [r7, #20]
 800bad6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bada:	f043 0210 	orr.w	r2, r3, #16
 800bade:	697b      	ldr	r3, [r7, #20]
 800bae0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800bae4:	6978      	ldr	r0, [r7, #20]
 800bae6:	f7ff f8d7 	bl	800ac98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800baea:	bf00      	nop
 800baec:	3718      	adds	r7, #24
 800baee:	46bd      	mov	sp, r7
 800baf0:	bd80      	pop	{r7, pc}

0800baf2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800baf2:	b580      	push	{r7, lr}
 800baf4:	b084      	sub	sp, #16
 800baf6:	af00      	add	r7, sp, #0
 800baf8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bafe:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800bb00:	68fb      	ldr	r3, [r7, #12]
 800bb02:	2200      	movs	r2, #0
 800bb04:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800bb08:	68f8      	ldr	r0, [r7, #12]
 800bb0a:	f7ff f8c5 	bl	800ac98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bb0e:	bf00      	nop
 800bb10:	3710      	adds	r7, #16
 800bb12:	46bd      	mov	sp, r7
 800bb14:	bd80      	pop	{r7, pc}

0800bb16 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800bb16:	b580      	push	{r7, lr}
 800bb18:	b088      	sub	sp, #32
 800bb1a:	af00      	add	r7, sp, #0
 800bb1c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb24:	68fb      	ldr	r3, [r7, #12]
 800bb26:	e853 3f00 	ldrex	r3, [r3]
 800bb2a:	60bb      	str	r3, [r7, #8]
   return(result);
 800bb2c:	68bb      	ldr	r3, [r7, #8]
 800bb2e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bb32:	61fb      	str	r3, [r7, #28]
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	461a      	mov	r2, r3
 800bb3a:	69fb      	ldr	r3, [r7, #28]
 800bb3c:	61bb      	str	r3, [r7, #24]
 800bb3e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb40:	6979      	ldr	r1, [r7, #20]
 800bb42:	69ba      	ldr	r2, [r7, #24]
 800bb44:	e841 2300 	strex	r3, r2, [r1]
 800bb48:	613b      	str	r3, [r7, #16]
   return(result);
 800bb4a:	693b      	ldr	r3, [r7, #16]
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d1e6      	bne.n	800bb1e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	2220      	movs	r2, #32
 800bb54:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	2200      	movs	r2, #0
 800bb5c:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800bb5e:	6878      	ldr	r0, [r7, #4]
 800bb60:	f7ff f872 	bl	800ac48 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bb64:	bf00      	nop
 800bb66:	3720      	adds	r7, #32
 800bb68:	46bd      	mov	sp, r7
 800bb6a:	bd80      	pop	{r7, pc}

0800bb6c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800bb6c:	b480      	push	{r7}
 800bb6e:	b083      	sub	sp, #12
 800bb70:	af00      	add	r7, sp, #0
 800bb72:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800bb74:	bf00      	nop
 800bb76:	370c      	adds	r7, #12
 800bb78:	46bd      	mov	sp, r7
 800bb7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb7e:	4770      	bx	lr

0800bb80 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800bb80:	b480      	push	{r7}
 800bb82:	b083      	sub	sp, #12
 800bb84:	af00      	add	r7, sp, #0
 800bb86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800bb88:	bf00      	nop
 800bb8a:	370c      	adds	r7, #12
 800bb8c:	46bd      	mov	sp, r7
 800bb8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb92:	4770      	bx	lr

0800bb94 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800bb94:	b480      	push	{r7}
 800bb96:	b083      	sub	sp, #12
 800bb98:	af00      	add	r7, sp, #0
 800bb9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800bb9c:	bf00      	nop
 800bb9e:	370c      	adds	r7, #12
 800bba0:	46bd      	mov	sp, r7
 800bba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bba6:	4770      	bx	lr

0800bba8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800bba8:	b480      	push	{r7}
 800bbaa:	b085      	sub	sp, #20
 800bbac:	af00      	add	r7, sp, #0
 800bbae:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bbb6:	2b01      	cmp	r3, #1
 800bbb8:	d101      	bne.n	800bbbe <HAL_UARTEx_DisableFifoMode+0x16>
 800bbba:	2302      	movs	r3, #2
 800bbbc:	e027      	b.n	800bc0e <HAL_UARTEx_DisableFifoMode+0x66>
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	2201      	movs	r2, #1
 800bbc2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	2224      	movs	r2, #36	@ 0x24
 800bbca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	681b      	ldr	r3, [r3, #0]
 800bbd4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	681a      	ldr	r2, [r3, #0]
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	f022 0201 	bic.w	r2, r2, #1
 800bbe4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800bbe6:	68fb      	ldr	r3, [r7, #12]
 800bbe8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800bbec:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	2200      	movs	r2, #0
 800bbf2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	68fa      	ldr	r2, [r7, #12]
 800bbfa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	2220      	movs	r2, #32
 800bc00:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	2200      	movs	r2, #0
 800bc08:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bc0c:	2300      	movs	r3, #0
}
 800bc0e:	4618      	mov	r0, r3
 800bc10:	3714      	adds	r7, #20
 800bc12:	46bd      	mov	sp, r7
 800bc14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc18:	4770      	bx	lr

0800bc1a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bc1a:	b580      	push	{r7, lr}
 800bc1c:	b084      	sub	sp, #16
 800bc1e:	af00      	add	r7, sp, #0
 800bc20:	6078      	str	r0, [r7, #4]
 800bc22:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bc2a:	2b01      	cmp	r3, #1
 800bc2c:	d101      	bne.n	800bc32 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800bc2e:	2302      	movs	r3, #2
 800bc30:	e02d      	b.n	800bc8e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	2201      	movs	r2, #1
 800bc36:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	2224      	movs	r2, #36	@ 0x24
 800bc3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	681a      	ldr	r2, [r3, #0]
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	f022 0201 	bic.w	r2, r2, #1
 800bc58:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	689b      	ldr	r3, [r3, #8]
 800bc60:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	681b      	ldr	r3, [r3, #0]
 800bc68:	683a      	ldr	r2, [r7, #0]
 800bc6a:	430a      	orrs	r2, r1
 800bc6c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bc6e:	6878      	ldr	r0, [r7, #4]
 800bc70:	f000 f8a4 	bl	800bdbc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	68fa      	ldr	r2, [r7, #12]
 800bc7a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	2220      	movs	r2, #32
 800bc80:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	2200      	movs	r2, #0
 800bc88:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bc8c:	2300      	movs	r3, #0
}
 800bc8e:	4618      	mov	r0, r3
 800bc90:	3710      	adds	r7, #16
 800bc92:	46bd      	mov	sp, r7
 800bc94:	bd80      	pop	{r7, pc}

0800bc96 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bc96:	b580      	push	{r7, lr}
 800bc98:	b084      	sub	sp, #16
 800bc9a:	af00      	add	r7, sp, #0
 800bc9c:	6078      	str	r0, [r7, #4]
 800bc9e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bca6:	2b01      	cmp	r3, #1
 800bca8:	d101      	bne.n	800bcae <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800bcaa:	2302      	movs	r3, #2
 800bcac:	e02d      	b.n	800bd0a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	2201      	movs	r2, #1
 800bcb2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	2224      	movs	r2, #36	@ 0x24
 800bcba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	681b      	ldr	r3, [r3, #0]
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	681a      	ldr	r2, [r3, #0]
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	681b      	ldr	r3, [r3, #0]
 800bcd0:	f022 0201 	bic.w	r2, r2, #1
 800bcd4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	681b      	ldr	r3, [r3, #0]
 800bcda:	689b      	ldr	r3, [r3, #8]
 800bcdc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	681b      	ldr	r3, [r3, #0]
 800bce4:	683a      	ldr	r2, [r7, #0]
 800bce6:	430a      	orrs	r2, r1
 800bce8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bcea:	6878      	ldr	r0, [r7, #4]
 800bcec:	f000 f866 	bl	800bdbc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	681b      	ldr	r3, [r3, #0]
 800bcf4:	68fa      	ldr	r2, [r7, #12]
 800bcf6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	2220      	movs	r2, #32
 800bcfc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	2200      	movs	r2, #0
 800bd04:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bd08:	2300      	movs	r3, #0
}
 800bd0a:	4618      	mov	r0, r3
 800bd0c:	3710      	adds	r7, #16
 800bd0e:	46bd      	mov	sp, r7
 800bd10:	bd80      	pop	{r7, pc}

0800bd12 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bd12:	b580      	push	{r7, lr}
 800bd14:	b08c      	sub	sp, #48	@ 0x30
 800bd16:	af00      	add	r7, sp, #0
 800bd18:	60f8      	str	r0, [r7, #12]
 800bd1a:	60b9      	str	r1, [r7, #8]
 800bd1c:	4613      	mov	r3, r2
 800bd1e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800bd20:	68fb      	ldr	r3, [r7, #12]
 800bd22:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bd26:	2b20      	cmp	r3, #32
 800bd28:	d142      	bne.n	800bdb0 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800bd2a:	68bb      	ldr	r3, [r7, #8]
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	d002      	beq.n	800bd36 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800bd30:	88fb      	ldrh	r3, [r7, #6]
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	d101      	bne.n	800bd3a <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800bd36:	2301      	movs	r3, #1
 800bd38:	e03b      	b.n	800bdb2 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800bd3a:	68fb      	ldr	r3, [r7, #12]
 800bd3c:	2201      	movs	r2, #1
 800bd3e:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bd40:	68fb      	ldr	r3, [r7, #12]
 800bd42:	2200      	movs	r2, #0
 800bd44:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800bd46:	88fb      	ldrh	r3, [r7, #6]
 800bd48:	461a      	mov	r2, r3
 800bd4a:	68b9      	ldr	r1, [r7, #8]
 800bd4c:	68f8      	ldr	r0, [r7, #12]
 800bd4e:	f7ff fc33 	bl	800b5b8 <UART_Start_Receive_DMA>
 800bd52:	4603      	mov	r3, r0
 800bd54:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800bd58:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	d124      	bne.n	800bdaa <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bd60:	68fb      	ldr	r3, [r7, #12]
 800bd62:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bd64:	2b01      	cmp	r3, #1
 800bd66:	d11d      	bne.n	800bda4 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	2210      	movs	r2, #16
 800bd6e:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	681b      	ldr	r3, [r3, #0]
 800bd74:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd76:	69bb      	ldr	r3, [r7, #24]
 800bd78:	e853 3f00 	ldrex	r3, [r3]
 800bd7c:	617b      	str	r3, [r7, #20]
   return(result);
 800bd7e:	697b      	ldr	r3, [r7, #20]
 800bd80:	f043 0310 	orr.w	r3, r3, #16
 800bd84:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bd86:	68fb      	ldr	r3, [r7, #12]
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	461a      	mov	r2, r3
 800bd8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd8e:	627b      	str	r3, [r7, #36]	@ 0x24
 800bd90:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd92:	6a39      	ldr	r1, [r7, #32]
 800bd94:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bd96:	e841 2300 	strex	r3, r2, [r1]
 800bd9a:	61fb      	str	r3, [r7, #28]
   return(result);
 800bd9c:	69fb      	ldr	r3, [r7, #28]
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	d1e6      	bne.n	800bd70 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800bda2:	e002      	b.n	800bdaa <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800bda4:	2301      	movs	r3, #1
 800bda6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800bdaa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bdae:	e000      	b.n	800bdb2 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800bdb0:	2302      	movs	r3, #2
  }
}
 800bdb2:	4618      	mov	r0, r3
 800bdb4:	3730      	adds	r7, #48	@ 0x30
 800bdb6:	46bd      	mov	sp, r7
 800bdb8:	bd80      	pop	{r7, pc}
	...

0800bdbc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800bdbc:	b480      	push	{r7}
 800bdbe:	b085      	sub	sp, #20
 800bdc0:	af00      	add	r7, sp, #0
 800bdc2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d108      	bne.n	800bdde <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	2201      	movs	r2, #1
 800bdd0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	2201      	movs	r2, #1
 800bdd8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800bddc:	e031      	b.n	800be42 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800bdde:	2308      	movs	r3, #8
 800bde0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800bde2:	2308      	movs	r3, #8
 800bde4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	689b      	ldr	r3, [r3, #8]
 800bdec:	0e5b      	lsrs	r3, r3, #25
 800bdee:	b2db      	uxtb	r3, r3
 800bdf0:	f003 0307 	and.w	r3, r3, #7
 800bdf4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	681b      	ldr	r3, [r3, #0]
 800bdfa:	689b      	ldr	r3, [r3, #8]
 800bdfc:	0f5b      	lsrs	r3, r3, #29
 800bdfe:	b2db      	uxtb	r3, r3
 800be00:	f003 0307 	and.w	r3, r3, #7
 800be04:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800be06:	7bbb      	ldrb	r3, [r7, #14]
 800be08:	7b3a      	ldrb	r2, [r7, #12]
 800be0a:	4911      	ldr	r1, [pc, #68]	@ (800be50 <UARTEx_SetNbDataToProcess+0x94>)
 800be0c:	5c8a      	ldrb	r2, [r1, r2]
 800be0e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800be12:	7b3a      	ldrb	r2, [r7, #12]
 800be14:	490f      	ldr	r1, [pc, #60]	@ (800be54 <UARTEx_SetNbDataToProcess+0x98>)
 800be16:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800be18:	fb93 f3f2 	sdiv	r3, r3, r2
 800be1c:	b29a      	uxth	r2, r3
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800be24:	7bfb      	ldrb	r3, [r7, #15]
 800be26:	7b7a      	ldrb	r2, [r7, #13]
 800be28:	4909      	ldr	r1, [pc, #36]	@ (800be50 <UARTEx_SetNbDataToProcess+0x94>)
 800be2a:	5c8a      	ldrb	r2, [r1, r2]
 800be2c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800be30:	7b7a      	ldrb	r2, [r7, #13]
 800be32:	4908      	ldr	r1, [pc, #32]	@ (800be54 <UARTEx_SetNbDataToProcess+0x98>)
 800be34:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800be36:	fb93 f3f2 	sdiv	r3, r3, r2
 800be3a:	b29a      	uxth	r2, r3
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800be42:	bf00      	nop
 800be44:	3714      	adds	r7, #20
 800be46:	46bd      	mov	sp, r7
 800be48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be4c:	4770      	bx	lr
 800be4e:	bf00      	nop
 800be50:	08014980 	.word	0x08014980
 800be54:	08014988 	.word	0x08014988

0800be58 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800be58:	b480      	push	{r7}
 800be5a:	b085      	sub	sp, #20
 800be5c:	af00      	add	r7, sp, #0
 800be5e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	2200      	movs	r2, #0
 800be64:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800be68:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800be6c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	b29a      	uxth	r2, r3
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800be78:	2300      	movs	r3, #0
}
 800be7a:	4618      	mov	r0, r3
 800be7c:	3714      	adds	r7, #20
 800be7e:	46bd      	mov	sp, r7
 800be80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be84:	4770      	bx	lr

0800be86 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800be86:	b480      	push	{r7}
 800be88:	b085      	sub	sp, #20
 800be8a:	af00      	add	r7, sp, #0
 800be8c:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800be8e:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800be92:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800be9a:	b29a      	uxth	r2, r3
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	b29b      	uxth	r3, r3
 800bea0:	43db      	mvns	r3, r3
 800bea2:	b29b      	uxth	r3, r3
 800bea4:	4013      	ands	r3, r2
 800bea6:	b29a      	uxth	r2, r3
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800beae:	2300      	movs	r3, #0
}
 800beb0:	4618      	mov	r0, r3
 800beb2:	3714      	adds	r7, #20
 800beb4:	46bd      	mov	sp, r7
 800beb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beba:	4770      	bx	lr

0800bebc <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800bebc:	b480      	push	{r7}
 800bebe:	b085      	sub	sp, #20
 800bec0:	af00      	add	r7, sp, #0
 800bec2:	60f8      	str	r0, [r7, #12]
 800bec4:	1d3b      	adds	r3, r7, #4
 800bec6:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	2201      	movs	r2, #1
 800bece:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800bed2:	68fb      	ldr	r3, [r7, #12]
 800bed4:	2200      	movs	r2, #0
 800bed6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800beda:	68fb      	ldr	r3, [r7, #12]
 800bedc:	2200      	movs	r2, #0
 800bede:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800bee2:	68fb      	ldr	r3, [r7, #12]
 800bee4:	2200      	movs	r2, #0
 800bee6:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800beea:	2300      	movs	r3, #0
}
 800beec:	4618      	mov	r0, r3
 800beee:	3714      	adds	r7, #20
 800bef0:	46bd      	mov	sp, r7
 800bef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bef6:	4770      	bx	lr

0800bef8 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800bef8:	b480      	push	{r7}
 800befa:	b0a7      	sub	sp, #156	@ 0x9c
 800befc:	af00      	add	r7, sp, #0
 800befe:	6078      	str	r0, [r7, #4]
 800bf00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800bf02:	2300      	movs	r3, #0
 800bf04:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800bf08:	687a      	ldr	r2, [r7, #4]
 800bf0a:	683b      	ldr	r3, [r7, #0]
 800bf0c:	781b      	ldrb	r3, [r3, #0]
 800bf0e:	009b      	lsls	r3, r3, #2
 800bf10:	4413      	add	r3, r2
 800bf12:	881b      	ldrh	r3, [r3, #0]
 800bf14:	b29b      	uxth	r3, r3
 800bf16:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800bf1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bf1e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800bf22:	683b      	ldr	r3, [r7, #0]
 800bf24:	78db      	ldrb	r3, [r3, #3]
 800bf26:	2b03      	cmp	r3, #3
 800bf28:	d81f      	bhi.n	800bf6a <USB_ActivateEndpoint+0x72>
 800bf2a:	a201      	add	r2, pc, #4	@ (adr r2, 800bf30 <USB_ActivateEndpoint+0x38>)
 800bf2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf30:	0800bf41 	.word	0x0800bf41
 800bf34:	0800bf5d 	.word	0x0800bf5d
 800bf38:	0800bf73 	.word	0x0800bf73
 800bf3c:	0800bf4f 	.word	0x0800bf4f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800bf40:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800bf44:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800bf48:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800bf4c:	e012      	b.n	800bf74 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800bf4e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800bf52:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800bf56:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800bf5a:	e00b      	b.n	800bf74 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800bf5c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800bf60:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800bf64:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800bf68:	e004      	b.n	800bf74 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800bf6a:	2301      	movs	r3, #1
 800bf6c:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 800bf70:	e000      	b.n	800bf74 <USB_ActivateEndpoint+0x7c>
      break;
 800bf72:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800bf74:	687a      	ldr	r2, [r7, #4]
 800bf76:	683b      	ldr	r3, [r7, #0]
 800bf78:	781b      	ldrb	r3, [r3, #0]
 800bf7a:	009b      	lsls	r3, r3, #2
 800bf7c:	441a      	add	r2, r3
 800bf7e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800bf82:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bf86:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bf8a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bf8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bf92:	b29b      	uxth	r3, r3
 800bf94:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800bf96:	687a      	ldr	r2, [r7, #4]
 800bf98:	683b      	ldr	r3, [r7, #0]
 800bf9a:	781b      	ldrb	r3, [r3, #0]
 800bf9c:	009b      	lsls	r3, r3, #2
 800bf9e:	4413      	add	r3, r2
 800bfa0:	881b      	ldrh	r3, [r3, #0]
 800bfa2:	b29b      	uxth	r3, r3
 800bfa4:	b21b      	sxth	r3, r3
 800bfa6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bfaa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bfae:	b21a      	sxth	r2, r3
 800bfb0:	683b      	ldr	r3, [r7, #0]
 800bfb2:	781b      	ldrb	r3, [r3, #0]
 800bfb4:	b21b      	sxth	r3, r3
 800bfb6:	4313      	orrs	r3, r2
 800bfb8:	b21b      	sxth	r3, r3
 800bfba:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800bfbe:	687a      	ldr	r2, [r7, #4]
 800bfc0:	683b      	ldr	r3, [r7, #0]
 800bfc2:	781b      	ldrb	r3, [r3, #0]
 800bfc4:	009b      	lsls	r3, r3, #2
 800bfc6:	441a      	add	r2, r3
 800bfc8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800bfcc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bfd0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bfd4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bfd8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bfdc:	b29b      	uxth	r3, r3
 800bfde:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800bfe0:	683b      	ldr	r3, [r7, #0]
 800bfe2:	7b1b      	ldrb	r3, [r3, #12]
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	f040 8180 	bne.w	800c2ea <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800bfea:	683b      	ldr	r3, [r7, #0]
 800bfec:	785b      	ldrb	r3, [r3, #1]
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	f000 8084 	beq.w	800c0fc <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	61bb      	str	r3, [r7, #24]
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bffe:	b29b      	uxth	r3, r3
 800c000:	461a      	mov	r2, r3
 800c002:	69bb      	ldr	r3, [r7, #24]
 800c004:	4413      	add	r3, r2
 800c006:	61bb      	str	r3, [r7, #24]
 800c008:	683b      	ldr	r3, [r7, #0]
 800c00a:	781b      	ldrb	r3, [r3, #0]
 800c00c:	00da      	lsls	r2, r3, #3
 800c00e:	69bb      	ldr	r3, [r7, #24]
 800c010:	4413      	add	r3, r2
 800c012:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c016:	617b      	str	r3, [r7, #20]
 800c018:	683b      	ldr	r3, [r7, #0]
 800c01a:	88db      	ldrh	r3, [r3, #6]
 800c01c:	085b      	lsrs	r3, r3, #1
 800c01e:	b29b      	uxth	r3, r3
 800c020:	005b      	lsls	r3, r3, #1
 800c022:	b29a      	uxth	r2, r3
 800c024:	697b      	ldr	r3, [r7, #20]
 800c026:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c028:	687a      	ldr	r2, [r7, #4]
 800c02a:	683b      	ldr	r3, [r7, #0]
 800c02c:	781b      	ldrb	r3, [r3, #0]
 800c02e:	009b      	lsls	r3, r3, #2
 800c030:	4413      	add	r3, r2
 800c032:	881b      	ldrh	r3, [r3, #0]
 800c034:	827b      	strh	r3, [r7, #18]
 800c036:	8a7b      	ldrh	r3, [r7, #18]
 800c038:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d01b      	beq.n	800c078 <USB_ActivateEndpoint+0x180>
 800c040:	687a      	ldr	r2, [r7, #4]
 800c042:	683b      	ldr	r3, [r7, #0]
 800c044:	781b      	ldrb	r3, [r3, #0]
 800c046:	009b      	lsls	r3, r3, #2
 800c048:	4413      	add	r3, r2
 800c04a:	881b      	ldrh	r3, [r3, #0]
 800c04c:	b29b      	uxth	r3, r3
 800c04e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c052:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c056:	823b      	strh	r3, [r7, #16]
 800c058:	687a      	ldr	r2, [r7, #4]
 800c05a:	683b      	ldr	r3, [r7, #0]
 800c05c:	781b      	ldrb	r3, [r3, #0]
 800c05e:	009b      	lsls	r3, r3, #2
 800c060:	441a      	add	r2, r3
 800c062:	8a3b      	ldrh	r3, [r7, #16]
 800c064:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c068:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c06c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c070:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c074:	b29b      	uxth	r3, r3
 800c076:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800c078:	683b      	ldr	r3, [r7, #0]
 800c07a:	78db      	ldrb	r3, [r3, #3]
 800c07c:	2b01      	cmp	r3, #1
 800c07e:	d020      	beq.n	800c0c2 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800c080:	687a      	ldr	r2, [r7, #4]
 800c082:	683b      	ldr	r3, [r7, #0]
 800c084:	781b      	ldrb	r3, [r3, #0]
 800c086:	009b      	lsls	r3, r3, #2
 800c088:	4413      	add	r3, r2
 800c08a:	881b      	ldrh	r3, [r3, #0]
 800c08c:	b29b      	uxth	r3, r3
 800c08e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c092:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c096:	81bb      	strh	r3, [r7, #12]
 800c098:	89bb      	ldrh	r3, [r7, #12]
 800c09a:	f083 0320 	eor.w	r3, r3, #32
 800c09e:	81bb      	strh	r3, [r7, #12]
 800c0a0:	687a      	ldr	r2, [r7, #4]
 800c0a2:	683b      	ldr	r3, [r7, #0]
 800c0a4:	781b      	ldrb	r3, [r3, #0]
 800c0a6:	009b      	lsls	r3, r3, #2
 800c0a8:	441a      	add	r2, r3
 800c0aa:	89bb      	ldrh	r3, [r7, #12]
 800c0ac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c0b0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c0b4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c0b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c0bc:	b29b      	uxth	r3, r3
 800c0be:	8013      	strh	r3, [r2, #0]
 800c0c0:	e3f9      	b.n	800c8b6 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c0c2:	687a      	ldr	r2, [r7, #4]
 800c0c4:	683b      	ldr	r3, [r7, #0]
 800c0c6:	781b      	ldrb	r3, [r3, #0]
 800c0c8:	009b      	lsls	r3, r3, #2
 800c0ca:	4413      	add	r3, r2
 800c0cc:	881b      	ldrh	r3, [r3, #0]
 800c0ce:	b29b      	uxth	r3, r3
 800c0d0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c0d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c0d8:	81fb      	strh	r3, [r7, #14]
 800c0da:	687a      	ldr	r2, [r7, #4]
 800c0dc:	683b      	ldr	r3, [r7, #0]
 800c0de:	781b      	ldrb	r3, [r3, #0]
 800c0e0:	009b      	lsls	r3, r3, #2
 800c0e2:	441a      	add	r2, r3
 800c0e4:	89fb      	ldrh	r3, [r7, #14]
 800c0e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c0ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c0ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c0f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c0f6:	b29b      	uxth	r3, r3
 800c0f8:	8013      	strh	r3, [r2, #0]
 800c0fa:	e3dc      	b.n	800c8b6 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	633b      	str	r3, [r7, #48]	@ 0x30
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c106:	b29b      	uxth	r3, r3
 800c108:	461a      	mov	r2, r3
 800c10a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c10c:	4413      	add	r3, r2
 800c10e:	633b      	str	r3, [r7, #48]	@ 0x30
 800c110:	683b      	ldr	r3, [r7, #0]
 800c112:	781b      	ldrb	r3, [r3, #0]
 800c114:	00da      	lsls	r2, r3, #3
 800c116:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c118:	4413      	add	r3, r2
 800c11a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800c11e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c120:	683b      	ldr	r3, [r7, #0]
 800c122:	88db      	ldrh	r3, [r3, #6]
 800c124:	085b      	lsrs	r3, r3, #1
 800c126:	b29b      	uxth	r3, r3
 800c128:	005b      	lsls	r3, r3, #1
 800c12a:	b29a      	uxth	r2, r3
 800c12c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c12e:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c13a:	b29b      	uxth	r3, r3
 800c13c:	461a      	mov	r2, r3
 800c13e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c140:	4413      	add	r3, r2
 800c142:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c144:	683b      	ldr	r3, [r7, #0]
 800c146:	781b      	ldrb	r3, [r3, #0]
 800c148:	00da      	lsls	r2, r3, #3
 800c14a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c14c:	4413      	add	r3, r2
 800c14e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c152:	627b      	str	r3, [r7, #36]	@ 0x24
 800c154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c156:	881b      	ldrh	r3, [r3, #0]
 800c158:	b29b      	uxth	r3, r3
 800c15a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c15e:	b29a      	uxth	r2, r3
 800c160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c162:	801a      	strh	r2, [r3, #0]
 800c164:	683b      	ldr	r3, [r7, #0]
 800c166:	691b      	ldr	r3, [r3, #16]
 800c168:	2b00      	cmp	r3, #0
 800c16a:	d10a      	bne.n	800c182 <USB_ActivateEndpoint+0x28a>
 800c16c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c16e:	881b      	ldrh	r3, [r3, #0]
 800c170:	b29b      	uxth	r3, r3
 800c172:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c176:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c17a:	b29a      	uxth	r2, r3
 800c17c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c17e:	801a      	strh	r2, [r3, #0]
 800c180:	e041      	b.n	800c206 <USB_ActivateEndpoint+0x30e>
 800c182:	683b      	ldr	r3, [r7, #0]
 800c184:	691b      	ldr	r3, [r3, #16]
 800c186:	2b3e      	cmp	r3, #62	@ 0x3e
 800c188:	d81c      	bhi.n	800c1c4 <USB_ActivateEndpoint+0x2cc>
 800c18a:	683b      	ldr	r3, [r7, #0]
 800c18c:	691b      	ldr	r3, [r3, #16]
 800c18e:	085b      	lsrs	r3, r3, #1
 800c190:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c194:	683b      	ldr	r3, [r7, #0]
 800c196:	691b      	ldr	r3, [r3, #16]
 800c198:	f003 0301 	and.w	r3, r3, #1
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d004      	beq.n	800c1aa <USB_ActivateEndpoint+0x2b2>
 800c1a0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c1a4:	3301      	adds	r3, #1
 800c1a6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c1aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1ac:	881b      	ldrh	r3, [r3, #0]
 800c1ae:	b29a      	uxth	r2, r3
 800c1b0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c1b4:	b29b      	uxth	r3, r3
 800c1b6:	029b      	lsls	r3, r3, #10
 800c1b8:	b29b      	uxth	r3, r3
 800c1ba:	4313      	orrs	r3, r2
 800c1bc:	b29a      	uxth	r2, r3
 800c1be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1c0:	801a      	strh	r2, [r3, #0]
 800c1c2:	e020      	b.n	800c206 <USB_ActivateEndpoint+0x30e>
 800c1c4:	683b      	ldr	r3, [r7, #0]
 800c1c6:	691b      	ldr	r3, [r3, #16]
 800c1c8:	095b      	lsrs	r3, r3, #5
 800c1ca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c1ce:	683b      	ldr	r3, [r7, #0]
 800c1d0:	691b      	ldr	r3, [r3, #16]
 800c1d2:	f003 031f 	and.w	r3, r3, #31
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d104      	bne.n	800c1e4 <USB_ActivateEndpoint+0x2ec>
 800c1da:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c1de:	3b01      	subs	r3, #1
 800c1e0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c1e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1e6:	881b      	ldrh	r3, [r3, #0]
 800c1e8:	b29a      	uxth	r2, r3
 800c1ea:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c1ee:	b29b      	uxth	r3, r3
 800c1f0:	029b      	lsls	r3, r3, #10
 800c1f2:	b29b      	uxth	r3, r3
 800c1f4:	4313      	orrs	r3, r2
 800c1f6:	b29b      	uxth	r3, r3
 800c1f8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c1fc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c200:	b29a      	uxth	r2, r3
 800c202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c204:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c206:	687a      	ldr	r2, [r7, #4]
 800c208:	683b      	ldr	r3, [r7, #0]
 800c20a:	781b      	ldrb	r3, [r3, #0]
 800c20c:	009b      	lsls	r3, r3, #2
 800c20e:	4413      	add	r3, r2
 800c210:	881b      	ldrh	r3, [r3, #0]
 800c212:	847b      	strh	r3, [r7, #34]	@ 0x22
 800c214:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c216:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c21a:	2b00      	cmp	r3, #0
 800c21c:	d01b      	beq.n	800c256 <USB_ActivateEndpoint+0x35e>
 800c21e:	687a      	ldr	r2, [r7, #4]
 800c220:	683b      	ldr	r3, [r7, #0]
 800c222:	781b      	ldrb	r3, [r3, #0]
 800c224:	009b      	lsls	r3, r3, #2
 800c226:	4413      	add	r3, r2
 800c228:	881b      	ldrh	r3, [r3, #0]
 800c22a:	b29b      	uxth	r3, r3
 800c22c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c230:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c234:	843b      	strh	r3, [r7, #32]
 800c236:	687a      	ldr	r2, [r7, #4]
 800c238:	683b      	ldr	r3, [r7, #0]
 800c23a:	781b      	ldrb	r3, [r3, #0]
 800c23c:	009b      	lsls	r3, r3, #2
 800c23e:	441a      	add	r2, r3
 800c240:	8c3b      	ldrh	r3, [r7, #32]
 800c242:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c246:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c24a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c24e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c252:	b29b      	uxth	r3, r3
 800c254:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800c256:	683b      	ldr	r3, [r7, #0]
 800c258:	781b      	ldrb	r3, [r3, #0]
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d124      	bne.n	800c2a8 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800c25e:	687a      	ldr	r2, [r7, #4]
 800c260:	683b      	ldr	r3, [r7, #0]
 800c262:	781b      	ldrb	r3, [r3, #0]
 800c264:	009b      	lsls	r3, r3, #2
 800c266:	4413      	add	r3, r2
 800c268:	881b      	ldrh	r3, [r3, #0]
 800c26a:	b29b      	uxth	r3, r3
 800c26c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c270:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c274:	83bb      	strh	r3, [r7, #28]
 800c276:	8bbb      	ldrh	r3, [r7, #28]
 800c278:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800c27c:	83bb      	strh	r3, [r7, #28]
 800c27e:	8bbb      	ldrh	r3, [r7, #28]
 800c280:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c284:	83bb      	strh	r3, [r7, #28]
 800c286:	687a      	ldr	r2, [r7, #4]
 800c288:	683b      	ldr	r3, [r7, #0]
 800c28a:	781b      	ldrb	r3, [r3, #0]
 800c28c:	009b      	lsls	r3, r3, #2
 800c28e:	441a      	add	r2, r3
 800c290:	8bbb      	ldrh	r3, [r7, #28]
 800c292:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c296:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c29a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c29e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c2a2:	b29b      	uxth	r3, r3
 800c2a4:	8013      	strh	r3, [r2, #0]
 800c2a6:	e306      	b.n	800c8b6 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800c2a8:	687a      	ldr	r2, [r7, #4]
 800c2aa:	683b      	ldr	r3, [r7, #0]
 800c2ac:	781b      	ldrb	r3, [r3, #0]
 800c2ae:	009b      	lsls	r3, r3, #2
 800c2b0:	4413      	add	r3, r2
 800c2b2:	881b      	ldrh	r3, [r3, #0]
 800c2b4:	b29b      	uxth	r3, r3
 800c2b6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c2ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c2be:	83fb      	strh	r3, [r7, #30]
 800c2c0:	8bfb      	ldrh	r3, [r7, #30]
 800c2c2:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c2c6:	83fb      	strh	r3, [r7, #30]
 800c2c8:	687a      	ldr	r2, [r7, #4]
 800c2ca:	683b      	ldr	r3, [r7, #0]
 800c2cc:	781b      	ldrb	r3, [r3, #0]
 800c2ce:	009b      	lsls	r3, r3, #2
 800c2d0:	441a      	add	r2, r3
 800c2d2:	8bfb      	ldrh	r3, [r7, #30]
 800c2d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c2d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c2dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c2e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c2e4:	b29b      	uxth	r3, r3
 800c2e6:	8013      	strh	r3, [r2, #0]
 800c2e8:	e2e5      	b.n	800c8b6 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800c2ea:	683b      	ldr	r3, [r7, #0]
 800c2ec:	78db      	ldrb	r3, [r3, #3]
 800c2ee:	2b02      	cmp	r3, #2
 800c2f0:	d11e      	bne.n	800c330 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800c2f2:	687a      	ldr	r2, [r7, #4]
 800c2f4:	683b      	ldr	r3, [r7, #0]
 800c2f6:	781b      	ldrb	r3, [r3, #0]
 800c2f8:	009b      	lsls	r3, r3, #2
 800c2fa:	4413      	add	r3, r2
 800c2fc:	881b      	ldrh	r3, [r3, #0]
 800c2fe:	b29b      	uxth	r3, r3
 800c300:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c304:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c308:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800c30c:	687a      	ldr	r2, [r7, #4]
 800c30e:	683b      	ldr	r3, [r7, #0]
 800c310:	781b      	ldrb	r3, [r3, #0]
 800c312:	009b      	lsls	r3, r3, #2
 800c314:	441a      	add	r2, r3
 800c316:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800c31a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c31e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c322:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800c326:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c32a:	b29b      	uxth	r3, r3
 800c32c:	8013      	strh	r3, [r2, #0]
 800c32e:	e01d      	b.n	800c36c <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800c330:	687a      	ldr	r2, [r7, #4]
 800c332:	683b      	ldr	r3, [r7, #0]
 800c334:	781b      	ldrb	r3, [r3, #0]
 800c336:	009b      	lsls	r3, r3, #2
 800c338:	4413      	add	r3, r2
 800c33a:	881b      	ldrh	r3, [r3, #0]
 800c33c:	b29b      	uxth	r3, r3
 800c33e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800c342:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c346:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800c34a:	687a      	ldr	r2, [r7, #4]
 800c34c:	683b      	ldr	r3, [r7, #0]
 800c34e:	781b      	ldrb	r3, [r3, #0]
 800c350:	009b      	lsls	r3, r3, #2
 800c352:	441a      	add	r2, r3
 800c354:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800c358:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c35c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c360:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c364:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c368:	b29b      	uxth	r3, r3
 800c36a:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c376:	b29b      	uxth	r3, r3
 800c378:	461a      	mov	r2, r3
 800c37a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c37c:	4413      	add	r3, r2
 800c37e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c380:	683b      	ldr	r3, [r7, #0]
 800c382:	781b      	ldrb	r3, [r3, #0]
 800c384:	00da      	lsls	r2, r3, #3
 800c386:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c388:	4413      	add	r3, r2
 800c38a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c38e:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c390:	683b      	ldr	r3, [r7, #0]
 800c392:	891b      	ldrh	r3, [r3, #8]
 800c394:	085b      	lsrs	r3, r3, #1
 800c396:	b29b      	uxth	r3, r3
 800c398:	005b      	lsls	r3, r3, #1
 800c39a:	b29a      	uxth	r2, r3
 800c39c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c39e:	801a      	strh	r2, [r3, #0]
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	677b      	str	r3, [r7, #116]	@ 0x74
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c3aa:	b29b      	uxth	r3, r3
 800c3ac:	461a      	mov	r2, r3
 800c3ae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c3b0:	4413      	add	r3, r2
 800c3b2:	677b      	str	r3, [r7, #116]	@ 0x74
 800c3b4:	683b      	ldr	r3, [r7, #0]
 800c3b6:	781b      	ldrb	r3, [r3, #0]
 800c3b8:	00da      	lsls	r2, r3, #3
 800c3ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c3bc:	4413      	add	r3, r2
 800c3be:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800c3c2:	673b      	str	r3, [r7, #112]	@ 0x70
 800c3c4:	683b      	ldr	r3, [r7, #0]
 800c3c6:	895b      	ldrh	r3, [r3, #10]
 800c3c8:	085b      	lsrs	r3, r3, #1
 800c3ca:	b29b      	uxth	r3, r3
 800c3cc:	005b      	lsls	r3, r3, #1
 800c3ce:	b29a      	uxth	r2, r3
 800c3d0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c3d2:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800c3d4:	683b      	ldr	r3, [r7, #0]
 800c3d6:	785b      	ldrb	r3, [r3, #1]
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	f040 81af 	bne.w	800c73c <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c3de:	687a      	ldr	r2, [r7, #4]
 800c3e0:	683b      	ldr	r3, [r7, #0]
 800c3e2:	781b      	ldrb	r3, [r3, #0]
 800c3e4:	009b      	lsls	r3, r3, #2
 800c3e6:	4413      	add	r3, r2
 800c3e8:	881b      	ldrh	r3, [r3, #0]
 800c3ea:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800c3ee:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800c3f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d01d      	beq.n	800c436 <USB_ActivateEndpoint+0x53e>
 800c3fa:	687a      	ldr	r2, [r7, #4]
 800c3fc:	683b      	ldr	r3, [r7, #0]
 800c3fe:	781b      	ldrb	r3, [r3, #0]
 800c400:	009b      	lsls	r3, r3, #2
 800c402:	4413      	add	r3, r2
 800c404:	881b      	ldrh	r3, [r3, #0]
 800c406:	b29b      	uxth	r3, r3
 800c408:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c40c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c410:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800c414:	687a      	ldr	r2, [r7, #4]
 800c416:	683b      	ldr	r3, [r7, #0]
 800c418:	781b      	ldrb	r3, [r3, #0]
 800c41a:	009b      	lsls	r3, r3, #2
 800c41c:	441a      	add	r2, r3
 800c41e:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800c422:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c426:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c42a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c42e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c432:	b29b      	uxth	r3, r3
 800c434:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c436:	687a      	ldr	r2, [r7, #4]
 800c438:	683b      	ldr	r3, [r7, #0]
 800c43a:	781b      	ldrb	r3, [r3, #0]
 800c43c:	009b      	lsls	r3, r3, #2
 800c43e:	4413      	add	r3, r2
 800c440:	881b      	ldrh	r3, [r3, #0]
 800c442:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800c446:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800c44a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d01d      	beq.n	800c48e <USB_ActivateEndpoint+0x596>
 800c452:	687a      	ldr	r2, [r7, #4]
 800c454:	683b      	ldr	r3, [r7, #0]
 800c456:	781b      	ldrb	r3, [r3, #0]
 800c458:	009b      	lsls	r3, r3, #2
 800c45a:	4413      	add	r3, r2
 800c45c:	881b      	ldrh	r3, [r3, #0]
 800c45e:	b29b      	uxth	r3, r3
 800c460:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c464:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c468:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800c46c:	687a      	ldr	r2, [r7, #4]
 800c46e:	683b      	ldr	r3, [r7, #0]
 800c470:	781b      	ldrb	r3, [r3, #0]
 800c472:	009b      	lsls	r3, r3, #2
 800c474:	441a      	add	r2, r3
 800c476:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800c47a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c47e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c482:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c486:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c48a:	b29b      	uxth	r3, r3
 800c48c:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800c48e:	683b      	ldr	r3, [r7, #0]
 800c490:	785b      	ldrb	r3, [r3, #1]
 800c492:	2b00      	cmp	r3, #0
 800c494:	d16b      	bne.n	800c56e <USB_ActivateEndpoint+0x676>
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c4a0:	b29b      	uxth	r3, r3
 800c4a2:	461a      	mov	r2, r3
 800c4a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c4a6:	4413      	add	r3, r2
 800c4a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c4aa:	683b      	ldr	r3, [r7, #0]
 800c4ac:	781b      	ldrb	r3, [r3, #0]
 800c4ae:	00da      	lsls	r2, r3, #3
 800c4b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c4b2:	4413      	add	r3, r2
 800c4b4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c4b8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c4ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c4bc:	881b      	ldrh	r3, [r3, #0]
 800c4be:	b29b      	uxth	r3, r3
 800c4c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c4c4:	b29a      	uxth	r2, r3
 800c4c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c4c8:	801a      	strh	r2, [r3, #0]
 800c4ca:	683b      	ldr	r3, [r7, #0]
 800c4cc:	691b      	ldr	r3, [r3, #16]
 800c4ce:	2b00      	cmp	r3, #0
 800c4d0:	d10a      	bne.n	800c4e8 <USB_ActivateEndpoint+0x5f0>
 800c4d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c4d4:	881b      	ldrh	r3, [r3, #0]
 800c4d6:	b29b      	uxth	r3, r3
 800c4d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c4dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c4e0:	b29a      	uxth	r2, r3
 800c4e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c4e4:	801a      	strh	r2, [r3, #0]
 800c4e6:	e05d      	b.n	800c5a4 <USB_ActivateEndpoint+0x6ac>
 800c4e8:	683b      	ldr	r3, [r7, #0]
 800c4ea:	691b      	ldr	r3, [r3, #16]
 800c4ec:	2b3e      	cmp	r3, #62	@ 0x3e
 800c4ee:	d81c      	bhi.n	800c52a <USB_ActivateEndpoint+0x632>
 800c4f0:	683b      	ldr	r3, [r7, #0]
 800c4f2:	691b      	ldr	r3, [r3, #16]
 800c4f4:	085b      	lsrs	r3, r3, #1
 800c4f6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800c4fa:	683b      	ldr	r3, [r7, #0]
 800c4fc:	691b      	ldr	r3, [r3, #16]
 800c4fe:	f003 0301 	and.w	r3, r3, #1
 800c502:	2b00      	cmp	r3, #0
 800c504:	d004      	beq.n	800c510 <USB_ActivateEndpoint+0x618>
 800c506:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c50a:	3301      	adds	r3, #1
 800c50c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800c510:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c512:	881b      	ldrh	r3, [r3, #0]
 800c514:	b29a      	uxth	r2, r3
 800c516:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c51a:	b29b      	uxth	r3, r3
 800c51c:	029b      	lsls	r3, r3, #10
 800c51e:	b29b      	uxth	r3, r3
 800c520:	4313      	orrs	r3, r2
 800c522:	b29a      	uxth	r2, r3
 800c524:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c526:	801a      	strh	r2, [r3, #0]
 800c528:	e03c      	b.n	800c5a4 <USB_ActivateEndpoint+0x6ac>
 800c52a:	683b      	ldr	r3, [r7, #0]
 800c52c:	691b      	ldr	r3, [r3, #16]
 800c52e:	095b      	lsrs	r3, r3, #5
 800c530:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800c534:	683b      	ldr	r3, [r7, #0]
 800c536:	691b      	ldr	r3, [r3, #16]
 800c538:	f003 031f 	and.w	r3, r3, #31
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	d104      	bne.n	800c54a <USB_ActivateEndpoint+0x652>
 800c540:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c544:	3b01      	subs	r3, #1
 800c546:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800c54a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c54c:	881b      	ldrh	r3, [r3, #0]
 800c54e:	b29a      	uxth	r2, r3
 800c550:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c554:	b29b      	uxth	r3, r3
 800c556:	029b      	lsls	r3, r3, #10
 800c558:	b29b      	uxth	r3, r3
 800c55a:	4313      	orrs	r3, r2
 800c55c:	b29b      	uxth	r3, r3
 800c55e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c562:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c566:	b29a      	uxth	r2, r3
 800c568:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c56a:	801a      	strh	r2, [r3, #0]
 800c56c:	e01a      	b.n	800c5a4 <USB_ActivateEndpoint+0x6ac>
 800c56e:	683b      	ldr	r3, [r7, #0]
 800c570:	785b      	ldrb	r3, [r3, #1]
 800c572:	2b01      	cmp	r3, #1
 800c574:	d116      	bne.n	800c5a4 <USB_ActivateEndpoint+0x6ac>
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	657b      	str	r3, [r7, #84]	@ 0x54
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c580:	b29b      	uxth	r3, r3
 800c582:	461a      	mov	r2, r3
 800c584:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c586:	4413      	add	r3, r2
 800c588:	657b      	str	r3, [r7, #84]	@ 0x54
 800c58a:	683b      	ldr	r3, [r7, #0]
 800c58c:	781b      	ldrb	r3, [r3, #0]
 800c58e:	00da      	lsls	r2, r3, #3
 800c590:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c592:	4413      	add	r3, r2
 800c594:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c598:	653b      	str	r3, [r7, #80]	@ 0x50
 800c59a:	683b      	ldr	r3, [r7, #0]
 800c59c:	691b      	ldr	r3, [r3, #16]
 800c59e:	b29a      	uxth	r2, r3
 800c5a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c5a2:	801a      	strh	r2, [r3, #0]
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	647b      	str	r3, [r7, #68]	@ 0x44
 800c5a8:	683b      	ldr	r3, [r7, #0]
 800c5aa:	785b      	ldrb	r3, [r3, #1]
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	d16b      	bne.n	800c688 <USB_ActivateEndpoint+0x790>
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c5ba:	b29b      	uxth	r3, r3
 800c5bc:	461a      	mov	r2, r3
 800c5be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c5c0:	4413      	add	r3, r2
 800c5c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c5c4:	683b      	ldr	r3, [r7, #0]
 800c5c6:	781b      	ldrb	r3, [r3, #0]
 800c5c8:	00da      	lsls	r2, r3, #3
 800c5ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c5cc:	4413      	add	r3, r2
 800c5ce:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c5d2:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c5d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5d6:	881b      	ldrh	r3, [r3, #0]
 800c5d8:	b29b      	uxth	r3, r3
 800c5da:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c5de:	b29a      	uxth	r2, r3
 800c5e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5e2:	801a      	strh	r2, [r3, #0]
 800c5e4:	683b      	ldr	r3, [r7, #0]
 800c5e6:	691b      	ldr	r3, [r3, #16]
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	d10a      	bne.n	800c602 <USB_ActivateEndpoint+0x70a>
 800c5ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5ee:	881b      	ldrh	r3, [r3, #0]
 800c5f0:	b29b      	uxth	r3, r3
 800c5f2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c5f6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c5fa:	b29a      	uxth	r2, r3
 800c5fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5fe:	801a      	strh	r2, [r3, #0]
 800c600:	e05b      	b.n	800c6ba <USB_ActivateEndpoint+0x7c2>
 800c602:	683b      	ldr	r3, [r7, #0]
 800c604:	691b      	ldr	r3, [r3, #16]
 800c606:	2b3e      	cmp	r3, #62	@ 0x3e
 800c608:	d81c      	bhi.n	800c644 <USB_ActivateEndpoint+0x74c>
 800c60a:	683b      	ldr	r3, [r7, #0]
 800c60c:	691b      	ldr	r3, [r3, #16]
 800c60e:	085b      	lsrs	r3, r3, #1
 800c610:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c614:	683b      	ldr	r3, [r7, #0]
 800c616:	691b      	ldr	r3, [r3, #16]
 800c618:	f003 0301 	and.w	r3, r3, #1
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	d004      	beq.n	800c62a <USB_ActivateEndpoint+0x732>
 800c620:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c624:	3301      	adds	r3, #1
 800c626:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c62a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c62c:	881b      	ldrh	r3, [r3, #0]
 800c62e:	b29a      	uxth	r2, r3
 800c630:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c634:	b29b      	uxth	r3, r3
 800c636:	029b      	lsls	r3, r3, #10
 800c638:	b29b      	uxth	r3, r3
 800c63a:	4313      	orrs	r3, r2
 800c63c:	b29a      	uxth	r2, r3
 800c63e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c640:	801a      	strh	r2, [r3, #0]
 800c642:	e03a      	b.n	800c6ba <USB_ActivateEndpoint+0x7c2>
 800c644:	683b      	ldr	r3, [r7, #0]
 800c646:	691b      	ldr	r3, [r3, #16]
 800c648:	095b      	lsrs	r3, r3, #5
 800c64a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c64e:	683b      	ldr	r3, [r7, #0]
 800c650:	691b      	ldr	r3, [r3, #16]
 800c652:	f003 031f 	and.w	r3, r3, #31
 800c656:	2b00      	cmp	r3, #0
 800c658:	d104      	bne.n	800c664 <USB_ActivateEndpoint+0x76c>
 800c65a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c65e:	3b01      	subs	r3, #1
 800c660:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c664:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c666:	881b      	ldrh	r3, [r3, #0]
 800c668:	b29a      	uxth	r2, r3
 800c66a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c66e:	b29b      	uxth	r3, r3
 800c670:	029b      	lsls	r3, r3, #10
 800c672:	b29b      	uxth	r3, r3
 800c674:	4313      	orrs	r3, r2
 800c676:	b29b      	uxth	r3, r3
 800c678:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c67c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c680:	b29a      	uxth	r2, r3
 800c682:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c684:	801a      	strh	r2, [r3, #0]
 800c686:	e018      	b.n	800c6ba <USB_ActivateEndpoint+0x7c2>
 800c688:	683b      	ldr	r3, [r7, #0]
 800c68a:	785b      	ldrb	r3, [r3, #1]
 800c68c:	2b01      	cmp	r3, #1
 800c68e:	d114      	bne.n	800c6ba <USB_ActivateEndpoint+0x7c2>
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c696:	b29b      	uxth	r3, r3
 800c698:	461a      	mov	r2, r3
 800c69a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c69c:	4413      	add	r3, r2
 800c69e:	647b      	str	r3, [r7, #68]	@ 0x44
 800c6a0:	683b      	ldr	r3, [r7, #0]
 800c6a2:	781b      	ldrb	r3, [r3, #0]
 800c6a4:	00da      	lsls	r2, r3, #3
 800c6a6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c6a8:	4413      	add	r3, r2
 800c6aa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c6ae:	643b      	str	r3, [r7, #64]	@ 0x40
 800c6b0:	683b      	ldr	r3, [r7, #0]
 800c6b2:	691b      	ldr	r3, [r3, #16]
 800c6b4:	b29a      	uxth	r2, r3
 800c6b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c6b8:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800c6ba:	687a      	ldr	r2, [r7, #4]
 800c6bc:	683b      	ldr	r3, [r7, #0]
 800c6be:	781b      	ldrb	r3, [r3, #0]
 800c6c0:	009b      	lsls	r3, r3, #2
 800c6c2:	4413      	add	r3, r2
 800c6c4:	881b      	ldrh	r3, [r3, #0]
 800c6c6:	b29b      	uxth	r3, r3
 800c6c8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c6cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c6d0:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800c6d2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c6d4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800c6d8:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800c6da:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c6dc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c6e0:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800c6e2:	687a      	ldr	r2, [r7, #4]
 800c6e4:	683b      	ldr	r3, [r7, #0]
 800c6e6:	781b      	ldrb	r3, [r3, #0]
 800c6e8:	009b      	lsls	r3, r3, #2
 800c6ea:	441a      	add	r2, r3
 800c6ec:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c6ee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c6f2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c6f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c6fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c6fe:	b29b      	uxth	r3, r3
 800c700:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c702:	687a      	ldr	r2, [r7, #4]
 800c704:	683b      	ldr	r3, [r7, #0]
 800c706:	781b      	ldrb	r3, [r3, #0]
 800c708:	009b      	lsls	r3, r3, #2
 800c70a:	4413      	add	r3, r2
 800c70c:	881b      	ldrh	r3, [r3, #0]
 800c70e:	b29b      	uxth	r3, r3
 800c710:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c714:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c718:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800c71a:	687a      	ldr	r2, [r7, #4]
 800c71c:	683b      	ldr	r3, [r7, #0]
 800c71e:	781b      	ldrb	r3, [r3, #0]
 800c720:	009b      	lsls	r3, r3, #2
 800c722:	441a      	add	r2, r3
 800c724:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800c726:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c72a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c72e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c732:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c736:	b29b      	uxth	r3, r3
 800c738:	8013      	strh	r3, [r2, #0]
 800c73a:	e0bc      	b.n	800c8b6 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c73c:	687a      	ldr	r2, [r7, #4]
 800c73e:	683b      	ldr	r3, [r7, #0]
 800c740:	781b      	ldrb	r3, [r3, #0]
 800c742:	009b      	lsls	r3, r3, #2
 800c744:	4413      	add	r3, r2
 800c746:	881b      	ldrh	r3, [r3, #0]
 800c748:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800c74c:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800c750:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c754:	2b00      	cmp	r3, #0
 800c756:	d01d      	beq.n	800c794 <USB_ActivateEndpoint+0x89c>
 800c758:	687a      	ldr	r2, [r7, #4]
 800c75a:	683b      	ldr	r3, [r7, #0]
 800c75c:	781b      	ldrb	r3, [r3, #0]
 800c75e:	009b      	lsls	r3, r3, #2
 800c760:	4413      	add	r3, r2
 800c762:	881b      	ldrh	r3, [r3, #0]
 800c764:	b29b      	uxth	r3, r3
 800c766:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c76a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c76e:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800c772:	687a      	ldr	r2, [r7, #4]
 800c774:	683b      	ldr	r3, [r7, #0]
 800c776:	781b      	ldrb	r3, [r3, #0]
 800c778:	009b      	lsls	r3, r3, #2
 800c77a:	441a      	add	r2, r3
 800c77c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800c780:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c784:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c788:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c78c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c790:	b29b      	uxth	r3, r3
 800c792:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c794:	687a      	ldr	r2, [r7, #4]
 800c796:	683b      	ldr	r3, [r7, #0]
 800c798:	781b      	ldrb	r3, [r3, #0]
 800c79a:	009b      	lsls	r3, r3, #2
 800c79c:	4413      	add	r3, r2
 800c79e:	881b      	ldrh	r3, [r3, #0]
 800c7a0:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800c7a4:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800c7a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	d01d      	beq.n	800c7ec <USB_ActivateEndpoint+0x8f4>
 800c7b0:	687a      	ldr	r2, [r7, #4]
 800c7b2:	683b      	ldr	r3, [r7, #0]
 800c7b4:	781b      	ldrb	r3, [r3, #0]
 800c7b6:	009b      	lsls	r3, r3, #2
 800c7b8:	4413      	add	r3, r2
 800c7ba:	881b      	ldrh	r3, [r3, #0]
 800c7bc:	b29b      	uxth	r3, r3
 800c7be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c7c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c7c6:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800c7ca:	687a      	ldr	r2, [r7, #4]
 800c7cc:	683b      	ldr	r3, [r7, #0]
 800c7ce:	781b      	ldrb	r3, [r3, #0]
 800c7d0:	009b      	lsls	r3, r3, #2
 800c7d2:	441a      	add	r2, r3
 800c7d4:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800c7d8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c7dc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c7e0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c7e4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c7e8:	b29b      	uxth	r3, r3
 800c7ea:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800c7ec:	683b      	ldr	r3, [r7, #0]
 800c7ee:	78db      	ldrb	r3, [r3, #3]
 800c7f0:	2b01      	cmp	r3, #1
 800c7f2:	d024      	beq.n	800c83e <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800c7f4:	687a      	ldr	r2, [r7, #4]
 800c7f6:	683b      	ldr	r3, [r7, #0]
 800c7f8:	781b      	ldrb	r3, [r3, #0]
 800c7fa:	009b      	lsls	r3, r3, #2
 800c7fc:	4413      	add	r3, r2
 800c7fe:	881b      	ldrh	r3, [r3, #0]
 800c800:	b29b      	uxth	r3, r3
 800c802:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c806:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c80a:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800c80e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800c812:	f083 0320 	eor.w	r3, r3, #32
 800c816:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800c81a:	687a      	ldr	r2, [r7, #4]
 800c81c:	683b      	ldr	r3, [r7, #0]
 800c81e:	781b      	ldrb	r3, [r3, #0]
 800c820:	009b      	lsls	r3, r3, #2
 800c822:	441a      	add	r2, r3
 800c824:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800c828:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c82c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c830:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c834:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c838:	b29b      	uxth	r3, r3
 800c83a:	8013      	strh	r3, [r2, #0]
 800c83c:	e01d      	b.n	800c87a <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c83e:	687a      	ldr	r2, [r7, #4]
 800c840:	683b      	ldr	r3, [r7, #0]
 800c842:	781b      	ldrb	r3, [r3, #0]
 800c844:	009b      	lsls	r3, r3, #2
 800c846:	4413      	add	r3, r2
 800c848:	881b      	ldrh	r3, [r3, #0]
 800c84a:	b29b      	uxth	r3, r3
 800c84c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c850:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c854:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800c858:	687a      	ldr	r2, [r7, #4]
 800c85a:	683b      	ldr	r3, [r7, #0]
 800c85c:	781b      	ldrb	r3, [r3, #0]
 800c85e:	009b      	lsls	r3, r3, #2
 800c860:	441a      	add	r2, r3
 800c862:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800c866:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c86a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c86e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c872:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c876:	b29b      	uxth	r3, r3
 800c878:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800c87a:	687a      	ldr	r2, [r7, #4]
 800c87c:	683b      	ldr	r3, [r7, #0]
 800c87e:	781b      	ldrb	r3, [r3, #0]
 800c880:	009b      	lsls	r3, r3, #2
 800c882:	4413      	add	r3, r2
 800c884:	881b      	ldrh	r3, [r3, #0]
 800c886:	b29b      	uxth	r3, r3
 800c888:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c88c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c890:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800c894:	687a      	ldr	r2, [r7, #4]
 800c896:	683b      	ldr	r3, [r7, #0]
 800c898:	781b      	ldrb	r3, [r3, #0]
 800c89a:	009b      	lsls	r3, r3, #2
 800c89c:	441a      	add	r2, r3
 800c89e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800c8a2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c8a6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c8aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c8ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c8b2:	b29b      	uxth	r3, r3
 800c8b4:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800c8b6:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800c8ba:	4618      	mov	r0, r3
 800c8bc:	379c      	adds	r7, #156	@ 0x9c
 800c8be:	46bd      	mov	sp, r7
 800c8c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8c4:	4770      	bx	lr
 800c8c6:	bf00      	nop

0800c8c8 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800c8c8:	b480      	push	{r7}
 800c8ca:	b08d      	sub	sp, #52	@ 0x34
 800c8cc:	af00      	add	r7, sp, #0
 800c8ce:	6078      	str	r0, [r7, #4]
 800c8d0:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800c8d2:	683b      	ldr	r3, [r7, #0]
 800c8d4:	7b1b      	ldrb	r3, [r3, #12]
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	f040 808e 	bne.w	800c9f8 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800c8dc:	683b      	ldr	r3, [r7, #0]
 800c8de:	785b      	ldrb	r3, [r3, #1]
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	d044      	beq.n	800c96e <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c8e4:	687a      	ldr	r2, [r7, #4]
 800c8e6:	683b      	ldr	r3, [r7, #0]
 800c8e8:	781b      	ldrb	r3, [r3, #0]
 800c8ea:	009b      	lsls	r3, r3, #2
 800c8ec:	4413      	add	r3, r2
 800c8ee:	881b      	ldrh	r3, [r3, #0]
 800c8f0:	81bb      	strh	r3, [r7, #12]
 800c8f2:	89bb      	ldrh	r3, [r7, #12]
 800c8f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c8f8:	2b00      	cmp	r3, #0
 800c8fa:	d01b      	beq.n	800c934 <USB_DeactivateEndpoint+0x6c>
 800c8fc:	687a      	ldr	r2, [r7, #4]
 800c8fe:	683b      	ldr	r3, [r7, #0]
 800c900:	781b      	ldrb	r3, [r3, #0]
 800c902:	009b      	lsls	r3, r3, #2
 800c904:	4413      	add	r3, r2
 800c906:	881b      	ldrh	r3, [r3, #0]
 800c908:	b29b      	uxth	r3, r3
 800c90a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c90e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c912:	817b      	strh	r3, [r7, #10]
 800c914:	687a      	ldr	r2, [r7, #4]
 800c916:	683b      	ldr	r3, [r7, #0]
 800c918:	781b      	ldrb	r3, [r3, #0]
 800c91a:	009b      	lsls	r3, r3, #2
 800c91c:	441a      	add	r2, r3
 800c91e:	897b      	ldrh	r3, [r7, #10]
 800c920:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c924:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c928:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c92c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c930:	b29b      	uxth	r3, r3
 800c932:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c934:	687a      	ldr	r2, [r7, #4]
 800c936:	683b      	ldr	r3, [r7, #0]
 800c938:	781b      	ldrb	r3, [r3, #0]
 800c93a:	009b      	lsls	r3, r3, #2
 800c93c:	4413      	add	r3, r2
 800c93e:	881b      	ldrh	r3, [r3, #0]
 800c940:	b29b      	uxth	r3, r3
 800c942:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c946:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c94a:	813b      	strh	r3, [r7, #8]
 800c94c:	687a      	ldr	r2, [r7, #4]
 800c94e:	683b      	ldr	r3, [r7, #0]
 800c950:	781b      	ldrb	r3, [r3, #0]
 800c952:	009b      	lsls	r3, r3, #2
 800c954:	441a      	add	r2, r3
 800c956:	893b      	ldrh	r3, [r7, #8]
 800c958:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c95c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c960:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c964:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c968:	b29b      	uxth	r3, r3
 800c96a:	8013      	strh	r3, [r2, #0]
 800c96c:	e192      	b.n	800cc94 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c96e:	687a      	ldr	r2, [r7, #4]
 800c970:	683b      	ldr	r3, [r7, #0]
 800c972:	781b      	ldrb	r3, [r3, #0]
 800c974:	009b      	lsls	r3, r3, #2
 800c976:	4413      	add	r3, r2
 800c978:	881b      	ldrh	r3, [r3, #0]
 800c97a:	827b      	strh	r3, [r7, #18]
 800c97c:	8a7b      	ldrh	r3, [r7, #18]
 800c97e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c982:	2b00      	cmp	r3, #0
 800c984:	d01b      	beq.n	800c9be <USB_DeactivateEndpoint+0xf6>
 800c986:	687a      	ldr	r2, [r7, #4]
 800c988:	683b      	ldr	r3, [r7, #0]
 800c98a:	781b      	ldrb	r3, [r3, #0]
 800c98c:	009b      	lsls	r3, r3, #2
 800c98e:	4413      	add	r3, r2
 800c990:	881b      	ldrh	r3, [r3, #0]
 800c992:	b29b      	uxth	r3, r3
 800c994:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c998:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c99c:	823b      	strh	r3, [r7, #16]
 800c99e:	687a      	ldr	r2, [r7, #4]
 800c9a0:	683b      	ldr	r3, [r7, #0]
 800c9a2:	781b      	ldrb	r3, [r3, #0]
 800c9a4:	009b      	lsls	r3, r3, #2
 800c9a6:	441a      	add	r2, r3
 800c9a8:	8a3b      	ldrh	r3, [r7, #16]
 800c9aa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c9ae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c9b2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c9b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c9ba:	b29b      	uxth	r3, r3
 800c9bc:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800c9be:	687a      	ldr	r2, [r7, #4]
 800c9c0:	683b      	ldr	r3, [r7, #0]
 800c9c2:	781b      	ldrb	r3, [r3, #0]
 800c9c4:	009b      	lsls	r3, r3, #2
 800c9c6:	4413      	add	r3, r2
 800c9c8:	881b      	ldrh	r3, [r3, #0]
 800c9ca:	b29b      	uxth	r3, r3
 800c9cc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c9d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c9d4:	81fb      	strh	r3, [r7, #14]
 800c9d6:	687a      	ldr	r2, [r7, #4]
 800c9d8:	683b      	ldr	r3, [r7, #0]
 800c9da:	781b      	ldrb	r3, [r3, #0]
 800c9dc:	009b      	lsls	r3, r3, #2
 800c9de:	441a      	add	r2, r3
 800c9e0:	89fb      	ldrh	r3, [r7, #14]
 800c9e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c9e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c9ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c9ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c9f2:	b29b      	uxth	r3, r3
 800c9f4:	8013      	strh	r3, [r2, #0]
 800c9f6:	e14d      	b.n	800cc94 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800c9f8:	683b      	ldr	r3, [r7, #0]
 800c9fa:	785b      	ldrb	r3, [r3, #1]
 800c9fc:	2b00      	cmp	r3, #0
 800c9fe:	f040 80a5 	bne.w	800cb4c <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ca02:	687a      	ldr	r2, [r7, #4]
 800ca04:	683b      	ldr	r3, [r7, #0]
 800ca06:	781b      	ldrb	r3, [r3, #0]
 800ca08:	009b      	lsls	r3, r3, #2
 800ca0a:	4413      	add	r3, r2
 800ca0c:	881b      	ldrh	r3, [r3, #0]
 800ca0e:	843b      	strh	r3, [r7, #32]
 800ca10:	8c3b      	ldrh	r3, [r7, #32]
 800ca12:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d01b      	beq.n	800ca52 <USB_DeactivateEndpoint+0x18a>
 800ca1a:	687a      	ldr	r2, [r7, #4]
 800ca1c:	683b      	ldr	r3, [r7, #0]
 800ca1e:	781b      	ldrb	r3, [r3, #0]
 800ca20:	009b      	lsls	r3, r3, #2
 800ca22:	4413      	add	r3, r2
 800ca24:	881b      	ldrh	r3, [r3, #0]
 800ca26:	b29b      	uxth	r3, r3
 800ca28:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ca2c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ca30:	83fb      	strh	r3, [r7, #30]
 800ca32:	687a      	ldr	r2, [r7, #4]
 800ca34:	683b      	ldr	r3, [r7, #0]
 800ca36:	781b      	ldrb	r3, [r3, #0]
 800ca38:	009b      	lsls	r3, r3, #2
 800ca3a:	441a      	add	r2, r3
 800ca3c:	8bfb      	ldrh	r3, [r7, #30]
 800ca3e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ca42:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ca46:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ca4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ca4e:	b29b      	uxth	r3, r3
 800ca50:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ca52:	687a      	ldr	r2, [r7, #4]
 800ca54:	683b      	ldr	r3, [r7, #0]
 800ca56:	781b      	ldrb	r3, [r3, #0]
 800ca58:	009b      	lsls	r3, r3, #2
 800ca5a:	4413      	add	r3, r2
 800ca5c:	881b      	ldrh	r3, [r3, #0]
 800ca5e:	83bb      	strh	r3, [r7, #28]
 800ca60:	8bbb      	ldrh	r3, [r7, #28]
 800ca62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	d01b      	beq.n	800caa2 <USB_DeactivateEndpoint+0x1da>
 800ca6a:	687a      	ldr	r2, [r7, #4]
 800ca6c:	683b      	ldr	r3, [r7, #0]
 800ca6e:	781b      	ldrb	r3, [r3, #0]
 800ca70:	009b      	lsls	r3, r3, #2
 800ca72:	4413      	add	r3, r2
 800ca74:	881b      	ldrh	r3, [r3, #0]
 800ca76:	b29b      	uxth	r3, r3
 800ca78:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ca7c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ca80:	837b      	strh	r3, [r7, #26]
 800ca82:	687a      	ldr	r2, [r7, #4]
 800ca84:	683b      	ldr	r3, [r7, #0]
 800ca86:	781b      	ldrb	r3, [r3, #0]
 800ca88:	009b      	lsls	r3, r3, #2
 800ca8a:	441a      	add	r2, r3
 800ca8c:	8b7b      	ldrh	r3, [r7, #26]
 800ca8e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ca92:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ca96:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ca9a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ca9e:	b29b      	uxth	r3, r3
 800caa0:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800caa2:	687a      	ldr	r2, [r7, #4]
 800caa4:	683b      	ldr	r3, [r7, #0]
 800caa6:	781b      	ldrb	r3, [r3, #0]
 800caa8:	009b      	lsls	r3, r3, #2
 800caaa:	4413      	add	r3, r2
 800caac:	881b      	ldrh	r3, [r3, #0]
 800caae:	b29b      	uxth	r3, r3
 800cab0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cab4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cab8:	833b      	strh	r3, [r7, #24]
 800caba:	687a      	ldr	r2, [r7, #4]
 800cabc:	683b      	ldr	r3, [r7, #0]
 800cabe:	781b      	ldrb	r3, [r3, #0]
 800cac0:	009b      	lsls	r3, r3, #2
 800cac2:	441a      	add	r2, r3
 800cac4:	8b3b      	ldrh	r3, [r7, #24]
 800cac6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800caca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cace:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cad2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800cad6:	b29b      	uxth	r3, r3
 800cad8:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800cada:	687a      	ldr	r2, [r7, #4]
 800cadc:	683b      	ldr	r3, [r7, #0]
 800cade:	781b      	ldrb	r3, [r3, #0]
 800cae0:	009b      	lsls	r3, r3, #2
 800cae2:	4413      	add	r3, r2
 800cae4:	881b      	ldrh	r3, [r3, #0]
 800cae6:	b29b      	uxth	r3, r3
 800cae8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800caec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800caf0:	82fb      	strh	r3, [r7, #22]
 800caf2:	687a      	ldr	r2, [r7, #4]
 800caf4:	683b      	ldr	r3, [r7, #0]
 800caf6:	781b      	ldrb	r3, [r3, #0]
 800caf8:	009b      	lsls	r3, r3, #2
 800cafa:	441a      	add	r2, r3
 800cafc:	8afb      	ldrh	r3, [r7, #22]
 800cafe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cb02:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cb06:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cb0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cb0e:	b29b      	uxth	r3, r3
 800cb10:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800cb12:	687a      	ldr	r2, [r7, #4]
 800cb14:	683b      	ldr	r3, [r7, #0]
 800cb16:	781b      	ldrb	r3, [r3, #0]
 800cb18:	009b      	lsls	r3, r3, #2
 800cb1a:	4413      	add	r3, r2
 800cb1c:	881b      	ldrh	r3, [r3, #0]
 800cb1e:	b29b      	uxth	r3, r3
 800cb20:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cb24:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cb28:	82bb      	strh	r3, [r7, #20]
 800cb2a:	687a      	ldr	r2, [r7, #4]
 800cb2c:	683b      	ldr	r3, [r7, #0]
 800cb2e:	781b      	ldrb	r3, [r3, #0]
 800cb30:	009b      	lsls	r3, r3, #2
 800cb32:	441a      	add	r2, r3
 800cb34:	8abb      	ldrh	r3, [r7, #20]
 800cb36:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cb3a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cb3e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cb42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cb46:	b29b      	uxth	r3, r3
 800cb48:	8013      	strh	r3, [r2, #0]
 800cb4a:	e0a3      	b.n	800cc94 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800cb4c:	687a      	ldr	r2, [r7, #4]
 800cb4e:	683b      	ldr	r3, [r7, #0]
 800cb50:	781b      	ldrb	r3, [r3, #0]
 800cb52:	009b      	lsls	r3, r3, #2
 800cb54:	4413      	add	r3, r2
 800cb56:	881b      	ldrh	r3, [r3, #0]
 800cb58:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800cb5a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800cb5c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d01b      	beq.n	800cb9c <USB_DeactivateEndpoint+0x2d4>
 800cb64:	687a      	ldr	r2, [r7, #4]
 800cb66:	683b      	ldr	r3, [r7, #0]
 800cb68:	781b      	ldrb	r3, [r3, #0]
 800cb6a:	009b      	lsls	r3, r3, #2
 800cb6c:	4413      	add	r3, r2
 800cb6e:	881b      	ldrh	r3, [r3, #0]
 800cb70:	b29b      	uxth	r3, r3
 800cb72:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cb76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cb7a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800cb7c:	687a      	ldr	r2, [r7, #4]
 800cb7e:	683b      	ldr	r3, [r7, #0]
 800cb80:	781b      	ldrb	r3, [r3, #0]
 800cb82:	009b      	lsls	r3, r3, #2
 800cb84:	441a      	add	r2, r3
 800cb86:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800cb88:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cb8c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cb90:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800cb94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cb98:	b29b      	uxth	r3, r3
 800cb9a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800cb9c:	687a      	ldr	r2, [r7, #4]
 800cb9e:	683b      	ldr	r3, [r7, #0]
 800cba0:	781b      	ldrb	r3, [r3, #0]
 800cba2:	009b      	lsls	r3, r3, #2
 800cba4:	4413      	add	r3, r2
 800cba6:	881b      	ldrh	r3, [r3, #0]
 800cba8:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800cbaa:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800cbac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d01b      	beq.n	800cbec <USB_DeactivateEndpoint+0x324>
 800cbb4:	687a      	ldr	r2, [r7, #4]
 800cbb6:	683b      	ldr	r3, [r7, #0]
 800cbb8:	781b      	ldrb	r3, [r3, #0]
 800cbba:	009b      	lsls	r3, r3, #2
 800cbbc:	4413      	add	r3, r2
 800cbbe:	881b      	ldrh	r3, [r3, #0]
 800cbc0:	b29b      	uxth	r3, r3
 800cbc2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cbc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cbca:	853b      	strh	r3, [r7, #40]	@ 0x28
 800cbcc:	687a      	ldr	r2, [r7, #4]
 800cbce:	683b      	ldr	r3, [r7, #0]
 800cbd0:	781b      	ldrb	r3, [r3, #0]
 800cbd2:	009b      	lsls	r3, r3, #2
 800cbd4:	441a      	add	r2, r3
 800cbd6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800cbd8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cbdc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cbe0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cbe4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800cbe8:	b29b      	uxth	r3, r3
 800cbea:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800cbec:	687a      	ldr	r2, [r7, #4]
 800cbee:	683b      	ldr	r3, [r7, #0]
 800cbf0:	781b      	ldrb	r3, [r3, #0]
 800cbf2:	009b      	lsls	r3, r3, #2
 800cbf4:	4413      	add	r3, r2
 800cbf6:	881b      	ldrh	r3, [r3, #0]
 800cbf8:	b29b      	uxth	r3, r3
 800cbfa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cbfe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cc02:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800cc04:	687a      	ldr	r2, [r7, #4]
 800cc06:	683b      	ldr	r3, [r7, #0]
 800cc08:	781b      	ldrb	r3, [r3, #0]
 800cc0a:	009b      	lsls	r3, r3, #2
 800cc0c:	441a      	add	r2, r3
 800cc0e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800cc10:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cc14:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cc18:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800cc1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cc20:	b29b      	uxth	r3, r3
 800cc22:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800cc24:	687a      	ldr	r2, [r7, #4]
 800cc26:	683b      	ldr	r3, [r7, #0]
 800cc28:	781b      	ldrb	r3, [r3, #0]
 800cc2a:	009b      	lsls	r3, r3, #2
 800cc2c:	4413      	add	r3, r2
 800cc2e:	881b      	ldrh	r3, [r3, #0]
 800cc30:	b29b      	uxth	r3, r3
 800cc32:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cc36:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cc3a:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800cc3c:	687a      	ldr	r2, [r7, #4]
 800cc3e:	683b      	ldr	r3, [r7, #0]
 800cc40:	781b      	ldrb	r3, [r3, #0]
 800cc42:	009b      	lsls	r3, r3, #2
 800cc44:	441a      	add	r2, r3
 800cc46:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800cc48:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cc4c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cc50:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cc54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cc58:	b29b      	uxth	r3, r3
 800cc5a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800cc5c:	687a      	ldr	r2, [r7, #4]
 800cc5e:	683b      	ldr	r3, [r7, #0]
 800cc60:	781b      	ldrb	r3, [r3, #0]
 800cc62:	009b      	lsls	r3, r3, #2
 800cc64:	4413      	add	r3, r2
 800cc66:	881b      	ldrh	r3, [r3, #0]
 800cc68:	b29b      	uxth	r3, r3
 800cc6a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cc6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cc72:	847b      	strh	r3, [r7, #34]	@ 0x22
 800cc74:	687a      	ldr	r2, [r7, #4]
 800cc76:	683b      	ldr	r3, [r7, #0]
 800cc78:	781b      	ldrb	r3, [r3, #0]
 800cc7a:	009b      	lsls	r3, r3, #2
 800cc7c:	441a      	add	r2, r3
 800cc7e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800cc80:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cc84:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cc88:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cc8c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cc90:	b29b      	uxth	r3, r3
 800cc92:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800cc94:	2300      	movs	r3, #0
}
 800cc96:	4618      	mov	r0, r3
 800cc98:	3734      	adds	r7, #52	@ 0x34
 800cc9a:	46bd      	mov	sp, r7
 800cc9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cca0:	4770      	bx	lr

0800cca2 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800cca2:	b580      	push	{r7, lr}
 800cca4:	b0ac      	sub	sp, #176	@ 0xb0
 800cca6:	af00      	add	r7, sp, #0
 800cca8:	6078      	str	r0, [r7, #4]
 800ccaa:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ccac:	683b      	ldr	r3, [r7, #0]
 800ccae:	785b      	ldrb	r3, [r3, #1]
 800ccb0:	2b01      	cmp	r3, #1
 800ccb2:	f040 84ca 	bne.w	800d64a <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800ccb6:	683b      	ldr	r3, [r7, #0]
 800ccb8:	699a      	ldr	r2, [r3, #24]
 800ccba:	683b      	ldr	r3, [r7, #0]
 800ccbc:	691b      	ldr	r3, [r3, #16]
 800ccbe:	429a      	cmp	r2, r3
 800ccc0:	d904      	bls.n	800cccc <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800ccc2:	683b      	ldr	r3, [r7, #0]
 800ccc4:	691b      	ldr	r3, [r3, #16]
 800ccc6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ccca:	e003      	b.n	800ccd4 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800cccc:	683b      	ldr	r3, [r7, #0]
 800ccce:	699b      	ldr	r3, [r3, #24]
 800ccd0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800ccd4:	683b      	ldr	r3, [r7, #0]
 800ccd6:	7b1b      	ldrb	r3, [r3, #12]
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	d122      	bne.n	800cd22 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800ccdc:	683b      	ldr	r3, [r7, #0]
 800ccde:	6959      	ldr	r1, [r3, #20]
 800cce0:	683b      	ldr	r3, [r7, #0]
 800cce2:	88da      	ldrh	r2, [r3, #6]
 800cce4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cce8:	b29b      	uxth	r3, r3
 800ccea:	6878      	ldr	r0, [r7, #4]
 800ccec:	f000 febd 	bl	800da6a <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	613b      	str	r3, [r7, #16]
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ccfa:	b29b      	uxth	r3, r3
 800ccfc:	461a      	mov	r2, r3
 800ccfe:	693b      	ldr	r3, [r7, #16]
 800cd00:	4413      	add	r3, r2
 800cd02:	613b      	str	r3, [r7, #16]
 800cd04:	683b      	ldr	r3, [r7, #0]
 800cd06:	781b      	ldrb	r3, [r3, #0]
 800cd08:	00da      	lsls	r2, r3, #3
 800cd0a:	693b      	ldr	r3, [r7, #16]
 800cd0c:	4413      	add	r3, r2
 800cd0e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cd12:	60fb      	str	r3, [r7, #12]
 800cd14:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cd18:	b29a      	uxth	r2, r3
 800cd1a:	68fb      	ldr	r3, [r7, #12]
 800cd1c:	801a      	strh	r2, [r3, #0]
 800cd1e:	f000 bc6f 	b.w	800d600 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800cd22:	683b      	ldr	r3, [r7, #0]
 800cd24:	78db      	ldrb	r3, [r3, #3]
 800cd26:	2b02      	cmp	r3, #2
 800cd28:	f040 831e 	bne.w	800d368 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800cd2c:	683b      	ldr	r3, [r7, #0]
 800cd2e:	6a1a      	ldr	r2, [r3, #32]
 800cd30:	683b      	ldr	r3, [r7, #0]
 800cd32:	691b      	ldr	r3, [r3, #16]
 800cd34:	429a      	cmp	r2, r3
 800cd36:	f240 82cf 	bls.w	800d2d8 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800cd3a:	687a      	ldr	r2, [r7, #4]
 800cd3c:	683b      	ldr	r3, [r7, #0]
 800cd3e:	781b      	ldrb	r3, [r3, #0]
 800cd40:	009b      	lsls	r3, r3, #2
 800cd42:	4413      	add	r3, r2
 800cd44:	881b      	ldrh	r3, [r3, #0]
 800cd46:	b29b      	uxth	r3, r3
 800cd48:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cd4c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cd50:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800cd54:	687a      	ldr	r2, [r7, #4]
 800cd56:	683b      	ldr	r3, [r7, #0]
 800cd58:	781b      	ldrb	r3, [r3, #0]
 800cd5a:	009b      	lsls	r3, r3, #2
 800cd5c:	441a      	add	r2, r3
 800cd5e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800cd62:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cd66:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cd6a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800cd6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cd72:	b29b      	uxth	r3, r3
 800cd74:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800cd76:	683b      	ldr	r3, [r7, #0]
 800cd78:	6a1a      	ldr	r2, [r3, #32]
 800cd7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cd7e:	1ad2      	subs	r2, r2, r3
 800cd80:	683b      	ldr	r3, [r7, #0]
 800cd82:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800cd84:	687a      	ldr	r2, [r7, #4]
 800cd86:	683b      	ldr	r3, [r7, #0]
 800cd88:	781b      	ldrb	r3, [r3, #0]
 800cd8a:	009b      	lsls	r3, r3, #2
 800cd8c:	4413      	add	r3, r2
 800cd8e:	881b      	ldrh	r3, [r3, #0]
 800cd90:	b29b      	uxth	r3, r3
 800cd92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	f000 814f 	beq.w	800d03a <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	633b      	str	r3, [r7, #48]	@ 0x30
 800cda0:	683b      	ldr	r3, [r7, #0]
 800cda2:	785b      	ldrb	r3, [r3, #1]
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	d16b      	bne.n	800ce80 <USB_EPStartXfer+0x1de>
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cdb2:	b29b      	uxth	r3, r3
 800cdb4:	461a      	mov	r2, r3
 800cdb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cdb8:	4413      	add	r3, r2
 800cdba:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cdbc:	683b      	ldr	r3, [r7, #0]
 800cdbe:	781b      	ldrb	r3, [r3, #0]
 800cdc0:	00da      	lsls	r2, r3, #3
 800cdc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cdc4:	4413      	add	r3, r2
 800cdc6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cdca:	627b      	str	r3, [r7, #36]	@ 0x24
 800cdcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdce:	881b      	ldrh	r3, [r3, #0]
 800cdd0:	b29b      	uxth	r3, r3
 800cdd2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cdd6:	b29a      	uxth	r2, r3
 800cdd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdda:	801a      	strh	r2, [r3, #0]
 800cddc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	d10a      	bne.n	800cdfa <USB_EPStartXfer+0x158>
 800cde4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cde6:	881b      	ldrh	r3, [r3, #0]
 800cde8:	b29b      	uxth	r3, r3
 800cdea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cdee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cdf2:	b29a      	uxth	r2, r3
 800cdf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdf6:	801a      	strh	r2, [r3, #0]
 800cdf8:	e05b      	b.n	800ceb2 <USB_EPStartXfer+0x210>
 800cdfa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cdfe:	2b3e      	cmp	r3, #62	@ 0x3e
 800ce00:	d81c      	bhi.n	800ce3c <USB_EPStartXfer+0x19a>
 800ce02:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ce06:	085b      	lsrs	r3, r3, #1
 800ce08:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ce0c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ce10:	f003 0301 	and.w	r3, r3, #1
 800ce14:	2b00      	cmp	r3, #0
 800ce16:	d004      	beq.n	800ce22 <USB_EPStartXfer+0x180>
 800ce18:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ce1c:	3301      	adds	r3, #1
 800ce1e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ce22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce24:	881b      	ldrh	r3, [r3, #0]
 800ce26:	b29a      	uxth	r2, r3
 800ce28:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ce2c:	b29b      	uxth	r3, r3
 800ce2e:	029b      	lsls	r3, r3, #10
 800ce30:	b29b      	uxth	r3, r3
 800ce32:	4313      	orrs	r3, r2
 800ce34:	b29a      	uxth	r2, r3
 800ce36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce38:	801a      	strh	r2, [r3, #0]
 800ce3a:	e03a      	b.n	800ceb2 <USB_EPStartXfer+0x210>
 800ce3c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ce40:	095b      	lsrs	r3, r3, #5
 800ce42:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ce46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ce4a:	f003 031f 	and.w	r3, r3, #31
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	d104      	bne.n	800ce5c <USB_EPStartXfer+0x1ba>
 800ce52:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ce56:	3b01      	subs	r3, #1
 800ce58:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ce5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce5e:	881b      	ldrh	r3, [r3, #0]
 800ce60:	b29a      	uxth	r2, r3
 800ce62:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ce66:	b29b      	uxth	r3, r3
 800ce68:	029b      	lsls	r3, r3, #10
 800ce6a:	b29b      	uxth	r3, r3
 800ce6c:	4313      	orrs	r3, r2
 800ce6e:	b29b      	uxth	r3, r3
 800ce70:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ce74:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ce78:	b29a      	uxth	r2, r3
 800ce7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce7c:	801a      	strh	r2, [r3, #0]
 800ce7e:	e018      	b.n	800ceb2 <USB_EPStartXfer+0x210>
 800ce80:	683b      	ldr	r3, [r7, #0]
 800ce82:	785b      	ldrb	r3, [r3, #1]
 800ce84:	2b01      	cmp	r3, #1
 800ce86:	d114      	bne.n	800ceb2 <USB_EPStartXfer+0x210>
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ce8e:	b29b      	uxth	r3, r3
 800ce90:	461a      	mov	r2, r3
 800ce92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce94:	4413      	add	r3, r2
 800ce96:	633b      	str	r3, [r7, #48]	@ 0x30
 800ce98:	683b      	ldr	r3, [r7, #0]
 800ce9a:	781b      	ldrb	r3, [r3, #0]
 800ce9c:	00da      	lsls	r2, r3, #3
 800ce9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cea0:	4413      	add	r3, r2
 800cea2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cea6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cea8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ceac:	b29a      	uxth	r2, r3
 800ceae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ceb0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800ceb2:	683b      	ldr	r3, [r7, #0]
 800ceb4:	895b      	ldrh	r3, [r3, #10]
 800ceb6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ceba:	683b      	ldr	r3, [r7, #0]
 800cebc:	6959      	ldr	r1, [r3, #20]
 800cebe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cec2:	b29b      	uxth	r3, r3
 800cec4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800cec8:	6878      	ldr	r0, [r7, #4]
 800ceca:	f000 fdce 	bl	800da6a <USB_WritePMA>
            ep->xfer_buff += len;
 800cece:	683b      	ldr	r3, [r7, #0]
 800ced0:	695a      	ldr	r2, [r3, #20]
 800ced2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ced6:	441a      	add	r2, r3
 800ced8:	683b      	ldr	r3, [r7, #0]
 800ceda:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800cedc:	683b      	ldr	r3, [r7, #0]
 800cede:	6a1a      	ldr	r2, [r3, #32]
 800cee0:	683b      	ldr	r3, [r7, #0]
 800cee2:	691b      	ldr	r3, [r3, #16]
 800cee4:	429a      	cmp	r2, r3
 800cee6:	d907      	bls.n	800cef8 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800cee8:	683b      	ldr	r3, [r7, #0]
 800ceea:	6a1a      	ldr	r2, [r3, #32]
 800ceec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cef0:	1ad2      	subs	r2, r2, r3
 800cef2:	683b      	ldr	r3, [r7, #0]
 800cef4:	621a      	str	r2, [r3, #32]
 800cef6:	e006      	b.n	800cf06 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800cef8:	683b      	ldr	r3, [r7, #0]
 800cefa:	6a1b      	ldr	r3, [r3, #32]
 800cefc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800cf00:	683b      	ldr	r3, [r7, #0]
 800cf02:	2200      	movs	r2, #0
 800cf04:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800cf06:	683b      	ldr	r3, [r7, #0]
 800cf08:	785b      	ldrb	r3, [r3, #1]
 800cf0a:	2b00      	cmp	r3, #0
 800cf0c:	d16b      	bne.n	800cfe6 <USB_EPStartXfer+0x344>
 800cf0e:	687b      	ldr	r3, [r7, #4]
 800cf10:	61bb      	str	r3, [r7, #24]
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cf18:	b29b      	uxth	r3, r3
 800cf1a:	461a      	mov	r2, r3
 800cf1c:	69bb      	ldr	r3, [r7, #24]
 800cf1e:	4413      	add	r3, r2
 800cf20:	61bb      	str	r3, [r7, #24]
 800cf22:	683b      	ldr	r3, [r7, #0]
 800cf24:	781b      	ldrb	r3, [r3, #0]
 800cf26:	00da      	lsls	r2, r3, #3
 800cf28:	69bb      	ldr	r3, [r7, #24]
 800cf2a:	4413      	add	r3, r2
 800cf2c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800cf30:	617b      	str	r3, [r7, #20]
 800cf32:	697b      	ldr	r3, [r7, #20]
 800cf34:	881b      	ldrh	r3, [r3, #0]
 800cf36:	b29b      	uxth	r3, r3
 800cf38:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cf3c:	b29a      	uxth	r2, r3
 800cf3e:	697b      	ldr	r3, [r7, #20]
 800cf40:	801a      	strh	r2, [r3, #0]
 800cf42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cf46:	2b00      	cmp	r3, #0
 800cf48:	d10a      	bne.n	800cf60 <USB_EPStartXfer+0x2be>
 800cf4a:	697b      	ldr	r3, [r7, #20]
 800cf4c:	881b      	ldrh	r3, [r3, #0]
 800cf4e:	b29b      	uxth	r3, r3
 800cf50:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cf54:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cf58:	b29a      	uxth	r2, r3
 800cf5a:	697b      	ldr	r3, [r7, #20]
 800cf5c:	801a      	strh	r2, [r3, #0]
 800cf5e:	e05d      	b.n	800d01c <USB_EPStartXfer+0x37a>
 800cf60:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cf64:	2b3e      	cmp	r3, #62	@ 0x3e
 800cf66:	d81c      	bhi.n	800cfa2 <USB_EPStartXfer+0x300>
 800cf68:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cf6c:	085b      	lsrs	r3, r3, #1
 800cf6e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800cf72:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cf76:	f003 0301 	and.w	r3, r3, #1
 800cf7a:	2b00      	cmp	r3, #0
 800cf7c:	d004      	beq.n	800cf88 <USB_EPStartXfer+0x2e6>
 800cf7e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800cf82:	3301      	adds	r3, #1
 800cf84:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800cf88:	697b      	ldr	r3, [r7, #20]
 800cf8a:	881b      	ldrh	r3, [r3, #0]
 800cf8c:	b29a      	uxth	r2, r3
 800cf8e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800cf92:	b29b      	uxth	r3, r3
 800cf94:	029b      	lsls	r3, r3, #10
 800cf96:	b29b      	uxth	r3, r3
 800cf98:	4313      	orrs	r3, r2
 800cf9a:	b29a      	uxth	r2, r3
 800cf9c:	697b      	ldr	r3, [r7, #20]
 800cf9e:	801a      	strh	r2, [r3, #0]
 800cfa0:	e03c      	b.n	800d01c <USB_EPStartXfer+0x37a>
 800cfa2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cfa6:	095b      	lsrs	r3, r3, #5
 800cfa8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800cfac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cfb0:	f003 031f 	and.w	r3, r3, #31
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	d104      	bne.n	800cfc2 <USB_EPStartXfer+0x320>
 800cfb8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800cfbc:	3b01      	subs	r3, #1
 800cfbe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800cfc2:	697b      	ldr	r3, [r7, #20]
 800cfc4:	881b      	ldrh	r3, [r3, #0]
 800cfc6:	b29a      	uxth	r2, r3
 800cfc8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800cfcc:	b29b      	uxth	r3, r3
 800cfce:	029b      	lsls	r3, r3, #10
 800cfd0:	b29b      	uxth	r3, r3
 800cfd2:	4313      	orrs	r3, r2
 800cfd4:	b29b      	uxth	r3, r3
 800cfd6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cfda:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cfde:	b29a      	uxth	r2, r3
 800cfe0:	697b      	ldr	r3, [r7, #20]
 800cfe2:	801a      	strh	r2, [r3, #0]
 800cfe4:	e01a      	b.n	800d01c <USB_EPStartXfer+0x37a>
 800cfe6:	683b      	ldr	r3, [r7, #0]
 800cfe8:	785b      	ldrb	r3, [r3, #1]
 800cfea:	2b01      	cmp	r3, #1
 800cfec:	d116      	bne.n	800d01c <USB_EPStartXfer+0x37a>
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	623b      	str	r3, [r7, #32]
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cff8:	b29b      	uxth	r3, r3
 800cffa:	461a      	mov	r2, r3
 800cffc:	6a3b      	ldr	r3, [r7, #32]
 800cffe:	4413      	add	r3, r2
 800d000:	623b      	str	r3, [r7, #32]
 800d002:	683b      	ldr	r3, [r7, #0]
 800d004:	781b      	ldrb	r3, [r3, #0]
 800d006:	00da      	lsls	r2, r3, #3
 800d008:	6a3b      	ldr	r3, [r7, #32]
 800d00a:	4413      	add	r3, r2
 800d00c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d010:	61fb      	str	r3, [r7, #28]
 800d012:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d016:	b29a      	uxth	r2, r3
 800d018:	69fb      	ldr	r3, [r7, #28]
 800d01a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800d01c:	683b      	ldr	r3, [r7, #0]
 800d01e:	891b      	ldrh	r3, [r3, #8]
 800d020:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d024:	683b      	ldr	r3, [r7, #0]
 800d026:	6959      	ldr	r1, [r3, #20]
 800d028:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d02c:	b29b      	uxth	r3, r3
 800d02e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d032:	6878      	ldr	r0, [r7, #4]
 800d034:	f000 fd19 	bl	800da6a <USB_WritePMA>
 800d038:	e2e2      	b.n	800d600 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800d03a:	683b      	ldr	r3, [r7, #0]
 800d03c:	785b      	ldrb	r3, [r3, #1]
 800d03e:	2b00      	cmp	r3, #0
 800d040:	d16b      	bne.n	800d11a <USB_EPStartXfer+0x478>
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d04c:	b29b      	uxth	r3, r3
 800d04e:	461a      	mov	r2, r3
 800d050:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d052:	4413      	add	r3, r2
 800d054:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d056:	683b      	ldr	r3, [r7, #0]
 800d058:	781b      	ldrb	r3, [r3, #0]
 800d05a:	00da      	lsls	r2, r3, #3
 800d05c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d05e:	4413      	add	r3, r2
 800d060:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d064:	647b      	str	r3, [r7, #68]	@ 0x44
 800d066:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d068:	881b      	ldrh	r3, [r3, #0]
 800d06a:	b29b      	uxth	r3, r3
 800d06c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d070:	b29a      	uxth	r2, r3
 800d072:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d074:	801a      	strh	r2, [r3, #0]
 800d076:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d07a:	2b00      	cmp	r3, #0
 800d07c:	d10a      	bne.n	800d094 <USB_EPStartXfer+0x3f2>
 800d07e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d080:	881b      	ldrh	r3, [r3, #0]
 800d082:	b29b      	uxth	r3, r3
 800d084:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d088:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d08c:	b29a      	uxth	r2, r3
 800d08e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d090:	801a      	strh	r2, [r3, #0]
 800d092:	e05d      	b.n	800d150 <USB_EPStartXfer+0x4ae>
 800d094:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d098:	2b3e      	cmp	r3, #62	@ 0x3e
 800d09a:	d81c      	bhi.n	800d0d6 <USB_EPStartXfer+0x434>
 800d09c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d0a0:	085b      	lsrs	r3, r3, #1
 800d0a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800d0a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d0aa:	f003 0301 	and.w	r3, r3, #1
 800d0ae:	2b00      	cmp	r3, #0
 800d0b0:	d004      	beq.n	800d0bc <USB_EPStartXfer+0x41a>
 800d0b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d0b6:	3301      	adds	r3, #1
 800d0b8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800d0bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d0be:	881b      	ldrh	r3, [r3, #0]
 800d0c0:	b29a      	uxth	r2, r3
 800d0c2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d0c6:	b29b      	uxth	r3, r3
 800d0c8:	029b      	lsls	r3, r3, #10
 800d0ca:	b29b      	uxth	r3, r3
 800d0cc:	4313      	orrs	r3, r2
 800d0ce:	b29a      	uxth	r2, r3
 800d0d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d0d2:	801a      	strh	r2, [r3, #0]
 800d0d4:	e03c      	b.n	800d150 <USB_EPStartXfer+0x4ae>
 800d0d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d0da:	095b      	lsrs	r3, r3, #5
 800d0dc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800d0e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d0e4:	f003 031f 	and.w	r3, r3, #31
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	d104      	bne.n	800d0f6 <USB_EPStartXfer+0x454>
 800d0ec:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d0f0:	3b01      	subs	r3, #1
 800d0f2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800d0f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d0f8:	881b      	ldrh	r3, [r3, #0]
 800d0fa:	b29a      	uxth	r2, r3
 800d0fc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d100:	b29b      	uxth	r3, r3
 800d102:	029b      	lsls	r3, r3, #10
 800d104:	b29b      	uxth	r3, r3
 800d106:	4313      	orrs	r3, r2
 800d108:	b29b      	uxth	r3, r3
 800d10a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d10e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d112:	b29a      	uxth	r2, r3
 800d114:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d116:	801a      	strh	r2, [r3, #0]
 800d118:	e01a      	b.n	800d150 <USB_EPStartXfer+0x4ae>
 800d11a:	683b      	ldr	r3, [r7, #0]
 800d11c:	785b      	ldrb	r3, [r3, #1]
 800d11e:	2b01      	cmp	r3, #1
 800d120:	d116      	bne.n	800d150 <USB_EPStartXfer+0x4ae>
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	653b      	str	r3, [r7, #80]	@ 0x50
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d12c:	b29b      	uxth	r3, r3
 800d12e:	461a      	mov	r2, r3
 800d130:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d132:	4413      	add	r3, r2
 800d134:	653b      	str	r3, [r7, #80]	@ 0x50
 800d136:	683b      	ldr	r3, [r7, #0]
 800d138:	781b      	ldrb	r3, [r3, #0]
 800d13a:	00da      	lsls	r2, r3, #3
 800d13c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d13e:	4413      	add	r3, r2
 800d140:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d144:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d146:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d14a:	b29a      	uxth	r2, r3
 800d14c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d14e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800d150:	683b      	ldr	r3, [r7, #0]
 800d152:	891b      	ldrh	r3, [r3, #8]
 800d154:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d158:	683b      	ldr	r3, [r7, #0]
 800d15a:	6959      	ldr	r1, [r3, #20]
 800d15c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d160:	b29b      	uxth	r3, r3
 800d162:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d166:	6878      	ldr	r0, [r7, #4]
 800d168:	f000 fc7f 	bl	800da6a <USB_WritePMA>
            ep->xfer_buff += len;
 800d16c:	683b      	ldr	r3, [r7, #0]
 800d16e:	695a      	ldr	r2, [r3, #20]
 800d170:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d174:	441a      	add	r2, r3
 800d176:	683b      	ldr	r3, [r7, #0]
 800d178:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800d17a:	683b      	ldr	r3, [r7, #0]
 800d17c:	6a1a      	ldr	r2, [r3, #32]
 800d17e:	683b      	ldr	r3, [r7, #0]
 800d180:	691b      	ldr	r3, [r3, #16]
 800d182:	429a      	cmp	r2, r3
 800d184:	d907      	bls.n	800d196 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800d186:	683b      	ldr	r3, [r7, #0]
 800d188:	6a1a      	ldr	r2, [r3, #32]
 800d18a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d18e:	1ad2      	subs	r2, r2, r3
 800d190:	683b      	ldr	r3, [r7, #0]
 800d192:	621a      	str	r2, [r3, #32]
 800d194:	e006      	b.n	800d1a4 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800d196:	683b      	ldr	r3, [r7, #0]
 800d198:	6a1b      	ldr	r3, [r3, #32]
 800d19a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800d19e:	683b      	ldr	r3, [r7, #0]
 800d1a0:	2200      	movs	r2, #0
 800d1a2:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	643b      	str	r3, [r7, #64]	@ 0x40
 800d1a8:	683b      	ldr	r3, [r7, #0]
 800d1aa:	785b      	ldrb	r3, [r3, #1]
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	d16b      	bne.n	800d288 <USB_EPStartXfer+0x5e6>
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d1ba:	b29b      	uxth	r3, r3
 800d1bc:	461a      	mov	r2, r3
 800d1be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1c0:	4413      	add	r3, r2
 800d1c2:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d1c4:	683b      	ldr	r3, [r7, #0]
 800d1c6:	781b      	ldrb	r3, [r3, #0]
 800d1c8:	00da      	lsls	r2, r3, #3
 800d1ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1cc:	4413      	add	r3, r2
 800d1ce:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d1d2:	637b      	str	r3, [r7, #52]	@ 0x34
 800d1d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d1d6:	881b      	ldrh	r3, [r3, #0]
 800d1d8:	b29b      	uxth	r3, r3
 800d1da:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d1de:	b29a      	uxth	r2, r3
 800d1e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d1e2:	801a      	strh	r2, [r3, #0]
 800d1e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d1e8:	2b00      	cmp	r3, #0
 800d1ea:	d10a      	bne.n	800d202 <USB_EPStartXfer+0x560>
 800d1ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d1ee:	881b      	ldrh	r3, [r3, #0]
 800d1f0:	b29b      	uxth	r3, r3
 800d1f2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d1f6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d1fa:	b29a      	uxth	r2, r3
 800d1fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d1fe:	801a      	strh	r2, [r3, #0]
 800d200:	e05b      	b.n	800d2ba <USB_EPStartXfer+0x618>
 800d202:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d206:	2b3e      	cmp	r3, #62	@ 0x3e
 800d208:	d81c      	bhi.n	800d244 <USB_EPStartXfer+0x5a2>
 800d20a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d20e:	085b      	lsrs	r3, r3, #1
 800d210:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800d214:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d218:	f003 0301 	and.w	r3, r3, #1
 800d21c:	2b00      	cmp	r3, #0
 800d21e:	d004      	beq.n	800d22a <USB_EPStartXfer+0x588>
 800d220:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d224:	3301      	adds	r3, #1
 800d226:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800d22a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d22c:	881b      	ldrh	r3, [r3, #0]
 800d22e:	b29a      	uxth	r2, r3
 800d230:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d234:	b29b      	uxth	r3, r3
 800d236:	029b      	lsls	r3, r3, #10
 800d238:	b29b      	uxth	r3, r3
 800d23a:	4313      	orrs	r3, r2
 800d23c:	b29a      	uxth	r2, r3
 800d23e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d240:	801a      	strh	r2, [r3, #0]
 800d242:	e03a      	b.n	800d2ba <USB_EPStartXfer+0x618>
 800d244:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d248:	095b      	lsrs	r3, r3, #5
 800d24a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800d24e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d252:	f003 031f 	and.w	r3, r3, #31
 800d256:	2b00      	cmp	r3, #0
 800d258:	d104      	bne.n	800d264 <USB_EPStartXfer+0x5c2>
 800d25a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d25e:	3b01      	subs	r3, #1
 800d260:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800d264:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d266:	881b      	ldrh	r3, [r3, #0]
 800d268:	b29a      	uxth	r2, r3
 800d26a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d26e:	b29b      	uxth	r3, r3
 800d270:	029b      	lsls	r3, r3, #10
 800d272:	b29b      	uxth	r3, r3
 800d274:	4313      	orrs	r3, r2
 800d276:	b29b      	uxth	r3, r3
 800d278:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d27c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d280:	b29a      	uxth	r2, r3
 800d282:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d284:	801a      	strh	r2, [r3, #0]
 800d286:	e018      	b.n	800d2ba <USB_EPStartXfer+0x618>
 800d288:	683b      	ldr	r3, [r7, #0]
 800d28a:	785b      	ldrb	r3, [r3, #1]
 800d28c:	2b01      	cmp	r3, #1
 800d28e:	d114      	bne.n	800d2ba <USB_EPStartXfer+0x618>
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d296:	b29b      	uxth	r3, r3
 800d298:	461a      	mov	r2, r3
 800d29a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d29c:	4413      	add	r3, r2
 800d29e:	643b      	str	r3, [r7, #64]	@ 0x40
 800d2a0:	683b      	ldr	r3, [r7, #0]
 800d2a2:	781b      	ldrb	r3, [r3, #0]
 800d2a4:	00da      	lsls	r2, r3, #3
 800d2a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d2a8:	4413      	add	r3, r2
 800d2aa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d2ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d2b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d2b4:	b29a      	uxth	r2, r3
 800d2b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d2b8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800d2ba:	683b      	ldr	r3, [r7, #0]
 800d2bc:	895b      	ldrh	r3, [r3, #10]
 800d2be:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d2c2:	683b      	ldr	r3, [r7, #0]
 800d2c4:	6959      	ldr	r1, [r3, #20]
 800d2c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d2ca:	b29b      	uxth	r3, r3
 800d2cc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d2d0:	6878      	ldr	r0, [r7, #4]
 800d2d2:	f000 fbca 	bl	800da6a <USB_WritePMA>
 800d2d6:	e193      	b.n	800d600 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800d2d8:	683b      	ldr	r3, [r7, #0]
 800d2da:	6a1b      	ldr	r3, [r3, #32]
 800d2dc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800d2e0:	687a      	ldr	r2, [r7, #4]
 800d2e2:	683b      	ldr	r3, [r7, #0]
 800d2e4:	781b      	ldrb	r3, [r3, #0]
 800d2e6:	009b      	lsls	r3, r3, #2
 800d2e8:	4413      	add	r3, r2
 800d2ea:	881b      	ldrh	r3, [r3, #0]
 800d2ec:	b29b      	uxth	r3, r3
 800d2ee:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800d2f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d2f6:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800d2fa:	687a      	ldr	r2, [r7, #4]
 800d2fc:	683b      	ldr	r3, [r7, #0]
 800d2fe:	781b      	ldrb	r3, [r3, #0]
 800d300:	009b      	lsls	r3, r3, #2
 800d302:	441a      	add	r2, r3
 800d304:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800d308:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d30c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d310:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d314:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d318:	b29b      	uxth	r3, r3
 800d31a:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d326:	b29b      	uxth	r3, r3
 800d328:	461a      	mov	r2, r3
 800d32a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d32c:	4413      	add	r3, r2
 800d32e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d330:	683b      	ldr	r3, [r7, #0]
 800d332:	781b      	ldrb	r3, [r3, #0]
 800d334:	00da      	lsls	r2, r3, #3
 800d336:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d338:	4413      	add	r3, r2
 800d33a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d33e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d340:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d344:	b29a      	uxth	r2, r3
 800d346:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d348:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800d34a:	683b      	ldr	r3, [r7, #0]
 800d34c:	891b      	ldrh	r3, [r3, #8]
 800d34e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d352:	683b      	ldr	r3, [r7, #0]
 800d354:	6959      	ldr	r1, [r3, #20]
 800d356:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d35a:	b29b      	uxth	r3, r3
 800d35c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d360:	6878      	ldr	r0, [r7, #4]
 800d362:	f000 fb82 	bl	800da6a <USB_WritePMA>
 800d366:	e14b      	b.n	800d600 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800d368:	683b      	ldr	r3, [r7, #0]
 800d36a:	6a1a      	ldr	r2, [r3, #32]
 800d36c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d370:	1ad2      	subs	r2, r2, r3
 800d372:	683b      	ldr	r3, [r7, #0]
 800d374:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800d376:	687a      	ldr	r2, [r7, #4]
 800d378:	683b      	ldr	r3, [r7, #0]
 800d37a:	781b      	ldrb	r3, [r3, #0]
 800d37c:	009b      	lsls	r3, r3, #2
 800d37e:	4413      	add	r3, r2
 800d380:	881b      	ldrh	r3, [r3, #0]
 800d382:	b29b      	uxth	r3, r3
 800d384:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d388:	2b00      	cmp	r3, #0
 800d38a:	f000 809a 	beq.w	800d4c2 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	673b      	str	r3, [r7, #112]	@ 0x70
 800d392:	683b      	ldr	r3, [r7, #0]
 800d394:	785b      	ldrb	r3, [r3, #1]
 800d396:	2b00      	cmp	r3, #0
 800d398:	d16b      	bne.n	800d472 <USB_EPStartXfer+0x7d0>
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d3a4:	b29b      	uxth	r3, r3
 800d3a6:	461a      	mov	r2, r3
 800d3a8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d3aa:	4413      	add	r3, r2
 800d3ac:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d3ae:	683b      	ldr	r3, [r7, #0]
 800d3b0:	781b      	ldrb	r3, [r3, #0]
 800d3b2:	00da      	lsls	r2, r3, #3
 800d3b4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d3b6:	4413      	add	r3, r2
 800d3b8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d3bc:	667b      	str	r3, [r7, #100]	@ 0x64
 800d3be:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d3c0:	881b      	ldrh	r3, [r3, #0]
 800d3c2:	b29b      	uxth	r3, r3
 800d3c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d3c8:	b29a      	uxth	r2, r3
 800d3ca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d3cc:	801a      	strh	r2, [r3, #0]
 800d3ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d3d2:	2b00      	cmp	r3, #0
 800d3d4:	d10a      	bne.n	800d3ec <USB_EPStartXfer+0x74a>
 800d3d6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d3d8:	881b      	ldrh	r3, [r3, #0]
 800d3da:	b29b      	uxth	r3, r3
 800d3dc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d3e0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d3e4:	b29a      	uxth	r2, r3
 800d3e6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d3e8:	801a      	strh	r2, [r3, #0]
 800d3ea:	e05b      	b.n	800d4a4 <USB_EPStartXfer+0x802>
 800d3ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d3f0:	2b3e      	cmp	r3, #62	@ 0x3e
 800d3f2:	d81c      	bhi.n	800d42e <USB_EPStartXfer+0x78c>
 800d3f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d3f8:	085b      	lsrs	r3, r3, #1
 800d3fa:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d3fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d402:	f003 0301 	and.w	r3, r3, #1
 800d406:	2b00      	cmp	r3, #0
 800d408:	d004      	beq.n	800d414 <USB_EPStartXfer+0x772>
 800d40a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800d40e:	3301      	adds	r3, #1
 800d410:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d414:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d416:	881b      	ldrh	r3, [r3, #0]
 800d418:	b29a      	uxth	r2, r3
 800d41a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800d41e:	b29b      	uxth	r3, r3
 800d420:	029b      	lsls	r3, r3, #10
 800d422:	b29b      	uxth	r3, r3
 800d424:	4313      	orrs	r3, r2
 800d426:	b29a      	uxth	r2, r3
 800d428:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d42a:	801a      	strh	r2, [r3, #0]
 800d42c:	e03a      	b.n	800d4a4 <USB_EPStartXfer+0x802>
 800d42e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d432:	095b      	lsrs	r3, r3, #5
 800d434:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d438:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d43c:	f003 031f 	and.w	r3, r3, #31
 800d440:	2b00      	cmp	r3, #0
 800d442:	d104      	bne.n	800d44e <USB_EPStartXfer+0x7ac>
 800d444:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800d448:	3b01      	subs	r3, #1
 800d44a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d44e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d450:	881b      	ldrh	r3, [r3, #0]
 800d452:	b29a      	uxth	r2, r3
 800d454:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800d458:	b29b      	uxth	r3, r3
 800d45a:	029b      	lsls	r3, r3, #10
 800d45c:	b29b      	uxth	r3, r3
 800d45e:	4313      	orrs	r3, r2
 800d460:	b29b      	uxth	r3, r3
 800d462:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d466:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d46a:	b29a      	uxth	r2, r3
 800d46c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d46e:	801a      	strh	r2, [r3, #0]
 800d470:	e018      	b.n	800d4a4 <USB_EPStartXfer+0x802>
 800d472:	683b      	ldr	r3, [r7, #0]
 800d474:	785b      	ldrb	r3, [r3, #1]
 800d476:	2b01      	cmp	r3, #1
 800d478:	d114      	bne.n	800d4a4 <USB_EPStartXfer+0x802>
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d480:	b29b      	uxth	r3, r3
 800d482:	461a      	mov	r2, r3
 800d484:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d486:	4413      	add	r3, r2
 800d488:	673b      	str	r3, [r7, #112]	@ 0x70
 800d48a:	683b      	ldr	r3, [r7, #0]
 800d48c:	781b      	ldrb	r3, [r3, #0]
 800d48e:	00da      	lsls	r2, r3, #3
 800d490:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d492:	4413      	add	r3, r2
 800d494:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d498:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d49a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d49e:	b29a      	uxth	r2, r3
 800d4a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d4a2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800d4a4:	683b      	ldr	r3, [r7, #0]
 800d4a6:	895b      	ldrh	r3, [r3, #10]
 800d4a8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d4ac:	683b      	ldr	r3, [r7, #0]
 800d4ae:	6959      	ldr	r1, [r3, #20]
 800d4b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d4b4:	b29b      	uxth	r3, r3
 800d4b6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d4ba:	6878      	ldr	r0, [r7, #4]
 800d4bc:	f000 fad5 	bl	800da6a <USB_WritePMA>
 800d4c0:	e09e      	b.n	800d600 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800d4c2:	683b      	ldr	r3, [r7, #0]
 800d4c4:	785b      	ldrb	r3, [r3, #1]
 800d4c6:	2b00      	cmp	r3, #0
 800d4c8:	d16b      	bne.n	800d5a2 <USB_EPStartXfer+0x900>
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d4d4:	b29b      	uxth	r3, r3
 800d4d6:	461a      	mov	r2, r3
 800d4d8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d4da:	4413      	add	r3, r2
 800d4dc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d4de:	683b      	ldr	r3, [r7, #0]
 800d4e0:	781b      	ldrb	r3, [r3, #0]
 800d4e2:	00da      	lsls	r2, r3, #3
 800d4e4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d4e6:	4413      	add	r3, r2
 800d4e8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d4ec:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d4ee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d4f0:	881b      	ldrh	r3, [r3, #0]
 800d4f2:	b29b      	uxth	r3, r3
 800d4f4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d4f8:	b29a      	uxth	r2, r3
 800d4fa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d4fc:	801a      	strh	r2, [r3, #0]
 800d4fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d502:	2b00      	cmp	r3, #0
 800d504:	d10a      	bne.n	800d51c <USB_EPStartXfer+0x87a>
 800d506:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d508:	881b      	ldrh	r3, [r3, #0]
 800d50a:	b29b      	uxth	r3, r3
 800d50c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d510:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d514:	b29a      	uxth	r2, r3
 800d516:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d518:	801a      	strh	r2, [r3, #0]
 800d51a:	e063      	b.n	800d5e4 <USB_EPStartXfer+0x942>
 800d51c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d520:	2b3e      	cmp	r3, #62	@ 0x3e
 800d522:	d81c      	bhi.n	800d55e <USB_EPStartXfer+0x8bc>
 800d524:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d528:	085b      	lsrs	r3, r3, #1
 800d52a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d52e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d532:	f003 0301 	and.w	r3, r3, #1
 800d536:	2b00      	cmp	r3, #0
 800d538:	d004      	beq.n	800d544 <USB_EPStartXfer+0x8a2>
 800d53a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d53e:	3301      	adds	r3, #1
 800d540:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d544:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d546:	881b      	ldrh	r3, [r3, #0]
 800d548:	b29a      	uxth	r2, r3
 800d54a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d54e:	b29b      	uxth	r3, r3
 800d550:	029b      	lsls	r3, r3, #10
 800d552:	b29b      	uxth	r3, r3
 800d554:	4313      	orrs	r3, r2
 800d556:	b29a      	uxth	r2, r3
 800d558:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d55a:	801a      	strh	r2, [r3, #0]
 800d55c:	e042      	b.n	800d5e4 <USB_EPStartXfer+0x942>
 800d55e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d562:	095b      	lsrs	r3, r3, #5
 800d564:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d568:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d56c:	f003 031f 	and.w	r3, r3, #31
 800d570:	2b00      	cmp	r3, #0
 800d572:	d104      	bne.n	800d57e <USB_EPStartXfer+0x8dc>
 800d574:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d578:	3b01      	subs	r3, #1
 800d57a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d57e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d580:	881b      	ldrh	r3, [r3, #0]
 800d582:	b29a      	uxth	r2, r3
 800d584:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d588:	b29b      	uxth	r3, r3
 800d58a:	029b      	lsls	r3, r3, #10
 800d58c:	b29b      	uxth	r3, r3
 800d58e:	4313      	orrs	r3, r2
 800d590:	b29b      	uxth	r3, r3
 800d592:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d596:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d59a:	b29a      	uxth	r2, r3
 800d59c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d59e:	801a      	strh	r2, [r3, #0]
 800d5a0:	e020      	b.n	800d5e4 <USB_EPStartXfer+0x942>
 800d5a2:	683b      	ldr	r3, [r7, #0]
 800d5a4:	785b      	ldrb	r3, [r3, #1]
 800d5a6:	2b01      	cmp	r3, #1
 800d5a8:	d11c      	bne.n	800d5e4 <USB_EPStartXfer+0x942>
 800d5aa:	687b      	ldr	r3, [r7, #4]
 800d5ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d5b6:	b29b      	uxth	r3, r3
 800d5b8:	461a      	mov	r2, r3
 800d5ba:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d5be:	4413      	add	r3, r2
 800d5c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d5c4:	683b      	ldr	r3, [r7, #0]
 800d5c6:	781b      	ldrb	r3, [r3, #0]
 800d5c8:	00da      	lsls	r2, r3, #3
 800d5ca:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d5ce:	4413      	add	r3, r2
 800d5d0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d5d4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d5d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d5dc:	b29a      	uxth	r2, r3
 800d5de:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d5e2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800d5e4:	683b      	ldr	r3, [r7, #0]
 800d5e6:	891b      	ldrh	r3, [r3, #8]
 800d5e8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d5ec:	683b      	ldr	r3, [r7, #0]
 800d5ee:	6959      	ldr	r1, [r3, #20]
 800d5f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d5f4:	b29b      	uxth	r3, r3
 800d5f6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d5fa:	6878      	ldr	r0, [r7, #4]
 800d5fc:	f000 fa35 	bl	800da6a <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800d600:	687a      	ldr	r2, [r7, #4]
 800d602:	683b      	ldr	r3, [r7, #0]
 800d604:	781b      	ldrb	r3, [r3, #0]
 800d606:	009b      	lsls	r3, r3, #2
 800d608:	4413      	add	r3, r2
 800d60a:	881b      	ldrh	r3, [r3, #0]
 800d60c:	b29b      	uxth	r3, r3
 800d60e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d612:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d616:	817b      	strh	r3, [r7, #10]
 800d618:	897b      	ldrh	r3, [r7, #10]
 800d61a:	f083 0310 	eor.w	r3, r3, #16
 800d61e:	817b      	strh	r3, [r7, #10]
 800d620:	897b      	ldrh	r3, [r7, #10]
 800d622:	f083 0320 	eor.w	r3, r3, #32
 800d626:	817b      	strh	r3, [r7, #10]
 800d628:	687a      	ldr	r2, [r7, #4]
 800d62a:	683b      	ldr	r3, [r7, #0]
 800d62c:	781b      	ldrb	r3, [r3, #0]
 800d62e:	009b      	lsls	r3, r3, #2
 800d630:	441a      	add	r2, r3
 800d632:	897b      	ldrh	r3, [r7, #10]
 800d634:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d638:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d63c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d640:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d644:	b29b      	uxth	r3, r3
 800d646:	8013      	strh	r3, [r2, #0]
 800d648:	e0d5      	b.n	800d7f6 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800d64a:	683b      	ldr	r3, [r7, #0]
 800d64c:	7b1b      	ldrb	r3, [r3, #12]
 800d64e:	2b00      	cmp	r3, #0
 800d650:	d156      	bne.n	800d700 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800d652:	683b      	ldr	r3, [r7, #0]
 800d654:	699b      	ldr	r3, [r3, #24]
 800d656:	2b00      	cmp	r3, #0
 800d658:	d122      	bne.n	800d6a0 <USB_EPStartXfer+0x9fe>
 800d65a:	683b      	ldr	r3, [r7, #0]
 800d65c:	78db      	ldrb	r3, [r3, #3]
 800d65e:	2b00      	cmp	r3, #0
 800d660:	d11e      	bne.n	800d6a0 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800d662:	687a      	ldr	r2, [r7, #4]
 800d664:	683b      	ldr	r3, [r7, #0]
 800d666:	781b      	ldrb	r3, [r3, #0]
 800d668:	009b      	lsls	r3, r3, #2
 800d66a:	4413      	add	r3, r2
 800d66c:	881b      	ldrh	r3, [r3, #0]
 800d66e:	b29b      	uxth	r3, r3
 800d670:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d674:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d678:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800d67c:	687a      	ldr	r2, [r7, #4]
 800d67e:	683b      	ldr	r3, [r7, #0]
 800d680:	781b      	ldrb	r3, [r3, #0]
 800d682:	009b      	lsls	r3, r3, #2
 800d684:	441a      	add	r2, r3
 800d686:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800d68a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d68e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d692:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800d696:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d69a:	b29b      	uxth	r3, r3
 800d69c:	8013      	strh	r3, [r2, #0]
 800d69e:	e01d      	b.n	800d6dc <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800d6a0:	687a      	ldr	r2, [r7, #4]
 800d6a2:	683b      	ldr	r3, [r7, #0]
 800d6a4:	781b      	ldrb	r3, [r3, #0]
 800d6a6:	009b      	lsls	r3, r3, #2
 800d6a8:	4413      	add	r3, r2
 800d6aa:	881b      	ldrh	r3, [r3, #0]
 800d6ac:	b29b      	uxth	r3, r3
 800d6ae:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800d6b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d6b6:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800d6ba:	687a      	ldr	r2, [r7, #4]
 800d6bc:	683b      	ldr	r3, [r7, #0]
 800d6be:	781b      	ldrb	r3, [r3, #0]
 800d6c0:	009b      	lsls	r3, r3, #2
 800d6c2:	441a      	add	r2, r3
 800d6c4:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800d6c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d6cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d6d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d6d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d6d8:	b29b      	uxth	r3, r3
 800d6da:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800d6dc:	683b      	ldr	r3, [r7, #0]
 800d6de:	699a      	ldr	r2, [r3, #24]
 800d6e0:	683b      	ldr	r3, [r7, #0]
 800d6e2:	691b      	ldr	r3, [r3, #16]
 800d6e4:	429a      	cmp	r2, r3
 800d6e6:	d907      	bls.n	800d6f8 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800d6e8:	683b      	ldr	r3, [r7, #0]
 800d6ea:	699a      	ldr	r2, [r3, #24]
 800d6ec:	683b      	ldr	r3, [r7, #0]
 800d6ee:	691b      	ldr	r3, [r3, #16]
 800d6f0:	1ad2      	subs	r2, r2, r3
 800d6f2:	683b      	ldr	r3, [r7, #0]
 800d6f4:	619a      	str	r2, [r3, #24]
 800d6f6:	e054      	b.n	800d7a2 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800d6f8:	683b      	ldr	r3, [r7, #0]
 800d6fa:	2200      	movs	r2, #0
 800d6fc:	619a      	str	r2, [r3, #24]
 800d6fe:	e050      	b.n	800d7a2 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800d700:	683b      	ldr	r3, [r7, #0]
 800d702:	78db      	ldrb	r3, [r3, #3]
 800d704:	2b02      	cmp	r3, #2
 800d706:	d142      	bne.n	800d78e <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800d708:	683b      	ldr	r3, [r7, #0]
 800d70a:	69db      	ldr	r3, [r3, #28]
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	d048      	beq.n	800d7a2 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800d710:	687a      	ldr	r2, [r7, #4]
 800d712:	683b      	ldr	r3, [r7, #0]
 800d714:	781b      	ldrb	r3, [r3, #0]
 800d716:	009b      	lsls	r3, r3, #2
 800d718:	4413      	add	r3, r2
 800d71a:	881b      	ldrh	r3, [r3, #0]
 800d71c:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800d720:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800d724:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d728:	2b00      	cmp	r3, #0
 800d72a:	d005      	beq.n	800d738 <USB_EPStartXfer+0xa96>
 800d72c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800d730:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d734:	2b00      	cmp	r3, #0
 800d736:	d10b      	bne.n	800d750 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800d738:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800d73c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800d740:	2b00      	cmp	r3, #0
 800d742:	d12e      	bne.n	800d7a2 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800d744:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800d748:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	d128      	bne.n	800d7a2 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800d750:	687a      	ldr	r2, [r7, #4]
 800d752:	683b      	ldr	r3, [r7, #0]
 800d754:	781b      	ldrb	r3, [r3, #0]
 800d756:	009b      	lsls	r3, r3, #2
 800d758:	4413      	add	r3, r2
 800d75a:	881b      	ldrh	r3, [r3, #0]
 800d75c:	b29b      	uxth	r3, r3
 800d75e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d762:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d766:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800d76a:	687a      	ldr	r2, [r7, #4]
 800d76c:	683b      	ldr	r3, [r7, #0]
 800d76e:	781b      	ldrb	r3, [r3, #0]
 800d770:	009b      	lsls	r3, r3, #2
 800d772:	441a      	add	r2, r3
 800d774:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800d778:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d77c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d780:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d784:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d788:	b29b      	uxth	r3, r3
 800d78a:	8013      	strh	r3, [r2, #0]
 800d78c:	e009      	b.n	800d7a2 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800d78e:	683b      	ldr	r3, [r7, #0]
 800d790:	78db      	ldrb	r3, [r3, #3]
 800d792:	2b01      	cmp	r3, #1
 800d794:	d103      	bne.n	800d79e <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800d796:	683b      	ldr	r3, [r7, #0]
 800d798:	2200      	movs	r2, #0
 800d79a:	619a      	str	r2, [r3, #24]
 800d79c:	e001      	b.n	800d7a2 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800d79e:	2301      	movs	r3, #1
 800d7a0:	e02a      	b.n	800d7f8 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800d7a2:	687a      	ldr	r2, [r7, #4]
 800d7a4:	683b      	ldr	r3, [r7, #0]
 800d7a6:	781b      	ldrb	r3, [r3, #0]
 800d7a8:	009b      	lsls	r3, r3, #2
 800d7aa:	4413      	add	r3, r2
 800d7ac:	881b      	ldrh	r3, [r3, #0]
 800d7ae:	b29b      	uxth	r3, r3
 800d7b0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d7b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d7b8:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800d7bc:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800d7c0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800d7c4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800d7c8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800d7cc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800d7d0:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800d7d4:	687a      	ldr	r2, [r7, #4]
 800d7d6:	683b      	ldr	r3, [r7, #0]
 800d7d8:	781b      	ldrb	r3, [r3, #0]
 800d7da:	009b      	lsls	r3, r3, #2
 800d7dc:	441a      	add	r2, r3
 800d7de:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800d7e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d7e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d7ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d7ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d7f2:	b29b      	uxth	r3, r3
 800d7f4:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800d7f6:	2300      	movs	r3, #0
}
 800d7f8:	4618      	mov	r0, r3
 800d7fa:	37b0      	adds	r7, #176	@ 0xb0
 800d7fc:	46bd      	mov	sp, r7
 800d7fe:	bd80      	pop	{r7, pc}

0800d800 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800d800:	b480      	push	{r7}
 800d802:	b085      	sub	sp, #20
 800d804:	af00      	add	r7, sp, #0
 800d806:	6078      	str	r0, [r7, #4]
 800d808:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800d80a:	683b      	ldr	r3, [r7, #0]
 800d80c:	785b      	ldrb	r3, [r3, #1]
 800d80e:	2b00      	cmp	r3, #0
 800d810:	d020      	beq.n	800d854 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800d812:	687a      	ldr	r2, [r7, #4]
 800d814:	683b      	ldr	r3, [r7, #0]
 800d816:	781b      	ldrb	r3, [r3, #0]
 800d818:	009b      	lsls	r3, r3, #2
 800d81a:	4413      	add	r3, r2
 800d81c:	881b      	ldrh	r3, [r3, #0]
 800d81e:	b29b      	uxth	r3, r3
 800d820:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d824:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d828:	81bb      	strh	r3, [r7, #12]
 800d82a:	89bb      	ldrh	r3, [r7, #12]
 800d82c:	f083 0310 	eor.w	r3, r3, #16
 800d830:	81bb      	strh	r3, [r7, #12]
 800d832:	687a      	ldr	r2, [r7, #4]
 800d834:	683b      	ldr	r3, [r7, #0]
 800d836:	781b      	ldrb	r3, [r3, #0]
 800d838:	009b      	lsls	r3, r3, #2
 800d83a:	441a      	add	r2, r3
 800d83c:	89bb      	ldrh	r3, [r7, #12]
 800d83e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d842:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d846:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d84a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d84e:	b29b      	uxth	r3, r3
 800d850:	8013      	strh	r3, [r2, #0]
 800d852:	e01f      	b.n	800d894 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800d854:	687a      	ldr	r2, [r7, #4]
 800d856:	683b      	ldr	r3, [r7, #0]
 800d858:	781b      	ldrb	r3, [r3, #0]
 800d85a:	009b      	lsls	r3, r3, #2
 800d85c:	4413      	add	r3, r2
 800d85e:	881b      	ldrh	r3, [r3, #0]
 800d860:	b29b      	uxth	r3, r3
 800d862:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d866:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d86a:	81fb      	strh	r3, [r7, #14]
 800d86c:	89fb      	ldrh	r3, [r7, #14]
 800d86e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800d872:	81fb      	strh	r3, [r7, #14]
 800d874:	687a      	ldr	r2, [r7, #4]
 800d876:	683b      	ldr	r3, [r7, #0]
 800d878:	781b      	ldrb	r3, [r3, #0]
 800d87a:	009b      	lsls	r3, r3, #2
 800d87c:	441a      	add	r2, r3
 800d87e:	89fb      	ldrh	r3, [r7, #14]
 800d880:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d884:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d888:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d88c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d890:	b29b      	uxth	r3, r3
 800d892:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800d894:	2300      	movs	r3, #0
}
 800d896:	4618      	mov	r0, r3
 800d898:	3714      	adds	r7, #20
 800d89a:	46bd      	mov	sp, r7
 800d89c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8a0:	4770      	bx	lr

0800d8a2 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800d8a2:	b480      	push	{r7}
 800d8a4:	b087      	sub	sp, #28
 800d8a6:	af00      	add	r7, sp, #0
 800d8a8:	6078      	str	r0, [r7, #4]
 800d8aa:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800d8ac:	683b      	ldr	r3, [r7, #0]
 800d8ae:	785b      	ldrb	r3, [r3, #1]
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	d04c      	beq.n	800d94e <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d8b4:	687a      	ldr	r2, [r7, #4]
 800d8b6:	683b      	ldr	r3, [r7, #0]
 800d8b8:	781b      	ldrb	r3, [r3, #0]
 800d8ba:	009b      	lsls	r3, r3, #2
 800d8bc:	4413      	add	r3, r2
 800d8be:	881b      	ldrh	r3, [r3, #0]
 800d8c0:	823b      	strh	r3, [r7, #16]
 800d8c2:	8a3b      	ldrh	r3, [r7, #16]
 800d8c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d8c8:	2b00      	cmp	r3, #0
 800d8ca:	d01b      	beq.n	800d904 <USB_EPClearStall+0x62>
 800d8cc:	687a      	ldr	r2, [r7, #4]
 800d8ce:	683b      	ldr	r3, [r7, #0]
 800d8d0:	781b      	ldrb	r3, [r3, #0]
 800d8d2:	009b      	lsls	r3, r3, #2
 800d8d4:	4413      	add	r3, r2
 800d8d6:	881b      	ldrh	r3, [r3, #0]
 800d8d8:	b29b      	uxth	r3, r3
 800d8da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d8de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d8e2:	81fb      	strh	r3, [r7, #14]
 800d8e4:	687a      	ldr	r2, [r7, #4]
 800d8e6:	683b      	ldr	r3, [r7, #0]
 800d8e8:	781b      	ldrb	r3, [r3, #0]
 800d8ea:	009b      	lsls	r3, r3, #2
 800d8ec:	441a      	add	r2, r3
 800d8ee:	89fb      	ldrh	r3, [r7, #14]
 800d8f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d8f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d8f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d8fc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d900:	b29b      	uxth	r3, r3
 800d902:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800d904:	683b      	ldr	r3, [r7, #0]
 800d906:	78db      	ldrb	r3, [r3, #3]
 800d908:	2b01      	cmp	r3, #1
 800d90a:	d06c      	beq.n	800d9e6 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800d90c:	687a      	ldr	r2, [r7, #4]
 800d90e:	683b      	ldr	r3, [r7, #0]
 800d910:	781b      	ldrb	r3, [r3, #0]
 800d912:	009b      	lsls	r3, r3, #2
 800d914:	4413      	add	r3, r2
 800d916:	881b      	ldrh	r3, [r3, #0]
 800d918:	b29b      	uxth	r3, r3
 800d91a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d91e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d922:	81bb      	strh	r3, [r7, #12]
 800d924:	89bb      	ldrh	r3, [r7, #12]
 800d926:	f083 0320 	eor.w	r3, r3, #32
 800d92a:	81bb      	strh	r3, [r7, #12]
 800d92c:	687a      	ldr	r2, [r7, #4]
 800d92e:	683b      	ldr	r3, [r7, #0]
 800d930:	781b      	ldrb	r3, [r3, #0]
 800d932:	009b      	lsls	r3, r3, #2
 800d934:	441a      	add	r2, r3
 800d936:	89bb      	ldrh	r3, [r7, #12]
 800d938:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d93c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d940:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d944:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d948:	b29b      	uxth	r3, r3
 800d94a:	8013      	strh	r3, [r2, #0]
 800d94c:	e04b      	b.n	800d9e6 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d94e:	687a      	ldr	r2, [r7, #4]
 800d950:	683b      	ldr	r3, [r7, #0]
 800d952:	781b      	ldrb	r3, [r3, #0]
 800d954:	009b      	lsls	r3, r3, #2
 800d956:	4413      	add	r3, r2
 800d958:	881b      	ldrh	r3, [r3, #0]
 800d95a:	82fb      	strh	r3, [r7, #22]
 800d95c:	8afb      	ldrh	r3, [r7, #22]
 800d95e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d962:	2b00      	cmp	r3, #0
 800d964:	d01b      	beq.n	800d99e <USB_EPClearStall+0xfc>
 800d966:	687a      	ldr	r2, [r7, #4]
 800d968:	683b      	ldr	r3, [r7, #0]
 800d96a:	781b      	ldrb	r3, [r3, #0]
 800d96c:	009b      	lsls	r3, r3, #2
 800d96e:	4413      	add	r3, r2
 800d970:	881b      	ldrh	r3, [r3, #0]
 800d972:	b29b      	uxth	r3, r3
 800d974:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d978:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d97c:	82bb      	strh	r3, [r7, #20]
 800d97e:	687a      	ldr	r2, [r7, #4]
 800d980:	683b      	ldr	r3, [r7, #0]
 800d982:	781b      	ldrb	r3, [r3, #0]
 800d984:	009b      	lsls	r3, r3, #2
 800d986:	441a      	add	r2, r3
 800d988:	8abb      	ldrh	r3, [r7, #20]
 800d98a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d98e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d992:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d996:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d99a:	b29b      	uxth	r3, r3
 800d99c:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800d99e:	687a      	ldr	r2, [r7, #4]
 800d9a0:	683b      	ldr	r3, [r7, #0]
 800d9a2:	781b      	ldrb	r3, [r3, #0]
 800d9a4:	009b      	lsls	r3, r3, #2
 800d9a6:	4413      	add	r3, r2
 800d9a8:	881b      	ldrh	r3, [r3, #0]
 800d9aa:	b29b      	uxth	r3, r3
 800d9ac:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d9b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d9b4:	827b      	strh	r3, [r7, #18]
 800d9b6:	8a7b      	ldrh	r3, [r7, #18]
 800d9b8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800d9bc:	827b      	strh	r3, [r7, #18]
 800d9be:	8a7b      	ldrh	r3, [r7, #18]
 800d9c0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800d9c4:	827b      	strh	r3, [r7, #18]
 800d9c6:	687a      	ldr	r2, [r7, #4]
 800d9c8:	683b      	ldr	r3, [r7, #0]
 800d9ca:	781b      	ldrb	r3, [r3, #0]
 800d9cc:	009b      	lsls	r3, r3, #2
 800d9ce:	441a      	add	r2, r3
 800d9d0:	8a7b      	ldrh	r3, [r7, #18]
 800d9d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d9d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d9da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d9de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d9e2:	b29b      	uxth	r3, r3
 800d9e4:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800d9e6:	2300      	movs	r3, #0
}
 800d9e8:	4618      	mov	r0, r3
 800d9ea:	371c      	adds	r7, #28
 800d9ec:	46bd      	mov	sp, r7
 800d9ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9f2:	4770      	bx	lr

0800d9f4 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800d9f4:	b480      	push	{r7}
 800d9f6:	b083      	sub	sp, #12
 800d9f8:	af00      	add	r7, sp, #0
 800d9fa:	6078      	str	r0, [r7, #4]
 800d9fc:	460b      	mov	r3, r1
 800d9fe:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800da00:	78fb      	ldrb	r3, [r7, #3]
 800da02:	2b00      	cmp	r3, #0
 800da04:	d103      	bne.n	800da0e <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	2280      	movs	r2, #128	@ 0x80
 800da0a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800da0e:	2300      	movs	r3, #0
}
 800da10:	4618      	mov	r0, r3
 800da12:	370c      	adds	r7, #12
 800da14:	46bd      	mov	sp, r7
 800da16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da1a:	4770      	bx	lr

0800da1c <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800da1c:	b480      	push	{r7}
 800da1e:	b083      	sub	sp, #12
 800da20:	af00      	add	r7, sp, #0
 800da22:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800da2a:	b29b      	uxth	r3, r3
 800da2c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800da30:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800da34:	b29a      	uxth	r2, r3
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800da3c:	2300      	movs	r3, #0
}
 800da3e:	4618      	mov	r0, r3
 800da40:	370c      	adds	r7, #12
 800da42:	46bd      	mov	sp, r7
 800da44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da48:	4770      	bx	lr

0800da4a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800da4a:	b480      	push	{r7}
 800da4c:	b085      	sub	sp, #20
 800da4e:	af00      	add	r7, sp, #0
 800da50:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800da58:	b29b      	uxth	r3, r3
 800da5a:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800da5c:	68fb      	ldr	r3, [r7, #12]
}
 800da5e:	4618      	mov	r0, r3
 800da60:	3714      	adds	r7, #20
 800da62:	46bd      	mov	sp, r7
 800da64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da68:	4770      	bx	lr

0800da6a <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800da6a:	b480      	push	{r7}
 800da6c:	b08b      	sub	sp, #44	@ 0x2c
 800da6e:	af00      	add	r7, sp, #0
 800da70:	60f8      	str	r0, [r7, #12]
 800da72:	60b9      	str	r1, [r7, #8]
 800da74:	4611      	mov	r1, r2
 800da76:	461a      	mov	r2, r3
 800da78:	460b      	mov	r3, r1
 800da7a:	80fb      	strh	r3, [r7, #6]
 800da7c:	4613      	mov	r3, r2
 800da7e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800da80:	88bb      	ldrh	r3, [r7, #4]
 800da82:	3301      	adds	r3, #1
 800da84:	085b      	lsrs	r3, r3, #1
 800da86:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800da88:	68fb      	ldr	r3, [r7, #12]
 800da8a:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800da8c:	68bb      	ldr	r3, [r7, #8]
 800da8e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800da90:	88fa      	ldrh	r2, [r7, #6]
 800da92:	697b      	ldr	r3, [r7, #20]
 800da94:	4413      	add	r3, r2
 800da96:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800da9a:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800da9c:	69bb      	ldr	r3, [r7, #24]
 800da9e:	627b      	str	r3, [r7, #36]	@ 0x24
 800daa0:	e01c      	b.n	800dadc <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800daa2:	69fb      	ldr	r3, [r7, #28]
 800daa4:	781b      	ldrb	r3, [r3, #0]
 800daa6:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800daa8:	69fb      	ldr	r3, [r7, #28]
 800daaa:	3301      	adds	r3, #1
 800daac:	781b      	ldrb	r3, [r3, #0]
 800daae:	b21b      	sxth	r3, r3
 800dab0:	021b      	lsls	r3, r3, #8
 800dab2:	b21a      	sxth	r2, r3
 800dab4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800dab8:	4313      	orrs	r3, r2
 800daba:	b21b      	sxth	r3, r3
 800dabc:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800dabe:	6a3b      	ldr	r3, [r7, #32]
 800dac0:	8a7a      	ldrh	r2, [r7, #18]
 800dac2:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800dac4:	6a3b      	ldr	r3, [r7, #32]
 800dac6:	3302      	adds	r3, #2
 800dac8:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800daca:	69fb      	ldr	r3, [r7, #28]
 800dacc:	3301      	adds	r3, #1
 800dace:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800dad0:	69fb      	ldr	r3, [r7, #28]
 800dad2:	3301      	adds	r3, #1
 800dad4:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800dad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dad8:	3b01      	subs	r3, #1
 800dada:	627b      	str	r3, [r7, #36]	@ 0x24
 800dadc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dade:	2b00      	cmp	r3, #0
 800dae0:	d1df      	bne.n	800daa2 <USB_WritePMA+0x38>
  }
}
 800dae2:	bf00      	nop
 800dae4:	bf00      	nop
 800dae6:	372c      	adds	r7, #44	@ 0x2c
 800dae8:	46bd      	mov	sp, r7
 800daea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daee:	4770      	bx	lr

0800daf0 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800daf0:	b480      	push	{r7}
 800daf2:	b08b      	sub	sp, #44	@ 0x2c
 800daf4:	af00      	add	r7, sp, #0
 800daf6:	60f8      	str	r0, [r7, #12]
 800daf8:	60b9      	str	r1, [r7, #8]
 800dafa:	4611      	mov	r1, r2
 800dafc:	461a      	mov	r2, r3
 800dafe:	460b      	mov	r3, r1
 800db00:	80fb      	strh	r3, [r7, #6]
 800db02:	4613      	mov	r3, r2
 800db04:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800db06:	88bb      	ldrh	r3, [r7, #4]
 800db08:	085b      	lsrs	r3, r3, #1
 800db0a:	b29b      	uxth	r3, r3
 800db0c:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800db0e:	68fb      	ldr	r3, [r7, #12]
 800db10:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800db12:	68bb      	ldr	r3, [r7, #8]
 800db14:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800db16:	88fa      	ldrh	r2, [r7, #6]
 800db18:	697b      	ldr	r3, [r7, #20]
 800db1a:	4413      	add	r3, r2
 800db1c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800db20:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800db22:	69bb      	ldr	r3, [r7, #24]
 800db24:	627b      	str	r3, [r7, #36]	@ 0x24
 800db26:	e018      	b.n	800db5a <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800db28:	6a3b      	ldr	r3, [r7, #32]
 800db2a:	881b      	ldrh	r3, [r3, #0]
 800db2c:	b29b      	uxth	r3, r3
 800db2e:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800db30:	6a3b      	ldr	r3, [r7, #32]
 800db32:	3302      	adds	r3, #2
 800db34:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800db36:	693b      	ldr	r3, [r7, #16]
 800db38:	b2da      	uxtb	r2, r3
 800db3a:	69fb      	ldr	r3, [r7, #28]
 800db3c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800db3e:	69fb      	ldr	r3, [r7, #28]
 800db40:	3301      	adds	r3, #1
 800db42:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800db44:	693b      	ldr	r3, [r7, #16]
 800db46:	0a1b      	lsrs	r3, r3, #8
 800db48:	b2da      	uxtb	r2, r3
 800db4a:	69fb      	ldr	r3, [r7, #28]
 800db4c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800db4e:	69fb      	ldr	r3, [r7, #28]
 800db50:	3301      	adds	r3, #1
 800db52:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800db54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db56:	3b01      	subs	r3, #1
 800db58:	627b      	str	r3, [r7, #36]	@ 0x24
 800db5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db5c:	2b00      	cmp	r3, #0
 800db5e:	d1e3      	bne.n	800db28 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800db60:	88bb      	ldrh	r3, [r7, #4]
 800db62:	f003 0301 	and.w	r3, r3, #1
 800db66:	b29b      	uxth	r3, r3
 800db68:	2b00      	cmp	r3, #0
 800db6a:	d007      	beq.n	800db7c <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800db6c:	6a3b      	ldr	r3, [r7, #32]
 800db6e:	881b      	ldrh	r3, [r3, #0]
 800db70:	b29b      	uxth	r3, r3
 800db72:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800db74:	693b      	ldr	r3, [r7, #16]
 800db76:	b2da      	uxtb	r2, r3
 800db78:	69fb      	ldr	r3, [r7, #28]
 800db7a:	701a      	strb	r2, [r3, #0]
  }
}
 800db7c:	bf00      	nop
 800db7e:	372c      	adds	r7, #44	@ 0x2c
 800db80:	46bd      	mov	sp, r7
 800db82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db86:	4770      	bx	lr

0800db88 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 800db88:	b580      	push	{r7, lr}
 800db8a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 800db8c:	4907      	ldr	r1, [pc, #28]	@ (800dbac <MX_FATFS_Init+0x24>)
 800db8e:	4808      	ldr	r0, [pc, #32]	@ (800dbb0 <MX_FATFS_Init+0x28>)
 800db90:	f001 fcfa 	bl	800f588 <FATFS_LinkDriver>
 800db94:	4603      	mov	r3, r0
 800db96:	2b00      	cmp	r3, #0
 800db98:	d002      	beq.n	800dba0 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 800db9a:	f04f 33ff 	mov.w	r3, #4294967295
 800db9e:	e003      	b.n	800dba8 <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 800dba0:	4b04      	ldr	r3, [pc, #16]	@ (800dbb4 <MX_FATFS_Init+0x2c>)
 800dba2:	2201      	movs	r2, #1
 800dba4:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 800dba6:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 800dba8:	4618      	mov	r0, r3
 800dbaa:	bd80      	pop	{r7, pc}
 800dbac:	20002518 	.word	0x20002518
 800dbb0:	20000014 	.word	0x20000014
 800dbb4:	2000251c 	.word	0x2000251c

0800dbb8 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800dbb8:	b480      	push	{r7}
 800dbba:	b083      	sub	sp, #12
 800dbbc:	af00      	add	r7, sp, #0
 800dbbe:	4603      	mov	r3, r0
 800dbc0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800dbc2:	4b06      	ldr	r3, [pc, #24]	@ (800dbdc <USER_initialize+0x24>)
 800dbc4:	2201      	movs	r2, #1
 800dbc6:	701a      	strb	r2, [r3, #0]
    return Stat;
 800dbc8:	4b04      	ldr	r3, [pc, #16]	@ (800dbdc <USER_initialize+0x24>)
 800dbca:	781b      	ldrb	r3, [r3, #0]
 800dbcc:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800dbce:	4618      	mov	r0, r3
 800dbd0:	370c      	adds	r7, #12
 800dbd2:	46bd      	mov	sp, r7
 800dbd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbd8:	4770      	bx	lr
 800dbda:	bf00      	nop
 800dbdc:	20000010 	.word	0x20000010

0800dbe0 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800dbe0:	b480      	push	{r7}
 800dbe2:	b083      	sub	sp, #12
 800dbe4:	af00      	add	r7, sp, #0
 800dbe6:	4603      	mov	r3, r0
 800dbe8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800dbea:	4b06      	ldr	r3, [pc, #24]	@ (800dc04 <USER_status+0x24>)
 800dbec:	2201      	movs	r2, #1
 800dbee:	701a      	strb	r2, [r3, #0]
    return Stat;
 800dbf0:	4b04      	ldr	r3, [pc, #16]	@ (800dc04 <USER_status+0x24>)
 800dbf2:	781b      	ldrb	r3, [r3, #0]
 800dbf4:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800dbf6:	4618      	mov	r0, r3
 800dbf8:	370c      	adds	r7, #12
 800dbfa:	46bd      	mov	sp, r7
 800dbfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc00:	4770      	bx	lr
 800dc02:	bf00      	nop
 800dc04:	20000010 	.word	0x20000010

0800dc08 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800dc08:	b480      	push	{r7}
 800dc0a:	b085      	sub	sp, #20
 800dc0c:	af00      	add	r7, sp, #0
 800dc0e:	60b9      	str	r1, [r7, #8]
 800dc10:	607a      	str	r2, [r7, #4]
 800dc12:	603b      	str	r3, [r7, #0]
 800dc14:	4603      	mov	r3, r0
 800dc16:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800dc18:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800dc1a:	4618      	mov	r0, r3
 800dc1c:	3714      	adds	r7, #20
 800dc1e:	46bd      	mov	sp, r7
 800dc20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc24:	4770      	bx	lr

0800dc26 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800dc26:	b480      	push	{r7}
 800dc28:	b085      	sub	sp, #20
 800dc2a:	af00      	add	r7, sp, #0
 800dc2c:	60b9      	str	r1, [r7, #8]
 800dc2e:	607a      	str	r2, [r7, #4]
 800dc30:	603b      	str	r3, [r7, #0]
 800dc32:	4603      	mov	r3, r0
 800dc34:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800dc36:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800dc38:	4618      	mov	r0, r3
 800dc3a:	3714      	adds	r7, #20
 800dc3c:	46bd      	mov	sp, r7
 800dc3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc42:	4770      	bx	lr

0800dc44 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800dc44:	b480      	push	{r7}
 800dc46:	b085      	sub	sp, #20
 800dc48:	af00      	add	r7, sp, #0
 800dc4a:	4603      	mov	r3, r0
 800dc4c:	603a      	str	r2, [r7, #0]
 800dc4e:	71fb      	strb	r3, [r7, #7]
 800dc50:	460b      	mov	r3, r1
 800dc52:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800dc54:	2301      	movs	r3, #1
 800dc56:	73fb      	strb	r3, [r7, #15]
    return res;
 800dc58:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800dc5a:	4618      	mov	r0, r3
 800dc5c:	3714      	adds	r7, #20
 800dc5e:	46bd      	mov	sp, r7
 800dc60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc64:	4770      	bx	lr

0800dc66 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800dc66:	b580      	push	{r7, lr}
 800dc68:	b084      	sub	sp, #16
 800dc6a:	af00      	add	r7, sp, #0
 800dc6c:	6078      	str	r0, [r7, #4]
 800dc6e:	460b      	mov	r3, r1
 800dc70:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800dc72:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800dc76:	f002 f957 	bl	800ff28 <USBD_static_malloc>
 800dc7a:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800dc7c:	68fb      	ldr	r3, [r7, #12]
 800dc7e:	2b00      	cmp	r3, #0
 800dc80:	d105      	bne.n	800dc8e <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800dc82:	687b      	ldr	r3, [r7, #4]
 800dc84:	2200      	movs	r2, #0
 800dc86:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 800dc8a:	2302      	movs	r3, #2
 800dc8c:	e066      	b.n	800dd5c <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	68fa      	ldr	r2, [r7, #12]
 800dc92:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	7c1b      	ldrb	r3, [r3, #16]
 800dc9a:	2b00      	cmp	r3, #0
 800dc9c:	d119      	bne.n	800dcd2 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800dc9e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800dca2:	2202      	movs	r2, #2
 800dca4:	2181      	movs	r1, #129	@ 0x81
 800dca6:	6878      	ldr	r0, [r7, #4]
 800dca8:	f001 ffe5 	bl	800fc76 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800dcac:	687b      	ldr	r3, [r7, #4]
 800dcae:	2201      	movs	r2, #1
 800dcb0:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800dcb2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800dcb6:	2202      	movs	r2, #2
 800dcb8:	2101      	movs	r1, #1
 800dcba:	6878      	ldr	r0, [r7, #4]
 800dcbc:	f001 ffdb 	bl	800fc76 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	2201      	movs	r2, #1
 800dcc4:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	2210      	movs	r2, #16
 800dccc:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800dcd0:	e016      	b.n	800dd00 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800dcd2:	2340      	movs	r3, #64	@ 0x40
 800dcd4:	2202      	movs	r2, #2
 800dcd6:	2181      	movs	r1, #129	@ 0x81
 800dcd8:	6878      	ldr	r0, [r7, #4]
 800dcda:	f001 ffcc 	bl	800fc76 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	2201      	movs	r2, #1
 800dce2:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800dce4:	2340      	movs	r3, #64	@ 0x40
 800dce6:	2202      	movs	r2, #2
 800dce8:	2101      	movs	r1, #1
 800dcea:	6878      	ldr	r0, [r7, #4]
 800dcec:	f001 ffc3 	bl	800fc76 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	2201      	movs	r2, #1
 800dcf4:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	2210      	movs	r2, #16
 800dcfc:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800dd00:	2308      	movs	r3, #8
 800dd02:	2203      	movs	r2, #3
 800dd04:	2182      	movs	r1, #130	@ 0x82
 800dd06:	6878      	ldr	r0, [r7, #4]
 800dd08:	f001 ffb5 	bl	800fc76 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	2201      	movs	r2, #1
 800dd10:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800dd1a:	681b      	ldr	r3, [r3, #0]
 800dd1c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800dd1e:	68fb      	ldr	r3, [r7, #12]
 800dd20:	2200      	movs	r2, #0
 800dd22:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800dd26:	68fb      	ldr	r3, [r7, #12]
 800dd28:	2200      	movs	r2, #0
 800dd2a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800dd2e:	687b      	ldr	r3, [r7, #4]
 800dd30:	7c1b      	ldrb	r3, [r3, #16]
 800dd32:	2b00      	cmp	r3, #0
 800dd34:	d109      	bne.n	800dd4a <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800dd36:	68fb      	ldr	r3, [r7, #12]
 800dd38:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800dd3c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800dd40:	2101      	movs	r1, #1
 800dd42:	6878      	ldr	r0, [r7, #4]
 800dd44:	f002 f886 	bl	800fe54 <USBD_LL_PrepareReceive>
 800dd48:	e007      	b.n	800dd5a <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800dd4a:	68fb      	ldr	r3, [r7, #12]
 800dd4c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800dd50:	2340      	movs	r3, #64	@ 0x40
 800dd52:	2101      	movs	r1, #1
 800dd54:	6878      	ldr	r0, [r7, #4]
 800dd56:	f002 f87d 	bl	800fe54 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800dd5a:	2300      	movs	r3, #0
}
 800dd5c:	4618      	mov	r0, r3
 800dd5e:	3710      	adds	r7, #16
 800dd60:	46bd      	mov	sp, r7
 800dd62:	bd80      	pop	{r7, pc}

0800dd64 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800dd64:	b580      	push	{r7, lr}
 800dd66:	b082      	sub	sp, #8
 800dd68:	af00      	add	r7, sp, #0
 800dd6a:	6078      	str	r0, [r7, #4]
 800dd6c:	460b      	mov	r3, r1
 800dd6e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800dd70:	2181      	movs	r1, #129	@ 0x81
 800dd72:	6878      	ldr	r0, [r7, #4]
 800dd74:	f001 ffa5 	bl	800fcc2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800dd78:	687b      	ldr	r3, [r7, #4]
 800dd7a:	2200      	movs	r2, #0
 800dd7c:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800dd7e:	2101      	movs	r1, #1
 800dd80:	6878      	ldr	r0, [r7, #4]
 800dd82:	f001 ff9e 	bl	800fcc2 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	2200      	movs	r2, #0
 800dd8a:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800dd8e:	2182      	movs	r1, #130	@ 0x82
 800dd90:	6878      	ldr	r0, [r7, #4]
 800dd92:	f001 ff96 	bl	800fcc2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	2200      	movs	r2, #0
 800dd9a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800dd9e:	687b      	ldr	r3, [r7, #4]
 800dda0:	2200      	movs	r2, #0
 800dda2:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800dda6:	687b      	ldr	r3, [r7, #4]
 800dda8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ddac:	2b00      	cmp	r3, #0
 800ddae:	d00e      	beq.n	800ddce <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ddb6:	685b      	ldr	r3, [r3, #4]
 800ddb8:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ddc0:	4618      	mov	r0, r3
 800ddc2:	f002 f8bf 	bl	800ff44 <USBD_static_free>
    pdev->pClassData = NULL;
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	2200      	movs	r2, #0
 800ddca:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800ddce:	2300      	movs	r3, #0
}
 800ddd0:	4618      	mov	r0, r3
 800ddd2:	3708      	adds	r7, #8
 800ddd4:	46bd      	mov	sp, r7
 800ddd6:	bd80      	pop	{r7, pc}

0800ddd8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800ddd8:	b580      	push	{r7, lr}
 800ddda:	b086      	sub	sp, #24
 800dddc:	af00      	add	r7, sp, #0
 800ddde:	6078      	str	r0, [r7, #4]
 800dde0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800dde2:	687b      	ldr	r3, [r7, #4]
 800dde4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800dde8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800ddea:	2300      	movs	r3, #0
 800ddec:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800ddee:	2300      	movs	r3, #0
 800ddf0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800ddf2:	2300      	movs	r3, #0
 800ddf4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800ddf6:	693b      	ldr	r3, [r7, #16]
 800ddf8:	2b00      	cmp	r3, #0
 800ddfa:	d101      	bne.n	800de00 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800ddfc:	2303      	movs	r3, #3
 800ddfe:	e0af      	b.n	800df60 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800de00:	683b      	ldr	r3, [r7, #0]
 800de02:	781b      	ldrb	r3, [r3, #0]
 800de04:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800de08:	2b00      	cmp	r3, #0
 800de0a:	d03f      	beq.n	800de8c <USBD_CDC_Setup+0xb4>
 800de0c:	2b20      	cmp	r3, #32
 800de0e:	f040 809f 	bne.w	800df50 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800de12:	683b      	ldr	r3, [r7, #0]
 800de14:	88db      	ldrh	r3, [r3, #6]
 800de16:	2b00      	cmp	r3, #0
 800de18:	d02e      	beq.n	800de78 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800de1a:	683b      	ldr	r3, [r7, #0]
 800de1c:	781b      	ldrb	r3, [r3, #0]
 800de1e:	b25b      	sxtb	r3, r3
 800de20:	2b00      	cmp	r3, #0
 800de22:	da16      	bge.n	800de52 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800de2a:	689b      	ldr	r3, [r3, #8]
 800de2c:	683a      	ldr	r2, [r7, #0]
 800de2e:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800de30:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800de32:	683a      	ldr	r2, [r7, #0]
 800de34:	88d2      	ldrh	r2, [r2, #6]
 800de36:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800de38:	683b      	ldr	r3, [r7, #0]
 800de3a:	88db      	ldrh	r3, [r3, #6]
 800de3c:	2b07      	cmp	r3, #7
 800de3e:	bf28      	it	cs
 800de40:	2307      	movcs	r3, #7
 800de42:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800de44:	693b      	ldr	r3, [r7, #16]
 800de46:	89fa      	ldrh	r2, [r7, #14]
 800de48:	4619      	mov	r1, r3
 800de4a:	6878      	ldr	r0, [r7, #4]
 800de4c:	f001 facf 	bl	800f3ee <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800de50:	e085      	b.n	800df5e <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800de52:	683b      	ldr	r3, [r7, #0]
 800de54:	785a      	ldrb	r2, [r3, #1]
 800de56:	693b      	ldr	r3, [r7, #16]
 800de58:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800de5c:	683b      	ldr	r3, [r7, #0]
 800de5e:	88db      	ldrh	r3, [r3, #6]
 800de60:	b2da      	uxtb	r2, r3
 800de62:	693b      	ldr	r3, [r7, #16]
 800de64:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800de68:	6939      	ldr	r1, [r7, #16]
 800de6a:	683b      	ldr	r3, [r7, #0]
 800de6c:	88db      	ldrh	r3, [r3, #6]
 800de6e:	461a      	mov	r2, r3
 800de70:	6878      	ldr	r0, [r7, #4]
 800de72:	f001 fae8 	bl	800f446 <USBD_CtlPrepareRx>
      break;
 800de76:	e072      	b.n	800df5e <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800de7e:	689b      	ldr	r3, [r3, #8]
 800de80:	683a      	ldr	r2, [r7, #0]
 800de82:	7850      	ldrb	r0, [r2, #1]
 800de84:	2200      	movs	r2, #0
 800de86:	6839      	ldr	r1, [r7, #0]
 800de88:	4798      	blx	r3
      break;
 800de8a:	e068      	b.n	800df5e <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800de8c:	683b      	ldr	r3, [r7, #0]
 800de8e:	785b      	ldrb	r3, [r3, #1]
 800de90:	2b0b      	cmp	r3, #11
 800de92:	d852      	bhi.n	800df3a <USBD_CDC_Setup+0x162>
 800de94:	a201      	add	r2, pc, #4	@ (adr r2, 800de9c <USBD_CDC_Setup+0xc4>)
 800de96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de9a:	bf00      	nop
 800de9c:	0800decd 	.word	0x0800decd
 800dea0:	0800df49 	.word	0x0800df49
 800dea4:	0800df3b 	.word	0x0800df3b
 800dea8:	0800df3b 	.word	0x0800df3b
 800deac:	0800df3b 	.word	0x0800df3b
 800deb0:	0800df3b 	.word	0x0800df3b
 800deb4:	0800df3b 	.word	0x0800df3b
 800deb8:	0800df3b 	.word	0x0800df3b
 800debc:	0800df3b 	.word	0x0800df3b
 800dec0:	0800df3b 	.word	0x0800df3b
 800dec4:	0800def7 	.word	0x0800def7
 800dec8:	0800df21 	.word	0x0800df21
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ded2:	b2db      	uxtb	r3, r3
 800ded4:	2b03      	cmp	r3, #3
 800ded6:	d107      	bne.n	800dee8 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800ded8:	f107 030a 	add.w	r3, r7, #10
 800dedc:	2202      	movs	r2, #2
 800dede:	4619      	mov	r1, r3
 800dee0:	6878      	ldr	r0, [r7, #4]
 800dee2:	f001 fa84 	bl	800f3ee <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800dee6:	e032      	b.n	800df4e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800dee8:	6839      	ldr	r1, [r7, #0]
 800deea:	6878      	ldr	r0, [r7, #4]
 800deec:	f001 fa0e 	bl	800f30c <USBD_CtlError>
            ret = USBD_FAIL;
 800def0:	2303      	movs	r3, #3
 800def2:	75fb      	strb	r3, [r7, #23]
          break;
 800def4:	e02b      	b.n	800df4e <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800defc:	b2db      	uxtb	r3, r3
 800defe:	2b03      	cmp	r3, #3
 800df00:	d107      	bne.n	800df12 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800df02:	f107 030d 	add.w	r3, r7, #13
 800df06:	2201      	movs	r2, #1
 800df08:	4619      	mov	r1, r3
 800df0a:	6878      	ldr	r0, [r7, #4]
 800df0c:	f001 fa6f 	bl	800f3ee <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800df10:	e01d      	b.n	800df4e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800df12:	6839      	ldr	r1, [r7, #0]
 800df14:	6878      	ldr	r0, [r7, #4]
 800df16:	f001 f9f9 	bl	800f30c <USBD_CtlError>
            ret = USBD_FAIL;
 800df1a:	2303      	movs	r3, #3
 800df1c:	75fb      	strb	r3, [r7, #23]
          break;
 800df1e:	e016      	b.n	800df4e <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800df20:	687b      	ldr	r3, [r7, #4]
 800df22:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800df26:	b2db      	uxtb	r3, r3
 800df28:	2b03      	cmp	r3, #3
 800df2a:	d00f      	beq.n	800df4c <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800df2c:	6839      	ldr	r1, [r7, #0]
 800df2e:	6878      	ldr	r0, [r7, #4]
 800df30:	f001 f9ec 	bl	800f30c <USBD_CtlError>
            ret = USBD_FAIL;
 800df34:	2303      	movs	r3, #3
 800df36:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800df38:	e008      	b.n	800df4c <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800df3a:	6839      	ldr	r1, [r7, #0]
 800df3c:	6878      	ldr	r0, [r7, #4]
 800df3e:	f001 f9e5 	bl	800f30c <USBD_CtlError>
          ret = USBD_FAIL;
 800df42:	2303      	movs	r3, #3
 800df44:	75fb      	strb	r3, [r7, #23]
          break;
 800df46:	e002      	b.n	800df4e <USBD_CDC_Setup+0x176>
          break;
 800df48:	bf00      	nop
 800df4a:	e008      	b.n	800df5e <USBD_CDC_Setup+0x186>
          break;
 800df4c:	bf00      	nop
      }
      break;
 800df4e:	e006      	b.n	800df5e <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800df50:	6839      	ldr	r1, [r7, #0]
 800df52:	6878      	ldr	r0, [r7, #4]
 800df54:	f001 f9da 	bl	800f30c <USBD_CtlError>
      ret = USBD_FAIL;
 800df58:	2303      	movs	r3, #3
 800df5a:	75fb      	strb	r3, [r7, #23]
      break;
 800df5c:	bf00      	nop
  }

  return (uint8_t)ret;
 800df5e:	7dfb      	ldrb	r3, [r7, #23]
}
 800df60:	4618      	mov	r0, r3
 800df62:	3718      	adds	r7, #24
 800df64:	46bd      	mov	sp, r7
 800df66:	bd80      	pop	{r7, pc}

0800df68 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800df68:	b580      	push	{r7, lr}
 800df6a:	b084      	sub	sp, #16
 800df6c:	af00      	add	r7, sp, #0
 800df6e:	6078      	str	r0, [r7, #4]
 800df70:	460b      	mov	r3, r1
 800df72:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800df7a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800df7c:	687b      	ldr	r3, [r7, #4]
 800df7e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800df82:	2b00      	cmp	r3, #0
 800df84:	d101      	bne.n	800df8a <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800df86:	2303      	movs	r3, #3
 800df88:	e04f      	b.n	800e02a <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800df90:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800df92:	78fa      	ldrb	r2, [r7, #3]
 800df94:	6879      	ldr	r1, [r7, #4]
 800df96:	4613      	mov	r3, r2
 800df98:	009b      	lsls	r3, r3, #2
 800df9a:	4413      	add	r3, r2
 800df9c:	009b      	lsls	r3, r3, #2
 800df9e:	440b      	add	r3, r1
 800dfa0:	3318      	adds	r3, #24
 800dfa2:	681b      	ldr	r3, [r3, #0]
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	d029      	beq.n	800dffc <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800dfa8:	78fa      	ldrb	r2, [r7, #3]
 800dfaa:	6879      	ldr	r1, [r7, #4]
 800dfac:	4613      	mov	r3, r2
 800dfae:	009b      	lsls	r3, r3, #2
 800dfb0:	4413      	add	r3, r2
 800dfb2:	009b      	lsls	r3, r3, #2
 800dfb4:	440b      	add	r3, r1
 800dfb6:	3318      	adds	r3, #24
 800dfb8:	681a      	ldr	r2, [r3, #0]
 800dfba:	78f9      	ldrb	r1, [r7, #3]
 800dfbc:	68f8      	ldr	r0, [r7, #12]
 800dfbe:	460b      	mov	r3, r1
 800dfc0:	009b      	lsls	r3, r3, #2
 800dfc2:	440b      	add	r3, r1
 800dfc4:	00db      	lsls	r3, r3, #3
 800dfc6:	4403      	add	r3, r0
 800dfc8:	3320      	adds	r3, #32
 800dfca:	681b      	ldr	r3, [r3, #0]
 800dfcc:	fbb2 f1f3 	udiv	r1, r2, r3
 800dfd0:	fb01 f303 	mul.w	r3, r1, r3
 800dfd4:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800dfd6:	2b00      	cmp	r3, #0
 800dfd8:	d110      	bne.n	800dffc <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800dfda:	78fa      	ldrb	r2, [r7, #3]
 800dfdc:	6879      	ldr	r1, [r7, #4]
 800dfde:	4613      	mov	r3, r2
 800dfe0:	009b      	lsls	r3, r3, #2
 800dfe2:	4413      	add	r3, r2
 800dfe4:	009b      	lsls	r3, r3, #2
 800dfe6:	440b      	add	r3, r1
 800dfe8:	3318      	adds	r3, #24
 800dfea:	2200      	movs	r2, #0
 800dfec:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800dfee:	78f9      	ldrb	r1, [r7, #3]
 800dff0:	2300      	movs	r3, #0
 800dff2:	2200      	movs	r2, #0
 800dff4:	6878      	ldr	r0, [r7, #4]
 800dff6:	f001 ff0c 	bl	800fe12 <USBD_LL_Transmit>
 800dffa:	e015      	b.n	800e028 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800dffc:	68bb      	ldr	r3, [r7, #8]
 800dffe:	2200      	movs	r2, #0
 800e000:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e00a:	691b      	ldr	r3, [r3, #16]
 800e00c:	2b00      	cmp	r3, #0
 800e00e:	d00b      	beq.n	800e028 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800e010:	687b      	ldr	r3, [r7, #4]
 800e012:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e016:	691b      	ldr	r3, [r3, #16]
 800e018:	68ba      	ldr	r2, [r7, #8]
 800e01a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800e01e:	68ba      	ldr	r2, [r7, #8]
 800e020:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800e024:	78fa      	ldrb	r2, [r7, #3]
 800e026:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800e028:	2300      	movs	r3, #0
}
 800e02a:	4618      	mov	r0, r3
 800e02c:	3710      	adds	r7, #16
 800e02e:	46bd      	mov	sp, r7
 800e030:	bd80      	pop	{r7, pc}

0800e032 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e032:	b580      	push	{r7, lr}
 800e034:	b084      	sub	sp, #16
 800e036:	af00      	add	r7, sp, #0
 800e038:	6078      	str	r0, [r7, #4]
 800e03a:	460b      	mov	r3, r1
 800e03c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e03e:	687b      	ldr	r3, [r7, #4]
 800e040:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e044:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e04c:	2b00      	cmp	r3, #0
 800e04e:	d101      	bne.n	800e054 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e050:	2303      	movs	r3, #3
 800e052:	e015      	b.n	800e080 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800e054:	78fb      	ldrb	r3, [r7, #3]
 800e056:	4619      	mov	r1, r3
 800e058:	6878      	ldr	r0, [r7, #4]
 800e05a:	f001 ff1c 	bl	800fe96 <USBD_LL_GetRxDataSize>
 800e05e:	4602      	mov	r2, r0
 800e060:	68fb      	ldr	r3, [r7, #12]
 800e062:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800e066:	687b      	ldr	r3, [r7, #4]
 800e068:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e06c:	68db      	ldr	r3, [r3, #12]
 800e06e:	68fa      	ldr	r2, [r7, #12]
 800e070:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800e074:	68fa      	ldr	r2, [r7, #12]
 800e076:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800e07a:	4611      	mov	r1, r2
 800e07c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800e07e:	2300      	movs	r3, #0
}
 800e080:	4618      	mov	r0, r3
 800e082:	3710      	adds	r7, #16
 800e084:	46bd      	mov	sp, r7
 800e086:	bd80      	pop	{r7, pc}

0800e088 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800e088:	b580      	push	{r7, lr}
 800e08a:	b084      	sub	sp, #16
 800e08c:	af00      	add	r7, sp, #0
 800e08e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e096:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800e098:	68fb      	ldr	r3, [r7, #12]
 800e09a:	2b00      	cmp	r3, #0
 800e09c:	d101      	bne.n	800e0a2 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800e09e:	2303      	movs	r3, #3
 800e0a0:	e01a      	b.n	800e0d8 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e0a8:	2b00      	cmp	r3, #0
 800e0aa:	d014      	beq.n	800e0d6 <USBD_CDC_EP0_RxReady+0x4e>
 800e0ac:	68fb      	ldr	r3, [r7, #12]
 800e0ae:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800e0b2:	2bff      	cmp	r3, #255	@ 0xff
 800e0b4:	d00f      	beq.n	800e0d6 <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800e0b6:	687b      	ldr	r3, [r7, #4]
 800e0b8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800e0bc:	689b      	ldr	r3, [r3, #8]
 800e0be:	68fa      	ldr	r2, [r7, #12]
 800e0c0:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 800e0c4:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800e0c6:	68fa      	ldr	r2, [r7, #12]
 800e0c8:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800e0cc:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800e0ce:	68fb      	ldr	r3, [r7, #12]
 800e0d0:	22ff      	movs	r2, #255	@ 0xff
 800e0d2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800e0d6:	2300      	movs	r3, #0
}
 800e0d8:	4618      	mov	r0, r3
 800e0da:	3710      	adds	r7, #16
 800e0dc:	46bd      	mov	sp, r7
 800e0de:	bd80      	pop	{r7, pc}

0800e0e0 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800e0e0:	b480      	push	{r7}
 800e0e2:	b083      	sub	sp, #12
 800e0e4:	af00      	add	r7, sp, #0
 800e0e6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	2243      	movs	r2, #67	@ 0x43
 800e0ec:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800e0ee:	4b03      	ldr	r3, [pc, #12]	@ (800e0fc <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800e0f0:	4618      	mov	r0, r3
 800e0f2:	370c      	adds	r7, #12
 800e0f4:	46bd      	mov	sp, r7
 800e0f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0fa:	4770      	bx	lr
 800e0fc:	200000b0 	.word	0x200000b0

0800e100 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800e100:	b480      	push	{r7}
 800e102:	b083      	sub	sp, #12
 800e104:	af00      	add	r7, sp, #0
 800e106:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	2243      	movs	r2, #67	@ 0x43
 800e10c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800e10e:	4b03      	ldr	r3, [pc, #12]	@ (800e11c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800e110:	4618      	mov	r0, r3
 800e112:	370c      	adds	r7, #12
 800e114:	46bd      	mov	sp, r7
 800e116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e11a:	4770      	bx	lr
 800e11c:	2000006c 	.word	0x2000006c

0800e120 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800e120:	b480      	push	{r7}
 800e122:	b083      	sub	sp, #12
 800e124:	af00      	add	r7, sp, #0
 800e126:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800e128:	687b      	ldr	r3, [r7, #4]
 800e12a:	2243      	movs	r2, #67	@ 0x43
 800e12c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800e12e:	4b03      	ldr	r3, [pc, #12]	@ (800e13c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800e130:	4618      	mov	r0, r3
 800e132:	370c      	adds	r7, #12
 800e134:	46bd      	mov	sp, r7
 800e136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e13a:	4770      	bx	lr
 800e13c:	200000f4 	.word	0x200000f4

0800e140 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800e140:	b480      	push	{r7}
 800e142:	b083      	sub	sp, #12
 800e144:	af00      	add	r7, sp, #0
 800e146:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	220a      	movs	r2, #10
 800e14c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800e14e:	4b03      	ldr	r3, [pc, #12]	@ (800e15c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800e150:	4618      	mov	r0, r3
 800e152:	370c      	adds	r7, #12
 800e154:	46bd      	mov	sp, r7
 800e156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e15a:	4770      	bx	lr
 800e15c:	20000028 	.word	0x20000028

0800e160 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800e160:	b480      	push	{r7}
 800e162:	b083      	sub	sp, #12
 800e164:	af00      	add	r7, sp, #0
 800e166:	6078      	str	r0, [r7, #4]
 800e168:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800e16a:	683b      	ldr	r3, [r7, #0]
 800e16c:	2b00      	cmp	r3, #0
 800e16e:	d101      	bne.n	800e174 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800e170:	2303      	movs	r3, #3
 800e172:	e004      	b.n	800e17e <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	683a      	ldr	r2, [r7, #0]
 800e178:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800e17c:	2300      	movs	r3, #0
}
 800e17e:	4618      	mov	r0, r3
 800e180:	370c      	adds	r7, #12
 800e182:	46bd      	mov	sp, r7
 800e184:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e188:	4770      	bx	lr

0800e18a <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800e18a:	b480      	push	{r7}
 800e18c:	b087      	sub	sp, #28
 800e18e:	af00      	add	r7, sp, #0
 800e190:	60f8      	str	r0, [r7, #12]
 800e192:	60b9      	str	r1, [r7, #8]
 800e194:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e196:	68fb      	ldr	r3, [r7, #12]
 800e198:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e19c:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800e19e:	697b      	ldr	r3, [r7, #20]
 800e1a0:	2b00      	cmp	r3, #0
 800e1a2:	d101      	bne.n	800e1a8 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800e1a4:	2303      	movs	r3, #3
 800e1a6:	e008      	b.n	800e1ba <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800e1a8:	697b      	ldr	r3, [r7, #20]
 800e1aa:	68ba      	ldr	r2, [r7, #8]
 800e1ac:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800e1b0:	697b      	ldr	r3, [r7, #20]
 800e1b2:	687a      	ldr	r2, [r7, #4]
 800e1b4:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800e1b8:	2300      	movs	r3, #0
}
 800e1ba:	4618      	mov	r0, r3
 800e1bc:	371c      	adds	r7, #28
 800e1be:	46bd      	mov	sp, r7
 800e1c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1c4:	4770      	bx	lr

0800e1c6 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800e1c6:	b480      	push	{r7}
 800e1c8:	b085      	sub	sp, #20
 800e1ca:	af00      	add	r7, sp, #0
 800e1cc:	6078      	str	r0, [r7, #4]
 800e1ce:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e1d0:	687b      	ldr	r3, [r7, #4]
 800e1d2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e1d6:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800e1d8:	68fb      	ldr	r3, [r7, #12]
 800e1da:	2b00      	cmp	r3, #0
 800e1dc:	d101      	bne.n	800e1e2 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800e1de:	2303      	movs	r3, #3
 800e1e0:	e004      	b.n	800e1ec <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800e1e2:	68fb      	ldr	r3, [r7, #12]
 800e1e4:	683a      	ldr	r2, [r7, #0]
 800e1e6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800e1ea:	2300      	movs	r3, #0
}
 800e1ec:	4618      	mov	r0, r3
 800e1ee:	3714      	adds	r7, #20
 800e1f0:	46bd      	mov	sp, r7
 800e1f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1f6:	4770      	bx	lr

0800e1f8 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800e1f8:	b580      	push	{r7, lr}
 800e1fa:	b084      	sub	sp, #16
 800e1fc:	af00      	add	r7, sp, #0
 800e1fe:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e206:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800e208:	2301      	movs	r3, #1
 800e20a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e212:	2b00      	cmp	r3, #0
 800e214:	d101      	bne.n	800e21a <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e216:	2303      	movs	r3, #3
 800e218:	e01a      	b.n	800e250 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800e21a:	68bb      	ldr	r3, [r7, #8]
 800e21c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800e220:	2b00      	cmp	r3, #0
 800e222:	d114      	bne.n	800e24e <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800e224:	68bb      	ldr	r3, [r7, #8]
 800e226:	2201      	movs	r2, #1
 800e228:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800e22c:	68bb      	ldr	r3, [r7, #8]
 800e22e:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 800e232:	687b      	ldr	r3, [r7, #4]
 800e234:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800e236:	68bb      	ldr	r3, [r7, #8]
 800e238:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800e23c:	68bb      	ldr	r3, [r7, #8]
 800e23e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800e242:	2181      	movs	r1, #129	@ 0x81
 800e244:	6878      	ldr	r0, [r7, #4]
 800e246:	f001 fde4 	bl	800fe12 <USBD_LL_Transmit>

    ret = USBD_OK;
 800e24a:	2300      	movs	r3, #0
 800e24c:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800e24e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e250:	4618      	mov	r0, r3
 800e252:	3710      	adds	r7, #16
 800e254:	46bd      	mov	sp, r7
 800e256:	bd80      	pop	{r7, pc}

0800e258 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800e258:	b580      	push	{r7, lr}
 800e25a:	b084      	sub	sp, #16
 800e25c:	af00      	add	r7, sp, #0
 800e25e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e260:	687b      	ldr	r3, [r7, #4]
 800e262:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e266:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800e268:	687b      	ldr	r3, [r7, #4]
 800e26a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e26e:	2b00      	cmp	r3, #0
 800e270:	d101      	bne.n	800e276 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800e272:	2303      	movs	r3, #3
 800e274:	e016      	b.n	800e2a4 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e276:	687b      	ldr	r3, [r7, #4]
 800e278:	7c1b      	ldrb	r3, [r3, #16]
 800e27a:	2b00      	cmp	r3, #0
 800e27c:	d109      	bne.n	800e292 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e27e:	68fb      	ldr	r3, [r7, #12]
 800e280:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e284:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e288:	2101      	movs	r1, #1
 800e28a:	6878      	ldr	r0, [r7, #4]
 800e28c:	f001 fde2 	bl	800fe54 <USBD_LL_PrepareReceive>
 800e290:	e007      	b.n	800e2a2 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e292:	68fb      	ldr	r3, [r7, #12]
 800e294:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e298:	2340      	movs	r3, #64	@ 0x40
 800e29a:	2101      	movs	r1, #1
 800e29c:	6878      	ldr	r0, [r7, #4]
 800e29e:	f001 fdd9 	bl	800fe54 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800e2a2:	2300      	movs	r3, #0
}
 800e2a4:	4618      	mov	r0, r3
 800e2a6:	3710      	adds	r7, #16
 800e2a8:	46bd      	mov	sp, r7
 800e2aa:	bd80      	pop	{r7, pc}

0800e2ac <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800e2ac:	b580      	push	{r7, lr}
 800e2ae:	b086      	sub	sp, #24
 800e2b0:	af00      	add	r7, sp, #0
 800e2b2:	60f8      	str	r0, [r7, #12]
 800e2b4:	60b9      	str	r1, [r7, #8]
 800e2b6:	4613      	mov	r3, r2
 800e2b8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800e2ba:	68fb      	ldr	r3, [r7, #12]
 800e2bc:	2b00      	cmp	r3, #0
 800e2be:	d101      	bne.n	800e2c4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800e2c0:	2303      	movs	r3, #3
 800e2c2:	e01f      	b.n	800e304 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800e2c4:	68fb      	ldr	r3, [r7, #12]
 800e2c6:	2200      	movs	r2, #0
 800e2c8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800e2cc:	68fb      	ldr	r3, [r7, #12]
 800e2ce:	2200      	movs	r2, #0
 800e2d0:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 800e2d4:	68fb      	ldr	r3, [r7, #12]
 800e2d6:	2200      	movs	r2, #0
 800e2d8:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800e2dc:	68bb      	ldr	r3, [r7, #8]
 800e2de:	2b00      	cmp	r3, #0
 800e2e0:	d003      	beq.n	800e2ea <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800e2e2:	68fb      	ldr	r3, [r7, #12]
 800e2e4:	68ba      	ldr	r2, [r7, #8]
 800e2e6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e2ea:	68fb      	ldr	r3, [r7, #12]
 800e2ec:	2201      	movs	r2, #1
 800e2ee:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800e2f2:	68fb      	ldr	r3, [r7, #12]
 800e2f4:	79fa      	ldrb	r2, [r7, #7]
 800e2f6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800e2f8:	68f8      	ldr	r0, [r7, #12]
 800e2fa:	f001 fc41 	bl	800fb80 <USBD_LL_Init>
 800e2fe:	4603      	mov	r3, r0
 800e300:	75fb      	strb	r3, [r7, #23]

  return ret;
 800e302:	7dfb      	ldrb	r3, [r7, #23]
}
 800e304:	4618      	mov	r0, r3
 800e306:	3718      	adds	r7, #24
 800e308:	46bd      	mov	sp, r7
 800e30a:	bd80      	pop	{r7, pc}

0800e30c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800e30c:	b580      	push	{r7, lr}
 800e30e:	b084      	sub	sp, #16
 800e310:	af00      	add	r7, sp, #0
 800e312:	6078      	str	r0, [r7, #4]
 800e314:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800e316:	2300      	movs	r3, #0
 800e318:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800e31a:	683b      	ldr	r3, [r7, #0]
 800e31c:	2b00      	cmp	r3, #0
 800e31e:	d101      	bne.n	800e324 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800e320:	2303      	movs	r3, #3
 800e322:	e016      	b.n	800e352 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	683a      	ldr	r2, [r7, #0]
 800e328:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800e32c:	687b      	ldr	r3, [r7, #4]
 800e32e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e332:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e334:	2b00      	cmp	r3, #0
 800e336:	d00b      	beq.n	800e350 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800e338:	687b      	ldr	r3, [r7, #4]
 800e33a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e33e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e340:	f107 020e 	add.w	r2, r7, #14
 800e344:	4610      	mov	r0, r2
 800e346:	4798      	blx	r3
 800e348:	4602      	mov	r2, r0
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800e350:	2300      	movs	r3, #0
}
 800e352:	4618      	mov	r0, r3
 800e354:	3710      	adds	r7, #16
 800e356:	46bd      	mov	sp, r7
 800e358:	bd80      	pop	{r7, pc}

0800e35a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800e35a:	b580      	push	{r7, lr}
 800e35c:	b082      	sub	sp, #8
 800e35e:	af00      	add	r7, sp, #0
 800e360:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800e362:	6878      	ldr	r0, [r7, #4]
 800e364:	f001 fc6c 	bl	800fc40 <USBD_LL_Start>
 800e368:	4603      	mov	r3, r0
}
 800e36a:	4618      	mov	r0, r3
 800e36c:	3708      	adds	r7, #8
 800e36e:	46bd      	mov	sp, r7
 800e370:	bd80      	pop	{r7, pc}

0800e372 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800e372:	b480      	push	{r7}
 800e374:	b083      	sub	sp, #12
 800e376:	af00      	add	r7, sp, #0
 800e378:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800e37a:	2300      	movs	r3, #0
}
 800e37c:	4618      	mov	r0, r3
 800e37e:	370c      	adds	r7, #12
 800e380:	46bd      	mov	sp, r7
 800e382:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e386:	4770      	bx	lr

0800e388 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e388:	b580      	push	{r7, lr}
 800e38a:	b084      	sub	sp, #16
 800e38c:	af00      	add	r7, sp, #0
 800e38e:	6078      	str	r0, [r7, #4]
 800e390:	460b      	mov	r3, r1
 800e392:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800e394:	2303      	movs	r3, #3
 800e396:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e39e:	2b00      	cmp	r3, #0
 800e3a0:	d009      	beq.n	800e3b6 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800e3a2:	687b      	ldr	r3, [r7, #4]
 800e3a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e3a8:	681b      	ldr	r3, [r3, #0]
 800e3aa:	78fa      	ldrb	r2, [r7, #3]
 800e3ac:	4611      	mov	r1, r2
 800e3ae:	6878      	ldr	r0, [r7, #4]
 800e3b0:	4798      	blx	r3
 800e3b2:	4603      	mov	r3, r0
 800e3b4:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800e3b6:	7bfb      	ldrb	r3, [r7, #15]
}
 800e3b8:	4618      	mov	r0, r3
 800e3ba:	3710      	adds	r7, #16
 800e3bc:	46bd      	mov	sp, r7
 800e3be:	bd80      	pop	{r7, pc}

0800e3c0 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e3c0:	b580      	push	{r7, lr}
 800e3c2:	b082      	sub	sp, #8
 800e3c4:	af00      	add	r7, sp, #0
 800e3c6:	6078      	str	r0, [r7, #4]
 800e3c8:	460b      	mov	r3, r1
 800e3ca:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e3d2:	2b00      	cmp	r3, #0
 800e3d4:	d007      	beq.n	800e3e6 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e3dc:	685b      	ldr	r3, [r3, #4]
 800e3de:	78fa      	ldrb	r2, [r7, #3]
 800e3e0:	4611      	mov	r1, r2
 800e3e2:	6878      	ldr	r0, [r7, #4]
 800e3e4:	4798      	blx	r3
  }

  return USBD_OK;
 800e3e6:	2300      	movs	r3, #0
}
 800e3e8:	4618      	mov	r0, r3
 800e3ea:	3708      	adds	r7, #8
 800e3ec:	46bd      	mov	sp, r7
 800e3ee:	bd80      	pop	{r7, pc}

0800e3f0 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800e3f0:	b580      	push	{r7, lr}
 800e3f2:	b084      	sub	sp, #16
 800e3f4:	af00      	add	r7, sp, #0
 800e3f6:	6078      	str	r0, [r7, #4]
 800e3f8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800e3fa:	687b      	ldr	r3, [r7, #4]
 800e3fc:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e400:	6839      	ldr	r1, [r7, #0]
 800e402:	4618      	mov	r0, r3
 800e404:	f000 ff48 	bl	800f298 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	2201      	movs	r2, #1
 800e40c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800e410:	687b      	ldr	r3, [r7, #4]
 800e412:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800e416:	461a      	mov	r2, r3
 800e418:	687b      	ldr	r3, [r7, #4]
 800e41a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800e41e:	687b      	ldr	r3, [r7, #4]
 800e420:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800e424:	f003 031f 	and.w	r3, r3, #31
 800e428:	2b02      	cmp	r3, #2
 800e42a:	d01a      	beq.n	800e462 <USBD_LL_SetupStage+0x72>
 800e42c:	2b02      	cmp	r3, #2
 800e42e:	d822      	bhi.n	800e476 <USBD_LL_SetupStage+0x86>
 800e430:	2b00      	cmp	r3, #0
 800e432:	d002      	beq.n	800e43a <USBD_LL_SetupStage+0x4a>
 800e434:	2b01      	cmp	r3, #1
 800e436:	d00a      	beq.n	800e44e <USBD_LL_SetupStage+0x5e>
 800e438:	e01d      	b.n	800e476 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800e43a:	687b      	ldr	r3, [r7, #4]
 800e43c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e440:	4619      	mov	r1, r3
 800e442:	6878      	ldr	r0, [r7, #4]
 800e444:	f000 f9f0 	bl	800e828 <USBD_StdDevReq>
 800e448:	4603      	mov	r3, r0
 800e44a:	73fb      	strb	r3, [r7, #15]
      break;
 800e44c:	e020      	b.n	800e490 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e454:	4619      	mov	r1, r3
 800e456:	6878      	ldr	r0, [r7, #4]
 800e458:	f000 fa54 	bl	800e904 <USBD_StdItfReq>
 800e45c:	4603      	mov	r3, r0
 800e45e:	73fb      	strb	r3, [r7, #15]
      break;
 800e460:	e016      	b.n	800e490 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800e462:	687b      	ldr	r3, [r7, #4]
 800e464:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e468:	4619      	mov	r1, r3
 800e46a:	6878      	ldr	r0, [r7, #4]
 800e46c:	f000 fa93 	bl	800e996 <USBD_StdEPReq>
 800e470:	4603      	mov	r3, r0
 800e472:	73fb      	strb	r3, [r7, #15]
      break;
 800e474:	e00c      	b.n	800e490 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800e476:	687b      	ldr	r3, [r7, #4]
 800e478:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800e47c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800e480:	b2db      	uxtb	r3, r3
 800e482:	4619      	mov	r1, r3
 800e484:	6878      	ldr	r0, [r7, #4]
 800e486:	f001 fc3b 	bl	800fd00 <USBD_LL_StallEP>
 800e48a:	4603      	mov	r3, r0
 800e48c:	73fb      	strb	r3, [r7, #15]
      break;
 800e48e:	bf00      	nop
  }

  return ret;
 800e490:	7bfb      	ldrb	r3, [r7, #15]
}
 800e492:	4618      	mov	r0, r3
 800e494:	3710      	adds	r7, #16
 800e496:	46bd      	mov	sp, r7
 800e498:	bd80      	pop	{r7, pc}

0800e49a <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800e49a:	b580      	push	{r7, lr}
 800e49c:	b086      	sub	sp, #24
 800e49e:	af00      	add	r7, sp, #0
 800e4a0:	60f8      	str	r0, [r7, #12]
 800e4a2:	460b      	mov	r3, r1
 800e4a4:	607a      	str	r2, [r7, #4]
 800e4a6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800e4a8:	7afb      	ldrb	r3, [r7, #11]
 800e4aa:	2b00      	cmp	r3, #0
 800e4ac:	d138      	bne.n	800e520 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800e4ae:	68fb      	ldr	r3, [r7, #12]
 800e4b0:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800e4b4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800e4b6:	68fb      	ldr	r3, [r7, #12]
 800e4b8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800e4bc:	2b03      	cmp	r3, #3
 800e4be:	d14a      	bne.n	800e556 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800e4c0:	693b      	ldr	r3, [r7, #16]
 800e4c2:	689a      	ldr	r2, [r3, #8]
 800e4c4:	693b      	ldr	r3, [r7, #16]
 800e4c6:	68db      	ldr	r3, [r3, #12]
 800e4c8:	429a      	cmp	r2, r3
 800e4ca:	d913      	bls.n	800e4f4 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800e4cc:	693b      	ldr	r3, [r7, #16]
 800e4ce:	689a      	ldr	r2, [r3, #8]
 800e4d0:	693b      	ldr	r3, [r7, #16]
 800e4d2:	68db      	ldr	r3, [r3, #12]
 800e4d4:	1ad2      	subs	r2, r2, r3
 800e4d6:	693b      	ldr	r3, [r7, #16]
 800e4d8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800e4da:	693b      	ldr	r3, [r7, #16]
 800e4dc:	68da      	ldr	r2, [r3, #12]
 800e4de:	693b      	ldr	r3, [r7, #16]
 800e4e0:	689b      	ldr	r3, [r3, #8]
 800e4e2:	4293      	cmp	r3, r2
 800e4e4:	bf28      	it	cs
 800e4e6:	4613      	movcs	r3, r2
 800e4e8:	461a      	mov	r2, r3
 800e4ea:	6879      	ldr	r1, [r7, #4]
 800e4ec:	68f8      	ldr	r0, [r7, #12]
 800e4ee:	f000 ffc7 	bl	800f480 <USBD_CtlContinueRx>
 800e4f2:	e030      	b.n	800e556 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e4f4:	68fb      	ldr	r3, [r7, #12]
 800e4f6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e4fa:	b2db      	uxtb	r3, r3
 800e4fc:	2b03      	cmp	r3, #3
 800e4fe:	d10b      	bne.n	800e518 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800e500:	68fb      	ldr	r3, [r7, #12]
 800e502:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e506:	691b      	ldr	r3, [r3, #16]
 800e508:	2b00      	cmp	r3, #0
 800e50a:	d005      	beq.n	800e518 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800e50c:	68fb      	ldr	r3, [r7, #12]
 800e50e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e512:	691b      	ldr	r3, [r3, #16]
 800e514:	68f8      	ldr	r0, [r7, #12]
 800e516:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800e518:	68f8      	ldr	r0, [r7, #12]
 800e51a:	f000 ffc2 	bl	800f4a2 <USBD_CtlSendStatus>
 800e51e:	e01a      	b.n	800e556 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e520:	68fb      	ldr	r3, [r7, #12]
 800e522:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e526:	b2db      	uxtb	r3, r3
 800e528:	2b03      	cmp	r3, #3
 800e52a:	d114      	bne.n	800e556 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800e52c:	68fb      	ldr	r3, [r7, #12]
 800e52e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e532:	699b      	ldr	r3, [r3, #24]
 800e534:	2b00      	cmp	r3, #0
 800e536:	d00e      	beq.n	800e556 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800e538:	68fb      	ldr	r3, [r7, #12]
 800e53a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e53e:	699b      	ldr	r3, [r3, #24]
 800e540:	7afa      	ldrb	r2, [r7, #11]
 800e542:	4611      	mov	r1, r2
 800e544:	68f8      	ldr	r0, [r7, #12]
 800e546:	4798      	blx	r3
 800e548:	4603      	mov	r3, r0
 800e54a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800e54c:	7dfb      	ldrb	r3, [r7, #23]
 800e54e:	2b00      	cmp	r3, #0
 800e550:	d001      	beq.n	800e556 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800e552:	7dfb      	ldrb	r3, [r7, #23]
 800e554:	e000      	b.n	800e558 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800e556:	2300      	movs	r3, #0
}
 800e558:	4618      	mov	r0, r3
 800e55a:	3718      	adds	r7, #24
 800e55c:	46bd      	mov	sp, r7
 800e55e:	bd80      	pop	{r7, pc}

0800e560 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800e560:	b580      	push	{r7, lr}
 800e562:	b086      	sub	sp, #24
 800e564:	af00      	add	r7, sp, #0
 800e566:	60f8      	str	r0, [r7, #12]
 800e568:	460b      	mov	r3, r1
 800e56a:	607a      	str	r2, [r7, #4]
 800e56c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800e56e:	7afb      	ldrb	r3, [r7, #11]
 800e570:	2b00      	cmp	r3, #0
 800e572:	d16b      	bne.n	800e64c <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800e574:	68fb      	ldr	r3, [r7, #12]
 800e576:	3314      	adds	r3, #20
 800e578:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800e57a:	68fb      	ldr	r3, [r7, #12]
 800e57c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800e580:	2b02      	cmp	r3, #2
 800e582:	d156      	bne.n	800e632 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800e584:	693b      	ldr	r3, [r7, #16]
 800e586:	689a      	ldr	r2, [r3, #8]
 800e588:	693b      	ldr	r3, [r7, #16]
 800e58a:	68db      	ldr	r3, [r3, #12]
 800e58c:	429a      	cmp	r2, r3
 800e58e:	d914      	bls.n	800e5ba <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800e590:	693b      	ldr	r3, [r7, #16]
 800e592:	689a      	ldr	r2, [r3, #8]
 800e594:	693b      	ldr	r3, [r7, #16]
 800e596:	68db      	ldr	r3, [r3, #12]
 800e598:	1ad2      	subs	r2, r2, r3
 800e59a:	693b      	ldr	r3, [r7, #16]
 800e59c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800e59e:	693b      	ldr	r3, [r7, #16]
 800e5a0:	689b      	ldr	r3, [r3, #8]
 800e5a2:	461a      	mov	r2, r3
 800e5a4:	6879      	ldr	r1, [r7, #4]
 800e5a6:	68f8      	ldr	r0, [r7, #12]
 800e5a8:	f000 ff3c 	bl	800f424 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e5ac:	2300      	movs	r3, #0
 800e5ae:	2200      	movs	r2, #0
 800e5b0:	2100      	movs	r1, #0
 800e5b2:	68f8      	ldr	r0, [r7, #12]
 800e5b4:	f001 fc4e 	bl	800fe54 <USBD_LL_PrepareReceive>
 800e5b8:	e03b      	b.n	800e632 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800e5ba:	693b      	ldr	r3, [r7, #16]
 800e5bc:	68da      	ldr	r2, [r3, #12]
 800e5be:	693b      	ldr	r3, [r7, #16]
 800e5c0:	689b      	ldr	r3, [r3, #8]
 800e5c2:	429a      	cmp	r2, r3
 800e5c4:	d11c      	bne.n	800e600 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800e5c6:	693b      	ldr	r3, [r7, #16]
 800e5c8:	685a      	ldr	r2, [r3, #4]
 800e5ca:	693b      	ldr	r3, [r7, #16]
 800e5cc:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800e5ce:	429a      	cmp	r2, r3
 800e5d0:	d316      	bcc.n	800e600 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800e5d2:	693b      	ldr	r3, [r7, #16]
 800e5d4:	685a      	ldr	r2, [r3, #4]
 800e5d6:	68fb      	ldr	r3, [r7, #12]
 800e5d8:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800e5dc:	429a      	cmp	r2, r3
 800e5de:	d20f      	bcs.n	800e600 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800e5e0:	2200      	movs	r2, #0
 800e5e2:	2100      	movs	r1, #0
 800e5e4:	68f8      	ldr	r0, [r7, #12]
 800e5e6:	f000 ff1d 	bl	800f424 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800e5ea:	68fb      	ldr	r3, [r7, #12]
 800e5ec:	2200      	movs	r2, #0
 800e5ee:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e5f2:	2300      	movs	r3, #0
 800e5f4:	2200      	movs	r2, #0
 800e5f6:	2100      	movs	r1, #0
 800e5f8:	68f8      	ldr	r0, [r7, #12]
 800e5fa:	f001 fc2b 	bl	800fe54 <USBD_LL_PrepareReceive>
 800e5fe:	e018      	b.n	800e632 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e600:	68fb      	ldr	r3, [r7, #12]
 800e602:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e606:	b2db      	uxtb	r3, r3
 800e608:	2b03      	cmp	r3, #3
 800e60a:	d10b      	bne.n	800e624 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800e60c:	68fb      	ldr	r3, [r7, #12]
 800e60e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e612:	68db      	ldr	r3, [r3, #12]
 800e614:	2b00      	cmp	r3, #0
 800e616:	d005      	beq.n	800e624 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800e618:	68fb      	ldr	r3, [r7, #12]
 800e61a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e61e:	68db      	ldr	r3, [r3, #12]
 800e620:	68f8      	ldr	r0, [r7, #12]
 800e622:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800e624:	2180      	movs	r1, #128	@ 0x80
 800e626:	68f8      	ldr	r0, [r7, #12]
 800e628:	f001 fb6a 	bl	800fd00 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800e62c:	68f8      	ldr	r0, [r7, #12]
 800e62e:	f000 ff4b 	bl	800f4c8 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800e632:	68fb      	ldr	r3, [r7, #12]
 800e634:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800e638:	2b01      	cmp	r3, #1
 800e63a:	d122      	bne.n	800e682 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800e63c:	68f8      	ldr	r0, [r7, #12]
 800e63e:	f7ff fe98 	bl	800e372 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800e642:	68fb      	ldr	r3, [r7, #12]
 800e644:	2200      	movs	r2, #0
 800e646:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800e64a:	e01a      	b.n	800e682 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e64c:	68fb      	ldr	r3, [r7, #12]
 800e64e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e652:	b2db      	uxtb	r3, r3
 800e654:	2b03      	cmp	r3, #3
 800e656:	d114      	bne.n	800e682 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800e658:	68fb      	ldr	r3, [r7, #12]
 800e65a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e65e:	695b      	ldr	r3, [r3, #20]
 800e660:	2b00      	cmp	r3, #0
 800e662:	d00e      	beq.n	800e682 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800e664:	68fb      	ldr	r3, [r7, #12]
 800e666:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e66a:	695b      	ldr	r3, [r3, #20]
 800e66c:	7afa      	ldrb	r2, [r7, #11]
 800e66e:	4611      	mov	r1, r2
 800e670:	68f8      	ldr	r0, [r7, #12]
 800e672:	4798      	blx	r3
 800e674:	4603      	mov	r3, r0
 800e676:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800e678:	7dfb      	ldrb	r3, [r7, #23]
 800e67a:	2b00      	cmp	r3, #0
 800e67c:	d001      	beq.n	800e682 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800e67e:	7dfb      	ldrb	r3, [r7, #23]
 800e680:	e000      	b.n	800e684 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800e682:	2300      	movs	r3, #0
}
 800e684:	4618      	mov	r0, r3
 800e686:	3718      	adds	r7, #24
 800e688:	46bd      	mov	sp, r7
 800e68a:	bd80      	pop	{r7, pc}

0800e68c <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800e68c:	b580      	push	{r7, lr}
 800e68e:	b082      	sub	sp, #8
 800e690:	af00      	add	r7, sp, #0
 800e692:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	2201      	movs	r2, #1
 800e698:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	2200      	movs	r2, #0
 800e6a0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	2200      	movs	r2, #0
 800e6a8:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	2200      	movs	r2, #0
 800e6ae:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800e6b2:	687b      	ldr	r3, [r7, #4]
 800e6b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e6b8:	2b00      	cmp	r3, #0
 800e6ba:	d101      	bne.n	800e6c0 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800e6bc:	2303      	movs	r3, #3
 800e6be:	e02f      	b.n	800e720 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e6c6:	2b00      	cmp	r3, #0
 800e6c8:	d00f      	beq.n	800e6ea <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800e6ca:	687b      	ldr	r3, [r7, #4]
 800e6cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e6d0:	685b      	ldr	r3, [r3, #4]
 800e6d2:	2b00      	cmp	r3, #0
 800e6d4:	d009      	beq.n	800e6ea <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e6dc:	685b      	ldr	r3, [r3, #4]
 800e6de:	687a      	ldr	r2, [r7, #4]
 800e6e0:	6852      	ldr	r2, [r2, #4]
 800e6e2:	b2d2      	uxtb	r2, r2
 800e6e4:	4611      	mov	r1, r2
 800e6e6:	6878      	ldr	r0, [r7, #4]
 800e6e8:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e6ea:	2340      	movs	r3, #64	@ 0x40
 800e6ec:	2200      	movs	r2, #0
 800e6ee:	2100      	movs	r1, #0
 800e6f0:	6878      	ldr	r0, [r7, #4]
 800e6f2:	f001 fac0 	bl	800fc76 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	2201      	movs	r2, #1
 800e6fa:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800e6fe:	687b      	ldr	r3, [r7, #4]
 800e700:	2240      	movs	r2, #64	@ 0x40
 800e702:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e706:	2340      	movs	r3, #64	@ 0x40
 800e708:	2200      	movs	r2, #0
 800e70a:	2180      	movs	r1, #128	@ 0x80
 800e70c:	6878      	ldr	r0, [r7, #4]
 800e70e:	f001 fab2 	bl	800fc76 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800e712:	687b      	ldr	r3, [r7, #4]
 800e714:	2201      	movs	r2, #1
 800e716:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800e718:	687b      	ldr	r3, [r7, #4]
 800e71a:	2240      	movs	r2, #64	@ 0x40
 800e71c:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800e71e:	2300      	movs	r3, #0
}
 800e720:	4618      	mov	r0, r3
 800e722:	3708      	adds	r7, #8
 800e724:	46bd      	mov	sp, r7
 800e726:	bd80      	pop	{r7, pc}

0800e728 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800e728:	b480      	push	{r7}
 800e72a:	b083      	sub	sp, #12
 800e72c:	af00      	add	r7, sp, #0
 800e72e:	6078      	str	r0, [r7, #4]
 800e730:	460b      	mov	r3, r1
 800e732:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	78fa      	ldrb	r2, [r7, #3]
 800e738:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800e73a:	2300      	movs	r3, #0
}
 800e73c:	4618      	mov	r0, r3
 800e73e:	370c      	adds	r7, #12
 800e740:	46bd      	mov	sp, r7
 800e742:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e746:	4770      	bx	lr

0800e748 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800e748:	b480      	push	{r7}
 800e74a:	b083      	sub	sp, #12
 800e74c:	af00      	add	r7, sp, #0
 800e74e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e756:	b2da      	uxtb	r2, r3
 800e758:	687b      	ldr	r3, [r7, #4]
 800e75a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800e75e:	687b      	ldr	r3, [r7, #4]
 800e760:	2204      	movs	r2, #4
 800e762:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800e766:	2300      	movs	r3, #0
}
 800e768:	4618      	mov	r0, r3
 800e76a:	370c      	adds	r7, #12
 800e76c:	46bd      	mov	sp, r7
 800e76e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e772:	4770      	bx	lr

0800e774 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800e774:	b480      	push	{r7}
 800e776:	b083      	sub	sp, #12
 800e778:	af00      	add	r7, sp, #0
 800e77a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e782:	b2db      	uxtb	r3, r3
 800e784:	2b04      	cmp	r3, #4
 800e786:	d106      	bne.n	800e796 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800e788:	687b      	ldr	r3, [r7, #4]
 800e78a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800e78e:	b2da      	uxtb	r2, r3
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800e796:	2300      	movs	r3, #0
}
 800e798:	4618      	mov	r0, r3
 800e79a:	370c      	adds	r7, #12
 800e79c:	46bd      	mov	sp, r7
 800e79e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7a2:	4770      	bx	lr

0800e7a4 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800e7a4:	b580      	push	{r7, lr}
 800e7a6:	b082      	sub	sp, #8
 800e7a8:	af00      	add	r7, sp, #0
 800e7aa:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d101      	bne.n	800e7ba <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800e7b6:	2303      	movs	r3, #3
 800e7b8:	e012      	b.n	800e7e0 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e7ba:	687b      	ldr	r3, [r7, #4]
 800e7bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e7c0:	b2db      	uxtb	r3, r3
 800e7c2:	2b03      	cmp	r3, #3
 800e7c4:	d10b      	bne.n	800e7de <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e7cc:	69db      	ldr	r3, [r3, #28]
 800e7ce:	2b00      	cmp	r3, #0
 800e7d0:	d005      	beq.n	800e7de <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e7d8:	69db      	ldr	r3, [r3, #28]
 800e7da:	6878      	ldr	r0, [r7, #4]
 800e7dc:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800e7de:	2300      	movs	r3, #0
}
 800e7e0:	4618      	mov	r0, r3
 800e7e2:	3708      	adds	r7, #8
 800e7e4:	46bd      	mov	sp, r7
 800e7e6:	bd80      	pop	{r7, pc}

0800e7e8 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800e7e8:	b480      	push	{r7}
 800e7ea:	b087      	sub	sp, #28
 800e7ec:	af00      	add	r7, sp, #0
 800e7ee:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800e7f4:	697b      	ldr	r3, [r7, #20]
 800e7f6:	781b      	ldrb	r3, [r3, #0]
 800e7f8:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800e7fa:	697b      	ldr	r3, [r7, #20]
 800e7fc:	3301      	adds	r3, #1
 800e7fe:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800e800:	697b      	ldr	r3, [r7, #20]
 800e802:	781b      	ldrb	r3, [r3, #0]
 800e804:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800e806:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800e80a:	021b      	lsls	r3, r3, #8
 800e80c:	b21a      	sxth	r2, r3
 800e80e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800e812:	4313      	orrs	r3, r2
 800e814:	b21b      	sxth	r3, r3
 800e816:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800e818:	89fb      	ldrh	r3, [r7, #14]
}
 800e81a:	4618      	mov	r0, r3
 800e81c:	371c      	adds	r7, #28
 800e81e:	46bd      	mov	sp, r7
 800e820:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e824:	4770      	bx	lr
	...

0800e828 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e828:	b580      	push	{r7, lr}
 800e82a:	b084      	sub	sp, #16
 800e82c:	af00      	add	r7, sp, #0
 800e82e:	6078      	str	r0, [r7, #4]
 800e830:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e832:	2300      	movs	r3, #0
 800e834:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e836:	683b      	ldr	r3, [r7, #0]
 800e838:	781b      	ldrb	r3, [r3, #0]
 800e83a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e83e:	2b40      	cmp	r3, #64	@ 0x40
 800e840:	d005      	beq.n	800e84e <USBD_StdDevReq+0x26>
 800e842:	2b40      	cmp	r3, #64	@ 0x40
 800e844:	d853      	bhi.n	800e8ee <USBD_StdDevReq+0xc6>
 800e846:	2b00      	cmp	r3, #0
 800e848:	d00b      	beq.n	800e862 <USBD_StdDevReq+0x3a>
 800e84a:	2b20      	cmp	r3, #32
 800e84c:	d14f      	bne.n	800e8ee <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e84e:	687b      	ldr	r3, [r7, #4]
 800e850:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e854:	689b      	ldr	r3, [r3, #8]
 800e856:	6839      	ldr	r1, [r7, #0]
 800e858:	6878      	ldr	r0, [r7, #4]
 800e85a:	4798      	blx	r3
 800e85c:	4603      	mov	r3, r0
 800e85e:	73fb      	strb	r3, [r7, #15]
      break;
 800e860:	e04a      	b.n	800e8f8 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e862:	683b      	ldr	r3, [r7, #0]
 800e864:	785b      	ldrb	r3, [r3, #1]
 800e866:	2b09      	cmp	r3, #9
 800e868:	d83b      	bhi.n	800e8e2 <USBD_StdDevReq+0xba>
 800e86a:	a201      	add	r2, pc, #4	@ (adr r2, 800e870 <USBD_StdDevReq+0x48>)
 800e86c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e870:	0800e8c5 	.word	0x0800e8c5
 800e874:	0800e8d9 	.word	0x0800e8d9
 800e878:	0800e8e3 	.word	0x0800e8e3
 800e87c:	0800e8cf 	.word	0x0800e8cf
 800e880:	0800e8e3 	.word	0x0800e8e3
 800e884:	0800e8a3 	.word	0x0800e8a3
 800e888:	0800e899 	.word	0x0800e899
 800e88c:	0800e8e3 	.word	0x0800e8e3
 800e890:	0800e8bb 	.word	0x0800e8bb
 800e894:	0800e8ad 	.word	0x0800e8ad
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800e898:	6839      	ldr	r1, [r7, #0]
 800e89a:	6878      	ldr	r0, [r7, #4]
 800e89c:	f000 f9de 	bl	800ec5c <USBD_GetDescriptor>
          break;
 800e8a0:	e024      	b.n	800e8ec <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800e8a2:	6839      	ldr	r1, [r7, #0]
 800e8a4:	6878      	ldr	r0, [r7, #4]
 800e8a6:	f000 fb6d 	bl	800ef84 <USBD_SetAddress>
          break;
 800e8aa:	e01f      	b.n	800e8ec <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800e8ac:	6839      	ldr	r1, [r7, #0]
 800e8ae:	6878      	ldr	r0, [r7, #4]
 800e8b0:	f000 fbac 	bl	800f00c <USBD_SetConfig>
 800e8b4:	4603      	mov	r3, r0
 800e8b6:	73fb      	strb	r3, [r7, #15]
          break;
 800e8b8:	e018      	b.n	800e8ec <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800e8ba:	6839      	ldr	r1, [r7, #0]
 800e8bc:	6878      	ldr	r0, [r7, #4]
 800e8be:	f000 fc4b 	bl	800f158 <USBD_GetConfig>
          break;
 800e8c2:	e013      	b.n	800e8ec <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800e8c4:	6839      	ldr	r1, [r7, #0]
 800e8c6:	6878      	ldr	r0, [r7, #4]
 800e8c8:	f000 fc7c 	bl	800f1c4 <USBD_GetStatus>
          break;
 800e8cc:	e00e      	b.n	800e8ec <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800e8ce:	6839      	ldr	r1, [r7, #0]
 800e8d0:	6878      	ldr	r0, [r7, #4]
 800e8d2:	f000 fcab 	bl	800f22c <USBD_SetFeature>
          break;
 800e8d6:	e009      	b.n	800e8ec <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800e8d8:	6839      	ldr	r1, [r7, #0]
 800e8da:	6878      	ldr	r0, [r7, #4]
 800e8dc:	f000 fcba 	bl	800f254 <USBD_ClrFeature>
          break;
 800e8e0:	e004      	b.n	800e8ec <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800e8e2:	6839      	ldr	r1, [r7, #0]
 800e8e4:	6878      	ldr	r0, [r7, #4]
 800e8e6:	f000 fd11 	bl	800f30c <USBD_CtlError>
          break;
 800e8ea:	bf00      	nop
      }
      break;
 800e8ec:	e004      	b.n	800e8f8 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800e8ee:	6839      	ldr	r1, [r7, #0]
 800e8f0:	6878      	ldr	r0, [r7, #4]
 800e8f2:	f000 fd0b 	bl	800f30c <USBD_CtlError>
      break;
 800e8f6:	bf00      	nop
  }

  return ret;
 800e8f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800e8fa:	4618      	mov	r0, r3
 800e8fc:	3710      	adds	r7, #16
 800e8fe:	46bd      	mov	sp, r7
 800e900:	bd80      	pop	{r7, pc}
 800e902:	bf00      	nop

0800e904 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e904:	b580      	push	{r7, lr}
 800e906:	b084      	sub	sp, #16
 800e908:	af00      	add	r7, sp, #0
 800e90a:	6078      	str	r0, [r7, #4]
 800e90c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e90e:	2300      	movs	r3, #0
 800e910:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e912:	683b      	ldr	r3, [r7, #0]
 800e914:	781b      	ldrb	r3, [r3, #0]
 800e916:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e91a:	2b40      	cmp	r3, #64	@ 0x40
 800e91c:	d005      	beq.n	800e92a <USBD_StdItfReq+0x26>
 800e91e:	2b40      	cmp	r3, #64	@ 0x40
 800e920:	d82f      	bhi.n	800e982 <USBD_StdItfReq+0x7e>
 800e922:	2b00      	cmp	r3, #0
 800e924:	d001      	beq.n	800e92a <USBD_StdItfReq+0x26>
 800e926:	2b20      	cmp	r3, #32
 800e928:	d12b      	bne.n	800e982 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e930:	b2db      	uxtb	r3, r3
 800e932:	3b01      	subs	r3, #1
 800e934:	2b02      	cmp	r3, #2
 800e936:	d81d      	bhi.n	800e974 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800e938:	683b      	ldr	r3, [r7, #0]
 800e93a:	889b      	ldrh	r3, [r3, #4]
 800e93c:	b2db      	uxtb	r3, r3
 800e93e:	2b01      	cmp	r3, #1
 800e940:	d813      	bhi.n	800e96a <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e942:	687b      	ldr	r3, [r7, #4]
 800e944:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e948:	689b      	ldr	r3, [r3, #8]
 800e94a:	6839      	ldr	r1, [r7, #0]
 800e94c:	6878      	ldr	r0, [r7, #4]
 800e94e:	4798      	blx	r3
 800e950:	4603      	mov	r3, r0
 800e952:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800e954:	683b      	ldr	r3, [r7, #0]
 800e956:	88db      	ldrh	r3, [r3, #6]
 800e958:	2b00      	cmp	r3, #0
 800e95a:	d110      	bne.n	800e97e <USBD_StdItfReq+0x7a>
 800e95c:	7bfb      	ldrb	r3, [r7, #15]
 800e95e:	2b00      	cmp	r3, #0
 800e960:	d10d      	bne.n	800e97e <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800e962:	6878      	ldr	r0, [r7, #4]
 800e964:	f000 fd9d 	bl	800f4a2 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800e968:	e009      	b.n	800e97e <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800e96a:	6839      	ldr	r1, [r7, #0]
 800e96c:	6878      	ldr	r0, [r7, #4]
 800e96e:	f000 fccd 	bl	800f30c <USBD_CtlError>
          break;
 800e972:	e004      	b.n	800e97e <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800e974:	6839      	ldr	r1, [r7, #0]
 800e976:	6878      	ldr	r0, [r7, #4]
 800e978:	f000 fcc8 	bl	800f30c <USBD_CtlError>
          break;
 800e97c:	e000      	b.n	800e980 <USBD_StdItfReq+0x7c>
          break;
 800e97e:	bf00      	nop
      }
      break;
 800e980:	e004      	b.n	800e98c <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800e982:	6839      	ldr	r1, [r7, #0]
 800e984:	6878      	ldr	r0, [r7, #4]
 800e986:	f000 fcc1 	bl	800f30c <USBD_CtlError>
      break;
 800e98a:	bf00      	nop
  }

  return ret;
 800e98c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e98e:	4618      	mov	r0, r3
 800e990:	3710      	adds	r7, #16
 800e992:	46bd      	mov	sp, r7
 800e994:	bd80      	pop	{r7, pc}

0800e996 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e996:	b580      	push	{r7, lr}
 800e998:	b084      	sub	sp, #16
 800e99a:	af00      	add	r7, sp, #0
 800e99c:	6078      	str	r0, [r7, #4]
 800e99e:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800e9a0:	2300      	movs	r3, #0
 800e9a2:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800e9a4:	683b      	ldr	r3, [r7, #0]
 800e9a6:	889b      	ldrh	r3, [r3, #4]
 800e9a8:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e9aa:	683b      	ldr	r3, [r7, #0]
 800e9ac:	781b      	ldrb	r3, [r3, #0]
 800e9ae:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e9b2:	2b40      	cmp	r3, #64	@ 0x40
 800e9b4:	d007      	beq.n	800e9c6 <USBD_StdEPReq+0x30>
 800e9b6:	2b40      	cmp	r3, #64	@ 0x40
 800e9b8:	f200 8145 	bhi.w	800ec46 <USBD_StdEPReq+0x2b0>
 800e9bc:	2b00      	cmp	r3, #0
 800e9be:	d00c      	beq.n	800e9da <USBD_StdEPReq+0x44>
 800e9c0:	2b20      	cmp	r3, #32
 800e9c2:	f040 8140 	bne.w	800ec46 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e9cc:	689b      	ldr	r3, [r3, #8]
 800e9ce:	6839      	ldr	r1, [r7, #0]
 800e9d0:	6878      	ldr	r0, [r7, #4]
 800e9d2:	4798      	blx	r3
 800e9d4:	4603      	mov	r3, r0
 800e9d6:	73fb      	strb	r3, [r7, #15]
      break;
 800e9d8:	e13a      	b.n	800ec50 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e9da:	683b      	ldr	r3, [r7, #0]
 800e9dc:	785b      	ldrb	r3, [r3, #1]
 800e9de:	2b03      	cmp	r3, #3
 800e9e0:	d007      	beq.n	800e9f2 <USBD_StdEPReq+0x5c>
 800e9e2:	2b03      	cmp	r3, #3
 800e9e4:	f300 8129 	bgt.w	800ec3a <USBD_StdEPReq+0x2a4>
 800e9e8:	2b00      	cmp	r3, #0
 800e9ea:	d07f      	beq.n	800eaec <USBD_StdEPReq+0x156>
 800e9ec:	2b01      	cmp	r3, #1
 800e9ee:	d03c      	beq.n	800ea6a <USBD_StdEPReq+0xd4>
 800e9f0:	e123      	b.n	800ec3a <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800e9f2:	687b      	ldr	r3, [r7, #4]
 800e9f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e9f8:	b2db      	uxtb	r3, r3
 800e9fa:	2b02      	cmp	r3, #2
 800e9fc:	d002      	beq.n	800ea04 <USBD_StdEPReq+0x6e>
 800e9fe:	2b03      	cmp	r3, #3
 800ea00:	d016      	beq.n	800ea30 <USBD_StdEPReq+0x9a>
 800ea02:	e02c      	b.n	800ea5e <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ea04:	7bbb      	ldrb	r3, [r7, #14]
 800ea06:	2b00      	cmp	r3, #0
 800ea08:	d00d      	beq.n	800ea26 <USBD_StdEPReq+0x90>
 800ea0a:	7bbb      	ldrb	r3, [r7, #14]
 800ea0c:	2b80      	cmp	r3, #128	@ 0x80
 800ea0e:	d00a      	beq.n	800ea26 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ea10:	7bbb      	ldrb	r3, [r7, #14]
 800ea12:	4619      	mov	r1, r3
 800ea14:	6878      	ldr	r0, [r7, #4]
 800ea16:	f001 f973 	bl	800fd00 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ea1a:	2180      	movs	r1, #128	@ 0x80
 800ea1c:	6878      	ldr	r0, [r7, #4]
 800ea1e:	f001 f96f 	bl	800fd00 <USBD_LL_StallEP>
 800ea22:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ea24:	e020      	b.n	800ea68 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800ea26:	6839      	ldr	r1, [r7, #0]
 800ea28:	6878      	ldr	r0, [r7, #4]
 800ea2a:	f000 fc6f 	bl	800f30c <USBD_CtlError>
              break;
 800ea2e:	e01b      	b.n	800ea68 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ea30:	683b      	ldr	r3, [r7, #0]
 800ea32:	885b      	ldrh	r3, [r3, #2]
 800ea34:	2b00      	cmp	r3, #0
 800ea36:	d10e      	bne.n	800ea56 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800ea38:	7bbb      	ldrb	r3, [r7, #14]
 800ea3a:	2b00      	cmp	r3, #0
 800ea3c:	d00b      	beq.n	800ea56 <USBD_StdEPReq+0xc0>
 800ea3e:	7bbb      	ldrb	r3, [r7, #14]
 800ea40:	2b80      	cmp	r3, #128	@ 0x80
 800ea42:	d008      	beq.n	800ea56 <USBD_StdEPReq+0xc0>
 800ea44:	683b      	ldr	r3, [r7, #0]
 800ea46:	88db      	ldrh	r3, [r3, #6]
 800ea48:	2b00      	cmp	r3, #0
 800ea4a:	d104      	bne.n	800ea56 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800ea4c:	7bbb      	ldrb	r3, [r7, #14]
 800ea4e:	4619      	mov	r1, r3
 800ea50:	6878      	ldr	r0, [r7, #4]
 800ea52:	f001 f955 	bl	800fd00 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800ea56:	6878      	ldr	r0, [r7, #4]
 800ea58:	f000 fd23 	bl	800f4a2 <USBD_CtlSendStatus>

              break;
 800ea5c:	e004      	b.n	800ea68 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800ea5e:	6839      	ldr	r1, [r7, #0]
 800ea60:	6878      	ldr	r0, [r7, #4]
 800ea62:	f000 fc53 	bl	800f30c <USBD_CtlError>
              break;
 800ea66:	bf00      	nop
          }
          break;
 800ea68:	e0ec      	b.n	800ec44 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ea70:	b2db      	uxtb	r3, r3
 800ea72:	2b02      	cmp	r3, #2
 800ea74:	d002      	beq.n	800ea7c <USBD_StdEPReq+0xe6>
 800ea76:	2b03      	cmp	r3, #3
 800ea78:	d016      	beq.n	800eaa8 <USBD_StdEPReq+0x112>
 800ea7a:	e030      	b.n	800eade <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ea7c:	7bbb      	ldrb	r3, [r7, #14]
 800ea7e:	2b00      	cmp	r3, #0
 800ea80:	d00d      	beq.n	800ea9e <USBD_StdEPReq+0x108>
 800ea82:	7bbb      	ldrb	r3, [r7, #14]
 800ea84:	2b80      	cmp	r3, #128	@ 0x80
 800ea86:	d00a      	beq.n	800ea9e <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ea88:	7bbb      	ldrb	r3, [r7, #14]
 800ea8a:	4619      	mov	r1, r3
 800ea8c:	6878      	ldr	r0, [r7, #4]
 800ea8e:	f001 f937 	bl	800fd00 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ea92:	2180      	movs	r1, #128	@ 0x80
 800ea94:	6878      	ldr	r0, [r7, #4]
 800ea96:	f001 f933 	bl	800fd00 <USBD_LL_StallEP>
 800ea9a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ea9c:	e025      	b.n	800eaea <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800ea9e:	6839      	ldr	r1, [r7, #0]
 800eaa0:	6878      	ldr	r0, [r7, #4]
 800eaa2:	f000 fc33 	bl	800f30c <USBD_CtlError>
              break;
 800eaa6:	e020      	b.n	800eaea <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800eaa8:	683b      	ldr	r3, [r7, #0]
 800eaaa:	885b      	ldrh	r3, [r3, #2]
 800eaac:	2b00      	cmp	r3, #0
 800eaae:	d11b      	bne.n	800eae8 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800eab0:	7bbb      	ldrb	r3, [r7, #14]
 800eab2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800eab6:	2b00      	cmp	r3, #0
 800eab8:	d004      	beq.n	800eac4 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800eaba:	7bbb      	ldrb	r3, [r7, #14]
 800eabc:	4619      	mov	r1, r3
 800eabe:	6878      	ldr	r0, [r7, #4]
 800eac0:	f001 f93d 	bl	800fd3e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800eac4:	6878      	ldr	r0, [r7, #4]
 800eac6:	f000 fcec 	bl	800f4a2 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800eaca:	687b      	ldr	r3, [r7, #4]
 800eacc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ead0:	689b      	ldr	r3, [r3, #8]
 800ead2:	6839      	ldr	r1, [r7, #0]
 800ead4:	6878      	ldr	r0, [r7, #4]
 800ead6:	4798      	blx	r3
 800ead8:	4603      	mov	r3, r0
 800eada:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800eadc:	e004      	b.n	800eae8 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800eade:	6839      	ldr	r1, [r7, #0]
 800eae0:	6878      	ldr	r0, [r7, #4]
 800eae2:	f000 fc13 	bl	800f30c <USBD_CtlError>
              break;
 800eae6:	e000      	b.n	800eaea <USBD_StdEPReq+0x154>
              break;
 800eae8:	bf00      	nop
          }
          break;
 800eaea:	e0ab      	b.n	800ec44 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800eaec:	687b      	ldr	r3, [r7, #4]
 800eaee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eaf2:	b2db      	uxtb	r3, r3
 800eaf4:	2b02      	cmp	r3, #2
 800eaf6:	d002      	beq.n	800eafe <USBD_StdEPReq+0x168>
 800eaf8:	2b03      	cmp	r3, #3
 800eafa:	d032      	beq.n	800eb62 <USBD_StdEPReq+0x1cc>
 800eafc:	e097      	b.n	800ec2e <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800eafe:	7bbb      	ldrb	r3, [r7, #14]
 800eb00:	2b00      	cmp	r3, #0
 800eb02:	d007      	beq.n	800eb14 <USBD_StdEPReq+0x17e>
 800eb04:	7bbb      	ldrb	r3, [r7, #14]
 800eb06:	2b80      	cmp	r3, #128	@ 0x80
 800eb08:	d004      	beq.n	800eb14 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800eb0a:	6839      	ldr	r1, [r7, #0]
 800eb0c:	6878      	ldr	r0, [r7, #4]
 800eb0e:	f000 fbfd 	bl	800f30c <USBD_CtlError>
                break;
 800eb12:	e091      	b.n	800ec38 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800eb14:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800eb18:	2b00      	cmp	r3, #0
 800eb1a:	da0b      	bge.n	800eb34 <USBD_StdEPReq+0x19e>
 800eb1c:	7bbb      	ldrb	r3, [r7, #14]
 800eb1e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800eb22:	4613      	mov	r3, r2
 800eb24:	009b      	lsls	r3, r3, #2
 800eb26:	4413      	add	r3, r2
 800eb28:	009b      	lsls	r3, r3, #2
 800eb2a:	3310      	adds	r3, #16
 800eb2c:	687a      	ldr	r2, [r7, #4]
 800eb2e:	4413      	add	r3, r2
 800eb30:	3304      	adds	r3, #4
 800eb32:	e00b      	b.n	800eb4c <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800eb34:	7bbb      	ldrb	r3, [r7, #14]
 800eb36:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800eb3a:	4613      	mov	r3, r2
 800eb3c:	009b      	lsls	r3, r3, #2
 800eb3e:	4413      	add	r3, r2
 800eb40:	009b      	lsls	r3, r3, #2
 800eb42:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800eb46:	687a      	ldr	r2, [r7, #4]
 800eb48:	4413      	add	r3, r2
 800eb4a:	3304      	adds	r3, #4
 800eb4c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800eb4e:	68bb      	ldr	r3, [r7, #8]
 800eb50:	2200      	movs	r2, #0
 800eb52:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800eb54:	68bb      	ldr	r3, [r7, #8]
 800eb56:	2202      	movs	r2, #2
 800eb58:	4619      	mov	r1, r3
 800eb5a:	6878      	ldr	r0, [r7, #4]
 800eb5c:	f000 fc47 	bl	800f3ee <USBD_CtlSendData>
              break;
 800eb60:	e06a      	b.n	800ec38 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800eb62:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800eb66:	2b00      	cmp	r3, #0
 800eb68:	da11      	bge.n	800eb8e <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800eb6a:	7bbb      	ldrb	r3, [r7, #14]
 800eb6c:	f003 020f 	and.w	r2, r3, #15
 800eb70:	6879      	ldr	r1, [r7, #4]
 800eb72:	4613      	mov	r3, r2
 800eb74:	009b      	lsls	r3, r3, #2
 800eb76:	4413      	add	r3, r2
 800eb78:	009b      	lsls	r3, r3, #2
 800eb7a:	440b      	add	r3, r1
 800eb7c:	3324      	adds	r3, #36	@ 0x24
 800eb7e:	881b      	ldrh	r3, [r3, #0]
 800eb80:	2b00      	cmp	r3, #0
 800eb82:	d117      	bne.n	800ebb4 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800eb84:	6839      	ldr	r1, [r7, #0]
 800eb86:	6878      	ldr	r0, [r7, #4]
 800eb88:	f000 fbc0 	bl	800f30c <USBD_CtlError>
                  break;
 800eb8c:	e054      	b.n	800ec38 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800eb8e:	7bbb      	ldrb	r3, [r7, #14]
 800eb90:	f003 020f 	and.w	r2, r3, #15
 800eb94:	6879      	ldr	r1, [r7, #4]
 800eb96:	4613      	mov	r3, r2
 800eb98:	009b      	lsls	r3, r3, #2
 800eb9a:	4413      	add	r3, r2
 800eb9c:	009b      	lsls	r3, r3, #2
 800eb9e:	440b      	add	r3, r1
 800eba0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800eba4:	881b      	ldrh	r3, [r3, #0]
 800eba6:	2b00      	cmp	r3, #0
 800eba8:	d104      	bne.n	800ebb4 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800ebaa:	6839      	ldr	r1, [r7, #0]
 800ebac:	6878      	ldr	r0, [r7, #4]
 800ebae:	f000 fbad 	bl	800f30c <USBD_CtlError>
                  break;
 800ebb2:	e041      	b.n	800ec38 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ebb4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ebb8:	2b00      	cmp	r3, #0
 800ebba:	da0b      	bge.n	800ebd4 <USBD_StdEPReq+0x23e>
 800ebbc:	7bbb      	ldrb	r3, [r7, #14]
 800ebbe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ebc2:	4613      	mov	r3, r2
 800ebc4:	009b      	lsls	r3, r3, #2
 800ebc6:	4413      	add	r3, r2
 800ebc8:	009b      	lsls	r3, r3, #2
 800ebca:	3310      	adds	r3, #16
 800ebcc:	687a      	ldr	r2, [r7, #4]
 800ebce:	4413      	add	r3, r2
 800ebd0:	3304      	adds	r3, #4
 800ebd2:	e00b      	b.n	800ebec <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ebd4:	7bbb      	ldrb	r3, [r7, #14]
 800ebd6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ebda:	4613      	mov	r3, r2
 800ebdc:	009b      	lsls	r3, r3, #2
 800ebde:	4413      	add	r3, r2
 800ebe0:	009b      	lsls	r3, r3, #2
 800ebe2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ebe6:	687a      	ldr	r2, [r7, #4]
 800ebe8:	4413      	add	r3, r2
 800ebea:	3304      	adds	r3, #4
 800ebec:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800ebee:	7bbb      	ldrb	r3, [r7, #14]
 800ebf0:	2b00      	cmp	r3, #0
 800ebf2:	d002      	beq.n	800ebfa <USBD_StdEPReq+0x264>
 800ebf4:	7bbb      	ldrb	r3, [r7, #14]
 800ebf6:	2b80      	cmp	r3, #128	@ 0x80
 800ebf8:	d103      	bne.n	800ec02 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800ebfa:	68bb      	ldr	r3, [r7, #8]
 800ebfc:	2200      	movs	r2, #0
 800ebfe:	601a      	str	r2, [r3, #0]
 800ec00:	e00e      	b.n	800ec20 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800ec02:	7bbb      	ldrb	r3, [r7, #14]
 800ec04:	4619      	mov	r1, r3
 800ec06:	6878      	ldr	r0, [r7, #4]
 800ec08:	f001 f8b8 	bl	800fd7c <USBD_LL_IsStallEP>
 800ec0c:	4603      	mov	r3, r0
 800ec0e:	2b00      	cmp	r3, #0
 800ec10:	d003      	beq.n	800ec1a <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800ec12:	68bb      	ldr	r3, [r7, #8]
 800ec14:	2201      	movs	r2, #1
 800ec16:	601a      	str	r2, [r3, #0]
 800ec18:	e002      	b.n	800ec20 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800ec1a:	68bb      	ldr	r3, [r7, #8]
 800ec1c:	2200      	movs	r2, #0
 800ec1e:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ec20:	68bb      	ldr	r3, [r7, #8]
 800ec22:	2202      	movs	r2, #2
 800ec24:	4619      	mov	r1, r3
 800ec26:	6878      	ldr	r0, [r7, #4]
 800ec28:	f000 fbe1 	bl	800f3ee <USBD_CtlSendData>
              break;
 800ec2c:	e004      	b.n	800ec38 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800ec2e:	6839      	ldr	r1, [r7, #0]
 800ec30:	6878      	ldr	r0, [r7, #4]
 800ec32:	f000 fb6b 	bl	800f30c <USBD_CtlError>
              break;
 800ec36:	bf00      	nop
          }
          break;
 800ec38:	e004      	b.n	800ec44 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800ec3a:	6839      	ldr	r1, [r7, #0]
 800ec3c:	6878      	ldr	r0, [r7, #4]
 800ec3e:	f000 fb65 	bl	800f30c <USBD_CtlError>
          break;
 800ec42:	bf00      	nop
      }
      break;
 800ec44:	e004      	b.n	800ec50 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800ec46:	6839      	ldr	r1, [r7, #0]
 800ec48:	6878      	ldr	r0, [r7, #4]
 800ec4a:	f000 fb5f 	bl	800f30c <USBD_CtlError>
      break;
 800ec4e:	bf00      	nop
  }

  return ret;
 800ec50:	7bfb      	ldrb	r3, [r7, #15]
}
 800ec52:	4618      	mov	r0, r3
 800ec54:	3710      	adds	r7, #16
 800ec56:	46bd      	mov	sp, r7
 800ec58:	bd80      	pop	{r7, pc}
	...

0800ec5c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ec5c:	b580      	push	{r7, lr}
 800ec5e:	b084      	sub	sp, #16
 800ec60:	af00      	add	r7, sp, #0
 800ec62:	6078      	str	r0, [r7, #4]
 800ec64:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ec66:	2300      	movs	r3, #0
 800ec68:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ec6a:	2300      	movs	r3, #0
 800ec6c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ec6e:	2300      	movs	r3, #0
 800ec70:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ec72:	683b      	ldr	r3, [r7, #0]
 800ec74:	885b      	ldrh	r3, [r3, #2]
 800ec76:	0a1b      	lsrs	r3, r3, #8
 800ec78:	b29b      	uxth	r3, r3
 800ec7a:	3b01      	subs	r3, #1
 800ec7c:	2b0e      	cmp	r3, #14
 800ec7e:	f200 8152 	bhi.w	800ef26 <USBD_GetDescriptor+0x2ca>
 800ec82:	a201      	add	r2, pc, #4	@ (adr r2, 800ec88 <USBD_GetDescriptor+0x2c>)
 800ec84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ec88:	0800ecf9 	.word	0x0800ecf9
 800ec8c:	0800ed11 	.word	0x0800ed11
 800ec90:	0800ed51 	.word	0x0800ed51
 800ec94:	0800ef27 	.word	0x0800ef27
 800ec98:	0800ef27 	.word	0x0800ef27
 800ec9c:	0800eec7 	.word	0x0800eec7
 800eca0:	0800eef3 	.word	0x0800eef3
 800eca4:	0800ef27 	.word	0x0800ef27
 800eca8:	0800ef27 	.word	0x0800ef27
 800ecac:	0800ef27 	.word	0x0800ef27
 800ecb0:	0800ef27 	.word	0x0800ef27
 800ecb4:	0800ef27 	.word	0x0800ef27
 800ecb8:	0800ef27 	.word	0x0800ef27
 800ecbc:	0800ef27 	.word	0x0800ef27
 800ecc0:	0800ecc5 	.word	0x0800ecc5
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800ecc4:	687b      	ldr	r3, [r7, #4]
 800ecc6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ecca:	69db      	ldr	r3, [r3, #28]
 800eccc:	2b00      	cmp	r3, #0
 800ecce:	d00b      	beq.n	800ece8 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800ecd0:	687b      	ldr	r3, [r7, #4]
 800ecd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ecd6:	69db      	ldr	r3, [r3, #28]
 800ecd8:	687a      	ldr	r2, [r7, #4]
 800ecda:	7c12      	ldrb	r2, [r2, #16]
 800ecdc:	f107 0108 	add.w	r1, r7, #8
 800ece0:	4610      	mov	r0, r2
 800ece2:	4798      	blx	r3
 800ece4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ece6:	e126      	b.n	800ef36 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800ece8:	6839      	ldr	r1, [r7, #0]
 800ecea:	6878      	ldr	r0, [r7, #4]
 800ecec:	f000 fb0e 	bl	800f30c <USBD_CtlError>
        err++;
 800ecf0:	7afb      	ldrb	r3, [r7, #11]
 800ecf2:	3301      	adds	r3, #1
 800ecf4:	72fb      	strb	r3, [r7, #11]
      break;
 800ecf6:	e11e      	b.n	800ef36 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ecfe:	681b      	ldr	r3, [r3, #0]
 800ed00:	687a      	ldr	r2, [r7, #4]
 800ed02:	7c12      	ldrb	r2, [r2, #16]
 800ed04:	f107 0108 	add.w	r1, r7, #8
 800ed08:	4610      	mov	r0, r2
 800ed0a:	4798      	blx	r3
 800ed0c:	60f8      	str	r0, [r7, #12]
      break;
 800ed0e:	e112      	b.n	800ef36 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ed10:	687b      	ldr	r3, [r7, #4]
 800ed12:	7c1b      	ldrb	r3, [r3, #16]
 800ed14:	2b00      	cmp	r3, #0
 800ed16:	d10d      	bne.n	800ed34 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800ed18:	687b      	ldr	r3, [r7, #4]
 800ed1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ed1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ed20:	f107 0208 	add.w	r2, r7, #8
 800ed24:	4610      	mov	r0, r2
 800ed26:	4798      	blx	r3
 800ed28:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ed2a:	68fb      	ldr	r3, [r7, #12]
 800ed2c:	3301      	adds	r3, #1
 800ed2e:	2202      	movs	r2, #2
 800ed30:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800ed32:	e100      	b.n	800ef36 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800ed34:	687b      	ldr	r3, [r7, #4]
 800ed36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ed3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed3c:	f107 0208 	add.w	r2, r7, #8
 800ed40:	4610      	mov	r0, r2
 800ed42:	4798      	blx	r3
 800ed44:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ed46:	68fb      	ldr	r3, [r7, #12]
 800ed48:	3301      	adds	r3, #1
 800ed4a:	2202      	movs	r2, #2
 800ed4c:	701a      	strb	r2, [r3, #0]
      break;
 800ed4e:	e0f2      	b.n	800ef36 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800ed50:	683b      	ldr	r3, [r7, #0]
 800ed52:	885b      	ldrh	r3, [r3, #2]
 800ed54:	b2db      	uxtb	r3, r3
 800ed56:	2b05      	cmp	r3, #5
 800ed58:	f200 80ac 	bhi.w	800eeb4 <USBD_GetDescriptor+0x258>
 800ed5c:	a201      	add	r2, pc, #4	@ (adr r2, 800ed64 <USBD_GetDescriptor+0x108>)
 800ed5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed62:	bf00      	nop
 800ed64:	0800ed7d 	.word	0x0800ed7d
 800ed68:	0800edb1 	.word	0x0800edb1
 800ed6c:	0800ede5 	.word	0x0800ede5
 800ed70:	0800ee19 	.word	0x0800ee19
 800ed74:	0800ee4d 	.word	0x0800ee4d
 800ed78:	0800ee81 	.word	0x0800ee81
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800ed7c:	687b      	ldr	r3, [r7, #4]
 800ed7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ed82:	685b      	ldr	r3, [r3, #4]
 800ed84:	2b00      	cmp	r3, #0
 800ed86:	d00b      	beq.n	800eda0 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800ed88:	687b      	ldr	r3, [r7, #4]
 800ed8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ed8e:	685b      	ldr	r3, [r3, #4]
 800ed90:	687a      	ldr	r2, [r7, #4]
 800ed92:	7c12      	ldrb	r2, [r2, #16]
 800ed94:	f107 0108 	add.w	r1, r7, #8
 800ed98:	4610      	mov	r0, r2
 800ed9a:	4798      	blx	r3
 800ed9c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ed9e:	e091      	b.n	800eec4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800eda0:	6839      	ldr	r1, [r7, #0]
 800eda2:	6878      	ldr	r0, [r7, #4]
 800eda4:	f000 fab2 	bl	800f30c <USBD_CtlError>
            err++;
 800eda8:	7afb      	ldrb	r3, [r7, #11]
 800edaa:	3301      	adds	r3, #1
 800edac:	72fb      	strb	r3, [r7, #11]
          break;
 800edae:	e089      	b.n	800eec4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800edb6:	689b      	ldr	r3, [r3, #8]
 800edb8:	2b00      	cmp	r3, #0
 800edba:	d00b      	beq.n	800edd4 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800edc2:	689b      	ldr	r3, [r3, #8]
 800edc4:	687a      	ldr	r2, [r7, #4]
 800edc6:	7c12      	ldrb	r2, [r2, #16]
 800edc8:	f107 0108 	add.w	r1, r7, #8
 800edcc:	4610      	mov	r0, r2
 800edce:	4798      	blx	r3
 800edd0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800edd2:	e077      	b.n	800eec4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800edd4:	6839      	ldr	r1, [r7, #0]
 800edd6:	6878      	ldr	r0, [r7, #4]
 800edd8:	f000 fa98 	bl	800f30c <USBD_CtlError>
            err++;
 800eddc:	7afb      	ldrb	r3, [r7, #11]
 800edde:	3301      	adds	r3, #1
 800ede0:	72fb      	strb	r3, [r7, #11]
          break;
 800ede2:	e06f      	b.n	800eec4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800edea:	68db      	ldr	r3, [r3, #12]
 800edec:	2b00      	cmp	r3, #0
 800edee:	d00b      	beq.n	800ee08 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800edf6:	68db      	ldr	r3, [r3, #12]
 800edf8:	687a      	ldr	r2, [r7, #4]
 800edfa:	7c12      	ldrb	r2, [r2, #16]
 800edfc:	f107 0108 	add.w	r1, r7, #8
 800ee00:	4610      	mov	r0, r2
 800ee02:	4798      	blx	r3
 800ee04:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ee06:	e05d      	b.n	800eec4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ee08:	6839      	ldr	r1, [r7, #0]
 800ee0a:	6878      	ldr	r0, [r7, #4]
 800ee0c:	f000 fa7e 	bl	800f30c <USBD_CtlError>
            err++;
 800ee10:	7afb      	ldrb	r3, [r7, #11]
 800ee12:	3301      	adds	r3, #1
 800ee14:	72fb      	strb	r3, [r7, #11]
          break;
 800ee16:	e055      	b.n	800eec4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ee1e:	691b      	ldr	r3, [r3, #16]
 800ee20:	2b00      	cmp	r3, #0
 800ee22:	d00b      	beq.n	800ee3c <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ee2a:	691b      	ldr	r3, [r3, #16]
 800ee2c:	687a      	ldr	r2, [r7, #4]
 800ee2e:	7c12      	ldrb	r2, [r2, #16]
 800ee30:	f107 0108 	add.w	r1, r7, #8
 800ee34:	4610      	mov	r0, r2
 800ee36:	4798      	blx	r3
 800ee38:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ee3a:	e043      	b.n	800eec4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ee3c:	6839      	ldr	r1, [r7, #0]
 800ee3e:	6878      	ldr	r0, [r7, #4]
 800ee40:	f000 fa64 	bl	800f30c <USBD_CtlError>
            err++;
 800ee44:	7afb      	ldrb	r3, [r7, #11]
 800ee46:	3301      	adds	r3, #1
 800ee48:	72fb      	strb	r3, [r7, #11]
          break;
 800ee4a:	e03b      	b.n	800eec4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800ee4c:	687b      	ldr	r3, [r7, #4]
 800ee4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ee52:	695b      	ldr	r3, [r3, #20]
 800ee54:	2b00      	cmp	r3, #0
 800ee56:	d00b      	beq.n	800ee70 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ee5e:	695b      	ldr	r3, [r3, #20]
 800ee60:	687a      	ldr	r2, [r7, #4]
 800ee62:	7c12      	ldrb	r2, [r2, #16]
 800ee64:	f107 0108 	add.w	r1, r7, #8
 800ee68:	4610      	mov	r0, r2
 800ee6a:	4798      	blx	r3
 800ee6c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ee6e:	e029      	b.n	800eec4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ee70:	6839      	ldr	r1, [r7, #0]
 800ee72:	6878      	ldr	r0, [r7, #4]
 800ee74:	f000 fa4a 	bl	800f30c <USBD_CtlError>
            err++;
 800ee78:	7afb      	ldrb	r3, [r7, #11]
 800ee7a:	3301      	adds	r3, #1
 800ee7c:	72fb      	strb	r3, [r7, #11]
          break;
 800ee7e:	e021      	b.n	800eec4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800ee80:	687b      	ldr	r3, [r7, #4]
 800ee82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ee86:	699b      	ldr	r3, [r3, #24]
 800ee88:	2b00      	cmp	r3, #0
 800ee8a:	d00b      	beq.n	800eea4 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800ee8c:	687b      	ldr	r3, [r7, #4]
 800ee8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ee92:	699b      	ldr	r3, [r3, #24]
 800ee94:	687a      	ldr	r2, [r7, #4]
 800ee96:	7c12      	ldrb	r2, [r2, #16]
 800ee98:	f107 0108 	add.w	r1, r7, #8
 800ee9c:	4610      	mov	r0, r2
 800ee9e:	4798      	blx	r3
 800eea0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800eea2:	e00f      	b.n	800eec4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800eea4:	6839      	ldr	r1, [r7, #0]
 800eea6:	6878      	ldr	r0, [r7, #4]
 800eea8:	f000 fa30 	bl	800f30c <USBD_CtlError>
            err++;
 800eeac:	7afb      	ldrb	r3, [r7, #11]
 800eeae:	3301      	adds	r3, #1
 800eeb0:	72fb      	strb	r3, [r7, #11]
          break;
 800eeb2:	e007      	b.n	800eec4 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800eeb4:	6839      	ldr	r1, [r7, #0]
 800eeb6:	6878      	ldr	r0, [r7, #4]
 800eeb8:	f000 fa28 	bl	800f30c <USBD_CtlError>
          err++;
 800eebc:	7afb      	ldrb	r3, [r7, #11]
 800eebe:	3301      	adds	r3, #1
 800eec0:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800eec2:	bf00      	nop
      }
      break;
 800eec4:	e037      	b.n	800ef36 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800eec6:	687b      	ldr	r3, [r7, #4]
 800eec8:	7c1b      	ldrb	r3, [r3, #16]
 800eeca:	2b00      	cmp	r3, #0
 800eecc:	d109      	bne.n	800eee2 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800eece:	687b      	ldr	r3, [r7, #4]
 800eed0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800eed4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800eed6:	f107 0208 	add.w	r2, r7, #8
 800eeda:	4610      	mov	r0, r2
 800eedc:	4798      	blx	r3
 800eede:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800eee0:	e029      	b.n	800ef36 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800eee2:	6839      	ldr	r1, [r7, #0]
 800eee4:	6878      	ldr	r0, [r7, #4]
 800eee6:	f000 fa11 	bl	800f30c <USBD_CtlError>
        err++;
 800eeea:	7afb      	ldrb	r3, [r7, #11]
 800eeec:	3301      	adds	r3, #1
 800eeee:	72fb      	strb	r3, [r7, #11]
      break;
 800eef0:	e021      	b.n	800ef36 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800eef2:	687b      	ldr	r3, [r7, #4]
 800eef4:	7c1b      	ldrb	r3, [r3, #16]
 800eef6:	2b00      	cmp	r3, #0
 800eef8:	d10d      	bne.n	800ef16 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800eefa:	687b      	ldr	r3, [r7, #4]
 800eefc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ef00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ef02:	f107 0208 	add.w	r2, r7, #8
 800ef06:	4610      	mov	r0, r2
 800ef08:	4798      	blx	r3
 800ef0a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800ef0c:	68fb      	ldr	r3, [r7, #12]
 800ef0e:	3301      	adds	r3, #1
 800ef10:	2207      	movs	r2, #7
 800ef12:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ef14:	e00f      	b.n	800ef36 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800ef16:	6839      	ldr	r1, [r7, #0]
 800ef18:	6878      	ldr	r0, [r7, #4]
 800ef1a:	f000 f9f7 	bl	800f30c <USBD_CtlError>
        err++;
 800ef1e:	7afb      	ldrb	r3, [r7, #11]
 800ef20:	3301      	adds	r3, #1
 800ef22:	72fb      	strb	r3, [r7, #11]
      break;
 800ef24:	e007      	b.n	800ef36 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800ef26:	6839      	ldr	r1, [r7, #0]
 800ef28:	6878      	ldr	r0, [r7, #4]
 800ef2a:	f000 f9ef 	bl	800f30c <USBD_CtlError>
      err++;
 800ef2e:	7afb      	ldrb	r3, [r7, #11]
 800ef30:	3301      	adds	r3, #1
 800ef32:	72fb      	strb	r3, [r7, #11]
      break;
 800ef34:	bf00      	nop
  }

  if (err != 0U)
 800ef36:	7afb      	ldrb	r3, [r7, #11]
 800ef38:	2b00      	cmp	r3, #0
 800ef3a:	d11e      	bne.n	800ef7a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800ef3c:	683b      	ldr	r3, [r7, #0]
 800ef3e:	88db      	ldrh	r3, [r3, #6]
 800ef40:	2b00      	cmp	r3, #0
 800ef42:	d016      	beq.n	800ef72 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800ef44:	893b      	ldrh	r3, [r7, #8]
 800ef46:	2b00      	cmp	r3, #0
 800ef48:	d00e      	beq.n	800ef68 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800ef4a:	683b      	ldr	r3, [r7, #0]
 800ef4c:	88da      	ldrh	r2, [r3, #6]
 800ef4e:	893b      	ldrh	r3, [r7, #8]
 800ef50:	4293      	cmp	r3, r2
 800ef52:	bf28      	it	cs
 800ef54:	4613      	movcs	r3, r2
 800ef56:	b29b      	uxth	r3, r3
 800ef58:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800ef5a:	893b      	ldrh	r3, [r7, #8]
 800ef5c:	461a      	mov	r2, r3
 800ef5e:	68f9      	ldr	r1, [r7, #12]
 800ef60:	6878      	ldr	r0, [r7, #4]
 800ef62:	f000 fa44 	bl	800f3ee <USBD_CtlSendData>
 800ef66:	e009      	b.n	800ef7c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800ef68:	6839      	ldr	r1, [r7, #0]
 800ef6a:	6878      	ldr	r0, [r7, #4]
 800ef6c:	f000 f9ce 	bl	800f30c <USBD_CtlError>
 800ef70:	e004      	b.n	800ef7c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800ef72:	6878      	ldr	r0, [r7, #4]
 800ef74:	f000 fa95 	bl	800f4a2 <USBD_CtlSendStatus>
 800ef78:	e000      	b.n	800ef7c <USBD_GetDescriptor+0x320>
    return;
 800ef7a:	bf00      	nop
  }
}
 800ef7c:	3710      	adds	r7, #16
 800ef7e:	46bd      	mov	sp, r7
 800ef80:	bd80      	pop	{r7, pc}
 800ef82:	bf00      	nop

0800ef84 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ef84:	b580      	push	{r7, lr}
 800ef86:	b084      	sub	sp, #16
 800ef88:	af00      	add	r7, sp, #0
 800ef8a:	6078      	str	r0, [r7, #4]
 800ef8c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800ef8e:	683b      	ldr	r3, [r7, #0]
 800ef90:	889b      	ldrh	r3, [r3, #4]
 800ef92:	2b00      	cmp	r3, #0
 800ef94:	d131      	bne.n	800effa <USBD_SetAddress+0x76>
 800ef96:	683b      	ldr	r3, [r7, #0]
 800ef98:	88db      	ldrh	r3, [r3, #6]
 800ef9a:	2b00      	cmp	r3, #0
 800ef9c:	d12d      	bne.n	800effa <USBD_SetAddress+0x76>
 800ef9e:	683b      	ldr	r3, [r7, #0]
 800efa0:	885b      	ldrh	r3, [r3, #2]
 800efa2:	2b7f      	cmp	r3, #127	@ 0x7f
 800efa4:	d829      	bhi.n	800effa <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800efa6:	683b      	ldr	r3, [r7, #0]
 800efa8:	885b      	ldrh	r3, [r3, #2]
 800efaa:	b2db      	uxtb	r3, r3
 800efac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800efb0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800efb2:	687b      	ldr	r3, [r7, #4]
 800efb4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800efb8:	b2db      	uxtb	r3, r3
 800efba:	2b03      	cmp	r3, #3
 800efbc:	d104      	bne.n	800efc8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800efbe:	6839      	ldr	r1, [r7, #0]
 800efc0:	6878      	ldr	r0, [r7, #4]
 800efc2:	f000 f9a3 	bl	800f30c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800efc6:	e01d      	b.n	800f004 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800efc8:	687b      	ldr	r3, [r7, #4]
 800efca:	7bfa      	ldrb	r2, [r7, #15]
 800efcc:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800efd0:	7bfb      	ldrb	r3, [r7, #15]
 800efd2:	4619      	mov	r1, r3
 800efd4:	6878      	ldr	r0, [r7, #4]
 800efd6:	f000 fefd 	bl	800fdd4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800efda:	6878      	ldr	r0, [r7, #4]
 800efdc:	f000 fa61 	bl	800f4a2 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800efe0:	7bfb      	ldrb	r3, [r7, #15]
 800efe2:	2b00      	cmp	r3, #0
 800efe4:	d004      	beq.n	800eff0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	2202      	movs	r2, #2
 800efea:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800efee:	e009      	b.n	800f004 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	2201      	movs	r2, #1
 800eff4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800eff8:	e004      	b.n	800f004 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800effa:	6839      	ldr	r1, [r7, #0]
 800effc:	6878      	ldr	r0, [r7, #4]
 800effe:	f000 f985 	bl	800f30c <USBD_CtlError>
  }
}
 800f002:	bf00      	nop
 800f004:	bf00      	nop
 800f006:	3710      	adds	r7, #16
 800f008:	46bd      	mov	sp, r7
 800f00a:	bd80      	pop	{r7, pc}

0800f00c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f00c:	b580      	push	{r7, lr}
 800f00e:	b084      	sub	sp, #16
 800f010:	af00      	add	r7, sp, #0
 800f012:	6078      	str	r0, [r7, #4]
 800f014:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f016:	2300      	movs	r3, #0
 800f018:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800f01a:	683b      	ldr	r3, [r7, #0]
 800f01c:	885b      	ldrh	r3, [r3, #2]
 800f01e:	b2da      	uxtb	r2, r3
 800f020:	4b4c      	ldr	r3, [pc, #304]	@ (800f154 <USBD_SetConfig+0x148>)
 800f022:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800f024:	4b4b      	ldr	r3, [pc, #300]	@ (800f154 <USBD_SetConfig+0x148>)
 800f026:	781b      	ldrb	r3, [r3, #0]
 800f028:	2b01      	cmp	r3, #1
 800f02a:	d905      	bls.n	800f038 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800f02c:	6839      	ldr	r1, [r7, #0]
 800f02e:	6878      	ldr	r0, [r7, #4]
 800f030:	f000 f96c 	bl	800f30c <USBD_CtlError>
    return USBD_FAIL;
 800f034:	2303      	movs	r3, #3
 800f036:	e088      	b.n	800f14a <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f03e:	b2db      	uxtb	r3, r3
 800f040:	2b02      	cmp	r3, #2
 800f042:	d002      	beq.n	800f04a <USBD_SetConfig+0x3e>
 800f044:	2b03      	cmp	r3, #3
 800f046:	d025      	beq.n	800f094 <USBD_SetConfig+0x88>
 800f048:	e071      	b.n	800f12e <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800f04a:	4b42      	ldr	r3, [pc, #264]	@ (800f154 <USBD_SetConfig+0x148>)
 800f04c:	781b      	ldrb	r3, [r3, #0]
 800f04e:	2b00      	cmp	r3, #0
 800f050:	d01c      	beq.n	800f08c <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800f052:	4b40      	ldr	r3, [pc, #256]	@ (800f154 <USBD_SetConfig+0x148>)
 800f054:	781b      	ldrb	r3, [r3, #0]
 800f056:	461a      	mov	r2, r3
 800f058:	687b      	ldr	r3, [r7, #4]
 800f05a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800f05c:	4b3d      	ldr	r3, [pc, #244]	@ (800f154 <USBD_SetConfig+0x148>)
 800f05e:	781b      	ldrb	r3, [r3, #0]
 800f060:	4619      	mov	r1, r3
 800f062:	6878      	ldr	r0, [r7, #4]
 800f064:	f7ff f990 	bl	800e388 <USBD_SetClassConfig>
 800f068:	4603      	mov	r3, r0
 800f06a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800f06c:	7bfb      	ldrb	r3, [r7, #15]
 800f06e:	2b00      	cmp	r3, #0
 800f070:	d004      	beq.n	800f07c <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800f072:	6839      	ldr	r1, [r7, #0]
 800f074:	6878      	ldr	r0, [r7, #4]
 800f076:	f000 f949 	bl	800f30c <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800f07a:	e065      	b.n	800f148 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800f07c:	6878      	ldr	r0, [r7, #4]
 800f07e:	f000 fa10 	bl	800f4a2 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800f082:	687b      	ldr	r3, [r7, #4]
 800f084:	2203      	movs	r2, #3
 800f086:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800f08a:	e05d      	b.n	800f148 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800f08c:	6878      	ldr	r0, [r7, #4]
 800f08e:	f000 fa08 	bl	800f4a2 <USBD_CtlSendStatus>
      break;
 800f092:	e059      	b.n	800f148 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800f094:	4b2f      	ldr	r3, [pc, #188]	@ (800f154 <USBD_SetConfig+0x148>)
 800f096:	781b      	ldrb	r3, [r3, #0]
 800f098:	2b00      	cmp	r3, #0
 800f09a:	d112      	bne.n	800f0c2 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f09c:	687b      	ldr	r3, [r7, #4]
 800f09e:	2202      	movs	r2, #2
 800f0a0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800f0a4:	4b2b      	ldr	r3, [pc, #172]	@ (800f154 <USBD_SetConfig+0x148>)
 800f0a6:	781b      	ldrb	r3, [r3, #0]
 800f0a8:	461a      	mov	r2, r3
 800f0aa:	687b      	ldr	r3, [r7, #4]
 800f0ac:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800f0ae:	4b29      	ldr	r3, [pc, #164]	@ (800f154 <USBD_SetConfig+0x148>)
 800f0b0:	781b      	ldrb	r3, [r3, #0]
 800f0b2:	4619      	mov	r1, r3
 800f0b4:	6878      	ldr	r0, [r7, #4]
 800f0b6:	f7ff f983 	bl	800e3c0 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800f0ba:	6878      	ldr	r0, [r7, #4]
 800f0bc:	f000 f9f1 	bl	800f4a2 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800f0c0:	e042      	b.n	800f148 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800f0c2:	4b24      	ldr	r3, [pc, #144]	@ (800f154 <USBD_SetConfig+0x148>)
 800f0c4:	781b      	ldrb	r3, [r3, #0]
 800f0c6:	461a      	mov	r2, r3
 800f0c8:	687b      	ldr	r3, [r7, #4]
 800f0ca:	685b      	ldr	r3, [r3, #4]
 800f0cc:	429a      	cmp	r2, r3
 800f0ce:	d02a      	beq.n	800f126 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f0d0:	687b      	ldr	r3, [r7, #4]
 800f0d2:	685b      	ldr	r3, [r3, #4]
 800f0d4:	b2db      	uxtb	r3, r3
 800f0d6:	4619      	mov	r1, r3
 800f0d8:	6878      	ldr	r0, [r7, #4]
 800f0da:	f7ff f971 	bl	800e3c0 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800f0de:	4b1d      	ldr	r3, [pc, #116]	@ (800f154 <USBD_SetConfig+0x148>)
 800f0e0:	781b      	ldrb	r3, [r3, #0]
 800f0e2:	461a      	mov	r2, r3
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800f0e8:	4b1a      	ldr	r3, [pc, #104]	@ (800f154 <USBD_SetConfig+0x148>)
 800f0ea:	781b      	ldrb	r3, [r3, #0]
 800f0ec:	4619      	mov	r1, r3
 800f0ee:	6878      	ldr	r0, [r7, #4]
 800f0f0:	f7ff f94a 	bl	800e388 <USBD_SetClassConfig>
 800f0f4:	4603      	mov	r3, r0
 800f0f6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800f0f8:	7bfb      	ldrb	r3, [r7, #15]
 800f0fa:	2b00      	cmp	r3, #0
 800f0fc:	d00f      	beq.n	800f11e <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800f0fe:	6839      	ldr	r1, [r7, #0]
 800f100:	6878      	ldr	r0, [r7, #4]
 800f102:	f000 f903 	bl	800f30c <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f106:	687b      	ldr	r3, [r7, #4]
 800f108:	685b      	ldr	r3, [r3, #4]
 800f10a:	b2db      	uxtb	r3, r3
 800f10c:	4619      	mov	r1, r3
 800f10e:	6878      	ldr	r0, [r7, #4]
 800f110:	f7ff f956 	bl	800e3c0 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800f114:	687b      	ldr	r3, [r7, #4]
 800f116:	2202      	movs	r2, #2
 800f118:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800f11c:	e014      	b.n	800f148 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800f11e:	6878      	ldr	r0, [r7, #4]
 800f120:	f000 f9bf 	bl	800f4a2 <USBD_CtlSendStatus>
      break;
 800f124:	e010      	b.n	800f148 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800f126:	6878      	ldr	r0, [r7, #4]
 800f128:	f000 f9bb 	bl	800f4a2 <USBD_CtlSendStatus>
      break;
 800f12c:	e00c      	b.n	800f148 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800f12e:	6839      	ldr	r1, [r7, #0]
 800f130:	6878      	ldr	r0, [r7, #4]
 800f132:	f000 f8eb 	bl	800f30c <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800f136:	4b07      	ldr	r3, [pc, #28]	@ (800f154 <USBD_SetConfig+0x148>)
 800f138:	781b      	ldrb	r3, [r3, #0]
 800f13a:	4619      	mov	r1, r3
 800f13c:	6878      	ldr	r0, [r7, #4]
 800f13e:	f7ff f93f 	bl	800e3c0 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800f142:	2303      	movs	r3, #3
 800f144:	73fb      	strb	r3, [r7, #15]
      break;
 800f146:	bf00      	nop
  }

  return ret;
 800f148:	7bfb      	ldrb	r3, [r7, #15]
}
 800f14a:	4618      	mov	r0, r3
 800f14c:	3710      	adds	r7, #16
 800f14e:	46bd      	mov	sp, r7
 800f150:	bd80      	pop	{r7, pc}
 800f152:	bf00      	nop
 800f154:	2000251d 	.word	0x2000251d

0800f158 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f158:	b580      	push	{r7, lr}
 800f15a:	b082      	sub	sp, #8
 800f15c:	af00      	add	r7, sp, #0
 800f15e:	6078      	str	r0, [r7, #4]
 800f160:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800f162:	683b      	ldr	r3, [r7, #0]
 800f164:	88db      	ldrh	r3, [r3, #6]
 800f166:	2b01      	cmp	r3, #1
 800f168:	d004      	beq.n	800f174 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800f16a:	6839      	ldr	r1, [r7, #0]
 800f16c:	6878      	ldr	r0, [r7, #4]
 800f16e:	f000 f8cd 	bl	800f30c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800f172:	e023      	b.n	800f1bc <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800f174:	687b      	ldr	r3, [r7, #4]
 800f176:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f17a:	b2db      	uxtb	r3, r3
 800f17c:	2b02      	cmp	r3, #2
 800f17e:	dc02      	bgt.n	800f186 <USBD_GetConfig+0x2e>
 800f180:	2b00      	cmp	r3, #0
 800f182:	dc03      	bgt.n	800f18c <USBD_GetConfig+0x34>
 800f184:	e015      	b.n	800f1b2 <USBD_GetConfig+0x5a>
 800f186:	2b03      	cmp	r3, #3
 800f188:	d00b      	beq.n	800f1a2 <USBD_GetConfig+0x4a>
 800f18a:	e012      	b.n	800f1b2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800f18c:	687b      	ldr	r3, [r7, #4]
 800f18e:	2200      	movs	r2, #0
 800f190:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800f192:	687b      	ldr	r3, [r7, #4]
 800f194:	3308      	adds	r3, #8
 800f196:	2201      	movs	r2, #1
 800f198:	4619      	mov	r1, r3
 800f19a:	6878      	ldr	r0, [r7, #4]
 800f19c:	f000 f927 	bl	800f3ee <USBD_CtlSendData>
        break;
 800f1a0:	e00c      	b.n	800f1bc <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800f1a2:	687b      	ldr	r3, [r7, #4]
 800f1a4:	3304      	adds	r3, #4
 800f1a6:	2201      	movs	r2, #1
 800f1a8:	4619      	mov	r1, r3
 800f1aa:	6878      	ldr	r0, [r7, #4]
 800f1ac:	f000 f91f 	bl	800f3ee <USBD_CtlSendData>
        break;
 800f1b0:	e004      	b.n	800f1bc <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800f1b2:	6839      	ldr	r1, [r7, #0]
 800f1b4:	6878      	ldr	r0, [r7, #4]
 800f1b6:	f000 f8a9 	bl	800f30c <USBD_CtlError>
        break;
 800f1ba:	bf00      	nop
}
 800f1bc:	bf00      	nop
 800f1be:	3708      	adds	r7, #8
 800f1c0:	46bd      	mov	sp, r7
 800f1c2:	bd80      	pop	{r7, pc}

0800f1c4 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f1c4:	b580      	push	{r7, lr}
 800f1c6:	b082      	sub	sp, #8
 800f1c8:	af00      	add	r7, sp, #0
 800f1ca:	6078      	str	r0, [r7, #4]
 800f1cc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800f1ce:	687b      	ldr	r3, [r7, #4]
 800f1d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f1d4:	b2db      	uxtb	r3, r3
 800f1d6:	3b01      	subs	r3, #1
 800f1d8:	2b02      	cmp	r3, #2
 800f1da:	d81e      	bhi.n	800f21a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800f1dc:	683b      	ldr	r3, [r7, #0]
 800f1de:	88db      	ldrh	r3, [r3, #6]
 800f1e0:	2b02      	cmp	r3, #2
 800f1e2:	d004      	beq.n	800f1ee <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800f1e4:	6839      	ldr	r1, [r7, #0]
 800f1e6:	6878      	ldr	r0, [r7, #4]
 800f1e8:	f000 f890 	bl	800f30c <USBD_CtlError>
        break;
 800f1ec:	e01a      	b.n	800f224 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800f1ee:	687b      	ldr	r3, [r7, #4]
 800f1f0:	2201      	movs	r2, #1
 800f1f2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800f1fa:	2b00      	cmp	r3, #0
 800f1fc:	d005      	beq.n	800f20a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800f1fe:	687b      	ldr	r3, [r7, #4]
 800f200:	68db      	ldr	r3, [r3, #12]
 800f202:	f043 0202 	orr.w	r2, r3, #2
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800f20a:	687b      	ldr	r3, [r7, #4]
 800f20c:	330c      	adds	r3, #12
 800f20e:	2202      	movs	r2, #2
 800f210:	4619      	mov	r1, r3
 800f212:	6878      	ldr	r0, [r7, #4]
 800f214:	f000 f8eb 	bl	800f3ee <USBD_CtlSendData>
      break;
 800f218:	e004      	b.n	800f224 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800f21a:	6839      	ldr	r1, [r7, #0]
 800f21c:	6878      	ldr	r0, [r7, #4]
 800f21e:	f000 f875 	bl	800f30c <USBD_CtlError>
      break;
 800f222:	bf00      	nop
  }
}
 800f224:	bf00      	nop
 800f226:	3708      	adds	r7, #8
 800f228:	46bd      	mov	sp, r7
 800f22a:	bd80      	pop	{r7, pc}

0800f22c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f22c:	b580      	push	{r7, lr}
 800f22e:	b082      	sub	sp, #8
 800f230:	af00      	add	r7, sp, #0
 800f232:	6078      	str	r0, [r7, #4]
 800f234:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800f236:	683b      	ldr	r3, [r7, #0]
 800f238:	885b      	ldrh	r3, [r3, #2]
 800f23a:	2b01      	cmp	r3, #1
 800f23c:	d106      	bne.n	800f24c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800f23e:	687b      	ldr	r3, [r7, #4]
 800f240:	2201      	movs	r2, #1
 800f242:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800f246:	6878      	ldr	r0, [r7, #4]
 800f248:	f000 f92b 	bl	800f4a2 <USBD_CtlSendStatus>
  }
}
 800f24c:	bf00      	nop
 800f24e:	3708      	adds	r7, #8
 800f250:	46bd      	mov	sp, r7
 800f252:	bd80      	pop	{r7, pc}

0800f254 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f254:	b580      	push	{r7, lr}
 800f256:	b082      	sub	sp, #8
 800f258:	af00      	add	r7, sp, #0
 800f25a:	6078      	str	r0, [r7, #4]
 800f25c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800f25e:	687b      	ldr	r3, [r7, #4]
 800f260:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f264:	b2db      	uxtb	r3, r3
 800f266:	3b01      	subs	r3, #1
 800f268:	2b02      	cmp	r3, #2
 800f26a:	d80b      	bhi.n	800f284 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800f26c:	683b      	ldr	r3, [r7, #0]
 800f26e:	885b      	ldrh	r3, [r3, #2]
 800f270:	2b01      	cmp	r3, #1
 800f272:	d10c      	bne.n	800f28e <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800f274:	687b      	ldr	r3, [r7, #4]
 800f276:	2200      	movs	r2, #0
 800f278:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800f27c:	6878      	ldr	r0, [r7, #4]
 800f27e:	f000 f910 	bl	800f4a2 <USBD_CtlSendStatus>
      }
      break;
 800f282:	e004      	b.n	800f28e <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800f284:	6839      	ldr	r1, [r7, #0]
 800f286:	6878      	ldr	r0, [r7, #4]
 800f288:	f000 f840 	bl	800f30c <USBD_CtlError>
      break;
 800f28c:	e000      	b.n	800f290 <USBD_ClrFeature+0x3c>
      break;
 800f28e:	bf00      	nop
  }
}
 800f290:	bf00      	nop
 800f292:	3708      	adds	r7, #8
 800f294:	46bd      	mov	sp, r7
 800f296:	bd80      	pop	{r7, pc}

0800f298 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800f298:	b580      	push	{r7, lr}
 800f29a:	b084      	sub	sp, #16
 800f29c:	af00      	add	r7, sp, #0
 800f29e:	6078      	str	r0, [r7, #4]
 800f2a0:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800f2a2:	683b      	ldr	r3, [r7, #0]
 800f2a4:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800f2a6:	68fb      	ldr	r3, [r7, #12]
 800f2a8:	781a      	ldrb	r2, [r3, #0]
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800f2ae:	68fb      	ldr	r3, [r7, #12]
 800f2b0:	3301      	adds	r3, #1
 800f2b2:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800f2b4:	68fb      	ldr	r3, [r7, #12]
 800f2b6:	781a      	ldrb	r2, [r3, #0]
 800f2b8:	687b      	ldr	r3, [r7, #4]
 800f2ba:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800f2bc:	68fb      	ldr	r3, [r7, #12]
 800f2be:	3301      	adds	r3, #1
 800f2c0:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800f2c2:	68f8      	ldr	r0, [r7, #12]
 800f2c4:	f7ff fa90 	bl	800e7e8 <SWAPBYTE>
 800f2c8:	4603      	mov	r3, r0
 800f2ca:	461a      	mov	r2, r3
 800f2cc:	687b      	ldr	r3, [r7, #4]
 800f2ce:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800f2d0:	68fb      	ldr	r3, [r7, #12]
 800f2d2:	3301      	adds	r3, #1
 800f2d4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800f2d6:	68fb      	ldr	r3, [r7, #12]
 800f2d8:	3301      	adds	r3, #1
 800f2da:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800f2dc:	68f8      	ldr	r0, [r7, #12]
 800f2de:	f7ff fa83 	bl	800e7e8 <SWAPBYTE>
 800f2e2:	4603      	mov	r3, r0
 800f2e4:	461a      	mov	r2, r3
 800f2e6:	687b      	ldr	r3, [r7, #4]
 800f2e8:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800f2ea:	68fb      	ldr	r3, [r7, #12]
 800f2ec:	3301      	adds	r3, #1
 800f2ee:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800f2f0:	68fb      	ldr	r3, [r7, #12]
 800f2f2:	3301      	adds	r3, #1
 800f2f4:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800f2f6:	68f8      	ldr	r0, [r7, #12]
 800f2f8:	f7ff fa76 	bl	800e7e8 <SWAPBYTE>
 800f2fc:	4603      	mov	r3, r0
 800f2fe:	461a      	mov	r2, r3
 800f300:	687b      	ldr	r3, [r7, #4]
 800f302:	80da      	strh	r2, [r3, #6]
}
 800f304:	bf00      	nop
 800f306:	3710      	adds	r7, #16
 800f308:	46bd      	mov	sp, r7
 800f30a:	bd80      	pop	{r7, pc}

0800f30c <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f30c:	b580      	push	{r7, lr}
 800f30e:	b082      	sub	sp, #8
 800f310:	af00      	add	r7, sp, #0
 800f312:	6078      	str	r0, [r7, #4]
 800f314:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800f316:	2180      	movs	r1, #128	@ 0x80
 800f318:	6878      	ldr	r0, [r7, #4]
 800f31a:	f000 fcf1 	bl	800fd00 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800f31e:	2100      	movs	r1, #0
 800f320:	6878      	ldr	r0, [r7, #4]
 800f322:	f000 fced 	bl	800fd00 <USBD_LL_StallEP>
}
 800f326:	bf00      	nop
 800f328:	3708      	adds	r7, #8
 800f32a:	46bd      	mov	sp, r7
 800f32c:	bd80      	pop	{r7, pc}

0800f32e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800f32e:	b580      	push	{r7, lr}
 800f330:	b086      	sub	sp, #24
 800f332:	af00      	add	r7, sp, #0
 800f334:	60f8      	str	r0, [r7, #12]
 800f336:	60b9      	str	r1, [r7, #8]
 800f338:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800f33a:	2300      	movs	r3, #0
 800f33c:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800f33e:	68fb      	ldr	r3, [r7, #12]
 800f340:	2b00      	cmp	r3, #0
 800f342:	d036      	beq.n	800f3b2 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800f344:	68fb      	ldr	r3, [r7, #12]
 800f346:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800f348:	6938      	ldr	r0, [r7, #16]
 800f34a:	f000 f836 	bl	800f3ba <USBD_GetLen>
 800f34e:	4603      	mov	r3, r0
 800f350:	3301      	adds	r3, #1
 800f352:	b29b      	uxth	r3, r3
 800f354:	005b      	lsls	r3, r3, #1
 800f356:	b29a      	uxth	r2, r3
 800f358:	687b      	ldr	r3, [r7, #4]
 800f35a:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800f35c:	7dfb      	ldrb	r3, [r7, #23]
 800f35e:	68ba      	ldr	r2, [r7, #8]
 800f360:	4413      	add	r3, r2
 800f362:	687a      	ldr	r2, [r7, #4]
 800f364:	7812      	ldrb	r2, [r2, #0]
 800f366:	701a      	strb	r2, [r3, #0]
  idx++;
 800f368:	7dfb      	ldrb	r3, [r7, #23]
 800f36a:	3301      	adds	r3, #1
 800f36c:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800f36e:	7dfb      	ldrb	r3, [r7, #23]
 800f370:	68ba      	ldr	r2, [r7, #8]
 800f372:	4413      	add	r3, r2
 800f374:	2203      	movs	r2, #3
 800f376:	701a      	strb	r2, [r3, #0]
  idx++;
 800f378:	7dfb      	ldrb	r3, [r7, #23]
 800f37a:	3301      	adds	r3, #1
 800f37c:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800f37e:	e013      	b.n	800f3a8 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800f380:	7dfb      	ldrb	r3, [r7, #23]
 800f382:	68ba      	ldr	r2, [r7, #8]
 800f384:	4413      	add	r3, r2
 800f386:	693a      	ldr	r2, [r7, #16]
 800f388:	7812      	ldrb	r2, [r2, #0]
 800f38a:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800f38c:	693b      	ldr	r3, [r7, #16]
 800f38e:	3301      	adds	r3, #1
 800f390:	613b      	str	r3, [r7, #16]
    idx++;
 800f392:	7dfb      	ldrb	r3, [r7, #23]
 800f394:	3301      	adds	r3, #1
 800f396:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800f398:	7dfb      	ldrb	r3, [r7, #23]
 800f39a:	68ba      	ldr	r2, [r7, #8]
 800f39c:	4413      	add	r3, r2
 800f39e:	2200      	movs	r2, #0
 800f3a0:	701a      	strb	r2, [r3, #0]
    idx++;
 800f3a2:	7dfb      	ldrb	r3, [r7, #23]
 800f3a4:	3301      	adds	r3, #1
 800f3a6:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800f3a8:	693b      	ldr	r3, [r7, #16]
 800f3aa:	781b      	ldrb	r3, [r3, #0]
 800f3ac:	2b00      	cmp	r3, #0
 800f3ae:	d1e7      	bne.n	800f380 <USBD_GetString+0x52>
 800f3b0:	e000      	b.n	800f3b4 <USBD_GetString+0x86>
    return;
 800f3b2:	bf00      	nop
  }
}
 800f3b4:	3718      	adds	r7, #24
 800f3b6:	46bd      	mov	sp, r7
 800f3b8:	bd80      	pop	{r7, pc}

0800f3ba <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800f3ba:	b480      	push	{r7}
 800f3bc:	b085      	sub	sp, #20
 800f3be:	af00      	add	r7, sp, #0
 800f3c0:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800f3c2:	2300      	movs	r3, #0
 800f3c4:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800f3c6:	687b      	ldr	r3, [r7, #4]
 800f3c8:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800f3ca:	e005      	b.n	800f3d8 <USBD_GetLen+0x1e>
  {
    len++;
 800f3cc:	7bfb      	ldrb	r3, [r7, #15]
 800f3ce:	3301      	adds	r3, #1
 800f3d0:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800f3d2:	68bb      	ldr	r3, [r7, #8]
 800f3d4:	3301      	adds	r3, #1
 800f3d6:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800f3d8:	68bb      	ldr	r3, [r7, #8]
 800f3da:	781b      	ldrb	r3, [r3, #0]
 800f3dc:	2b00      	cmp	r3, #0
 800f3de:	d1f5      	bne.n	800f3cc <USBD_GetLen+0x12>
  }

  return len;
 800f3e0:	7bfb      	ldrb	r3, [r7, #15]
}
 800f3e2:	4618      	mov	r0, r3
 800f3e4:	3714      	adds	r7, #20
 800f3e6:	46bd      	mov	sp, r7
 800f3e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3ec:	4770      	bx	lr

0800f3ee <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800f3ee:	b580      	push	{r7, lr}
 800f3f0:	b084      	sub	sp, #16
 800f3f2:	af00      	add	r7, sp, #0
 800f3f4:	60f8      	str	r0, [r7, #12]
 800f3f6:	60b9      	str	r1, [r7, #8]
 800f3f8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800f3fa:	68fb      	ldr	r3, [r7, #12]
 800f3fc:	2202      	movs	r2, #2
 800f3fe:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800f402:	68fb      	ldr	r3, [r7, #12]
 800f404:	687a      	ldr	r2, [r7, #4]
 800f406:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800f408:	68fb      	ldr	r3, [r7, #12]
 800f40a:	687a      	ldr	r2, [r7, #4]
 800f40c:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	68ba      	ldr	r2, [r7, #8]
 800f412:	2100      	movs	r1, #0
 800f414:	68f8      	ldr	r0, [r7, #12]
 800f416:	f000 fcfc 	bl	800fe12 <USBD_LL_Transmit>

  return USBD_OK;
 800f41a:	2300      	movs	r3, #0
}
 800f41c:	4618      	mov	r0, r3
 800f41e:	3710      	adds	r7, #16
 800f420:	46bd      	mov	sp, r7
 800f422:	bd80      	pop	{r7, pc}

0800f424 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800f424:	b580      	push	{r7, lr}
 800f426:	b084      	sub	sp, #16
 800f428:	af00      	add	r7, sp, #0
 800f42a:	60f8      	str	r0, [r7, #12]
 800f42c:	60b9      	str	r1, [r7, #8]
 800f42e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f430:	687b      	ldr	r3, [r7, #4]
 800f432:	68ba      	ldr	r2, [r7, #8]
 800f434:	2100      	movs	r1, #0
 800f436:	68f8      	ldr	r0, [r7, #12]
 800f438:	f000 fceb 	bl	800fe12 <USBD_LL_Transmit>

  return USBD_OK;
 800f43c:	2300      	movs	r3, #0
}
 800f43e:	4618      	mov	r0, r3
 800f440:	3710      	adds	r7, #16
 800f442:	46bd      	mov	sp, r7
 800f444:	bd80      	pop	{r7, pc}

0800f446 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800f446:	b580      	push	{r7, lr}
 800f448:	b084      	sub	sp, #16
 800f44a:	af00      	add	r7, sp, #0
 800f44c:	60f8      	str	r0, [r7, #12]
 800f44e:	60b9      	str	r1, [r7, #8]
 800f450:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800f452:	68fb      	ldr	r3, [r7, #12]
 800f454:	2203      	movs	r2, #3
 800f456:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800f45a:	68fb      	ldr	r3, [r7, #12]
 800f45c:	687a      	ldr	r2, [r7, #4]
 800f45e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800f462:	68fb      	ldr	r3, [r7, #12]
 800f464:	687a      	ldr	r2, [r7, #4]
 800f466:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f46a:	687b      	ldr	r3, [r7, #4]
 800f46c:	68ba      	ldr	r2, [r7, #8]
 800f46e:	2100      	movs	r1, #0
 800f470:	68f8      	ldr	r0, [r7, #12]
 800f472:	f000 fcef 	bl	800fe54 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f476:	2300      	movs	r3, #0
}
 800f478:	4618      	mov	r0, r3
 800f47a:	3710      	adds	r7, #16
 800f47c:	46bd      	mov	sp, r7
 800f47e:	bd80      	pop	{r7, pc}

0800f480 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800f480:	b580      	push	{r7, lr}
 800f482:	b084      	sub	sp, #16
 800f484:	af00      	add	r7, sp, #0
 800f486:	60f8      	str	r0, [r7, #12]
 800f488:	60b9      	str	r1, [r7, #8]
 800f48a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	68ba      	ldr	r2, [r7, #8]
 800f490:	2100      	movs	r1, #0
 800f492:	68f8      	ldr	r0, [r7, #12]
 800f494:	f000 fcde 	bl	800fe54 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f498:	2300      	movs	r3, #0
}
 800f49a:	4618      	mov	r0, r3
 800f49c:	3710      	adds	r7, #16
 800f49e:	46bd      	mov	sp, r7
 800f4a0:	bd80      	pop	{r7, pc}

0800f4a2 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800f4a2:	b580      	push	{r7, lr}
 800f4a4:	b082      	sub	sp, #8
 800f4a6:	af00      	add	r7, sp, #0
 800f4a8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800f4aa:	687b      	ldr	r3, [r7, #4]
 800f4ac:	2204      	movs	r2, #4
 800f4ae:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800f4b2:	2300      	movs	r3, #0
 800f4b4:	2200      	movs	r2, #0
 800f4b6:	2100      	movs	r1, #0
 800f4b8:	6878      	ldr	r0, [r7, #4]
 800f4ba:	f000 fcaa 	bl	800fe12 <USBD_LL_Transmit>

  return USBD_OK;
 800f4be:	2300      	movs	r3, #0
}
 800f4c0:	4618      	mov	r0, r3
 800f4c2:	3708      	adds	r7, #8
 800f4c4:	46bd      	mov	sp, r7
 800f4c6:	bd80      	pop	{r7, pc}

0800f4c8 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800f4c8:	b580      	push	{r7, lr}
 800f4ca:	b082      	sub	sp, #8
 800f4cc:	af00      	add	r7, sp, #0
 800f4ce:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	2205      	movs	r2, #5
 800f4d4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f4d8:	2300      	movs	r3, #0
 800f4da:	2200      	movs	r2, #0
 800f4dc:	2100      	movs	r1, #0
 800f4de:	6878      	ldr	r0, [r7, #4]
 800f4e0:	f000 fcb8 	bl	800fe54 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f4e4:	2300      	movs	r3, #0
}
 800f4e6:	4618      	mov	r0, r3
 800f4e8:	3708      	adds	r7, #8
 800f4ea:	46bd      	mov	sp, r7
 800f4ec:	bd80      	pop	{r7, pc}
	...

0800f4f0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800f4f0:	b480      	push	{r7}
 800f4f2:	b087      	sub	sp, #28
 800f4f4:	af00      	add	r7, sp, #0
 800f4f6:	60f8      	str	r0, [r7, #12]
 800f4f8:	60b9      	str	r1, [r7, #8]
 800f4fa:	4613      	mov	r3, r2
 800f4fc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800f4fe:	2301      	movs	r3, #1
 800f500:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800f502:	2300      	movs	r3, #0
 800f504:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800f506:	4b1f      	ldr	r3, [pc, #124]	@ (800f584 <FATFS_LinkDriverEx+0x94>)
 800f508:	7a5b      	ldrb	r3, [r3, #9]
 800f50a:	b2db      	uxtb	r3, r3
 800f50c:	2b00      	cmp	r3, #0
 800f50e:	d131      	bne.n	800f574 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800f510:	4b1c      	ldr	r3, [pc, #112]	@ (800f584 <FATFS_LinkDriverEx+0x94>)
 800f512:	7a5b      	ldrb	r3, [r3, #9]
 800f514:	b2db      	uxtb	r3, r3
 800f516:	461a      	mov	r2, r3
 800f518:	4b1a      	ldr	r3, [pc, #104]	@ (800f584 <FATFS_LinkDriverEx+0x94>)
 800f51a:	2100      	movs	r1, #0
 800f51c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800f51e:	4b19      	ldr	r3, [pc, #100]	@ (800f584 <FATFS_LinkDriverEx+0x94>)
 800f520:	7a5b      	ldrb	r3, [r3, #9]
 800f522:	b2db      	uxtb	r3, r3
 800f524:	4a17      	ldr	r2, [pc, #92]	@ (800f584 <FATFS_LinkDriverEx+0x94>)
 800f526:	009b      	lsls	r3, r3, #2
 800f528:	4413      	add	r3, r2
 800f52a:	68fa      	ldr	r2, [r7, #12]
 800f52c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800f52e:	4b15      	ldr	r3, [pc, #84]	@ (800f584 <FATFS_LinkDriverEx+0x94>)
 800f530:	7a5b      	ldrb	r3, [r3, #9]
 800f532:	b2db      	uxtb	r3, r3
 800f534:	461a      	mov	r2, r3
 800f536:	4b13      	ldr	r3, [pc, #76]	@ (800f584 <FATFS_LinkDriverEx+0x94>)
 800f538:	4413      	add	r3, r2
 800f53a:	79fa      	ldrb	r2, [r7, #7]
 800f53c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800f53e:	4b11      	ldr	r3, [pc, #68]	@ (800f584 <FATFS_LinkDriverEx+0x94>)
 800f540:	7a5b      	ldrb	r3, [r3, #9]
 800f542:	b2db      	uxtb	r3, r3
 800f544:	1c5a      	adds	r2, r3, #1
 800f546:	b2d1      	uxtb	r1, r2
 800f548:	4a0e      	ldr	r2, [pc, #56]	@ (800f584 <FATFS_LinkDriverEx+0x94>)
 800f54a:	7251      	strb	r1, [r2, #9]
 800f54c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800f54e:	7dbb      	ldrb	r3, [r7, #22]
 800f550:	3330      	adds	r3, #48	@ 0x30
 800f552:	b2da      	uxtb	r2, r3
 800f554:	68bb      	ldr	r3, [r7, #8]
 800f556:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800f558:	68bb      	ldr	r3, [r7, #8]
 800f55a:	3301      	adds	r3, #1
 800f55c:	223a      	movs	r2, #58	@ 0x3a
 800f55e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800f560:	68bb      	ldr	r3, [r7, #8]
 800f562:	3302      	adds	r3, #2
 800f564:	222f      	movs	r2, #47	@ 0x2f
 800f566:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800f568:	68bb      	ldr	r3, [r7, #8]
 800f56a:	3303      	adds	r3, #3
 800f56c:	2200      	movs	r2, #0
 800f56e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800f570:	2300      	movs	r3, #0
 800f572:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800f574:	7dfb      	ldrb	r3, [r7, #23]
}
 800f576:	4618      	mov	r0, r3
 800f578:	371c      	adds	r7, #28
 800f57a:	46bd      	mov	sp, r7
 800f57c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f580:	4770      	bx	lr
 800f582:	bf00      	nop
 800f584:	20002520 	.word	0x20002520

0800f588 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800f588:	b580      	push	{r7, lr}
 800f58a:	b082      	sub	sp, #8
 800f58c:	af00      	add	r7, sp, #0
 800f58e:	6078      	str	r0, [r7, #4]
 800f590:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800f592:	2200      	movs	r2, #0
 800f594:	6839      	ldr	r1, [r7, #0]
 800f596:	6878      	ldr	r0, [r7, #4]
 800f598:	f7ff ffaa 	bl	800f4f0 <FATFS_LinkDriverEx>
 800f59c:	4603      	mov	r3, r0
}
 800f59e:	4618      	mov	r0, r3
 800f5a0:	3708      	adds	r7, #8
 800f5a2:	46bd      	mov	sp, r7
 800f5a4:	bd80      	pop	{r7, pc}
	...

0800f5a8 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800f5a8:	b580      	push	{r7, lr}
 800f5aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800f5ac:	2200      	movs	r2, #0
 800f5ae:	4912      	ldr	r1, [pc, #72]	@ (800f5f8 <MX_USB_Device_Init+0x50>)
 800f5b0:	4812      	ldr	r0, [pc, #72]	@ (800f5fc <MX_USB_Device_Init+0x54>)
 800f5b2:	f7fe fe7b 	bl	800e2ac <USBD_Init>
 800f5b6:	4603      	mov	r3, r0
 800f5b8:	2b00      	cmp	r3, #0
 800f5ba:	d001      	beq.n	800f5c0 <MX_USB_Device_Init+0x18>
    Error_Handler();
 800f5bc:	f7f3 f8a6 	bl	800270c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800f5c0:	490f      	ldr	r1, [pc, #60]	@ (800f600 <MX_USB_Device_Init+0x58>)
 800f5c2:	480e      	ldr	r0, [pc, #56]	@ (800f5fc <MX_USB_Device_Init+0x54>)
 800f5c4:	f7fe fea2 	bl	800e30c <USBD_RegisterClass>
 800f5c8:	4603      	mov	r3, r0
 800f5ca:	2b00      	cmp	r3, #0
 800f5cc:	d001      	beq.n	800f5d2 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800f5ce:	f7f3 f89d 	bl	800270c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800f5d2:	490c      	ldr	r1, [pc, #48]	@ (800f604 <MX_USB_Device_Init+0x5c>)
 800f5d4:	4809      	ldr	r0, [pc, #36]	@ (800f5fc <MX_USB_Device_Init+0x54>)
 800f5d6:	f7fe fdc3 	bl	800e160 <USBD_CDC_RegisterInterface>
 800f5da:	4603      	mov	r3, r0
 800f5dc:	2b00      	cmp	r3, #0
 800f5de:	d001      	beq.n	800f5e4 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800f5e0:	f7f3 f894 	bl	800270c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800f5e4:	4805      	ldr	r0, [pc, #20]	@ (800f5fc <MX_USB_Device_Init+0x54>)
 800f5e6:	f7fe feb8 	bl	800e35a <USBD_Start>
 800f5ea:	4603      	mov	r3, r0
 800f5ec:	2b00      	cmp	r3, #0
 800f5ee:	d001      	beq.n	800f5f4 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800f5f0:	f7f3 f88c 	bl	800270c <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800f5f4:	bf00      	nop
 800f5f6:	bd80      	pop	{r7, pc}
 800f5f8:	2000014c 	.word	0x2000014c
 800f5fc:	2000252c 	.word	0x2000252c
 800f600:	20000034 	.word	0x20000034
 800f604:	20000138 	.word	0x20000138

0800f608 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800f608:	b580      	push	{r7, lr}
 800f60a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800f60c:	2200      	movs	r2, #0
 800f60e:	4905      	ldr	r1, [pc, #20]	@ (800f624 <CDC_Init_FS+0x1c>)
 800f610:	4805      	ldr	r0, [pc, #20]	@ (800f628 <CDC_Init_FS+0x20>)
 800f612:	f7fe fdba 	bl	800e18a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800f616:	4905      	ldr	r1, [pc, #20]	@ (800f62c <CDC_Init_FS+0x24>)
 800f618:	4803      	ldr	r0, [pc, #12]	@ (800f628 <CDC_Init_FS+0x20>)
 800f61a:	f7fe fdd4 	bl	800e1c6 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800f61e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800f620:	4618      	mov	r0, r3
 800f622:	bd80      	pop	{r7, pc}
 800f624:	20002bfc 	.word	0x20002bfc
 800f628:	2000252c 	.word	0x2000252c
 800f62c:	200027fc 	.word	0x200027fc

0800f630 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800f630:	b480      	push	{r7}
 800f632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800f634:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800f636:	4618      	mov	r0, r3
 800f638:	46bd      	mov	sp, r7
 800f63a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f63e:	4770      	bx	lr

0800f640 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800f640:	b480      	push	{r7}
 800f642:	b083      	sub	sp, #12
 800f644:	af00      	add	r7, sp, #0
 800f646:	4603      	mov	r3, r0
 800f648:	6039      	str	r1, [r7, #0]
 800f64a:	71fb      	strb	r3, [r7, #7]
 800f64c:	4613      	mov	r3, r2
 800f64e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800f650:	79fb      	ldrb	r3, [r7, #7]
 800f652:	2b23      	cmp	r3, #35	@ 0x23
 800f654:	d84a      	bhi.n	800f6ec <CDC_Control_FS+0xac>
 800f656:	a201      	add	r2, pc, #4	@ (adr r2, 800f65c <CDC_Control_FS+0x1c>)
 800f658:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f65c:	0800f6ed 	.word	0x0800f6ed
 800f660:	0800f6ed 	.word	0x0800f6ed
 800f664:	0800f6ed 	.word	0x0800f6ed
 800f668:	0800f6ed 	.word	0x0800f6ed
 800f66c:	0800f6ed 	.word	0x0800f6ed
 800f670:	0800f6ed 	.word	0x0800f6ed
 800f674:	0800f6ed 	.word	0x0800f6ed
 800f678:	0800f6ed 	.word	0x0800f6ed
 800f67c:	0800f6ed 	.word	0x0800f6ed
 800f680:	0800f6ed 	.word	0x0800f6ed
 800f684:	0800f6ed 	.word	0x0800f6ed
 800f688:	0800f6ed 	.word	0x0800f6ed
 800f68c:	0800f6ed 	.word	0x0800f6ed
 800f690:	0800f6ed 	.word	0x0800f6ed
 800f694:	0800f6ed 	.word	0x0800f6ed
 800f698:	0800f6ed 	.word	0x0800f6ed
 800f69c:	0800f6ed 	.word	0x0800f6ed
 800f6a0:	0800f6ed 	.word	0x0800f6ed
 800f6a4:	0800f6ed 	.word	0x0800f6ed
 800f6a8:	0800f6ed 	.word	0x0800f6ed
 800f6ac:	0800f6ed 	.word	0x0800f6ed
 800f6b0:	0800f6ed 	.word	0x0800f6ed
 800f6b4:	0800f6ed 	.word	0x0800f6ed
 800f6b8:	0800f6ed 	.word	0x0800f6ed
 800f6bc:	0800f6ed 	.word	0x0800f6ed
 800f6c0:	0800f6ed 	.word	0x0800f6ed
 800f6c4:	0800f6ed 	.word	0x0800f6ed
 800f6c8:	0800f6ed 	.word	0x0800f6ed
 800f6cc:	0800f6ed 	.word	0x0800f6ed
 800f6d0:	0800f6ed 	.word	0x0800f6ed
 800f6d4:	0800f6ed 	.word	0x0800f6ed
 800f6d8:	0800f6ed 	.word	0x0800f6ed
 800f6dc:	0800f6ed 	.word	0x0800f6ed
 800f6e0:	0800f6ed 	.word	0x0800f6ed
 800f6e4:	0800f6ed 	.word	0x0800f6ed
 800f6e8:	0800f6ed 	.word	0x0800f6ed
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800f6ec:	bf00      	nop
  }

  return (USBD_OK);
 800f6ee:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800f6f0:	4618      	mov	r0, r3
 800f6f2:	370c      	adds	r7, #12
 800f6f4:	46bd      	mov	sp, r7
 800f6f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6fa:	4770      	bx	lr

0800f6fc <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800f6fc:	b580      	push	{r7, lr}
 800f6fe:	b082      	sub	sp, #8
 800f700:	af00      	add	r7, sp, #0
 800f702:	6078      	str	r0, [r7, #4]
 800f704:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800f706:	6879      	ldr	r1, [r7, #4]
 800f708:	4805      	ldr	r0, [pc, #20]	@ (800f720 <CDC_Receive_FS+0x24>)
 800f70a:	f7fe fd5c 	bl	800e1c6 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800f70e:	4804      	ldr	r0, [pc, #16]	@ (800f720 <CDC_Receive_FS+0x24>)
 800f710:	f7fe fda2 	bl	800e258 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800f714:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800f716:	4618      	mov	r0, r3
 800f718:	3708      	adds	r7, #8
 800f71a:	46bd      	mov	sp, r7
 800f71c:	bd80      	pop	{r7, pc}
 800f71e:	bf00      	nop
 800f720:	2000252c 	.word	0x2000252c

0800f724 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800f724:	b580      	push	{r7, lr}
 800f726:	b084      	sub	sp, #16
 800f728:	af00      	add	r7, sp, #0
 800f72a:	6078      	str	r0, [r7, #4]
 800f72c:	460b      	mov	r3, r1
 800f72e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800f730:	2300      	movs	r3, #0
 800f732:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800f734:	4b0d      	ldr	r3, [pc, #52]	@ (800f76c <CDC_Transmit_FS+0x48>)
 800f736:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f73a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800f73c:	68bb      	ldr	r3, [r7, #8]
 800f73e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800f742:	2b00      	cmp	r3, #0
 800f744:	d001      	beq.n	800f74a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800f746:	2301      	movs	r3, #1
 800f748:	e00b      	b.n	800f762 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800f74a:	887b      	ldrh	r3, [r7, #2]
 800f74c:	461a      	mov	r2, r3
 800f74e:	6879      	ldr	r1, [r7, #4]
 800f750:	4806      	ldr	r0, [pc, #24]	@ (800f76c <CDC_Transmit_FS+0x48>)
 800f752:	f7fe fd1a 	bl	800e18a <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800f756:	4805      	ldr	r0, [pc, #20]	@ (800f76c <CDC_Transmit_FS+0x48>)
 800f758:	f7fe fd4e 	bl	800e1f8 <USBD_CDC_TransmitPacket>
 800f75c:	4603      	mov	r3, r0
 800f75e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800f760:	7bfb      	ldrb	r3, [r7, #15]
}
 800f762:	4618      	mov	r0, r3
 800f764:	3710      	adds	r7, #16
 800f766:	46bd      	mov	sp, r7
 800f768:	bd80      	pop	{r7, pc}
 800f76a:	bf00      	nop
 800f76c:	2000252c 	.word	0x2000252c

0800f770 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800f770:	b480      	push	{r7}
 800f772:	b087      	sub	sp, #28
 800f774:	af00      	add	r7, sp, #0
 800f776:	60f8      	str	r0, [r7, #12]
 800f778:	60b9      	str	r1, [r7, #8]
 800f77a:	4613      	mov	r3, r2
 800f77c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800f77e:	2300      	movs	r3, #0
 800f780:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800f782:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f786:	4618      	mov	r0, r3
 800f788:	371c      	adds	r7, #28
 800f78a:	46bd      	mov	sp, r7
 800f78c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f790:	4770      	bx	lr
	...

0800f794 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f794:	b480      	push	{r7}
 800f796:	b083      	sub	sp, #12
 800f798:	af00      	add	r7, sp, #0
 800f79a:	4603      	mov	r3, r0
 800f79c:	6039      	str	r1, [r7, #0]
 800f79e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800f7a0:	683b      	ldr	r3, [r7, #0]
 800f7a2:	2212      	movs	r2, #18
 800f7a4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800f7a6:	4b03      	ldr	r3, [pc, #12]	@ (800f7b4 <USBD_CDC_DeviceDescriptor+0x20>)
}
 800f7a8:	4618      	mov	r0, r3
 800f7aa:	370c      	adds	r7, #12
 800f7ac:	46bd      	mov	sp, r7
 800f7ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7b2:	4770      	bx	lr
 800f7b4:	2000016c 	.word	0x2000016c

0800f7b8 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f7b8:	b480      	push	{r7}
 800f7ba:	b083      	sub	sp, #12
 800f7bc:	af00      	add	r7, sp, #0
 800f7be:	4603      	mov	r3, r0
 800f7c0:	6039      	str	r1, [r7, #0]
 800f7c2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800f7c4:	683b      	ldr	r3, [r7, #0]
 800f7c6:	2204      	movs	r2, #4
 800f7c8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800f7ca:	4b03      	ldr	r3, [pc, #12]	@ (800f7d8 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800f7cc:	4618      	mov	r0, r3
 800f7ce:	370c      	adds	r7, #12
 800f7d0:	46bd      	mov	sp, r7
 800f7d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7d6:	4770      	bx	lr
 800f7d8:	20000180 	.word	0x20000180

0800f7dc <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f7dc:	b580      	push	{r7, lr}
 800f7de:	b082      	sub	sp, #8
 800f7e0:	af00      	add	r7, sp, #0
 800f7e2:	4603      	mov	r3, r0
 800f7e4:	6039      	str	r1, [r7, #0]
 800f7e6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800f7e8:	79fb      	ldrb	r3, [r7, #7]
 800f7ea:	2b00      	cmp	r3, #0
 800f7ec:	d105      	bne.n	800f7fa <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800f7ee:	683a      	ldr	r2, [r7, #0]
 800f7f0:	4907      	ldr	r1, [pc, #28]	@ (800f810 <USBD_CDC_ProductStrDescriptor+0x34>)
 800f7f2:	4808      	ldr	r0, [pc, #32]	@ (800f814 <USBD_CDC_ProductStrDescriptor+0x38>)
 800f7f4:	f7ff fd9b 	bl	800f32e <USBD_GetString>
 800f7f8:	e004      	b.n	800f804 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800f7fa:	683a      	ldr	r2, [r7, #0]
 800f7fc:	4904      	ldr	r1, [pc, #16]	@ (800f810 <USBD_CDC_ProductStrDescriptor+0x34>)
 800f7fe:	4805      	ldr	r0, [pc, #20]	@ (800f814 <USBD_CDC_ProductStrDescriptor+0x38>)
 800f800:	f7ff fd95 	bl	800f32e <USBD_GetString>
  }
  return USBD_StrDesc;
 800f804:	4b02      	ldr	r3, [pc, #8]	@ (800f810 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 800f806:	4618      	mov	r0, r3
 800f808:	3708      	adds	r7, #8
 800f80a:	46bd      	mov	sp, r7
 800f80c:	bd80      	pop	{r7, pc}
 800f80e:	bf00      	nop
 800f810:	20002ffc 	.word	0x20002ffc
 800f814:	08012e2c 	.word	0x08012e2c

0800f818 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f818:	b580      	push	{r7, lr}
 800f81a:	b082      	sub	sp, #8
 800f81c:	af00      	add	r7, sp, #0
 800f81e:	4603      	mov	r3, r0
 800f820:	6039      	str	r1, [r7, #0]
 800f822:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800f824:	683a      	ldr	r2, [r7, #0]
 800f826:	4904      	ldr	r1, [pc, #16]	@ (800f838 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 800f828:	4804      	ldr	r0, [pc, #16]	@ (800f83c <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800f82a:	f7ff fd80 	bl	800f32e <USBD_GetString>
  return USBD_StrDesc;
 800f82e:	4b02      	ldr	r3, [pc, #8]	@ (800f838 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 800f830:	4618      	mov	r0, r3
 800f832:	3708      	adds	r7, #8
 800f834:	46bd      	mov	sp, r7
 800f836:	bd80      	pop	{r7, pc}
 800f838:	20002ffc 	.word	0x20002ffc
 800f83c:	08012e44 	.word	0x08012e44

0800f840 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f840:	b580      	push	{r7, lr}
 800f842:	b082      	sub	sp, #8
 800f844:	af00      	add	r7, sp, #0
 800f846:	4603      	mov	r3, r0
 800f848:	6039      	str	r1, [r7, #0]
 800f84a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800f84c:	683b      	ldr	r3, [r7, #0]
 800f84e:	221a      	movs	r2, #26
 800f850:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800f852:	f000 f843 	bl	800f8dc <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800f856:	4b02      	ldr	r3, [pc, #8]	@ (800f860 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 800f858:	4618      	mov	r0, r3
 800f85a:	3708      	adds	r7, #8
 800f85c:	46bd      	mov	sp, r7
 800f85e:	bd80      	pop	{r7, pc}
 800f860:	20000184 	.word	0x20000184

0800f864 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f864:	b580      	push	{r7, lr}
 800f866:	b082      	sub	sp, #8
 800f868:	af00      	add	r7, sp, #0
 800f86a:	4603      	mov	r3, r0
 800f86c:	6039      	str	r1, [r7, #0]
 800f86e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800f870:	79fb      	ldrb	r3, [r7, #7]
 800f872:	2b00      	cmp	r3, #0
 800f874:	d105      	bne.n	800f882 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800f876:	683a      	ldr	r2, [r7, #0]
 800f878:	4907      	ldr	r1, [pc, #28]	@ (800f898 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800f87a:	4808      	ldr	r0, [pc, #32]	@ (800f89c <USBD_CDC_ConfigStrDescriptor+0x38>)
 800f87c:	f7ff fd57 	bl	800f32e <USBD_GetString>
 800f880:	e004      	b.n	800f88c <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800f882:	683a      	ldr	r2, [r7, #0]
 800f884:	4904      	ldr	r1, [pc, #16]	@ (800f898 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800f886:	4805      	ldr	r0, [pc, #20]	@ (800f89c <USBD_CDC_ConfigStrDescriptor+0x38>)
 800f888:	f7ff fd51 	bl	800f32e <USBD_GetString>
  }
  return USBD_StrDesc;
 800f88c:	4b02      	ldr	r3, [pc, #8]	@ (800f898 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800f88e:	4618      	mov	r0, r3
 800f890:	3708      	adds	r7, #8
 800f892:	46bd      	mov	sp, r7
 800f894:	bd80      	pop	{r7, pc}
 800f896:	bf00      	nop
 800f898:	20002ffc 	.word	0x20002ffc
 800f89c:	08012e58 	.word	0x08012e58

0800f8a0 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f8a0:	b580      	push	{r7, lr}
 800f8a2:	b082      	sub	sp, #8
 800f8a4:	af00      	add	r7, sp, #0
 800f8a6:	4603      	mov	r3, r0
 800f8a8:	6039      	str	r1, [r7, #0]
 800f8aa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800f8ac:	79fb      	ldrb	r3, [r7, #7]
 800f8ae:	2b00      	cmp	r3, #0
 800f8b0:	d105      	bne.n	800f8be <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800f8b2:	683a      	ldr	r2, [r7, #0]
 800f8b4:	4907      	ldr	r1, [pc, #28]	@ (800f8d4 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800f8b6:	4808      	ldr	r0, [pc, #32]	@ (800f8d8 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800f8b8:	f7ff fd39 	bl	800f32e <USBD_GetString>
 800f8bc:	e004      	b.n	800f8c8 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800f8be:	683a      	ldr	r2, [r7, #0]
 800f8c0:	4904      	ldr	r1, [pc, #16]	@ (800f8d4 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800f8c2:	4805      	ldr	r0, [pc, #20]	@ (800f8d8 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800f8c4:	f7ff fd33 	bl	800f32e <USBD_GetString>
  }
  return USBD_StrDesc;
 800f8c8:	4b02      	ldr	r3, [pc, #8]	@ (800f8d4 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 800f8ca:	4618      	mov	r0, r3
 800f8cc:	3708      	adds	r7, #8
 800f8ce:	46bd      	mov	sp, r7
 800f8d0:	bd80      	pop	{r7, pc}
 800f8d2:	bf00      	nop
 800f8d4:	20002ffc 	.word	0x20002ffc
 800f8d8:	08012e64 	.word	0x08012e64

0800f8dc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800f8dc:	b580      	push	{r7, lr}
 800f8de:	b084      	sub	sp, #16
 800f8e0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800f8e2:	4b0f      	ldr	r3, [pc, #60]	@ (800f920 <Get_SerialNum+0x44>)
 800f8e4:	681b      	ldr	r3, [r3, #0]
 800f8e6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800f8e8:	4b0e      	ldr	r3, [pc, #56]	@ (800f924 <Get_SerialNum+0x48>)
 800f8ea:	681b      	ldr	r3, [r3, #0]
 800f8ec:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800f8ee:	4b0e      	ldr	r3, [pc, #56]	@ (800f928 <Get_SerialNum+0x4c>)
 800f8f0:	681b      	ldr	r3, [r3, #0]
 800f8f2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800f8f4:	68fa      	ldr	r2, [r7, #12]
 800f8f6:	687b      	ldr	r3, [r7, #4]
 800f8f8:	4413      	add	r3, r2
 800f8fa:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800f8fc:	68fb      	ldr	r3, [r7, #12]
 800f8fe:	2b00      	cmp	r3, #0
 800f900:	d009      	beq.n	800f916 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800f902:	2208      	movs	r2, #8
 800f904:	4909      	ldr	r1, [pc, #36]	@ (800f92c <Get_SerialNum+0x50>)
 800f906:	68f8      	ldr	r0, [r7, #12]
 800f908:	f000 f814 	bl	800f934 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800f90c:	2204      	movs	r2, #4
 800f90e:	4908      	ldr	r1, [pc, #32]	@ (800f930 <Get_SerialNum+0x54>)
 800f910:	68b8      	ldr	r0, [r7, #8]
 800f912:	f000 f80f 	bl	800f934 <IntToUnicode>
  }
}
 800f916:	bf00      	nop
 800f918:	3710      	adds	r7, #16
 800f91a:	46bd      	mov	sp, r7
 800f91c:	bd80      	pop	{r7, pc}
 800f91e:	bf00      	nop
 800f920:	1fff7590 	.word	0x1fff7590
 800f924:	1fff7594 	.word	0x1fff7594
 800f928:	1fff7598 	.word	0x1fff7598
 800f92c:	20000186 	.word	0x20000186
 800f930:	20000196 	.word	0x20000196

0800f934 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800f934:	b480      	push	{r7}
 800f936:	b087      	sub	sp, #28
 800f938:	af00      	add	r7, sp, #0
 800f93a:	60f8      	str	r0, [r7, #12]
 800f93c:	60b9      	str	r1, [r7, #8]
 800f93e:	4613      	mov	r3, r2
 800f940:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800f942:	2300      	movs	r3, #0
 800f944:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800f946:	2300      	movs	r3, #0
 800f948:	75fb      	strb	r3, [r7, #23]
 800f94a:	e027      	b.n	800f99c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800f94c:	68fb      	ldr	r3, [r7, #12]
 800f94e:	0f1b      	lsrs	r3, r3, #28
 800f950:	2b09      	cmp	r3, #9
 800f952:	d80b      	bhi.n	800f96c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800f954:	68fb      	ldr	r3, [r7, #12]
 800f956:	0f1b      	lsrs	r3, r3, #28
 800f958:	b2da      	uxtb	r2, r3
 800f95a:	7dfb      	ldrb	r3, [r7, #23]
 800f95c:	005b      	lsls	r3, r3, #1
 800f95e:	4619      	mov	r1, r3
 800f960:	68bb      	ldr	r3, [r7, #8]
 800f962:	440b      	add	r3, r1
 800f964:	3230      	adds	r2, #48	@ 0x30
 800f966:	b2d2      	uxtb	r2, r2
 800f968:	701a      	strb	r2, [r3, #0]
 800f96a:	e00a      	b.n	800f982 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800f96c:	68fb      	ldr	r3, [r7, #12]
 800f96e:	0f1b      	lsrs	r3, r3, #28
 800f970:	b2da      	uxtb	r2, r3
 800f972:	7dfb      	ldrb	r3, [r7, #23]
 800f974:	005b      	lsls	r3, r3, #1
 800f976:	4619      	mov	r1, r3
 800f978:	68bb      	ldr	r3, [r7, #8]
 800f97a:	440b      	add	r3, r1
 800f97c:	3237      	adds	r2, #55	@ 0x37
 800f97e:	b2d2      	uxtb	r2, r2
 800f980:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800f982:	68fb      	ldr	r3, [r7, #12]
 800f984:	011b      	lsls	r3, r3, #4
 800f986:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800f988:	7dfb      	ldrb	r3, [r7, #23]
 800f98a:	005b      	lsls	r3, r3, #1
 800f98c:	3301      	adds	r3, #1
 800f98e:	68ba      	ldr	r2, [r7, #8]
 800f990:	4413      	add	r3, r2
 800f992:	2200      	movs	r2, #0
 800f994:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800f996:	7dfb      	ldrb	r3, [r7, #23]
 800f998:	3301      	adds	r3, #1
 800f99a:	75fb      	strb	r3, [r7, #23]
 800f99c:	7dfa      	ldrb	r2, [r7, #23]
 800f99e:	79fb      	ldrb	r3, [r7, #7]
 800f9a0:	429a      	cmp	r2, r3
 800f9a2:	d3d3      	bcc.n	800f94c <IntToUnicode+0x18>
  }
}
 800f9a4:	bf00      	nop
 800f9a6:	bf00      	nop
 800f9a8:	371c      	adds	r7, #28
 800f9aa:	46bd      	mov	sp, r7
 800f9ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9b0:	4770      	bx	lr
	...

0800f9b4 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f9b4:	b580      	push	{r7, lr}
 800f9b6:	b094      	sub	sp, #80	@ 0x50
 800f9b8:	af00      	add	r7, sp, #0
 800f9ba:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800f9bc:	f107 030c 	add.w	r3, r7, #12
 800f9c0:	2244      	movs	r2, #68	@ 0x44
 800f9c2:	2100      	movs	r1, #0
 800f9c4:	4618      	mov	r0, r3
 800f9c6:	f001 f8c6 	bl	8010b56 <memset>
  if(pcdHandle->Instance==USB)
 800f9ca:	687b      	ldr	r3, [r7, #4]
 800f9cc:	681b      	ldr	r3, [r3, #0]
 800f9ce:	4a15      	ldr	r2, [pc, #84]	@ (800fa24 <HAL_PCD_MspInit+0x70>)
 800f9d0:	4293      	cmp	r3, r2
 800f9d2:	d123      	bne.n	800fa1c <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800f9d4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800f9d8:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800f9da:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800f9de:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800f9e0:	f107 030c 	add.w	r3, r7, #12
 800f9e4:	4618      	mov	r0, r3
 800f9e6:	f7fa fa81 	bl	8009eec <HAL_RCCEx_PeriphCLKConfig>
 800f9ea:	4603      	mov	r3, r0
 800f9ec:	2b00      	cmp	r3, #0
 800f9ee:	d001      	beq.n	800f9f4 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 800f9f0:	f7f2 fe8c 	bl	800270c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800f9f4:	4b0c      	ldr	r3, [pc, #48]	@ (800fa28 <HAL_PCD_MspInit+0x74>)
 800f9f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f9f8:	4a0b      	ldr	r2, [pc, #44]	@ (800fa28 <HAL_PCD_MspInit+0x74>)
 800f9fa:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800f9fe:	6593      	str	r3, [r2, #88]	@ 0x58
 800fa00:	4b09      	ldr	r3, [pc, #36]	@ (800fa28 <HAL_PCD_MspInit+0x74>)
 800fa02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fa04:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800fa08:	60bb      	str	r3, [r7, #8]
 800fa0a:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800fa0c:	2200      	movs	r2, #0
 800fa0e:	2100      	movs	r1, #0
 800fa10:	2014      	movs	r0, #20
 800fa12:	f7f6 f8aa 	bl	8005b6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800fa16:	2014      	movs	r0, #20
 800fa18:	f7f6 f8c1 	bl	8005b9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800fa1c:	bf00      	nop
 800fa1e:	3750      	adds	r7, #80	@ 0x50
 800fa20:	46bd      	mov	sp, r7
 800fa22:	bd80      	pop	{r7, pc}
 800fa24:	40005c00 	.word	0x40005c00
 800fa28:	40021000 	.word	0x40021000

0800fa2c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fa2c:	b580      	push	{r7, lr}
 800fa2e:	b082      	sub	sp, #8
 800fa30:	af00      	add	r7, sp, #0
 800fa32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800fa34:	687b      	ldr	r3, [r7, #4]
 800fa36:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 800fa3a:	687b      	ldr	r3, [r7, #4]
 800fa3c:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800fa40:	4619      	mov	r1, r3
 800fa42:	4610      	mov	r0, r2
 800fa44:	f7fe fcd4 	bl	800e3f0 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800fa48:	bf00      	nop
 800fa4a:	3708      	adds	r7, #8
 800fa4c:	46bd      	mov	sp, r7
 800fa4e:	bd80      	pop	{r7, pc}

0800fa50 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fa50:	b580      	push	{r7, lr}
 800fa52:	b082      	sub	sp, #8
 800fa54:	af00      	add	r7, sp, #0
 800fa56:	6078      	str	r0, [r7, #4]
 800fa58:	460b      	mov	r3, r1
 800fa5a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800fa5c:	687b      	ldr	r3, [r7, #4]
 800fa5e:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800fa62:	78fa      	ldrb	r2, [r7, #3]
 800fa64:	6879      	ldr	r1, [r7, #4]
 800fa66:	4613      	mov	r3, r2
 800fa68:	009b      	lsls	r3, r3, #2
 800fa6a:	4413      	add	r3, r2
 800fa6c:	00db      	lsls	r3, r3, #3
 800fa6e:	440b      	add	r3, r1
 800fa70:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800fa74:	681a      	ldr	r2, [r3, #0]
 800fa76:	78fb      	ldrb	r3, [r7, #3]
 800fa78:	4619      	mov	r1, r3
 800fa7a:	f7fe fd0e 	bl	800e49a <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800fa7e:	bf00      	nop
 800fa80:	3708      	adds	r7, #8
 800fa82:	46bd      	mov	sp, r7
 800fa84:	bd80      	pop	{r7, pc}

0800fa86 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fa86:	b580      	push	{r7, lr}
 800fa88:	b082      	sub	sp, #8
 800fa8a:	af00      	add	r7, sp, #0
 800fa8c:	6078      	str	r0, [r7, #4]
 800fa8e:	460b      	mov	r3, r1
 800fa90:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800fa92:	687b      	ldr	r3, [r7, #4]
 800fa94:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800fa98:	78fa      	ldrb	r2, [r7, #3]
 800fa9a:	6879      	ldr	r1, [r7, #4]
 800fa9c:	4613      	mov	r3, r2
 800fa9e:	009b      	lsls	r3, r3, #2
 800faa0:	4413      	add	r3, r2
 800faa2:	00db      	lsls	r3, r3, #3
 800faa4:	440b      	add	r3, r1
 800faa6:	3324      	adds	r3, #36	@ 0x24
 800faa8:	681a      	ldr	r2, [r3, #0]
 800faaa:	78fb      	ldrb	r3, [r7, #3]
 800faac:	4619      	mov	r1, r3
 800faae:	f7fe fd57 	bl	800e560 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800fab2:	bf00      	nop
 800fab4:	3708      	adds	r7, #8
 800fab6:	46bd      	mov	sp, r7
 800fab8:	bd80      	pop	{r7, pc}

0800faba <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800faba:	b580      	push	{r7, lr}
 800fabc:	b082      	sub	sp, #8
 800fabe:	af00      	add	r7, sp, #0
 800fac0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800fac2:	687b      	ldr	r3, [r7, #4]
 800fac4:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800fac8:	4618      	mov	r0, r3
 800faca:	f7fe fe6b 	bl	800e7a4 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800face:	bf00      	nop
 800fad0:	3708      	adds	r7, #8
 800fad2:	46bd      	mov	sp, r7
 800fad4:	bd80      	pop	{r7, pc}

0800fad6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fad6:	b580      	push	{r7, lr}
 800fad8:	b084      	sub	sp, #16
 800fada:	af00      	add	r7, sp, #0
 800fadc:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800fade:	2301      	movs	r3, #1
 800fae0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800fae2:	687b      	ldr	r3, [r7, #4]
 800fae4:	795b      	ldrb	r3, [r3, #5]
 800fae6:	2b02      	cmp	r3, #2
 800fae8:	d001      	beq.n	800faee <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800faea:	f7f2 fe0f 	bl	800270c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800faee:	687b      	ldr	r3, [r7, #4]
 800faf0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800faf4:	7bfa      	ldrb	r2, [r7, #15]
 800faf6:	4611      	mov	r1, r2
 800faf8:	4618      	mov	r0, r3
 800fafa:	f7fe fe15 	bl	800e728 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800fafe:	687b      	ldr	r3, [r7, #4]
 800fb00:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800fb04:	4618      	mov	r0, r3
 800fb06:	f7fe fdc1 	bl	800e68c <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800fb0a:	bf00      	nop
 800fb0c:	3710      	adds	r7, #16
 800fb0e:	46bd      	mov	sp, r7
 800fb10:	bd80      	pop	{r7, pc}
	...

0800fb14 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fb14:	b580      	push	{r7, lr}
 800fb16:	b082      	sub	sp, #8
 800fb18:	af00      	add	r7, sp, #0
 800fb1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800fb1c:	687b      	ldr	r3, [r7, #4]
 800fb1e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800fb22:	4618      	mov	r0, r3
 800fb24:	f7fe fe10 	bl	800e748 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800fb28:	687b      	ldr	r3, [r7, #4]
 800fb2a:	7a5b      	ldrb	r3, [r3, #9]
 800fb2c:	2b00      	cmp	r3, #0
 800fb2e:	d005      	beq.n	800fb3c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800fb30:	4b04      	ldr	r3, [pc, #16]	@ (800fb44 <HAL_PCD_SuspendCallback+0x30>)
 800fb32:	691b      	ldr	r3, [r3, #16]
 800fb34:	4a03      	ldr	r2, [pc, #12]	@ (800fb44 <HAL_PCD_SuspendCallback+0x30>)
 800fb36:	f043 0306 	orr.w	r3, r3, #6
 800fb3a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800fb3c:	bf00      	nop
 800fb3e:	3708      	adds	r7, #8
 800fb40:	46bd      	mov	sp, r7
 800fb42:	bd80      	pop	{r7, pc}
 800fb44:	e000ed00 	.word	0xe000ed00

0800fb48 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fb48:	b580      	push	{r7, lr}
 800fb4a:	b082      	sub	sp, #8
 800fb4c:	af00      	add	r7, sp, #0
 800fb4e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800fb50:	687b      	ldr	r3, [r7, #4]
 800fb52:	7a5b      	ldrb	r3, [r3, #9]
 800fb54:	2b00      	cmp	r3, #0
 800fb56:	d007      	beq.n	800fb68 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800fb58:	4b08      	ldr	r3, [pc, #32]	@ (800fb7c <HAL_PCD_ResumeCallback+0x34>)
 800fb5a:	691b      	ldr	r3, [r3, #16]
 800fb5c:	4a07      	ldr	r2, [pc, #28]	@ (800fb7c <HAL_PCD_ResumeCallback+0x34>)
 800fb5e:	f023 0306 	bic.w	r3, r3, #6
 800fb62:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800fb64:	f000 f9f8 	bl	800ff58 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800fb68:	687b      	ldr	r3, [r7, #4]
 800fb6a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800fb6e:	4618      	mov	r0, r3
 800fb70:	f7fe fe00 	bl	800e774 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800fb74:	bf00      	nop
 800fb76:	3708      	adds	r7, #8
 800fb78:	46bd      	mov	sp, r7
 800fb7a:	bd80      	pop	{r7, pc}
 800fb7c:	e000ed00 	.word	0xe000ed00

0800fb80 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800fb80:	b580      	push	{r7, lr}
 800fb82:	b082      	sub	sp, #8
 800fb84:	af00      	add	r7, sp, #0
 800fb86:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 800fb88:	4a2b      	ldr	r2, [pc, #172]	@ (800fc38 <USBD_LL_Init+0xb8>)
 800fb8a:	687b      	ldr	r3, [r7, #4]
 800fb8c:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800fb90:	687b      	ldr	r3, [r7, #4]
 800fb92:	4a29      	ldr	r2, [pc, #164]	@ (800fc38 <USBD_LL_Init+0xb8>)
 800fb94:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 800fb98:	4b27      	ldr	r3, [pc, #156]	@ (800fc38 <USBD_LL_Init+0xb8>)
 800fb9a:	4a28      	ldr	r2, [pc, #160]	@ (800fc3c <USBD_LL_Init+0xbc>)
 800fb9c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800fb9e:	4b26      	ldr	r3, [pc, #152]	@ (800fc38 <USBD_LL_Init+0xb8>)
 800fba0:	2208      	movs	r2, #8
 800fba2:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800fba4:	4b24      	ldr	r3, [pc, #144]	@ (800fc38 <USBD_LL_Init+0xb8>)
 800fba6:	2202      	movs	r2, #2
 800fba8:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800fbaa:	4b23      	ldr	r3, [pc, #140]	@ (800fc38 <USBD_LL_Init+0xb8>)
 800fbac:	2202      	movs	r2, #2
 800fbae:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800fbb0:	4b21      	ldr	r3, [pc, #132]	@ (800fc38 <USBD_LL_Init+0xb8>)
 800fbb2:	2200      	movs	r2, #0
 800fbb4:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800fbb6:	4b20      	ldr	r3, [pc, #128]	@ (800fc38 <USBD_LL_Init+0xb8>)
 800fbb8:	2200      	movs	r2, #0
 800fbba:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800fbbc:	4b1e      	ldr	r3, [pc, #120]	@ (800fc38 <USBD_LL_Init+0xb8>)
 800fbbe:	2200      	movs	r2, #0
 800fbc0:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800fbc2:	4b1d      	ldr	r3, [pc, #116]	@ (800fc38 <USBD_LL_Init+0xb8>)
 800fbc4:	2200      	movs	r2, #0
 800fbc6:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800fbc8:	481b      	ldr	r0, [pc, #108]	@ (800fc38 <USBD_LL_Init+0xb8>)
 800fbca:	f7f7 feac 	bl	8007926 <HAL_PCD_Init>
 800fbce:	4603      	mov	r3, r0
 800fbd0:	2b00      	cmp	r3, #0
 800fbd2:	d001      	beq.n	800fbd8 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 800fbd4:	f7f2 fd9a 	bl	800270c <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800fbd8:	687b      	ldr	r3, [r7, #4]
 800fbda:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800fbde:	2318      	movs	r3, #24
 800fbe0:	2200      	movs	r2, #0
 800fbe2:	2100      	movs	r1, #0
 800fbe4:	f7f9 fb33 	bl	800924e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800fbe8:	687b      	ldr	r3, [r7, #4]
 800fbea:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800fbee:	2358      	movs	r3, #88	@ 0x58
 800fbf0:	2200      	movs	r2, #0
 800fbf2:	2180      	movs	r1, #128	@ 0x80
 800fbf4:	f7f9 fb2b 	bl	800924e <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800fbf8:	687b      	ldr	r3, [r7, #4]
 800fbfa:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800fbfe:	23c0      	movs	r3, #192	@ 0xc0
 800fc00:	2200      	movs	r2, #0
 800fc02:	2181      	movs	r1, #129	@ 0x81
 800fc04:	f7f9 fb23 	bl	800924e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800fc08:	687b      	ldr	r3, [r7, #4]
 800fc0a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800fc0e:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800fc12:	2200      	movs	r2, #0
 800fc14:	2101      	movs	r1, #1
 800fc16:	f7f9 fb1a 	bl	800924e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800fc1a:	687b      	ldr	r3, [r7, #4]
 800fc1c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800fc20:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800fc24:	2200      	movs	r2, #0
 800fc26:	2182      	movs	r1, #130	@ 0x82
 800fc28:	f7f9 fb11 	bl	800924e <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800fc2c:	2300      	movs	r3, #0
}
 800fc2e:	4618      	mov	r0, r3
 800fc30:	3708      	adds	r7, #8
 800fc32:	46bd      	mov	sp, r7
 800fc34:	bd80      	pop	{r7, pc}
 800fc36:	bf00      	nop
 800fc38:	200031fc 	.word	0x200031fc
 800fc3c:	40005c00 	.word	0x40005c00

0800fc40 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800fc40:	b580      	push	{r7, lr}
 800fc42:	b084      	sub	sp, #16
 800fc44:	af00      	add	r7, sp, #0
 800fc46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fc48:	2300      	movs	r3, #0
 800fc4a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fc4c:	2300      	movs	r3, #0
 800fc4e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800fc50:	687b      	ldr	r3, [r7, #4]
 800fc52:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800fc56:	4618      	mov	r0, r3
 800fc58:	f7f7 ff33 	bl	8007ac2 <HAL_PCD_Start>
 800fc5c:	4603      	mov	r3, r0
 800fc5e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fc60:	7bfb      	ldrb	r3, [r7, #15]
 800fc62:	4618      	mov	r0, r3
 800fc64:	f000 f97e 	bl	800ff64 <USBD_Get_USB_Status>
 800fc68:	4603      	mov	r3, r0
 800fc6a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fc6c:	7bbb      	ldrb	r3, [r7, #14]
}
 800fc6e:	4618      	mov	r0, r3
 800fc70:	3710      	adds	r7, #16
 800fc72:	46bd      	mov	sp, r7
 800fc74:	bd80      	pop	{r7, pc}

0800fc76 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800fc76:	b580      	push	{r7, lr}
 800fc78:	b084      	sub	sp, #16
 800fc7a:	af00      	add	r7, sp, #0
 800fc7c:	6078      	str	r0, [r7, #4]
 800fc7e:	4608      	mov	r0, r1
 800fc80:	4611      	mov	r1, r2
 800fc82:	461a      	mov	r2, r3
 800fc84:	4603      	mov	r3, r0
 800fc86:	70fb      	strb	r3, [r7, #3]
 800fc88:	460b      	mov	r3, r1
 800fc8a:	70bb      	strb	r3, [r7, #2]
 800fc8c:	4613      	mov	r3, r2
 800fc8e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fc90:	2300      	movs	r3, #0
 800fc92:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fc94:	2300      	movs	r3, #0
 800fc96:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800fc98:	687b      	ldr	r3, [r7, #4]
 800fc9a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800fc9e:	78bb      	ldrb	r3, [r7, #2]
 800fca0:	883a      	ldrh	r2, [r7, #0]
 800fca2:	78f9      	ldrb	r1, [r7, #3]
 800fca4:	f7f8 f87a 	bl	8007d9c <HAL_PCD_EP_Open>
 800fca8:	4603      	mov	r3, r0
 800fcaa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fcac:	7bfb      	ldrb	r3, [r7, #15]
 800fcae:	4618      	mov	r0, r3
 800fcb0:	f000 f958 	bl	800ff64 <USBD_Get_USB_Status>
 800fcb4:	4603      	mov	r3, r0
 800fcb6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fcb8:	7bbb      	ldrb	r3, [r7, #14]
}
 800fcba:	4618      	mov	r0, r3
 800fcbc:	3710      	adds	r7, #16
 800fcbe:	46bd      	mov	sp, r7
 800fcc0:	bd80      	pop	{r7, pc}

0800fcc2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800fcc2:	b580      	push	{r7, lr}
 800fcc4:	b084      	sub	sp, #16
 800fcc6:	af00      	add	r7, sp, #0
 800fcc8:	6078      	str	r0, [r7, #4]
 800fcca:	460b      	mov	r3, r1
 800fccc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fcce:	2300      	movs	r3, #0
 800fcd0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fcd2:	2300      	movs	r3, #0
 800fcd4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800fcd6:	687b      	ldr	r3, [r7, #4]
 800fcd8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800fcdc:	78fa      	ldrb	r2, [r7, #3]
 800fcde:	4611      	mov	r1, r2
 800fce0:	4618      	mov	r0, r3
 800fce2:	f7f8 f8ba 	bl	8007e5a <HAL_PCD_EP_Close>
 800fce6:	4603      	mov	r3, r0
 800fce8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fcea:	7bfb      	ldrb	r3, [r7, #15]
 800fcec:	4618      	mov	r0, r3
 800fcee:	f000 f939 	bl	800ff64 <USBD_Get_USB_Status>
 800fcf2:	4603      	mov	r3, r0
 800fcf4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fcf6:	7bbb      	ldrb	r3, [r7, #14]
}
 800fcf8:	4618      	mov	r0, r3
 800fcfa:	3710      	adds	r7, #16
 800fcfc:	46bd      	mov	sp, r7
 800fcfe:	bd80      	pop	{r7, pc}

0800fd00 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800fd00:	b580      	push	{r7, lr}
 800fd02:	b084      	sub	sp, #16
 800fd04:	af00      	add	r7, sp, #0
 800fd06:	6078      	str	r0, [r7, #4]
 800fd08:	460b      	mov	r3, r1
 800fd0a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fd0c:	2300      	movs	r3, #0
 800fd0e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fd10:	2300      	movs	r3, #0
 800fd12:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800fd14:	687b      	ldr	r3, [r7, #4]
 800fd16:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800fd1a:	78fa      	ldrb	r2, [r7, #3]
 800fd1c:	4611      	mov	r1, r2
 800fd1e:	4618      	mov	r0, r3
 800fd20:	f7f8 f963 	bl	8007fea <HAL_PCD_EP_SetStall>
 800fd24:	4603      	mov	r3, r0
 800fd26:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fd28:	7bfb      	ldrb	r3, [r7, #15]
 800fd2a:	4618      	mov	r0, r3
 800fd2c:	f000 f91a 	bl	800ff64 <USBD_Get_USB_Status>
 800fd30:	4603      	mov	r3, r0
 800fd32:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fd34:	7bbb      	ldrb	r3, [r7, #14]
}
 800fd36:	4618      	mov	r0, r3
 800fd38:	3710      	adds	r7, #16
 800fd3a:	46bd      	mov	sp, r7
 800fd3c:	bd80      	pop	{r7, pc}

0800fd3e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800fd3e:	b580      	push	{r7, lr}
 800fd40:	b084      	sub	sp, #16
 800fd42:	af00      	add	r7, sp, #0
 800fd44:	6078      	str	r0, [r7, #4]
 800fd46:	460b      	mov	r3, r1
 800fd48:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fd4a:	2300      	movs	r3, #0
 800fd4c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fd4e:	2300      	movs	r3, #0
 800fd50:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800fd52:	687b      	ldr	r3, [r7, #4]
 800fd54:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800fd58:	78fa      	ldrb	r2, [r7, #3]
 800fd5a:	4611      	mov	r1, r2
 800fd5c:	4618      	mov	r0, r3
 800fd5e:	f7f8 f996 	bl	800808e <HAL_PCD_EP_ClrStall>
 800fd62:	4603      	mov	r3, r0
 800fd64:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fd66:	7bfb      	ldrb	r3, [r7, #15]
 800fd68:	4618      	mov	r0, r3
 800fd6a:	f000 f8fb 	bl	800ff64 <USBD_Get_USB_Status>
 800fd6e:	4603      	mov	r3, r0
 800fd70:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fd72:	7bbb      	ldrb	r3, [r7, #14]
}
 800fd74:	4618      	mov	r0, r3
 800fd76:	3710      	adds	r7, #16
 800fd78:	46bd      	mov	sp, r7
 800fd7a:	bd80      	pop	{r7, pc}

0800fd7c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800fd7c:	b480      	push	{r7}
 800fd7e:	b085      	sub	sp, #20
 800fd80:	af00      	add	r7, sp, #0
 800fd82:	6078      	str	r0, [r7, #4]
 800fd84:	460b      	mov	r3, r1
 800fd86:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800fd88:	687b      	ldr	r3, [r7, #4]
 800fd8a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800fd8e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800fd90:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800fd94:	2b00      	cmp	r3, #0
 800fd96:	da0b      	bge.n	800fdb0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800fd98:	78fb      	ldrb	r3, [r7, #3]
 800fd9a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800fd9e:	68f9      	ldr	r1, [r7, #12]
 800fda0:	4613      	mov	r3, r2
 800fda2:	009b      	lsls	r3, r3, #2
 800fda4:	4413      	add	r3, r2
 800fda6:	00db      	lsls	r3, r3, #3
 800fda8:	440b      	add	r3, r1
 800fdaa:	3312      	adds	r3, #18
 800fdac:	781b      	ldrb	r3, [r3, #0]
 800fdae:	e00b      	b.n	800fdc8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800fdb0:	78fb      	ldrb	r3, [r7, #3]
 800fdb2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800fdb6:	68f9      	ldr	r1, [r7, #12]
 800fdb8:	4613      	mov	r3, r2
 800fdba:	009b      	lsls	r3, r3, #2
 800fdbc:	4413      	add	r3, r2
 800fdbe:	00db      	lsls	r3, r3, #3
 800fdc0:	440b      	add	r3, r1
 800fdc2:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800fdc6:	781b      	ldrb	r3, [r3, #0]
  }
}
 800fdc8:	4618      	mov	r0, r3
 800fdca:	3714      	adds	r7, #20
 800fdcc:	46bd      	mov	sp, r7
 800fdce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdd2:	4770      	bx	lr

0800fdd4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800fdd4:	b580      	push	{r7, lr}
 800fdd6:	b084      	sub	sp, #16
 800fdd8:	af00      	add	r7, sp, #0
 800fdda:	6078      	str	r0, [r7, #4]
 800fddc:	460b      	mov	r3, r1
 800fdde:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fde0:	2300      	movs	r3, #0
 800fde2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fde4:	2300      	movs	r3, #0
 800fde6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800fdee:	78fa      	ldrb	r2, [r7, #3]
 800fdf0:	4611      	mov	r1, r2
 800fdf2:	4618      	mov	r0, r3
 800fdf4:	f7f7 ffae 	bl	8007d54 <HAL_PCD_SetAddress>
 800fdf8:	4603      	mov	r3, r0
 800fdfa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fdfc:	7bfb      	ldrb	r3, [r7, #15]
 800fdfe:	4618      	mov	r0, r3
 800fe00:	f000 f8b0 	bl	800ff64 <USBD_Get_USB_Status>
 800fe04:	4603      	mov	r3, r0
 800fe06:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fe08:	7bbb      	ldrb	r3, [r7, #14]
}
 800fe0a:	4618      	mov	r0, r3
 800fe0c:	3710      	adds	r7, #16
 800fe0e:	46bd      	mov	sp, r7
 800fe10:	bd80      	pop	{r7, pc}

0800fe12 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800fe12:	b580      	push	{r7, lr}
 800fe14:	b086      	sub	sp, #24
 800fe16:	af00      	add	r7, sp, #0
 800fe18:	60f8      	str	r0, [r7, #12]
 800fe1a:	607a      	str	r2, [r7, #4]
 800fe1c:	603b      	str	r3, [r7, #0]
 800fe1e:	460b      	mov	r3, r1
 800fe20:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fe22:	2300      	movs	r3, #0
 800fe24:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fe26:	2300      	movs	r3, #0
 800fe28:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800fe2a:	68fb      	ldr	r3, [r7, #12]
 800fe2c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800fe30:	7af9      	ldrb	r1, [r7, #11]
 800fe32:	683b      	ldr	r3, [r7, #0]
 800fe34:	687a      	ldr	r2, [r7, #4]
 800fe36:	f7f8 f8a1 	bl	8007f7c <HAL_PCD_EP_Transmit>
 800fe3a:	4603      	mov	r3, r0
 800fe3c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fe3e:	7dfb      	ldrb	r3, [r7, #23]
 800fe40:	4618      	mov	r0, r3
 800fe42:	f000 f88f 	bl	800ff64 <USBD_Get_USB_Status>
 800fe46:	4603      	mov	r3, r0
 800fe48:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800fe4a:	7dbb      	ldrb	r3, [r7, #22]
}
 800fe4c:	4618      	mov	r0, r3
 800fe4e:	3718      	adds	r7, #24
 800fe50:	46bd      	mov	sp, r7
 800fe52:	bd80      	pop	{r7, pc}

0800fe54 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800fe54:	b580      	push	{r7, lr}
 800fe56:	b086      	sub	sp, #24
 800fe58:	af00      	add	r7, sp, #0
 800fe5a:	60f8      	str	r0, [r7, #12]
 800fe5c:	607a      	str	r2, [r7, #4]
 800fe5e:	603b      	str	r3, [r7, #0]
 800fe60:	460b      	mov	r3, r1
 800fe62:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fe64:	2300      	movs	r3, #0
 800fe66:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fe68:	2300      	movs	r3, #0
 800fe6a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800fe6c:	68fb      	ldr	r3, [r7, #12]
 800fe6e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800fe72:	7af9      	ldrb	r1, [r7, #11]
 800fe74:	683b      	ldr	r3, [r7, #0]
 800fe76:	687a      	ldr	r2, [r7, #4]
 800fe78:	f7f8 f837 	bl	8007eea <HAL_PCD_EP_Receive>
 800fe7c:	4603      	mov	r3, r0
 800fe7e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fe80:	7dfb      	ldrb	r3, [r7, #23]
 800fe82:	4618      	mov	r0, r3
 800fe84:	f000 f86e 	bl	800ff64 <USBD_Get_USB_Status>
 800fe88:	4603      	mov	r3, r0
 800fe8a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800fe8c:	7dbb      	ldrb	r3, [r7, #22]
}
 800fe8e:	4618      	mov	r0, r3
 800fe90:	3718      	adds	r7, #24
 800fe92:	46bd      	mov	sp, r7
 800fe94:	bd80      	pop	{r7, pc}

0800fe96 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800fe96:	b580      	push	{r7, lr}
 800fe98:	b082      	sub	sp, #8
 800fe9a:	af00      	add	r7, sp, #0
 800fe9c:	6078      	str	r0, [r7, #4]
 800fe9e:	460b      	mov	r3, r1
 800fea0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800fea2:	687b      	ldr	r3, [r7, #4]
 800fea4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800fea8:	78fa      	ldrb	r2, [r7, #3]
 800feaa:	4611      	mov	r1, r2
 800feac:	4618      	mov	r0, r3
 800feae:	f7f8 f84d 	bl	8007f4c <HAL_PCD_EP_GetRxCount>
 800feb2:	4603      	mov	r3, r0
}
 800feb4:	4618      	mov	r0, r3
 800feb6:	3708      	adds	r7, #8
 800feb8:	46bd      	mov	sp, r7
 800feba:	bd80      	pop	{r7, pc}

0800febc <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800febc:	b580      	push	{r7, lr}
 800febe:	b082      	sub	sp, #8
 800fec0:	af00      	add	r7, sp, #0
 800fec2:	6078      	str	r0, [r7, #4]
 800fec4:	460b      	mov	r3, r1
 800fec6:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800fec8:	78fb      	ldrb	r3, [r7, #3]
 800feca:	2b00      	cmp	r3, #0
 800fecc:	d002      	beq.n	800fed4 <HAL_PCDEx_LPM_Callback+0x18>
 800fece:	2b01      	cmp	r3, #1
 800fed0:	d013      	beq.n	800fefa <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800fed2:	e023      	b.n	800ff1c <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800fed4:	687b      	ldr	r3, [r7, #4]
 800fed6:	7a5b      	ldrb	r3, [r3, #9]
 800fed8:	2b00      	cmp	r3, #0
 800feda:	d007      	beq.n	800feec <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800fedc:	f000 f83c 	bl	800ff58 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800fee0:	4b10      	ldr	r3, [pc, #64]	@ (800ff24 <HAL_PCDEx_LPM_Callback+0x68>)
 800fee2:	691b      	ldr	r3, [r3, #16]
 800fee4:	4a0f      	ldr	r2, [pc, #60]	@ (800ff24 <HAL_PCDEx_LPM_Callback+0x68>)
 800fee6:	f023 0306 	bic.w	r3, r3, #6
 800feea:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800feec:	687b      	ldr	r3, [r7, #4]
 800feee:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800fef2:	4618      	mov	r0, r3
 800fef4:	f7fe fc3e 	bl	800e774 <USBD_LL_Resume>
    break;
 800fef8:	e010      	b.n	800ff1c <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800fefa:	687b      	ldr	r3, [r7, #4]
 800fefc:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800ff00:	4618      	mov	r0, r3
 800ff02:	f7fe fc21 	bl	800e748 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800ff06:	687b      	ldr	r3, [r7, #4]
 800ff08:	7a5b      	ldrb	r3, [r3, #9]
 800ff0a:	2b00      	cmp	r3, #0
 800ff0c:	d005      	beq.n	800ff1a <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ff0e:	4b05      	ldr	r3, [pc, #20]	@ (800ff24 <HAL_PCDEx_LPM_Callback+0x68>)
 800ff10:	691b      	ldr	r3, [r3, #16]
 800ff12:	4a04      	ldr	r2, [pc, #16]	@ (800ff24 <HAL_PCDEx_LPM_Callback+0x68>)
 800ff14:	f043 0306 	orr.w	r3, r3, #6
 800ff18:	6113      	str	r3, [r2, #16]
    break;
 800ff1a:	bf00      	nop
}
 800ff1c:	bf00      	nop
 800ff1e:	3708      	adds	r7, #8
 800ff20:	46bd      	mov	sp, r7
 800ff22:	bd80      	pop	{r7, pc}
 800ff24:	e000ed00 	.word	0xe000ed00

0800ff28 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800ff28:	b480      	push	{r7}
 800ff2a:	b083      	sub	sp, #12
 800ff2c:	af00      	add	r7, sp, #0
 800ff2e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800ff30:	4b03      	ldr	r3, [pc, #12]	@ (800ff40 <USBD_static_malloc+0x18>)
}
 800ff32:	4618      	mov	r0, r3
 800ff34:	370c      	adds	r7, #12
 800ff36:	46bd      	mov	sp, r7
 800ff38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff3c:	4770      	bx	lr
 800ff3e:	bf00      	nop
 800ff40:	200034d8 	.word	0x200034d8

0800ff44 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800ff44:	b480      	push	{r7}
 800ff46:	b083      	sub	sp, #12
 800ff48:	af00      	add	r7, sp, #0
 800ff4a:	6078      	str	r0, [r7, #4]

}
 800ff4c:	bf00      	nop
 800ff4e:	370c      	adds	r7, #12
 800ff50:	46bd      	mov	sp, r7
 800ff52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff56:	4770      	bx	lr

0800ff58 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800ff58:	b580      	push	{r7, lr}
 800ff5a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800ff5c:	f7f2 f932 	bl	80021c4 <SystemClock_Config>
}
 800ff60:	bf00      	nop
 800ff62:	bd80      	pop	{r7, pc}

0800ff64 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ff64:	b480      	push	{r7}
 800ff66:	b085      	sub	sp, #20
 800ff68:	af00      	add	r7, sp, #0
 800ff6a:	4603      	mov	r3, r0
 800ff6c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ff6e:	2300      	movs	r3, #0
 800ff70:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ff72:	79fb      	ldrb	r3, [r7, #7]
 800ff74:	2b03      	cmp	r3, #3
 800ff76:	d817      	bhi.n	800ffa8 <USBD_Get_USB_Status+0x44>
 800ff78:	a201      	add	r2, pc, #4	@ (adr r2, 800ff80 <USBD_Get_USB_Status+0x1c>)
 800ff7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff7e:	bf00      	nop
 800ff80:	0800ff91 	.word	0x0800ff91
 800ff84:	0800ff97 	.word	0x0800ff97
 800ff88:	0800ff9d 	.word	0x0800ff9d
 800ff8c:	0800ffa3 	.word	0x0800ffa3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ff90:	2300      	movs	r3, #0
 800ff92:	73fb      	strb	r3, [r7, #15]
    break;
 800ff94:	e00b      	b.n	800ffae <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ff96:	2303      	movs	r3, #3
 800ff98:	73fb      	strb	r3, [r7, #15]
    break;
 800ff9a:	e008      	b.n	800ffae <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ff9c:	2301      	movs	r3, #1
 800ff9e:	73fb      	strb	r3, [r7, #15]
    break;
 800ffa0:	e005      	b.n	800ffae <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ffa2:	2303      	movs	r3, #3
 800ffa4:	73fb      	strb	r3, [r7, #15]
    break;
 800ffa6:	e002      	b.n	800ffae <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800ffa8:	2303      	movs	r3, #3
 800ffaa:	73fb      	strb	r3, [r7, #15]
    break;
 800ffac:	bf00      	nop
  }
  return usb_status;
 800ffae:	7bfb      	ldrb	r3, [r7, #15]
}
 800ffb0:	4618      	mov	r0, r3
 800ffb2:	3714      	adds	r7, #20
 800ffb4:	46bd      	mov	sp, r7
 800ffb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffba:	4770      	bx	lr

0800ffbc <__cvt>:
 800ffbc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ffc0:	ec57 6b10 	vmov	r6, r7, d0
 800ffc4:	2f00      	cmp	r7, #0
 800ffc6:	460c      	mov	r4, r1
 800ffc8:	4619      	mov	r1, r3
 800ffca:	463b      	mov	r3, r7
 800ffcc:	bfbb      	ittet	lt
 800ffce:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800ffd2:	461f      	movlt	r7, r3
 800ffd4:	2300      	movge	r3, #0
 800ffd6:	232d      	movlt	r3, #45	@ 0x2d
 800ffd8:	700b      	strb	r3, [r1, #0]
 800ffda:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ffdc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800ffe0:	4691      	mov	r9, r2
 800ffe2:	f023 0820 	bic.w	r8, r3, #32
 800ffe6:	bfbc      	itt	lt
 800ffe8:	4632      	movlt	r2, r6
 800ffea:	4616      	movlt	r6, r2
 800ffec:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800fff0:	d005      	beq.n	800fffe <__cvt+0x42>
 800fff2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800fff6:	d100      	bne.n	800fffa <__cvt+0x3e>
 800fff8:	3401      	adds	r4, #1
 800fffa:	2102      	movs	r1, #2
 800fffc:	e000      	b.n	8010000 <__cvt+0x44>
 800fffe:	2103      	movs	r1, #3
 8010000:	ab03      	add	r3, sp, #12
 8010002:	9301      	str	r3, [sp, #4]
 8010004:	ab02      	add	r3, sp, #8
 8010006:	9300      	str	r3, [sp, #0]
 8010008:	ec47 6b10 	vmov	d0, r6, r7
 801000c:	4653      	mov	r3, sl
 801000e:	4622      	mov	r2, r4
 8010010:	f000 feba 	bl	8010d88 <_dtoa_r>
 8010014:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8010018:	4605      	mov	r5, r0
 801001a:	d119      	bne.n	8010050 <__cvt+0x94>
 801001c:	f019 0f01 	tst.w	r9, #1
 8010020:	d00e      	beq.n	8010040 <__cvt+0x84>
 8010022:	eb00 0904 	add.w	r9, r0, r4
 8010026:	2200      	movs	r2, #0
 8010028:	2300      	movs	r3, #0
 801002a:	4630      	mov	r0, r6
 801002c:	4639      	mov	r1, r7
 801002e:	f7f0 fd73 	bl	8000b18 <__aeabi_dcmpeq>
 8010032:	b108      	cbz	r0, 8010038 <__cvt+0x7c>
 8010034:	f8cd 900c 	str.w	r9, [sp, #12]
 8010038:	2230      	movs	r2, #48	@ 0x30
 801003a:	9b03      	ldr	r3, [sp, #12]
 801003c:	454b      	cmp	r3, r9
 801003e:	d31e      	bcc.n	801007e <__cvt+0xc2>
 8010040:	9b03      	ldr	r3, [sp, #12]
 8010042:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010044:	1b5b      	subs	r3, r3, r5
 8010046:	4628      	mov	r0, r5
 8010048:	6013      	str	r3, [r2, #0]
 801004a:	b004      	add	sp, #16
 801004c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010050:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8010054:	eb00 0904 	add.w	r9, r0, r4
 8010058:	d1e5      	bne.n	8010026 <__cvt+0x6a>
 801005a:	7803      	ldrb	r3, [r0, #0]
 801005c:	2b30      	cmp	r3, #48	@ 0x30
 801005e:	d10a      	bne.n	8010076 <__cvt+0xba>
 8010060:	2200      	movs	r2, #0
 8010062:	2300      	movs	r3, #0
 8010064:	4630      	mov	r0, r6
 8010066:	4639      	mov	r1, r7
 8010068:	f7f0 fd56 	bl	8000b18 <__aeabi_dcmpeq>
 801006c:	b918      	cbnz	r0, 8010076 <__cvt+0xba>
 801006e:	f1c4 0401 	rsb	r4, r4, #1
 8010072:	f8ca 4000 	str.w	r4, [sl]
 8010076:	f8da 3000 	ldr.w	r3, [sl]
 801007a:	4499      	add	r9, r3
 801007c:	e7d3      	b.n	8010026 <__cvt+0x6a>
 801007e:	1c59      	adds	r1, r3, #1
 8010080:	9103      	str	r1, [sp, #12]
 8010082:	701a      	strb	r2, [r3, #0]
 8010084:	e7d9      	b.n	801003a <__cvt+0x7e>

08010086 <__exponent>:
 8010086:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010088:	2900      	cmp	r1, #0
 801008a:	bfba      	itte	lt
 801008c:	4249      	neglt	r1, r1
 801008e:	232d      	movlt	r3, #45	@ 0x2d
 8010090:	232b      	movge	r3, #43	@ 0x2b
 8010092:	2909      	cmp	r1, #9
 8010094:	7002      	strb	r2, [r0, #0]
 8010096:	7043      	strb	r3, [r0, #1]
 8010098:	dd29      	ble.n	80100ee <__exponent+0x68>
 801009a:	f10d 0307 	add.w	r3, sp, #7
 801009e:	461d      	mov	r5, r3
 80100a0:	270a      	movs	r7, #10
 80100a2:	461a      	mov	r2, r3
 80100a4:	fbb1 f6f7 	udiv	r6, r1, r7
 80100a8:	fb07 1416 	mls	r4, r7, r6, r1
 80100ac:	3430      	adds	r4, #48	@ 0x30
 80100ae:	f802 4c01 	strb.w	r4, [r2, #-1]
 80100b2:	460c      	mov	r4, r1
 80100b4:	2c63      	cmp	r4, #99	@ 0x63
 80100b6:	f103 33ff 	add.w	r3, r3, #4294967295
 80100ba:	4631      	mov	r1, r6
 80100bc:	dcf1      	bgt.n	80100a2 <__exponent+0x1c>
 80100be:	3130      	adds	r1, #48	@ 0x30
 80100c0:	1e94      	subs	r4, r2, #2
 80100c2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80100c6:	1c41      	adds	r1, r0, #1
 80100c8:	4623      	mov	r3, r4
 80100ca:	42ab      	cmp	r3, r5
 80100cc:	d30a      	bcc.n	80100e4 <__exponent+0x5e>
 80100ce:	f10d 0309 	add.w	r3, sp, #9
 80100d2:	1a9b      	subs	r3, r3, r2
 80100d4:	42ac      	cmp	r4, r5
 80100d6:	bf88      	it	hi
 80100d8:	2300      	movhi	r3, #0
 80100da:	3302      	adds	r3, #2
 80100dc:	4403      	add	r3, r0
 80100de:	1a18      	subs	r0, r3, r0
 80100e0:	b003      	add	sp, #12
 80100e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80100e4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80100e8:	f801 6f01 	strb.w	r6, [r1, #1]!
 80100ec:	e7ed      	b.n	80100ca <__exponent+0x44>
 80100ee:	2330      	movs	r3, #48	@ 0x30
 80100f0:	3130      	adds	r1, #48	@ 0x30
 80100f2:	7083      	strb	r3, [r0, #2]
 80100f4:	70c1      	strb	r1, [r0, #3]
 80100f6:	1d03      	adds	r3, r0, #4
 80100f8:	e7f1      	b.n	80100de <__exponent+0x58>
	...

080100fc <_printf_float>:
 80100fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010100:	b08d      	sub	sp, #52	@ 0x34
 8010102:	460c      	mov	r4, r1
 8010104:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8010108:	4616      	mov	r6, r2
 801010a:	461f      	mov	r7, r3
 801010c:	4605      	mov	r5, r0
 801010e:	f000 fd2b 	bl	8010b68 <_localeconv_r>
 8010112:	6803      	ldr	r3, [r0, #0]
 8010114:	9304      	str	r3, [sp, #16]
 8010116:	4618      	mov	r0, r3
 8010118:	f7f0 f8d2 	bl	80002c0 <strlen>
 801011c:	2300      	movs	r3, #0
 801011e:	930a      	str	r3, [sp, #40]	@ 0x28
 8010120:	f8d8 3000 	ldr.w	r3, [r8]
 8010124:	9005      	str	r0, [sp, #20]
 8010126:	3307      	adds	r3, #7
 8010128:	f023 0307 	bic.w	r3, r3, #7
 801012c:	f103 0208 	add.w	r2, r3, #8
 8010130:	f894 a018 	ldrb.w	sl, [r4, #24]
 8010134:	f8d4 b000 	ldr.w	fp, [r4]
 8010138:	f8c8 2000 	str.w	r2, [r8]
 801013c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010140:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8010144:	9307      	str	r3, [sp, #28]
 8010146:	f8cd 8018 	str.w	r8, [sp, #24]
 801014a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801014e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010152:	4b9c      	ldr	r3, [pc, #624]	@ (80103c4 <_printf_float+0x2c8>)
 8010154:	f04f 32ff 	mov.w	r2, #4294967295
 8010158:	f7f0 fd10 	bl	8000b7c <__aeabi_dcmpun>
 801015c:	bb70      	cbnz	r0, 80101bc <_printf_float+0xc0>
 801015e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010162:	4b98      	ldr	r3, [pc, #608]	@ (80103c4 <_printf_float+0x2c8>)
 8010164:	f04f 32ff 	mov.w	r2, #4294967295
 8010168:	f7f0 fcea 	bl	8000b40 <__aeabi_dcmple>
 801016c:	bb30      	cbnz	r0, 80101bc <_printf_float+0xc0>
 801016e:	2200      	movs	r2, #0
 8010170:	2300      	movs	r3, #0
 8010172:	4640      	mov	r0, r8
 8010174:	4649      	mov	r1, r9
 8010176:	f7f0 fcd9 	bl	8000b2c <__aeabi_dcmplt>
 801017a:	b110      	cbz	r0, 8010182 <_printf_float+0x86>
 801017c:	232d      	movs	r3, #45	@ 0x2d
 801017e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010182:	4a91      	ldr	r2, [pc, #580]	@ (80103c8 <_printf_float+0x2cc>)
 8010184:	4b91      	ldr	r3, [pc, #580]	@ (80103cc <_printf_float+0x2d0>)
 8010186:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801018a:	bf8c      	ite	hi
 801018c:	4690      	movhi	r8, r2
 801018e:	4698      	movls	r8, r3
 8010190:	2303      	movs	r3, #3
 8010192:	6123      	str	r3, [r4, #16]
 8010194:	f02b 0304 	bic.w	r3, fp, #4
 8010198:	6023      	str	r3, [r4, #0]
 801019a:	f04f 0900 	mov.w	r9, #0
 801019e:	9700      	str	r7, [sp, #0]
 80101a0:	4633      	mov	r3, r6
 80101a2:	aa0b      	add	r2, sp, #44	@ 0x2c
 80101a4:	4621      	mov	r1, r4
 80101a6:	4628      	mov	r0, r5
 80101a8:	f000 f9d2 	bl	8010550 <_printf_common>
 80101ac:	3001      	adds	r0, #1
 80101ae:	f040 808d 	bne.w	80102cc <_printf_float+0x1d0>
 80101b2:	f04f 30ff 	mov.w	r0, #4294967295
 80101b6:	b00d      	add	sp, #52	@ 0x34
 80101b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80101bc:	4642      	mov	r2, r8
 80101be:	464b      	mov	r3, r9
 80101c0:	4640      	mov	r0, r8
 80101c2:	4649      	mov	r1, r9
 80101c4:	f7f0 fcda 	bl	8000b7c <__aeabi_dcmpun>
 80101c8:	b140      	cbz	r0, 80101dc <_printf_float+0xe0>
 80101ca:	464b      	mov	r3, r9
 80101cc:	2b00      	cmp	r3, #0
 80101ce:	bfbc      	itt	lt
 80101d0:	232d      	movlt	r3, #45	@ 0x2d
 80101d2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80101d6:	4a7e      	ldr	r2, [pc, #504]	@ (80103d0 <_printf_float+0x2d4>)
 80101d8:	4b7e      	ldr	r3, [pc, #504]	@ (80103d4 <_printf_float+0x2d8>)
 80101da:	e7d4      	b.n	8010186 <_printf_float+0x8a>
 80101dc:	6863      	ldr	r3, [r4, #4]
 80101de:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80101e2:	9206      	str	r2, [sp, #24]
 80101e4:	1c5a      	adds	r2, r3, #1
 80101e6:	d13b      	bne.n	8010260 <_printf_float+0x164>
 80101e8:	2306      	movs	r3, #6
 80101ea:	6063      	str	r3, [r4, #4]
 80101ec:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80101f0:	2300      	movs	r3, #0
 80101f2:	6022      	str	r2, [r4, #0]
 80101f4:	9303      	str	r3, [sp, #12]
 80101f6:	ab0a      	add	r3, sp, #40	@ 0x28
 80101f8:	e9cd a301 	strd	sl, r3, [sp, #4]
 80101fc:	ab09      	add	r3, sp, #36	@ 0x24
 80101fe:	9300      	str	r3, [sp, #0]
 8010200:	6861      	ldr	r1, [r4, #4]
 8010202:	ec49 8b10 	vmov	d0, r8, r9
 8010206:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801020a:	4628      	mov	r0, r5
 801020c:	f7ff fed6 	bl	800ffbc <__cvt>
 8010210:	9b06      	ldr	r3, [sp, #24]
 8010212:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010214:	2b47      	cmp	r3, #71	@ 0x47
 8010216:	4680      	mov	r8, r0
 8010218:	d129      	bne.n	801026e <_printf_float+0x172>
 801021a:	1cc8      	adds	r0, r1, #3
 801021c:	db02      	blt.n	8010224 <_printf_float+0x128>
 801021e:	6863      	ldr	r3, [r4, #4]
 8010220:	4299      	cmp	r1, r3
 8010222:	dd41      	ble.n	80102a8 <_printf_float+0x1ac>
 8010224:	f1aa 0a02 	sub.w	sl, sl, #2
 8010228:	fa5f fa8a 	uxtb.w	sl, sl
 801022c:	3901      	subs	r1, #1
 801022e:	4652      	mov	r2, sl
 8010230:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8010234:	9109      	str	r1, [sp, #36]	@ 0x24
 8010236:	f7ff ff26 	bl	8010086 <__exponent>
 801023a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801023c:	1813      	adds	r3, r2, r0
 801023e:	2a01      	cmp	r2, #1
 8010240:	4681      	mov	r9, r0
 8010242:	6123      	str	r3, [r4, #16]
 8010244:	dc02      	bgt.n	801024c <_printf_float+0x150>
 8010246:	6822      	ldr	r2, [r4, #0]
 8010248:	07d2      	lsls	r2, r2, #31
 801024a:	d501      	bpl.n	8010250 <_printf_float+0x154>
 801024c:	3301      	adds	r3, #1
 801024e:	6123      	str	r3, [r4, #16]
 8010250:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8010254:	2b00      	cmp	r3, #0
 8010256:	d0a2      	beq.n	801019e <_printf_float+0xa2>
 8010258:	232d      	movs	r3, #45	@ 0x2d
 801025a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801025e:	e79e      	b.n	801019e <_printf_float+0xa2>
 8010260:	9a06      	ldr	r2, [sp, #24]
 8010262:	2a47      	cmp	r2, #71	@ 0x47
 8010264:	d1c2      	bne.n	80101ec <_printf_float+0xf0>
 8010266:	2b00      	cmp	r3, #0
 8010268:	d1c0      	bne.n	80101ec <_printf_float+0xf0>
 801026a:	2301      	movs	r3, #1
 801026c:	e7bd      	b.n	80101ea <_printf_float+0xee>
 801026e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8010272:	d9db      	bls.n	801022c <_printf_float+0x130>
 8010274:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8010278:	d118      	bne.n	80102ac <_printf_float+0x1b0>
 801027a:	2900      	cmp	r1, #0
 801027c:	6863      	ldr	r3, [r4, #4]
 801027e:	dd0b      	ble.n	8010298 <_printf_float+0x19c>
 8010280:	6121      	str	r1, [r4, #16]
 8010282:	b913      	cbnz	r3, 801028a <_printf_float+0x18e>
 8010284:	6822      	ldr	r2, [r4, #0]
 8010286:	07d0      	lsls	r0, r2, #31
 8010288:	d502      	bpl.n	8010290 <_printf_float+0x194>
 801028a:	3301      	adds	r3, #1
 801028c:	440b      	add	r3, r1
 801028e:	6123      	str	r3, [r4, #16]
 8010290:	65a1      	str	r1, [r4, #88]	@ 0x58
 8010292:	f04f 0900 	mov.w	r9, #0
 8010296:	e7db      	b.n	8010250 <_printf_float+0x154>
 8010298:	b913      	cbnz	r3, 80102a0 <_printf_float+0x1a4>
 801029a:	6822      	ldr	r2, [r4, #0]
 801029c:	07d2      	lsls	r2, r2, #31
 801029e:	d501      	bpl.n	80102a4 <_printf_float+0x1a8>
 80102a0:	3302      	adds	r3, #2
 80102a2:	e7f4      	b.n	801028e <_printf_float+0x192>
 80102a4:	2301      	movs	r3, #1
 80102a6:	e7f2      	b.n	801028e <_printf_float+0x192>
 80102a8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80102ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80102ae:	4299      	cmp	r1, r3
 80102b0:	db05      	blt.n	80102be <_printf_float+0x1c2>
 80102b2:	6823      	ldr	r3, [r4, #0]
 80102b4:	6121      	str	r1, [r4, #16]
 80102b6:	07d8      	lsls	r0, r3, #31
 80102b8:	d5ea      	bpl.n	8010290 <_printf_float+0x194>
 80102ba:	1c4b      	adds	r3, r1, #1
 80102bc:	e7e7      	b.n	801028e <_printf_float+0x192>
 80102be:	2900      	cmp	r1, #0
 80102c0:	bfd4      	ite	le
 80102c2:	f1c1 0202 	rsble	r2, r1, #2
 80102c6:	2201      	movgt	r2, #1
 80102c8:	4413      	add	r3, r2
 80102ca:	e7e0      	b.n	801028e <_printf_float+0x192>
 80102cc:	6823      	ldr	r3, [r4, #0]
 80102ce:	055a      	lsls	r2, r3, #21
 80102d0:	d407      	bmi.n	80102e2 <_printf_float+0x1e6>
 80102d2:	6923      	ldr	r3, [r4, #16]
 80102d4:	4642      	mov	r2, r8
 80102d6:	4631      	mov	r1, r6
 80102d8:	4628      	mov	r0, r5
 80102da:	47b8      	blx	r7
 80102dc:	3001      	adds	r0, #1
 80102de:	d12b      	bne.n	8010338 <_printf_float+0x23c>
 80102e0:	e767      	b.n	80101b2 <_printf_float+0xb6>
 80102e2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80102e6:	f240 80dd 	bls.w	80104a4 <_printf_float+0x3a8>
 80102ea:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80102ee:	2200      	movs	r2, #0
 80102f0:	2300      	movs	r3, #0
 80102f2:	f7f0 fc11 	bl	8000b18 <__aeabi_dcmpeq>
 80102f6:	2800      	cmp	r0, #0
 80102f8:	d033      	beq.n	8010362 <_printf_float+0x266>
 80102fa:	4a37      	ldr	r2, [pc, #220]	@ (80103d8 <_printf_float+0x2dc>)
 80102fc:	2301      	movs	r3, #1
 80102fe:	4631      	mov	r1, r6
 8010300:	4628      	mov	r0, r5
 8010302:	47b8      	blx	r7
 8010304:	3001      	adds	r0, #1
 8010306:	f43f af54 	beq.w	80101b2 <_printf_float+0xb6>
 801030a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801030e:	4543      	cmp	r3, r8
 8010310:	db02      	blt.n	8010318 <_printf_float+0x21c>
 8010312:	6823      	ldr	r3, [r4, #0]
 8010314:	07d8      	lsls	r0, r3, #31
 8010316:	d50f      	bpl.n	8010338 <_printf_float+0x23c>
 8010318:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801031c:	4631      	mov	r1, r6
 801031e:	4628      	mov	r0, r5
 8010320:	47b8      	blx	r7
 8010322:	3001      	adds	r0, #1
 8010324:	f43f af45 	beq.w	80101b2 <_printf_float+0xb6>
 8010328:	f04f 0900 	mov.w	r9, #0
 801032c:	f108 38ff 	add.w	r8, r8, #4294967295
 8010330:	f104 0a1a 	add.w	sl, r4, #26
 8010334:	45c8      	cmp	r8, r9
 8010336:	dc09      	bgt.n	801034c <_printf_float+0x250>
 8010338:	6823      	ldr	r3, [r4, #0]
 801033a:	079b      	lsls	r3, r3, #30
 801033c:	f100 8103 	bmi.w	8010546 <_printf_float+0x44a>
 8010340:	68e0      	ldr	r0, [r4, #12]
 8010342:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010344:	4298      	cmp	r0, r3
 8010346:	bfb8      	it	lt
 8010348:	4618      	movlt	r0, r3
 801034a:	e734      	b.n	80101b6 <_printf_float+0xba>
 801034c:	2301      	movs	r3, #1
 801034e:	4652      	mov	r2, sl
 8010350:	4631      	mov	r1, r6
 8010352:	4628      	mov	r0, r5
 8010354:	47b8      	blx	r7
 8010356:	3001      	adds	r0, #1
 8010358:	f43f af2b 	beq.w	80101b2 <_printf_float+0xb6>
 801035c:	f109 0901 	add.w	r9, r9, #1
 8010360:	e7e8      	b.n	8010334 <_printf_float+0x238>
 8010362:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010364:	2b00      	cmp	r3, #0
 8010366:	dc39      	bgt.n	80103dc <_printf_float+0x2e0>
 8010368:	4a1b      	ldr	r2, [pc, #108]	@ (80103d8 <_printf_float+0x2dc>)
 801036a:	2301      	movs	r3, #1
 801036c:	4631      	mov	r1, r6
 801036e:	4628      	mov	r0, r5
 8010370:	47b8      	blx	r7
 8010372:	3001      	adds	r0, #1
 8010374:	f43f af1d 	beq.w	80101b2 <_printf_float+0xb6>
 8010378:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 801037c:	ea59 0303 	orrs.w	r3, r9, r3
 8010380:	d102      	bne.n	8010388 <_printf_float+0x28c>
 8010382:	6823      	ldr	r3, [r4, #0]
 8010384:	07d9      	lsls	r1, r3, #31
 8010386:	d5d7      	bpl.n	8010338 <_printf_float+0x23c>
 8010388:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801038c:	4631      	mov	r1, r6
 801038e:	4628      	mov	r0, r5
 8010390:	47b8      	blx	r7
 8010392:	3001      	adds	r0, #1
 8010394:	f43f af0d 	beq.w	80101b2 <_printf_float+0xb6>
 8010398:	f04f 0a00 	mov.w	sl, #0
 801039c:	f104 0b1a 	add.w	fp, r4, #26
 80103a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80103a2:	425b      	negs	r3, r3
 80103a4:	4553      	cmp	r3, sl
 80103a6:	dc01      	bgt.n	80103ac <_printf_float+0x2b0>
 80103a8:	464b      	mov	r3, r9
 80103aa:	e793      	b.n	80102d4 <_printf_float+0x1d8>
 80103ac:	2301      	movs	r3, #1
 80103ae:	465a      	mov	r2, fp
 80103b0:	4631      	mov	r1, r6
 80103b2:	4628      	mov	r0, r5
 80103b4:	47b8      	blx	r7
 80103b6:	3001      	adds	r0, #1
 80103b8:	f43f aefb 	beq.w	80101b2 <_printf_float+0xb6>
 80103bc:	f10a 0a01 	add.w	sl, sl, #1
 80103c0:	e7ee      	b.n	80103a0 <_printf_float+0x2a4>
 80103c2:	bf00      	nop
 80103c4:	7fefffff 	.word	0x7fefffff
 80103c8:	08014994 	.word	0x08014994
 80103cc:	08014990 	.word	0x08014990
 80103d0:	0801499c 	.word	0x0801499c
 80103d4:	08014998 	.word	0x08014998
 80103d8:	080149a0 	.word	0x080149a0
 80103dc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80103de:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80103e2:	4553      	cmp	r3, sl
 80103e4:	bfa8      	it	ge
 80103e6:	4653      	movge	r3, sl
 80103e8:	2b00      	cmp	r3, #0
 80103ea:	4699      	mov	r9, r3
 80103ec:	dc36      	bgt.n	801045c <_printf_float+0x360>
 80103ee:	f04f 0b00 	mov.w	fp, #0
 80103f2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80103f6:	f104 021a 	add.w	r2, r4, #26
 80103fa:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80103fc:	9306      	str	r3, [sp, #24]
 80103fe:	eba3 0309 	sub.w	r3, r3, r9
 8010402:	455b      	cmp	r3, fp
 8010404:	dc31      	bgt.n	801046a <_printf_float+0x36e>
 8010406:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010408:	459a      	cmp	sl, r3
 801040a:	dc3a      	bgt.n	8010482 <_printf_float+0x386>
 801040c:	6823      	ldr	r3, [r4, #0]
 801040e:	07da      	lsls	r2, r3, #31
 8010410:	d437      	bmi.n	8010482 <_printf_float+0x386>
 8010412:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010414:	ebaa 0903 	sub.w	r9, sl, r3
 8010418:	9b06      	ldr	r3, [sp, #24]
 801041a:	ebaa 0303 	sub.w	r3, sl, r3
 801041e:	4599      	cmp	r9, r3
 8010420:	bfa8      	it	ge
 8010422:	4699      	movge	r9, r3
 8010424:	f1b9 0f00 	cmp.w	r9, #0
 8010428:	dc33      	bgt.n	8010492 <_printf_float+0x396>
 801042a:	f04f 0800 	mov.w	r8, #0
 801042e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010432:	f104 0b1a 	add.w	fp, r4, #26
 8010436:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010438:	ebaa 0303 	sub.w	r3, sl, r3
 801043c:	eba3 0309 	sub.w	r3, r3, r9
 8010440:	4543      	cmp	r3, r8
 8010442:	f77f af79 	ble.w	8010338 <_printf_float+0x23c>
 8010446:	2301      	movs	r3, #1
 8010448:	465a      	mov	r2, fp
 801044a:	4631      	mov	r1, r6
 801044c:	4628      	mov	r0, r5
 801044e:	47b8      	blx	r7
 8010450:	3001      	adds	r0, #1
 8010452:	f43f aeae 	beq.w	80101b2 <_printf_float+0xb6>
 8010456:	f108 0801 	add.w	r8, r8, #1
 801045a:	e7ec      	b.n	8010436 <_printf_float+0x33a>
 801045c:	4642      	mov	r2, r8
 801045e:	4631      	mov	r1, r6
 8010460:	4628      	mov	r0, r5
 8010462:	47b8      	blx	r7
 8010464:	3001      	adds	r0, #1
 8010466:	d1c2      	bne.n	80103ee <_printf_float+0x2f2>
 8010468:	e6a3      	b.n	80101b2 <_printf_float+0xb6>
 801046a:	2301      	movs	r3, #1
 801046c:	4631      	mov	r1, r6
 801046e:	4628      	mov	r0, r5
 8010470:	9206      	str	r2, [sp, #24]
 8010472:	47b8      	blx	r7
 8010474:	3001      	adds	r0, #1
 8010476:	f43f ae9c 	beq.w	80101b2 <_printf_float+0xb6>
 801047a:	9a06      	ldr	r2, [sp, #24]
 801047c:	f10b 0b01 	add.w	fp, fp, #1
 8010480:	e7bb      	b.n	80103fa <_printf_float+0x2fe>
 8010482:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010486:	4631      	mov	r1, r6
 8010488:	4628      	mov	r0, r5
 801048a:	47b8      	blx	r7
 801048c:	3001      	adds	r0, #1
 801048e:	d1c0      	bne.n	8010412 <_printf_float+0x316>
 8010490:	e68f      	b.n	80101b2 <_printf_float+0xb6>
 8010492:	9a06      	ldr	r2, [sp, #24]
 8010494:	464b      	mov	r3, r9
 8010496:	4442      	add	r2, r8
 8010498:	4631      	mov	r1, r6
 801049a:	4628      	mov	r0, r5
 801049c:	47b8      	blx	r7
 801049e:	3001      	adds	r0, #1
 80104a0:	d1c3      	bne.n	801042a <_printf_float+0x32e>
 80104a2:	e686      	b.n	80101b2 <_printf_float+0xb6>
 80104a4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80104a8:	f1ba 0f01 	cmp.w	sl, #1
 80104ac:	dc01      	bgt.n	80104b2 <_printf_float+0x3b6>
 80104ae:	07db      	lsls	r3, r3, #31
 80104b0:	d536      	bpl.n	8010520 <_printf_float+0x424>
 80104b2:	2301      	movs	r3, #1
 80104b4:	4642      	mov	r2, r8
 80104b6:	4631      	mov	r1, r6
 80104b8:	4628      	mov	r0, r5
 80104ba:	47b8      	blx	r7
 80104bc:	3001      	adds	r0, #1
 80104be:	f43f ae78 	beq.w	80101b2 <_printf_float+0xb6>
 80104c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80104c6:	4631      	mov	r1, r6
 80104c8:	4628      	mov	r0, r5
 80104ca:	47b8      	blx	r7
 80104cc:	3001      	adds	r0, #1
 80104ce:	f43f ae70 	beq.w	80101b2 <_printf_float+0xb6>
 80104d2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80104d6:	2200      	movs	r2, #0
 80104d8:	2300      	movs	r3, #0
 80104da:	f10a 3aff 	add.w	sl, sl, #4294967295
 80104de:	f7f0 fb1b 	bl	8000b18 <__aeabi_dcmpeq>
 80104e2:	b9c0      	cbnz	r0, 8010516 <_printf_float+0x41a>
 80104e4:	4653      	mov	r3, sl
 80104e6:	f108 0201 	add.w	r2, r8, #1
 80104ea:	4631      	mov	r1, r6
 80104ec:	4628      	mov	r0, r5
 80104ee:	47b8      	blx	r7
 80104f0:	3001      	adds	r0, #1
 80104f2:	d10c      	bne.n	801050e <_printf_float+0x412>
 80104f4:	e65d      	b.n	80101b2 <_printf_float+0xb6>
 80104f6:	2301      	movs	r3, #1
 80104f8:	465a      	mov	r2, fp
 80104fa:	4631      	mov	r1, r6
 80104fc:	4628      	mov	r0, r5
 80104fe:	47b8      	blx	r7
 8010500:	3001      	adds	r0, #1
 8010502:	f43f ae56 	beq.w	80101b2 <_printf_float+0xb6>
 8010506:	f108 0801 	add.w	r8, r8, #1
 801050a:	45d0      	cmp	r8, sl
 801050c:	dbf3      	blt.n	80104f6 <_printf_float+0x3fa>
 801050e:	464b      	mov	r3, r9
 8010510:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8010514:	e6df      	b.n	80102d6 <_printf_float+0x1da>
 8010516:	f04f 0800 	mov.w	r8, #0
 801051a:	f104 0b1a 	add.w	fp, r4, #26
 801051e:	e7f4      	b.n	801050a <_printf_float+0x40e>
 8010520:	2301      	movs	r3, #1
 8010522:	4642      	mov	r2, r8
 8010524:	e7e1      	b.n	80104ea <_printf_float+0x3ee>
 8010526:	2301      	movs	r3, #1
 8010528:	464a      	mov	r2, r9
 801052a:	4631      	mov	r1, r6
 801052c:	4628      	mov	r0, r5
 801052e:	47b8      	blx	r7
 8010530:	3001      	adds	r0, #1
 8010532:	f43f ae3e 	beq.w	80101b2 <_printf_float+0xb6>
 8010536:	f108 0801 	add.w	r8, r8, #1
 801053a:	68e3      	ldr	r3, [r4, #12]
 801053c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801053e:	1a5b      	subs	r3, r3, r1
 8010540:	4543      	cmp	r3, r8
 8010542:	dcf0      	bgt.n	8010526 <_printf_float+0x42a>
 8010544:	e6fc      	b.n	8010340 <_printf_float+0x244>
 8010546:	f04f 0800 	mov.w	r8, #0
 801054a:	f104 0919 	add.w	r9, r4, #25
 801054e:	e7f4      	b.n	801053a <_printf_float+0x43e>

08010550 <_printf_common>:
 8010550:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010554:	4616      	mov	r6, r2
 8010556:	4698      	mov	r8, r3
 8010558:	688a      	ldr	r2, [r1, #8]
 801055a:	690b      	ldr	r3, [r1, #16]
 801055c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010560:	4293      	cmp	r3, r2
 8010562:	bfb8      	it	lt
 8010564:	4613      	movlt	r3, r2
 8010566:	6033      	str	r3, [r6, #0]
 8010568:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801056c:	4607      	mov	r7, r0
 801056e:	460c      	mov	r4, r1
 8010570:	b10a      	cbz	r2, 8010576 <_printf_common+0x26>
 8010572:	3301      	adds	r3, #1
 8010574:	6033      	str	r3, [r6, #0]
 8010576:	6823      	ldr	r3, [r4, #0]
 8010578:	0699      	lsls	r1, r3, #26
 801057a:	bf42      	ittt	mi
 801057c:	6833      	ldrmi	r3, [r6, #0]
 801057e:	3302      	addmi	r3, #2
 8010580:	6033      	strmi	r3, [r6, #0]
 8010582:	6825      	ldr	r5, [r4, #0]
 8010584:	f015 0506 	ands.w	r5, r5, #6
 8010588:	d106      	bne.n	8010598 <_printf_common+0x48>
 801058a:	f104 0a19 	add.w	sl, r4, #25
 801058e:	68e3      	ldr	r3, [r4, #12]
 8010590:	6832      	ldr	r2, [r6, #0]
 8010592:	1a9b      	subs	r3, r3, r2
 8010594:	42ab      	cmp	r3, r5
 8010596:	dc26      	bgt.n	80105e6 <_printf_common+0x96>
 8010598:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801059c:	6822      	ldr	r2, [r4, #0]
 801059e:	3b00      	subs	r3, #0
 80105a0:	bf18      	it	ne
 80105a2:	2301      	movne	r3, #1
 80105a4:	0692      	lsls	r2, r2, #26
 80105a6:	d42b      	bmi.n	8010600 <_printf_common+0xb0>
 80105a8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80105ac:	4641      	mov	r1, r8
 80105ae:	4638      	mov	r0, r7
 80105b0:	47c8      	blx	r9
 80105b2:	3001      	adds	r0, #1
 80105b4:	d01e      	beq.n	80105f4 <_printf_common+0xa4>
 80105b6:	6823      	ldr	r3, [r4, #0]
 80105b8:	6922      	ldr	r2, [r4, #16]
 80105ba:	f003 0306 	and.w	r3, r3, #6
 80105be:	2b04      	cmp	r3, #4
 80105c0:	bf02      	ittt	eq
 80105c2:	68e5      	ldreq	r5, [r4, #12]
 80105c4:	6833      	ldreq	r3, [r6, #0]
 80105c6:	1aed      	subeq	r5, r5, r3
 80105c8:	68a3      	ldr	r3, [r4, #8]
 80105ca:	bf0c      	ite	eq
 80105cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80105d0:	2500      	movne	r5, #0
 80105d2:	4293      	cmp	r3, r2
 80105d4:	bfc4      	itt	gt
 80105d6:	1a9b      	subgt	r3, r3, r2
 80105d8:	18ed      	addgt	r5, r5, r3
 80105da:	2600      	movs	r6, #0
 80105dc:	341a      	adds	r4, #26
 80105de:	42b5      	cmp	r5, r6
 80105e0:	d11a      	bne.n	8010618 <_printf_common+0xc8>
 80105e2:	2000      	movs	r0, #0
 80105e4:	e008      	b.n	80105f8 <_printf_common+0xa8>
 80105e6:	2301      	movs	r3, #1
 80105e8:	4652      	mov	r2, sl
 80105ea:	4641      	mov	r1, r8
 80105ec:	4638      	mov	r0, r7
 80105ee:	47c8      	blx	r9
 80105f0:	3001      	adds	r0, #1
 80105f2:	d103      	bne.n	80105fc <_printf_common+0xac>
 80105f4:	f04f 30ff 	mov.w	r0, #4294967295
 80105f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80105fc:	3501      	adds	r5, #1
 80105fe:	e7c6      	b.n	801058e <_printf_common+0x3e>
 8010600:	18e1      	adds	r1, r4, r3
 8010602:	1c5a      	adds	r2, r3, #1
 8010604:	2030      	movs	r0, #48	@ 0x30
 8010606:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801060a:	4422      	add	r2, r4
 801060c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8010610:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8010614:	3302      	adds	r3, #2
 8010616:	e7c7      	b.n	80105a8 <_printf_common+0x58>
 8010618:	2301      	movs	r3, #1
 801061a:	4622      	mov	r2, r4
 801061c:	4641      	mov	r1, r8
 801061e:	4638      	mov	r0, r7
 8010620:	47c8      	blx	r9
 8010622:	3001      	adds	r0, #1
 8010624:	d0e6      	beq.n	80105f4 <_printf_common+0xa4>
 8010626:	3601      	adds	r6, #1
 8010628:	e7d9      	b.n	80105de <_printf_common+0x8e>
	...

0801062c <_printf_i>:
 801062c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010630:	7e0f      	ldrb	r7, [r1, #24]
 8010632:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010634:	2f78      	cmp	r7, #120	@ 0x78
 8010636:	4691      	mov	r9, r2
 8010638:	4680      	mov	r8, r0
 801063a:	460c      	mov	r4, r1
 801063c:	469a      	mov	sl, r3
 801063e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8010642:	d807      	bhi.n	8010654 <_printf_i+0x28>
 8010644:	2f62      	cmp	r7, #98	@ 0x62
 8010646:	d80a      	bhi.n	801065e <_printf_i+0x32>
 8010648:	2f00      	cmp	r7, #0
 801064a:	f000 80d1 	beq.w	80107f0 <_printf_i+0x1c4>
 801064e:	2f58      	cmp	r7, #88	@ 0x58
 8010650:	f000 80b8 	beq.w	80107c4 <_printf_i+0x198>
 8010654:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010658:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801065c:	e03a      	b.n	80106d4 <_printf_i+0xa8>
 801065e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8010662:	2b15      	cmp	r3, #21
 8010664:	d8f6      	bhi.n	8010654 <_printf_i+0x28>
 8010666:	a101      	add	r1, pc, #4	@ (adr r1, 801066c <_printf_i+0x40>)
 8010668:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801066c:	080106c5 	.word	0x080106c5
 8010670:	080106d9 	.word	0x080106d9
 8010674:	08010655 	.word	0x08010655
 8010678:	08010655 	.word	0x08010655
 801067c:	08010655 	.word	0x08010655
 8010680:	08010655 	.word	0x08010655
 8010684:	080106d9 	.word	0x080106d9
 8010688:	08010655 	.word	0x08010655
 801068c:	08010655 	.word	0x08010655
 8010690:	08010655 	.word	0x08010655
 8010694:	08010655 	.word	0x08010655
 8010698:	080107d7 	.word	0x080107d7
 801069c:	08010703 	.word	0x08010703
 80106a0:	08010791 	.word	0x08010791
 80106a4:	08010655 	.word	0x08010655
 80106a8:	08010655 	.word	0x08010655
 80106ac:	080107f9 	.word	0x080107f9
 80106b0:	08010655 	.word	0x08010655
 80106b4:	08010703 	.word	0x08010703
 80106b8:	08010655 	.word	0x08010655
 80106bc:	08010655 	.word	0x08010655
 80106c0:	08010799 	.word	0x08010799
 80106c4:	6833      	ldr	r3, [r6, #0]
 80106c6:	1d1a      	adds	r2, r3, #4
 80106c8:	681b      	ldr	r3, [r3, #0]
 80106ca:	6032      	str	r2, [r6, #0]
 80106cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80106d0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80106d4:	2301      	movs	r3, #1
 80106d6:	e09c      	b.n	8010812 <_printf_i+0x1e6>
 80106d8:	6833      	ldr	r3, [r6, #0]
 80106da:	6820      	ldr	r0, [r4, #0]
 80106dc:	1d19      	adds	r1, r3, #4
 80106de:	6031      	str	r1, [r6, #0]
 80106e0:	0606      	lsls	r6, r0, #24
 80106e2:	d501      	bpl.n	80106e8 <_printf_i+0xbc>
 80106e4:	681d      	ldr	r5, [r3, #0]
 80106e6:	e003      	b.n	80106f0 <_printf_i+0xc4>
 80106e8:	0645      	lsls	r5, r0, #25
 80106ea:	d5fb      	bpl.n	80106e4 <_printf_i+0xb8>
 80106ec:	f9b3 5000 	ldrsh.w	r5, [r3]
 80106f0:	2d00      	cmp	r5, #0
 80106f2:	da03      	bge.n	80106fc <_printf_i+0xd0>
 80106f4:	232d      	movs	r3, #45	@ 0x2d
 80106f6:	426d      	negs	r5, r5
 80106f8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80106fc:	4858      	ldr	r0, [pc, #352]	@ (8010860 <_printf_i+0x234>)
 80106fe:	230a      	movs	r3, #10
 8010700:	e011      	b.n	8010726 <_printf_i+0xfa>
 8010702:	6821      	ldr	r1, [r4, #0]
 8010704:	6833      	ldr	r3, [r6, #0]
 8010706:	0608      	lsls	r0, r1, #24
 8010708:	f853 5b04 	ldr.w	r5, [r3], #4
 801070c:	d402      	bmi.n	8010714 <_printf_i+0xe8>
 801070e:	0649      	lsls	r1, r1, #25
 8010710:	bf48      	it	mi
 8010712:	b2ad      	uxthmi	r5, r5
 8010714:	2f6f      	cmp	r7, #111	@ 0x6f
 8010716:	4852      	ldr	r0, [pc, #328]	@ (8010860 <_printf_i+0x234>)
 8010718:	6033      	str	r3, [r6, #0]
 801071a:	bf14      	ite	ne
 801071c:	230a      	movne	r3, #10
 801071e:	2308      	moveq	r3, #8
 8010720:	2100      	movs	r1, #0
 8010722:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8010726:	6866      	ldr	r6, [r4, #4]
 8010728:	60a6      	str	r6, [r4, #8]
 801072a:	2e00      	cmp	r6, #0
 801072c:	db05      	blt.n	801073a <_printf_i+0x10e>
 801072e:	6821      	ldr	r1, [r4, #0]
 8010730:	432e      	orrs	r6, r5
 8010732:	f021 0104 	bic.w	r1, r1, #4
 8010736:	6021      	str	r1, [r4, #0]
 8010738:	d04b      	beq.n	80107d2 <_printf_i+0x1a6>
 801073a:	4616      	mov	r6, r2
 801073c:	fbb5 f1f3 	udiv	r1, r5, r3
 8010740:	fb03 5711 	mls	r7, r3, r1, r5
 8010744:	5dc7      	ldrb	r7, [r0, r7]
 8010746:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801074a:	462f      	mov	r7, r5
 801074c:	42bb      	cmp	r3, r7
 801074e:	460d      	mov	r5, r1
 8010750:	d9f4      	bls.n	801073c <_printf_i+0x110>
 8010752:	2b08      	cmp	r3, #8
 8010754:	d10b      	bne.n	801076e <_printf_i+0x142>
 8010756:	6823      	ldr	r3, [r4, #0]
 8010758:	07df      	lsls	r7, r3, #31
 801075a:	d508      	bpl.n	801076e <_printf_i+0x142>
 801075c:	6923      	ldr	r3, [r4, #16]
 801075e:	6861      	ldr	r1, [r4, #4]
 8010760:	4299      	cmp	r1, r3
 8010762:	bfde      	ittt	le
 8010764:	2330      	movle	r3, #48	@ 0x30
 8010766:	f806 3c01 	strble.w	r3, [r6, #-1]
 801076a:	f106 36ff 	addle.w	r6, r6, #4294967295
 801076e:	1b92      	subs	r2, r2, r6
 8010770:	6122      	str	r2, [r4, #16]
 8010772:	f8cd a000 	str.w	sl, [sp]
 8010776:	464b      	mov	r3, r9
 8010778:	aa03      	add	r2, sp, #12
 801077a:	4621      	mov	r1, r4
 801077c:	4640      	mov	r0, r8
 801077e:	f7ff fee7 	bl	8010550 <_printf_common>
 8010782:	3001      	adds	r0, #1
 8010784:	d14a      	bne.n	801081c <_printf_i+0x1f0>
 8010786:	f04f 30ff 	mov.w	r0, #4294967295
 801078a:	b004      	add	sp, #16
 801078c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010790:	6823      	ldr	r3, [r4, #0]
 8010792:	f043 0320 	orr.w	r3, r3, #32
 8010796:	6023      	str	r3, [r4, #0]
 8010798:	4832      	ldr	r0, [pc, #200]	@ (8010864 <_printf_i+0x238>)
 801079a:	2778      	movs	r7, #120	@ 0x78
 801079c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80107a0:	6823      	ldr	r3, [r4, #0]
 80107a2:	6831      	ldr	r1, [r6, #0]
 80107a4:	061f      	lsls	r7, r3, #24
 80107a6:	f851 5b04 	ldr.w	r5, [r1], #4
 80107aa:	d402      	bmi.n	80107b2 <_printf_i+0x186>
 80107ac:	065f      	lsls	r7, r3, #25
 80107ae:	bf48      	it	mi
 80107b0:	b2ad      	uxthmi	r5, r5
 80107b2:	6031      	str	r1, [r6, #0]
 80107b4:	07d9      	lsls	r1, r3, #31
 80107b6:	bf44      	itt	mi
 80107b8:	f043 0320 	orrmi.w	r3, r3, #32
 80107bc:	6023      	strmi	r3, [r4, #0]
 80107be:	b11d      	cbz	r5, 80107c8 <_printf_i+0x19c>
 80107c0:	2310      	movs	r3, #16
 80107c2:	e7ad      	b.n	8010720 <_printf_i+0xf4>
 80107c4:	4826      	ldr	r0, [pc, #152]	@ (8010860 <_printf_i+0x234>)
 80107c6:	e7e9      	b.n	801079c <_printf_i+0x170>
 80107c8:	6823      	ldr	r3, [r4, #0]
 80107ca:	f023 0320 	bic.w	r3, r3, #32
 80107ce:	6023      	str	r3, [r4, #0]
 80107d0:	e7f6      	b.n	80107c0 <_printf_i+0x194>
 80107d2:	4616      	mov	r6, r2
 80107d4:	e7bd      	b.n	8010752 <_printf_i+0x126>
 80107d6:	6833      	ldr	r3, [r6, #0]
 80107d8:	6825      	ldr	r5, [r4, #0]
 80107da:	6961      	ldr	r1, [r4, #20]
 80107dc:	1d18      	adds	r0, r3, #4
 80107de:	6030      	str	r0, [r6, #0]
 80107e0:	062e      	lsls	r6, r5, #24
 80107e2:	681b      	ldr	r3, [r3, #0]
 80107e4:	d501      	bpl.n	80107ea <_printf_i+0x1be>
 80107e6:	6019      	str	r1, [r3, #0]
 80107e8:	e002      	b.n	80107f0 <_printf_i+0x1c4>
 80107ea:	0668      	lsls	r0, r5, #25
 80107ec:	d5fb      	bpl.n	80107e6 <_printf_i+0x1ba>
 80107ee:	8019      	strh	r1, [r3, #0]
 80107f0:	2300      	movs	r3, #0
 80107f2:	6123      	str	r3, [r4, #16]
 80107f4:	4616      	mov	r6, r2
 80107f6:	e7bc      	b.n	8010772 <_printf_i+0x146>
 80107f8:	6833      	ldr	r3, [r6, #0]
 80107fa:	1d1a      	adds	r2, r3, #4
 80107fc:	6032      	str	r2, [r6, #0]
 80107fe:	681e      	ldr	r6, [r3, #0]
 8010800:	6862      	ldr	r2, [r4, #4]
 8010802:	2100      	movs	r1, #0
 8010804:	4630      	mov	r0, r6
 8010806:	f7ef fd0b 	bl	8000220 <memchr>
 801080a:	b108      	cbz	r0, 8010810 <_printf_i+0x1e4>
 801080c:	1b80      	subs	r0, r0, r6
 801080e:	6060      	str	r0, [r4, #4]
 8010810:	6863      	ldr	r3, [r4, #4]
 8010812:	6123      	str	r3, [r4, #16]
 8010814:	2300      	movs	r3, #0
 8010816:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801081a:	e7aa      	b.n	8010772 <_printf_i+0x146>
 801081c:	6923      	ldr	r3, [r4, #16]
 801081e:	4632      	mov	r2, r6
 8010820:	4649      	mov	r1, r9
 8010822:	4640      	mov	r0, r8
 8010824:	47d0      	blx	sl
 8010826:	3001      	adds	r0, #1
 8010828:	d0ad      	beq.n	8010786 <_printf_i+0x15a>
 801082a:	6823      	ldr	r3, [r4, #0]
 801082c:	079b      	lsls	r3, r3, #30
 801082e:	d413      	bmi.n	8010858 <_printf_i+0x22c>
 8010830:	68e0      	ldr	r0, [r4, #12]
 8010832:	9b03      	ldr	r3, [sp, #12]
 8010834:	4298      	cmp	r0, r3
 8010836:	bfb8      	it	lt
 8010838:	4618      	movlt	r0, r3
 801083a:	e7a6      	b.n	801078a <_printf_i+0x15e>
 801083c:	2301      	movs	r3, #1
 801083e:	4632      	mov	r2, r6
 8010840:	4649      	mov	r1, r9
 8010842:	4640      	mov	r0, r8
 8010844:	47d0      	blx	sl
 8010846:	3001      	adds	r0, #1
 8010848:	d09d      	beq.n	8010786 <_printf_i+0x15a>
 801084a:	3501      	adds	r5, #1
 801084c:	68e3      	ldr	r3, [r4, #12]
 801084e:	9903      	ldr	r1, [sp, #12]
 8010850:	1a5b      	subs	r3, r3, r1
 8010852:	42ab      	cmp	r3, r5
 8010854:	dcf2      	bgt.n	801083c <_printf_i+0x210>
 8010856:	e7eb      	b.n	8010830 <_printf_i+0x204>
 8010858:	2500      	movs	r5, #0
 801085a:	f104 0619 	add.w	r6, r4, #25
 801085e:	e7f5      	b.n	801084c <_printf_i+0x220>
 8010860:	080149a2 	.word	0x080149a2
 8010864:	080149b3 	.word	0x080149b3

08010868 <std>:
 8010868:	2300      	movs	r3, #0
 801086a:	b510      	push	{r4, lr}
 801086c:	4604      	mov	r4, r0
 801086e:	e9c0 3300 	strd	r3, r3, [r0]
 8010872:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010876:	6083      	str	r3, [r0, #8]
 8010878:	8181      	strh	r1, [r0, #12]
 801087a:	6643      	str	r3, [r0, #100]	@ 0x64
 801087c:	81c2      	strh	r2, [r0, #14]
 801087e:	6183      	str	r3, [r0, #24]
 8010880:	4619      	mov	r1, r3
 8010882:	2208      	movs	r2, #8
 8010884:	305c      	adds	r0, #92	@ 0x5c
 8010886:	f000 f966 	bl	8010b56 <memset>
 801088a:	4b0d      	ldr	r3, [pc, #52]	@ (80108c0 <std+0x58>)
 801088c:	6263      	str	r3, [r4, #36]	@ 0x24
 801088e:	4b0d      	ldr	r3, [pc, #52]	@ (80108c4 <std+0x5c>)
 8010890:	62a3      	str	r3, [r4, #40]	@ 0x28
 8010892:	4b0d      	ldr	r3, [pc, #52]	@ (80108c8 <std+0x60>)
 8010894:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8010896:	4b0d      	ldr	r3, [pc, #52]	@ (80108cc <std+0x64>)
 8010898:	6323      	str	r3, [r4, #48]	@ 0x30
 801089a:	4b0d      	ldr	r3, [pc, #52]	@ (80108d0 <std+0x68>)
 801089c:	6224      	str	r4, [r4, #32]
 801089e:	429c      	cmp	r4, r3
 80108a0:	d006      	beq.n	80108b0 <std+0x48>
 80108a2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80108a6:	4294      	cmp	r4, r2
 80108a8:	d002      	beq.n	80108b0 <std+0x48>
 80108aa:	33d0      	adds	r3, #208	@ 0xd0
 80108ac:	429c      	cmp	r4, r3
 80108ae:	d105      	bne.n	80108bc <std+0x54>
 80108b0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80108b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80108b8:	f000 b9ca 	b.w	8010c50 <__retarget_lock_init_recursive>
 80108bc:	bd10      	pop	{r4, pc}
 80108be:	bf00      	nop
 80108c0:	08010a9d 	.word	0x08010a9d
 80108c4:	08010abf 	.word	0x08010abf
 80108c8:	08010af7 	.word	0x08010af7
 80108cc:	08010b1b 	.word	0x08010b1b
 80108d0:	200036f8 	.word	0x200036f8

080108d4 <stdio_exit_handler>:
 80108d4:	4a02      	ldr	r2, [pc, #8]	@ (80108e0 <stdio_exit_handler+0xc>)
 80108d6:	4903      	ldr	r1, [pc, #12]	@ (80108e4 <stdio_exit_handler+0x10>)
 80108d8:	4803      	ldr	r0, [pc, #12]	@ (80108e8 <stdio_exit_handler+0x14>)
 80108da:	f000 b869 	b.w	80109b0 <_fwalk_sglue>
 80108de:	bf00      	nop
 80108e0:	200001a0 	.word	0x200001a0
 80108e4:	080125d5 	.word	0x080125d5
 80108e8:	200001b0 	.word	0x200001b0

080108ec <cleanup_stdio>:
 80108ec:	6841      	ldr	r1, [r0, #4]
 80108ee:	4b0c      	ldr	r3, [pc, #48]	@ (8010920 <cleanup_stdio+0x34>)
 80108f0:	4299      	cmp	r1, r3
 80108f2:	b510      	push	{r4, lr}
 80108f4:	4604      	mov	r4, r0
 80108f6:	d001      	beq.n	80108fc <cleanup_stdio+0x10>
 80108f8:	f001 fe6c 	bl	80125d4 <_fflush_r>
 80108fc:	68a1      	ldr	r1, [r4, #8]
 80108fe:	4b09      	ldr	r3, [pc, #36]	@ (8010924 <cleanup_stdio+0x38>)
 8010900:	4299      	cmp	r1, r3
 8010902:	d002      	beq.n	801090a <cleanup_stdio+0x1e>
 8010904:	4620      	mov	r0, r4
 8010906:	f001 fe65 	bl	80125d4 <_fflush_r>
 801090a:	68e1      	ldr	r1, [r4, #12]
 801090c:	4b06      	ldr	r3, [pc, #24]	@ (8010928 <cleanup_stdio+0x3c>)
 801090e:	4299      	cmp	r1, r3
 8010910:	d004      	beq.n	801091c <cleanup_stdio+0x30>
 8010912:	4620      	mov	r0, r4
 8010914:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010918:	f001 be5c 	b.w	80125d4 <_fflush_r>
 801091c:	bd10      	pop	{r4, pc}
 801091e:	bf00      	nop
 8010920:	200036f8 	.word	0x200036f8
 8010924:	20003760 	.word	0x20003760
 8010928:	200037c8 	.word	0x200037c8

0801092c <global_stdio_init.part.0>:
 801092c:	b510      	push	{r4, lr}
 801092e:	4b0b      	ldr	r3, [pc, #44]	@ (801095c <global_stdio_init.part.0+0x30>)
 8010930:	4c0b      	ldr	r4, [pc, #44]	@ (8010960 <global_stdio_init.part.0+0x34>)
 8010932:	4a0c      	ldr	r2, [pc, #48]	@ (8010964 <global_stdio_init.part.0+0x38>)
 8010934:	601a      	str	r2, [r3, #0]
 8010936:	4620      	mov	r0, r4
 8010938:	2200      	movs	r2, #0
 801093a:	2104      	movs	r1, #4
 801093c:	f7ff ff94 	bl	8010868 <std>
 8010940:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8010944:	2201      	movs	r2, #1
 8010946:	2109      	movs	r1, #9
 8010948:	f7ff ff8e 	bl	8010868 <std>
 801094c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8010950:	2202      	movs	r2, #2
 8010952:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010956:	2112      	movs	r1, #18
 8010958:	f7ff bf86 	b.w	8010868 <std>
 801095c:	20003830 	.word	0x20003830
 8010960:	200036f8 	.word	0x200036f8
 8010964:	080108d5 	.word	0x080108d5

08010968 <__sfp_lock_acquire>:
 8010968:	4801      	ldr	r0, [pc, #4]	@ (8010970 <__sfp_lock_acquire+0x8>)
 801096a:	f000 b972 	b.w	8010c52 <__retarget_lock_acquire_recursive>
 801096e:	bf00      	nop
 8010970:	20003839 	.word	0x20003839

08010974 <__sfp_lock_release>:
 8010974:	4801      	ldr	r0, [pc, #4]	@ (801097c <__sfp_lock_release+0x8>)
 8010976:	f000 b96d 	b.w	8010c54 <__retarget_lock_release_recursive>
 801097a:	bf00      	nop
 801097c:	20003839 	.word	0x20003839

08010980 <__sinit>:
 8010980:	b510      	push	{r4, lr}
 8010982:	4604      	mov	r4, r0
 8010984:	f7ff fff0 	bl	8010968 <__sfp_lock_acquire>
 8010988:	6a23      	ldr	r3, [r4, #32]
 801098a:	b11b      	cbz	r3, 8010994 <__sinit+0x14>
 801098c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010990:	f7ff bff0 	b.w	8010974 <__sfp_lock_release>
 8010994:	4b04      	ldr	r3, [pc, #16]	@ (80109a8 <__sinit+0x28>)
 8010996:	6223      	str	r3, [r4, #32]
 8010998:	4b04      	ldr	r3, [pc, #16]	@ (80109ac <__sinit+0x2c>)
 801099a:	681b      	ldr	r3, [r3, #0]
 801099c:	2b00      	cmp	r3, #0
 801099e:	d1f5      	bne.n	801098c <__sinit+0xc>
 80109a0:	f7ff ffc4 	bl	801092c <global_stdio_init.part.0>
 80109a4:	e7f2      	b.n	801098c <__sinit+0xc>
 80109a6:	bf00      	nop
 80109a8:	080108ed 	.word	0x080108ed
 80109ac:	20003830 	.word	0x20003830

080109b0 <_fwalk_sglue>:
 80109b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80109b4:	4607      	mov	r7, r0
 80109b6:	4688      	mov	r8, r1
 80109b8:	4614      	mov	r4, r2
 80109ba:	2600      	movs	r6, #0
 80109bc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80109c0:	f1b9 0901 	subs.w	r9, r9, #1
 80109c4:	d505      	bpl.n	80109d2 <_fwalk_sglue+0x22>
 80109c6:	6824      	ldr	r4, [r4, #0]
 80109c8:	2c00      	cmp	r4, #0
 80109ca:	d1f7      	bne.n	80109bc <_fwalk_sglue+0xc>
 80109cc:	4630      	mov	r0, r6
 80109ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80109d2:	89ab      	ldrh	r3, [r5, #12]
 80109d4:	2b01      	cmp	r3, #1
 80109d6:	d907      	bls.n	80109e8 <_fwalk_sglue+0x38>
 80109d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80109dc:	3301      	adds	r3, #1
 80109de:	d003      	beq.n	80109e8 <_fwalk_sglue+0x38>
 80109e0:	4629      	mov	r1, r5
 80109e2:	4638      	mov	r0, r7
 80109e4:	47c0      	blx	r8
 80109e6:	4306      	orrs	r6, r0
 80109e8:	3568      	adds	r5, #104	@ 0x68
 80109ea:	e7e9      	b.n	80109c0 <_fwalk_sglue+0x10>

080109ec <sniprintf>:
 80109ec:	b40c      	push	{r2, r3}
 80109ee:	b530      	push	{r4, r5, lr}
 80109f0:	4b18      	ldr	r3, [pc, #96]	@ (8010a54 <sniprintf+0x68>)
 80109f2:	1e0c      	subs	r4, r1, #0
 80109f4:	681d      	ldr	r5, [r3, #0]
 80109f6:	b09d      	sub	sp, #116	@ 0x74
 80109f8:	da08      	bge.n	8010a0c <sniprintf+0x20>
 80109fa:	238b      	movs	r3, #139	@ 0x8b
 80109fc:	602b      	str	r3, [r5, #0]
 80109fe:	f04f 30ff 	mov.w	r0, #4294967295
 8010a02:	b01d      	add	sp, #116	@ 0x74
 8010a04:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010a08:	b002      	add	sp, #8
 8010a0a:	4770      	bx	lr
 8010a0c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8010a10:	f8ad 3014 	strh.w	r3, [sp, #20]
 8010a14:	f04f 0300 	mov.w	r3, #0
 8010a18:	931b      	str	r3, [sp, #108]	@ 0x6c
 8010a1a:	bf14      	ite	ne
 8010a1c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8010a20:	4623      	moveq	r3, r4
 8010a22:	9304      	str	r3, [sp, #16]
 8010a24:	9307      	str	r3, [sp, #28]
 8010a26:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010a2a:	9002      	str	r0, [sp, #8]
 8010a2c:	9006      	str	r0, [sp, #24]
 8010a2e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8010a32:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8010a34:	ab21      	add	r3, sp, #132	@ 0x84
 8010a36:	a902      	add	r1, sp, #8
 8010a38:	4628      	mov	r0, r5
 8010a3a:	9301      	str	r3, [sp, #4]
 8010a3c:	f001 fc4a 	bl	80122d4 <_svfiprintf_r>
 8010a40:	1c43      	adds	r3, r0, #1
 8010a42:	bfbc      	itt	lt
 8010a44:	238b      	movlt	r3, #139	@ 0x8b
 8010a46:	602b      	strlt	r3, [r5, #0]
 8010a48:	2c00      	cmp	r4, #0
 8010a4a:	d0da      	beq.n	8010a02 <sniprintf+0x16>
 8010a4c:	9b02      	ldr	r3, [sp, #8]
 8010a4e:	2200      	movs	r2, #0
 8010a50:	701a      	strb	r2, [r3, #0]
 8010a52:	e7d6      	b.n	8010a02 <sniprintf+0x16>
 8010a54:	200001ac 	.word	0x200001ac

08010a58 <siprintf>:
 8010a58:	b40e      	push	{r1, r2, r3}
 8010a5a:	b510      	push	{r4, lr}
 8010a5c:	b09d      	sub	sp, #116	@ 0x74
 8010a5e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8010a60:	9002      	str	r0, [sp, #8]
 8010a62:	9006      	str	r0, [sp, #24]
 8010a64:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8010a68:	480a      	ldr	r0, [pc, #40]	@ (8010a94 <siprintf+0x3c>)
 8010a6a:	9107      	str	r1, [sp, #28]
 8010a6c:	9104      	str	r1, [sp, #16]
 8010a6e:	490a      	ldr	r1, [pc, #40]	@ (8010a98 <siprintf+0x40>)
 8010a70:	f853 2b04 	ldr.w	r2, [r3], #4
 8010a74:	9105      	str	r1, [sp, #20]
 8010a76:	2400      	movs	r4, #0
 8010a78:	a902      	add	r1, sp, #8
 8010a7a:	6800      	ldr	r0, [r0, #0]
 8010a7c:	9301      	str	r3, [sp, #4]
 8010a7e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8010a80:	f001 fc28 	bl	80122d4 <_svfiprintf_r>
 8010a84:	9b02      	ldr	r3, [sp, #8]
 8010a86:	701c      	strb	r4, [r3, #0]
 8010a88:	b01d      	add	sp, #116	@ 0x74
 8010a8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010a8e:	b003      	add	sp, #12
 8010a90:	4770      	bx	lr
 8010a92:	bf00      	nop
 8010a94:	200001ac 	.word	0x200001ac
 8010a98:	ffff0208 	.word	0xffff0208

08010a9c <__sread>:
 8010a9c:	b510      	push	{r4, lr}
 8010a9e:	460c      	mov	r4, r1
 8010aa0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010aa4:	f000 f886 	bl	8010bb4 <_read_r>
 8010aa8:	2800      	cmp	r0, #0
 8010aaa:	bfab      	itete	ge
 8010aac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8010aae:	89a3      	ldrhlt	r3, [r4, #12]
 8010ab0:	181b      	addge	r3, r3, r0
 8010ab2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8010ab6:	bfac      	ite	ge
 8010ab8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8010aba:	81a3      	strhlt	r3, [r4, #12]
 8010abc:	bd10      	pop	{r4, pc}

08010abe <__swrite>:
 8010abe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010ac2:	461f      	mov	r7, r3
 8010ac4:	898b      	ldrh	r3, [r1, #12]
 8010ac6:	05db      	lsls	r3, r3, #23
 8010ac8:	4605      	mov	r5, r0
 8010aca:	460c      	mov	r4, r1
 8010acc:	4616      	mov	r6, r2
 8010ace:	d505      	bpl.n	8010adc <__swrite+0x1e>
 8010ad0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010ad4:	2302      	movs	r3, #2
 8010ad6:	2200      	movs	r2, #0
 8010ad8:	f000 f85a 	bl	8010b90 <_lseek_r>
 8010adc:	89a3      	ldrh	r3, [r4, #12]
 8010ade:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010ae2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8010ae6:	81a3      	strh	r3, [r4, #12]
 8010ae8:	4632      	mov	r2, r6
 8010aea:	463b      	mov	r3, r7
 8010aec:	4628      	mov	r0, r5
 8010aee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010af2:	f000 b871 	b.w	8010bd8 <_write_r>

08010af6 <__sseek>:
 8010af6:	b510      	push	{r4, lr}
 8010af8:	460c      	mov	r4, r1
 8010afa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010afe:	f000 f847 	bl	8010b90 <_lseek_r>
 8010b02:	1c43      	adds	r3, r0, #1
 8010b04:	89a3      	ldrh	r3, [r4, #12]
 8010b06:	bf15      	itete	ne
 8010b08:	6560      	strne	r0, [r4, #84]	@ 0x54
 8010b0a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8010b0e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8010b12:	81a3      	strheq	r3, [r4, #12]
 8010b14:	bf18      	it	ne
 8010b16:	81a3      	strhne	r3, [r4, #12]
 8010b18:	bd10      	pop	{r4, pc}

08010b1a <__sclose>:
 8010b1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010b1e:	f000 b827 	b.w	8010b70 <_close_r>

08010b22 <memmove>:
 8010b22:	4288      	cmp	r0, r1
 8010b24:	b510      	push	{r4, lr}
 8010b26:	eb01 0402 	add.w	r4, r1, r2
 8010b2a:	d902      	bls.n	8010b32 <memmove+0x10>
 8010b2c:	4284      	cmp	r4, r0
 8010b2e:	4623      	mov	r3, r4
 8010b30:	d807      	bhi.n	8010b42 <memmove+0x20>
 8010b32:	1e43      	subs	r3, r0, #1
 8010b34:	42a1      	cmp	r1, r4
 8010b36:	d008      	beq.n	8010b4a <memmove+0x28>
 8010b38:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010b3c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010b40:	e7f8      	b.n	8010b34 <memmove+0x12>
 8010b42:	4402      	add	r2, r0
 8010b44:	4601      	mov	r1, r0
 8010b46:	428a      	cmp	r2, r1
 8010b48:	d100      	bne.n	8010b4c <memmove+0x2a>
 8010b4a:	bd10      	pop	{r4, pc}
 8010b4c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010b50:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010b54:	e7f7      	b.n	8010b46 <memmove+0x24>

08010b56 <memset>:
 8010b56:	4402      	add	r2, r0
 8010b58:	4603      	mov	r3, r0
 8010b5a:	4293      	cmp	r3, r2
 8010b5c:	d100      	bne.n	8010b60 <memset+0xa>
 8010b5e:	4770      	bx	lr
 8010b60:	f803 1b01 	strb.w	r1, [r3], #1
 8010b64:	e7f9      	b.n	8010b5a <memset+0x4>
	...

08010b68 <_localeconv_r>:
 8010b68:	4800      	ldr	r0, [pc, #0]	@ (8010b6c <_localeconv_r+0x4>)
 8010b6a:	4770      	bx	lr
 8010b6c:	200002ec 	.word	0x200002ec

08010b70 <_close_r>:
 8010b70:	b538      	push	{r3, r4, r5, lr}
 8010b72:	4d06      	ldr	r5, [pc, #24]	@ (8010b8c <_close_r+0x1c>)
 8010b74:	2300      	movs	r3, #0
 8010b76:	4604      	mov	r4, r0
 8010b78:	4608      	mov	r0, r1
 8010b7a:	602b      	str	r3, [r5, #0]
 8010b7c:	f7f2 f8f6 	bl	8002d6c <_close>
 8010b80:	1c43      	adds	r3, r0, #1
 8010b82:	d102      	bne.n	8010b8a <_close_r+0x1a>
 8010b84:	682b      	ldr	r3, [r5, #0]
 8010b86:	b103      	cbz	r3, 8010b8a <_close_r+0x1a>
 8010b88:	6023      	str	r3, [r4, #0]
 8010b8a:	bd38      	pop	{r3, r4, r5, pc}
 8010b8c:	20003834 	.word	0x20003834

08010b90 <_lseek_r>:
 8010b90:	b538      	push	{r3, r4, r5, lr}
 8010b92:	4d07      	ldr	r5, [pc, #28]	@ (8010bb0 <_lseek_r+0x20>)
 8010b94:	4604      	mov	r4, r0
 8010b96:	4608      	mov	r0, r1
 8010b98:	4611      	mov	r1, r2
 8010b9a:	2200      	movs	r2, #0
 8010b9c:	602a      	str	r2, [r5, #0]
 8010b9e:	461a      	mov	r2, r3
 8010ba0:	f7f2 f90b 	bl	8002dba <_lseek>
 8010ba4:	1c43      	adds	r3, r0, #1
 8010ba6:	d102      	bne.n	8010bae <_lseek_r+0x1e>
 8010ba8:	682b      	ldr	r3, [r5, #0]
 8010baa:	b103      	cbz	r3, 8010bae <_lseek_r+0x1e>
 8010bac:	6023      	str	r3, [r4, #0]
 8010bae:	bd38      	pop	{r3, r4, r5, pc}
 8010bb0:	20003834 	.word	0x20003834

08010bb4 <_read_r>:
 8010bb4:	b538      	push	{r3, r4, r5, lr}
 8010bb6:	4d07      	ldr	r5, [pc, #28]	@ (8010bd4 <_read_r+0x20>)
 8010bb8:	4604      	mov	r4, r0
 8010bba:	4608      	mov	r0, r1
 8010bbc:	4611      	mov	r1, r2
 8010bbe:	2200      	movs	r2, #0
 8010bc0:	602a      	str	r2, [r5, #0]
 8010bc2:	461a      	mov	r2, r3
 8010bc4:	f7f2 f899 	bl	8002cfa <_read>
 8010bc8:	1c43      	adds	r3, r0, #1
 8010bca:	d102      	bne.n	8010bd2 <_read_r+0x1e>
 8010bcc:	682b      	ldr	r3, [r5, #0]
 8010bce:	b103      	cbz	r3, 8010bd2 <_read_r+0x1e>
 8010bd0:	6023      	str	r3, [r4, #0]
 8010bd2:	bd38      	pop	{r3, r4, r5, pc}
 8010bd4:	20003834 	.word	0x20003834

08010bd8 <_write_r>:
 8010bd8:	b538      	push	{r3, r4, r5, lr}
 8010bda:	4d07      	ldr	r5, [pc, #28]	@ (8010bf8 <_write_r+0x20>)
 8010bdc:	4604      	mov	r4, r0
 8010bde:	4608      	mov	r0, r1
 8010be0:	4611      	mov	r1, r2
 8010be2:	2200      	movs	r2, #0
 8010be4:	602a      	str	r2, [r5, #0]
 8010be6:	461a      	mov	r2, r3
 8010be8:	f7f2 f8a4 	bl	8002d34 <_write>
 8010bec:	1c43      	adds	r3, r0, #1
 8010bee:	d102      	bne.n	8010bf6 <_write_r+0x1e>
 8010bf0:	682b      	ldr	r3, [r5, #0]
 8010bf2:	b103      	cbz	r3, 8010bf6 <_write_r+0x1e>
 8010bf4:	6023      	str	r3, [r4, #0]
 8010bf6:	bd38      	pop	{r3, r4, r5, pc}
 8010bf8:	20003834 	.word	0x20003834

08010bfc <__errno>:
 8010bfc:	4b01      	ldr	r3, [pc, #4]	@ (8010c04 <__errno+0x8>)
 8010bfe:	6818      	ldr	r0, [r3, #0]
 8010c00:	4770      	bx	lr
 8010c02:	bf00      	nop
 8010c04:	200001ac 	.word	0x200001ac

08010c08 <__libc_init_array>:
 8010c08:	b570      	push	{r4, r5, r6, lr}
 8010c0a:	4d0d      	ldr	r5, [pc, #52]	@ (8010c40 <__libc_init_array+0x38>)
 8010c0c:	4c0d      	ldr	r4, [pc, #52]	@ (8010c44 <__libc_init_array+0x3c>)
 8010c0e:	1b64      	subs	r4, r4, r5
 8010c10:	10a4      	asrs	r4, r4, #2
 8010c12:	2600      	movs	r6, #0
 8010c14:	42a6      	cmp	r6, r4
 8010c16:	d109      	bne.n	8010c2c <__libc_init_array+0x24>
 8010c18:	4d0b      	ldr	r5, [pc, #44]	@ (8010c48 <__libc_init_array+0x40>)
 8010c1a:	4c0c      	ldr	r4, [pc, #48]	@ (8010c4c <__libc_init_array+0x44>)
 8010c1c:	f002 f850 	bl	8012cc0 <_init>
 8010c20:	1b64      	subs	r4, r4, r5
 8010c22:	10a4      	asrs	r4, r4, #2
 8010c24:	2600      	movs	r6, #0
 8010c26:	42a6      	cmp	r6, r4
 8010c28:	d105      	bne.n	8010c36 <__libc_init_array+0x2e>
 8010c2a:	bd70      	pop	{r4, r5, r6, pc}
 8010c2c:	f855 3b04 	ldr.w	r3, [r5], #4
 8010c30:	4798      	blx	r3
 8010c32:	3601      	adds	r6, #1
 8010c34:	e7ee      	b.n	8010c14 <__libc_init_array+0xc>
 8010c36:	f855 3b04 	ldr.w	r3, [r5], #4
 8010c3a:	4798      	blx	r3
 8010c3c:	3601      	adds	r6, #1
 8010c3e:	e7f2      	b.n	8010c26 <__libc_init_array+0x1e>
 8010c40:	08014d0c 	.word	0x08014d0c
 8010c44:	08014d0c 	.word	0x08014d0c
 8010c48:	08014d0c 	.word	0x08014d0c
 8010c4c:	08014d10 	.word	0x08014d10

08010c50 <__retarget_lock_init_recursive>:
 8010c50:	4770      	bx	lr

08010c52 <__retarget_lock_acquire_recursive>:
 8010c52:	4770      	bx	lr

08010c54 <__retarget_lock_release_recursive>:
 8010c54:	4770      	bx	lr

08010c56 <memcpy>:
 8010c56:	440a      	add	r2, r1
 8010c58:	4291      	cmp	r1, r2
 8010c5a:	f100 33ff 	add.w	r3, r0, #4294967295
 8010c5e:	d100      	bne.n	8010c62 <memcpy+0xc>
 8010c60:	4770      	bx	lr
 8010c62:	b510      	push	{r4, lr}
 8010c64:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010c68:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010c6c:	4291      	cmp	r1, r2
 8010c6e:	d1f9      	bne.n	8010c64 <memcpy+0xe>
 8010c70:	bd10      	pop	{r4, pc}

08010c72 <quorem>:
 8010c72:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c76:	6903      	ldr	r3, [r0, #16]
 8010c78:	690c      	ldr	r4, [r1, #16]
 8010c7a:	42a3      	cmp	r3, r4
 8010c7c:	4607      	mov	r7, r0
 8010c7e:	db7e      	blt.n	8010d7e <quorem+0x10c>
 8010c80:	3c01      	subs	r4, #1
 8010c82:	f101 0814 	add.w	r8, r1, #20
 8010c86:	00a3      	lsls	r3, r4, #2
 8010c88:	f100 0514 	add.w	r5, r0, #20
 8010c8c:	9300      	str	r3, [sp, #0]
 8010c8e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010c92:	9301      	str	r3, [sp, #4]
 8010c94:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010c98:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010c9c:	3301      	adds	r3, #1
 8010c9e:	429a      	cmp	r2, r3
 8010ca0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010ca4:	fbb2 f6f3 	udiv	r6, r2, r3
 8010ca8:	d32e      	bcc.n	8010d08 <quorem+0x96>
 8010caa:	f04f 0a00 	mov.w	sl, #0
 8010cae:	46c4      	mov	ip, r8
 8010cb0:	46ae      	mov	lr, r5
 8010cb2:	46d3      	mov	fp, sl
 8010cb4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8010cb8:	b298      	uxth	r0, r3
 8010cba:	fb06 a000 	mla	r0, r6, r0, sl
 8010cbe:	0c02      	lsrs	r2, r0, #16
 8010cc0:	0c1b      	lsrs	r3, r3, #16
 8010cc2:	fb06 2303 	mla	r3, r6, r3, r2
 8010cc6:	f8de 2000 	ldr.w	r2, [lr]
 8010cca:	b280      	uxth	r0, r0
 8010ccc:	b292      	uxth	r2, r2
 8010cce:	1a12      	subs	r2, r2, r0
 8010cd0:	445a      	add	r2, fp
 8010cd2:	f8de 0000 	ldr.w	r0, [lr]
 8010cd6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010cda:	b29b      	uxth	r3, r3
 8010cdc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8010ce0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8010ce4:	b292      	uxth	r2, r2
 8010ce6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8010cea:	45e1      	cmp	r9, ip
 8010cec:	f84e 2b04 	str.w	r2, [lr], #4
 8010cf0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8010cf4:	d2de      	bcs.n	8010cb4 <quorem+0x42>
 8010cf6:	9b00      	ldr	r3, [sp, #0]
 8010cf8:	58eb      	ldr	r3, [r5, r3]
 8010cfa:	b92b      	cbnz	r3, 8010d08 <quorem+0x96>
 8010cfc:	9b01      	ldr	r3, [sp, #4]
 8010cfe:	3b04      	subs	r3, #4
 8010d00:	429d      	cmp	r5, r3
 8010d02:	461a      	mov	r2, r3
 8010d04:	d32f      	bcc.n	8010d66 <quorem+0xf4>
 8010d06:	613c      	str	r4, [r7, #16]
 8010d08:	4638      	mov	r0, r7
 8010d0a:	f001 f97f 	bl	801200c <__mcmp>
 8010d0e:	2800      	cmp	r0, #0
 8010d10:	db25      	blt.n	8010d5e <quorem+0xec>
 8010d12:	4629      	mov	r1, r5
 8010d14:	2000      	movs	r0, #0
 8010d16:	f858 2b04 	ldr.w	r2, [r8], #4
 8010d1a:	f8d1 c000 	ldr.w	ip, [r1]
 8010d1e:	fa1f fe82 	uxth.w	lr, r2
 8010d22:	fa1f f38c 	uxth.w	r3, ip
 8010d26:	eba3 030e 	sub.w	r3, r3, lr
 8010d2a:	4403      	add	r3, r0
 8010d2c:	0c12      	lsrs	r2, r2, #16
 8010d2e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8010d32:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8010d36:	b29b      	uxth	r3, r3
 8010d38:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010d3c:	45c1      	cmp	r9, r8
 8010d3e:	f841 3b04 	str.w	r3, [r1], #4
 8010d42:	ea4f 4022 	mov.w	r0, r2, asr #16
 8010d46:	d2e6      	bcs.n	8010d16 <quorem+0xa4>
 8010d48:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010d4c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010d50:	b922      	cbnz	r2, 8010d5c <quorem+0xea>
 8010d52:	3b04      	subs	r3, #4
 8010d54:	429d      	cmp	r5, r3
 8010d56:	461a      	mov	r2, r3
 8010d58:	d30b      	bcc.n	8010d72 <quorem+0x100>
 8010d5a:	613c      	str	r4, [r7, #16]
 8010d5c:	3601      	adds	r6, #1
 8010d5e:	4630      	mov	r0, r6
 8010d60:	b003      	add	sp, #12
 8010d62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010d66:	6812      	ldr	r2, [r2, #0]
 8010d68:	3b04      	subs	r3, #4
 8010d6a:	2a00      	cmp	r2, #0
 8010d6c:	d1cb      	bne.n	8010d06 <quorem+0x94>
 8010d6e:	3c01      	subs	r4, #1
 8010d70:	e7c6      	b.n	8010d00 <quorem+0x8e>
 8010d72:	6812      	ldr	r2, [r2, #0]
 8010d74:	3b04      	subs	r3, #4
 8010d76:	2a00      	cmp	r2, #0
 8010d78:	d1ef      	bne.n	8010d5a <quorem+0xe8>
 8010d7a:	3c01      	subs	r4, #1
 8010d7c:	e7ea      	b.n	8010d54 <quorem+0xe2>
 8010d7e:	2000      	movs	r0, #0
 8010d80:	e7ee      	b.n	8010d60 <quorem+0xee>
 8010d82:	0000      	movs	r0, r0
 8010d84:	0000      	movs	r0, r0
	...

08010d88 <_dtoa_r>:
 8010d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010d8c:	69c7      	ldr	r7, [r0, #28]
 8010d8e:	b097      	sub	sp, #92	@ 0x5c
 8010d90:	ed8d 0b04 	vstr	d0, [sp, #16]
 8010d94:	ec55 4b10 	vmov	r4, r5, d0
 8010d98:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8010d9a:	9107      	str	r1, [sp, #28]
 8010d9c:	4681      	mov	r9, r0
 8010d9e:	920c      	str	r2, [sp, #48]	@ 0x30
 8010da0:	9311      	str	r3, [sp, #68]	@ 0x44
 8010da2:	b97f      	cbnz	r7, 8010dc4 <_dtoa_r+0x3c>
 8010da4:	2010      	movs	r0, #16
 8010da6:	f000 fe09 	bl	80119bc <malloc>
 8010daa:	4602      	mov	r2, r0
 8010dac:	f8c9 001c 	str.w	r0, [r9, #28]
 8010db0:	b920      	cbnz	r0, 8010dbc <_dtoa_r+0x34>
 8010db2:	4ba9      	ldr	r3, [pc, #676]	@ (8011058 <_dtoa_r+0x2d0>)
 8010db4:	21ef      	movs	r1, #239	@ 0xef
 8010db6:	48a9      	ldr	r0, [pc, #676]	@ (801105c <_dtoa_r+0x2d4>)
 8010db8:	f001 fc44 	bl	8012644 <__assert_func>
 8010dbc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8010dc0:	6007      	str	r7, [r0, #0]
 8010dc2:	60c7      	str	r7, [r0, #12]
 8010dc4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010dc8:	6819      	ldr	r1, [r3, #0]
 8010dca:	b159      	cbz	r1, 8010de4 <_dtoa_r+0x5c>
 8010dcc:	685a      	ldr	r2, [r3, #4]
 8010dce:	604a      	str	r2, [r1, #4]
 8010dd0:	2301      	movs	r3, #1
 8010dd2:	4093      	lsls	r3, r2
 8010dd4:	608b      	str	r3, [r1, #8]
 8010dd6:	4648      	mov	r0, r9
 8010dd8:	f000 fee6 	bl	8011ba8 <_Bfree>
 8010ddc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010de0:	2200      	movs	r2, #0
 8010de2:	601a      	str	r2, [r3, #0]
 8010de4:	1e2b      	subs	r3, r5, #0
 8010de6:	bfb9      	ittee	lt
 8010de8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8010dec:	9305      	strlt	r3, [sp, #20]
 8010dee:	2300      	movge	r3, #0
 8010df0:	6033      	strge	r3, [r6, #0]
 8010df2:	9f05      	ldr	r7, [sp, #20]
 8010df4:	4b9a      	ldr	r3, [pc, #616]	@ (8011060 <_dtoa_r+0x2d8>)
 8010df6:	bfbc      	itt	lt
 8010df8:	2201      	movlt	r2, #1
 8010dfa:	6032      	strlt	r2, [r6, #0]
 8010dfc:	43bb      	bics	r3, r7
 8010dfe:	d112      	bne.n	8010e26 <_dtoa_r+0x9e>
 8010e00:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8010e02:	f242 730f 	movw	r3, #9999	@ 0x270f
 8010e06:	6013      	str	r3, [r2, #0]
 8010e08:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8010e0c:	4323      	orrs	r3, r4
 8010e0e:	f000 855a 	beq.w	80118c6 <_dtoa_r+0xb3e>
 8010e12:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8010e14:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8011074 <_dtoa_r+0x2ec>
 8010e18:	2b00      	cmp	r3, #0
 8010e1a:	f000 855c 	beq.w	80118d6 <_dtoa_r+0xb4e>
 8010e1e:	f10a 0303 	add.w	r3, sl, #3
 8010e22:	f000 bd56 	b.w	80118d2 <_dtoa_r+0xb4a>
 8010e26:	ed9d 7b04 	vldr	d7, [sp, #16]
 8010e2a:	2200      	movs	r2, #0
 8010e2c:	ec51 0b17 	vmov	r0, r1, d7
 8010e30:	2300      	movs	r3, #0
 8010e32:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8010e36:	f7ef fe6f 	bl	8000b18 <__aeabi_dcmpeq>
 8010e3a:	4680      	mov	r8, r0
 8010e3c:	b158      	cbz	r0, 8010e56 <_dtoa_r+0xce>
 8010e3e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8010e40:	2301      	movs	r3, #1
 8010e42:	6013      	str	r3, [r2, #0]
 8010e44:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8010e46:	b113      	cbz	r3, 8010e4e <_dtoa_r+0xc6>
 8010e48:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8010e4a:	4b86      	ldr	r3, [pc, #536]	@ (8011064 <_dtoa_r+0x2dc>)
 8010e4c:	6013      	str	r3, [r2, #0]
 8010e4e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8011078 <_dtoa_r+0x2f0>
 8010e52:	f000 bd40 	b.w	80118d6 <_dtoa_r+0xb4e>
 8010e56:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8010e5a:	aa14      	add	r2, sp, #80	@ 0x50
 8010e5c:	a915      	add	r1, sp, #84	@ 0x54
 8010e5e:	4648      	mov	r0, r9
 8010e60:	f001 f984 	bl	801216c <__d2b>
 8010e64:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8010e68:	9002      	str	r0, [sp, #8]
 8010e6a:	2e00      	cmp	r6, #0
 8010e6c:	d078      	beq.n	8010f60 <_dtoa_r+0x1d8>
 8010e6e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010e70:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8010e74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010e78:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010e7c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8010e80:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8010e84:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8010e88:	4619      	mov	r1, r3
 8010e8a:	2200      	movs	r2, #0
 8010e8c:	4b76      	ldr	r3, [pc, #472]	@ (8011068 <_dtoa_r+0x2e0>)
 8010e8e:	f7ef fa23 	bl	80002d8 <__aeabi_dsub>
 8010e92:	a36b      	add	r3, pc, #428	@ (adr r3, 8011040 <_dtoa_r+0x2b8>)
 8010e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e98:	f7ef fbd6 	bl	8000648 <__aeabi_dmul>
 8010e9c:	a36a      	add	r3, pc, #424	@ (adr r3, 8011048 <_dtoa_r+0x2c0>)
 8010e9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ea2:	f7ef fa1b 	bl	80002dc <__adddf3>
 8010ea6:	4604      	mov	r4, r0
 8010ea8:	4630      	mov	r0, r6
 8010eaa:	460d      	mov	r5, r1
 8010eac:	f7ef fb62 	bl	8000574 <__aeabi_i2d>
 8010eb0:	a367      	add	r3, pc, #412	@ (adr r3, 8011050 <_dtoa_r+0x2c8>)
 8010eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010eb6:	f7ef fbc7 	bl	8000648 <__aeabi_dmul>
 8010eba:	4602      	mov	r2, r0
 8010ebc:	460b      	mov	r3, r1
 8010ebe:	4620      	mov	r0, r4
 8010ec0:	4629      	mov	r1, r5
 8010ec2:	f7ef fa0b 	bl	80002dc <__adddf3>
 8010ec6:	4604      	mov	r4, r0
 8010ec8:	460d      	mov	r5, r1
 8010eca:	f7ef fe6d 	bl	8000ba8 <__aeabi_d2iz>
 8010ece:	2200      	movs	r2, #0
 8010ed0:	4607      	mov	r7, r0
 8010ed2:	2300      	movs	r3, #0
 8010ed4:	4620      	mov	r0, r4
 8010ed6:	4629      	mov	r1, r5
 8010ed8:	f7ef fe28 	bl	8000b2c <__aeabi_dcmplt>
 8010edc:	b140      	cbz	r0, 8010ef0 <_dtoa_r+0x168>
 8010ede:	4638      	mov	r0, r7
 8010ee0:	f7ef fb48 	bl	8000574 <__aeabi_i2d>
 8010ee4:	4622      	mov	r2, r4
 8010ee6:	462b      	mov	r3, r5
 8010ee8:	f7ef fe16 	bl	8000b18 <__aeabi_dcmpeq>
 8010eec:	b900      	cbnz	r0, 8010ef0 <_dtoa_r+0x168>
 8010eee:	3f01      	subs	r7, #1
 8010ef0:	2f16      	cmp	r7, #22
 8010ef2:	d852      	bhi.n	8010f9a <_dtoa_r+0x212>
 8010ef4:	4b5d      	ldr	r3, [pc, #372]	@ (801106c <_dtoa_r+0x2e4>)
 8010ef6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8010efa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010efe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010f02:	f7ef fe13 	bl	8000b2c <__aeabi_dcmplt>
 8010f06:	2800      	cmp	r0, #0
 8010f08:	d049      	beq.n	8010f9e <_dtoa_r+0x216>
 8010f0a:	3f01      	subs	r7, #1
 8010f0c:	2300      	movs	r3, #0
 8010f0e:	9310      	str	r3, [sp, #64]	@ 0x40
 8010f10:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8010f12:	1b9b      	subs	r3, r3, r6
 8010f14:	1e5a      	subs	r2, r3, #1
 8010f16:	bf45      	ittet	mi
 8010f18:	f1c3 0301 	rsbmi	r3, r3, #1
 8010f1c:	9300      	strmi	r3, [sp, #0]
 8010f1e:	2300      	movpl	r3, #0
 8010f20:	2300      	movmi	r3, #0
 8010f22:	9206      	str	r2, [sp, #24]
 8010f24:	bf54      	ite	pl
 8010f26:	9300      	strpl	r3, [sp, #0]
 8010f28:	9306      	strmi	r3, [sp, #24]
 8010f2a:	2f00      	cmp	r7, #0
 8010f2c:	db39      	blt.n	8010fa2 <_dtoa_r+0x21a>
 8010f2e:	9b06      	ldr	r3, [sp, #24]
 8010f30:	970d      	str	r7, [sp, #52]	@ 0x34
 8010f32:	443b      	add	r3, r7
 8010f34:	9306      	str	r3, [sp, #24]
 8010f36:	2300      	movs	r3, #0
 8010f38:	9308      	str	r3, [sp, #32]
 8010f3a:	9b07      	ldr	r3, [sp, #28]
 8010f3c:	2b09      	cmp	r3, #9
 8010f3e:	d863      	bhi.n	8011008 <_dtoa_r+0x280>
 8010f40:	2b05      	cmp	r3, #5
 8010f42:	bfc4      	itt	gt
 8010f44:	3b04      	subgt	r3, #4
 8010f46:	9307      	strgt	r3, [sp, #28]
 8010f48:	9b07      	ldr	r3, [sp, #28]
 8010f4a:	f1a3 0302 	sub.w	r3, r3, #2
 8010f4e:	bfcc      	ite	gt
 8010f50:	2400      	movgt	r4, #0
 8010f52:	2401      	movle	r4, #1
 8010f54:	2b03      	cmp	r3, #3
 8010f56:	d863      	bhi.n	8011020 <_dtoa_r+0x298>
 8010f58:	e8df f003 	tbb	[pc, r3]
 8010f5c:	2b375452 	.word	0x2b375452
 8010f60:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8010f64:	441e      	add	r6, r3
 8010f66:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8010f6a:	2b20      	cmp	r3, #32
 8010f6c:	bfc1      	itttt	gt
 8010f6e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8010f72:	409f      	lslgt	r7, r3
 8010f74:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8010f78:	fa24 f303 	lsrgt.w	r3, r4, r3
 8010f7c:	bfd6      	itet	le
 8010f7e:	f1c3 0320 	rsble	r3, r3, #32
 8010f82:	ea47 0003 	orrgt.w	r0, r7, r3
 8010f86:	fa04 f003 	lslle.w	r0, r4, r3
 8010f8a:	f7ef fae3 	bl	8000554 <__aeabi_ui2d>
 8010f8e:	2201      	movs	r2, #1
 8010f90:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8010f94:	3e01      	subs	r6, #1
 8010f96:	9212      	str	r2, [sp, #72]	@ 0x48
 8010f98:	e776      	b.n	8010e88 <_dtoa_r+0x100>
 8010f9a:	2301      	movs	r3, #1
 8010f9c:	e7b7      	b.n	8010f0e <_dtoa_r+0x186>
 8010f9e:	9010      	str	r0, [sp, #64]	@ 0x40
 8010fa0:	e7b6      	b.n	8010f10 <_dtoa_r+0x188>
 8010fa2:	9b00      	ldr	r3, [sp, #0]
 8010fa4:	1bdb      	subs	r3, r3, r7
 8010fa6:	9300      	str	r3, [sp, #0]
 8010fa8:	427b      	negs	r3, r7
 8010faa:	9308      	str	r3, [sp, #32]
 8010fac:	2300      	movs	r3, #0
 8010fae:	930d      	str	r3, [sp, #52]	@ 0x34
 8010fb0:	e7c3      	b.n	8010f3a <_dtoa_r+0x1b2>
 8010fb2:	2301      	movs	r3, #1
 8010fb4:	9309      	str	r3, [sp, #36]	@ 0x24
 8010fb6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010fb8:	eb07 0b03 	add.w	fp, r7, r3
 8010fbc:	f10b 0301 	add.w	r3, fp, #1
 8010fc0:	2b01      	cmp	r3, #1
 8010fc2:	9303      	str	r3, [sp, #12]
 8010fc4:	bfb8      	it	lt
 8010fc6:	2301      	movlt	r3, #1
 8010fc8:	e006      	b.n	8010fd8 <_dtoa_r+0x250>
 8010fca:	2301      	movs	r3, #1
 8010fcc:	9309      	str	r3, [sp, #36]	@ 0x24
 8010fce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010fd0:	2b00      	cmp	r3, #0
 8010fd2:	dd28      	ble.n	8011026 <_dtoa_r+0x29e>
 8010fd4:	469b      	mov	fp, r3
 8010fd6:	9303      	str	r3, [sp, #12]
 8010fd8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8010fdc:	2100      	movs	r1, #0
 8010fde:	2204      	movs	r2, #4
 8010fe0:	f102 0514 	add.w	r5, r2, #20
 8010fe4:	429d      	cmp	r5, r3
 8010fe6:	d926      	bls.n	8011036 <_dtoa_r+0x2ae>
 8010fe8:	6041      	str	r1, [r0, #4]
 8010fea:	4648      	mov	r0, r9
 8010fec:	f000 fd9c 	bl	8011b28 <_Balloc>
 8010ff0:	4682      	mov	sl, r0
 8010ff2:	2800      	cmp	r0, #0
 8010ff4:	d142      	bne.n	801107c <_dtoa_r+0x2f4>
 8010ff6:	4b1e      	ldr	r3, [pc, #120]	@ (8011070 <_dtoa_r+0x2e8>)
 8010ff8:	4602      	mov	r2, r0
 8010ffa:	f240 11af 	movw	r1, #431	@ 0x1af
 8010ffe:	e6da      	b.n	8010db6 <_dtoa_r+0x2e>
 8011000:	2300      	movs	r3, #0
 8011002:	e7e3      	b.n	8010fcc <_dtoa_r+0x244>
 8011004:	2300      	movs	r3, #0
 8011006:	e7d5      	b.n	8010fb4 <_dtoa_r+0x22c>
 8011008:	2401      	movs	r4, #1
 801100a:	2300      	movs	r3, #0
 801100c:	9307      	str	r3, [sp, #28]
 801100e:	9409      	str	r4, [sp, #36]	@ 0x24
 8011010:	f04f 3bff 	mov.w	fp, #4294967295
 8011014:	2200      	movs	r2, #0
 8011016:	f8cd b00c 	str.w	fp, [sp, #12]
 801101a:	2312      	movs	r3, #18
 801101c:	920c      	str	r2, [sp, #48]	@ 0x30
 801101e:	e7db      	b.n	8010fd8 <_dtoa_r+0x250>
 8011020:	2301      	movs	r3, #1
 8011022:	9309      	str	r3, [sp, #36]	@ 0x24
 8011024:	e7f4      	b.n	8011010 <_dtoa_r+0x288>
 8011026:	f04f 0b01 	mov.w	fp, #1
 801102a:	f8cd b00c 	str.w	fp, [sp, #12]
 801102e:	465b      	mov	r3, fp
 8011030:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8011034:	e7d0      	b.n	8010fd8 <_dtoa_r+0x250>
 8011036:	3101      	adds	r1, #1
 8011038:	0052      	lsls	r2, r2, #1
 801103a:	e7d1      	b.n	8010fe0 <_dtoa_r+0x258>
 801103c:	f3af 8000 	nop.w
 8011040:	636f4361 	.word	0x636f4361
 8011044:	3fd287a7 	.word	0x3fd287a7
 8011048:	8b60c8b3 	.word	0x8b60c8b3
 801104c:	3fc68a28 	.word	0x3fc68a28
 8011050:	509f79fb 	.word	0x509f79fb
 8011054:	3fd34413 	.word	0x3fd34413
 8011058:	080149d1 	.word	0x080149d1
 801105c:	080149e8 	.word	0x080149e8
 8011060:	7ff00000 	.word	0x7ff00000
 8011064:	080149a1 	.word	0x080149a1
 8011068:	3ff80000 	.word	0x3ff80000
 801106c:	08014b38 	.word	0x08014b38
 8011070:	08014a40 	.word	0x08014a40
 8011074:	080149cd 	.word	0x080149cd
 8011078:	080149a0 	.word	0x080149a0
 801107c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011080:	6018      	str	r0, [r3, #0]
 8011082:	9b03      	ldr	r3, [sp, #12]
 8011084:	2b0e      	cmp	r3, #14
 8011086:	f200 80a1 	bhi.w	80111cc <_dtoa_r+0x444>
 801108a:	2c00      	cmp	r4, #0
 801108c:	f000 809e 	beq.w	80111cc <_dtoa_r+0x444>
 8011090:	2f00      	cmp	r7, #0
 8011092:	dd33      	ble.n	80110fc <_dtoa_r+0x374>
 8011094:	4b9c      	ldr	r3, [pc, #624]	@ (8011308 <_dtoa_r+0x580>)
 8011096:	f007 020f 	and.w	r2, r7, #15
 801109a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801109e:	ed93 7b00 	vldr	d7, [r3]
 80110a2:	05f8      	lsls	r0, r7, #23
 80110a4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80110a8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80110ac:	d516      	bpl.n	80110dc <_dtoa_r+0x354>
 80110ae:	4b97      	ldr	r3, [pc, #604]	@ (801130c <_dtoa_r+0x584>)
 80110b0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80110b4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80110b8:	f7ef fbf0 	bl	800089c <__aeabi_ddiv>
 80110bc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80110c0:	f004 040f 	and.w	r4, r4, #15
 80110c4:	2603      	movs	r6, #3
 80110c6:	4d91      	ldr	r5, [pc, #580]	@ (801130c <_dtoa_r+0x584>)
 80110c8:	b954      	cbnz	r4, 80110e0 <_dtoa_r+0x358>
 80110ca:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80110ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80110d2:	f7ef fbe3 	bl	800089c <__aeabi_ddiv>
 80110d6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80110da:	e028      	b.n	801112e <_dtoa_r+0x3a6>
 80110dc:	2602      	movs	r6, #2
 80110de:	e7f2      	b.n	80110c6 <_dtoa_r+0x33e>
 80110e0:	07e1      	lsls	r1, r4, #31
 80110e2:	d508      	bpl.n	80110f6 <_dtoa_r+0x36e>
 80110e4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80110e8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80110ec:	f7ef faac 	bl	8000648 <__aeabi_dmul>
 80110f0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80110f4:	3601      	adds	r6, #1
 80110f6:	1064      	asrs	r4, r4, #1
 80110f8:	3508      	adds	r5, #8
 80110fa:	e7e5      	b.n	80110c8 <_dtoa_r+0x340>
 80110fc:	f000 80af 	beq.w	801125e <_dtoa_r+0x4d6>
 8011100:	427c      	negs	r4, r7
 8011102:	4b81      	ldr	r3, [pc, #516]	@ (8011308 <_dtoa_r+0x580>)
 8011104:	4d81      	ldr	r5, [pc, #516]	@ (801130c <_dtoa_r+0x584>)
 8011106:	f004 020f 	and.w	r2, r4, #15
 801110a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801110e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011112:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011116:	f7ef fa97 	bl	8000648 <__aeabi_dmul>
 801111a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801111e:	1124      	asrs	r4, r4, #4
 8011120:	2300      	movs	r3, #0
 8011122:	2602      	movs	r6, #2
 8011124:	2c00      	cmp	r4, #0
 8011126:	f040 808f 	bne.w	8011248 <_dtoa_r+0x4c0>
 801112a:	2b00      	cmp	r3, #0
 801112c:	d1d3      	bne.n	80110d6 <_dtoa_r+0x34e>
 801112e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011130:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8011134:	2b00      	cmp	r3, #0
 8011136:	f000 8094 	beq.w	8011262 <_dtoa_r+0x4da>
 801113a:	4b75      	ldr	r3, [pc, #468]	@ (8011310 <_dtoa_r+0x588>)
 801113c:	2200      	movs	r2, #0
 801113e:	4620      	mov	r0, r4
 8011140:	4629      	mov	r1, r5
 8011142:	f7ef fcf3 	bl	8000b2c <__aeabi_dcmplt>
 8011146:	2800      	cmp	r0, #0
 8011148:	f000 808b 	beq.w	8011262 <_dtoa_r+0x4da>
 801114c:	9b03      	ldr	r3, [sp, #12]
 801114e:	2b00      	cmp	r3, #0
 8011150:	f000 8087 	beq.w	8011262 <_dtoa_r+0x4da>
 8011154:	f1bb 0f00 	cmp.w	fp, #0
 8011158:	dd34      	ble.n	80111c4 <_dtoa_r+0x43c>
 801115a:	4620      	mov	r0, r4
 801115c:	4b6d      	ldr	r3, [pc, #436]	@ (8011314 <_dtoa_r+0x58c>)
 801115e:	2200      	movs	r2, #0
 8011160:	4629      	mov	r1, r5
 8011162:	f7ef fa71 	bl	8000648 <__aeabi_dmul>
 8011166:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801116a:	f107 38ff 	add.w	r8, r7, #4294967295
 801116e:	3601      	adds	r6, #1
 8011170:	465c      	mov	r4, fp
 8011172:	4630      	mov	r0, r6
 8011174:	f7ef f9fe 	bl	8000574 <__aeabi_i2d>
 8011178:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801117c:	f7ef fa64 	bl	8000648 <__aeabi_dmul>
 8011180:	4b65      	ldr	r3, [pc, #404]	@ (8011318 <_dtoa_r+0x590>)
 8011182:	2200      	movs	r2, #0
 8011184:	f7ef f8aa 	bl	80002dc <__adddf3>
 8011188:	4605      	mov	r5, r0
 801118a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801118e:	2c00      	cmp	r4, #0
 8011190:	d16a      	bne.n	8011268 <_dtoa_r+0x4e0>
 8011192:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011196:	4b61      	ldr	r3, [pc, #388]	@ (801131c <_dtoa_r+0x594>)
 8011198:	2200      	movs	r2, #0
 801119a:	f7ef f89d 	bl	80002d8 <__aeabi_dsub>
 801119e:	4602      	mov	r2, r0
 80111a0:	460b      	mov	r3, r1
 80111a2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80111a6:	462a      	mov	r2, r5
 80111a8:	4633      	mov	r3, r6
 80111aa:	f7ef fcdd 	bl	8000b68 <__aeabi_dcmpgt>
 80111ae:	2800      	cmp	r0, #0
 80111b0:	f040 8298 	bne.w	80116e4 <_dtoa_r+0x95c>
 80111b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80111b8:	462a      	mov	r2, r5
 80111ba:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80111be:	f7ef fcb5 	bl	8000b2c <__aeabi_dcmplt>
 80111c2:	bb38      	cbnz	r0, 8011214 <_dtoa_r+0x48c>
 80111c4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80111c8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80111cc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80111ce:	2b00      	cmp	r3, #0
 80111d0:	f2c0 8157 	blt.w	8011482 <_dtoa_r+0x6fa>
 80111d4:	2f0e      	cmp	r7, #14
 80111d6:	f300 8154 	bgt.w	8011482 <_dtoa_r+0x6fa>
 80111da:	4b4b      	ldr	r3, [pc, #300]	@ (8011308 <_dtoa_r+0x580>)
 80111dc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80111e0:	ed93 7b00 	vldr	d7, [r3]
 80111e4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80111e6:	2b00      	cmp	r3, #0
 80111e8:	ed8d 7b00 	vstr	d7, [sp]
 80111ec:	f280 80e5 	bge.w	80113ba <_dtoa_r+0x632>
 80111f0:	9b03      	ldr	r3, [sp, #12]
 80111f2:	2b00      	cmp	r3, #0
 80111f4:	f300 80e1 	bgt.w	80113ba <_dtoa_r+0x632>
 80111f8:	d10c      	bne.n	8011214 <_dtoa_r+0x48c>
 80111fa:	4b48      	ldr	r3, [pc, #288]	@ (801131c <_dtoa_r+0x594>)
 80111fc:	2200      	movs	r2, #0
 80111fe:	ec51 0b17 	vmov	r0, r1, d7
 8011202:	f7ef fa21 	bl	8000648 <__aeabi_dmul>
 8011206:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801120a:	f7ef fca3 	bl	8000b54 <__aeabi_dcmpge>
 801120e:	2800      	cmp	r0, #0
 8011210:	f000 8266 	beq.w	80116e0 <_dtoa_r+0x958>
 8011214:	2400      	movs	r4, #0
 8011216:	4625      	mov	r5, r4
 8011218:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801121a:	4656      	mov	r6, sl
 801121c:	ea6f 0803 	mvn.w	r8, r3
 8011220:	2700      	movs	r7, #0
 8011222:	4621      	mov	r1, r4
 8011224:	4648      	mov	r0, r9
 8011226:	f000 fcbf 	bl	8011ba8 <_Bfree>
 801122a:	2d00      	cmp	r5, #0
 801122c:	f000 80bd 	beq.w	80113aa <_dtoa_r+0x622>
 8011230:	b12f      	cbz	r7, 801123e <_dtoa_r+0x4b6>
 8011232:	42af      	cmp	r7, r5
 8011234:	d003      	beq.n	801123e <_dtoa_r+0x4b6>
 8011236:	4639      	mov	r1, r7
 8011238:	4648      	mov	r0, r9
 801123a:	f000 fcb5 	bl	8011ba8 <_Bfree>
 801123e:	4629      	mov	r1, r5
 8011240:	4648      	mov	r0, r9
 8011242:	f000 fcb1 	bl	8011ba8 <_Bfree>
 8011246:	e0b0      	b.n	80113aa <_dtoa_r+0x622>
 8011248:	07e2      	lsls	r2, r4, #31
 801124a:	d505      	bpl.n	8011258 <_dtoa_r+0x4d0>
 801124c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8011250:	f7ef f9fa 	bl	8000648 <__aeabi_dmul>
 8011254:	3601      	adds	r6, #1
 8011256:	2301      	movs	r3, #1
 8011258:	1064      	asrs	r4, r4, #1
 801125a:	3508      	adds	r5, #8
 801125c:	e762      	b.n	8011124 <_dtoa_r+0x39c>
 801125e:	2602      	movs	r6, #2
 8011260:	e765      	b.n	801112e <_dtoa_r+0x3a6>
 8011262:	9c03      	ldr	r4, [sp, #12]
 8011264:	46b8      	mov	r8, r7
 8011266:	e784      	b.n	8011172 <_dtoa_r+0x3ea>
 8011268:	4b27      	ldr	r3, [pc, #156]	@ (8011308 <_dtoa_r+0x580>)
 801126a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801126c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011270:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8011274:	4454      	add	r4, sl
 8011276:	2900      	cmp	r1, #0
 8011278:	d054      	beq.n	8011324 <_dtoa_r+0x59c>
 801127a:	4929      	ldr	r1, [pc, #164]	@ (8011320 <_dtoa_r+0x598>)
 801127c:	2000      	movs	r0, #0
 801127e:	f7ef fb0d 	bl	800089c <__aeabi_ddiv>
 8011282:	4633      	mov	r3, r6
 8011284:	462a      	mov	r2, r5
 8011286:	f7ef f827 	bl	80002d8 <__aeabi_dsub>
 801128a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801128e:	4656      	mov	r6, sl
 8011290:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011294:	f7ef fc88 	bl	8000ba8 <__aeabi_d2iz>
 8011298:	4605      	mov	r5, r0
 801129a:	f7ef f96b 	bl	8000574 <__aeabi_i2d>
 801129e:	4602      	mov	r2, r0
 80112a0:	460b      	mov	r3, r1
 80112a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80112a6:	f7ef f817 	bl	80002d8 <__aeabi_dsub>
 80112aa:	3530      	adds	r5, #48	@ 0x30
 80112ac:	4602      	mov	r2, r0
 80112ae:	460b      	mov	r3, r1
 80112b0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80112b4:	f806 5b01 	strb.w	r5, [r6], #1
 80112b8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80112bc:	f7ef fc36 	bl	8000b2c <__aeabi_dcmplt>
 80112c0:	2800      	cmp	r0, #0
 80112c2:	d172      	bne.n	80113aa <_dtoa_r+0x622>
 80112c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80112c8:	4911      	ldr	r1, [pc, #68]	@ (8011310 <_dtoa_r+0x588>)
 80112ca:	2000      	movs	r0, #0
 80112cc:	f7ef f804 	bl	80002d8 <__aeabi_dsub>
 80112d0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80112d4:	f7ef fc2a 	bl	8000b2c <__aeabi_dcmplt>
 80112d8:	2800      	cmp	r0, #0
 80112da:	f040 80b4 	bne.w	8011446 <_dtoa_r+0x6be>
 80112de:	42a6      	cmp	r6, r4
 80112e0:	f43f af70 	beq.w	80111c4 <_dtoa_r+0x43c>
 80112e4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80112e8:	4b0a      	ldr	r3, [pc, #40]	@ (8011314 <_dtoa_r+0x58c>)
 80112ea:	2200      	movs	r2, #0
 80112ec:	f7ef f9ac 	bl	8000648 <__aeabi_dmul>
 80112f0:	4b08      	ldr	r3, [pc, #32]	@ (8011314 <_dtoa_r+0x58c>)
 80112f2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80112f6:	2200      	movs	r2, #0
 80112f8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80112fc:	f7ef f9a4 	bl	8000648 <__aeabi_dmul>
 8011300:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011304:	e7c4      	b.n	8011290 <_dtoa_r+0x508>
 8011306:	bf00      	nop
 8011308:	08014b38 	.word	0x08014b38
 801130c:	08014b10 	.word	0x08014b10
 8011310:	3ff00000 	.word	0x3ff00000
 8011314:	40240000 	.word	0x40240000
 8011318:	401c0000 	.word	0x401c0000
 801131c:	40140000 	.word	0x40140000
 8011320:	3fe00000 	.word	0x3fe00000
 8011324:	4631      	mov	r1, r6
 8011326:	4628      	mov	r0, r5
 8011328:	f7ef f98e 	bl	8000648 <__aeabi_dmul>
 801132c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011330:	9413      	str	r4, [sp, #76]	@ 0x4c
 8011332:	4656      	mov	r6, sl
 8011334:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011338:	f7ef fc36 	bl	8000ba8 <__aeabi_d2iz>
 801133c:	4605      	mov	r5, r0
 801133e:	f7ef f919 	bl	8000574 <__aeabi_i2d>
 8011342:	4602      	mov	r2, r0
 8011344:	460b      	mov	r3, r1
 8011346:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801134a:	f7ee ffc5 	bl	80002d8 <__aeabi_dsub>
 801134e:	3530      	adds	r5, #48	@ 0x30
 8011350:	f806 5b01 	strb.w	r5, [r6], #1
 8011354:	4602      	mov	r2, r0
 8011356:	460b      	mov	r3, r1
 8011358:	42a6      	cmp	r6, r4
 801135a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801135e:	f04f 0200 	mov.w	r2, #0
 8011362:	d124      	bne.n	80113ae <_dtoa_r+0x626>
 8011364:	4baf      	ldr	r3, [pc, #700]	@ (8011624 <_dtoa_r+0x89c>)
 8011366:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801136a:	f7ee ffb7 	bl	80002dc <__adddf3>
 801136e:	4602      	mov	r2, r0
 8011370:	460b      	mov	r3, r1
 8011372:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011376:	f7ef fbf7 	bl	8000b68 <__aeabi_dcmpgt>
 801137a:	2800      	cmp	r0, #0
 801137c:	d163      	bne.n	8011446 <_dtoa_r+0x6be>
 801137e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011382:	49a8      	ldr	r1, [pc, #672]	@ (8011624 <_dtoa_r+0x89c>)
 8011384:	2000      	movs	r0, #0
 8011386:	f7ee ffa7 	bl	80002d8 <__aeabi_dsub>
 801138a:	4602      	mov	r2, r0
 801138c:	460b      	mov	r3, r1
 801138e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011392:	f7ef fbcb 	bl	8000b2c <__aeabi_dcmplt>
 8011396:	2800      	cmp	r0, #0
 8011398:	f43f af14 	beq.w	80111c4 <_dtoa_r+0x43c>
 801139c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 801139e:	1e73      	subs	r3, r6, #1
 80113a0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80113a2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80113a6:	2b30      	cmp	r3, #48	@ 0x30
 80113a8:	d0f8      	beq.n	801139c <_dtoa_r+0x614>
 80113aa:	4647      	mov	r7, r8
 80113ac:	e03b      	b.n	8011426 <_dtoa_r+0x69e>
 80113ae:	4b9e      	ldr	r3, [pc, #632]	@ (8011628 <_dtoa_r+0x8a0>)
 80113b0:	f7ef f94a 	bl	8000648 <__aeabi_dmul>
 80113b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80113b8:	e7bc      	b.n	8011334 <_dtoa_r+0x5ac>
 80113ba:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80113be:	4656      	mov	r6, sl
 80113c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80113c4:	4620      	mov	r0, r4
 80113c6:	4629      	mov	r1, r5
 80113c8:	f7ef fa68 	bl	800089c <__aeabi_ddiv>
 80113cc:	f7ef fbec 	bl	8000ba8 <__aeabi_d2iz>
 80113d0:	4680      	mov	r8, r0
 80113d2:	f7ef f8cf 	bl	8000574 <__aeabi_i2d>
 80113d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80113da:	f7ef f935 	bl	8000648 <__aeabi_dmul>
 80113de:	4602      	mov	r2, r0
 80113e0:	460b      	mov	r3, r1
 80113e2:	4620      	mov	r0, r4
 80113e4:	4629      	mov	r1, r5
 80113e6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80113ea:	f7ee ff75 	bl	80002d8 <__aeabi_dsub>
 80113ee:	f806 4b01 	strb.w	r4, [r6], #1
 80113f2:	9d03      	ldr	r5, [sp, #12]
 80113f4:	eba6 040a 	sub.w	r4, r6, sl
 80113f8:	42a5      	cmp	r5, r4
 80113fa:	4602      	mov	r2, r0
 80113fc:	460b      	mov	r3, r1
 80113fe:	d133      	bne.n	8011468 <_dtoa_r+0x6e0>
 8011400:	f7ee ff6c 	bl	80002dc <__adddf3>
 8011404:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011408:	4604      	mov	r4, r0
 801140a:	460d      	mov	r5, r1
 801140c:	f7ef fbac 	bl	8000b68 <__aeabi_dcmpgt>
 8011410:	b9c0      	cbnz	r0, 8011444 <_dtoa_r+0x6bc>
 8011412:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011416:	4620      	mov	r0, r4
 8011418:	4629      	mov	r1, r5
 801141a:	f7ef fb7d 	bl	8000b18 <__aeabi_dcmpeq>
 801141e:	b110      	cbz	r0, 8011426 <_dtoa_r+0x69e>
 8011420:	f018 0f01 	tst.w	r8, #1
 8011424:	d10e      	bne.n	8011444 <_dtoa_r+0x6bc>
 8011426:	9902      	ldr	r1, [sp, #8]
 8011428:	4648      	mov	r0, r9
 801142a:	f000 fbbd 	bl	8011ba8 <_Bfree>
 801142e:	2300      	movs	r3, #0
 8011430:	7033      	strb	r3, [r6, #0]
 8011432:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8011434:	3701      	adds	r7, #1
 8011436:	601f      	str	r7, [r3, #0]
 8011438:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801143a:	2b00      	cmp	r3, #0
 801143c:	f000 824b 	beq.w	80118d6 <_dtoa_r+0xb4e>
 8011440:	601e      	str	r6, [r3, #0]
 8011442:	e248      	b.n	80118d6 <_dtoa_r+0xb4e>
 8011444:	46b8      	mov	r8, r7
 8011446:	4633      	mov	r3, r6
 8011448:	461e      	mov	r6, r3
 801144a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801144e:	2a39      	cmp	r2, #57	@ 0x39
 8011450:	d106      	bne.n	8011460 <_dtoa_r+0x6d8>
 8011452:	459a      	cmp	sl, r3
 8011454:	d1f8      	bne.n	8011448 <_dtoa_r+0x6c0>
 8011456:	2230      	movs	r2, #48	@ 0x30
 8011458:	f108 0801 	add.w	r8, r8, #1
 801145c:	f88a 2000 	strb.w	r2, [sl]
 8011460:	781a      	ldrb	r2, [r3, #0]
 8011462:	3201      	adds	r2, #1
 8011464:	701a      	strb	r2, [r3, #0]
 8011466:	e7a0      	b.n	80113aa <_dtoa_r+0x622>
 8011468:	4b6f      	ldr	r3, [pc, #444]	@ (8011628 <_dtoa_r+0x8a0>)
 801146a:	2200      	movs	r2, #0
 801146c:	f7ef f8ec 	bl	8000648 <__aeabi_dmul>
 8011470:	2200      	movs	r2, #0
 8011472:	2300      	movs	r3, #0
 8011474:	4604      	mov	r4, r0
 8011476:	460d      	mov	r5, r1
 8011478:	f7ef fb4e 	bl	8000b18 <__aeabi_dcmpeq>
 801147c:	2800      	cmp	r0, #0
 801147e:	d09f      	beq.n	80113c0 <_dtoa_r+0x638>
 8011480:	e7d1      	b.n	8011426 <_dtoa_r+0x69e>
 8011482:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011484:	2a00      	cmp	r2, #0
 8011486:	f000 80ea 	beq.w	801165e <_dtoa_r+0x8d6>
 801148a:	9a07      	ldr	r2, [sp, #28]
 801148c:	2a01      	cmp	r2, #1
 801148e:	f300 80cd 	bgt.w	801162c <_dtoa_r+0x8a4>
 8011492:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8011494:	2a00      	cmp	r2, #0
 8011496:	f000 80c1 	beq.w	801161c <_dtoa_r+0x894>
 801149a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801149e:	9c08      	ldr	r4, [sp, #32]
 80114a0:	9e00      	ldr	r6, [sp, #0]
 80114a2:	9a00      	ldr	r2, [sp, #0]
 80114a4:	441a      	add	r2, r3
 80114a6:	9200      	str	r2, [sp, #0]
 80114a8:	9a06      	ldr	r2, [sp, #24]
 80114aa:	2101      	movs	r1, #1
 80114ac:	441a      	add	r2, r3
 80114ae:	4648      	mov	r0, r9
 80114b0:	9206      	str	r2, [sp, #24]
 80114b2:	f000 fc2d 	bl	8011d10 <__i2b>
 80114b6:	4605      	mov	r5, r0
 80114b8:	b166      	cbz	r6, 80114d4 <_dtoa_r+0x74c>
 80114ba:	9b06      	ldr	r3, [sp, #24]
 80114bc:	2b00      	cmp	r3, #0
 80114be:	dd09      	ble.n	80114d4 <_dtoa_r+0x74c>
 80114c0:	42b3      	cmp	r3, r6
 80114c2:	9a00      	ldr	r2, [sp, #0]
 80114c4:	bfa8      	it	ge
 80114c6:	4633      	movge	r3, r6
 80114c8:	1ad2      	subs	r2, r2, r3
 80114ca:	9200      	str	r2, [sp, #0]
 80114cc:	9a06      	ldr	r2, [sp, #24]
 80114ce:	1af6      	subs	r6, r6, r3
 80114d0:	1ad3      	subs	r3, r2, r3
 80114d2:	9306      	str	r3, [sp, #24]
 80114d4:	9b08      	ldr	r3, [sp, #32]
 80114d6:	b30b      	cbz	r3, 801151c <_dtoa_r+0x794>
 80114d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80114da:	2b00      	cmp	r3, #0
 80114dc:	f000 80c6 	beq.w	801166c <_dtoa_r+0x8e4>
 80114e0:	2c00      	cmp	r4, #0
 80114e2:	f000 80c0 	beq.w	8011666 <_dtoa_r+0x8de>
 80114e6:	4629      	mov	r1, r5
 80114e8:	4622      	mov	r2, r4
 80114ea:	4648      	mov	r0, r9
 80114ec:	f000 fcc8 	bl	8011e80 <__pow5mult>
 80114f0:	9a02      	ldr	r2, [sp, #8]
 80114f2:	4601      	mov	r1, r0
 80114f4:	4605      	mov	r5, r0
 80114f6:	4648      	mov	r0, r9
 80114f8:	f000 fc20 	bl	8011d3c <__multiply>
 80114fc:	9902      	ldr	r1, [sp, #8]
 80114fe:	4680      	mov	r8, r0
 8011500:	4648      	mov	r0, r9
 8011502:	f000 fb51 	bl	8011ba8 <_Bfree>
 8011506:	9b08      	ldr	r3, [sp, #32]
 8011508:	1b1b      	subs	r3, r3, r4
 801150a:	9308      	str	r3, [sp, #32]
 801150c:	f000 80b1 	beq.w	8011672 <_dtoa_r+0x8ea>
 8011510:	9a08      	ldr	r2, [sp, #32]
 8011512:	4641      	mov	r1, r8
 8011514:	4648      	mov	r0, r9
 8011516:	f000 fcb3 	bl	8011e80 <__pow5mult>
 801151a:	9002      	str	r0, [sp, #8]
 801151c:	2101      	movs	r1, #1
 801151e:	4648      	mov	r0, r9
 8011520:	f000 fbf6 	bl	8011d10 <__i2b>
 8011524:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011526:	4604      	mov	r4, r0
 8011528:	2b00      	cmp	r3, #0
 801152a:	f000 81d8 	beq.w	80118de <_dtoa_r+0xb56>
 801152e:	461a      	mov	r2, r3
 8011530:	4601      	mov	r1, r0
 8011532:	4648      	mov	r0, r9
 8011534:	f000 fca4 	bl	8011e80 <__pow5mult>
 8011538:	9b07      	ldr	r3, [sp, #28]
 801153a:	2b01      	cmp	r3, #1
 801153c:	4604      	mov	r4, r0
 801153e:	f300 809f 	bgt.w	8011680 <_dtoa_r+0x8f8>
 8011542:	9b04      	ldr	r3, [sp, #16]
 8011544:	2b00      	cmp	r3, #0
 8011546:	f040 8097 	bne.w	8011678 <_dtoa_r+0x8f0>
 801154a:	9b05      	ldr	r3, [sp, #20]
 801154c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011550:	2b00      	cmp	r3, #0
 8011552:	f040 8093 	bne.w	801167c <_dtoa_r+0x8f4>
 8011556:	9b05      	ldr	r3, [sp, #20]
 8011558:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801155c:	0d1b      	lsrs	r3, r3, #20
 801155e:	051b      	lsls	r3, r3, #20
 8011560:	b133      	cbz	r3, 8011570 <_dtoa_r+0x7e8>
 8011562:	9b00      	ldr	r3, [sp, #0]
 8011564:	3301      	adds	r3, #1
 8011566:	9300      	str	r3, [sp, #0]
 8011568:	9b06      	ldr	r3, [sp, #24]
 801156a:	3301      	adds	r3, #1
 801156c:	9306      	str	r3, [sp, #24]
 801156e:	2301      	movs	r3, #1
 8011570:	9308      	str	r3, [sp, #32]
 8011572:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011574:	2b00      	cmp	r3, #0
 8011576:	f000 81b8 	beq.w	80118ea <_dtoa_r+0xb62>
 801157a:	6923      	ldr	r3, [r4, #16]
 801157c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011580:	6918      	ldr	r0, [r3, #16]
 8011582:	f000 fb79 	bl	8011c78 <__hi0bits>
 8011586:	f1c0 0020 	rsb	r0, r0, #32
 801158a:	9b06      	ldr	r3, [sp, #24]
 801158c:	4418      	add	r0, r3
 801158e:	f010 001f 	ands.w	r0, r0, #31
 8011592:	f000 8082 	beq.w	801169a <_dtoa_r+0x912>
 8011596:	f1c0 0320 	rsb	r3, r0, #32
 801159a:	2b04      	cmp	r3, #4
 801159c:	dd73      	ble.n	8011686 <_dtoa_r+0x8fe>
 801159e:	9b00      	ldr	r3, [sp, #0]
 80115a0:	f1c0 001c 	rsb	r0, r0, #28
 80115a4:	4403      	add	r3, r0
 80115a6:	9300      	str	r3, [sp, #0]
 80115a8:	9b06      	ldr	r3, [sp, #24]
 80115aa:	4403      	add	r3, r0
 80115ac:	4406      	add	r6, r0
 80115ae:	9306      	str	r3, [sp, #24]
 80115b0:	9b00      	ldr	r3, [sp, #0]
 80115b2:	2b00      	cmp	r3, #0
 80115b4:	dd05      	ble.n	80115c2 <_dtoa_r+0x83a>
 80115b6:	9902      	ldr	r1, [sp, #8]
 80115b8:	461a      	mov	r2, r3
 80115ba:	4648      	mov	r0, r9
 80115bc:	f000 fcba 	bl	8011f34 <__lshift>
 80115c0:	9002      	str	r0, [sp, #8]
 80115c2:	9b06      	ldr	r3, [sp, #24]
 80115c4:	2b00      	cmp	r3, #0
 80115c6:	dd05      	ble.n	80115d4 <_dtoa_r+0x84c>
 80115c8:	4621      	mov	r1, r4
 80115ca:	461a      	mov	r2, r3
 80115cc:	4648      	mov	r0, r9
 80115ce:	f000 fcb1 	bl	8011f34 <__lshift>
 80115d2:	4604      	mov	r4, r0
 80115d4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80115d6:	2b00      	cmp	r3, #0
 80115d8:	d061      	beq.n	801169e <_dtoa_r+0x916>
 80115da:	9802      	ldr	r0, [sp, #8]
 80115dc:	4621      	mov	r1, r4
 80115de:	f000 fd15 	bl	801200c <__mcmp>
 80115e2:	2800      	cmp	r0, #0
 80115e4:	da5b      	bge.n	801169e <_dtoa_r+0x916>
 80115e6:	2300      	movs	r3, #0
 80115e8:	9902      	ldr	r1, [sp, #8]
 80115ea:	220a      	movs	r2, #10
 80115ec:	4648      	mov	r0, r9
 80115ee:	f000 fafd 	bl	8011bec <__multadd>
 80115f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80115f4:	9002      	str	r0, [sp, #8]
 80115f6:	f107 38ff 	add.w	r8, r7, #4294967295
 80115fa:	2b00      	cmp	r3, #0
 80115fc:	f000 8177 	beq.w	80118ee <_dtoa_r+0xb66>
 8011600:	4629      	mov	r1, r5
 8011602:	2300      	movs	r3, #0
 8011604:	220a      	movs	r2, #10
 8011606:	4648      	mov	r0, r9
 8011608:	f000 faf0 	bl	8011bec <__multadd>
 801160c:	f1bb 0f00 	cmp.w	fp, #0
 8011610:	4605      	mov	r5, r0
 8011612:	dc6f      	bgt.n	80116f4 <_dtoa_r+0x96c>
 8011614:	9b07      	ldr	r3, [sp, #28]
 8011616:	2b02      	cmp	r3, #2
 8011618:	dc49      	bgt.n	80116ae <_dtoa_r+0x926>
 801161a:	e06b      	b.n	80116f4 <_dtoa_r+0x96c>
 801161c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801161e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8011622:	e73c      	b.n	801149e <_dtoa_r+0x716>
 8011624:	3fe00000 	.word	0x3fe00000
 8011628:	40240000 	.word	0x40240000
 801162c:	9b03      	ldr	r3, [sp, #12]
 801162e:	1e5c      	subs	r4, r3, #1
 8011630:	9b08      	ldr	r3, [sp, #32]
 8011632:	42a3      	cmp	r3, r4
 8011634:	db09      	blt.n	801164a <_dtoa_r+0x8c2>
 8011636:	1b1c      	subs	r4, r3, r4
 8011638:	9b03      	ldr	r3, [sp, #12]
 801163a:	2b00      	cmp	r3, #0
 801163c:	f6bf af30 	bge.w	80114a0 <_dtoa_r+0x718>
 8011640:	9b00      	ldr	r3, [sp, #0]
 8011642:	9a03      	ldr	r2, [sp, #12]
 8011644:	1a9e      	subs	r6, r3, r2
 8011646:	2300      	movs	r3, #0
 8011648:	e72b      	b.n	80114a2 <_dtoa_r+0x71a>
 801164a:	9b08      	ldr	r3, [sp, #32]
 801164c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801164e:	9408      	str	r4, [sp, #32]
 8011650:	1ae3      	subs	r3, r4, r3
 8011652:	441a      	add	r2, r3
 8011654:	9e00      	ldr	r6, [sp, #0]
 8011656:	9b03      	ldr	r3, [sp, #12]
 8011658:	920d      	str	r2, [sp, #52]	@ 0x34
 801165a:	2400      	movs	r4, #0
 801165c:	e721      	b.n	80114a2 <_dtoa_r+0x71a>
 801165e:	9c08      	ldr	r4, [sp, #32]
 8011660:	9e00      	ldr	r6, [sp, #0]
 8011662:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8011664:	e728      	b.n	80114b8 <_dtoa_r+0x730>
 8011666:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801166a:	e751      	b.n	8011510 <_dtoa_r+0x788>
 801166c:	9a08      	ldr	r2, [sp, #32]
 801166e:	9902      	ldr	r1, [sp, #8]
 8011670:	e750      	b.n	8011514 <_dtoa_r+0x78c>
 8011672:	f8cd 8008 	str.w	r8, [sp, #8]
 8011676:	e751      	b.n	801151c <_dtoa_r+0x794>
 8011678:	2300      	movs	r3, #0
 801167a:	e779      	b.n	8011570 <_dtoa_r+0x7e8>
 801167c:	9b04      	ldr	r3, [sp, #16]
 801167e:	e777      	b.n	8011570 <_dtoa_r+0x7e8>
 8011680:	2300      	movs	r3, #0
 8011682:	9308      	str	r3, [sp, #32]
 8011684:	e779      	b.n	801157a <_dtoa_r+0x7f2>
 8011686:	d093      	beq.n	80115b0 <_dtoa_r+0x828>
 8011688:	9a00      	ldr	r2, [sp, #0]
 801168a:	331c      	adds	r3, #28
 801168c:	441a      	add	r2, r3
 801168e:	9200      	str	r2, [sp, #0]
 8011690:	9a06      	ldr	r2, [sp, #24]
 8011692:	441a      	add	r2, r3
 8011694:	441e      	add	r6, r3
 8011696:	9206      	str	r2, [sp, #24]
 8011698:	e78a      	b.n	80115b0 <_dtoa_r+0x828>
 801169a:	4603      	mov	r3, r0
 801169c:	e7f4      	b.n	8011688 <_dtoa_r+0x900>
 801169e:	9b03      	ldr	r3, [sp, #12]
 80116a0:	2b00      	cmp	r3, #0
 80116a2:	46b8      	mov	r8, r7
 80116a4:	dc20      	bgt.n	80116e8 <_dtoa_r+0x960>
 80116a6:	469b      	mov	fp, r3
 80116a8:	9b07      	ldr	r3, [sp, #28]
 80116aa:	2b02      	cmp	r3, #2
 80116ac:	dd1e      	ble.n	80116ec <_dtoa_r+0x964>
 80116ae:	f1bb 0f00 	cmp.w	fp, #0
 80116b2:	f47f adb1 	bne.w	8011218 <_dtoa_r+0x490>
 80116b6:	4621      	mov	r1, r4
 80116b8:	465b      	mov	r3, fp
 80116ba:	2205      	movs	r2, #5
 80116bc:	4648      	mov	r0, r9
 80116be:	f000 fa95 	bl	8011bec <__multadd>
 80116c2:	4601      	mov	r1, r0
 80116c4:	4604      	mov	r4, r0
 80116c6:	9802      	ldr	r0, [sp, #8]
 80116c8:	f000 fca0 	bl	801200c <__mcmp>
 80116cc:	2800      	cmp	r0, #0
 80116ce:	f77f ada3 	ble.w	8011218 <_dtoa_r+0x490>
 80116d2:	4656      	mov	r6, sl
 80116d4:	2331      	movs	r3, #49	@ 0x31
 80116d6:	f806 3b01 	strb.w	r3, [r6], #1
 80116da:	f108 0801 	add.w	r8, r8, #1
 80116de:	e59f      	b.n	8011220 <_dtoa_r+0x498>
 80116e0:	9c03      	ldr	r4, [sp, #12]
 80116e2:	46b8      	mov	r8, r7
 80116e4:	4625      	mov	r5, r4
 80116e6:	e7f4      	b.n	80116d2 <_dtoa_r+0x94a>
 80116e8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80116ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80116ee:	2b00      	cmp	r3, #0
 80116f0:	f000 8101 	beq.w	80118f6 <_dtoa_r+0xb6e>
 80116f4:	2e00      	cmp	r6, #0
 80116f6:	dd05      	ble.n	8011704 <_dtoa_r+0x97c>
 80116f8:	4629      	mov	r1, r5
 80116fa:	4632      	mov	r2, r6
 80116fc:	4648      	mov	r0, r9
 80116fe:	f000 fc19 	bl	8011f34 <__lshift>
 8011702:	4605      	mov	r5, r0
 8011704:	9b08      	ldr	r3, [sp, #32]
 8011706:	2b00      	cmp	r3, #0
 8011708:	d05c      	beq.n	80117c4 <_dtoa_r+0xa3c>
 801170a:	6869      	ldr	r1, [r5, #4]
 801170c:	4648      	mov	r0, r9
 801170e:	f000 fa0b 	bl	8011b28 <_Balloc>
 8011712:	4606      	mov	r6, r0
 8011714:	b928      	cbnz	r0, 8011722 <_dtoa_r+0x99a>
 8011716:	4b82      	ldr	r3, [pc, #520]	@ (8011920 <_dtoa_r+0xb98>)
 8011718:	4602      	mov	r2, r0
 801171a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801171e:	f7ff bb4a 	b.w	8010db6 <_dtoa_r+0x2e>
 8011722:	692a      	ldr	r2, [r5, #16]
 8011724:	3202      	adds	r2, #2
 8011726:	0092      	lsls	r2, r2, #2
 8011728:	f105 010c 	add.w	r1, r5, #12
 801172c:	300c      	adds	r0, #12
 801172e:	f7ff fa92 	bl	8010c56 <memcpy>
 8011732:	2201      	movs	r2, #1
 8011734:	4631      	mov	r1, r6
 8011736:	4648      	mov	r0, r9
 8011738:	f000 fbfc 	bl	8011f34 <__lshift>
 801173c:	f10a 0301 	add.w	r3, sl, #1
 8011740:	9300      	str	r3, [sp, #0]
 8011742:	eb0a 030b 	add.w	r3, sl, fp
 8011746:	9308      	str	r3, [sp, #32]
 8011748:	9b04      	ldr	r3, [sp, #16]
 801174a:	f003 0301 	and.w	r3, r3, #1
 801174e:	462f      	mov	r7, r5
 8011750:	9306      	str	r3, [sp, #24]
 8011752:	4605      	mov	r5, r0
 8011754:	9b00      	ldr	r3, [sp, #0]
 8011756:	9802      	ldr	r0, [sp, #8]
 8011758:	4621      	mov	r1, r4
 801175a:	f103 3bff 	add.w	fp, r3, #4294967295
 801175e:	f7ff fa88 	bl	8010c72 <quorem>
 8011762:	4603      	mov	r3, r0
 8011764:	3330      	adds	r3, #48	@ 0x30
 8011766:	9003      	str	r0, [sp, #12]
 8011768:	4639      	mov	r1, r7
 801176a:	9802      	ldr	r0, [sp, #8]
 801176c:	9309      	str	r3, [sp, #36]	@ 0x24
 801176e:	f000 fc4d 	bl	801200c <__mcmp>
 8011772:	462a      	mov	r2, r5
 8011774:	9004      	str	r0, [sp, #16]
 8011776:	4621      	mov	r1, r4
 8011778:	4648      	mov	r0, r9
 801177a:	f000 fc63 	bl	8012044 <__mdiff>
 801177e:	68c2      	ldr	r2, [r0, #12]
 8011780:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011782:	4606      	mov	r6, r0
 8011784:	bb02      	cbnz	r2, 80117c8 <_dtoa_r+0xa40>
 8011786:	4601      	mov	r1, r0
 8011788:	9802      	ldr	r0, [sp, #8]
 801178a:	f000 fc3f 	bl	801200c <__mcmp>
 801178e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011790:	4602      	mov	r2, r0
 8011792:	4631      	mov	r1, r6
 8011794:	4648      	mov	r0, r9
 8011796:	920c      	str	r2, [sp, #48]	@ 0x30
 8011798:	9309      	str	r3, [sp, #36]	@ 0x24
 801179a:	f000 fa05 	bl	8011ba8 <_Bfree>
 801179e:	9b07      	ldr	r3, [sp, #28]
 80117a0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80117a2:	9e00      	ldr	r6, [sp, #0]
 80117a4:	ea42 0103 	orr.w	r1, r2, r3
 80117a8:	9b06      	ldr	r3, [sp, #24]
 80117aa:	4319      	orrs	r1, r3
 80117ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80117ae:	d10d      	bne.n	80117cc <_dtoa_r+0xa44>
 80117b0:	2b39      	cmp	r3, #57	@ 0x39
 80117b2:	d027      	beq.n	8011804 <_dtoa_r+0xa7c>
 80117b4:	9a04      	ldr	r2, [sp, #16]
 80117b6:	2a00      	cmp	r2, #0
 80117b8:	dd01      	ble.n	80117be <_dtoa_r+0xa36>
 80117ba:	9b03      	ldr	r3, [sp, #12]
 80117bc:	3331      	adds	r3, #49	@ 0x31
 80117be:	f88b 3000 	strb.w	r3, [fp]
 80117c2:	e52e      	b.n	8011222 <_dtoa_r+0x49a>
 80117c4:	4628      	mov	r0, r5
 80117c6:	e7b9      	b.n	801173c <_dtoa_r+0x9b4>
 80117c8:	2201      	movs	r2, #1
 80117ca:	e7e2      	b.n	8011792 <_dtoa_r+0xa0a>
 80117cc:	9904      	ldr	r1, [sp, #16]
 80117ce:	2900      	cmp	r1, #0
 80117d0:	db04      	blt.n	80117dc <_dtoa_r+0xa54>
 80117d2:	9807      	ldr	r0, [sp, #28]
 80117d4:	4301      	orrs	r1, r0
 80117d6:	9806      	ldr	r0, [sp, #24]
 80117d8:	4301      	orrs	r1, r0
 80117da:	d120      	bne.n	801181e <_dtoa_r+0xa96>
 80117dc:	2a00      	cmp	r2, #0
 80117de:	ddee      	ble.n	80117be <_dtoa_r+0xa36>
 80117e0:	9902      	ldr	r1, [sp, #8]
 80117e2:	9300      	str	r3, [sp, #0]
 80117e4:	2201      	movs	r2, #1
 80117e6:	4648      	mov	r0, r9
 80117e8:	f000 fba4 	bl	8011f34 <__lshift>
 80117ec:	4621      	mov	r1, r4
 80117ee:	9002      	str	r0, [sp, #8]
 80117f0:	f000 fc0c 	bl	801200c <__mcmp>
 80117f4:	2800      	cmp	r0, #0
 80117f6:	9b00      	ldr	r3, [sp, #0]
 80117f8:	dc02      	bgt.n	8011800 <_dtoa_r+0xa78>
 80117fa:	d1e0      	bne.n	80117be <_dtoa_r+0xa36>
 80117fc:	07da      	lsls	r2, r3, #31
 80117fe:	d5de      	bpl.n	80117be <_dtoa_r+0xa36>
 8011800:	2b39      	cmp	r3, #57	@ 0x39
 8011802:	d1da      	bne.n	80117ba <_dtoa_r+0xa32>
 8011804:	2339      	movs	r3, #57	@ 0x39
 8011806:	f88b 3000 	strb.w	r3, [fp]
 801180a:	4633      	mov	r3, r6
 801180c:	461e      	mov	r6, r3
 801180e:	3b01      	subs	r3, #1
 8011810:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8011814:	2a39      	cmp	r2, #57	@ 0x39
 8011816:	d04e      	beq.n	80118b6 <_dtoa_r+0xb2e>
 8011818:	3201      	adds	r2, #1
 801181a:	701a      	strb	r2, [r3, #0]
 801181c:	e501      	b.n	8011222 <_dtoa_r+0x49a>
 801181e:	2a00      	cmp	r2, #0
 8011820:	dd03      	ble.n	801182a <_dtoa_r+0xaa2>
 8011822:	2b39      	cmp	r3, #57	@ 0x39
 8011824:	d0ee      	beq.n	8011804 <_dtoa_r+0xa7c>
 8011826:	3301      	adds	r3, #1
 8011828:	e7c9      	b.n	80117be <_dtoa_r+0xa36>
 801182a:	9a00      	ldr	r2, [sp, #0]
 801182c:	9908      	ldr	r1, [sp, #32]
 801182e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8011832:	428a      	cmp	r2, r1
 8011834:	d028      	beq.n	8011888 <_dtoa_r+0xb00>
 8011836:	9902      	ldr	r1, [sp, #8]
 8011838:	2300      	movs	r3, #0
 801183a:	220a      	movs	r2, #10
 801183c:	4648      	mov	r0, r9
 801183e:	f000 f9d5 	bl	8011bec <__multadd>
 8011842:	42af      	cmp	r7, r5
 8011844:	9002      	str	r0, [sp, #8]
 8011846:	f04f 0300 	mov.w	r3, #0
 801184a:	f04f 020a 	mov.w	r2, #10
 801184e:	4639      	mov	r1, r7
 8011850:	4648      	mov	r0, r9
 8011852:	d107      	bne.n	8011864 <_dtoa_r+0xadc>
 8011854:	f000 f9ca 	bl	8011bec <__multadd>
 8011858:	4607      	mov	r7, r0
 801185a:	4605      	mov	r5, r0
 801185c:	9b00      	ldr	r3, [sp, #0]
 801185e:	3301      	adds	r3, #1
 8011860:	9300      	str	r3, [sp, #0]
 8011862:	e777      	b.n	8011754 <_dtoa_r+0x9cc>
 8011864:	f000 f9c2 	bl	8011bec <__multadd>
 8011868:	4629      	mov	r1, r5
 801186a:	4607      	mov	r7, r0
 801186c:	2300      	movs	r3, #0
 801186e:	220a      	movs	r2, #10
 8011870:	4648      	mov	r0, r9
 8011872:	f000 f9bb 	bl	8011bec <__multadd>
 8011876:	4605      	mov	r5, r0
 8011878:	e7f0      	b.n	801185c <_dtoa_r+0xad4>
 801187a:	f1bb 0f00 	cmp.w	fp, #0
 801187e:	bfcc      	ite	gt
 8011880:	465e      	movgt	r6, fp
 8011882:	2601      	movle	r6, #1
 8011884:	4456      	add	r6, sl
 8011886:	2700      	movs	r7, #0
 8011888:	9902      	ldr	r1, [sp, #8]
 801188a:	9300      	str	r3, [sp, #0]
 801188c:	2201      	movs	r2, #1
 801188e:	4648      	mov	r0, r9
 8011890:	f000 fb50 	bl	8011f34 <__lshift>
 8011894:	4621      	mov	r1, r4
 8011896:	9002      	str	r0, [sp, #8]
 8011898:	f000 fbb8 	bl	801200c <__mcmp>
 801189c:	2800      	cmp	r0, #0
 801189e:	dcb4      	bgt.n	801180a <_dtoa_r+0xa82>
 80118a0:	d102      	bne.n	80118a8 <_dtoa_r+0xb20>
 80118a2:	9b00      	ldr	r3, [sp, #0]
 80118a4:	07db      	lsls	r3, r3, #31
 80118a6:	d4b0      	bmi.n	801180a <_dtoa_r+0xa82>
 80118a8:	4633      	mov	r3, r6
 80118aa:	461e      	mov	r6, r3
 80118ac:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80118b0:	2a30      	cmp	r2, #48	@ 0x30
 80118b2:	d0fa      	beq.n	80118aa <_dtoa_r+0xb22>
 80118b4:	e4b5      	b.n	8011222 <_dtoa_r+0x49a>
 80118b6:	459a      	cmp	sl, r3
 80118b8:	d1a8      	bne.n	801180c <_dtoa_r+0xa84>
 80118ba:	2331      	movs	r3, #49	@ 0x31
 80118bc:	f108 0801 	add.w	r8, r8, #1
 80118c0:	f88a 3000 	strb.w	r3, [sl]
 80118c4:	e4ad      	b.n	8011222 <_dtoa_r+0x49a>
 80118c6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80118c8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8011924 <_dtoa_r+0xb9c>
 80118cc:	b11b      	cbz	r3, 80118d6 <_dtoa_r+0xb4e>
 80118ce:	f10a 0308 	add.w	r3, sl, #8
 80118d2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80118d4:	6013      	str	r3, [r2, #0]
 80118d6:	4650      	mov	r0, sl
 80118d8:	b017      	add	sp, #92	@ 0x5c
 80118da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80118de:	9b07      	ldr	r3, [sp, #28]
 80118e0:	2b01      	cmp	r3, #1
 80118e2:	f77f ae2e 	ble.w	8011542 <_dtoa_r+0x7ba>
 80118e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80118e8:	9308      	str	r3, [sp, #32]
 80118ea:	2001      	movs	r0, #1
 80118ec:	e64d      	b.n	801158a <_dtoa_r+0x802>
 80118ee:	f1bb 0f00 	cmp.w	fp, #0
 80118f2:	f77f aed9 	ble.w	80116a8 <_dtoa_r+0x920>
 80118f6:	4656      	mov	r6, sl
 80118f8:	9802      	ldr	r0, [sp, #8]
 80118fa:	4621      	mov	r1, r4
 80118fc:	f7ff f9b9 	bl	8010c72 <quorem>
 8011900:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8011904:	f806 3b01 	strb.w	r3, [r6], #1
 8011908:	eba6 020a 	sub.w	r2, r6, sl
 801190c:	4593      	cmp	fp, r2
 801190e:	ddb4      	ble.n	801187a <_dtoa_r+0xaf2>
 8011910:	9902      	ldr	r1, [sp, #8]
 8011912:	2300      	movs	r3, #0
 8011914:	220a      	movs	r2, #10
 8011916:	4648      	mov	r0, r9
 8011918:	f000 f968 	bl	8011bec <__multadd>
 801191c:	9002      	str	r0, [sp, #8]
 801191e:	e7eb      	b.n	80118f8 <_dtoa_r+0xb70>
 8011920:	08014a40 	.word	0x08014a40
 8011924:	080149c4 	.word	0x080149c4

08011928 <_free_r>:
 8011928:	b538      	push	{r3, r4, r5, lr}
 801192a:	4605      	mov	r5, r0
 801192c:	2900      	cmp	r1, #0
 801192e:	d041      	beq.n	80119b4 <_free_r+0x8c>
 8011930:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011934:	1f0c      	subs	r4, r1, #4
 8011936:	2b00      	cmp	r3, #0
 8011938:	bfb8      	it	lt
 801193a:	18e4      	addlt	r4, r4, r3
 801193c:	f000 f8e8 	bl	8011b10 <__malloc_lock>
 8011940:	4a1d      	ldr	r2, [pc, #116]	@ (80119b8 <_free_r+0x90>)
 8011942:	6813      	ldr	r3, [r2, #0]
 8011944:	b933      	cbnz	r3, 8011954 <_free_r+0x2c>
 8011946:	6063      	str	r3, [r4, #4]
 8011948:	6014      	str	r4, [r2, #0]
 801194a:	4628      	mov	r0, r5
 801194c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011950:	f000 b8e4 	b.w	8011b1c <__malloc_unlock>
 8011954:	42a3      	cmp	r3, r4
 8011956:	d908      	bls.n	801196a <_free_r+0x42>
 8011958:	6820      	ldr	r0, [r4, #0]
 801195a:	1821      	adds	r1, r4, r0
 801195c:	428b      	cmp	r3, r1
 801195e:	bf01      	itttt	eq
 8011960:	6819      	ldreq	r1, [r3, #0]
 8011962:	685b      	ldreq	r3, [r3, #4]
 8011964:	1809      	addeq	r1, r1, r0
 8011966:	6021      	streq	r1, [r4, #0]
 8011968:	e7ed      	b.n	8011946 <_free_r+0x1e>
 801196a:	461a      	mov	r2, r3
 801196c:	685b      	ldr	r3, [r3, #4]
 801196e:	b10b      	cbz	r3, 8011974 <_free_r+0x4c>
 8011970:	42a3      	cmp	r3, r4
 8011972:	d9fa      	bls.n	801196a <_free_r+0x42>
 8011974:	6811      	ldr	r1, [r2, #0]
 8011976:	1850      	adds	r0, r2, r1
 8011978:	42a0      	cmp	r0, r4
 801197a:	d10b      	bne.n	8011994 <_free_r+0x6c>
 801197c:	6820      	ldr	r0, [r4, #0]
 801197e:	4401      	add	r1, r0
 8011980:	1850      	adds	r0, r2, r1
 8011982:	4283      	cmp	r3, r0
 8011984:	6011      	str	r1, [r2, #0]
 8011986:	d1e0      	bne.n	801194a <_free_r+0x22>
 8011988:	6818      	ldr	r0, [r3, #0]
 801198a:	685b      	ldr	r3, [r3, #4]
 801198c:	6053      	str	r3, [r2, #4]
 801198e:	4408      	add	r0, r1
 8011990:	6010      	str	r0, [r2, #0]
 8011992:	e7da      	b.n	801194a <_free_r+0x22>
 8011994:	d902      	bls.n	801199c <_free_r+0x74>
 8011996:	230c      	movs	r3, #12
 8011998:	602b      	str	r3, [r5, #0]
 801199a:	e7d6      	b.n	801194a <_free_r+0x22>
 801199c:	6820      	ldr	r0, [r4, #0]
 801199e:	1821      	adds	r1, r4, r0
 80119a0:	428b      	cmp	r3, r1
 80119a2:	bf04      	itt	eq
 80119a4:	6819      	ldreq	r1, [r3, #0]
 80119a6:	685b      	ldreq	r3, [r3, #4]
 80119a8:	6063      	str	r3, [r4, #4]
 80119aa:	bf04      	itt	eq
 80119ac:	1809      	addeq	r1, r1, r0
 80119ae:	6021      	streq	r1, [r4, #0]
 80119b0:	6054      	str	r4, [r2, #4]
 80119b2:	e7ca      	b.n	801194a <_free_r+0x22>
 80119b4:	bd38      	pop	{r3, r4, r5, pc}
 80119b6:	bf00      	nop
 80119b8:	20003840 	.word	0x20003840

080119bc <malloc>:
 80119bc:	4b02      	ldr	r3, [pc, #8]	@ (80119c8 <malloc+0xc>)
 80119be:	4601      	mov	r1, r0
 80119c0:	6818      	ldr	r0, [r3, #0]
 80119c2:	f000 b825 	b.w	8011a10 <_malloc_r>
 80119c6:	bf00      	nop
 80119c8:	200001ac 	.word	0x200001ac

080119cc <sbrk_aligned>:
 80119cc:	b570      	push	{r4, r5, r6, lr}
 80119ce:	4e0f      	ldr	r6, [pc, #60]	@ (8011a0c <sbrk_aligned+0x40>)
 80119d0:	460c      	mov	r4, r1
 80119d2:	6831      	ldr	r1, [r6, #0]
 80119d4:	4605      	mov	r5, r0
 80119d6:	b911      	cbnz	r1, 80119de <sbrk_aligned+0x12>
 80119d8:	f000 fe24 	bl	8012624 <_sbrk_r>
 80119dc:	6030      	str	r0, [r6, #0]
 80119de:	4621      	mov	r1, r4
 80119e0:	4628      	mov	r0, r5
 80119e2:	f000 fe1f 	bl	8012624 <_sbrk_r>
 80119e6:	1c43      	adds	r3, r0, #1
 80119e8:	d103      	bne.n	80119f2 <sbrk_aligned+0x26>
 80119ea:	f04f 34ff 	mov.w	r4, #4294967295
 80119ee:	4620      	mov	r0, r4
 80119f0:	bd70      	pop	{r4, r5, r6, pc}
 80119f2:	1cc4      	adds	r4, r0, #3
 80119f4:	f024 0403 	bic.w	r4, r4, #3
 80119f8:	42a0      	cmp	r0, r4
 80119fa:	d0f8      	beq.n	80119ee <sbrk_aligned+0x22>
 80119fc:	1a21      	subs	r1, r4, r0
 80119fe:	4628      	mov	r0, r5
 8011a00:	f000 fe10 	bl	8012624 <_sbrk_r>
 8011a04:	3001      	adds	r0, #1
 8011a06:	d1f2      	bne.n	80119ee <sbrk_aligned+0x22>
 8011a08:	e7ef      	b.n	80119ea <sbrk_aligned+0x1e>
 8011a0a:	bf00      	nop
 8011a0c:	2000383c 	.word	0x2000383c

08011a10 <_malloc_r>:
 8011a10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011a14:	1ccd      	adds	r5, r1, #3
 8011a16:	f025 0503 	bic.w	r5, r5, #3
 8011a1a:	3508      	adds	r5, #8
 8011a1c:	2d0c      	cmp	r5, #12
 8011a1e:	bf38      	it	cc
 8011a20:	250c      	movcc	r5, #12
 8011a22:	2d00      	cmp	r5, #0
 8011a24:	4606      	mov	r6, r0
 8011a26:	db01      	blt.n	8011a2c <_malloc_r+0x1c>
 8011a28:	42a9      	cmp	r1, r5
 8011a2a:	d904      	bls.n	8011a36 <_malloc_r+0x26>
 8011a2c:	230c      	movs	r3, #12
 8011a2e:	6033      	str	r3, [r6, #0]
 8011a30:	2000      	movs	r0, #0
 8011a32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011a36:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8011b0c <_malloc_r+0xfc>
 8011a3a:	f000 f869 	bl	8011b10 <__malloc_lock>
 8011a3e:	f8d8 3000 	ldr.w	r3, [r8]
 8011a42:	461c      	mov	r4, r3
 8011a44:	bb44      	cbnz	r4, 8011a98 <_malloc_r+0x88>
 8011a46:	4629      	mov	r1, r5
 8011a48:	4630      	mov	r0, r6
 8011a4a:	f7ff ffbf 	bl	80119cc <sbrk_aligned>
 8011a4e:	1c43      	adds	r3, r0, #1
 8011a50:	4604      	mov	r4, r0
 8011a52:	d158      	bne.n	8011b06 <_malloc_r+0xf6>
 8011a54:	f8d8 4000 	ldr.w	r4, [r8]
 8011a58:	4627      	mov	r7, r4
 8011a5a:	2f00      	cmp	r7, #0
 8011a5c:	d143      	bne.n	8011ae6 <_malloc_r+0xd6>
 8011a5e:	2c00      	cmp	r4, #0
 8011a60:	d04b      	beq.n	8011afa <_malloc_r+0xea>
 8011a62:	6823      	ldr	r3, [r4, #0]
 8011a64:	4639      	mov	r1, r7
 8011a66:	4630      	mov	r0, r6
 8011a68:	eb04 0903 	add.w	r9, r4, r3
 8011a6c:	f000 fdda 	bl	8012624 <_sbrk_r>
 8011a70:	4581      	cmp	r9, r0
 8011a72:	d142      	bne.n	8011afa <_malloc_r+0xea>
 8011a74:	6821      	ldr	r1, [r4, #0]
 8011a76:	1a6d      	subs	r5, r5, r1
 8011a78:	4629      	mov	r1, r5
 8011a7a:	4630      	mov	r0, r6
 8011a7c:	f7ff ffa6 	bl	80119cc <sbrk_aligned>
 8011a80:	3001      	adds	r0, #1
 8011a82:	d03a      	beq.n	8011afa <_malloc_r+0xea>
 8011a84:	6823      	ldr	r3, [r4, #0]
 8011a86:	442b      	add	r3, r5
 8011a88:	6023      	str	r3, [r4, #0]
 8011a8a:	f8d8 3000 	ldr.w	r3, [r8]
 8011a8e:	685a      	ldr	r2, [r3, #4]
 8011a90:	bb62      	cbnz	r2, 8011aec <_malloc_r+0xdc>
 8011a92:	f8c8 7000 	str.w	r7, [r8]
 8011a96:	e00f      	b.n	8011ab8 <_malloc_r+0xa8>
 8011a98:	6822      	ldr	r2, [r4, #0]
 8011a9a:	1b52      	subs	r2, r2, r5
 8011a9c:	d420      	bmi.n	8011ae0 <_malloc_r+0xd0>
 8011a9e:	2a0b      	cmp	r2, #11
 8011aa0:	d917      	bls.n	8011ad2 <_malloc_r+0xc2>
 8011aa2:	1961      	adds	r1, r4, r5
 8011aa4:	42a3      	cmp	r3, r4
 8011aa6:	6025      	str	r5, [r4, #0]
 8011aa8:	bf18      	it	ne
 8011aaa:	6059      	strne	r1, [r3, #4]
 8011aac:	6863      	ldr	r3, [r4, #4]
 8011aae:	bf08      	it	eq
 8011ab0:	f8c8 1000 	streq.w	r1, [r8]
 8011ab4:	5162      	str	r2, [r4, r5]
 8011ab6:	604b      	str	r3, [r1, #4]
 8011ab8:	4630      	mov	r0, r6
 8011aba:	f000 f82f 	bl	8011b1c <__malloc_unlock>
 8011abe:	f104 000b 	add.w	r0, r4, #11
 8011ac2:	1d23      	adds	r3, r4, #4
 8011ac4:	f020 0007 	bic.w	r0, r0, #7
 8011ac8:	1ac2      	subs	r2, r0, r3
 8011aca:	bf1c      	itt	ne
 8011acc:	1a1b      	subne	r3, r3, r0
 8011ace:	50a3      	strne	r3, [r4, r2]
 8011ad0:	e7af      	b.n	8011a32 <_malloc_r+0x22>
 8011ad2:	6862      	ldr	r2, [r4, #4]
 8011ad4:	42a3      	cmp	r3, r4
 8011ad6:	bf0c      	ite	eq
 8011ad8:	f8c8 2000 	streq.w	r2, [r8]
 8011adc:	605a      	strne	r2, [r3, #4]
 8011ade:	e7eb      	b.n	8011ab8 <_malloc_r+0xa8>
 8011ae0:	4623      	mov	r3, r4
 8011ae2:	6864      	ldr	r4, [r4, #4]
 8011ae4:	e7ae      	b.n	8011a44 <_malloc_r+0x34>
 8011ae6:	463c      	mov	r4, r7
 8011ae8:	687f      	ldr	r7, [r7, #4]
 8011aea:	e7b6      	b.n	8011a5a <_malloc_r+0x4a>
 8011aec:	461a      	mov	r2, r3
 8011aee:	685b      	ldr	r3, [r3, #4]
 8011af0:	42a3      	cmp	r3, r4
 8011af2:	d1fb      	bne.n	8011aec <_malloc_r+0xdc>
 8011af4:	2300      	movs	r3, #0
 8011af6:	6053      	str	r3, [r2, #4]
 8011af8:	e7de      	b.n	8011ab8 <_malloc_r+0xa8>
 8011afa:	230c      	movs	r3, #12
 8011afc:	6033      	str	r3, [r6, #0]
 8011afe:	4630      	mov	r0, r6
 8011b00:	f000 f80c 	bl	8011b1c <__malloc_unlock>
 8011b04:	e794      	b.n	8011a30 <_malloc_r+0x20>
 8011b06:	6005      	str	r5, [r0, #0]
 8011b08:	e7d6      	b.n	8011ab8 <_malloc_r+0xa8>
 8011b0a:	bf00      	nop
 8011b0c:	20003840 	.word	0x20003840

08011b10 <__malloc_lock>:
 8011b10:	4801      	ldr	r0, [pc, #4]	@ (8011b18 <__malloc_lock+0x8>)
 8011b12:	f7ff b89e 	b.w	8010c52 <__retarget_lock_acquire_recursive>
 8011b16:	bf00      	nop
 8011b18:	20003838 	.word	0x20003838

08011b1c <__malloc_unlock>:
 8011b1c:	4801      	ldr	r0, [pc, #4]	@ (8011b24 <__malloc_unlock+0x8>)
 8011b1e:	f7ff b899 	b.w	8010c54 <__retarget_lock_release_recursive>
 8011b22:	bf00      	nop
 8011b24:	20003838 	.word	0x20003838

08011b28 <_Balloc>:
 8011b28:	b570      	push	{r4, r5, r6, lr}
 8011b2a:	69c6      	ldr	r6, [r0, #28]
 8011b2c:	4604      	mov	r4, r0
 8011b2e:	460d      	mov	r5, r1
 8011b30:	b976      	cbnz	r6, 8011b50 <_Balloc+0x28>
 8011b32:	2010      	movs	r0, #16
 8011b34:	f7ff ff42 	bl	80119bc <malloc>
 8011b38:	4602      	mov	r2, r0
 8011b3a:	61e0      	str	r0, [r4, #28]
 8011b3c:	b920      	cbnz	r0, 8011b48 <_Balloc+0x20>
 8011b3e:	4b18      	ldr	r3, [pc, #96]	@ (8011ba0 <_Balloc+0x78>)
 8011b40:	4818      	ldr	r0, [pc, #96]	@ (8011ba4 <_Balloc+0x7c>)
 8011b42:	216b      	movs	r1, #107	@ 0x6b
 8011b44:	f000 fd7e 	bl	8012644 <__assert_func>
 8011b48:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011b4c:	6006      	str	r6, [r0, #0]
 8011b4e:	60c6      	str	r6, [r0, #12]
 8011b50:	69e6      	ldr	r6, [r4, #28]
 8011b52:	68f3      	ldr	r3, [r6, #12]
 8011b54:	b183      	cbz	r3, 8011b78 <_Balloc+0x50>
 8011b56:	69e3      	ldr	r3, [r4, #28]
 8011b58:	68db      	ldr	r3, [r3, #12]
 8011b5a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8011b5e:	b9b8      	cbnz	r0, 8011b90 <_Balloc+0x68>
 8011b60:	2101      	movs	r1, #1
 8011b62:	fa01 f605 	lsl.w	r6, r1, r5
 8011b66:	1d72      	adds	r2, r6, #5
 8011b68:	0092      	lsls	r2, r2, #2
 8011b6a:	4620      	mov	r0, r4
 8011b6c:	f000 fd88 	bl	8012680 <_calloc_r>
 8011b70:	b160      	cbz	r0, 8011b8c <_Balloc+0x64>
 8011b72:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8011b76:	e00e      	b.n	8011b96 <_Balloc+0x6e>
 8011b78:	2221      	movs	r2, #33	@ 0x21
 8011b7a:	2104      	movs	r1, #4
 8011b7c:	4620      	mov	r0, r4
 8011b7e:	f000 fd7f 	bl	8012680 <_calloc_r>
 8011b82:	69e3      	ldr	r3, [r4, #28]
 8011b84:	60f0      	str	r0, [r6, #12]
 8011b86:	68db      	ldr	r3, [r3, #12]
 8011b88:	2b00      	cmp	r3, #0
 8011b8a:	d1e4      	bne.n	8011b56 <_Balloc+0x2e>
 8011b8c:	2000      	movs	r0, #0
 8011b8e:	bd70      	pop	{r4, r5, r6, pc}
 8011b90:	6802      	ldr	r2, [r0, #0]
 8011b92:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011b96:	2300      	movs	r3, #0
 8011b98:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011b9c:	e7f7      	b.n	8011b8e <_Balloc+0x66>
 8011b9e:	bf00      	nop
 8011ba0:	080149d1 	.word	0x080149d1
 8011ba4:	08014a51 	.word	0x08014a51

08011ba8 <_Bfree>:
 8011ba8:	b570      	push	{r4, r5, r6, lr}
 8011baa:	69c6      	ldr	r6, [r0, #28]
 8011bac:	4605      	mov	r5, r0
 8011bae:	460c      	mov	r4, r1
 8011bb0:	b976      	cbnz	r6, 8011bd0 <_Bfree+0x28>
 8011bb2:	2010      	movs	r0, #16
 8011bb4:	f7ff ff02 	bl	80119bc <malloc>
 8011bb8:	4602      	mov	r2, r0
 8011bba:	61e8      	str	r0, [r5, #28]
 8011bbc:	b920      	cbnz	r0, 8011bc8 <_Bfree+0x20>
 8011bbe:	4b09      	ldr	r3, [pc, #36]	@ (8011be4 <_Bfree+0x3c>)
 8011bc0:	4809      	ldr	r0, [pc, #36]	@ (8011be8 <_Bfree+0x40>)
 8011bc2:	218f      	movs	r1, #143	@ 0x8f
 8011bc4:	f000 fd3e 	bl	8012644 <__assert_func>
 8011bc8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011bcc:	6006      	str	r6, [r0, #0]
 8011bce:	60c6      	str	r6, [r0, #12]
 8011bd0:	b13c      	cbz	r4, 8011be2 <_Bfree+0x3a>
 8011bd2:	69eb      	ldr	r3, [r5, #28]
 8011bd4:	6862      	ldr	r2, [r4, #4]
 8011bd6:	68db      	ldr	r3, [r3, #12]
 8011bd8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011bdc:	6021      	str	r1, [r4, #0]
 8011bde:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011be2:	bd70      	pop	{r4, r5, r6, pc}
 8011be4:	080149d1 	.word	0x080149d1
 8011be8:	08014a51 	.word	0x08014a51

08011bec <__multadd>:
 8011bec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011bf0:	690d      	ldr	r5, [r1, #16]
 8011bf2:	4607      	mov	r7, r0
 8011bf4:	460c      	mov	r4, r1
 8011bf6:	461e      	mov	r6, r3
 8011bf8:	f101 0c14 	add.w	ip, r1, #20
 8011bfc:	2000      	movs	r0, #0
 8011bfe:	f8dc 3000 	ldr.w	r3, [ip]
 8011c02:	b299      	uxth	r1, r3
 8011c04:	fb02 6101 	mla	r1, r2, r1, r6
 8011c08:	0c1e      	lsrs	r6, r3, #16
 8011c0a:	0c0b      	lsrs	r3, r1, #16
 8011c0c:	fb02 3306 	mla	r3, r2, r6, r3
 8011c10:	b289      	uxth	r1, r1
 8011c12:	3001      	adds	r0, #1
 8011c14:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8011c18:	4285      	cmp	r5, r0
 8011c1a:	f84c 1b04 	str.w	r1, [ip], #4
 8011c1e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8011c22:	dcec      	bgt.n	8011bfe <__multadd+0x12>
 8011c24:	b30e      	cbz	r6, 8011c6a <__multadd+0x7e>
 8011c26:	68a3      	ldr	r3, [r4, #8]
 8011c28:	42ab      	cmp	r3, r5
 8011c2a:	dc19      	bgt.n	8011c60 <__multadd+0x74>
 8011c2c:	6861      	ldr	r1, [r4, #4]
 8011c2e:	4638      	mov	r0, r7
 8011c30:	3101      	adds	r1, #1
 8011c32:	f7ff ff79 	bl	8011b28 <_Balloc>
 8011c36:	4680      	mov	r8, r0
 8011c38:	b928      	cbnz	r0, 8011c46 <__multadd+0x5a>
 8011c3a:	4602      	mov	r2, r0
 8011c3c:	4b0c      	ldr	r3, [pc, #48]	@ (8011c70 <__multadd+0x84>)
 8011c3e:	480d      	ldr	r0, [pc, #52]	@ (8011c74 <__multadd+0x88>)
 8011c40:	21ba      	movs	r1, #186	@ 0xba
 8011c42:	f000 fcff 	bl	8012644 <__assert_func>
 8011c46:	6922      	ldr	r2, [r4, #16]
 8011c48:	3202      	adds	r2, #2
 8011c4a:	f104 010c 	add.w	r1, r4, #12
 8011c4e:	0092      	lsls	r2, r2, #2
 8011c50:	300c      	adds	r0, #12
 8011c52:	f7ff f800 	bl	8010c56 <memcpy>
 8011c56:	4621      	mov	r1, r4
 8011c58:	4638      	mov	r0, r7
 8011c5a:	f7ff ffa5 	bl	8011ba8 <_Bfree>
 8011c5e:	4644      	mov	r4, r8
 8011c60:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011c64:	3501      	adds	r5, #1
 8011c66:	615e      	str	r6, [r3, #20]
 8011c68:	6125      	str	r5, [r4, #16]
 8011c6a:	4620      	mov	r0, r4
 8011c6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011c70:	08014a40 	.word	0x08014a40
 8011c74:	08014a51 	.word	0x08014a51

08011c78 <__hi0bits>:
 8011c78:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8011c7c:	4603      	mov	r3, r0
 8011c7e:	bf36      	itet	cc
 8011c80:	0403      	lslcc	r3, r0, #16
 8011c82:	2000      	movcs	r0, #0
 8011c84:	2010      	movcc	r0, #16
 8011c86:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8011c8a:	bf3c      	itt	cc
 8011c8c:	021b      	lslcc	r3, r3, #8
 8011c8e:	3008      	addcc	r0, #8
 8011c90:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011c94:	bf3c      	itt	cc
 8011c96:	011b      	lslcc	r3, r3, #4
 8011c98:	3004      	addcc	r0, #4
 8011c9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011c9e:	bf3c      	itt	cc
 8011ca0:	009b      	lslcc	r3, r3, #2
 8011ca2:	3002      	addcc	r0, #2
 8011ca4:	2b00      	cmp	r3, #0
 8011ca6:	db05      	blt.n	8011cb4 <__hi0bits+0x3c>
 8011ca8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8011cac:	f100 0001 	add.w	r0, r0, #1
 8011cb0:	bf08      	it	eq
 8011cb2:	2020      	moveq	r0, #32
 8011cb4:	4770      	bx	lr

08011cb6 <__lo0bits>:
 8011cb6:	6803      	ldr	r3, [r0, #0]
 8011cb8:	4602      	mov	r2, r0
 8011cba:	f013 0007 	ands.w	r0, r3, #7
 8011cbe:	d00b      	beq.n	8011cd8 <__lo0bits+0x22>
 8011cc0:	07d9      	lsls	r1, r3, #31
 8011cc2:	d421      	bmi.n	8011d08 <__lo0bits+0x52>
 8011cc4:	0798      	lsls	r0, r3, #30
 8011cc6:	bf49      	itett	mi
 8011cc8:	085b      	lsrmi	r3, r3, #1
 8011cca:	089b      	lsrpl	r3, r3, #2
 8011ccc:	2001      	movmi	r0, #1
 8011cce:	6013      	strmi	r3, [r2, #0]
 8011cd0:	bf5c      	itt	pl
 8011cd2:	6013      	strpl	r3, [r2, #0]
 8011cd4:	2002      	movpl	r0, #2
 8011cd6:	4770      	bx	lr
 8011cd8:	b299      	uxth	r1, r3
 8011cda:	b909      	cbnz	r1, 8011ce0 <__lo0bits+0x2a>
 8011cdc:	0c1b      	lsrs	r3, r3, #16
 8011cde:	2010      	movs	r0, #16
 8011ce0:	b2d9      	uxtb	r1, r3
 8011ce2:	b909      	cbnz	r1, 8011ce8 <__lo0bits+0x32>
 8011ce4:	3008      	adds	r0, #8
 8011ce6:	0a1b      	lsrs	r3, r3, #8
 8011ce8:	0719      	lsls	r1, r3, #28
 8011cea:	bf04      	itt	eq
 8011cec:	091b      	lsreq	r3, r3, #4
 8011cee:	3004      	addeq	r0, #4
 8011cf0:	0799      	lsls	r1, r3, #30
 8011cf2:	bf04      	itt	eq
 8011cf4:	089b      	lsreq	r3, r3, #2
 8011cf6:	3002      	addeq	r0, #2
 8011cf8:	07d9      	lsls	r1, r3, #31
 8011cfa:	d403      	bmi.n	8011d04 <__lo0bits+0x4e>
 8011cfc:	085b      	lsrs	r3, r3, #1
 8011cfe:	f100 0001 	add.w	r0, r0, #1
 8011d02:	d003      	beq.n	8011d0c <__lo0bits+0x56>
 8011d04:	6013      	str	r3, [r2, #0]
 8011d06:	4770      	bx	lr
 8011d08:	2000      	movs	r0, #0
 8011d0a:	4770      	bx	lr
 8011d0c:	2020      	movs	r0, #32
 8011d0e:	4770      	bx	lr

08011d10 <__i2b>:
 8011d10:	b510      	push	{r4, lr}
 8011d12:	460c      	mov	r4, r1
 8011d14:	2101      	movs	r1, #1
 8011d16:	f7ff ff07 	bl	8011b28 <_Balloc>
 8011d1a:	4602      	mov	r2, r0
 8011d1c:	b928      	cbnz	r0, 8011d2a <__i2b+0x1a>
 8011d1e:	4b05      	ldr	r3, [pc, #20]	@ (8011d34 <__i2b+0x24>)
 8011d20:	4805      	ldr	r0, [pc, #20]	@ (8011d38 <__i2b+0x28>)
 8011d22:	f240 1145 	movw	r1, #325	@ 0x145
 8011d26:	f000 fc8d 	bl	8012644 <__assert_func>
 8011d2a:	2301      	movs	r3, #1
 8011d2c:	6144      	str	r4, [r0, #20]
 8011d2e:	6103      	str	r3, [r0, #16]
 8011d30:	bd10      	pop	{r4, pc}
 8011d32:	bf00      	nop
 8011d34:	08014a40 	.word	0x08014a40
 8011d38:	08014a51 	.word	0x08014a51

08011d3c <__multiply>:
 8011d3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d40:	4617      	mov	r7, r2
 8011d42:	690a      	ldr	r2, [r1, #16]
 8011d44:	693b      	ldr	r3, [r7, #16]
 8011d46:	429a      	cmp	r2, r3
 8011d48:	bfa8      	it	ge
 8011d4a:	463b      	movge	r3, r7
 8011d4c:	4689      	mov	r9, r1
 8011d4e:	bfa4      	itt	ge
 8011d50:	460f      	movge	r7, r1
 8011d52:	4699      	movge	r9, r3
 8011d54:	693d      	ldr	r5, [r7, #16]
 8011d56:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8011d5a:	68bb      	ldr	r3, [r7, #8]
 8011d5c:	6879      	ldr	r1, [r7, #4]
 8011d5e:	eb05 060a 	add.w	r6, r5, sl
 8011d62:	42b3      	cmp	r3, r6
 8011d64:	b085      	sub	sp, #20
 8011d66:	bfb8      	it	lt
 8011d68:	3101      	addlt	r1, #1
 8011d6a:	f7ff fedd 	bl	8011b28 <_Balloc>
 8011d6e:	b930      	cbnz	r0, 8011d7e <__multiply+0x42>
 8011d70:	4602      	mov	r2, r0
 8011d72:	4b41      	ldr	r3, [pc, #260]	@ (8011e78 <__multiply+0x13c>)
 8011d74:	4841      	ldr	r0, [pc, #260]	@ (8011e7c <__multiply+0x140>)
 8011d76:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8011d7a:	f000 fc63 	bl	8012644 <__assert_func>
 8011d7e:	f100 0414 	add.w	r4, r0, #20
 8011d82:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8011d86:	4623      	mov	r3, r4
 8011d88:	2200      	movs	r2, #0
 8011d8a:	4573      	cmp	r3, lr
 8011d8c:	d320      	bcc.n	8011dd0 <__multiply+0x94>
 8011d8e:	f107 0814 	add.w	r8, r7, #20
 8011d92:	f109 0114 	add.w	r1, r9, #20
 8011d96:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8011d9a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8011d9e:	9302      	str	r3, [sp, #8]
 8011da0:	1beb      	subs	r3, r5, r7
 8011da2:	3b15      	subs	r3, #21
 8011da4:	f023 0303 	bic.w	r3, r3, #3
 8011da8:	3304      	adds	r3, #4
 8011daa:	3715      	adds	r7, #21
 8011dac:	42bd      	cmp	r5, r7
 8011dae:	bf38      	it	cc
 8011db0:	2304      	movcc	r3, #4
 8011db2:	9301      	str	r3, [sp, #4]
 8011db4:	9b02      	ldr	r3, [sp, #8]
 8011db6:	9103      	str	r1, [sp, #12]
 8011db8:	428b      	cmp	r3, r1
 8011dba:	d80c      	bhi.n	8011dd6 <__multiply+0x9a>
 8011dbc:	2e00      	cmp	r6, #0
 8011dbe:	dd03      	ble.n	8011dc8 <__multiply+0x8c>
 8011dc0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8011dc4:	2b00      	cmp	r3, #0
 8011dc6:	d055      	beq.n	8011e74 <__multiply+0x138>
 8011dc8:	6106      	str	r6, [r0, #16]
 8011dca:	b005      	add	sp, #20
 8011dcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011dd0:	f843 2b04 	str.w	r2, [r3], #4
 8011dd4:	e7d9      	b.n	8011d8a <__multiply+0x4e>
 8011dd6:	f8b1 a000 	ldrh.w	sl, [r1]
 8011dda:	f1ba 0f00 	cmp.w	sl, #0
 8011dde:	d01f      	beq.n	8011e20 <__multiply+0xe4>
 8011de0:	46c4      	mov	ip, r8
 8011de2:	46a1      	mov	r9, r4
 8011de4:	2700      	movs	r7, #0
 8011de6:	f85c 2b04 	ldr.w	r2, [ip], #4
 8011dea:	f8d9 3000 	ldr.w	r3, [r9]
 8011dee:	fa1f fb82 	uxth.w	fp, r2
 8011df2:	b29b      	uxth	r3, r3
 8011df4:	fb0a 330b 	mla	r3, sl, fp, r3
 8011df8:	443b      	add	r3, r7
 8011dfa:	f8d9 7000 	ldr.w	r7, [r9]
 8011dfe:	0c12      	lsrs	r2, r2, #16
 8011e00:	0c3f      	lsrs	r7, r7, #16
 8011e02:	fb0a 7202 	mla	r2, sl, r2, r7
 8011e06:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8011e0a:	b29b      	uxth	r3, r3
 8011e0c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011e10:	4565      	cmp	r5, ip
 8011e12:	f849 3b04 	str.w	r3, [r9], #4
 8011e16:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8011e1a:	d8e4      	bhi.n	8011de6 <__multiply+0xaa>
 8011e1c:	9b01      	ldr	r3, [sp, #4]
 8011e1e:	50e7      	str	r7, [r4, r3]
 8011e20:	9b03      	ldr	r3, [sp, #12]
 8011e22:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8011e26:	3104      	adds	r1, #4
 8011e28:	f1b9 0f00 	cmp.w	r9, #0
 8011e2c:	d020      	beq.n	8011e70 <__multiply+0x134>
 8011e2e:	6823      	ldr	r3, [r4, #0]
 8011e30:	4647      	mov	r7, r8
 8011e32:	46a4      	mov	ip, r4
 8011e34:	f04f 0a00 	mov.w	sl, #0
 8011e38:	f8b7 b000 	ldrh.w	fp, [r7]
 8011e3c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8011e40:	fb09 220b 	mla	r2, r9, fp, r2
 8011e44:	4452      	add	r2, sl
 8011e46:	b29b      	uxth	r3, r3
 8011e48:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011e4c:	f84c 3b04 	str.w	r3, [ip], #4
 8011e50:	f857 3b04 	ldr.w	r3, [r7], #4
 8011e54:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011e58:	f8bc 3000 	ldrh.w	r3, [ip]
 8011e5c:	fb09 330a 	mla	r3, r9, sl, r3
 8011e60:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8011e64:	42bd      	cmp	r5, r7
 8011e66:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011e6a:	d8e5      	bhi.n	8011e38 <__multiply+0xfc>
 8011e6c:	9a01      	ldr	r2, [sp, #4]
 8011e6e:	50a3      	str	r3, [r4, r2]
 8011e70:	3404      	adds	r4, #4
 8011e72:	e79f      	b.n	8011db4 <__multiply+0x78>
 8011e74:	3e01      	subs	r6, #1
 8011e76:	e7a1      	b.n	8011dbc <__multiply+0x80>
 8011e78:	08014a40 	.word	0x08014a40
 8011e7c:	08014a51 	.word	0x08014a51

08011e80 <__pow5mult>:
 8011e80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011e84:	4615      	mov	r5, r2
 8011e86:	f012 0203 	ands.w	r2, r2, #3
 8011e8a:	4607      	mov	r7, r0
 8011e8c:	460e      	mov	r6, r1
 8011e8e:	d007      	beq.n	8011ea0 <__pow5mult+0x20>
 8011e90:	4c25      	ldr	r4, [pc, #148]	@ (8011f28 <__pow5mult+0xa8>)
 8011e92:	3a01      	subs	r2, #1
 8011e94:	2300      	movs	r3, #0
 8011e96:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011e9a:	f7ff fea7 	bl	8011bec <__multadd>
 8011e9e:	4606      	mov	r6, r0
 8011ea0:	10ad      	asrs	r5, r5, #2
 8011ea2:	d03d      	beq.n	8011f20 <__pow5mult+0xa0>
 8011ea4:	69fc      	ldr	r4, [r7, #28]
 8011ea6:	b97c      	cbnz	r4, 8011ec8 <__pow5mult+0x48>
 8011ea8:	2010      	movs	r0, #16
 8011eaa:	f7ff fd87 	bl	80119bc <malloc>
 8011eae:	4602      	mov	r2, r0
 8011eb0:	61f8      	str	r0, [r7, #28]
 8011eb2:	b928      	cbnz	r0, 8011ec0 <__pow5mult+0x40>
 8011eb4:	4b1d      	ldr	r3, [pc, #116]	@ (8011f2c <__pow5mult+0xac>)
 8011eb6:	481e      	ldr	r0, [pc, #120]	@ (8011f30 <__pow5mult+0xb0>)
 8011eb8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8011ebc:	f000 fbc2 	bl	8012644 <__assert_func>
 8011ec0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011ec4:	6004      	str	r4, [r0, #0]
 8011ec6:	60c4      	str	r4, [r0, #12]
 8011ec8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8011ecc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011ed0:	b94c      	cbnz	r4, 8011ee6 <__pow5mult+0x66>
 8011ed2:	f240 2171 	movw	r1, #625	@ 0x271
 8011ed6:	4638      	mov	r0, r7
 8011ed8:	f7ff ff1a 	bl	8011d10 <__i2b>
 8011edc:	2300      	movs	r3, #0
 8011ede:	f8c8 0008 	str.w	r0, [r8, #8]
 8011ee2:	4604      	mov	r4, r0
 8011ee4:	6003      	str	r3, [r0, #0]
 8011ee6:	f04f 0900 	mov.w	r9, #0
 8011eea:	07eb      	lsls	r3, r5, #31
 8011eec:	d50a      	bpl.n	8011f04 <__pow5mult+0x84>
 8011eee:	4631      	mov	r1, r6
 8011ef0:	4622      	mov	r2, r4
 8011ef2:	4638      	mov	r0, r7
 8011ef4:	f7ff ff22 	bl	8011d3c <__multiply>
 8011ef8:	4631      	mov	r1, r6
 8011efa:	4680      	mov	r8, r0
 8011efc:	4638      	mov	r0, r7
 8011efe:	f7ff fe53 	bl	8011ba8 <_Bfree>
 8011f02:	4646      	mov	r6, r8
 8011f04:	106d      	asrs	r5, r5, #1
 8011f06:	d00b      	beq.n	8011f20 <__pow5mult+0xa0>
 8011f08:	6820      	ldr	r0, [r4, #0]
 8011f0a:	b938      	cbnz	r0, 8011f1c <__pow5mult+0x9c>
 8011f0c:	4622      	mov	r2, r4
 8011f0e:	4621      	mov	r1, r4
 8011f10:	4638      	mov	r0, r7
 8011f12:	f7ff ff13 	bl	8011d3c <__multiply>
 8011f16:	6020      	str	r0, [r4, #0]
 8011f18:	f8c0 9000 	str.w	r9, [r0]
 8011f1c:	4604      	mov	r4, r0
 8011f1e:	e7e4      	b.n	8011eea <__pow5mult+0x6a>
 8011f20:	4630      	mov	r0, r6
 8011f22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011f26:	bf00      	nop
 8011f28:	08014b04 	.word	0x08014b04
 8011f2c:	080149d1 	.word	0x080149d1
 8011f30:	08014a51 	.word	0x08014a51

08011f34 <__lshift>:
 8011f34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011f38:	460c      	mov	r4, r1
 8011f3a:	6849      	ldr	r1, [r1, #4]
 8011f3c:	6923      	ldr	r3, [r4, #16]
 8011f3e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8011f42:	68a3      	ldr	r3, [r4, #8]
 8011f44:	4607      	mov	r7, r0
 8011f46:	4691      	mov	r9, r2
 8011f48:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011f4c:	f108 0601 	add.w	r6, r8, #1
 8011f50:	42b3      	cmp	r3, r6
 8011f52:	db0b      	blt.n	8011f6c <__lshift+0x38>
 8011f54:	4638      	mov	r0, r7
 8011f56:	f7ff fde7 	bl	8011b28 <_Balloc>
 8011f5a:	4605      	mov	r5, r0
 8011f5c:	b948      	cbnz	r0, 8011f72 <__lshift+0x3e>
 8011f5e:	4602      	mov	r2, r0
 8011f60:	4b28      	ldr	r3, [pc, #160]	@ (8012004 <__lshift+0xd0>)
 8011f62:	4829      	ldr	r0, [pc, #164]	@ (8012008 <__lshift+0xd4>)
 8011f64:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8011f68:	f000 fb6c 	bl	8012644 <__assert_func>
 8011f6c:	3101      	adds	r1, #1
 8011f6e:	005b      	lsls	r3, r3, #1
 8011f70:	e7ee      	b.n	8011f50 <__lshift+0x1c>
 8011f72:	2300      	movs	r3, #0
 8011f74:	f100 0114 	add.w	r1, r0, #20
 8011f78:	f100 0210 	add.w	r2, r0, #16
 8011f7c:	4618      	mov	r0, r3
 8011f7e:	4553      	cmp	r3, sl
 8011f80:	db33      	blt.n	8011fea <__lshift+0xb6>
 8011f82:	6920      	ldr	r0, [r4, #16]
 8011f84:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011f88:	f104 0314 	add.w	r3, r4, #20
 8011f8c:	f019 091f 	ands.w	r9, r9, #31
 8011f90:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011f94:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8011f98:	d02b      	beq.n	8011ff2 <__lshift+0xbe>
 8011f9a:	f1c9 0e20 	rsb	lr, r9, #32
 8011f9e:	468a      	mov	sl, r1
 8011fa0:	2200      	movs	r2, #0
 8011fa2:	6818      	ldr	r0, [r3, #0]
 8011fa4:	fa00 f009 	lsl.w	r0, r0, r9
 8011fa8:	4310      	orrs	r0, r2
 8011faa:	f84a 0b04 	str.w	r0, [sl], #4
 8011fae:	f853 2b04 	ldr.w	r2, [r3], #4
 8011fb2:	459c      	cmp	ip, r3
 8011fb4:	fa22 f20e 	lsr.w	r2, r2, lr
 8011fb8:	d8f3      	bhi.n	8011fa2 <__lshift+0x6e>
 8011fba:	ebac 0304 	sub.w	r3, ip, r4
 8011fbe:	3b15      	subs	r3, #21
 8011fc0:	f023 0303 	bic.w	r3, r3, #3
 8011fc4:	3304      	adds	r3, #4
 8011fc6:	f104 0015 	add.w	r0, r4, #21
 8011fca:	4560      	cmp	r0, ip
 8011fcc:	bf88      	it	hi
 8011fce:	2304      	movhi	r3, #4
 8011fd0:	50ca      	str	r2, [r1, r3]
 8011fd2:	b10a      	cbz	r2, 8011fd8 <__lshift+0xa4>
 8011fd4:	f108 0602 	add.w	r6, r8, #2
 8011fd8:	3e01      	subs	r6, #1
 8011fda:	4638      	mov	r0, r7
 8011fdc:	612e      	str	r6, [r5, #16]
 8011fde:	4621      	mov	r1, r4
 8011fe0:	f7ff fde2 	bl	8011ba8 <_Bfree>
 8011fe4:	4628      	mov	r0, r5
 8011fe6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011fea:	f842 0f04 	str.w	r0, [r2, #4]!
 8011fee:	3301      	adds	r3, #1
 8011ff0:	e7c5      	b.n	8011f7e <__lshift+0x4a>
 8011ff2:	3904      	subs	r1, #4
 8011ff4:	f853 2b04 	ldr.w	r2, [r3], #4
 8011ff8:	f841 2f04 	str.w	r2, [r1, #4]!
 8011ffc:	459c      	cmp	ip, r3
 8011ffe:	d8f9      	bhi.n	8011ff4 <__lshift+0xc0>
 8012000:	e7ea      	b.n	8011fd8 <__lshift+0xa4>
 8012002:	bf00      	nop
 8012004:	08014a40 	.word	0x08014a40
 8012008:	08014a51 	.word	0x08014a51

0801200c <__mcmp>:
 801200c:	690a      	ldr	r2, [r1, #16]
 801200e:	4603      	mov	r3, r0
 8012010:	6900      	ldr	r0, [r0, #16]
 8012012:	1a80      	subs	r0, r0, r2
 8012014:	b530      	push	{r4, r5, lr}
 8012016:	d10e      	bne.n	8012036 <__mcmp+0x2a>
 8012018:	3314      	adds	r3, #20
 801201a:	3114      	adds	r1, #20
 801201c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8012020:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8012024:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8012028:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801202c:	4295      	cmp	r5, r2
 801202e:	d003      	beq.n	8012038 <__mcmp+0x2c>
 8012030:	d205      	bcs.n	801203e <__mcmp+0x32>
 8012032:	f04f 30ff 	mov.w	r0, #4294967295
 8012036:	bd30      	pop	{r4, r5, pc}
 8012038:	42a3      	cmp	r3, r4
 801203a:	d3f3      	bcc.n	8012024 <__mcmp+0x18>
 801203c:	e7fb      	b.n	8012036 <__mcmp+0x2a>
 801203e:	2001      	movs	r0, #1
 8012040:	e7f9      	b.n	8012036 <__mcmp+0x2a>
	...

08012044 <__mdiff>:
 8012044:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012048:	4689      	mov	r9, r1
 801204a:	4606      	mov	r6, r0
 801204c:	4611      	mov	r1, r2
 801204e:	4648      	mov	r0, r9
 8012050:	4614      	mov	r4, r2
 8012052:	f7ff ffdb 	bl	801200c <__mcmp>
 8012056:	1e05      	subs	r5, r0, #0
 8012058:	d112      	bne.n	8012080 <__mdiff+0x3c>
 801205a:	4629      	mov	r1, r5
 801205c:	4630      	mov	r0, r6
 801205e:	f7ff fd63 	bl	8011b28 <_Balloc>
 8012062:	4602      	mov	r2, r0
 8012064:	b928      	cbnz	r0, 8012072 <__mdiff+0x2e>
 8012066:	4b3f      	ldr	r3, [pc, #252]	@ (8012164 <__mdiff+0x120>)
 8012068:	f240 2137 	movw	r1, #567	@ 0x237
 801206c:	483e      	ldr	r0, [pc, #248]	@ (8012168 <__mdiff+0x124>)
 801206e:	f000 fae9 	bl	8012644 <__assert_func>
 8012072:	2301      	movs	r3, #1
 8012074:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012078:	4610      	mov	r0, r2
 801207a:	b003      	add	sp, #12
 801207c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012080:	bfbc      	itt	lt
 8012082:	464b      	movlt	r3, r9
 8012084:	46a1      	movlt	r9, r4
 8012086:	4630      	mov	r0, r6
 8012088:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801208c:	bfba      	itte	lt
 801208e:	461c      	movlt	r4, r3
 8012090:	2501      	movlt	r5, #1
 8012092:	2500      	movge	r5, #0
 8012094:	f7ff fd48 	bl	8011b28 <_Balloc>
 8012098:	4602      	mov	r2, r0
 801209a:	b918      	cbnz	r0, 80120a4 <__mdiff+0x60>
 801209c:	4b31      	ldr	r3, [pc, #196]	@ (8012164 <__mdiff+0x120>)
 801209e:	f240 2145 	movw	r1, #581	@ 0x245
 80120a2:	e7e3      	b.n	801206c <__mdiff+0x28>
 80120a4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80120a8:	6926      	ldr	r6, [r4, #16]
 80120aa:	60c5      	str	r5, [r0, #12]
 80120ac:	f109 0310 	add.w	r3, r9, #16
 80120b0:	f109 0514 	add.w	r5, r9, #20
 80120b4:	f104 0e14 	add.w	lr, r4, #20
 80120b8:	f100 0b14 	add.w	fp, r0, #20
 80120bc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80120c0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80120c4:	9301      	str	r3, [sp, #4]
 80120c6:	46d9      	mov	r9, fp
 80120c8:	f04f 0c00 	mov.w	ip, #0
 80120cc:	9b01      	ldr	r3, [sp, #4]
 80120ce:	f85e 0b04 	ldr.w	r0, [lr], #4
 80120d2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80120d6:	9301      	str	r3, [sp, #4]
 80120d8:	fa1f f38a 	uxth.w	r3, sl
 80120dc:	4619      	mov	r1, r3
 80120de:	b283      	uxth	r3, r0
 80120e0:	1acb      	subs	r3, r1, r3
 80120e2:	0c00      	lsrs	r0, r0, #16
 80120e4:	4463      	add	r3, ip
 80120e6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80120ea:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80120ee:	b29b      	uxth	r3, r3
 80120f0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80120f4:	4576      	cmp	r6, lr
 80120f6:	f849 3b04 	str.w	r3, [r9], #4
 80120fa:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80120fe:	d8e5      	bhi.n	80120cc <__mdiff+0x88>
 8012100:	1b33      	subs	r3, r6, r4
 8012102:	3b15      	subs	r3, #21
 8012104:	f023 0303 	bic.w	r3, r3, #3
 8012108:	3415      	adds	r4, #21
 801210a:	3304      	adds	r3, #4
 801210c:	42a6      	cmp	r6, r4
 801210e:	bf38      	it	cc
 8012110:	2304      	movcc	r3, #4
 8012112:	441d      	add	r5, r3
 8012114:	445b      	add	r3, fp
 8012116:	461e      	mov	r6, r3
 8012118:	462c      	mov	r4, r5
 801211a:	4544      	cmp	r4, r8
 801211c:	d30e      	bcc.n	801213c <__mdiff+0xf8>
 801211e:	f108 0103 	add.w	r1, r8, #3
 8012122:	1b49      	subs	r1, r1, r5
 8012124:	f021 0103 	bic.w	r1, r1, #3
 8012128:	3d03      	subs	r5, #3
 801212a:	45a8      	cmp	r8, r5
 801212c:	bf38      	it	cc
 801212e:	2100      	movcc	r1, #0
 8012130:	440b      	add	r3, r1
 8012132:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8012136:	b191      	cbz	r1, 801215e <__mdiff+0x11a>
 8012138:	6117      	str	r7, [r2, #16]
 801213a:	e79d      	b.n	8012078 <__mdiff+0x34>
 801213c:	f854 1b04 	ldr.w	r1, [r4], #4
 8012140:	46e6      	mov	lr, ip
 8012142:	0c08      	lsrs	r0, r1, #16
 8012144:	fa1c fc81 	uxtah	ip, ip, r1
 8012148:	4471      	add	r1, lr
 801214a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801214e:	b289      	uxth	r1, r1
 8012150:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8012154:	f846 1b04 	str.w	r1, [r6], #4
 8012158:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801215c:	e7dd      	b.n	801211a <__mdiff+0xd6>
 801215e:	3f01      	subs	r7, #1
 8012160:	e7e7      	b.n	8012132 <__mdiff+0xee>
 8012162:	bf00      	nop
 8012164:	08014a40 	.word	0x08014a40
 8012168:	08014a51 	.word	0x08014a51

0801216c <__d2b>:
 801216c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012170:	460f      	mov	r7, r1
 8012172:	2101      	movs	r1, #1
 8012174:	ec59 8b10 	vmov	r8, r9, d0
 8012178:	4616      	mov	r6, r2
 801217a:	f7ff fcd5 	bl	8011b28 <_Balloc>
 801217e:	4604      	mov	r4, r0
 8012180:	b930      	cbnz	r0, 8012190 <__d2b+0x24>
 8012182:	4602      	mov	r2, r0
 8012184:	4b23      	ldr	r3, [pc, #140]	@ (8012214 <__d2b+0xa8>)
 8012186:	4824      	ldr	r0, [pc, #144]	@ (8012218 <__d2b+0xac>)
 8012188:	f240 310f 	movw	r1, #783	@ 0x30f
 801218c:	f000 fa5a 	bl	8012644 <__assert_func>
 8012190:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8012194:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8012198:	b10d      	cbz	r5, 801219e <__d2b+0x32>
 801219a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801219e:	9301      	str	r3, [sp, #4]
 80121a0:	f1b8 0300 	subs.w	r3, r8, #0
 80121a4:	d023      	beq.n	80121ee <__d2b+0x82>
 80121a6:	4668      	mov	r0, sp
 80121a8:	9300      	str	r3, [sp, #0]
 80121aa:	f7ff fd84 	bl	8011cb6 <__lo0bits>
 80121ae:	e9dd 1200 	ldrd	r1, r2, [sp]
 80121b2:	b1d0      	cbz	r0, 80121ea <__d2b+0x7e>
 80121b4:	f1c0 0320 	rsb	r3, r0, #32
 80121b8:	fa02 f303 	lsl.w	r3, r2, r3
 80121bc:	430b      	orrs	r3, r1
 80121be:	40c2      	lsrs	r2, r0
 80121c0:	6163      	str	r3, [r4, #20]
 80121c2:	9201      	str	r2, [sp, #4]
 80121c4:	9b01      	ldr	r3, [sp, #4]
 80121c6:	61a3      	str	r3, [r4, #24]
 80121c8:	2b00      	cmp	r3, #0
 80121ca:	bf0c      	ite	eq
 80121cc:	2201      	moveq	r2, #1
 80121ce:	2202      	movne	r2, #2
 80121d0:	6122      	str	r2, [r4, #16]
 80121d2:	b1a5      	cbz	r5, 80121fe <__d2b+0x92>
 80121d4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80121d8:	4405      	add	r5, r0
 80121da:	603d      	str	r5, [r7, #0]
 80121dc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80121e0:	6030      	str	r0, [r6, #0]
 80121e2:	4620      	mov	r0, r4
 80121e4:	b003      	add	sp, #12
 80121e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80121ea:	6161      	str	r1, [r4, #20]
 80121ec:	e7ea      	b.n	80121c4 <__d2b+0x58>
 80121ee:	a801      	add	r0, sp, #4
 80121f0:	f7ff fd61 	bl	8011cb6 <__lo0bits>
 80121f4:	9b01      	ldr	r3, [sp, #4]
 80121f6:	6163      	str	r3, [r4, #20]
 80121f8:	3020      	adds	r0, #32
 80121fa:	2201      	movs	r2, #1
 80121fc:	e7e8      	b.n	80121d0 <__d2b+0x64>
 80121fe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8012202:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8012206:	6038      	str	r0, [r7, #0]
 8012208:	6918      	ldr	r0, [r3, #16]
 801220a:	f7ff fd35 	bl	8011c78 <__hi0bits>
 801220e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012212:	e7e5      	b.n	80121e0 <__d2b+0x74>
 8012214:	08014a40 	.word	0x08014a40
 8012218:	08014a51 	.word	0x08014a51

0801221c <__ssputs_r>:
 801221c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012220:	688e      	ldr	r6, [r1, #8]
 8012222:	461f      	mov	r7, r3
 8012224:	42be      	cmp	r6, r7
 8012226:	680b      	ldr	r3, [r1, #0]
 8012228:	4682      	mov	sl, r0
 801222a:	460c      	mov	r4, r1
 801222c:	4690      	mov	r8, r2
 801222e:	d82d      	bhi.n	801228c <__ssputs_r+0x70>
 8012230:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012234:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8012238:	d026      	beq.n	8012288 <__ssputs_r+0x6c>
 801223a:	6965      	ldr	r5, [r4, #20]
 801223c:	6909      	ldr	r1, [r1, #16]
 801223e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012242:	eba3 0901 	sub.w	r9, r3, r1
 8012246:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801224a:	1c7b      	adds	r3, r7, #1
 801224c:	444b      	add	r3, r9
 801224e:	106d      	asrs	r5, r5, #1
 8012250:	429d      	cmp	r5, r3
 8012252:	bf38      	it	cc
 8012254:	461d      	movcc	r5, r3
 8012256:	0553      	lsls	r3, r2, #21
 8012258:	d527      	bpl.n	80122aa <__ssputs_r+0x8e>
 801225a:	4629      	mov	r1, r5
 801225c:	f7ff fbd8 	bl	8011a10 <_malloc_r>
 8012260:	4606      	mov	r6, r0
 8012262:	b360      	cbz	r0, 80122be <__ssputs_r+0xa2>
 8012264:	6921      	ldr	r1, [r4, #16]
 8012266:	464a      	mov	r2, r9
 8012268:	f7fe fcf5 	bl	8010c56 <memcpy>
 801226c:	89a3      	ldrh	r3, [r4, #12]
 801226e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8012272:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012276:	81a3      	strh	r3, [r4, #12]
 8012278:	6126      	str	r6, [r4, #16]
 801227a:	6165      	str	r5, [r4, #20]
 801227c:	444e      	add	r6, r9
 801227e:	eba5 0509 	sub.w	r5, r5, r9
 8012282:	6026      	str	r6, [r4, #0]
 8012284:	60a5      	str	r5, [r4, #8]
 8012286:	463e      	mov	r6, r7
 8012288:	42be      	cmp	r6, r7
 801228a:	d900      	bls.n	801228e <__ssputs_r+0x72>
 801228c:	463e      	mov	r6, r7
 801228e:	6820      	ldr	r0, [r4, #0]
 8012290:	4632      	mov	r2, r6
 8012292:	4641      	mov	r1, r8
 8012294:	f7fe fc45 	bl	8010b22 <memmove>
 8012298:	68a3      	ldr	r3, [r4, #8]
 801229a:	1b9b      	subs	r3, r3, r6
 801229c:	60a3      	str	r3, [r4, #8]
 801229e:	6823      	ldr	r3, [r4, #0]
 80122a0:	4433      	add	r3, r6
 80122a2:	6023      	str	r3, [r4, #0]
 80122a4:	2000      	movs	r0, #0
 80122a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80122aa:	462a      	mov	r2, r5
 80122ac:	f000 fa0e 	bl	80126cc <_realloc_r>
 80122b0:	4606      	mov	r6, r0
 80122b2:	2800      	cmp	r0, #0
 80122b4:	d1e0      	bne.n	8012278 <__ssputs_r+0x5c>
 80122b6:	6921      	ldr	r1, [r4, #16]
 80122b8:	4650      	mov	r0, sl
 80122ba:	f7ff fb35 	bl	8011928 <_free_r>
 80122be:	230c      	movs	r3, #12
 80122c0:	f8ca 3000 	str.w	r3, [sl]
 80122c4:	89a3      	ldrh	r3, [r4, #12]
 80122c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80122ca:	81a3      	strh	r3, [r4, #12]
 80122cc:	f04f 30ff 	mov.w	r0, #4294967295
 80122d0:	e7e9      	b.n	80122a6 <__ssputs_r+0x8a>
	...

080122d4 <_svfiprintf_r>:
 80122d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80122d8:	4698      	mov	r8, r3
 80122da:	898b      	ldrh	r3, [r1, #12]
 80122dc:	061b      	lsls	r3, r3, #24
 80122de:	b09d      	sub	sp, #116	@ 0x74
 80122e0:	4607      	mov	r7, r0
 80122e2:	460d      	mov	r5, r1
 80122e4:	4614      	mov	r4, r2
 80122e6:	d510      	bpl.n	801230a <_svfiprintf_r+0x36>
 80122e8:	690b      	ldr	r3, [r1, #16]
 80122ea:	b973      	cbnz	r3, 801230a <_svfiprintf_r+0x36>
 80122ec:	2140      	movs	r1, #64	@ 0x40
 80122ee:	f7ff fb8f 	bl	8011a10 <_malloc_r>
 80122f2:	6028      	str	r0, [r5, #0]
 80122f4:	6128      	str	r0, [r5, #16]
 80122f6:	b930      	cbnz	r0, 8012306 <_svfiprintf_r+0x32>
 80122f8:	230c      	movs	r3, #12
 80122fa:	603b      	str	r3, [r7, #0]
 80122fc:	f04f 30ff 	mov.w	r0, #4294967295
 8012300:	b01d      	add	sp, #116	@ 0x74
 8012302:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012306:	2340      	movs	r3, #64	@ 0x40
 8012308:	616b      	str	r3, [r5, #20]
 801230a:	2300      	movs	r3, #0
 801230c:	9309      	str	r3, [sp, #36]	@ 0x24
 801230e:	2320      	movs	r3, #32
 8012310:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012314:	f8cd 800c 	str.w	r8, [sp, #12]
 8012318:	2330      	movs	r3, #48	@ 0x30
 801231a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80124b8 <_svfiprintf_r+0x1e4>
 801231e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012322:	f04f 0901 	mov.w	r9, #1
 8012326:	4623      	mov	r3, r4
 8012328:	469a      	mov	sl, r3
 801232a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801232e:	b10a      	cbz	r2, 8012334 <_svfiprintf_r+0x60>
 8012330:	2a25      	cmp	r2, #37	@ 0x25
 8012332:	d1f9      	bne.n	8012328 <_svfiprintf_r+0x54>
 8012334:	ebba 0b04 	subs.w	fp, sl, r4
 8012338:	d00b      	beq.n	8012352 <_svfiprintf_r+0x7e>
 801233a:	465b      	mov	r3, fp
 801233c:	4622      	mov	r2, r4
 801233e:	4629      	mov	r1, r5
 8012340:	4638      	mov	r0, r7
 8012342:	f7ff ff6b 	bl	801221c <__ssputs_r>
 8012346:	3001      	adds	r0, #1
 8012348:	f000 80a7 	beq.w	801249a <_svfiprintf_r+0x1c6>
 801234c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801234e:	445a      	add	r2, fp
 8012350:	9209      	str	r2, [sp, #36]	@ 0x24
 8012352:	f89a 3000 	ldrb.w	r3, [sl]
 8012356:	2b00      	cmp	r3, #0
 8012358:	f000 809f 	beq.w	801249a <_svfiprintf_r+0x1c6>
 801235c:	2300      	movs	r3, #0
 801235e:	f04f 32ff 	mov.w	r2, #4294967295
 8012362:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012366:	f10a 0a01 	add.w	sl, sl, #1
 801236a:	9304      	str	r3, [sp, #16]
 801236c:	9307      	str	r3, [sp, #28]
 801236e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012372:	931a      	str	r3, [sp, #104]	@ 0x68
 8012374:	4654      	mov	r4, sl
 8012376:	2205      	movs	r2, #5
 8012378:	f814 1b01 	ldrb.w	r1, [r4], #1
 801237c:	484e      	ldr	r0, [pc, #312]	@ (80124b8 <_svfiprintf_r+0x1e4>)
 801237e:	f7ed ff4f 	bl	8000220 <memchr>
 8012382:	9a04      	ldr	r2, [sp, #16]
 8012384:	b9d8      	cbnz	r0, 80123be <_svfiprintf_r+0xea>
 8012386:	06d0      	lsls	r0, r2, #27
 8012388:	bf44      	itt	mi
 801238a:	2320      	movmi	r3, #32
 801238c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012390:	0711      	lsls	r1, r2, #28
 8012392:	bf44      	itt	mi
 8012394:	232b      	movmi	r3, #43	@ 0x2b
 8012396:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801239a:	f89a 3000 	ldrb.w	r3, [sl]
 801239e:	2b2a      	cmp	r3, #42	@ 0x2a
 80123a0:	d015      	beq.n	80123ce <_svfiprintf_r+0xfa>
 80123a2:	9a07      	ldr	r2, [sp, #28]
 80123a4:	4654      	mov	r4, sl
 80123a6:	2000      	movs	r0, #0
 80123a8:	f04f 0c0a 	mov.w	ip, #10
 80123ac:	4621      	mov	r1, r4
 80123ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 80123b2:	3b30      	subs	r3, #48	@ 0x30
 80123b4:	2b09      	cmp	r3, #9
 80123b6:	d94b      	bls.n	8012450 <_svfiprintf_r+0x17c>
 80123b8:	b1b0      	cbz	r0, 80123e8 <_svfiprintf_r+0x114>
 80123ba:	9207      	str	r2, [sp, #28]
 80123bc:	e014      	b.n	80123e8 <_svfiprintf_r+0x114>
 80123be:	eba0 0308 	sub.w	r3, r0, r8
 80123c2:	fa09 f303 	lsl.w	r3, r9, r3
 80123c6:	4313      	orrs	r3, r2
 80123c8:	9304      	str	r3, [sp, #16]
 80123ca:	46a2      	mov	sl, r4
 80123cc:	e7d2      	b.n	8012374 <_svfiprintf_r+0xa0>
 80123ce:	9b03      	ldr	r3, [sp, #12]
 80123d0:	1d19      	adds	r1, r3, #4
 80123d2:	681b      	ldr	r3, [r3, #0]
 80123d4:	9103      	str	r1, [sp, #12]
 80123d6:	2b00      	cmp	r3, #0
 80123d8:	bfbb      	ittet	lt
 80123da:	425b      	neglt	r3, r3
 80123dc:	f042 0202 	orrlt.w	r2, r2, #2
 80123e0:	9307      	strge	r3, [sp, #28]
 80123e2:	9307      	strlt	r3, [sp, #28]
 80123e4:	bfb8      	it	lt
 80123e6:	9204      	strlt	r2, [sp, #16]
 80123e8:	7823      	ldrb	r3, [r4, #0]
 80123ea:	2b2e      	cmp	r3, #46	@ 0x2e
 80123ec:	d10a      	bne.n	8012404 <_svfiprintf_r+0x130>
 80123ee:	7863      	ldrb	r3, [r4, #1]
 80123f0:	2b2a      	cmp	r3, #42	@ 0x2a
 80123f2:	d132      	bne.n	801245a <_svfiprintf_r+0x186>
 80123f4:	9b03      	ldr	r3, [sp, #12]
 80123f6:	1d1a      	adds	r2, r3, #4
 80123f8:	681b      	ldr	r3, [r3, #0]
 80123fa:	9203      	str	r2, [sp, #12]
 80123fc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012400:	3402      	adds	r4, #2
 8012402:	9305      	str	r3, [sp, #20]
 8012404:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80124c8 <_svfiprintf_r+0x1f4>
 8012408:	7821      	ldrb	r1, [r4, #0]
 801240a:	2203      	movs	r2, #3
 801240c:	4650      	mov	r0, sl
 801240e:	f7ed ff07 	bl	8000220 <memchr>
 8012412:	b138      	cbz	r0, 8012424 <_svfiprintf_r+0x150>
 8012414:	9b04      	ldr	r3, [sp, #16]
 8012416:	eba0 000a 	sub.w	r0, r0, sl
 801241a:	2240      	movs	r2, #64	@ 0x40
 801241c:	4082      	lsls	r2, r0
 801241e:	4313      	orrs	r3, r2
 8012420:	3401      	adds	r4, #1
 8012422:	9304      	str	r3, [sp, #16]
 8012424:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012428:	4824      	ldr	r0, [pc, #144]	@ (80124bc <_svfiprintf_r+0x1e8>)
 801242a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801242e:	2206      	movs	r2, #6
 8012430:	f7ed fef6 	bl	8000220 <memchr>
 8012434:	2800      	cmp	r0, #0
 8012436:	d036      	beq.n	80124a6 <_svfiprintf_r+0x1d2>
 8012438:	4b21      	ldr	r3, [pc, #132]	@ (80124c0 <_svfiprintf_r+0x1ec>)
 801243a:	bb1b      	cbnz	r3, 8012484 <_svfiprintf_r+0x1b0>
 801243c:	9b03      	ldr	r3, [sp, #12]
 801243e:	3307      	adds	r3, #7
 8012440:	f023 0307 	bic.w	r3, r3, #7
 8012444:	3308      	adds	r3, #8
 8012446:	9303      	str	r3, [sp, #12]
 8012448:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801244a:	4433      	add	r3, r6
 801244c:	9309      	str	r3, [sp, #36]	@ 0x24
 801244e:	e76a      	b.n	8012326 <_svfiprintf_r+0x52>
 8012450:	fb0c 3202 	mla	r2, ip, r2, r3
 8012454:	460c      	mov	r4, r1
 8012456:	2001      	movs	r0, #1
 8012458:	e7a8      	b.n	80123ac <_svfiprintf_r+0xd8>
 801245a:	2300      	movs	r3, #0
 801245c:	3401      	adds	r4, #1
 801245e:	9305      	str	r3, [sp, #20]
 8012460:	4619      	mov	r1, r3
 8012462:	f04f 0c0a 	mov.w	ip, #10
 8012466:	4620      	mov	r0, r4
 8012468:	f810 2b01 	ldrb.w	r2, [r0], #1
 801246c:	3a30      	subs	r2, #48	@ 0x30
 801246e:	2a09      	cmp	r2, #9
 8012470:	d903      	bls.n	801247a <_svfiprintf_r+0x1a6>
 8012472:	2b00      	cmp	r3, #0
 8012474:	d0c6      	beq.n	8012404 <_svfiprintf_r+0x130>
 8012476:	9105      	str	r1, [sp, #20]
 8012478:	e7c4      	b.n	8012404 <_svfiprintf_r+0x130>
 801247a:	fb0c 2101 	mla	r1, ip, r1, r2
 801247e:	4604      	mov	r4, r0
 8012480:	2301      	movs	r3, #1
 8012482:	e7f0      	b.n	8012466 <_svfiprintf_r+0x192>
 8012484:	ab03      	add	r3, sp, #12
 8012486:	9300      	str	r3, [sp, #0]
 8012488:	462a      	mov	r2, r5
 801248a:	4b0e      	ldr	r3, [pc, #56]	@ (80124c4 <_svfiprintf_r+0x1f0>)
 801248c:	a904      	add	r1, sp, #16
 801248e:	4638      	mov	r0, r7
 8012490:	f7fd fe34 	bl	80100fc <_printf_float>
 8012494:	1c42      	adds	r2, r0, #1
 8012496:	4606      	mov	r6, r0
 8012498:	d1d6      	bne.n	8012448 <_svfiprintf_r+0x174>
 801249a:	89ab      	ldrh	r3, [r5, #12]
 801249c:	065b      	lsls	r3, r3, #25
 801249e:	f53f af2d 	bmi.w	80122fc <_svfiprintf_r+0x28>
 80124a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80124a4:	e72c      	b.n	8012300 <_svfiprintf_r+0x2c>
 80124a6:	ab03      	add	r3, sp, #12
 80124a8:	9300      	str	r3, [sp, #0]
 80124aa:	462a      	mov	r2, r5
 80124ac:	4b05      	ldr	r3, [pc, #20]	@ (80124c4 <_svfiprintf_r+0x1f0>)
 80124ae:	a904      	add	r1, sp, #16
 80124b0:	4638      	mov	r0, r7
 80124b2:	f7fe f8bb 	bl	801062c <_printf_i>
 80124b6:	e7ed      	b.n	8012494 <_svfiprintf_r+0x1c0>
 80124b8:	08014aaa 	.word	0x08014aaa
 80124bc:	08014ab4 	.word	0x08014ab4
 80124c0:	080100fd 	.word	0x080100fd
 80124c4:	0801221d 	.word	0x0801221d
 80124c8:	08014ab0 	.word	0x08014ab0

080124cc <__sflush_r>:
 80124cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80124d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80124d4:	0716      	lsls	r6, r2, #28
 80124d6:	4605      	mov	r5, r0
 80124d8:	460c      	mov	r4, r1
 80124da:	d454      	bmi.n	8012586 <__sflush_r+0xba>
 80124dc:	684b      	ldr	r3, [r1, #4]
 80124de:	2b00      	cmp	r3, #0
 80124e0:	dc02      	bgt.n	80124e8 <__sflush_r+0x1c>
 80124e2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80124e4:	2b00      	cmp	r3, #0
 80124e6:	dd48      	ble.n	801257a <__sflush_r+0xae>
 80124e8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80124ea:	2e00      	cmp	r6, #0
 80124ec:	d045      	beq.n	801257a <__sflush_r+0xae>
 80124ee:	2300      	movs	r3, #0
 80124f0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80124f4:	682f      	ldr	r7, [r5, #0]
 80124f6:	6a21      	ldr	r1, [r4, #32]
 80124f8:	602b      	str	r3, [r5, #0]
 80124fa:	d030      	beq.n	801255e <__sflush_r+0x92>
 80124fc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80124fe:	89a3      	ldrh	r3, [r4, #12]
 8012500:	0759      	lsls	r1, r3, #29
 8012502:	d505      	bpl.n	8012510 <__sflush_r+0x44>
 8012504:	6863      	ldr	r3, [r4, #4]
 8012506:	1ad2      	subs	r2, r2, r3
 8012508:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801250a:	b10b      	cbz	r3, 8012510 <__sflush_r+0x44>
 801250c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801250e:	1ad2      	subs	r2, r2, r3
 8012510:	2300      	movs	r3, #0
 8012512:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012514:	6a21      	ldr	r1, [r4, #32]
 8012516:	4628      	mov	r0, r5
 8012518:	47b0      	blx	r6
 801251a:	1c43      	adds	r3, r0, #1
 801251c:	89a3      	ldrh	r3, [r4, #12]
 801251e:	d106      	bne.n	801252e <__sflush_r+0x62>
 8012520:	6829      	ldr	r1, [r5, #0]
 8012522:	291d      	cmp	r1, #29
 8012524:	d82b      	bhi.n	801257e <__sflush_r+0xb2>
 8012526:	4a2a      	ldr	r2, [pc, #168]	@ (80125d0 <__sflush_r+0x104>)
 8012528:	40ca      	lsrs	r2, r1
 801252a:	07d6      	lsls	r6, r2, #31
 801252c:	d527      	bpl.n	801257e <__sflush_r+0xb2>
 801252e:	2200      	movs	r2, #0
 8012530:	6062      	str	r2, [r4, #4]
 8012532:	04d9      	lsls	r1, r3, #19
 8012534:	6922      	ldr	r2, [r4, #16]
 8012536:	6022      	str	r2, [r4, #0]
 8012538:	d504      	bpl.n	8012544 <__sflush_r+0x78>
 801253a:	1c42      	adds	r2, r0, #1
 801253c:	d101      	bne.n	8012542 <__sflush_r+0x76>
 801253e:	682b      	ldr	r3, [r5, #0]
 8012540:	b903      	cbnz	r3, 8012544 <__sflush_r+0x78>
 8012542:	6560      	str	r0, [r4, #84]	@ 0x54
 8012544:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012546:	602f      	str	r7, [r5, #0]
 8012548:	b1b9      	cbz	r1, 801257a <__sflush_r+0xae>
 801254a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801254e:	4299      	cmp	r1, r3
 8012550:	d002      	beq.n	8012558 <__sflush_r+0x8c>
 8012552:	4628      	mov	r0, r5
 8012554:	f7ff f9e8 	bl	8011928 <_free_r>
 8012558:	2300      	movs	r3, #0
 801255a:	6363      	str	r3, [r4, #52]	@ 0x34
 801255c:	e00d      	b.n	801257a <__sflush_r+0xae>
 801255e:	2301      	movs	r3, #1
 8012560:	4628      	mov	r0, r5
 8012562:	47b0      	blx	r6
 8012564:	4602      	mov	r2, r0
 8012566:	1c50      	adds	r0, r2, #1
 8012568:	d1c9      	bne.n	80124fe <__sflush_r+0x32>
 801256a:	682b      	ldr	r3, [r5, #0]
 801256c:	2b00      	cmp	r3, #0
 801256e:	d0c6      	beq.n	80124fe <__sflush_r+0x32>
 8012570:	2b1d      	cmp	r3, #29
 8012572:	d001      	beq.n	8012578 <__sflush_r+0xac>
 8012574:	2b16      	cmp	r3, #22
 8012576:	d11e      	bne.n	80125b6 <__sflush_r+0xea>
 8012578:	602f      	str	r7, [r5, #0]
 801257a:	2000      	movs	r0, #0
 801257c:	e022      	b.n	80125c4 <__sflush_r+0xf8>
 801257e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012582:	b21b      	sxth	r3, r3
 8012584:	e01b      	b.n	80125be <__sflush_r+0xf2>
 8012586:	690f      	ldr	r7, [r1, #16]
 8012588:	2f00      	cmp	r7, #0
 801258a:	d0f6      	beq.n	801257a <__sflush_r+0xae>
 801258c:	0793      	lsls	r3, r2, #30
 801258e:	680e      	ldr	r6, [r1, #0]
 8012590:	bf08      	it	eq
 8012592:	694b      	ldreq	r3, [r1, #20]
 8012594:	600f      	str	r7, [r1, #0]
 8012596:	bf18      	it	ne
 8012598:	2300      	movne	r3, #0
 801259a:	eba6 0807 	sub.w	r8, r6, r7
 801259e:	608b      	str	r3, [r1, #8]
 80125a0:	f1b8 0f00 	cmp.w	r8, #0
 80125a4:	dde9      	ble.n	801257a <__sflush_r+0xae>
 80125a6:	6a21      	ldr	r1, [r4, #32]
 80125a8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80125aa:	4643      	mov	r3, r8
 80125ac:	463a      	mov	r2, r7
 80125ae:	4628      	mov	r0, r5
 80125b0:	47b0      	blx	r6
 80125b2:	2800      	cmp	r0, #0
 80125b4:	dc08      	bgt.n	80125c8 <__sflush_r+0xfc>
 80125b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80125ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80125be:	81a3      	strh	r3, [r4, #12]
 80125c0:	f04f 30ff 	mov.w	r0, #4294967295
 80125c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80125c8:	4407      	add	r7, r0
 80125ca:	eba8 0800 	sub.w	r8, r8, r0
 80125ce:	e7e7      	b.n	80125a0 <__sflush_r+0xd4>
 80125d0:	20400001 	.word	0x20400001

080125d4 <_fflush_r>:
 80125d4:	b538      	push	{r3, r4, r5, lr}
 80125d6:	690b      	ldr	r3, [r1, #16]
 80125d8:	4605      	mov	r5, r0
 80125da:	460c      	mov	r4, r1
 80125dc:	b913      	cbnz	r3, 80125e4 <_fflush_r+0x10>
 80125de:	2500      	movs	r5, #0
 80125e0:	4628      	mov	r0, r5
 80125e2:	bd38      	pop	{r3, r4, r5, pc}
 80125e4:	b118      	cbz	r0, 80125ee <_fflush_r+0x1a>
 80125e6:	6a03      	ldr	r3, [r0, #32]
 80125e8:	b90b      	cbnz	r3, 80125ee <_fflush_r+0x1a>
 80125ea:	f7fe f9c9 	bl	8010980 <__sinit>
 80125ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80125f2:	2b00      	cmp	r3, #0
 80125f4:	d0f3      	beq.n	80125de <_fflush_r+0xa>
 80125f6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80125f8:	07d0      	lsls	r0, r2, #31
 80125fa:	d404      	bmi.n	8012606 <_fflush_r+0x32>
 80125fc:	0599      	lsls	r1, r3, #22
 80125fe:	d402      	bmi.n	8012606 <_fflush_r+0x32>
 8012600:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012602:	f7fe fb26 	bl	8010c52 <__retarget_lock_acquire_recursive>
 8012606:	4628      	mov	r0, r5
 8012608:	4621      	mov	r1, r4
 801260a:	f7ff ff5f 	bl	80124cc <__sflush_r>
 801260e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012610:	07da      	lsls	r2, r3, #31
 8012612:	4605      	mov	r5, r0
 8012614:	d4e4      	bmi.n	80125e0 <_fflush_r+0xc>
 8012616:	89a3      	ldrh	r3, [r4, #12]
 8012618:	059b      	lsls	r3, r3, #22
 801261a:	d4e1      	bmi.n	80125e0 <_fflush_r+0xc>
 801261c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801261e:	f7fe fb19 	bl	8010c54 <__retarget_lock_release_recursive>
 8012622:	e7dd      	b.n	80125e0 <_fflush_r+0xc>

08012624 <_sbrk_r>:
 8012624:	b538      	push	{r3, r4, r5, lr}
 8012626:	4d06      	ldr	r5, [pc, #24]	@ (8012640 <_sbrk_r+0x1c>)
 8012628:	2300      	movs	r3, #0
 801262a:	4604      	mov	r4, r0
 801262c:	4608      	mov	r0, r1
 801262e:	602b      	str	r3, [r5, #0]
 8012630:	f7f0 fbd0 	bl	8002dd4 <_sbrk>
 8012634:	1c43      	adds	r3, r0, #1
 8012636:	d102      	bne.n	801263e <_sbrk_r+0x1a>
 8012638:	682b      	ldr	r3, [r5, #0]
 801263a:	b103      	cbz	r3, 801263e <_sbrk_r+0x1a>
 801263c:	6023      	str	r3, [r4, #0]
 801263e:	bd38      	pop	{r3, r4, r5, pc}
 8012640:	20003834 	.word	0x20003834

08012644 <__assert_func>:
 8012644:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012646:	4614      	mov	r4, r2
 8012648:	461a      	mov	r2, r3
 801264a:	4b09      	ldr	r3, [pc, #36]	@ (8012670 <__assert_func+0x2c>)
 801264c:	681b      	ldr	r3, [r3, #0]
 801264e:	4605      	mov	r5, r0
 8012650:	68d8      	ldr	r0, [r3, #12]
 8012652:	b14c      	cbz	r4, 8012668 <__assert_func+0x24>
 8012654:	4b07      	ldr	r3, [pc, #28]	@ (8012674 <__assert_func+0x30>)
 8012656:	9100      	str	r1, [sp, #0]
 8012658:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801265c:	4906      	ldr	r1, [pc, #24]	@ (8012678 <__assert_func+0x34>)
 801265e:	462b      	mov	r3, r5
 8012660:	f000 f870 	bl	8012744 <fiprintf>
 8012664:	f000 f880 	bl	8012768 <abort>
 8012668:	4b04      	ldr	r3, [pc, #16]	@ (801267c <__assert_func+0x38>)
 801266a:	461c      	mov	r4, r3
 801266c:	e7f3      	b.n	8012656 <__assert_func+0x12>
 801266e:	bf00      	nop
 8012670:	200001ac 	.word	0x200001ac
 8012674:	08014ac5 	.word	0x08014ac5
 8012678:	08014ad2 	.word	0x08014ad2
 801267c:	08014b00 	.word	0x08014b00

08012680 <_calloc_r>:
 8012680:	b570      	push	{r4, r5, r6, lr}
 8012682:	fba1 5402 	umull	r5, r4, r1, r2
 8012686:	b934      	cbnz	r4, 8012696 <_calloc_r+0x16>
 8012688:	4629      	mov	r1, r5
 801268a:	f7ff f9c1 	bl	8011a10 <_malloc_r>
 801268e:	4606      	mov	r6, r0
 8012690:	b928      	cbnz	r0, 801269e <_calloc_r+0x1e>
 8012692:	4630      	mov	r0, r6
 8012694:	bd70      	pop	{r4, r5, r6, pc}
 8012696:	220c      	movs	r2, #12
 8012698:	6002      	str	r2, [r0, #0]
 801269a:	2600      	movs	r6, #0
 801269c:	e7f9      	b.n	8012692 <_calloc_r+0x12>
 801269e:	462a      	mov	r2, r5
 80126a0:	4621      	mov	r1, r4
 80126a2:	f7fe fa58 	bl	8010b56 <memset>
 80126a6:	e7f4      	b.n	8012692 <_calloc_r+0x12>

080126a8 <__ascii_mbtowc>:
 80126a8:	b082      	sub	sp, #8
 80126aa:	b901      	cbnz	r1, 80126ae <__ascii_mbtowc+0x6>
 80126ac:	a901      	add	r1, sp, #4
 80126ae:	b142      	cbz	r2, 80126c2 <__ascii_mbtowc+0x1a>
 80126b0:	b14b      	cbz	r3, 80126c6 <__ascii_mbtowc+0x1e>
 80126b2:	7813      	ldrb	r3, [r2, #0]
 80126b4:	600b      	str	r3, [r1, #0]
 80126b6:	7812      	ldrb	r2, [r2, #0]
 80126b8:	1e10      	subs	r0, r2, #0
 80126ba:	bf18      	it	ne
 80126bc:	2001      	movne	r0, #1
 80126be:	b002      	add	sp, #8
 80126c0:	4770      	bx	lr
 80126c2:	4610      	mov	r0, r2
 80126c4:	e7fb      	b.n	80126be <__ascii_mbtowc+0x16>
 80126c6:	f06f 0001 	mvn.w	r0, #1
 80126ca:	e7f8      	b.n	80126be <__ascii_mbtowc+0x16>

080126cc <_realloc_r>:
 80126cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80126d0:	4607      	mov	r7, r0
 80126d2:	4614      	mov	r4, r2
 80126d4:	460d      	mov	r5, r1
 80126d6:	b921      	cbnz	r1, 80126e2 <_realloc_r+0x16>
 80126d8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80126dc:	4611      	mov	r1, r2
 80126de:	f7ff b997 	b.w	8011a10 <_malloc_r>
 80126e2:	b92a      	cbnz	r2, 80126f0 <_realloc_r+0x24>
 80126e4:	f7ff f920 	bl	8011928 <_free_r>
 80126e8:	4625      	mov	r5, r4
 80126ea:	4628      	mov	r0, r5
 80126ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80126f0:	f000 f841 	bl	8012776 <_malloc_usable_size_r>
 80126f4:	4284      	cmp	r4, r0
 80126f6:	4606      	mov	r6, r0
 80126f8:	d802      	bhi.n	8012700 <_realloc_r+0x34>
 80126fa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80126fe:	d8f4      	bhi.n	80126ea <_realloc_r+0x1e>
 8012700:	4621      	mov	r1, r4
 8012702:	4638      	mov	r0, r7
 8012704:	f7ff f984 	bl	8011a10 <_malloc_r>
 8012708:	4680      	mov	r8, r0
 801270a:	b908      	cbnz	r0, 8012710 <_realloc_r+0x44>
 801270c:	4645      	mov	r5, r8
 801270e:	e7ec      	b.n	80126ea <_realloc_r+0x1e>
 8012710:	42b4      	cmp	r4, r6
 8012712:	4622      	mov	r2, r4
 8012714:	4629      	mov	r1, r5
 8012716:	bf28      	it	cs
 8012718:	4632      	movcs	r2, r6
 801271a:	f7fe fa9c 	bl	8010c56 <memcpy>
 801271e:	4629      	mov	r1, r5
 8012720:	4638      	mov	r0, r7
 8012722:	f7ff f901 	bl	8011928 <_free_r>
 8012726:	e7f1      	b.n	801270c <_realloc_r+0x40>

08012728 <__ascii_wctomb>:
 8012728:	4603      	mov	r3, r0
 801272a:	4608      	mov	r0, r1
 801272c:	b141      	cbz	r1, 8012740 <__ascii_wctomb+0x18>
 801272e:	2aff      	cmp	r2, #255	@ 0xff
 8012730:	d904      	bls.n	801273c <__ascii_wctomb+0x14>
 8012732:	228a      	movs	r2, #138	@ 0x8a
 8012734:	601a      	str	r2, [r3, #0]
 8012736:	f04f 30ff 	mov.w	r0, #4294967295
 801273a:	4770      	bx	lr
 801273c:	700a      	strb	r2, [r1, #0]
 801273e:	2001      	movs	r0, #1
 8012740:	4770      	bx	lr
	...

08012744 <fiprintf>:
 8012744:	b40e      	push	{r1, r2, r3}
 8012746:	b503      	push	{r0, r1, lr}
 8012748:	4601      	mov	r1, r0
 801274a:	ab03      	add	r3, sp, #12
 801274c:	4805      	ldr	r0, [pc, #20]	@ (8012764 <fiprintf+0x20>)
 801274e:	f853 2b04 	ldr.w	r2, [r3], #4
 8012752:	6800      	ldr	r0, [r0, #0]
 8012754:	9301      	str	r3, [sp, #4]
 8012756:	f000 f83f 	bl	80127d8 <_vfiprintf_r>
 801275a:	b002      	add	sp, #8
 801275c:	f85d eb04 	ldr.w	lr, [sp], #4
 8012760:	b003      	add	sp, #12
 8012762:	4770      	bx	lr
 8012764:	200001ac 	.word	0x200001ac

08012768 <abort>:
 8012768:	b508      	push	{r3, lr}
 801276a:	2006      	movs	r0, #6
 801276c:	f000 fa08 	bl	8012b80 <raise>
 8012770:	2001      	movs	r0, #1
 8012772:	f7f0 fab7 	bl	8002ce4 <_exit>

08012776 <_malloc_usable_size_r>:
 8012776:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801277a:	1f18      	subs	r0, r3, #4
 801277c:	2b00      	cmp	r3, #0
 801277e:	bfbc      	itt	lt
 8012780:	580b      	ldrlt	r3, [r1, r0]
 8012782:	18c0      	addlt	r0, r0, r3
 8012784:	4770      	bx	lr

08012786 <__sfputc_r>:
 8012786:	6893      	ldr	r3, [r2, #8]
 8012788:	3b01      	subs	r3, #1
 801278a:	2b00      	cmp	r3, #0
 801278c:	b410      	push	{r4}
 801278e:	6093      	str	r3, [r2, #8]
 8012790:	da08      	bge.n	80127a4 <__sfputc_r+0x1e>
 8012792:	6994      	ldr	r4, [r2, #24]
 8012794:	42a3      	cmp	r3, r4
 8012796:	db01      	blt.n	801279c <__sfputc_r+0x16>
 8012798:	290a      	cmp	r1, #10
 801279a:	d103      	bne.n	80127a4 <__sfputc_r+0x1e>
 801279c:	f85d 4b04 	ldr.w	r4, [sp], #4
 80127a0:	f000 b932 	b.w	8012a08 <__swbuf_r>
 80127a4:	6813      	ldr	r3, [r2, #0]
 80127a6:	1c58      	adds	r0, r3, #1
 80127a8:	6010      	str	r0, [r2, #0]
 80127aa:	7019      	strb	r1, [r3, #0]
 80127ac:	4608      	mov	r0, r1
 80127ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 80127b2:	4770      	bx	lr

080127b4 <__sfputs_r>:
 80127b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80127b6:	4606      	mov	r6, r0
 80127b8:	460f      	mov	r7, r1
 80127ba:	4614      	mov	r4, r2
 80127bc:	18d5      	adds	r5, r2, r3
 80127be:	42ac      	cmp	r4, r5
 80127c0:	d101      	bne.n	80127c6 <__sfputs_r+0x12>
 80127c2:	2000      	movs	r0, #0
 80127c4:	e007      	b.n	80127d6 <__sfputs_r+0x22>
 80127c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80127ca:	463a      	mov	r2, r7
 80127cc:	4630      	mov	r0, r6
 80127ce:	f7ff ffda 	bl	8012786 <__sfputc_r>
 80127d2:	1c43      	adds	r3, r0, #1
 80127d4:	d1f3      	bne.n	80127be <__sfputs_r+0xa>
 80127d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080127d8 <_vfiprintf_r>:
 80127d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80127dc:	460d      	mov	r5, r1
 80127de:	b09d      	sub	sp, #116	@ 0x74
 80127e0:	4614      	mov	r4, r2
 80127e2:	4698      	mov	r8, r3
 80127e4:	4606      	mov	r6, r0
 80127e6:	b118      	cbz	r0, 80127f0 <_vfiprintf_r+0x18>
 80127e8:	6a03      	ldr	r3, [r0, #32]
 80127ea:	b90b      	cbnz	r3, 80127f0 <_vfiprintf_r+0x18>
 80127ec:	f7fe f8c8 	bl	8010980 <__sinit>
 80127f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80127f2:	07d9      	lsls	r1, r3, #31
 80127f4:	d405      	bmi.n	8012802 <_vfiprintf_r+0x2a>
 80127f6:	89ab      	ldrh	r3, [r5, #12]
 80127f8:	059a      	lsls	r2, r3, #22
 80127fa:	d402      	bmi.n	8012802 <_vfiprintf_r+0x2a>
 80127fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80127fe:	f7fe fa28 	bl	8010c52 <__retarget_lock_acquire_recursive>
 8012802:	89ab      	ldrh	r3, [r5, #12]
 8012804:	071b      	lsls	r3, r3, #28
 8012806:	d501      	bpl.n	801280c <_vfiprintf_r+0x34>
 8012808:	692b      	ldr	r3, [r5, #16]
 801280a:	b99b      	cbnz	r3, 8012834 <_vfiprintf_r+0x5c>
 801280c:	4629      	mov	r1, r5
 801280e:	4630      	mov	r0, r6
 8012810:	f000 f938 	bl	8012a84 <__swsetup_r>
 8012814:	b170      	cbz	r0, 8012834 <_vfiprintf_r+0x5c>
 8012816:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012818:	07dc      	lsls	r4, r3, #31
 801281a:	d504      	bpl.n	8012826 <_vfiprintf_r+0x4e>
 801281c:	f04f 30ff 	mov.w	r0, #4294967295
 8012820:	b01d      	add	sp, #116	@ 0x74
 8012822:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012826:	89ab      	ldrh	r3, [r5, #12]
 8012828:	0598      	lsls	r0, r3, #22
 801282a:	d4f7      	bmi.n	801281c <_vfiprintf_r+0x44>
 801282c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801282e:	f7fe fa11 	bl	8010c54 <__retarget_lock_release_recursive>
 8012832:	e7f3      	b.n	801281c <_vfiprintf_r+0x44>
 8012834:	2300      	movs	r3, #0
 8012836:	9309      	str	r3, [sp, #36]	@ 0x24
 8012838:	2320      	movs	r3, #32
 801283a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801283e:	f8cd 800c 	str.w	r8, [sp, #12]
 8012842:	2330      	movs	r3, #48	@ 0x30
 8012844:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80129f4 <_vfiprintf_r+0x21c>
 8012848:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801284c:	f04f 0901 	mov.w	r9, #1
 8012850:	4623      	mov	r3, r4
 8012852:	469a      	mov	sl, r3
 8012854:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012858:	b10a      	cbz	r2, 801285e <_vfiprintf_r+0x86>
 801285a:	2a25      	cmp	r2, #37	@ 0x25
 801285c:	d1f9      	bne.n	8012852 <_vfiprintf_r+0x7a>
 801285e:	ebba 0b04 	subs.w	fp, sl, r4
 8012862:	d00b      	beq.n	801287c <_vfiprintf_r+0xa4>
 8012864:	465b      	mov	r3, fp
 8012866:	4622      	mov	r2, r4
 8012868:	4629      	mov	r1, r5
 801286a:	4630      	mov	r0, r6
 801286c:	f7ff ffa2 	bl	80127b4 <__sfputs_r>
 8012870:	3001      	adds	r0, #1
 8012872:	f000 80a7 	beq.w	80129c4 <_vfiprintf_r+0x1ec>
 8012876:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012878:	445a      	add	r2, fp
 801287a:	9209      	str	r2, [sp, #36]	@ 0x24
 801287c:	f89a 3000 	ldrb.w	r3, [sl]
 8012880:	2b00      	cmp	r3, #0
 8012882:	f000 809f 	beq.w	80129c4 <_vfiprintf_r+0x1ec>
 8012886:	2300      	movs	r3, #0
 8012888:	f04f 32ff 	mov.w	r2, #4294967295
 801288c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012890:	f10a 0a01 	add.w	sl, sl, #1
 8012894:	9304      	str	r3, [sp, #16]
 8012896:	9307      	str	r3, [sp, #28]
 8012898:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801289c:	931a      	str	r3, [sp, #104]	@ 0x68
 801289e:	4654      	mov	r4, sl
 80128a0:	2205      	movs	r2, #5
 80128a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80128a6:	4853      	ldr	r0, [pc, #332]	@ (80129f4 <_vfiprintf_r+0x21c>)
 80128a8:	f7ed fcba 	bl	8000220 <memchr>
 80128ac:	9a04      	ldr	r2, [sp, #16]
 80128ae:	b9d8      	cbnz	r0, 80128e8 <_vfiprintf_r+0x110>
 80128b0:	06d1      	lsls	r1, r2, #27
 80128b2:	bf44      	itt	mi
 80128b4:	2320      	movmi	r3, #32
 80128b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80128ba:	0713      	lsls	r3, r2, #28
 80128bc:	bf44      	itt	mi
 80128be:	232b      	movmi	r3, #43	@ 0x2b
 80128c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80128c4:	f89a 3000 	ldrb.w	r3, [sl]
 80128c8:	2b2a      	cmp	r3, #42	@ 0x2a
 80128ca:	d015      	beq.n	80128f8 <_vfiprintf_r+0x120>
 80128cc:	9a07      	ldr	r2, [sp, #28]
 80128ce:	4654      	mov	r4, sl
 80128d0:	2000      	movs	r0, #0
 80128d2:	f04f 0c0a 	mov.w	ip, #10
 80128d6:	4621      	mov	r1, r4
 80128d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80128dc:	3b30      	subs	r3, #48	@ 0x30
 80128de:	2b09      	cmp	r3, #9
 80128e0:	d94b      	bls.n	801297a <_vfiprintf_r+0x1a2>
 80128e2:	b1b0      	cbz	r0, 8012912 <_vfiprintf_r+0x13a>
 80128e4:	9207      	str	r2, [sp, #28]
 80128e6:	e014      	b.n	8012912 <_vfiprintf_r+0x13a>
 80128e8:	eba0 0308 	sub.w	r3, r0, r8
 80128ec:	fa09 f303 	lsl.w	r3, r9, r3
 80128f0:	4313      	orrs	r3, r2
 80128f2:	9304      	str	r3, [sp, #16]
 80128f4:	46a2      	mov	sl, r4
 80128f6:	e7d2      	b.n	801289e <_vfiprintf_r+0xc6>
 80128f8:	9b03      	ldr	r3, [sp, #12]
 80128fa:	1d19      	adds	r1, r3, #4
 80128fc:	681b      	ldr	r3, [r3, #0]
 80128fe:	9103      	str	r1, [sp, #12]
 8012900:	2b00      	cmp	r3, #0
 8012902:	bfbb      	ittet	lt
 8012904:	425b      	neglt	r3, r3
 8012906:	f042 0202 	orrlt.w	r2, r2, #2
 801290a:	9307      	strge	r3, [sp, #28]
 801290c:	9307      	strlt	r3, [sp, #28]
 801290e:	bfb8      	it	lt
 8012910:	9204      	strlt	r2, [sp, #16]
 8012912:	7823      	ldrb	r3, [r4, #0]
 8012914:	2b2e      	cmp	r3, #46	@ 0x2e
 8012916:	d10a      	bne.n	801292e <_vfiprintf_r+0x156>
 8012918:	7863      	ldrb	r3, [r4, #1]
 801291a:	2b2a      	cmp	r3, #42	@ 0x2a
 801291c:	d132      	bne.n	8012984 <_vfiprintf_r+0x1ac>
 801291e:	9b03      	ldr	r3, [sp, #12]
 8012920:	1d1a      	adds	r2, r3, #4
 8012922:	681b      	ldr	r3, [r3, #0]
 8012924:	9203      	str	r2, [sp, #12]
 8012926:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801292a:	3402      	adds	r4, #2
 801292c:	9305      	str	r3, [sp, #20]
 801292e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8012a04 <_vfiprintf_r+0x22c>
 8012932:	7821      	ldrb	r1, [r4, #0]
 8012934:	2203      	movs	r2, #3
 8012936:	4650      	mov	r0, sl
 8012938:	f7ed fc72 	bl	8000220 <memchr>
 801293c:	b138      	cbz	r0, 801294e <_vfiprintf_r+0x176>
 801293e:	9b04      	ldr	r3, [sp, #16]
 8012940:	eba0 000a 	sub.w	r0, r0, sl
 8012944:	2240      	movs	r2, #64	@ 0x40
 8012946:	4082      	lsls	r2, r0
 8012948:	4313      	orrs	r3, r2
 801294a:	3401      	adds	r4, #1
 801294c:	9304      	str	r3, [sp, #16]
 801294e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012952:	4829      	ldr	r0, [pc, #164]	@ (80129f8 <_vfiprintf_r+0x220>)
 8012954:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012958:	2206      	movs	r2, #6
 801295a:	f7ed fc61 	bl	8000220 <memchr>
 801295e:	2800      	cmp	r0, #0
 8012960:	d03f      	beq.n	80129e2 <_vfiprintf_r+0x20a>
 8012962:	4b26      	ldr	r3, [pc, #152]	@ (80129fc <_vfiprintf_r+0x224>)
 8012964:	bb1b      	cbnz	r3, 80129ae <_vfiprintf_r+0x1d6>
 8012966:	9b03      	ldr	r3, [sp, #12]
 8012968:	3307      	adds	r3, #7
 801296a:	f023 0307 	bic.w	r3, r3, #7
 801296e:	3308      	adds	r3, #8
 8012970:	9303      	str	r3, [sp, #12]
 8012972:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012974:	443b      	add	r3, r7
 8012976:	9309      	str	r3, [sp, #36]	@ 0x24
 8012978:	e76a      	b.n	8012850 <_vfiprintf_r+0x78>
 801297a:	fb0c 3202 	mla	r2, ip, r2, r3
 801297e:	460c      	mov	r4, r1
 8012980:	2001      	movs	r0, #1
 8012982:	e7a8      	b.n	80128d6 <_vfiprintf_r+0xfe>
 8012984:	2300      	movs	r3, #0
 8012986:	3401      	adds	r4, #1
 8012988:	9305      	str	r3, [sp, #20]
 801298a:	4619      	mov	r1, r3
 801298c:	f04f 0c0a 	mov.w	ip, #10
 8012990:	4620      	mov	r0, r4
 8012992:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012996:	3a30      	subs	r2, #48	@ 0x30
 8012998:	2a09      	cmp	r2, #9
 801299a:	d903      	bls.n	80129a4 <_vfiprintf_r+0x1cc>
 801299c:	2b00      	cmp	r3, #0
 801299e:	d0c6      	beq.n	801292e <_vfiprintf_r+0x156>
 80129a0:	9105      	str	r1, [sp, #20]
 80129a2:	e7c4      	b.n	801292e <_vfiprintf_r+0x156>
 80129a4:	fb0c 2101 	mla	r1, ip, r1, r2
 80129a8:	4604      	mov	r4, r0
 80129aa:	2301      	movs	r3, #1
 80129ac:	e7f0      	b.n	8012990 <_vfiprintf_r+0x1b8>
 80129ae:	ab03      	add	r3, sp, #12
 80129b0:	9300      	str	r3, [sp, #0]
 80129b2:	462a      	mov	r2, r5
 80129b4:	4b12      	ldr	r3, [pc, #72]	@ (8012a00 <_vfiprintf_r+0x228>)
 80129b6:	a904      	add	r1, sp, #16
 80129b8:	4630      	mov	r0, r6
 80129ba:	f7fd fb9f 	bl	80100fc <_printf_float>
 80129be:	4607      	mov	r7, r0
 80129c0:	1c78      	adds	r0, r7, #1
 80129c2:	d1d6      	bne.n	8012972 <_vfiprintf_r+0x19a>
 80129c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80129c6:	07d9      	lsls	r1, r3, #31
 80129c8:	d405      	bmi.n	80129d6 <_vfiprintf_r+0x1fe>
 80129ca:	89ab      	ldrh	r3, [r5, #12]
 80129cc:	059a      	lsls	r2, r3, #22
 80129ce:	d402      	bmi.n	80129d6 <_vfiprintf_r+0x1fe>
 80129d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80129d2:	f7fe f93f 	bl	8010c54 <__retarget_lock_release_recursive>
 80129d6:	89ab      	ldrh	r3, [r5, #12]
 80129d8:	065b      	lsls	r3, r3, #25
 80129da:	f53f af1f 	bmi.w	801281c <_vfiprintf_r+0x44>
 80129de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80129e0:	e71e      	b.n	8012820 <_vfiprintf_r+0x48>
 80129e2:	ab03      	add	r3, sp, #12
 80129e4:	9300      	str	r3, [sp, #0]
 80129e6:	462a      	mov	r2, r5
 80129e8:	4b05      	ldr	r3, [pc, #20]	@ (8012a00 <_vfiprintf_r+0x228>)
 80129ea:	a904      	add	r1, sp, #16
 80129ec:	4630      	mov	r0, r6
 80129ee:	f7fd fe1d 	bl	801062c <_printf_i>
 80129f2:	e7e4      	b.n	80129be <_vfiprintf_r+0x1e6>
 80129f4:	08014aaa 	.word	0x08014aaa
 80129f8:	08014ab4 	.word	0x08014ab4
 80129fc:	080100fd 	.word	0x080100fd
 8012a00:	080127b5 	.word	0x080127b5
 8012a04:	08014ab0 	.word	0x08014ab0

08012a08 <__swbuf_r>:
 8012a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012a0a:	460e      	mov	r6, r1
 8012a0c:	4614      	mov	r4, r2
 8012a0e:	4605      	mov	r5, r0
 8012a10:	b118      	cbz	r0, 8012a1a <__swbuf_r+0x12>
 8012a12:	6a03      	ldr	r3, [r0, #32]
 8012a14:	b90b      	cbnz	r3, 8012a1a <__swbuf_r+0x12>
 8012a16:	f7fd ffb3 	bl	8010980 <__sinit>
 8012a1a:	69a3      	ldr	r3, [r4, #24]
 8012a1c:	60a3      	str	r3, [r4, #8]
 8012a1e:	89a3      	ldrh	r3, [r4, #12]
 8012a20:	071a      	lsls	r2, r3, #28
 8012a22:	d501      	bpl.n	8012a28 <__swbuf_r+0x20>
 8012a24:	6923      	ldr	r3, [r4, #16]
 8012a26:	b943      	cbnz	r3, 8012a3a <__swbuf_r+0x32>
 8012a28:	4621      	mov	r1, r4
 8012a2a:	4628      	mov	r0, r5
 8012a2c:	f000 f82a 	bl	8012a84 <__swsetup_r>
 8012a30:	b118      	cbz	r0, 8012a3a <__swbuf_r+0x32>
 8012a32:	f04f 37ff 	mov.w	r7, #4294967295
 8012a36:	4638      	mov	r0, r7
 8012a38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012a3a:	6823      	ldr	r3, [r4, #0]
 8012a3c:	6922      	ldr	r2, [r4, #16]
 8012a3e:	1a98      	subs	r0, r3, r2
 8012a40:	6963      	ldr	r3, [r4, #20]
 8012a42:	b2f6      	uxtb	r6, r6
 8012a44:	4283      	cmp	r3, r0
 8012a46:	4637      	mov	r7, r6
 8012a48:	dc05      	bgt.n	8012a56 <__swbuf_r+0x4e>
 8012a4a:	4621      	mov	r1, r4
 8012a4c:	4628      	mov	r0, r5
 8012a4e:	f7ff fdc1 	bl	80125d4 <_fflush_r>
 8012a52:	2800      	cmp	r0, #0
 8012a54:	d1ed      	bne.n	8012a32 <__swbuf_r+0x2a>
 8012a56:	68a3      	ldr	r3, [r4, #8]
 8012a58:	3b01      	subs	r3, #1
 8012a5a:	60a3      	str	r3, [r4, #8]
 8012a5c:	6823      	ldr	r3, [r4, #0]
 8012a5e:	1c5a      	adds	r2, r3, #1
 8012a60:	6022      	str	r2, [r4, #0]
 8012a62:	701e      	strb	r6, [r3, #0]
 8012a64:	6962      	ldr	r2, [r4, #20]
 8012a66:	1c43      	adds	r3, r0, #1
 8012a68:	429a      	cmp	r2, r3
 8012a6a:	d004      	beq.n	8012a76 <__swbuf_r+0x6e>
 8012a6c:	89a3      	ldrh	r3, [r4, #12]
 8012a6e:	07db      	lsls	r3, r3, #31
 8012a70:	d5e1      	bpl.n	8012a36 <__swbuf_r+0x2e>
 8012a72:	2e0a      	cmp	r6, #10
 8012a74:	d1df      	bne.n	8012a36 <__swbuf_r+0x2e>
 8012a76:	4621      	mov	r1, r4
 8012a78:	4628      	mov	r0, r5
 8012a7a:	f7ff fdab 	bl	80125d4 <_fflush_r>
 8012a7e:	2800      	cmp	r0, #0
 8012a80:	d0d9      	beq.n	8012a36 <__swbuf_r+0x2e>
 8012a82:	e7d6      	b.n	8012a32 <__swbuf_r+0x2a>

08012a84 <__swsetup_r>:
 8012a84:	b538      	push	{r3, r4, r5, lr}
 8012a86:	4b29      	ldr	r3, [pc, #164]	@ (8012b2c <__swsetup_r+0xa8>)
 8012a88:	4605      	mov	r5, r0
 8012a8a:	6818      	ldr	r0, [r3, #0]
 8012a8c:	460c      	mov	r4, r1
 8012a8e:	b118      	cbz	r0, 8012a98 <__swsetup_r+0x14>
 8012a90:	6a03      	ldr	r3, [r0, #32]
 8012a92:	b90b      	cbnz	r3, 8012a98 <__swsetup_r+0x14>
 8012a94:	f7fd ff74 	bl	8010980 <__sinit>
 8012a98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012a9c:	0719      	lsls	r1, r3, #28
 8012a9e:	d422      	bmi.n	8012ae6 <__swsetup_r+0x62>
 8012aa0:	06da      	lsls	r2, r3, #27
 8012aa2:	d407      	bmi.n	8012ab4 <__swsetup_r+0x30>
 8012aa4:	2209      	movs	r2, #9
 8012aa6:	602a      	str	r2, [r5, #0]
 8012aa8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012aac:	81a3      	strh	r3, [r4, #12]
 8012aae:	f04f 30ff 	mov.w	r0, #4294967295
 8012ab2:	e033      	b.n	8012b1c <__swsetup_r+0x98>
 8012ab4:	0758      	lsls	r0, r3, #29
 8012ab6:	d512      	bpl.n	8012ade <__swsetup_r+0x5a>
 8012ab8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012aba:	b141      	cbz	r1, 8012ace <__swsetup_r+0x4a>
 8012abc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012ac0:	4299      	cmp	r1, r3
 8012ac2:	d002      	beq.n	8012aca <__swsetup_r+0x46>
 8012ac4:	4628      	mov	r0, r5
 8012ac6:	f7fe ff2f 	bl	8011928 <_free_r>
 8012aca:	2300      	movs	r3, #0
 8012acc:	6363      	str	r3, [r4, #52]	@ 0x34
 8012ace:	89a3      	ldrh	r3, [r4, #12]
 8012ad0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8012ad4:	81a3      	strh	r3, [r4, #12]
 8012ad6:	2300      	movs	r3, #0
 8012ad8:	6063      	str	r3, [r4, #4]
 8012ada:	6923      	ldr	r3, [r4, #16]
 8012adc:	6023      	str	r3, [r4, #0]
 8012ade:	89a3      	ldrh	r3, [r4, #12]
 8012ae0:	f043 0308 	orr.w	r3, r3, #8
 8012ae4:	81a3      	strh	r3, [r4, #12]
 8012ae6:	6923      	ldr	r3, [r4, #16]
 8012ae8:	b94b      	cbnz	r3, 8012afe <__swsetup_r+0x7a>
 8012aea:	89a3      	ldrh	r3, [r4, #12]
 8012aec:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8012af0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012af4:	d003      	beq.n	8012afe <__swsetup_r+0x7a>
 8012af6:	4621      	mov	r1, r4
 8012af8:	4628      	mov	r0, r5
 8012afa:	f000 f883 	bl	8012c04 <__smakebuf_r>
 8012afe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012b02:	f013 0201 	ands.w	r2, r3, #1
 8012b06:	d00a      	beq.n	8012b1e <__swsetup_r+0x9a>
 8012b08:	2200      	movs	r2, #0
 8012b0a:	60a2      	str	r2, [r4, #8]
 8012b0c:	6962      	ldr	r2, [r4, #20]
 8012b0e:	4252      	negs	r2, r2
 8012b10:	61a2      	str	r2, [r4, #24]
 8012b12:	6922      	ldr	r2, [r4, #16]
 8012b14:	b942      	cbnz	r2, 8012b28 <__swsetup_r+0xa4>
 8012b16:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8012b1a:	d1c5      	bne.n	8012aa8 <__swsetup_r+0x24>
 8012b1c:	bd38      	pop	{r3, r4, r5, pc}
 8012b1e:	0799      	lsls	r1, r3, #30
 8012b20:	bf58      	it	pl
 8012b22:	6962      	ldrpl	r2, [r4, #20]
 8012b24:	60a2      	str	r2, [r4, #8]
 8012b26:	e7f4      	b.n	8012b12 <__swsetup_r+0x8e>
 8012b28:	2000      	movs	r0, #0
 8012b2a:	e7f7      	b.n	8012b1c <__swsetup_r+0x98>
 8012b2c:	200001ac 	.word	0x200001ac

08012b30 <_raise_r>:
 8012b30:	291f      	cmp	r1, #31
 8012b32:	b538      	push	{r3, r4, r5, lr}
 8012b34:	4605      	mov	r5, r0
 8012b36:	460c      	mov	r4, r1
 8012b38:	d904      	bls.n	8012b44 <_raise_r+0x14>
 8012b3a:	2316      	movs	r3, #22
 8012b3c:	6003      	str	r3, [r0, #0]
 8012b3e:	f04f 30ff 	mov.w	r0, #4294967295
 8012b42:	bd38      	pop	{r3, r4, r5, pc}
 8012b44:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8012b46:	b112      	cbz	r2, 8012b4e <_raise_r+0x1e>
 8012b48:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012b4c:	b94b      	cbnz	r3, 8012b62 <_raise_r+0x32>
 8012b4e:	4628      	mov	r0, r5
 8012b50:	f000 f830 	bl	8012bb4 <_getpid_r>
 8012b54:	4622      	mov	r2, r4
 8012b56:	4601      	mov	r1, r0
 8012b58:	4628      	mov	r0, r5
 8012b5a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012b5e:	f000 b817 	b.w	8012b90 <_kill_r>
 8012b62:	2b01      	cmp	r3, #1
 8012b64:	d00a      	beq.n	8012b7c <_raise_r+0x4c>
 8012b66:	1c59      	adds	r1, r3, #1
 8012b68:	d103      	bne.n	8012b72 <_raise_r+0x42>
 8012b6a:	2316      	movs	r3, #22
 8012b6c:	6003      	str	r3, [r0, #0]
 8012b6e:	2001      	movs	r0, #1
 8012b70:	e7e7      	b.n	8012b42 <_raise_r+0x12>
 8012b72:	2100      	movs	r1, #0
 8012b74:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8012b78:	4620      	mov	r0, r4
 8012b7a:	4798      	blx	r3
 8012b7c:	2000      	movs	r0, #0
 8012b7e:	e7e0      	b.n	8012b42 <_raise_r+0x12>

08012b80 <raise>:
 8012b80:	4b02      	ldr	r3, [pc, #8]	@ (8012b8c <raise+0xc>)
 8012b82:	4601      	mov	r1, r0
 8012b84:	6818      	ldr	r0, [r3, #0]
 8012b86:	f7ff bfd3 	b.w	8012b30 <_raise_r>
 8012b8a:	bf00      	nop
 8012b8c:	200001ac 	.word	0x200001ac

08012b90 <_kill_r>:
 8012b90:	b538      	push	{r3, r4, r5, lr}
 8012b92:	4d07      	ldr	r5, [pc, #28]	@ (8012bb0 <_kill_r+0x20>)
 8012b94:	2300      	movs	r3, #0
 8012b96:	4604      	mov	r4, r0
 8012b98:	4608      	mov	r0, r1
 8012b9a:	4611      	mov	r1, r2
 8012b9c:	602b      	str	r3, [r5, #0]
 8012b9e:	f7f0 f891 	bl	8002cc4 <_kill>
 8012ba2:	1c43      	adds	r3, r0, #1
 8012ba4:	d102      	bne.n	8012bac <_kill_r+0x1c>
 8012ba6:	682b      	ldr	r3, [r5, #0]
 8012ba8:	b103      	cbz	r3, 8012bac <_kill_r+0x1c>
 8012baa:	6023      	str	r3, [r4, #0]
 8012bac:	bd38      	pop	{r3, r4, r5, pc}
 8012bae:	bf00      	nop
 8012bb0:	20003834 	.word	0x20003834

08012bb4 <_getpid_r>:
 8012bb4:	f7f0 b87e 	b.w	8002cb4 <_getpid>

08012bb8 <__swhatbuf_r>:
 8012bb8:	b570      	push	{r4, r5, r6, lr}
 8012bba:	460c      	mov	r4, r1
 8012bbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012bc0:	2900      	cmp	r1, #0
 8012bc2:	b096      	sub	sp, #88	@ 0x58
 8012bc4:	4615      	mov	r5, r2
 8012bc6:	461e      	mov	r6, r3
 8012bc8:	da0d      	bge.n	8012be6 <__swhatbuf_r+0x2e>
 8012bca:	89a3      	ldrh	r3, [r4, #12]
 8012bcc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8012bd0:	f04f 0100 	mov.w	r1, #0
 8012bd4:	bf14      	ite	ne
 8012bd6:	2340      	movne	r3, #64	@ 0x40
 8012bd8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8012bdc:	2000      	movs	r0, #0
 8012bde:	6031      	str	r1, [r6, #0]
 8012be0:	602b      	str	r3, [r5, #0]
 8012be2:	b016      	add	sp, #88	@ 0x58
 8012be4:	bd70      	pop	{r4, r5, r6, pc}
 8012be6:	466a      	mov	r2, sp
 8012be8:	f000 f848 	bl	8012c7c <_fstat_r>
 8012bec:	2800      	cmp	r0, #0
 8012bee:	dbec      	blt.n	8012bca <__swhatbuf_r+0x12>
 8012bf0:	9901      	ldr	r1, [sp, #4]
 8012bf2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8012bf6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8012bfa:	4259      	negs	r1, r3
 8012bfc:	4159      	adcs	r1, r3
 8012bfe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012c02:	e7eb      	b.n	8012bdc <__swhatbuf_r+0x24>

08012c04 <__smakebuf_r>:
 8012c04:	898b      	ldrh	r3, [r1, #12]
 8012c06:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012c08:	079d      	lsls	r5, r3, #30
 8012c0a:	4606      	mov	r6, r0
 8012c0c:	460c      	mov	r4, r1
 8012c0e:	d507      	bpl.n	8012c20 <__smakebuf_r+0x1c>
 8012c10:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8012c14:	6023      	str	r3, [r4, #0]
 8012c16:	6123      	str	r3, [r4, #16]
 8012c18:	2301      	movs	r3, #1
 8012c1a:	6163      	str	r3, [r4, #20]
 8012c1c:	b003      	add	sp, #12
 8012c1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012c20:	ab01      	add	r3, sp, #4
 8012c22:	466a      	mov	r2, sp
 8012c24:	f7ff ffc8 	bl	8012bb8 <__swhatbuf_r>
 8012c28:	9f00      	ldr	r7, [sp, #0]
 8012c2a:	4605      	mov	r5, r0
 8012c2c:	4639      	mov	r1, r7
 8012c2e:	4630      	mov	r0, r6
 8012c30:	f7fe feee 	bl	8011a10 <_malloc_r>
 8012c34:	b948      	cbnz	r0, 8012c4a <__smakebuf_r+0x46>
 8012c36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012c3a:	059a      	lsls	r2, r3, #22
 8012c3c:	d4ee      	bmi.n	8012c1c <__smakebuf_r+0x18>
 8012c3e:	f023 0303 	bic.w	r3, r3, #3
 8012c42:	f043 0302 	orr.w	r3, r3, #2
 8012c46:	81a3      	strh	r3, [r4, #12]
 8012c48:	e7e2      	b.n	8012c10 <__smakebuf_r+0xc>
 8012c4a:	89a3      	ldrh	r3, [r4, #12]
 8012c4c:	6020      	str	r0, [r4, #0]
 8012c4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012c52:	81a3      	strh	r3, [r4, #12]
 8012c54:	9b01      	ldr	r3, [sp, #4]
 8012c56:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8012c5a:	b15b      	cbz	r3, 8012c74 <__smakebuf_r+0x70>
 8012c5c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012c60:	4630      	mov	r0, r6
 8012c62:	f000 f81d 	bl	8012ca0 <_isatty_r>
 8012c66:	b128      	cbz	r0, 8012c74 <__smakebuf_r+0x70>
 8012c68:	89a3      	ldrh	r3, [r4, #12]
 8012c6a:	f023 0303 	bic.w	r3, r3, #3
 8012c6e:	f043 0301 	orr.w	r3, r3, #1
 8012c72:	81a3      	strh	r3, [r4, #12]
 8012c74:	89a3      	ldrh	r3, [r4, #12]
 8012c76:	431d      	orrs	r5, r3
 8012c78:	81a5      	strh	r5, [r4, #12]
 8012c7a:	e7cf      	b.n	8012c1c <__smakebuf_r+0x18>

08012c7c <_fstat_r>:
 8012c7c:	b538      	push	{r3, r4, r5, lr}
 8012c7e:	4d07      	ldr	r5, [pc, #28]	@ (8012c9c <_fstat_r+0x20>)
 8012c80:	2300      	movs	r3, #0
 8012c82:	4604      	mov	r4, r0
 8012c84:	4608      	mov	r0, r1
 8012c86:	4611      	mov	r1, r2
 8012c88:	602b      	str	r3, [r5, #0]
 8012c8a:	f7f0 f87b 	bl	8002d84 <_fstat>
 8012c8e:	1c43      	adds	r3, r0, #1
 8012c90:	d102      	bne.n	8012c98 <_fstat_r+0x1c>
 8012c92:	682b      	ldr	r3, [r5, #0]
 8012c94:	b103      	cbz	r3, 8012c98 <_fstat_r+0x1c>
 8012c96:	6023      	str	r3, [r4, #0]
 8012c98:	bd38      	pop	{r3, r4, r5, pc}
 8012c9a:	bf00      	nop
 8012c9c:	20003834 	.word	0x20003834

08012ca0 <_isatty_r>:
 8012ca0:	b538      	push	{r3, r4, r5, lr}
 8012ca2:	4d06      	ldr	r5, [pc, #24]	@ (8012cbc <_isatty_r+0x1c>)
 8012ca4:	2300      	movs	r3, #0
 8012ca6:	4604      	mov	r4, r0
 8012ca8:	4608      	mov	r0, r1
 8012caa:	602b      	str	r3, [r5, #0]
 8012cac:	f7f0 f87a 	bl	8002da4 <_isatty>
 8012cb0:	1c43      	adds	r3, r0, #1
 8012cb2:	d102      	bne.n	8012cba <_isatty_r+0x1a>
 8012cb4:	682b      	ldr	r3, [r5, #0]
 8012cb6:	b103      	cbz	r3, 8012cba <_isatty_r+0x1a>
 8012cb8:	6023      	str	r3, [r4, #0]
 8012cba:	bd38      	pop	{r3, r4, r5, pc}
 8012cbc:	20003834 	.word	0x20003834

08012cc0 <_init>:
 8012cc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012cc2:	bf00      	nop
 8012cc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012cc6:	bc08      	pop	{r3}
 8012cc8:	469e      	mov	lr, r3
 8012cca:	4770      	bx	lr

08012ccc <_fini>:
 8012ccc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012cce:	bf00      	nop
 8012cd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012cd2:	bc08      	pop	{r3}
 8012cd4:	469e      	mov	lr, r3
 8012cd6:	4770      	bx	lr
