{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1448907070870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1448907070875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 13:11:10 2015 " "Processing started: Mon Nov 30 13:11:10 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1448907070875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1448907070875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab3_2 -c lab3_2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab3_2 -c lab3_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1448907070875 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3_2_7_1200mv_100c_slow.vho C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Final/Quartus/simulation/modelsim/ simulation " "Generated file lab3_2_7_1200mv_100c_slow.vho in folder \"C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Final/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1448907071806 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3_2_7_1200mv_-40c_slow.vho C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Final/Quartus/simulation/modelsim/ simulation " "Generated file lab3_2_7_1200mv_-40c_slow.vho in folder \"C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Final/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1448907071879 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3_2_min_1200mv_-40c_fast.vho C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Final/Quartus/simulation/modelsim/ simulation " "Generated file lab3_2_min_1200mv_-40c_fast.vho in folder \"C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Final/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1448907071947 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3_2.vho C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Final/Quartus/simulation/modelsim/ simulation " "Generated file lab3_2.vho in folder \"C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Final/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1448907072066 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3_2_7_1200mv_100c_vhd_slow.sdo C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Final/Quartus/simulation/modelsim/ simulation " "Generated file lab3_2_7_1200mv_100c_vhd_slow.sdo in folder \"C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Final/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1448907072150 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3_2_7_1200mv_-40c_vhd_slow.sdo C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Final/Quartus/simulation/modelsim/ simulation " "Generated file lab3_2_7_1200mv_-40c_vhd_slow.sdo in folder \"C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Final/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1448907072209 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3_2_min_1200mv_-40c_vhd_fast.sdo C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Final/Quartus/simulation/modelsim/ simulation " "Generated file lab3_2_min_1200mv_-40c_vhd_fast.sdo in folder \"C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Final/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1448907072266 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3_2_vhd.sdo C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Final/Quartus/simulation/modelsim/ simulation " "Generated file lab3_2_vhd.sdo in folder \"C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Final/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1448907072327 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "676 " "Peak virtual memory: 676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1448907072406 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 13:11:12 2015 " "Processing ended: Mon Nov 30 13:11:12 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1448907072406 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1448907072406 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1448907072406 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1448907072406 ""}
