ARM GAS  C:\Users\minde\AppData\Local\Temp\ccpUBHw0.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.APPL_DMA_LTE_printf,"ax",%progbits
  20              		.align	1
  21              		.global	APPL_DMA_LTE_printf
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	APPL_DMA_LTE_printf:
  27              	.LVL0:
  28              	.LFB292:
  29              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  ******************************************************************************
   4:Core/Src/main.c ****  * @file           : main.c
   5:Core/Src/main.c ****  * @brief          : Main program body
   6:Core/Src/main.c ****  ******************************************************************************
   7:Core/Src/main.c ****  * @attention
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****  * All rights reserved.
  11:Core/Src/main.c ****  *
  12:Core/Src/main.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****  * in the root directory of this software component.
  14:Core/Src/main.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****  *
  16:Core/Src/main.c ****  ******************************************************************************
  17:Core/Src/main.c ****  */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include <stdio.h>
  21:Core/Src/main.c **** #include <stdarg.h>
  22:Core/Src/main.c **** #include <stdlib.h>
  23:Core/Src/main.c **** #include <stdint.h>
  24:Core/Src/main.c **** #include <stdbool.h>
  25:Core/Src/main.c **** #include <string.h>
  26:Core/Src/main.c **** #include "main.h"
  27:Core/Src/main.c **** #include "adc.h"
  28:Core/Src/main.c **** #include "i2c.h"
  29:Core/Src/main.c **** #include "usart.h"
ARM GAS  C:\Users\minde\AppData\Local\Temp\ccpUBHw0.s 			page 2


  30:Core/Src/main.c **** #include "usbd_cdc_if.h"
  31:Core/Src/main.c **** #include "usb_device.h"
  32:Core/Src/main.c **** #include "gpio.h"
  33:Core/Src/main.c **** //#include "APPL_DMA_LTE.h"
  34:Core/Src/main.c **** #include "EKM_Buffer.h"
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END Includes */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  42:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* USER CODE END PTD */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  47:Core/Src/main.c **** /* USER CODE BEGIN PD */
  48:Core/Src/main.c **** #define APPL_BUFFER_MAX 255
  49:Core/Src/main.c **** /* USER CODE END PD */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  52:Core/Src/main.c **** /* USER CODE BEGIN PM */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* USER CODE END PM */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* USER CODE BEGIN PV */
  59:Core/Src/main.c **** uint8_t APPL_DMA_LTE_Buffer[APPL_BUFFER_MAX];
  60:Core/Src/main.c **** uint16_t APPL_DMA_LTE_Buffer_Pointer;
  61:Core/Src/main.c **** /* USER CODE END PV */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  64:Core/Src/main.c **** void SystemClock_Config(void);
  65:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** /* USER CODE END PFP */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  70:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  71:Core/Src/main.c **** /*******************************************************************************
  72:Core/Src/main.c ****  * Function: APPL_DMA_LTE_printf
  73:Core/Src/main.c ****  *
  74:Core/Src/main.c ****  * Parameters:      -
  75:Core/Src/main.c ****  * Returned value:  -
  76:Core/Src/main.c ****  *
  77:Core/Src/main.c ****  * Description:
  78:Core/Src/main.c ****  *
  79:Core/Src/main.c ****  * Calling:
  80:Core/Src/main.c ****  ******************************************************************************/
  81:Core/Src/main.c **** void APPL_DMA_LTE_printf(const char *format, ...)
  82:Core/Src/main.c **** {
  30              		.loc 1 82 1 view -0
  31              		.cfi_startproc
  32              		@ args = 4, pretend = 16, frame = 264
  33              		@ frame_needed = 0, uses_anonymous_args = 1
ARM GAS  C:\Users\minde\AppData\Local\Temp\ccpUBHw0.s 			page 3


  34              		.loc 1 82 1 is_stmt 0 view .LVU1
  35 0000 0FB4     		push	{r0, r1, r2, r3}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 16
  38              		.cfi_offset 0, -16
  39              		.cfi_offset 1, -12
  40              		.cfi_offset 2, -8
  41              		.cfi_offset 3, -4
  42 0002 30B5     		push	{r4, r5, lr}
  43              	.LCFI1:
  44              		.cfi_def_cfa_offset 28
  45              		.cfi_offset 4, -28
  46              		.cfi_offset 5, -24
  47              		.cfi_offset 14, -20
  48 0004 C3B0     		sub	sp, sp, #268
  49              	.LCFI2:
  50              		.cfi_def_cfa_offset 296
  51 0006 46AC     		add	r4, sp, #280
  52 0008 54F8045B 		ldr	r5, [r4], #4
  83:Core/Src/main.c ****   // there was an error reading.
  84:Core/Src/main.c ****   uint8_t SerialBuffer[APPL_BUFFER_MAX];
  53              		.loc 1 84 3 is_stmt 1 view .LVU2
  85:Core/Src/main.c ****   memset(SerialBuffer, 0, APPL_BUFFER_MAX);
  54              		.loc 1 85 3 view .LVU3
  55 000c FF22     		movs	r2, #255
  56 000e 0021     		movs	r1, #0
  57 0010 02A8     		add	r0, sp, #8
  58 0012 FFF7FEFF 		bl	memset
  59              	.LVL1:
  86:Core/Src/main.c ****   va_list args;
  60              		.loc 1 86 3 view .LVU4
  87:Core/Src/main.c ****   va_start(args, format);
  61              		.loc 1 87 3 view .LVU5
  62 0016 0194     		str	r4, [sp, #4]
  88:Core/Src/main.c ****   vsprintf((char *)SerialBuffer, format, args);
  63              		.loc 1 88 3 view .LVU6
  64 0018 2246     		mov	r2, r4
  65 001a 2946     		mov	r1, r5
  66 001c 02A8     		add	r0, sp, #8
  67 001e FFF7FEFF 		bl	vsprintf
  68              	.LVL2:
  89:Core/Src/main.c ****   va_end(args);
  69              		.loc 1 89 3 view .LVU7
  90:Core/Src/main.c ****   HAL_UART_Transmit(&huart1, SerialBuffer, strlen((char *)SerialBuffer), 10);
  70              		.loc 1 90 3 view .LVU8
  71              		.loc 1 90 44 is_stmt 0 view .LVU9
  72 0022 02A8     		add	r0, sp, #8
  73 0024 FFF7FEFF 		bl	strlen
  74              	.LVL3:
  75              		.loc 1 90 3 view .LVU10
  76 0028 0A23     		movs	r3, #10
  77 002a 82B2     		uxth	r2, r0
  78 002c 02A9     		add	r1, sp, #8
  79 002e 0448     		ldr	r0, .L3
  80 0030 FFF7FEFF 		bl	HAL_UART_Transmit
  81              	.LVL4:
  91:Core/Src/main.c ****   // APPL_DMA_LTE_printString(SerialBuffer);
ARM GAS  C:\Users\minde\AppData\Local\Temp\ccpUBHw0.s 			page 4


  92:Core/Src/main.c **** }
  82              		.loc 1 92 1 view .LVU11
  83 0034 43B0     		add	sp, sp, #268
  84              	.LCFI3:
  85              		.cfi_def_cfa_offset 28
  86              		@ sp needed
  87 0036 BDE83040 		pop	{r4, r5, lr}
  88              	.LCFI4:
  89              		.cfi_restore 14
  90              		.cfi_restore 5
  91              		.cfi_restore 4
  92              		.cfi_def_cfa_offset 16
  93 003a 04B0     		add	sp, sp, #16
  94              	.LCFI5:
  95              		.cfi_restore 3
  96              		.cfi_restore 2
  97              		.cfi_restore 1
  98              		.cfi_restore 0
  99              		.cfi_def_cfa_offset 0
 100 003c 7047     		bx	lr
 101              	.L4:
 102 003e 00BF     		.align	2
 103              	.L3:
 104 0040 00000000 		.word	huart1
 105              		.cfi_endproc
 106              	.LFE292:
 108              		.section	.text.APPL_USB_printf,"ax",%progbits
 109              		.align	1
 110              		.global	APPL_USB_printf
 111              		.syntax unified
 112              		.thumb
 113              		.thumb_func
 115              	APPL_USB_printf:
 116              	.LVL5:
 117              	.LFB293:
  93:Core/Src/main.c **** 
  94:Core/Src/main.c **** /*******************************************************************************
  95:Core/Src/main.c ****  * Function: APPL_USB_printf
  96:Core/Src/main.c ****  *
  97:Core/Src/main.c ****  * Parameters:      -
  98:Core/Src/main.c ****  * Returned value:  -
  99:Core/Src/main.c ****  *
 100:Core/Src/main.c ****  * Description:
 101:Core/Src/main.c ****  *
 102:Core/Src/main.c ****  * Calling:
 103:Core/Src/main.c ****  ******************************************************************************/
 104:Core/Src/main.c **** void APPL_USB_printf(const char *format, ...)
 105:Core/Src/main.c **** {
 118              		.loc 1 105 1 is_stmt 1 view -0
 119              		.cfi_startproc
 120              		@ args = 4, pretend = 16, frame = 264
 121              		@ frame_needed = 0, uses_anonymous_args = 1
 122              		.loc 1 105 1 is_stmt 0 view .LVU13
 123 0000 0FB4     		push	{r0, r1, r2, r3}
 124              	.LCFI6:
 125              		.cfi_def_cfa_offset 16
 126              		.cfi_offset 0, -16
ARM GAS  C:\Users\minde\AppData\Local\Temp\ccpUBHw0.s 			page 5


 127              		.cfi_offset 1, -12
 128              		.cfi_offset 2, -8
 129              		.cfi_offset 3, -4
 130 0002 30B5     		push	{r4, r5, lr}
 131              	.LCFI7:
 132              		.cfi_def_cfa_offset 28
 133              		.cfi_offset 4, -28
 134              		.cfi_offset 5, -24
 135              		.cfi_offset 14, -20
 136 0004 C3B0     		sub	sp, sp, #268
 137              	.LCFI8:
 138              		.cfi_def_cfa_offset 296
 139 0006 46AC     		add	r4, sp, #280
 140 0008 54F8045B 		ldr	r5, [r4], #4
 106:Core/Src/main.c ****   // there was an error reading.
 107:Core/Src/main.c ****   uint8_t SerialBuffer[APPL_BUFFER_MAX];
 141              		.loc 1 107 3 is_stmt 1 view .LVU14
 108:Core/Src/main.c ****   memset(SerialBuffer, 0, APPL_BUFFER_MAX);
 142              		.loc 1 108 3 view .LVU15
 143 000c FF22     		movs	r2, #255
 144 000e 0021     		movs	r1, #0
 145 0010 02A8     		add	r0, sp, #8
 146 0012 FFF7FEFF 		bl	memset
 147              	.LVL6:
 109:Core/Src/main.c ****   va_list args;
 148              		.loc 1 109 3 view .LVU16
 110:Core/Src/main.c ****   va_start(args, format);
 149              		.loc 1 110 3 view .LVU17
 150 0016 0194     		str	r4, [sp, #4]
 111:Core/Src/main.c ****   vsprintf((char *)SerialBuffer, format, args);
 151              		.loc 1 111 3 view .LVU18
 152 0018 2246     		mov	r2, r4
 153 001a 2946     		mov	r1, r5
 154 001c 02A8     		add	r0, sp, #8
 155 001e FFF7FEFF 		bl	vsprintf
 156              	.LVL7:
 112:Core/Src/main.c ****   va_end(args);
 157              		.loc 1 112 3 view .LVU19
 113:Core/Src/main.c ****   CDC_Transmit_FS(SerialBuffer, strlen((char *)SerialBuffer));
 158              		.loc 1 113 3 view .LVU20
 159              		.loc 1 113 33 is_stmt 0 view .LVU21
 160 0022 02A8     		add	r0, sp, #8
 161 0024 FFF7FEFF 		bl	strlen
 162              	.LVL8:
 163              		.loc 1 113 3 view .LVU22
 164 0028 81B2     		uxth	r1, r0
 165 002a 02A8     		add	r0, sp, #8
 166 002c FFF7FEFF 		bl	CDC_Transmit_FS
 167              	.LVL9:
 114:Core/Src/main.c ****   HAL_Delay(1);
 168              		.loc 1 114 3 is_stmt 1 view .LVU23
 169 0030 0120     		movs	r0, #1
 170 0032 FFF7FEFF 		bl	HAL_Delay
 171              	.LVL10:
 115:Core/Src/main.c **** }
 172              		.loc 1 115 1 is_stmt 0 view .LVU24
 173 0036 43B0     		add	sp, sp, #268
ARM GAS  C:\Users\minde\AppData\Local\Temp\ccpUBHw0.s 			page 6


 174              	.LCFI9:
 175              		.cfi_def_cfa_offset 28
 176              		@ sp needed
 177 0038 BDE83040 		pop	{r4, r5, lr}
 178              	.LCFI10:
 179              		.cfi_restore 14
 180              		.cfi_restore 5
 181              		.cfi_restore 4
 182              		.cfi_def_cfa_offset 16
 183 003c 04B0     		add	sp, sp, #16
 184              	.LCFI11:
 185              		.cfi_restore 3
 186              		.cfi_restore 2
 187              		.cfi_restore 1
 188              		.cfi_restore 0
 189              		.cfi_def_cfa_offset 0
 190 003e 7047     		bx	lr
 191              		.cfi_endproc
 192              	.LFE293:
 194              		.section	.text.Error_Handler,"ax",%progbits
 195              		.align	1
 196              		.global	Error_Handler
 197              		.syntax unified
 198              		.thumb
 199              		.thumb_func
 201              	Error_Handler:
 202              	.LFB296:
 116:Core/Src/main.c **** 
 117:Core/Src/main.c **** /* USER CODE END 0 */
 118:Core/Src/main.c **** 
 119:Core/Src/main.c **** /**
 120:Core/Src/main.c ****  * @brief  The application entry point.
 121:Core/Src/main.c ****  * @retval int
 122:Core/Src/main.c ****  */
 123:Core/Src/main.c **** int main(void)
 124:Core/Src/main.c **** {
 125:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 126:Core/Src/main.c **** 
 127:Core/Src/main.c ****   /* USER CODE END 1 */
 128:Core/Src/main.c **** 
 129:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 130:Core/Src/main.c **** 
 131:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 132:Core/Src/main.c ****   HAL_Init();
 133:Core/Src/main.c **** 
 134:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 135:Core/Src/main.c **** 
 136:Core/Src/main.c ****   /* USER CODE END Init */
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****   /* Configure the system clock */
 139:Core/Src/main.c ****   SystemClock_Config();
 140:Core/Src/main.c **** 
 141:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 142:Core/Src/main.c **** 
 143:Core/Src/main.c ****   /* USER CODE END SysInit */
 144:Core/Src/main.c **** 
 145:Core/Src/main.c ****   /* Initialize all configured peripherals */
ARM GAS  C:\Users\minde\AppData\Local\Temp\ccpUBHw0.s 			page 7


 146:Core/Src/main.c ****   MX_GPIO_Init();
 147:Core/Src/main.c ****   MX_ADC1_Init();
 148:Core/Src/main.c ****   MX_I2C1_Init();
 149:Core/Src/main.c ****   MX_USART1_UART_Init();
 150:Core/Src/main.c ****   MX_USART2_UART_Init();
 151:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 152:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 153:Core/Src/main.c ****   HAL_GPIO_TogglePin(LED_STATUS_GPIO_Port, LED_STATUS_Pin);
 154:Core/Src/main.c ****   HAL_Delay(15000);
 155:Core/Src/main.c ****   HAL_GPIO_TogglePin(LED_STATUS_GPIO_Port, LED_STATUS_Pin);
 156:Core/Src/main.c ****   HAL_GPIO_WritePin(USART1_EN_GPIO_Port, USART1_EN_Pin, GPIO_PIN_SET);
 157:Core/Src/main.c ****   APPL_USB_printf("Uart Setup\r\n");
 158:Core/Src/main.c ****   /* USER CODE END 2 */
 159:Core/Src/main.c **** 
 160:Core/Src/main.c ****   /* Infinite loop */
 161:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 162:Core/Src/main.c ****   while (1)
 163:Core/Src/main.c ****   {
 164:Core/Src/main.c ****     /* USER CODE END WHILE */
 165:Core/Src/main.c ****     HAL_GPIO_TogglePin(LED_STATUS_GPIO_Port, LED_STATUS_Pin);
 166:Core/Src/main.c ****     HAL_Delay(100);
 167:Core/Src/main.c ****     if (APPL_DMA_LTE_Buffer_Pointer > 0)
 168:Core/Src/main.c ****     {
 169:Core/Src/main.c ****       APPL_USB_printf("%s", APPL_DMA_LTE_Buffer);
 170:Core/Src/main.c ****       memset(APPL_DMA_LTE_Buffer, 0, APPL_DMA_LTE_Buffer_Pointer);
 171:Core/Src/main.c ****       APPL_DMA_LTE_Buffer_Pointer = 0;
 172:Core/Src/main.c ****     }
 173:Core/Src/main.c ****     // APPL_USB_printf("Hello");
 174:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 175:Core/Src/main.c ****   }
 176:Core/Src/main.c ****   /* USER CODE END 3 */
 177:Core/Src/main.c **** }
 178:Core/Src/main.c **** 
 179:Core/Src/main.c **** /**
 180:Core/Src/main.c ****  * @brief System Clock Configuration
 181:Core/Src/main.c ****  * @retval None
 182:Core/Src/main.c ****  */
 183:Core/Src/main.c **** void SystemClock_Config(void)
 184:Core/Src/main.c **** {
 185:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 186:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 187:Core/Src/main.c **** 
 188:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 189:Core/Src/main.c ****    */
 190:Core/Src/main.c ****   if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 191:Core/Src/main.c ****   {
 192:Core/Src/main.c ****     Error_Handler();
 193:Core/Src/main.c ****   }
 194:Core/Src/main.c **** 
 195:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 196:Core/Src/main.c ****    * in the RCC_OscInitTypeDef structure.
 197:Core/Src/main.c ****    */
 198:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 199:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 200:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 201:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 202:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
ARM GAS  C:\Users\minde\AppData\Local\Temp\ccpUBHw0.s 			page 8


 203:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 204:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 205:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 40;
 206:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 207:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 208:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 209:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 210:Core/Src/main.c ****   {
 211:Core/Src/main.c ****     Error_Handler();
 212:Core/Src/main.c ****   }
 213:Core/Src/main.c **** 
 214:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 215:Core/Src/main.c ****    */
 216:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | R
 217:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 218:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 219:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 220:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 221:Core/Src/main.c **** 
 222:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 223:Core/Src/main.c ****   {
 224:Core/Src/main.c ****     Error_Handler();
 225:Core/Src/main.c ****   }
 226:Core/Src/main.c **** }
 227:Core/Src/main.c **** 
 228:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 229:Core/Src/main.c **** 
 230:Core/Src/main.c **** /* USER CODE END 4 */
 231:Core/Src/main.c **** 
 232:Core/Src/main.c **** /**
 233:Core/Src/main.c ****  * @brief  This function is executed in case of error occurrence.
 234:Core/Src/main.c ****  * @retval None
 235:Core/Src/main.c ****  */
 236:Core/Src/main.c **** void Error_Handler(void)
 237:Core/Src/main.c **** {
 203              		.loc 1 237 1 is_stmt 1 view -0
 204              		.cfi_startproc
 205              		@ Volatile: function does not return.
 206              		@ args = 0, pretend = 0, frame = 0
 207              		@ frame_needed = 0, uses_anonymous_args = 0
 208              		@ link register save eliminated.
 238:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 239:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 240:Core/Src/main.c ****   __disable_irq();
 209              		.loc 1 240 3 view .LVU26
 210              	.LBB4:
 211              	.LBI4:
 212              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
ARM GAS  C:\Users\minde\AppData\Local\Temp\ccpUBHw0.s 			page 9


  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\minde\AppData\Local\Temp\ccpUBHw0.s 			page 10


  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\minde\AppData\Local\Temp\ccpUBHw0.s 			page 11


 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\minde\AppData\Local\Temp\ccpUBHw0.s 			page 12


 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 213              		.loc 2 207 27 view .LVU27
 214              	.LBB5:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 215              		.loc 2 209 3 view .LVU28
 216              		.syntax unified
 217              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 218 0000 72B6     		cpsid i
 219              	@ 0 "" 2
 220              		.thumb
 221              		.syntax unified
 222              	.L8:
 223              	.LBE5:
 224              	.LBE4:
 241:Core/Src/main.c ****   while (1)
 225              		.loc 1 241 3 discriminator 1 view .LVU29
 242:Core/Src/main.c ****   {
 243:Core/Src/main.c ****   }
 226              		.loc 1 243 3 discriminator 1 view .LVU30
 241:Core/Src/main.c ****   while (1)
 227              		.loc 1 241 9 discriminator 1 view .LVU31
 228 0002 FEE7     		b	.L8
 229              		.cfi_endproc
 230              	.LFE296:
 232              		.section	.text.SystemClock_Config,"ax",%progbits
 233              		.align	1
 234              		.global	SystemClock_Config
 235              		.syntax unified
 236              		.thumb
 237              		.thumb_func
ARM GAS  C:\Users\minde\AppData\Local\Temp\ccpUBHw0.s 			page 13


 239              	SystemClock_Config:
 240              	.LFB295:
 184:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 241              		.loc 1 184 1 view -0
 242              		.cfi_startproc
 243              		@ args = 0, pretend = 0, frame = 88
 244              		@ frame_needed = 0, uses_anonymous_args = 0
 245 0000 00B5     		push	{lr}
 246              	.LCFI12:
 247              		.cfi_def_cfa_offset 4
 248              		.cfi_offset 14, -4
 249 0002 97B0     		sub	sp, sp, #92
 250              	.LCFI13:
 251              		.cfi_def_cfa_offset 96
 185:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 252              		.loc 1 185 3 view .LVU33
 185:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 253              		.loc 1 185 22 is_stmt 0 view .LVU34
 254 0004 4422     		movs	r2, #68
 255 0006 0021     		movs	r1, #0
 256 0008 05A8     		add	r0, sp, #20
 257 000a FFF7FEFF 		bl	memset
 258              	.LVL11:
 186:Core/Src/main.c **** 
 259              		.loc 1 186 3 is_stmt 1 view .LVU35
 186:Core/Src/main.c **** 
 260              		.loc 1 186 22 is_stmt 0 view .LVU36
 261 000e 0023     		movs	r3, #0
 262 0010 0093     		str	r3, [sp]
 263 0012 0193     		str	r3, [sp, #4]
 264 0014 0293     		str	r3, [sp, #8]
 265 0016 0393     		str	r3, [sp, #12]
 266 0018 0493     		str	r3, [sp, #16]
 190:Core/Src/main.c ****   {
 267              		.loc 1 190 3 is_stmt 1 view .LVU37
 190:Core/Src/main.c ****   {
 268              		.loc 1 190 7 is_stmt 0 view .LVU38
 269 001a 4FF40070 		mov	r0, #512
 270 001e FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 271              	.LVL12:
 190:Core/Src/main.c ****   {
 272              		.loc 1 190 6 view .LVU39
 273 0022 28BB     		cbnz	r0, .L14
 198:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 274              		.loc 1 198 3 is_stmt 1 view .LVU40
 198:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 275              		.loc 1 198 36 is_stmt 0 view .LVU41
 276 0024 1023     		movs	r3, #16
 277 0026 0593     		str	r3, [sp, #20]
 199:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 278              		.loc 1 199 3 is_stmt 1 view .LVU42
 199:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 279              		.loc 1 199 30 is_stmt 0 view .LVU43
 280 0028 0122     		movs	r2, #1
 281 002a 0B92     		str	r2, [sp, #44]
 200:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 282              		.loc 1 200 3 is_stmt 1 view .LVU44
ARM GAS  C:\Users\minde\AppData\Local\Temp\ccpUBHw0.s 			page 14


 200:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 283              		.loc 1 200 41 is_stmt 0 view .LVU45
 284 002c 0023     		movs	r3, #0
 285 002e 0C93     		str	r3, [sp, #48]
 201:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 286              		.loc 1 201 3 is_stmt 1 view .LVU46
 201:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 287              		.loc 1 201 35 is_stmt 0 view .LVU47
 288 0030 6023     		movs	r3, #96
 289 0032 0D93     		str	r3, [sp, #52]
 202:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 290              		.loc 1 202 3 is_stmt 1 view .LVU48
 202:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 291              		.loc 1 202 34 is_stmt 0 view .LVU49
 292 0034 0223     		movs	r3, #2
 293 0036 0F93     		str	r3, [sp, #60]
 203:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 294              		.loc 1 203 3 is_stmt 1 view .LVU50
 203:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 295              		.loc 1 203 35 is_stmt 0 view .LVU51
 296 0038 1092     		str	r2, [sp, #64]
 204:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 40;
 297              		.loc 1 204 3 is_stmt 1 view .LVU52
 204:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 40;
 298              		.loc 1 204 30 is_stmt 0 view .LVU53
 299 003a 1192     		str	r2, [sp, #68]
 205:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 300              		.loc 1 205 3 is_stmt 1 view .LVU54
 205:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 301              		.loc 1 205 30 is_stmt 0 view .LVU55
 302 003c 2822     		movs	r2, #40
 303 003e 1292     		str	r2, [sp, #72]
 206:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 304              		.loc 1 206 3 is_stmt 1 view .LVU56
 206:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 305              		.loc 1 206 30 is_stmt 0 view .LVU57
 306 0040 0722     		movs	r2, #7
 307 0042 1392     		str	r2, [sp, #76]
 207:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 308              		.loc 1 207 3 is_stmt 1 view .LVU58
 207:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 309              		.loc 1 207 30 is_stmt 0 view .LVU59
 310 0044 1493     		str	r3, [sp, #80]
 208:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 311              		.loc 1 208 3 is_stmt 1 view .LVU60
 208:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 312              		.loc 1 208 30 is_stmt 0 view .LVU61
 313 0046 1593     		str	r3, [sp, #84]
 209:Core/Src/main.c ****   {
 314              		.loc 1 209 3 is_stmt 1 view .LVU62
 209:Core/Src/main.c ****   {
 315              		.loc 1 209 7 is_stmt 0 view .LVU63
 316 0048 05A8     		add	r0, sp, #20
 317 004a FFF7FEFF 		bl	HAL_RCC_OscConfig
 318              	.LVL13:
 209:Core/Src/main.c ****   {
 319              		.loc 1 209 6 view .LVU64
ARM GAS  C:\Users\minde\AppData\Local\Temp\ccpUBHw0.s 			page 15


 320 004e 88B9     		cbnz	r0, .L15
 216:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 321              		.loc 1 216 3 is_stmt 1 view .LVU65
 216:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 322              		.loc 1 216 31 is_stmt 0 view .LVU66
 323 0050 0F23     		movs	r3, #15
 324 0052 0093     		str	r3, [sp]
 217:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 325              		.loc 1 217 3 is_stmt 1 view .LVU67
 217:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 326              		.loc 1 217 34 is_stmt 0 view .LVU68
 327 0054 0323     		movs	r3, #3
 328 0056 0193     		str	r3, [sp, #4]
 218:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 329              		.loc 1 218 3 is_stmt 1 view .LVU69
 218:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 330              		.loc 1 218 35 is_stmt 0 view .LVU70
 331 0058 0023     		movs	r3, #0
 332 005a 0293     		str	r3, [sp, #8]
 219:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 333              		.loc 1 219 3 is_stmt 1 view .LVU71
 219:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 334              		.loc 1 219 36 is_stmt 0 view .LVU72
 335 005c 0393     		str	r3, [sp, #12]
 220:Core/Src/main.c **** 
 336              		.loc 1 220 3 is_stmt 1 view .LVU73
 220:Core/Src/main.c **** 
 337              		.loc 1 220 36 is_stmt 0 view .LVU74
 338 005e 0493     		str	r3, [sp, #16]
 222:Core/Src/main.c ****   {
 339              		.loc 1 222 3 is_stmt 1 view .LVU75
 222:Core/Src/main.c ****   {
 340              		.loc 1 222 7 is_stmt 0 view .LVU76
 341 0060 0421     		movs	r1, #4
 342 0062 6846     		mov	r0, sp
 343 0064 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 344              	.LVL14:
 222:Core/Src/main.c ****   {
 345              		.loc 1 222 6 view .LVU77
 346 0068 30B9     		cbnz	r0, .L16
 226:Core/Src/main.c **** 
 347              		.loc 1 226 1 view .LVU78
 348 006a 17B0     		add	sp, sp, #92
 349              	.LCFI14:
 350              		.cfi_remember_state
 351              		.cfi_def_cfa_offset 4
 352              		@ sp needed
 353 006c 5DF804FB 		ldr	pc, [sp], #4
 354              	.L14:
 355              	.LCFI15:
 356              		.cfi_restore_state
 192:Core/Src/main.c ****   }
 357              		.loc 1 192 5 is_stmt 1 view .LVU79
 358 0070 FFF7FEFF 		bl	Error_Handler
 359              	.LVL15:
 360              	.L15:
 211:Core/Src/main.c ****   }
ARM GAS  C:\Users\minde\AppData\Local\Temp\ccpUBHw0.s 			page 16


 361              		.loc 1 211 5 view .LVU80
 362 0074 FFF7FEFF 		bl	Error_Handler
 363              	.LVL16:
 364              	.L16:
 224:Core/Src/main.c ****   }
 365              		.loc 1 224 5 view .LVU81
 366 0078 FFF7FEFF 		bl	Error_Handler
 367              	.LVL17:
 368              		.cfi_endproc
 369              	.LFE295:
 371              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 372              		.align	2
 373              	.LC0:
 374 0000 55617274 		.ascii	"Uart Setup\015\012\000"
 374      20536574 
 374      75700D0A 
 374      00
 375 000d 000000   		.align	2
 376              	.LC1:
 377 0010 257300   		.ascii	"%s\000"
 378              		.section	.text.main,"ax",%progbits
 379              		.align	1
 380              		.global	main
 381              		.syntax unified
 382              		.thumb
 383              		.thumb_func
 385              	main:
 386              	.LFB294:
 124:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 387              		.loc 1 124 1 view -0
 388              		.cfi_startproc
 389              		@ Volatile: function does not return.
 390              		@ args = 0, pretend = 0, frame = 0
 391              		@ frame_needed = 0, uses_anonymous_args = 0
 392 0000 08B5     		push	{r3, lr}
 393              	.LCFI16:
 394              		.cfi_def_cfa_offset 8
 395              		.cfi_offset 3, -8
 396              		.cfi_offset 14, -4
 132:Core/Src/main.c **** 
 397              		.loc 1 132 3 view .LVU83
 398 0002 FFF7FEFF 		bl	HAL_Init
 399              	.LVL18:
 139:Core/Src/main.c **** 
 400              		.loc 1 139 3 view .LVU84
 401 0006 FFF7FEFF 		bl	SystemClock_Config
 402              	.LVL19:
 146:Core/Src/main.c ****   MX_ADC1_Init();
 403              		.loc 1 146 3 view .LVU85
 404 000a FFF7FEFF 		bl	MX_GPIO_Init
 405              	.LVL20:
 147:Core/Src/main.c ****   MX_I2C1_Init();
 406              		.loc 1 147 3 view .LVU86
 407 000e FFF7FEFF 		bl	MX_ADC1_Init
 408              	.LVL21:
 148:Core/Src/main.c ****   MX_USART1_UART_Init();
 409              		.loc 1 148 3 view .LVU87
ARM GAS  C:\Users\minde\AppData\Local\Temp\ccpUBHw0.s 			page 17


 410 0012 FFF7FEFF 		bl	MX_I2C1_Init
 411              	.LVL22:
 149:Core/Src/main.c ****   MX_USART2_UART_Init();
 412              		.loc 1 149 3 view .LVU88
 413 0016 FFF7FEFF 		bl	MX_USART1_UART_Init
 414              	.LVL23:
 150:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 415              		.loc 1 150 3 view .LVU89
 416 001a FFF7FEFF 		bl	MX_USART2_UART_Init
 417              	.LVL24:
 151:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 418              		.loc 1 151 3 view .LVU90
 419 001e FFF7FEFF 		bl	MX_USB_DEVICE_Init
 420              	.LVL25:
 153:Core/Src/main.c ****   HAL_Delay(15000);
 421              		.loc 1 153 3 view .LVU91
 422 0022 184C     		ldr	r4, .L21
 423 0024 0221     		movs	r1, #2
 424 0026 2046     		mov	r0, r4
 425 0028 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 426              	.LVL26:
 154:Core/Src/main.c ****   HAL_GPIO_TogglePin(LED_STATUS_GPIO_Port, LED_STATUS_Pin);
 427              		.loc 1 154 3 view .LVU92
 428 002c 43F69820 		movw	r0, #15000
 429 0030 FFF7FEFF 		bl	HAL_Delay
 430              	.LVL27:
 155:Core/Src/main.c ****   HAL_GPIO_WritePin(USART1_EN_GPIO_Port, USART1_EN_Pin, GPIO_PIN_SET);
 431              		.loc 1 155 3 view .LVU93
 432 0034 0221     		movs	r1, #2
 433 0036 2046     		mov	r0, r4
 434 0038 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 435              	.LVL28:
 156:Core/Src/main.c ****   APPL_USB_printf("Uart Setup\r\n");
 436              		.loc 1 156 3 view .LVU94
 437 003c 0122     		movs	r2, #1
 438 003e 4FF48071 		mov	r1, #256
 439 0042 4FF09040 		mov	r0, #1207959552
 440 0046 FFF7FEFF 		bl	HAL_GPIO_WritePin
 441              	.LVL29:
 157:Core/Src/main.c ****   /* USER CODE END 2 */
 442              		.loc 1 157 3 view .LVU95
 443 004a 0F48     		ldr	r0, .L21+4
 444 004c FFF7FEFF 		bl	APPL_USB_printf
 445              	.LVL30:
 446              	.L18:
 162:Core/Src/main.c ****   {
 447              		.loc 1 162 3 view .LVU96
 165:Core/Src/main.c ****     HAL_Delay(100);
 448              		.loc 1 165 5 view .LVU97
 449 0050 0221     		movs	r1, #2
 450 0052 0C48     		ldr	r0, .L21
 451 0054 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 452              	.LVL31:
 166:Core/Src/main.c ****     if (APPL_DMA_LTE_Buffer_Pointer > 0)
 453              		.loc 1 166 5 view .LVU98
 454 0058 6420     		movs	r0, #100
 455 005a FFF7FEFF 		bl	HAL_Delay
ARM GAS  C:\Users\minde\AppData\Local\Temp\ccpUBHw0.s 			page 18


 456              	.LVL32:
 167:Core/Src/main.c ****     {
 457              		.loc 1 167 5 view .LVU99
 167:Core/Src/main.c ****     {
 458              		.loc 1 167 37 is_stmt 0 view .LVU100
 459 005e 0B4B     		ldr	r3, .L21+8
 460 0060 1B88     		ldrh	r3, [r3]
 167:Core/Src/main.c ****     {
 461              		.loc 1 167 8 view .LVU101
 462 0062 002B     		cmp	r3, #0
 463 0064 F4D0     		beq	.L18
 169:Core/Src/main.c ****       memset(APPL_DMA_LTE_Buffer, 0, APPL_DMA_LTE_Buffer_Pointer);
 464              		.loc 1 169 7 is_stmt 1 view .LVU102
 465 0066 0A4D     		ldr	r5, .L21+12
 466 0068 2946     		mov	r1, r5
 467 006a 0A48     		ldr	r0, .L21+16
 468 006c FFF7FEFF 		bl	APPL_USB_printf
 469              	.LVL33:
 170:Core/Src/main.c ****       APPL_DMA_LTE_Buffer_Pointer = 0;
 470              		.loc 1 170 7 view .LVU103
 471 0070 064C     		ldr	r4, .L21+8
 472 0072 2288     		ldrh	r2, [r4]
 473 0074 0021     		movs	r1, #0
 474 0076 2846     		mov	r0, r5
 475 0078 FFF7FEFF 		bl	memset
 476              	.LVL34:
 171:Core/Src/main.c ****     }
 477              		.loc 1 171 7 view .LVU104
 171:Core/Src/main.c ****     }
 478              		.loc 1 171 35 is_stmt 0 view .LVU105
 479 007c 0023     		movs	r3, #0
 480 007e 2380     		strh	r3, [r4]	@ movhi
 481 0080 E6E7     		b	.L18
 482              	.L22:
 483 0082 00BF     		.align	2
 484              	.L21:
 485 0084 00040048 		.word	1207960576
 486 0088 00000000 		.word	.LC0
 487 008c 00000000 		.word	.LANCHOR0
 488 0090 00000000 		.word	.LANCHOR1
 489 0094 10000000 		.word	.LC1
 490              		.cfi_endproc
 491              	.LFE294:
 493              		.global	APPL_DMA_LTE_Buffer_Pointer
 494              		.global	APPL_DMA_LTE_Buffer
 495              		.section	.bss.APPL_DMA_LTE_Buffer,"aw",%nobits
 496              		.align	2
 497              		.set	.LANCHOR1,. + 0
 500              	APPL_DMA_LTE_Buffer:
 501 0000 00000000 		.space	255
 501      00000000 
 501      00000000 
 501      00000000 
 501      00000000 
 502              		.section	.bss.APPL_DMA_LTE_Buffer_Pointer,"aw",%nobits
 503              		.align	1
 504              		.set	.LANCHOR0,. + 0
ARM GAS  C:\Users\minde\AppData\Local\Temp\ccpUBHw0.s 			page 19


 507              	APPL_DMA_LTE_Buffer_Pointer:
 508 0000 0000     		.space	2
 509              		.text
 510              	.Letext0:
 511              		.file 3 "c:\\gnuarm\\arm-none-eabi\\include\\machine\\_default_types.h"
 512              		.file 4 "c:\\gnuarm\\lib\\gcc\\arm-none-eabi\\10.3.1\\include\\stdarg.h"
 513              		.file 5 "c:\\gnuarm\\arm-none-eabi\\include\\stdio.h"
 514              		.file 6 "c:\\gnuarm\\arm-none-eabi\\include\\sys\\_stdint.h"
 515              		.file 7 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l432xx.h"
 516              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 517              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 518              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 519              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 520              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 521              		.file 13 "Core/Inc/usart.h"
 522              		.file 14 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 523              		.file 15 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 524              		.file 16 "Core/Inc/gpio.h"
 525              		.file 17 "Core/Inc/adc.h"
 526              		.file 18 "Core/Inc/i2c.h"
 527              		.file 19 "USB_DEVICE/App/usb_device.h"
 528              		.file 20 "c:\\gnuarm\\arm-none-eabi\\include\\string.h"
 529              		.file 21 "USB_DEVICE/App/usbd_cdc_if.h"
 530              		.file 22 "<built-in>"
ARM GAS  C:\Users\minde\AppData\Local\Temp\ccpUBHw0.s 			page 20


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\minde\AppData\Local\Temp\ccpUBHw0.s:20     .text.APPL_DMA_LTE_printf:00000000 $t
C:\Users\minde\AppData\Local\Temp\ccpUBHw0.s:26     .text.APPL_DMA_LTE_printf:00000000 APPL_DMA_LTE_printf
C:\Users\minde\AppData\Local\Temp\ccpUBHw0.s:104    .text.APPL_DMA_LTE_printf:00000040 $d
C:\Users\minde\AppData\Local\Temp\ccpUBHw0.s:109    .text.APPL_USB_printf:00000000 $t
C:\Users\minde\AppData\Local\Temp\ccpUBHw0.s:115    .text.APPL_USB_printf:00000000 APPL_USB_printf
C:\Users\minde\AppData\Local\Temp\ccpUBHw0.s:195    .text.Error_Handler:00000000 $t
C:\Users\minde\AppData\Local\Temp\ccpUBHw0.s:201    .text.Error_Handler:00000000 Error_Handler
C:\Users\minde\AppData\Local\Temp\ccpUBHw0.s:233    .text.SystemClock_Config:00000000 $t
C:\Users\minde\AppData\Local\Temp\ccpUBHw0.s:239    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\minde\AppData\Local\Temp\ccpUBHw0.s:372    .rodata.main.str1.4:00000000 $d
C:\Users\minde\AppData\Local\Temp\ccpUBHw0.s:379    .text.main:00000000 $t
C:\Users\minde\AppData\Local\Temp\ccpUBHw0.s:385    .text.main:00000000 main
C:\Users\minde\AppData\Local\Temp\ccpUBHw0.s:485    .text.main:00000084 $d
C:\Users\minde\AppData\Local\Temp\ccpUBHw0.s:507    .bss.APPL_DMA_LTE_Buffer_Pointer:00000000 APPL_DMA_LTE_Buffer_Pointer
C:\Users\minde\AppData\Local\Temp\ccpUBHw0.s:500    .bss.APPL_DMA_LTE_Buffer:00000000 APPL_DMA_LTE_Buffer
C:\Users\minde\AppData\Local\Temp\ccpUBHw0.s:496    .bss.APPL_DMA_LTE_Buffer:00000000 $d
C:\Users\minde\AppData\Local\Temp\ccpUBHw0.s:503    .bss.APPL_DMA_LTE_Buffer_Pointer:00000000 $d

UNDEFINED SYMBOLS
memset
vsprintf
strlen
HAL_UART_Transmit
huart1
CDC_Transmit_FS
HAL_Delay
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
MX_ADC1_Init
MX_I2C1_Init
MX_USART1_UART_Init
MX_USART2_UART_Init
MX_USB_DEVICE_Init
HAL_GPIO_TogglePin
HAL_GPIO_WritePin
