// Seed: 3080111357
module module_0 (
    input wand id_0,
    output supply1 id_1,
    input wand id_2,
    output uwire id_3,
    input tri1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input wire id_7,
    input wire id_8,
    input tri id_9,
    output uwire id_10,
    output supply1 id_11,
    input uwire id_12,
    input wand id_13,
    input tri1 id_14,
    output tri1 id_15,
    output supply0 id_16,
    output uwire id_17
);
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    output tri1 id_2,
    input supply0 id_3,
    inout wire id_4,
    input wand id_5,
    output supply0 id_6,
    input supply1 id_7,
    input wor id_8,
    output tri0 id_9,
    output logic id_10,
    input uwire id_11,
    input tri0 id_12,
    input wand id_13
);
  wire id_15;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_4,
      id_4,
      id_4,
      id_4,
      id_7,
      id_4,
      id_1,
      id_12,
      id_9,
      id_2,
      id_7,
      id_12,
      id_8,
      id_2,
      id_4,
      id_4
  );
  logic id_16;
  always @(negedge -1) begin : LABEL_0
    id_10 = -1 & -1;
  end
  logic id_17;
endmodule
