TimeQuest Timing Analyzer report for rgb2vga
Sat Oct 31 01:59:22 2015
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 16. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 18. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 25. Setup Times
 26. Hold Times
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Slow 1200mV 85C Model Metastability Summary
 30. Slow 1200mV 0C Model Fmax Summary
 31. Slow 1200mV 0C Model Setup Summary
 32. Slow 1200mV 0C Model Hold Summary
 33. Slow 1200mV 0C Model Recovery Summary
 34. Slow 1200mV 0C Model Removal Summary
 35. Slow 1200mV 0C Model Minimum Pulse Width Summary
 36. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 38. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 39. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 40. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 42. Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 43. Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 44. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 47. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Slow 1200mV 0C Model Metastability Summary
 53. Fast 1200mV 0C Model Setup Summary
 54. Fast 1200mV 0C Model Hold Summary
 55. Fast 1200mV 0C Model Recovery Summary
 56. Fast 1200mV 0C Model Removal Summary
 57. Fast 1200mV 0C Model Minimum Pulse Width Summary
 58. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 59. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 60. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 61. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 62. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 63. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 64. Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 65. Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 66. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 67. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 68. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 69. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 70. Setup Times
 71. Hold Times
 72. Clock to Output Times
 73. Minimum Clock to Output Times
 74. Fast 1200mV 0C Model Metastability Summary
 75. Multicorner Timing Analysis Summary
 76. Setup Times
 77. Hold Times
 78. Clock to Output Times
 79. Minimum Clock to Output Times
 80. Board Trace Model Assignments
 81. Input Transition Times
 82. Signal Integrity Metrics (Slow 1200mv 0c Model)
 83. Signal Integrity Metrics (Slow 1200mv 85c Model)
 84. Signal Integrity Metrics (Fast 1200mv 0c Model)
 85. Setup Transfers
 86. Hold Transfers
 87. Recovery Transfers
 88. Removal Transfers
 89. Report TCCS
 90. Report RSKM
 91. Unconstrained Paths
 92. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; rgb2vga                                            ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; rgb2vga.out.sdc ; OK     ; Sat Oct 31 01:59:19 2015 ;
+-----------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; CLOCK_50                                             ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                        ; { CLOCK_50 }                                             ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 4.363  ; 229.2 MHz  ; 0.000 ; 2.181  ; 50.00      ; 12        ; 55          ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 8.727  ; 114.59 MHz ; 1.090 ; 5.453  ; 50.00      ; 24        ; 55          ; 45.0  ;        ;           ;            ; false    ; CLOCK_50 ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 25.090 ; 39.86 MHz  ; 0.000 ; 12.545 ; 50.00      ; 69        ; 55          ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[2] } ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 73.57 MHz  ; 73.57 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 120.15 MHz ; 120.15 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 274.73 MHz ; 274.73 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.404  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.723  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 11.497 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.295 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.357 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.358 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                       ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.207 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.974 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.934  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.096  ; 0.000         ;
; CLOCK_50                                             ; 9.835  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 12.295 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                         ;
+-------+-----------------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.404 ; adc:inst2|pixel_adc[4]            ; genlock:inst4|pixel_d[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.064     ; 8.254      ;
; 0.433 ; adc:inst2|pixel_adc[3]            ; genlock:inst4|pixel_d[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.064     ; 8.225      ;
; 0.544 ; adc:inst2|pixel_adc[5]            ; genlock:inst4|pixel_d[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.064     ; 8.114      ;
; 0.601 ; adc:inst2|pixel_adc[4]            ; genlock:inst4|pixel_d[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.062     ; 8.059      ;
; 0.630 ; adc:inst2|pixel_adc[3]            ; genlock:inst4|pixel_d[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.062     ; 8.030      ;
; 0.713 ; genlock:inst4|aqua[8]             ; genlock:inst4|pixel_d[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.063     ; 7.946      ;
; 0.741 ; adc:inst2|pixel_adc[5]            ; genlock:inst4|pixel_d[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.062     ; 7.919      ;
; 0.809 ; genlock:inst4|\process_d:pixel[2] ; genlock:inst4|pixel_d[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.061     ; 7.852      ;
; 0.910 ; genlock:inst4|aqua[8]             ; genlock:inst4|pixel_d[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.061     ; 7.751      ;
; 0.958 ; genlock:inst4|aqua[0]             ; genlock:inst4|pixel_d[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.063     ; 7.701      ;
; 0.973 ; genlock:inst4|hcount[3]           ; genlock:inst4|pixel_d[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.065     ; 7.684      ;
; 0.976 ; genlock:inst4|\process_d:pixel[0] ; genlock:inst4|pixel_d[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.061     ; 7.685      ;
; 1.003 ; genlock:inst4|aqua[3]             ; genlock:inst4|pixel_d[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.061     ; 7.658      ;
; 1.006 ; genlock:inst4|\process_d:pixel[2] ; genlock:inst4|pixel_d[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.059     ; 7.657      ;
; 1.011 ; adc:inst2|pixel_adc[4]            ; genlock:inst4|pixel_d[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.060     ; 7.651      ;
; 1.040 ; adc:inst2|pixel_adc[3]            ; genlock:inst4|pixel_d[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.060     ; 7.622      ;
; 1.068 ; genlock:inst4|\process_d:pixel[1] ; genlock:inst4|pixel_d[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.064     ; 7.590      ;
; 1.120 ; adc:inst2|pixel_adc[4]            ; genlock:inst4|pixel_d[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.064     ; 7.538      ;
; 1.130 ; adc:inst2|pixel_adc[4]            ; genlock:inst4|pixel_d[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.061     ; 7.531      ;
; 1.149 ; adc:inst2|pixel_adc[3]            ; genlock:inst4|pixel_d[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.064     ; 7.509      ;
; 1.151 ; adc:inst2|pixel_adc[5]            ; genlock:inst4|pixel_d[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.060     ; 7.511      ;
; 1.155 ; genlock:inst4|aqua[0]             ; genlock:inst4|pixel_d[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.061     ; 7.506      ;
; 1.165 ; adc:inst2|pixel_adc[3]            ; genlock:inst4|pixel_d[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.061     ; 7.496      ;
; 1.170 ; genlock:inst4|hcount[3]           ; genlock:inst4|pixel_d[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.063     ; 7.489      ;
; 1.173 ; genlock:inst4|\process_d:pixel[0] ; genlock:inst4|pixel_d[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.059     ; 7.490      ;
; 1.184 ; adc:inst2|pixel_adc[4]            ; genlock:inst4|pixel_d[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.060     ; 7.478      ;
; 1.195 ; genlock:inst4|aqua[5]             ; genlock:inst4|pixel_d[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.066     ; 7.461      ;
; 1.200 ; genlock:inst4|aqua[3]             ; genlock:inst4|pixel_d[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.059     ; 7.463      ;
; 1.213 ; adc:inst2|pixel_adc[3]            ; genlock:inst4|pixel_d[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.060     ; 7.449      ;
; 1.218 ; adc:inst2|pixel_adc[4]            ; genlock:inst4|pixel_d[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.061     ; 7.443      ;
; 1.222 ; adc:inst2|pixel_adc[4]            ; genlock:inst4|pixel_d[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.061     ; 7.439      ;
; 1.247 ; adc:inst2|pixel_adc[3]            ; genlock:inst4|pixel_d[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.061     ; 7.414      ;
; 1.251 ; adc:inst2|pixel_adc[3]            ; genlock:inst4|pixel_d[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.061     ; 7.410      ;
; 1.260 ; adc:inst2|pixel_adc[5]            ; genlock:inst4|pixel_d[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.064     ; 7.398      ;
; 1.265 ; genlock:inst4|\process_d:pixel[1] ; genlock:inst4|pixel_d[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.062     ; 7.395      ;
; 1.268 ; adc:inst2|pixel_adc[5]            ; genlock:inst4|pixel_d[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.061     ; 7.393      ;
; 1.307 ; adc:inst2|pixel_adc[4]            ; genlock:inst4|pixel_d[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.060     ; 7.355      ;
; 1.314 ; genlock:inst4|hcount[4]           ; genlock:inst4|pixel_d[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.065     ; 7.343      ;
; 1.320 ; genlock:inst4|aqua[8]             ; genlock:inst4|pixel_d[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.059     ; 7.343      ;
; 1.324 ; adc:inst2|pixel_adc[5]            ; genlock:inst4|pixel_d[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.060     ; 7.338      ;
; 1.336 ; adc:inst2|pixel_adc[3]            ; genlock:inst4|pixel_d[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.060     ; 7.326      ;
; 1.340 ; genlock:inst4|aqua[2]             ; genlock:inst4|pixel_d[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.064     ; 7.318      ;
; 1.358 ; adc:inst2|pixel_adc[5]            ; genlock:inst4|pixel_d[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.061     ; 7.303      ;
; 1.362 ; adc:inst2|pixel_adc[5]            ; genlock:inst4|pixel_d[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.061     ; 7.299      ;
; 1.392 ; genlock:inst4|aqua[5]             ; genlock:inst4|pixel_d[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.064     ; 7.266      ;
; 1.416 ; genlock:inst4|\process_d:pixel[2] ; genlock:inst4|pixel_d[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.057     ; 7.249      ;
; 1.429 ; genlock:inst4|aqua[8]             ; genlock:inst4|pixel_d[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.063     ; 7.230      ;
; 1.434 ; genlock:inst4|aqua[7]             ; genlock:inst4|pixel_d[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.063     ; 7.225      ;
; 1.447 ; adc:inst2|pixel_adc[5]            ; genlock:inst4|pixel_d[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.060     ; 7.215      ;
; 1.455 ; genlock:inst4|aqua[8]             ; genlock:inst4|pixel_d[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.060     ; 7.207      ;
; 1.477 ; genlock:inst4|\process_d:pixel[2] ; genlock:inst4|pixel_d[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.058     ; 7.187      ;
; 1.493 ; genlock:inst4|aqua[8]             ; genlock:inst4|pixel_d[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.059     ; 7.170      ;
; 1.511 ; genlock:inst4|hcount[4]           ; genlock:inst4|pixel_d[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.063     ; 7.148      ;
; 1.525 ; genlock:inst4|\process_d:pixel[2] ; genlock:inst4|pixel_d[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.061     ; 7.136      ;
; 1.527 ; genlock:inst4|aqua[8]             ; genlock:inst4|pixel_d[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.060     ; 7.135      ;
; 1.531 ; genlock:inst4|aqua[8]             ; genlock:inst4|pixel_d[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.060     ; 7.131      ;
; 1.537 ; genlock:inst4|aqua[2]             ; genlock:inst4|pixel_d[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.062     ; 7.123      ;
; 1.565 ; genlock:inst4|aqua[0]             ; genlock:inst4|pixel_d[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.059     ; 7.098      ;
; 1.568 ; genlock:inst4|\process_d:pixel[0] ; genlock:inst4|pixel_d[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.058     ; 7.096      ;
; 1.580 ; genlock:inst4|hcount[3]           ; genlock:inst4|pixel_d[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.061     ; 7.081      ;
; 1.583 ; genlock:inst4|\process_d:pixel[0] ; genlock:inst4|pixel_d[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.057     ; 7.082      ;
; 1.589 ; genlock:inst4|\process_d:pixel[2] ; genlock:inst4|pixel_d[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.057     ; 7.076      ;
; 1.595 ; genlock:inst4|aqua[3]             ; genlock:inst4|pixel_d[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.058     ; 7.069      ;
; 1.610 ; genlock:inst4|aqua[3]             ; genlock:inst4|pixel_d[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.057     ; 7.055      ;
; 1.612 ; genlock:inst4|aqua[0]             ; genlock:inst4|pixel_d[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.060     ; 7.050      ;
; 1.616 ; genlock:inst4|aqua[8]             ; genlock:inst4|pixel_d[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.059     ; 7.047      ;
; 1.623 ; genlock:inst4|\process_d:pixel[2] ; genlock:inst4|pixel_d[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.058     ; 7.041      ;
; 1.627 ; genlock:inst4|\process_d:pixel[2] ; genlock:inst4|pixel_d[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.058     ; 7.037      ;
; 1.631 ; genlock:inst4|aqua[7]             ; genlock:inst4|pixel_d[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.061     ; 7.030      ;
; 1.674 ; genlock:inst4|aqua[0]             ; genlock:inst4|pixel_d[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.063     ; 6.985      ;
; 1.675 ; genlock:inst4|\process_d:pixel[1] ; genlock:inst4|pixel_d[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.060     ; 6.987      ;
; 1.689 ; genlock:inst4|hcount[3]           ; genlock:inst4|pixel_d[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.065     ; 6.968      ;
; 1.692 ; genlock:inst4|\process_d:pixel[0] ; genlock:inst4|pixel_d[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.061     ; 6.969      ;
; 1.712 ; genlock:inst4|\process_d:pixel[2] ; genlock:inst4|pixel_d[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.057     ; 6.953      ;
; 1.715 ; genlock:inst4|hcount[3]           ; genlock:inst4|pixel_d[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.062     ; 6.945      ;
; 1.719 ; genlock:inst4|aqua[3]             ; genlock:inst4|pixel_d[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.061     ; 6.942      ;
; 1.738 ; genlock:inst4|aqua[0]             ; genlock:inst4|pixel_d[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.059     ; 6.925      ;
; 1.753 ; genlock:inst4|hcount[3]           ; genlock:inst4|pixel_d[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.061     ; 6.908      ;
; 1.756 ; genlock:inst4|\process_d:pixel[0] ; genlock:inst4|pixel_d[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.057     ; 6.909      ;
; 1.772 ; genlock:inst4|aqua[2]             ; genlock:inst4|pixel_d[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.061     ; 6.889      ;
; 1.772 ; genlock:inst4|aqua[0]             ; genlock:inst4|pixel_d[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.060     ; 6.890      ;
; 1.776 ; genlock:inst4|aqua[0]             ; genlock:inst4|pixel_d[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.060     ; 6.886      ;
; 1.783 ; genlock:inst4|aqua[3]             ; genlock:inst4|pixel_d[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.057     ; 6.882      ;
; 1.784 ; genlock:inst4|\process_d:pixel[1] ; genlock:inst4|pixel_d[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.064     ; 6.874      ;
; 1.787 ; genlock:inst4|hcount[3]           ; genlock:inst4|pixel_d[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.062     ; 6.873      ;
; 1.790 ; genlock:inst4|\process_d:pixel[0] ; genlock:inst4|pixel_d[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.058     ; 6.874      ;
; 1.791 ; genlock:inst4|hcount[3]           ; genlock:inst4|pixel_d[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.062     ; 6.869      ;
; 1.794 ; genlock:inst4|\process_d:pixel[0] ; genlock:inst4|pixel_d[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.058     ; 6.870      ;
; 1.802 ; genlock:inst4|aqua[5]             ; genlock:inst4|pixel_d[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.062     ; 6.858      ;
; 1.810 ; genlock:inst4|\process_d:pixel[1] ; genlock:inst4|pixel_d[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.061     ; 6.851      ;
; 1.817 ; genlock:inst4|aqua[3]             ; genlock:inst4|pixel_d[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.058     ; 6.847      ;
; 1.821 ; genlock:inst4|aqua[3]             ; genlock:inst4|pixel_d[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.058     ; 6.843      ;
; 1.848 ; genlock:inst4|\process_d:pixel[1] ; genlock:inst4|pixel_d[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.060     ; 6.814      ;
; 1.861 ; genlock:inst4|aqua[0]             ; genlock:inst4|pixel_d[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.059     ; 6.802      ;
; 1.876 ; genlock:inst4|hcount[3]           ; genlock:inst4|pixel_d[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.061     ; 6.785      ;
; 1.879 ; genlock:inst4|\process_d:pixel[0] ; genlock:inst4|pixel_d[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.057     ; 6.786      ;
; 1.882 ; genlock:inst4|\process_d:pixel[1] ; genlock:inst4|pixel_d[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.061     ; 6.779      ;
; 1.886 ; genlock:inst4|\process_d:pixel[1] ; genlock:inst4|pixel_d[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.061     ; 6.775      ;
; 1.906 ; genlock:inst4|aqua[3]             ; genlock:inst4|pixel_d[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.057     ; 6.759      ;
; 1.911 ; genlock:inst4|aqua[5]             ; genlock:inst4|pixel_d[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.066     ; 6.745      ;
+-------+-----------------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.723 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.926      ;
; 0.723 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.926      ;
; 0.723 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.926      ;
; 0.723 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.926      ;
; 0.723 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.926      ;
; 0.723 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.926      ;
; 0.723 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.926      ;
; 0.723 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.926      ;
; 0.723 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.926      ;
; 0.723 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.926      ;
; 0.723 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.926      ;
; 0.804 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.845      ;
; 0.804 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.845      ;
; 0.804 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.845      ;
; 0.804 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.845      ;
; 0.804 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.845      ;
; 0.804 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.845      ;
; 0.804 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.845      ;
; 0.804 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.845      ;
; 0.804 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.845      ;
; 0.804 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.845      ;
; 0.804 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.845      ;
; 0.829 ; input_detect:input_detect|\horizontal:hpeak[3]   ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.820      ;
; 0.829 ; input_detect:input_detect|\horizontal:hpeak[3]   ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.820      ;
; 0.829 ; input_detect:input_detect|\horizontal:hpeak[3]   ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.820      ;
; 0.829 ; input_detect:input_detect|\horizontal:hpeak[3]   ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.820      ;
; 0.829 ; input_detect:input_detect|\horizontal:hpeak[3]   ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.820      ;
; 0.829 ; input_detect:input_detect|\horizontal:hpeak[3]   ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.820      ;
; 0.829 ; input_detect:input_detect|\horizontal:hpeak[3]   ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.820      ;
; 0.829 ; input_detect:input_detect|\horizontal:hpeak[3]   ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.820      ;
; 0.829 ; input_detect:input_detect|\horizontal:hpeak[3]   ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.820      ;
; 0.829 ; input_detect:input_detect|\horizontal:hpeak[3]   ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.820      ;
; 0.829 ; input_detect:input_detect|\horizontal:hpeak[3]   ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.820      ;
; 0.875 ; input_detect:input_detect|\horizontal:hcount[17] ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.073     ; 3.410      ;
; 0.875 ; input_detect:input_detect|\horizontal:hcount[17] ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.073     ; 3.410      ;
; 0.875 ; input_detect:input_detect|\horizontal:hcount[17] ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.073     ; 3.410      ;
; 0.875 ; input_detect:input_detect|\horizontal:hcount[17] ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.073     ; 3.410      ;
; 0.875 ; input_detect:input_detect|\horizontal:hcount[17] ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.073     ; 3.410      ;
; 0.875 ; input_detect:input_detect|\horizontal:hcount[17] ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.073     ; 3.410      ;
; 0.875 ; input_detect:input_detect|\horizontal:hcount[17] ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.073     ; 3.410      ;
; 0.875 ; input_detect:input_detect|\horizontal:hcount[17] ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.073     ; 3.410      ;
; 0.875 ; input_detect:input_detect|\horizontal:hcount[17] ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.073     ; 3.410      ;
; 0.875 ; input_detect:input_detect|\horizontal:hcount[17] ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.073     ; 3.410      ;
; 0.875 ; input_detect:input_detect|\horizontal:hcount[17] ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.073     ; 3.410      ;
; 0.921 ; input_detect:input_detect|\horizontal:hpeak[2]   ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.728      ;
; 0.921 ; input_detect:input_detect|\horizontal:hpeak[2]   ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.728      ;
; 0.921 ; input_detect:input_detect|\horizontal:hpeak[2]   ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.728      ;
; 0.921 ; input_detect:input_detect|\horizontal:hpeak[2]   ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.728      ;
; 0.921 ; input_detect:input_detect|\horizontal:hpeak[2]   ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.728      ;
; 0.921 ; input_detect:input_detect|\horizontal:hpeak[2]   ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.728      ;
; 0.921 ; input_detect:input_detect|\horizontal:hpeak[2]   ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.728      ;
; 0.921 ; input_detect:input_detect|\horizontal:hpeak[2]   ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.728      ;
; 0.921 ; input_detect:input_detect|\horizontal:hpeak[2]   ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.728      ;
; 0.921 ; input_detect:input_detect|\horizontal:hpeak[2]   ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.728      ;
; 0.921 ; input_detect:input_detect|\horizontal:hpeak[2]   ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.291      ; 3.728      ;
; 1.026 ; input_detect:input_detect|\horizontal:hcount[16] ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.073     ; 3.259      ;
; 1.026 ; input_detect:input_detect|\horizontal:hcount[16] ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.073     ; 3.259      ;
; 1.026 ; input_detect:input_detect|\horizontal:hcount[16] ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.073     ; 3.259      ;
; 1.026 ; input_detect:input_detect|\horizontal:hcount[16] ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.073     ; 3.259      ;
; 1.026 ; input_detect:input_detect|\horizontal:hcount[16] ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.073     ; 3.259      ;
; 1.026 ; input_detect:input_detect|\horizontal:hcount[16] ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.073     ; 3.259      ;
; 1.026 ; input_detect:input_detect|\horizontal:hcount[16] ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.073     ; 3.259      ;
; 1.026 ; input_detect:input_detect|\horizontal:hcount[16] ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.073     ; 3.259      ;
; 1.026 ; input_detect:input_detect|\horizontal:hcount[16] ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.073     ; 3.259      ;
; 1.026 ; input_detect:input_detect|\horizontal:hcount[16] ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.073     ; 3.259      ;
; 1.026 ; input_detect:input_detect|\horizontal:hcount[16] ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.073     ; 3.259      ;
; 1.140 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.289      ; 3.507      ;
; 1.140 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.289      ; 3.507      ;
; 1.140 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.289      ; 3.507      ;
; 1.140 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.289      ; 3.507      ;
; 1.140 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.289      ; 3.507      ;
; 1.140 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.289      ; 3.507      ;
; 1.140 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.289      ; 3.507      ;
; 1.140 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.289      ; 3.507      ;
; 1.140 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.289      ; 3.507      ;
; 1.140 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.289      ; 3.507      ;
; 1.140 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.289      ; 3.507      ;
; 1.190 ; input_detect:input_detect|\horizontal:hcount[15] ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.073     ; 3.095      ;
; 1.190 ; input_detect:input_detect|\horizontal:hcount[15] ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.073     ; 3.095      ;
; 1.190 ; input_detect:input_detect|\horizontal:hcount[15] ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.073     ; 3.095      ;
; 1.190 ; input_detect:input_detect|\horizontal:hcount[15] ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.073     ; 3.095      ;
; 1.190 ; input_detect:input_detect|\horizontal:hcount[15] ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.073     ; 3.095      ;
; 1.190 ; input_detect:input_detect|\horizontal:hcount[15] ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.073     ; 3.095      ;
; 1.190 ; input_detect:input_detect|\horizontal:hcount[15] ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.073     ; 3.095      ;
; 1.190 ; input_detect:input_detect|\horizontal:hcount[15] ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.073     ; 3.095      ;
; 1.190 ; input_detect:input_detect|\horizontal:hcount[15] ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.073     ; 3.095      ;
; 1.190 ; input_detect:input_detect|\horizontal:hcount[15] ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.073     ; 3.095      ;
; 1.190 ; input_detect:input_detect|\horizontal:hcount[15] ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.073     ; 3.095      ;
; 1.221 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.289      ; 3.426      ;
; 1.221 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.289      ; 3.426      ;
; 1.221 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.289      ; 3.426      ;
; 1.221 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.289      ; 3.426      ;
; 1.221 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.289      ; 3.426      ;
; 1.221 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.289      ; 3.426      ;
; 1.221 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.289      ; 3.426      ;
; 1.221 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.289      ; 3.426      ;
; 1.221 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.289      ; 3.426      ;
; 1.221 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.289      ; 3.426      ;
; 1.221 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.289      ; 3.426      ;
; 1.246 ; input_detect:input_detect|\horizontal:hpeak[3]   ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.289      ; 3.401      ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                 ;
+--------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 11.497 ; vgaout:inst|pixel[2]     ; VGAB0                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -3.431     ; 8.142      ;
; 11.561 ; vgaout:inst|barcolor[2]  ; VGAB0                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -3.431     ; 8.078      ;
; 13.892 ; vgaout:inst|barcolor[7]  ; VGAG2                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -3.429     ; 5.749      ;
; 13.984 ; vgaout:inst|pixel[8]     ; VGAR0                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -3.429     ; 5.657      ;
; 14.186 ; vgaout:inst|pixel[9]     ; VGAR1                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -3.429     ; 5.455      ;
; 14.230 ; vgaout:inst|pixel[7]     ; VGAG2                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -3.431     ; 5.409      ;
; 14.281 ; vgaout:inst|barcolor[8]  ; VGAR0                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -3.429     ; 5.360      ;
; 14.323 ; vgaout:inst|pixel[10]    ; VGAR2                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -3.426     ; 5.321      ;
; 14.354 ; vgaout:inst|pixel[6]     ; VGAG1                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -3.431     ; 5.285      ;
; 14.486 ; vgaout:inst|barcolor[9]  ; VGAR1                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -3.429     ; 5.155      ;
; 14.506 ; vgaout:inst|pixel[4]     ; VGAB2                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -3.431     ; 5.133      ;
; 14.625 ; vgaout:inst|barcolor[10] ; VGAR2                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -3.426     ; 5.019      ;
; 14.633 ; vgaout:inst|barcolor[3]  ; VGAB1                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -3.429     ; 5.008      ;
; 14.640 ; vgaout:inst|pixel[5]     ; VGAG0                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -3.431     ; 4.999      ;
; 14.700 ; vgaout:inst|barcolor[5]  ; VGAG0                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -3.431     ; 4.939      ;
; 14.778 ; vgaout:inst|barcolor[6]  ; VGAG1                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -3.431     ; 4.861      ;
; 14.889 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.064     ; 10.132     ;
; 14.970 ; vgaout:inst|pixel[3]     ; VGAB1                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -3.431     ; 4.669      ;
; 15.113 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.064     ; 9.908      ;
; 15.155 ; vgaout:inst|barcolor[1]  ; VGAHS                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -3.424     ; 4.491      ;
; 15.173 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.064     ; 9.848      ;
; 15.195 ; vgaout:inst|barcolor[4]  ; VGAB2                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -3.429     ; 4.446      ;
; 15.216 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.069     ; 9.800      ;
; 15.304 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.064     ; 9.717      ;
; 15.313 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.064     ; 9.708      ;
; 15.342 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.064     ; 9.679      ;
; 15.342 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.066     ; 9.677      ;
; 15.368 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.066     ; 9.651      ;
; 15.389 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.064     ; 9.632      ;
; 15.424 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.065     ; 9.596      ;
; 15.440 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.069     ; 9.576      ;
; 15.444 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.066     ; 9.575      ;
; 15.473 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.066     ; 9.546      ;
; 15.474 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.064     ; 9.547      ;
; 15.500 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.069     ; 9.516      ;
; 15.521 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.064     ; 9.500      ;
; 15.528 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.064     ; 9.493      ;
; 15.541 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.064     ; 9.480      ;
; 15.566 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.064     ; 9.455      ;
; 15.566 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.066     ; 9.453      ;
; 15.588 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.064     ; 9.433      ;
; 15.591 ; vgaout:inst|pixel[0]     ; VGAVS                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -3.433     ; 4.046      ;
; 15.592 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.066     ; 9.427      ;
; 15.626 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.064     ; 9.395      ;
; 15.626 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.066     ; 9.393      ;
; 15.640 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.069     ; 9.376      ;
; 15.648 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.065     ; 9.372      ;
; 15.652 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.066     ; 9.367      ;
; 15.660 ; vgaout:inst|hcount[6]    ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.064     ; 9.361      ;
; 15.668 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.066     ; 9.351      ;
; 15.680 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.064     ; 9.341      ;
; 15.697 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.066     ; 9.322      ;
; 15.708 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.065     ; 9.312      ;
; 15.716 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.069     ; 9.300      ;
; 15.728 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.064     ; 9.293      ;
; 15.728 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.066     ; 9.291      ;
; 15.757 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.066     ; 9.262      ;
; 15.766 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.064     ; 9.255      ;
; 15.766 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.066     ; 9.253      ;
; 15.789 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.064     ; 9.232      ;
; 15.792 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.066     ; 9.227      ;
; 15.796 ; vgaout:inst|hcount[7]    ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.064     ; 9.225      ;
; 15.801 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.069     ; 9.215      ;
; 15.804 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.064     ; 9.217      ;
; 15.842 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.064     ; 9.179      ;
; 15.842 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.066     ; 9.177      ;
; 15.848 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.065     ; 9.172      ;
; 15.848 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.069     ; 9.168      ;
; 15.868 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.066     ; 9.151      ;
; 15.868 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.066     ; 9.151      ;
; 15.868 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.069     ; 9.148      ;
; 15.889 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.064     ; 9.132      ;
; 15.897 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.066     ; 9.122      ;
; 15.902 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.064     ; 9.119      ;
; 15.924 ; vgaout:inst|vcount[4]    ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.055     ; 9.106      ;
; 15.924 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.065     ; 9.096      ;
; 15.927 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.064     ; 9.094      ;
; 15.927 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.066     ; 9.092      ;
; 15.936 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.064     ; 9.085      ;
; 15.944 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.066     ; 9.075      ;
; 15.953 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.066     ; 9.066      ;
; 15.956 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.064     ; 9.065      ;
; 15.966 ; vgaout:inst|hcount[5]    ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.064     ; 9.055      ;
; 15.973 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.066     ; 9.046      ;
; 15.974 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.064     ; 9.047      ;
; 15.974 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.066     ; 9.045      ;
; 15.987 ; vgaout:inst|hcount[6]    ; vgaout:inst|barcolor[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.069     ; 9.029      ;
; 15.994 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.064     ; 9.027      ;
; 15.994 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.066     ; 9.025      ;
; 16.000 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.066     ; 9.019      ;
; 16.007 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.069     ; 9.009      ;
; 16.009 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.065     ; 9.011      ;
; 16.020 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.066     ; 8.999      ;
; 16.029 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.066     ; 8.990      ;
; 16.056 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.065     ; 8.964      ;
; 16.058 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.066     ; 8.961      ;
; 16.075 ; vgaout:inst|hcount[6]    ; vgaout:inst|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.064     ; 8.946      ;
; 16.076 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.065     ; 8.944      ;
; 16.076 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.066     ; 8.943      ;
; 16.095 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.064     ; 8.926      ;
+--------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.295 ; sdram:inst1|pixelOut[8]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.382      ; 0.864      ;
; 0.300 ; sdram:inst1|pixelOut[3]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.382      ; 0.869      ;
; 0.300 ; sdram:inst1|pixelOut[7]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.382      ; 0.869      ;
; 0.304 ; sdram:inst1|pixelOut[5]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.382      ; 0.873      ;
; 0.305 ; genlock:inst4|col_number[0]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.376      ; 0.868      ;
; 0.306 ; sdram:inst1|pixelOut[2]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.382      ; 0.875      ;
; 0.308 ; sdram:inst1|colLoadNr[8]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.380      ; 0.875      ;
; 0.311 ; sdram:inst1|pixelOut[1]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.382      ; 0.880      ;
; 0.311 ; sdram:inst1|colLoadNr[3]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.380      ; 0.878      ;
; 0.315 ; sdram:inst1|pixelOut[4]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.382      ; 0.884      ;
; 0.316 ; sdram:inst1|pixelOut[6]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.382      ; 0.885      ;
; 0.318 ; genlock:inst4|col_number[8]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 0.879      ;
; 0.319 ; sdram:inst1|colLoadNr[1]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.380      ; 0.886      ;
; 0.322 ; genlock:inst4|col_number[3]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 0.883      ;
; 0.322 ; genlock:inst4|col_number[6]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 0.883      ;
; 0.322 ; sdram:inst1|pixelOut[0]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.382      ; 0.891      ;
; 0.323 ; sdram:inst1|colLoadNr[5]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.380      ; 0.890      ;
; 0.324 ; genlock:inst4|col_number[3]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 0.884      ;
; 0.325 ; genlock:inst4|col_number[4]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 0.885      ;
; 0.336 ; sdram:inst1|colLoadNr[2]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.380      ; 0.903      ;
; 0.336 ; sdram:inst1|colLoadNr[4]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.380      ; 0.903      ;
; 0.339 ; sdram:inst1|colLoadNr[0]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.380      ; 0.906      ;
; 0.343 ; sdram:inst1|colLoadNr[7]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.380      ; 0.910      ;
; 0.347 ; genlock:inst4|col_number[4]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 0.908      ;
; 0.348 ; genlock:inst4|col_number[8]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 0.908      ;
; 0.351 ; genlock:inst4|col_number[6]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 0.911      ;
; 0.358 ; sdram:inst1|SdrLdq                         ; sdram:inst1|SdrLdq                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|load_req                       ; vgaout:inst|load_req                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; genlock:inst4|artifact_mode                ; genlock:inst4|artifact_mode                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst2|\channel_blue0:blue_adc[6]       ; adc:inst2|\channel_blue0:blue_adc[6]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst2|\channel_blue0:blue_adc[4]       ; adc:inst2|\channel_blue0:blue_adc[4]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst2|\channel_blue0:blue_adc[5]       ; adc:inst2|\channel_blue0:blue_adc[5]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst2|\channel_blue0:blue_adc[1]       ; adc:inst2|\channel_blue0:blue_adc[1]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst2|\channel_blue0:blue_adc[2]       ; adc:inst2|\channel_blue0:blue_adc[2]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst2|\channel_blue0:blue_adc[3]       ; adc:inst2|\channel_blue0:blue_adc[3]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst2|\channel_blue0:blue_adc[0]       ; adc:inst2|\channel_blue0:blue_adc[0]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst2|\channel_red0:red_adc[6]         ; adc:inst2|\channel_red0:red_adc[6]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst2|\channel_red0:red_adc[4]         ; adc:inst2|\channel_red0:red_adc[4]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst2|\channel_red0:red_adc[5]         ; adc:inst2|\channel_red0:red_adc[5]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst2|\channel_red0:red_adc[3]         ; adc:inst2|\channel_red0:red_adc[3]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst2|\channel_red0:red_adc[2]         ; adc:inst2|\channel_red0:red_adc[2]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst2|\channel_red0:red_adc[0]         ; adc:inst2|\channel_red0:red_adc[0]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst2|\channel_red0:red_adc[1]         ; adc:inst2|\channel_red0:red_adc[1]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst2|\channel_green0:green_adc[1]     ; adc:inst2|\channel_green0:green_adc[1]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst2|\channel_green0:green_adc[4]     ; adc:inst2|\channel_green0:green_adc[4]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst2|\channel_green0:green_adc[5]     ; adc:inst2|\channel_green0:green_adc[5]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst2|\channel_green0:green_adc[0]     ; adc:inst2|\channel_green0:green_adc[0]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst2|\channel_green0:green_adc[6]     ; adc:inst2|\channel_green0:green_adc[6]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst2|\channel_green0:green_adc[3]     ; adc:inst2|\channel_green0:green_adc[3]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst2|\channel_green0:green_adc[2]     ; adc:inst2|\channel_green0:green_adc[2]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; counter:inst3|\count:bitcount[2]           ; counter:inst3|\count:bitcount[2]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; counter:inst3|\count:bitcount[1]           ; counter:inst3|\count:bitcount[1]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sdram:inst1|SdrBa1                         ; sdram:inst1|SdrBa1                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; genlock:inst4|top_border[1]                ; genlock:inst4|top_border[1]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram:inst1|SdrRoutine.SdrRoutine_Idle     ; sdram:inst1|SdrRoutine.SdrRoutine_Idle                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram:inst1|SdrRoutine.SdrRoutine_Init     ; sdram:inst1|SdrRoutine.SdrRoutine_Init                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram:inst1|SdrRoutine.SdrRoutine_LoadRow  ; sdram:inst1|SdrRoutine.SdrRoutine_LoadRow                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram:inst1|SdrRoutine.SdrRoutine_StoreRow ; sdram:inst1|SdrRoutine.SdrRoutine_StoreRow                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram:inst1|SdrRoutine.SdrRoutine_Null     ; sdram:inst1|SdrRoutine.SdrRoutine_Null                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; genlock:inst4|hcount[0]                    ; genlock:inst4|hcount[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.580      ;
; 0.361 ; genlock:inst4|column[0]                    ; genlock:inst4|column[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; counter:inst3|\count:bitcount[0]           ; counter:inst3|\count:bitcount[0]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; genlock:inst4|vcount[0]                    ; genlock:inst4|vcount[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; sdram:inst1|SdrAddress[0]                  ; sdram:inst1|SdrAddress[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.580      ;
; 0.366 ; sdram:inst1|colLoadNr[9]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.380      ; 0.933      ;
; 0.375 ; sdram:inst1|curRow[9]                      ; sdram:inst1|SdrAddress[18]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sdram:inst1|colLoadNr[6]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.380      ; 0.942      ;
; 0.383 ; sdram:inst1|colStoreNr[1]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.316      ; 0.886      ;
; 0.385 ; sdram:inst1|colStoreNr[6]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.316      ; 0.888      ;
; 0.390 ; sdram:inst1|colStoreNr[4]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.316      ; 0.893      ;
; 0.392 ; sdram:inst1|colStoreNr[9]                  ; sdram:inst1|colStoreNr[9]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.610      ;
; 0.392 ; sdram:inst1|colLoadNr[9]                   ; sdram:inst1|colLoadNr[9]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.610      ;
; 0.393 ; genlock:inst4|column[0]                    ; genlock:inst4|col_number[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; genlock:inst4|vcount[0]                    ; genlock:inst4|row_number[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.612      ;
; 0.398 ; genlock:inst4|column[11]                   ; genlock:inst4|column[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.617      ;
; 0.412 ; sdram:inst1|colStoreNr[9]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.316      ; 0.915      ;
; 0.413 ; sdram:inst1|colStoreNr[1]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.317      ; 0.917      ;
; 0.413 ; sdram:inst1|colStoreNr[8]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.316      ; 0.916      ;
; 0.420 ; sdram:inst1|colStoreNr[2]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.316      ; 0.923      ;
; 0.479 ; sdram:inst1|curRow[2]                      ; sdram:inst1|SdrAddress[11]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.697      ;
; 0.479 ; sdram:inst1|curRow[0]                      ; sdram:inst1|SdrAddress[9]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.697      ;
; 0.480 ; sdram:inst1|curRow[6]                      ; sdram:inst1|SdrAddress[15]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.698      ;
; 0.484 ; sdram:inst1|curRow[7]                      ; sdram:inst1|SdrAddress[16]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.702      ;
; 0.486 ; sdram:inst1|SdrAddress[22]                 ; sdram:inst1|SdrBa0                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.704      ;
; 0.489 ; genlock:inst4|col_number[2]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.374      ; 1.050      ;
; 0.491 ; genlock:inst4|col_number[2]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 1.051      ;
; 0.528 ; sdram:inst1|wren_sdr                       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_we_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.380      ; 1.095      ;
; 0.533 ; genlock:inst4|column[9]                    ; genlock:inst4|col_number[9]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.751      ;
; 0.542 ; counter:inst3|\count:bitcount[0]           ; counter:inst3|q[0]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.761      ;
; 0.543 ; counter:inst3|\count:bitcount[0]           ; counter:inst3|\count:bitcount[2]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.762      ;
; 0.544 ; counter:inst3|\count:bitcount[0]           ; counter:inst3|\count:bitcount[1]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.763      ;
; 0.548 ; genlock:inst4|vcount[9]                    ; genlock:inst4|row_number[9]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.766      ;
; 0.548 ; sdram:inst1|refreshDelayCounter[11]        ; sdram:inst1|refreshDelayCounter[11]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.766      ;
; 0.548 ; sdram:inst1|refreshDelayCounter[9]         ; sdram:inst1|refreshDelayCounter[9]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.766      ;
; 0.549 ; sdram:inst1|refreshDelayCounter[15]        ; sdram:inst1|refreshDelayCounter[15]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.767      ;
; 0.549 ; sdram:inst1|refreshDelayCounter[7]         ; sdram:inst1|refreshDelayCounter[7]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.767      ;
; 0.550 ; sdram:inst1|refreshDelayCounter[23]        ; sdram:inst1|refreshDelayCounter[23]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.768      ;
; 0.550 ; sdram:inst1|refreshDelayCounter[13]        ; sdram:inst1|refreshDelayCounter[13]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.768      ;
; 0.551 ; sdram:inst1|refreshDelayCounter[12]        ; sdram:inst1|refreshDelayCounter[12]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.769      ;
; 0.552 ; sdram:inst1|refreshDelayCounter[21]        ; sdram:inst1|refreshDelayCounter[21]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.770      ;
+-------+--------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                  ;
+-------+---------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.357 ; vgaout:inst|col_number[0] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.313      ; 0.857      ;
; 0.358 ; vgaout:inst|\bar:posy[2]  ; vgaout:inst|\bar:posy[2]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|\bar:posy[1]  ; vgaout:inst|\bar:posy[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|\bar:posy[0]  ; vgaout:inst|\bar:posy[0]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|\bar:posx[4]  ; vgaout:inst|\bar:posx[4]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|\bar:posx[5]  ; vgaout:inst|\bar:posx[5]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|\bar:posx[6]  ; vgaout:inst|\bar:posx[6]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|\bar:posx[7]  ; vgaout:inst|\bar:posx[7]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|\bar:posx[8]  ; vgaout:inst|\bar:posx[8]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|\bar:posx[9]  ; vgaout:inst|\bar:posx[9]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|\bar:posx[10] ; vgaout:inst|\bar:posx[10]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; vgaout:inst|\bar:posx[0]  ; vgaout:inst|\bar:posx[0]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vgaout:inst|\bar:posx[1]  ; vgaout:inst|\bar:posx[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vgaout:inst|\bar:posx[2]  ; vgaout:inst|\bar:posx[2]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vgaout:inst|\bar:posx[3]  ; vgaout:inst|\bar:posx[3]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vgaout:inst|vcount[0]     ; vgaout:inst|vcount[0]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vgaout:inst|vcount[1]     ; vgaout:inst|vcount[1]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vgaout:inst|vcount[2]     ; vgaout:inst|vcount[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vgaout:inst|vcount[3]     ; vgaout:inst|vcount[3]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vgaout:inst|vcount[4]     ; vgaout:inst|vcount[4]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vgaout:inst|vcount[5]     ; vgaout:inst|vcount[5]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vgaout:inst|vcount[6]     ; vgaout:inst|vcount[6]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vgaout:inst|vcount[7]     ; vgaout:inst|vcount[7]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vgaout:inst|vcount[8]     ; vgaout:inst|vcount[8]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vgaout:inst|vcount[9]     ; vgaout:inst|vcount[9]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.366 ; vgaout:inst|col_number[8] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.313      ; 0.866      ;
; 0.389 ; vgaout:inst|col_number[1] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.313      ; 0.889      ;
; 0.390 ; vgaout:inst|hcount[13]    ; vgaout:inst|hcount[13]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.608      ;
; 0.398 ; vgaout:inst|col_number[5] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.313      ; 0.898      ;
; 0.404 ; vgaout:inst|col_number[9] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.313      ; 0.904      ;
; 0.506 ; vgaout:inst|videov        ; vgaout:inst|barcolor[10]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.725      ;
; 0.506 ; vgaout:inst|videov        ; vgaout:inst|pixel[10]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.725      ;
; 0.516 ; vgaout:inst|hsync         ; vgaout:inst|barcolor[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.759      ;
; 0.547 ; vgaout:inst|col_number[3] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.313      ; 1.047      ;
; 0.554 ; vgaout:inst|vcount[2]     ; vgaout:inst|row_number[1]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.772      ;
; 0.554 ; vgaout:inst|vcount[1]     ; vgaout:inst|row_number[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.772      ;
; 0.570 ; vgaout:inst|hcount[2]     ; vgaout:inst|hcount[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.788      ;
; 0.571 ; vgaout:inst|col_number[2] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.313      ; 1.071      ;
; 0.571 ; vgaout:inst|hcount[12]    ; vgaout:inst|hcount[12]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; vgaout:inst|hcount[4]     ; vgaout:inst|hcount[4]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; vgaout:inst|hcount[1]     ; vgaout:inst|hcount[1]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.789      ;
; 0.572 ; vgaout:inst|hcount[3]     ; vgaout:inst|hcount[3]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.790      ;
; 0.573 ; vgaout:inst|hcount[11]    ; vgaout:inst|hcount[11]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; vgaout:inst|hcount[9]     ; vgaout:inst|hcount[9]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; vgaout:inst|hcount[7]     ; vgaout:inst|hcount[7]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.791      ;
; 0.574 ; vgaout:inst|col_number[7] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.313      ; 1.074      ;
; 0.575 ; vgaout:inst|hcount[6]     ; vgaout:inst|hcount[6]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.793      ;
; 0.592 ; vgaout:inst|hcount[0]     ; vgaout:inst|hcount[0]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.810      ;
; 0.593 ; vgaout:inst|vcount[3]     ; vgaout:inst|row_number[2]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.811      ;
; 0.594 ; vgaout:inst|hcount[8]     ; vgaout:inst|hcount[8]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.812      ;
; 0.614 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[3]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.832      ;
; 0.625 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[1]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.843      ;
; 0.627 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.845      ;
; 0.629 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[2]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.847      ;
; 0.630 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[4]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.848      ;
; 0.657 ; vgaout:inst|vcount[6]     ; vgaout:inst|row_number[8]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.875      ;
; 0.685 ; vgaout:inst|vcount[4]     ; vgaout:inst|row_number[3]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.903      ;
; 0.687 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[7]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.905      ;
; 0.702 ; vgaout:inst|vcount[8]     ; vgaout:inst|row_number[7]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.920      ;
; 0.737 ; vgaout:inst|vcount[5]     ; vgaout:inst|vsync                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.957      ;
; 0.763 ; vgaout:inst|vcount[8]     ; vgaout:inst|row_number[8]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.981      ;
; 0.781 ; vgaout:inst|vcount[5]     ; vgaout:inst|row_number[4]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.999      ;
; 0.785 ; vgaout:inst|vcount[7]     ; vgaout:inst|row_number[7]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.003      ;
; 0.792 ; vgaout:inst|hcount[9]     ; vgaout:inst|col_number[9]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 1.008      ;
; 0.817 ; vgaout:inst|vcount[7]     ; vgaout:inst|row_number[8]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.035      ;
; 0.828 ; vgaout:inst|videov        ; vgaout:inst|barcolor[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 1.052      ;
; 0.830 ; vgaout:inst|videov        ; vgaout:inst|pixel[7]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 1.054      ;
; 0.831 ; vgaout:inst|videov        ; vgaout:inst|pixel[4]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 1.055      ;
; 0.833 ; vgaout:inst|vcount[6]     ; vgaout:inst|row_number[7]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.051      ;
; 0.840 ; vgaout:inst|hcount[5]     ; vgaout:inst|hcount[10]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.058      ;
; 0.845 ; vgaout:inst|hcount[1]     ; vgaout:inst|hcount[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.063      ;
; 0.846 ; vgaout:inst|hcount[3]     ; vgaout:inst|hcount[4]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.064      ;
; 0.847 ; vgaout:inst|hcount[11]    ; vgaout:inst|hcount[12]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.065      ;
; 0.847 ; vgaout:inst|hcount[7]     ; vgaout:inst|hcount[8]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.065      ;
; 0.858 ; vgaout:inst|hcount[2]     ; vgaout:inst|hcount[3]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.076      ;
; 0.859 ; vgaout:inst|hcount[12]    ; vgaout:inst|hcount[13]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.077      ;
; 0.859 ; vgaout:inst|hcount[0]     ; vgaout:inst|hcount[1]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.077      ;
; 0.860 ; vgaout:inst|hcount[2]     ; vgaout:inst|hcount[4]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.078      ;
; 0.861 ; vgaout:inst|hcount[4]     ; vgaout:inst|hcount[6]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; vgaout:inst|hcount[0]     ; vgaout:inst|hcount[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.079      ;
; 0.862 ; vgaout:inst|hcount[6]     ; vgaout:inst|hcount[7]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.080      ;
; 0.864 ; vgaout:inst|hcount[6]     ; vgaout:inst|hcount[8]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.082      ;
; 0.877 ; vgaout:inst|col_number[4] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.313      ; 1.377      ;
; 0.881 ; vgaout:inst|hcount[8]     ; vgaout:inst|hcount[9]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.099      ;
; 0.889 ; vgaout:inst|hcount[11]    ; vgaout:inst|hcount[5]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.107      ;
; 0.891 ; vgaout:inst|hcount[11]    ; vgaout:inst|hcount[10]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.109      ;
; 0.922 ; vgaout:inst|col_number[6] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.313      ; 1.422      ;
; 0.926 ; vgaout:inst|hcount[0]     ; vgaout:inst|col_number[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 1.142      ;
; 0.955 ; vgaout:inst|hcount[1]     ; vgaout:inst|hcount[3]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.173      ;
; 0.957 ; vgaout:inst|hcount[9]     ; vgaout:inst|hcount[11]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.175      ;
; 0.957 ; vgaout:inst|hcount[11]    ; vgaout:inst|hcount[13]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.175      ;
; 0.957 ; vgaout:inst|hcount[1]     ; vgaout:inst|hcount[4]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.175      ;
; 0.957 ; vgaout:inst|hcount[7]     ; vgaout:inst|hcount[9]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.175      ;
; 0.958 ; vgaout:inst|hcount[3]     ; vgaout:inst|hcount[6]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.176      ;
; 0.959 ; vgaout:inst|hcount[9]     ; vgaout:inst|hcount[12]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.177      ;
; 0.971 ; vgaout:inst|hcount[4]     ; vgaout:inst|hcount[7]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.189      ;
; 0.971 ; vgaout:inst|hcount[0]     ; vgaout:inst|hcount[3]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.189      ;
; 0.972 ; vgaout:inst|hcount[2]     ; vgaout:inst|hcount[6]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.190      ;
; 0.973 ; vgaout:inst|hcount[6]     ; vgaout:inst|col_number[6]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 1.189      ;
; 0.973 ; vgaout:inst|hcount[4]     ; vgaout:inst|hcount[8]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.191      ;
+-------+---------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                           ;
+-------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.358 ; input_detect:input_detect|video_active                ; input_detect:input_detect|video_active                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; input_detect:input_detect|\horizontal:hpeak[4]        ; input_detect:input_detect|\horizontal:hpeak[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; input_detect:input_detect|\horizontal:horsync         ; input_detect:input_detect|\horizontal:horsync         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; input_detect:input_detect|\horizontal:hblank_pulse[0] ; input_detect:input_detect|\horizontal:hblank_pulse[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; input_detect:input_detect|\horizontal:hpeak[0]        ; input_detect:input_detect|\horizontal:hpeak[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.378 ; input_detect:input_detect|\horizontal:hcount[21]      ; input_detect:input_detect|\horizontal:hcount[21]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.610      ;
; 0.535 ; input_detect:input_detect|\horizontal:hcount[1]       ; input_detect:input_detect|\horizontal:hcount[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.768      ;
; 0.535 ; input_detect:input_detect|\horizontal:hcount[8]       ; input_detect:input_detect|\horizontal:hcount[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.768      ;
; 0.535 ; input_detect:input_detect|\horizontal:hcount[10]      ; input_detect:input_detect|\horizontal:hcount[10]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.768      ;
; 0.536 ; input_detect:input_detect|\horizontal:hcount[6]       ; input_detect:input_detect|\horizontal:hcount[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.769      ;
; 0.536 ; input_detect:input_detect|\horizontal:hcount[9]       ; input_detect:input_detect|\horizontal:hcount[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.769      ;
; 0.537 ; input_detect:input_detect|\horizontal:hcount[7]       ; input_detect:input_detect|\horizontal:hcount[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.770      ;
; 0.537 ; input_detect:input_detect|\horizontal:hcount[11]      ; input_detect:input_detect|\horizontal:hcount[11]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.769      ;
; 0.538 ; input_detect:input_detect|\horizontal:hcount[3]       ; input_detect:input_detect|\horizontal:hcount[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.771      ;
; 0.538 ; input_detect:input_detect|\horizontal:hcount[5]       ; input_detect:input_detect|\horizontal:hcount[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.771      ;
; 0.538 ; input_detect:input_detect|\horizontal:hcount[13]      ; input_detect:input_detect|\horizontal:hcount[13]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.770      ;
; 0.539 ; input_detect:input_detect|\horizontal:hcount[12]      ; input_detect:input_detect|\horizontal:hcount[12]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.771      ;
; 0.540 ; input_detect:input_detect|\horizontal:hcount[2]       ; input_detect:input_detect|\horizontal:hcount[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.773      ;
; 0.540 ; input_detect:input_detect|\horizontal:hcount[4]       ; input_detect:input_detect|\horizontal:hcount[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.773      ;
; 0.544 ; input_detect:input_detect|\horizontal:hcount[14]      ; input_detect:input_detect|\horizontal:hcount[14]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.776      ;
; 0.546 ; input_detect:input_detect|\horizontal:hcount[16]      ; input_detect:input_detect|\horizontal:hcount[16]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.778      ;
; 0.547 ; input_detect:input_detect|\horizontal:hcount[19]      ; input_detect:input_detect|\horizontal:hcount[19]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.779      ;
; 0.547 ; input_detect:input_detect|\horizontal:hcount[15]      ; input_detect:input_detect|\horizontal:hcount[15]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.779      ;
; 0.550 ; input_detect:input_detect|\horizontal:hcount[20]      ; input_detect:input_detect|\horizontal:hcount[20]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.782      ;
; 0.550 ; input_detect:input_detect|\horizontal:hcount[18]      ; input_detect:input_detect|\horizontal:hcount[18]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.782      ;
; 0.554 ; input_detect:input_detect|\horizontal:hcount[0]       ; input_detect:input_detect|\horizontal:hcount[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.787      ;
; 0.557 ; input_detect:input_detect|\horizontal:hcount[17]      ; input_detect:input_detect|\horizontal:hcount[17]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.789      ;
; 0.714 ; input_detect:input_detect|\horizontal:hblank_pulse[3] ; input_detect:input_detect|hblank_out                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.933      ;
; 0.724 ; input_detect:input_detect|\horizontal:hblank_pulse[3] ; input_detect:input_detect|\horizontal:hblank_pulse[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.943      ;
; 0.726 ; input_detect:input_detect|\horizontal:hblank_pulse[3] ; input_detect:input_detect|\horizontal:hblank_pulse[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.945      ;
; 0.760 ; HSYNC                                                 ; input_detect:input_detect|\horizontal:horsync         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.418      ; 2.335      ;
; 0.810 ; input_detect:input_detect|\horizontal:hcount[9]       ; input_detect:input_detect|\horizontal:hcount[10]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.043      ;
; 0.810 ; input_detect:input_detect|\horizontal:hcount[1]       ; input_detect:input_detect|\horizontal:hcount[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.043      ;
; 0.811 ; input_detect:input_detect|\horizontal:hcount[7]       ; input_detect:input_detect|\horizontal:hcount[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.044      ;
; 0.811 ; input_detect:input_detect|\horizontal:hcount[11]      ; input_detect:input_detect|\horizontal:hcount[12]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.043      ;
; 0.812 ; input_detect:input_detect|\horizontal:hcount[5]       ; input_detect:input_detect|\horizontal:hcount[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.045      ;
; 0.812 ; input_detect:input_detect|\horizontal:hcount[3]       ; input_detect:input_detect|\horizontal:hcount[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.045      ;
; 0.812 ; input_detect:input_detect|\horizontal:hcount[13]      ; input_detect:input_detect|\horizontal:hcount[14]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.044      ;
; 0.821 ; input_detect:input_detect|\horizontal:hcount[15]      ; input_detect:input_detect|\horizontal:hcount[16]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.053      ;
; 0.821 ; input_detect:input_detect|\horizontal:hcount[19]      ; input_detect:input_detect|\horizontal:hcount[20]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.053      ;
; 0.823 ; input_detect:input_detect|\horizontal:hcount[8]       ; input_detect:input_detect|\horizontal:hcount[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.056      ;
; 0.824 ; input_detect:input_detect|\horizontal:hcount[0]       ; input_detect:input_detect|\horizontal:hcount[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.057      ;
; 0.824 ; input_detect:input_detect|\horizontal:hcount[6]       ; input_detect:input_detect|\horizontal:hcount[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.057      ;
; 0.825 ; input_detect:input_detect|\horizontal:hcount[8]       ; input_detect:input_detect|\horizontal:hcount[10]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.058      ;
; 0.826 ; input_detect:input_detect|\horizontal:hcount[10]      ; input_detect:input_detect|\horizontal:hcount[11]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.056      ;
; 0.826 ; input_detect:input_detect|\horizontal:hcount[12]      ; input_detect:input_detect|\horizontal:hcount[13]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.058      ;
; 0.826 ; input_detect:input_detect|\horizontal:hcount[0]       ; input_detect:input_detect|\horizontal:hcount[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.059      ;
; 0.826 ; input_detect:input_detect|\horizontal:hcount[6]       ; input_detect:input_detect|\horizontal:hcount[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.059      ;
; 0.827 ; input_detect:input_detect|\horizontal:hcount[2]       ; input_detect:input_detect|\horizontal:hcount[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.060      ;
; 0.827 ; input_detect:input_detect|\horizontal:hcount[4]       ; input_detect:input_detect|\horizontal:hcount[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.060      ;
; 0.828 ; input_detect:input_detect|\horizontal:hcount[10]      ; input_detect:input_detect|\horizontal:hcount[12]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.058      ;
; 0.828 ; input_detect:input_detect|\horizontal:hcount[12]      ; input_detect:input_detect|\horizontal:hcount[14]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.060      ;
; 0.829 ; input_detect:input_detect|\horizontal:hcount[4]       ; input_detect:input_detect|\horizontal:hcount[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.062      ;
; 0.829 ; input_detect:input_detect|\horizontal:hcount[2]       ; input_detect:input_detect|\horizontal:hcount[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.062      ;
; 0.832 ; input_detect:input_detect|\horizontal:hcount[17]      ; input_detect:input_detect|\horizontal:hcount[18]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.064      ;
; 0.832 ; input_detect:input_detect|\horizontal:hcount[14]      ; input_detect:input_detect|\horizontal:hcount[15]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.064      ;
; 0.834 ; input_detect:input_detect|\horizontal:hcount[16]      ; input_detect:input_detect|\horizontal:hcount[17]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.066      ;
; 0.834 ; input_detect:input_detect|\horizontal:hblank_pulse[0] ; input_detect:input_detect|hblank_out                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.053      ;
; 0.834 ; input_detect:input_detect|\horizontal:hcount[14]      ; input_detect:input_detect|\horizontal:hcount[16]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.066      ;
; 0.836 ; input_detect:input_detect|\horizontal:hcount[16]      ; input_detect:input_detect|\horizontal:hcount[18]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.068      ;
; 0.837 ; input_detect:input_detect|\horizontal:hcount[20]      ; input_detect:input_detect|\horizontal:hcount[21]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.069      ;
; 0.837 ; input_detect:input_detect|\horizontal:hcount[18]      ; input_detect:input_detect|\horizontal:hcount[19]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.069      ;
; 0.839 ; input_detect:input_detect|\horizontal:hcount[18]      ; input_detect:input_detect|\horizontal:hcount[20]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.071      ;
; 0.844 ; input_detect:input_detect|\horizontal:hblank_pulse[0] ; input_detect:input_detect|\horizontal:hblank_pulse[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.846 ; input_detect:input_detect|\horizontal:hpeak[1]        ; input_detect:input_detect|\horizontal:hpeak[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.064      ;
; 0.846 ; input_detect:input_detect|\horizontal:hblank_pulse[0] ; input_detect:input_detect|\horizontal:hblank_pulse[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.863 ; HSYNC                                                 ; input_detect:input_detect|\horizontal:hpeak[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.418      ; 2.438      ;
; 0.864 ; input_detect:input_detect|\horizontal:hpeak[3]        ; input_detect:input_detect|\horizontal:hpeak[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.082      ;
; 0.880 ; input_detect:input_detect|\horizontal:hblank_pulse[2] ; input_detect:input_detect|\horizontal:hblank_pulse[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.099      ;
; 0.920 ; input_detect:input_detect|\horizontal:hcount[1]       ; input_detect:input_detect|\horizontal:hcount[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.153      ;
; 0.921 ; input_detect:input_detect|\horizontal:hblank_pulse[1] ; input_detect:input_detect|\horizontal:hblank_pulse[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.140      ;
; 0.921 ; input_detect:input_detect|\horizontal:hcount[7]       ; input_detect:input_detect|\horizontal:hcount[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.154      ;
; 0.921 ; input_detect:input_detect|\horizontal:hcount[11]      ; input_detect:input_detect|\horizontal:hcount[13]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.153      ;
; 0.922 ; input_detect:input_detect|\horizontal:hcount[5]       ; input_detect:input_detect|\horizontal:hcount[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.155      ;
; 0.922 ; input_detect:input_detect|\horizontal:hcount[3]       ; input_detect:input_detect|\horizontal:hcount[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.155      ;
; 0.922 ; input_detect:input_detect|\horizontal:hcount[1]       ; input_detect:input_detect|\horizontal:hcount[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.155      ;
; 0.922 ; input_detect:input_detect|\horizontal:hcount[13]      ; input_detect:input_detect|\horizontal:hcount[15]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.154      ;
; 0.923 ; input_detect:input_detect|\horizontal:hcount[7]       ; input_detect:input_detect|\horizontal:hcount[10]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.156      ;
; 0.923 ; input_detect:input_detect|\horizontal:hcount[9]       ; input_detect:input_detect|\horizontal:hcount[11]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.153      ;
; 0.923 ; input_detect:input_detect|\horizontal:hcount[11]      ; input_detect:input_detect|\horizontal:hcount[14]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.155      ;
; 0.924 ; input_detect:input_detect|\horizontal:hcount[5]       ; input_detect:input_detect|\horizontal:hcount[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.157      ;
; 0.924 ; input_detect:input_detect|\horizontal:hcount[3]       ; input_detect:input_detect|\horizontal:hcount[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.157      ;
; 0.924 ; input_detect:input_detect|\horizontal:hcount[13]      ; input_detect:input_detect|\horizontal:hcount[16]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.156      ;
; 0.925 ; input_detect:input_detect|\horizontal:hcount[9]       ; input_detect:input_detect|\horizontal:hcount[12]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.155      ;
; 0.931 ; input_detect:input_detect|\horizontal:hcount[15]      ; input_detect:input_detect|\horizontal:hcount[17]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.163      ;
; 0.931 ; input_detect:input_detect|\horizontal:hcount[19]      ; input_detect:input_detect|\horizontal:hcount[21]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.163      ;
; 0.931 ; input_detect:input_detect|\horizontal:hblank_pulse[3] ; input_detect:input_detect|\horizontal:hblank_pulse[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.150      ;
; 0.933 ; input_detect:input_detect|\horizontal:hcount[15]      ; input_detect:input_detect|\horizontal:hcount[18]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.165      ;
; 0.936 ; input_detect:input_detect|\horizontal:hcount[0]       ; input_detect:input_detect|\horizontal:hcount[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.169      ;
; 0.936 ; input_detect:input_detect|\horizontal:hcount[6]       ; input_detect:input_detect|\horizontal:hcount[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.169      ;
; 0.938 ; input_detect:input_detect|\horizontal:hcount[10]      ; input_detect:input_detect|\horizontal:hcount[13]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.168      ;
; 0.938 ; input_detect:input_detect|\horizontal:hcount[0]       ; input_detect:input_detect|\horizontal:hcount[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.171      ;
; 0.938 ; input_detect:input_detect|\horizontal:hcount[12]      ; input_detect:input_detect|\horizontal:hcount[15]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.170      ;
; 0.938 ; input_detect:input_detect|\horizontal:hcount[6]       ; input_detect:input_detect|\horizontal:hcount[10]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.171      ;
; 0.938 ; input_detect:input_detect|\horizontal:hcount[8]       ; input_detect:input_detect|\horizontal:hcount[11]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.168      ;
; 0.939 ; input_detect:input_detect|\horizontal:hcount[4]       ; input_detect:input_detect|\horizontal:hcount[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.172      ;
; 0.939 ; input_detect:input_detect|\horizontal:hcount[2]       ; input_detect:input_detect|\horizontal:hcount[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.172      ;
; 0.940 ; input_detect:input_detect|\horizontal:hcount[10]      ; input_detect:input_detect|\horizontal:hcount[14]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.170      ;
; 0.940 ; input_detect:input_detect|\horizontal:hcount[12]      ; input_detect:input_detect|\horizontal:hcount[16]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.172      ;
; 0.940 ; input_detect:input_detect|\horizontal:hcount[8]       ; input_detect:input_detect|\horizontal:hcount[12]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.170      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                            ;
+-------+-------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 5.207 ; genlock:inst4|vblank    ; genlock:inst4|hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.061     ; 3.454      ;
; 5.207 ; genlock:inst4|vblank    ; genlock:inst4|hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.061     ; 3.454      ;
; 5.207 ; genlock:inst4|vblank    ; genlock:inst4|hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.061     ; 3.454      ;
; 5.207 ; genlock:inst4|vblank    ; genlock:inst4|hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.061     ; 3.454      ;
; 5.229 ; genlock:inst4|vblank    ; genlock:inst4|hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.061     ; 3.432      ;
; 5.744 ; genlock:inst4|vblank    ; genlock:inst4|column[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.061     ; 2.917      ;
; 5.744 ; genlock:inst4|vblank    ; genlock:inst4|column[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.061     ; 2.917      ;
; 5.744 ; genlock:inst4|vblank    ; genlock:inst4|column[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.061     ; 2.917      ;
; 5.744 ; genlock:inst4|vblank    ; genlock:inst4|column[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.061     ; 2.917      ;
; 5.744 ; genlock:inst4|vblank    ; genlock:inst4|column[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.061     ; 2.917      ;
; 5.744 ; genlock:inst4|vblank    ; genlock:inst4|column[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.061     ; 2.917      ;
; 5.744 ; genlock:inst4|vblank    ; genlock:inst4|column[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.061     ; 2.917      ;
; 5.744 ; genlock:inst4|vblank    ; genlock:inst4|column[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.061     ; 2.917      ;
; 5.744 ; genlock:inst4|vblank    ; genlock:inst4|column[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.061     ; 2.917      ;
; 5.744 ; genlock:inst4|vblank    ; genlock:inst4|column[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.061     ; 2.917      ;
; 5.744 ; genlock:inst4|vblank    ; genlock:inst4|column[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.061     ; 2.917      ;
; 6.032 ; genlock:inst4|vblank    ; genlock:inst4|column[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.063     ; 2.627      ;
; 6.692 ; genlock:inst4|vblank    ; genlock:inst4|vcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.065     ; 1.965      ;
; 6.820 ; sdram:inst1|rowLoadAck  ; vgaout:inst|load_req     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.058     ; 1.844      ;
; 6.986 ; genlock:inst4|vblank    ; genlock:inst4|vcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.064     ; 1.672      ;
; 6.986 ; genlock:inst4|vblank    ; genlock:inst4|vcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.064     ; 1.672      ;
; 6.986 ; genlock:inst4|vblank    ; genlock:inst4|vcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.064     ; 1.672      ;
; 6.986 ; genlock:inst4|vblank    ; genlock:inst4|vcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.064     ; 1.672      ;
; 6.986 ; genlock:inst4|vblank    ; genlock:inst4|vcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.064     ; 1.672      ;
; 6.986 ; genlock:inst4|vblank    ; genlock:inst4|vcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.064     ; 1.672      ;
; 6.986 ; genlock:inst4|vblank    ; genlock:inst4|vcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.064     ; 1.672      ;
; 6.986 ; genlock:inst4|vblank    ; genlock:inst4|vcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.064     ; 1.672      ;
; 6.986 ; genlock:inst4|vblank    ; genlock:inst4|vcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.064     ; 1.672      ;
; 6.986 ; genlock:inst4|vblank    ; genlock:inst4|vcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.064     ; 1.672      ;
; 6.986 ; genlock:inst4|vblank    ; genlock:inst4|vcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.064     ; 1.672      ;
; 6.986 ; genlock:inst4|vblank    ; genlock:inst4|vcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.064     ; 1.672      ;
; 6.986 ; genlock:inst4|vblank    ; genlock:inst4|vcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.064     ; 1.672      ;
; 7.361 ; sdram:inst1|rowStoreAck ; genlock:inst4|store_req  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.061     ; 1.300      ;
+-------+-------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                             ;
+-------+-------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.974 ; sdram:inst1|rowStoreAck ; genlock:inst4|store_req  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.192      ;
; 1.312 ; genlock:inst4|vblank    ; genlock:inst4|vcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.527      ;
; 1.312 ; genlock:inst4|vblank    ; genlock:inst4|vcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.527      ;
; 1.312 ; genlock:inst4|vblank    ; genlock:inst4|vcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.527      ;
; 1.312 ; genlock:inst4|vblank    ; genlock:inst4|vcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.527      ;
; 1.312 ; genlock:inst4|vblank    ; genlock:inst4|vcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.527      ;
; 1.312 ; genlock:inst4|vblank    ; genlock:inst4|vcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.527      ;
; 1.312 ; genlock:inst4|vblank    ; genlock:inst4|vcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.527      ;
; 1.312 ; genlock:inst4|vblank    ; genlock:inst4|vcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.527      ;
; 1.312 ; genlock:inst4|vblank    ; genlock:inst4|vcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.527      ;
; 1.312 ; genlock:inst4|vblank    ; genlock:inst4|vcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.527      ;
; 1.312 ; genlock:inst4|vblank    ; genlock:inst4|vcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.527      ;
; 1.312 ; genlock:inst4|vblank    ; genlock:inst4|vcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.527      ;
; 1.312 ; genlock:inst4|vblank    ; genlock:inst4|vcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.527      ;
; 1.479 ; sdram:inst1|rowLoadAck  ; vgaout:inst|load_req     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 1.701      ;
; 1.588 ; genlock:inst4|vblank    ; genlock:inst4|vcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.802      ;
; 2.277 ; genlock:inst4|vblank    ; genlock:inst4|column[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.494      ;
; 2.561 ; genlock:inst4|vblank    ; genlock:inst4|column[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.780      ;
; 2.561 ; genlock:inst4|vblank    ; genlock:inst4|column[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.780      ;
; 2.561 ; genlock:inst4|vblank    ; genlock:inst4|column[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.780      ;
; 2.561 ; genlock:inst4|vblank    ; genlock:inst4|column[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.780      ;
; 2.561 ; genlock:inst4|vblank    ; genlock:inst4|column[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.780      ;
; 2.561 ; genlock:inst4|vblank    ; genlock:inst4|column[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.780      ;
; 2.561 ; genlock:inst4|vblank    ; genlock:inst4|column[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.780      ;
; 2.561 ; genlock:inst4|vblank    ; genlock:inst4|column[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.780      ;
; 2.561 ; genlock:inst4|vblank    ; genlock:inst4|column[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.780      ;
; 2.561 ; genlock:inst4|vblank    ; genlock:inst4|column[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.780      ;
; 2.561 ; genlock:inst4|vblank    ; genlock:inst4|column[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 2.780      ;
; 3.024 ; genlock:inst4|vblank    ; genlock:inst4|hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 3.275      ;
; 3.024 ; genlock:inst4|vblank    ; genlock:inst4|hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 3.275      ;
; 3.024 ; genlock:inst4|vblank    ; genlock:inst4|hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 3.275      ;
; 3.024 ; genlock:inst4|vblank    ; genlock:inst4|hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 3.275      ;
; 3.031 ; genlock:inst4|vblank    ; genlock:inst4|hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.283      ;
+-------+-------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                         ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 1.934 ; 2.150        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hblank_pulse[0]                      ;
; 1.934 ; 2.150        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hblank_pulse[1]                      ;
; 1.934 ; 2.150        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hblank_pulse[2]                      ;
; 1.934 ; 2.150        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hblank_pulse[3]                      ;
; 1.934 ; 2.150        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:horsync                              ;
; 1.934 ; 2.150        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[0]                             ;
; 1.934 ; 2.150        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[1]                             ;
; 1.934 ; 2.150        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[2]                             ;
; 1.934 ; 2.150        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[3]                             ;
; 1.934 ; 2.150        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[4]                             ;
; 1.934 ; 2.150        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|hblank_out                                       ;
; 1.934 ; 2.150        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|video_active                                     ;
; 1.943 ; 2.159        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[11]                           ;
; 1.943 ; 2.159        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[12]                           ;
; 1.943 ; 2.159        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[13]                           ;
; 1.943 ; 2.159        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[14]                           ;
; 1.943 ; 2.159        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[15]                           ;
; 1.943 ; 2.159        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[16]                           ;
; 1.943 ; 2.159        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[17]                           ;
; 1.943 ; 2.159        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[18]                           ;
; 1.943 ; 2.159        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[19]                           ;
; 1.943 ; 2.159        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[20]                           ;
; 1.943 ; 2.159        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[21]                           ;
; 1.944 ; 2.160        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[0]                            ;
; 1.944 ; 2.160        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[10]                           ;
; 1.944 ; 2.160        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[1]                            ;
; 1.944 ; 2.160        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[2]                            ;
; 1.944 ; 2.160        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[3]                            ;
; 1.944 ; 2.160        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[4]                            ;
; 1.944 ; 2.160        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[5]                            ;
; 1.944 ; 2.160        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[6]                            ;
; 1.944 ; 2.160        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[7]                            ;
; 1.944 ; 2.160        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[8]                            ;
; 1.944 ; 2.160        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[9]                            ;
; 2.017 ; 2.201        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[0]                            ;
; 2.017 ; 2.201        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[10]                           ;
; 2.017 ; 2.201        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[11]                           ;
; 2.017 ; 2.201        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[12]                           ;
; 2.017 ; 2.201        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[13]                           ;
; 2.017 ; 2.201        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[14]                           ;
; 2.017 ; 2.201        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[15]                           ;
; 2.017 ; 2.201        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[16]                           ;
; 2.017 ; 2.201        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[17]                           ;
; 2.017 ; 2.201        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[18]                           ;
; 2.017 ; 2.201        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[19]                           ;
; 2.017 ; 2.201        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[1]                            ;
; 2.017 ; 2.201        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[20]                           ;
; 2.017 ; 2.201        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[21]                           ;
; 2.017 ; 2.201        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[2]                            ;
; 2.017 ; 2.201        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[3]                            ;
; 2.017 ; 2.201        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[4]                            ;
; 2.017 ; 2.201        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[5]                            ;
; 2.017 ; 2.201        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[6]                            ;
; 2.017 ; 2.201        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[7]                            ;
; 2.017 ; 2.201        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[8]                            ;
; 2.017 ; 2.201        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[9]                            ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:horsync                              ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[0]                             ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[1]                             ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[2]                             ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[3]                             ;
; 2.027 ; 2.211        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[4]                             ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hblank_pulse[0]                      ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hblank_pulse[1]                      ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hblank_pulse[2]                      ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hblank_pulse[3]                      ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|hblank_out                                       ;
; 2.028 ; 2.212        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|video_active                                     ;
; 2.165 ; 2.165        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 2.165 ; 2.165        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 2.173 ; 2.173        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hblank_pulse[0]|clk                               ;
; 2.173 ; 2.173        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hblank_pulse[1]|clk                               ;
; 2.173 ; 2.173        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hblank_pulse[2]|clk                               ;
; 2.173 ; 2.173        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hblank_pulse[3]|clk                               ;
; 2.173 ; 2.173        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|hblank_out|clk                                                ;
; 2.173 ; 2.173        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|video_active|clk                                              ;
; 2.174 ; 2.174        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:horsync|clk                                       ;
; 2.174 ; 2.174        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hpeak[0]|clk                                      ;
; 2.174 ; 2.174        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hpeak[1]|clk                                      ;
; 2.174 ; 2.174        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hpeak[2]|clk                                      ;
; 2.174 ; 2.174        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hpeak[3]|clk                                      ;
; 2.174 ; 2.174        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hpeak[4]|clk                                      ;
; 2.179 ; 2.179        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[0]|clk                                     ;
; 2.179 ; 2.179        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[10]|clk                                    ;
; 2.179 ; 2.179        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[11]|clk                                    ;
; 2.179 ; 2.179        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[12]|clk                                    ;
; 2.179 ; 2.179        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[13]|clk                                    ;
; 2.179 ; 2.179        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[14]|clk                                    ;
; 2.179 ; 2.179        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[15]|clk                                    ;
; 2.179 ; 2.179        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[16]|clk                                    ;
; 2.179 ; 2.179        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[17]|clk                                    ;
; 2.179 ; 2.179        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[18]|clk                                    ;
; 2.179 ; 2.179        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[19]|clk                                    ;
; 2.179 ; 2.179        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[1]|clk                                     ;
; 2.179 ; 2.179        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[20]|clk                                    ;
; 2.179 ; 2.179        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[21]|clk                                    ;
; 2.179 ; 2.179        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[2]|clk                                     ;
; 2.179 ; 2.179        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[3]|clk                                     ;
; 2.179 ; 2.179        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[4]|clk                                     ;
; 2.179 ; 2.179        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[5]|clk                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                       ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 4.096 ; 4.326        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.096 ; 4.326        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 4.096 ; 4.326        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_we_reg       ;
; 4.102 ; 4.332        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.102 ; 4.332        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 4.102 ; 4.332        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_we_reg       ;
; 4.102 ; 4.332        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ;
; 4.102 ; 4.332        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; 4.102 ; 4.332        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_we_reg       ;
; 4.113 ; 4.343        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 4.113 ; 4.343        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[10]                         ;
; 4.113 ; 4.343        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[11]                         ;
; 4.113 ; 4.343        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[12]                         ;
; 4.113 ; 4.343        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[13]                         ;
; 4.113 ; 4.343        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[14]                         ;
; 4.113 ; 4.343        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[15]                         ;
; 4.113 ; 4.343        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 4.113 ; 4.343        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 4.113 ; 4.343        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 4.113 ; 4.343        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 4.113 ; 4.343        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 4.113 ; 4.343        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 4.113 ; 4.343        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[7]                          ;
; 4.113 ; 4.343        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[8]                          ;
; 4.113 ; 4.343        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[9]                          ;
; 4.115 ; 4.331        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_d:p_pixel[5]                                                                      ;
; 4.115 ; 4.331        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|aqua[5]                                                                                    ;
; 4.115 ; 4.331        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|artifact_mode                                                                              ;
; 4.115 ; 4.331        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[0]                                                                                 ;
; 4.115 ; 4.331        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[1]                                                                                 ;
; 4.115 ; 4.331        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[2]                                                                                 ;
; 4.115 ; 4.331        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[3]                                                                                 ;
; 4.115 ; 4.331        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[4]                                                                                 ;
; 4.115 ; 4.331        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[5]                                                                                 ;
; 4.115 ; 4.331        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[6]                                                                                 ;
; 4.115 ; 4.331        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[7]                                                                                 ;
; 4.115 ; 4.331        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[8]                                                                                 ;
; 4.115 ; 4.331        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[3]                                                                                 ;
; 4.115 ; 4.331        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[4]                                                                                 ;
; 4.115 ; 4.331        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[5]                                                                                 ;
; 4.115 ; 4.331        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[6]                                                                                 ;
; 4.115 ; 4.331        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[8]                                                                                 ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_blue0:blue_adc[0]                                                                     ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_blue0:blue_adc[1]                                                                     ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_blue0:blue_adc[2]                                                                     ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_blue0:blue_adc[3]                                                                     ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_blue0:blue_adc[4]                                                                     ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_blue0:blue_adc[5]                                                                     ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_blue0:blue_adc[6]                                                                     ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_green0:green_adc[0]                                                                   ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_green0:green_adc[1]                                                                   ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_green0:green_adc[2]                                                                   ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_green0:green_adc[3]                                                                   ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_green0:green_adc[4]                                                                   ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_green0:green_adc[5]                                                                   ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_green0:green_adc[6]                                                                   ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red0:red_adc[0]                                                                       ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red0:red_adc[1]                                                                       ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red0:red_adc[2]                                                                       ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red0:red_adc[3]                                                                       ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red0:red_adc[4]                                                                       ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red0:red_adc[5]                                                                       ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red0:red_adc[6]                                                                       ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[0]                                                                                   ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[1]                                                                                   ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[2]                                                                                   ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[3]                                                                                   ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[4]                                                                                   ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[5]                                                                                   ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[6]                                                                                   ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[7]                                                                                   ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[8]                                                                                   ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|\count:bitcount[0]                                                                         ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|\count:bitcount[1]                                                                         ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|\count:bitcount[2]                                                                         ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|q[0]                                                                                       ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|q[1]                                                                                       ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|q[2]                                                                                       ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_d:p_pixel[0]                                                                      ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_d:p_pixel[1]                                                                      ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_d:p_pixel[2]                                                                      ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_d:p_pixel[3]                                                                      ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_d:p_pixel[4]                                                                      ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_d:p_pixel[6]                                                                      ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_d:p_pixel[8]                                                                      ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_d:pixel[0]                                                                        ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_d:pixel[1]                                                                        ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_d:pixel[2]                                                                        ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|aqua[0]                                                                                    ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|aqua[2]                                                                                    ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|aqua[3]                                                                                    ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|aqua[7]                                                                                    ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|aqua[8]                                                                                    ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[1]                                                                              ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[2]                                                                              ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[3]                                                                              ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[4]                                                                              ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[5]                                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 9.840  ; 9.840        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.840  ; 9.840        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.840  ; 9.840        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.840  ; 9.840        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                               ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.159 ; 10.159       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.159 ; 10.159       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.159 ; 10.159       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.159 ; 10.159       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                       ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 12.295 ; 12.525       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 12.295 ; 12.525       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 12.295 ; 12.525       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 12.295 ; 12.525       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 12.295 ; 12.525       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 12.295 ; 12.525       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 12.295 ; 12.525       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 12.295 ; 12.525       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[7]                          ;
; 12.295 ; 12.525       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[8]                          ;
; 12.296 ; 12.512       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|barcolor[7]                                                                                  ;
; 12.297 ; 12.527       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|\bar:posx[0]                                                                                 ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|\bar:posx[10]                                                                                ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|\bar:posx[1]                                                                                 ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|\bar:posx[2]                                                                                 ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|\bar:posx[3]                                                                                 ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|\bar:posx[4]                                                                                 ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|\bar:posx[5]                                                                                 ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|\bar:posx[6]                                                                                 ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|\bar:posx[7]                                                                                 ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|\bar:posx[8]                                                                                 ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|\bar:posx[9]                                                                                 ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|\bar:posy[0]                                                                                 ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|\bar:posy[1]                                                                                 ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|\bar:posy[2]                                                                                 ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|barcolor[1]                                                                                  ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|barcolor[2]                                                                                  ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|barcolor[3]                                                                                  ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|barcolor[4]                                                                                  ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|barcolor[5]                                                                                  ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|barcolor[6]                                                                                  ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|barcolor[8]                                                                                  ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|barcolor[9]                                                                                  ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|col_number[0]                                                                                ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|col_number[1]                                                                                ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|col_number[2]                                                                                ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|col_number[3]                                                                                ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|col_number[4]                                                                                ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|col_number[5]                                                                                ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|col_number[6]                                                                                ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|col_number[7]                                                                                ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|col_number[8]                                                                                ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|col_number[9]                                                                                ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|pixel[0]                                                                                     ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|pixel[2]                                                                                     ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|pixel[3]                                                                                     ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|pixel[4]                                                                                     ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|pixel[5]                                                                                     ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|pixel[6]                                                                                     ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|pixel[7]                                                                                     ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|pixel[8]                                                                                     ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|pixel[9]                                                                                     ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|row_number[0]                                                                                ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|row_number[1]                                                                                ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|row_number[2]                                                                                ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|row_number[3]                                                                                ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|row_number[4]                                                                                ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|row_number[5]                                                                                ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|row_number[6]                                                                                ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|row_number[7]                                                                                ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|vcount[0]                                                                                    ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|vcount[1]                                                                                    ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|vcount[2]                                                                                    ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|vcount[3]                                                                                    ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|vcount[4]                                                                                    ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|vcount[5]                                                                                    ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|vcount[6]                                                                                    ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|vcount[7]                                                                                    ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|vcount[8]                                                                                    ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|vcount[9]                                                                                    ;
; 12.297 ; 12.513       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|vsync                                                                                        ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|barcolor[10]                                                                                 ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hcount[0]                                                                                    ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hcount[10]                                                                                   ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hcount[11]                                                                                   ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hcount[12]                                                                                   ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hcount[13]                                                                                   ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hcount[1]                                                                                    ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hcount[2]                                                                                    ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hcount[3]                                                                                    ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hcount[4]                                                                                    ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hcount[5]                                                                                    ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hcount[6]                                                                                    ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hcount[7]                                                                                    ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hcount[8]                                                                                    ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hcount[9]                                                                                    ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hsync                                                                                        ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|pixel[10]                                                                                    ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|row_number[8]                                                                                ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|videoh                                                                                       ;
; 12.298 ; 12.514       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|videov                                                                                       ;
; 12.324 ; 12.554       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 12.327 ; 12.557       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 12.327 ; 12.557       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 12.327 ; 12.557       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 12.327 ; 12.557       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 12.327 ; 12.557       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 12.327 ; 12.557       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 12.327 ; 12.557       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 12.327 ; 12.557       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[7]                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; FP1       ; CLOCK_50   ; 3.408 ; 3.696 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC     ; CLOCK_50   ; 3.238 ; 3.374 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; BRIGHT    ; CLOCK_50   ; 3.335 ; 3.938 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFB     ; CLOCK_50   ; 4.934 ; 5.357 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFG     ; CLOCK_50   ; 4.924 ; 5.420 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFR     ; CLOCK_50   ; 4.194 ; 4.500 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP1       ; CLOCK_50   ; 2.044 ; 2.378 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP2       ; CLOCK_50   ; 3.061 ; 3.514 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP3       ; CLOCK_50   ; 3.812 ; 4.301 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP4       ; CLOCK_50   ; 3.298 ; 3.795 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP5       ; CLOCK_50   ; 4.932 ; 5.567 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VSYNC     ; CLOCK_50   ; 1.443 ; 1.508 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP0       ; CLOCK_50   ; 5.915 ; 6.495 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; FP1       ; CLOCK_50   ; -2.198 ; -2.481 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC     ; CLOCK_50   ; -1.395 ; -1.471 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; BRIGHT    ; CLOCK_50   ; -2.146 ; -2.669 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFB     ; CLOCK_50   ; -1.996 ; -2.325 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFG     ; CLOCK_50   ; -2.138 ; -2.517 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFR     ; CLOCK_50   ; -1.596 ; -1.869 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP1       ; CLOCK_50   ; -0.749 ; -1.050 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP2       ; CLOCK_50   ; -2.243 ; -2.711 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP3       ; CLOCK_50   ; -2.551 ; -3.030 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP4       ; CLOCK_50   ; -2.051 ; -2.502 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP5       ; CLOCK_50   ; -2.123 ; -2.632 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VSYNC     ; CLOCK_50   ; -0.122 ; -0.191 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP0       ; CLOCK_50   ; -4.068 ; -4.598 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; VGAB0     ; CLOCK_50   ; 7.947 ; 8.938 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAB1     ; CLOCK_50   ; 5.686 ; 5.802 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAB2     ; CLOCK_50   ; 5.803 ; 5.929 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAG0     ; CLOCK_50   ; 5.607 ; 5.795 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAG1     ; CLOCK_50   ; 5.966 ; 6.081 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAG2     ; CLOCK_50   ; 6.248 ; 6.543 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAHS     ; CLOCK_50   ; 5.144 ; 5.280 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAR0     ; CLOCK_50   ; 6.233 ; 6.451 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAR1     ; CLOCK_50   ; 6.053 ; 6.249 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAR2     ; CLOCK_50   ; 5.908 ; 6.112 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAVS     ; CLOCK_50   ; 4.749 ; 4.844 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; VGAB0     ; CLOCK_50   ; 7.317 ; 8.274 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAB1     ; CLOCK_50   ; 4.734 ; 4.858 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAB2     ; CLOCK_50   ; 4.569 ; 4.688 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAG0     ; CLOCK_50   ; 4.978 ; 5.134 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAG1     ; CLOCK_50   ; 4.981 ; 5.088 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAG2     ; CLOCK_50   ; 5.401 ; 5.621 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAHS     ; CLOCK_50   ; 4.594 ; 4.727 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAR0     ; CLOCK_50   ; 5.402 ; 5.572 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAR1     ; CLOCK_50   ; 5.231 ; 5.375 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAR2     ; CLOCK_50   ; 5.090 ; 5.241 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAVS     ; CLOCK_50   ; 4.214 ; 4.308 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 83.24 MHz  ; 83.24 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 133.85 MHz ; 133.85 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 307.69 MHz ; 307.69 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.113  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.256  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 13.076 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.296 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.312 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.312 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.537 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.882 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.928  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.106  ; 0.000         ;
; CLOCK_50                                             ; 9.817  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 12.292 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                 ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.113 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.505      ;
; 1.113 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.505      ;
; 1.113 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.505      ;
; 1.113 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.505      ;
; 1.113 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.505      ;
; 1.113 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.505      ;
; 1.113 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.505      ;
; 1.113 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.505      ;
; 1.113 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.505      ;
; 1.113 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.505      ;
; 1.113 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.505      ;
; 1.181 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.437      ;
; 1.181 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.437      ;
; 1.181 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.437      ;
; 1.181 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.437      ;
; 1.181 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.437      ;
; 1.181 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.437      ;
; 1.181 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.437      ;
; 1.181 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.437      ;
; 1.181 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.437      ;
; 1.181 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.437      ;
; 1.181 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.437      ;
; 1.204 ; input_detect:input_detect|\horizontal:hpeak[3]   ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.414      ;
; 1.204 ; input_detect:input_detect|\horizontal:hpeak[3]   ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.414      ;
; 1.204 ; input_detect:input_detect|\horizontal:hpeak[3]   ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.414      ;
; 1.204 ; input_detect:input_detect|\horizontal:hpeak[3]   ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.414      ;
; 1.204 ; input_detect:input_detect|\horizontal:hpeak[3]   ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.414      ;
; 1.204 ; input_detect:input_detect|\horizontal:hpeak[3]   ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.414      ;
; 1.204 ; input_detect:input_detect|\horizontal:hpeak[3]   ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.414      ;
; 1.204 ; input_detect:input_detect|\horizontal:hpeak[3]   ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.414      ;
; 1.204 ; input_detect:input_detect|\horizontal:hpeak[3]   ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.414      ;
; 1.204 ; input_detect:input_detect|\horizontal:hpeak[3]   ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.414      ;
; 1.204 ; input_detect:input_detect|\horizontal:hpeak[3]   ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.414      ;
; 1.220 ; input_detect:input_detect|\horizontal:hcount[17] ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.065     ; 3.073      ;
; 1.220 ; input_detect:input_detect|\horizontal:hcount[17] ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.065     ; 3.073      ;
; 1.220 ; input_detect:input_detect|\horizontal:hcount[17] ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.065     ; 3.073      ;
; 1.220 ; input_detect:input_detect|\horizontal:hcount[17] ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.065     ; 3.073      ;
; 1.220 ; input_detect:input_detect|\horizontal:hcount[17] ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.065     ; 3.073      ;
; 1.220 ; input_detect:input_detect|\horizontal:hcount[17] ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.065     ; 3.073      ;
; 1.220 ; input_detect:input_detect|\horizontal:hcount[17] ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.065     ; 3.073      ;
; 1.220 ; input_detect:input_detect|\horizontal:hcount[17] ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.065     ; 3.073      ;
; 1.220 ; input_detect:input_detect|\horizontal:hcount[17] ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.065     ; 3.073      ;
; 1.220 ; input_detect:input_detect|\horizontal:hcount[17] ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.065     ; 3.073      ;
; 1.220 ; input_detect:input_detect|\horizontal:hcount[17] ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.065     ; 3.073      ;
; 1.282 ; input_detect:input_detect|\horizontal:hpeak[2]   ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.336      ;
; 1.282 ; input_detect:input_detect|\horizontal:hpeak[2]   ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.336      ;
; 1.282 ; input_detect:input_detect|\horizontal:hpeak[2]   ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.336      ;
; 1.282 ; input_detect:input_detect|\horizontal:hpeak[2]   ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.336      ;
; 1.282 ; input_detect:input_detect|\horizontal:hpeak[2]   ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.336      ;
; 1.282 ; input_detect:input_detect|\horizontal:hpeak[2]   ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.336      ;
; 1.282 ; input_detect:input_detect|\horizontal:hpeak[2]   ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.336      ;
; 1.282 ; input_detect:input_detect|\horizontal:hpeak[2]   ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.336      ;
; 1.282 ; input_detect:input_detect|\horizontal:hpeak[2]   ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.336      ;
; 1.282 ; input_detect:input_detect|\horizontal:hpeak[2]   ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.336      ;
; 1.282 ; input_detect:input_detect|\horizontal:hpeak[2]   ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.336      ;
; 1.359 ; input_detect:input_detect|\horizontal:hcount[16] ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.065     ; 2.934      ;
; 1.359 ; input_detect:input_detect|\horizontal:hcount[16] ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.065     ; 2.934      ;
; 1.359 ; input_detect:input_detect|\horizontal:hcount[16] ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.065     ; 2.934      ;
; 1.359 ; input_detect:input_detect|\horizontal:hcount[16] ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.065     ; 2.934      ;
; 1.359 ; input_detect:input_detect|\horizontal:hcount[16] ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.065     ; 2.934      ;
; 1.359 ; input_detect:input_detect|\horizontal:hcount[16] ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.065     ; 2.934      ;
; 1.359 ; input_detect:input_detect|\horizontal:hcount[16] ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.065     ; 2.934      ;
; 1.359 ; input_detect:input_detect|\horizontal:hcount[16] ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.065     ; 2.934      ;
; 1.359 ; input_detect:input_detect|\horizontal:hcount[16] ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.065     ; 2.934      ;
; 1.359 ; input_detect:input_detect|\horizontal:hcount[16] ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.065     ; 2.934      ;
; 1.359 ; input_detect:input_detect|\horizontal:hcount[16] ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.065     ; 2.934      ;
; 1.498 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.257      ; 3.117      ;
; 1.498 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.257      ; 3.117      ;
; 1.498 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.257      ; 3.117      ;
; 1.498 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.257      ; 3.117      ;
; 1.498 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.257      ; 3.117      ;
; 1.498 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.257      ; 3.117      ;
; 1.498 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.257      ; 3.117      ;
; 1.498 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.257      ; 3.117      ;
; 1.498 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.257      ; 3.117      ;
; 1.498 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.257      ; 3.117      ;
; 1.498 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.257      ; 3.117      ;
; 1.503 ; input_detect:input_detect|\horizontal:hcount[15] ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.065     ; 2.790      ;
; 1.503 ; input_detect:input_detect|\horizontal:hcount[15] ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.065     ; 2.790      ;
; 1.503 ; input_detect:input_detect|\horizontal:hcount[15] ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.065     ; 2.790      ;
; 1.503 ; input_detect:input_detect|\horizontal:hcount[15] ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.065     ; 2.790      ;
; 1.503 ; input_detect:input_detect|\horizontal:hcount[15] ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.065     ; 2.790      ;
; 1.503 ; input_detect:input_detect|\horizontal:hcount[15] ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.065     ; 2.790      ;
; 1.503 ; input_detect:input_detect|\horizontal:hcount[15] ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.065     ; 2.790      ;
; 1.503 ; input_detect:input_detect|\horizontal:hcount[15] ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.065     ; 2.790      ;
; 1.503 ; input_detect:input_detect|\horizontal:hcount[15] ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.065     ; 2.790      ;
; 1.503 ; input_detect:input_detect|\horizontal:hcount[15] ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.065     ; 2.790      ;
; 1.503 ; input_detect:input_detect|\horizontal:hcount[15] ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.065     ; 2.790      ;
; 1.548 ; input_detect:input_detect|\horizontal:hpeak[4]   ; input_detect:input_detect|\horizontal:hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.070      ;
; 1.548 ; input_detect:input_detect|\horizontal:hpeak[4]   ; input_detect:input_detect|\horizontal:hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.070      ;
; 1.548 ; input_detect:input_detect|\horizontal:hpeak[4]   ; input_detect:input_detect|\horizontal:hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.070      ;
; 1.548 ; input_detect:input_detect|\horizontal:hpeak[4]   ; input_detect:input_detect|\horizontal:hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.070      ;
; 1.548 ; input_detect:input_detect|\horizontal:hpeak[4]   ; input_detect:input_detect|\horizontal:hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.070      ;
; 1.548 ; input_detect:input_detect|\horizontal:hpeak[4]   ; input_detect:input_detect|\horizontal:hcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.070      ;
; 1.548 ; input_detect:input_detect|\horizontal:hpeak[4]   ; input_detect:input_detect|\horizontal:hcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.070      ;
; 1.548 ; input_detect:input_detect|\horizontal:hpeak[4]   ; input_detect:input_detect|\horizontal:hcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.070      ;
; 1.548 ; input_detect:input_detect|\horizontal:hpeak[4]   ; input_detect:input_detect|\horizontal:hcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.070      ;
; 1.548 ; input_detect:input_detect|\horizontal:hpeak[4]   ; input_detect:input_detect|\horizontal:hcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.070      ;
; 1.548 ; input_detect:input_detect|\horizontal:hpeak[4]   ; input_detect:input_detect|\horizontal:hcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.260      ; 3.070      ;
; 1.566 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.257      ; 3.049      ;
+-------+--------------------------------------------------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                          ;
+-------+-----------------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.256 ; adc:inst2|pixel_adc[4]            ; genlock:inst4|pixel_d[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.056     ; 7.410      ;
; 1.280 ; adc:inst2|pixel_adc[3]            ; genlock:inst4|pixel_d[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.056     ; 7.386      ;
; 1.386 ; adc:inst2|pixel_adc[5]            ; genlock:inst4|pixel_d[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.056     ; 7.280      ;
; 1.415 ; adc:inst2|pixel_adc[4]            ; genlock:inst4|pixel_d[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.054     ; 7.253      ;
; 1.439 ; adc:inst2|pixel_adc[3]            ; genlock:inst4|pixel_d[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.054     ; 7.229      ;
; 1.545 ; adc:inst2|pixel_adc[5]            ; genlock:inst4|pixel_d[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.054     ; 7.123      ;
; 1.610 ; genlock:inst4|aqua[8]             ; genlock:inst4|pixel_d[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.056     ; 7.056      ;
; 1.701 ; genlock:inst4|\process_d:pixel[2] ; genlock:inst4|pixel_d[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.054     ; 6.967      ;
; 1.769 ; genlock:inst4|aqua[8]             ; genlock:inst4|pixel_d[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.054     ; 6.899      ;
; 1.775 ; adc:inst2|pixel_adc[4]            ; genlock:inst4|pixel_d[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.053     ; 6.894      ;
; 1.799 ; genlock:inst4|hcount[3]           ; genlock:inst4|pixel_d[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.058     ; 6.865      ;
; 1.799 ; adc:inst2|pixel_adc[3]            ; genlock:inst4|pixel_d[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.053     ; 6.870      ;
; 1.822 ; genlock:inst4|aqua[0]             ; genlock:inst4|pixel_d[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.056     ; 6.844      ;
; 1.847 ; genlock:inst4|\process_d:pixel[0] ; genlock:inst4|pixel_d[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.054     ; 6.821      ;
; 1.854 ; genlock:inst4|aqua[3]             ; genlock:inst4|pixel_d[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.054     ; 6.814      ;
; 1.860 ; genlock:inst4|\process_d:pixel[2] ; genlock:inst4|pixel_d[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.052     ; 6.810      ;
; 1.867 ; genlock:inst4|\process_d:pixel[1] ; genlock:inst4|pixel_d[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.057     ; 6.798      ;
; 1.895 ; adc:inst2|pixel_adc[4]            ; genlock:inst4|pixel_d[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.056     ; 6.771      ;
; 1.905 ; adc:inst2|pixel_adc[5]            ; genlock:inst4|pixel_d[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.053     ; 6.764      ;
; 1.906 ; adc:inst2|pixel_adc[4]            ; genlock:inst4|pixel_d[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.053     ; 6.763      ;
; 1.919 ; adc:inst2|pixel_adc[3]            ; genlock:inst4|pixel_d[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.056     ; 6.747      ;
; 1.930 ; adc:inst2|pixel_adc[3]            ; genlock:inst4|pixel_d[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.053     ; 6.739      ;
; 1.935 ; adc:inst2|pixel_adc[4]            ; genlock:inst4|pixel_d[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.053     ; 6.734      ;
; 1.958 ; genlock:inst4|hcount[3]           ; genlock:inst4|pixel_d[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.056     ; 6.708      ;
; 1.959 ; adc:inst2|pixel_adc[3]            ; genlock:inst4|pixel_d[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.053     ; 6.710      ;
; 1.969 ; adc:inst2|pixel_adc[4]            ; genlock:inst4|pixel_d[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.054     ; 6.699      ;
; 1.974 ; adc:inst2|pixel_adc[4]            ; genlock:inst4|pixel_d[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.054     ; 6.694      ;
; 1.981 ; genlock:inst4|aqua[0]             ; genlock:inst4|pixel_d[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.054     ; 6.687      ;
; 1.993 ; adc:inst2|pixel_adc[3]            ; genlock:inst4|pixel_d[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.054     ; 6.675      ;
; 1.996 ; genlock:inst4|aqua[5]             ; genlock:inst4|pixel_d[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.058     ; 6.668      ;
; 1.998 ; adc:inst2|pixel_adc[3]            ; genlock:inst4|pixel_d[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.054     ; 6.670      ;
; 2.006 ; genlock:inst4|\process_d:pixel[0] ; genlock:inst4|pixel_d[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.052     ; 6.664      ;
; 2.013 ; genlock:inst4|aqua[3]             ; genlock:inst4|pixel_d[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.052     ; 6.657      ;
; 2.025 ; adc:inst2|pixel_adc[5]            ; genlock:inst4|pixel_d[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.056     ; 6.641      ;
; 2.026 ; genlock:inst4|\process_d:pixel[1] ; genlock:inst4|pixel_d[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.055     ; 6.641      ;
; 2.036 ; adc:inst2|pixel_adc[5]            ; genlock:inst4|pixel_d[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.053     ; 6.633      ;
; 2.042 ; adc:inst2|pixel_adc[4]            ; genlock:inst4|pixel_d[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.052     ; 6.628      ;
; 2.065 ; adc:inst2|pixel_adc[5]            ; genlock:inst4|pixel_d[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.053     ; 6.604      ;
; 2.066 ; adc:inst2|pixel_adc[3]            ; genlock:inst4|pixel_d[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.052     ; 6.604      ;
; 2.083 ; genlock:inst4|hcount[4]           ; genlock:inst4|pixel_d[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.058     ; 6.581      ;
; 2.099 ; adc:inst2|pixel_adc[5]            ; genlock:inst4|pixel_d[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.054     ; 6.569      ;
; 2.104 ; adc:inst2|pixel_adc[5]            ; genlock:inst4|pixel_d[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.054     ; 6.564      ;
; 2.129 ; genlock:inst4|aqua[8]             ; genlock:inst4|pixel_d[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.053     ; 6.540      ;
; 2.149 ; genlock:inst4|aqua[2]             ; genlock:inst4|pixel_d[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.057     ; 6.516      ;
; 2.155 ; genlock:inst4|aqua[5]             ; genlock:inst4|pixel_d[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.056     ; 6.511      ;
; 2.172 ; adc:inst2|pixel_adc[5]            ; genlock:inst4|pixel_d[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.052     ; 6.498      ;
; 2.220 ; genlock:inst4|\process_d:pixel[2] ; genlock:inst4|pixel_d[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.051     ; 6.451      ;
; 2.222 ; genlock:inst4|aqua[7]             ; genlock:inst4|pixel_d[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.055     ; 6.445      ;
; 2.242 ; genlock:inst4|hcount[4]           ; genlock:inst4|pixel_d[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.056     ; 6.424      ;
; 2.249 ; genlock:inst4|aqua[8]             ; genlock:inst4|pixel_d[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.056     ; 6.417      ;
; 2.260 ; genlock:inst4|aqua[8]             ; genlock:inst4|pixel_d[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.053     ; 6.409      ;
; 2.286 ; genlock:inst4|aqua[8]             ; genlock:inst4|pixel_d[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.053     ; 6.383      ;
; 2.291 ; genlock:inst4|\process_d:pixel[2] ; genlock:inst4|pixel_d[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.051     ; 6.380      ;
; 2.308 ; genlock:inst4|aqua[2]             ; genlock:inst4|pixel_d[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.055     ; 6.359      ;
; 2.318 ; genlock:inst4|hcount[3]           ; genlock:inst4|pixel_d[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.055     ; 6.349      ;
; 2.323 ; genlock:inst4|\process_d:pixel[0] ; genlock:inst4|pixel_d[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.051     ; 6.348      ;
; 2.323 ; genlock:inst4|aqua[8]             ; genlock:inst4|pixel_d[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.054     ; 6.345      ;
; 2.328 ; genlock:inst4|aqua[8]             ; genlock:inst4|pixel_d[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.054     ; 6.340      ;
; 2.340 ; genlock:inst4|\process_d:pixel[2] ; genlock:inst4|pixel_d[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.054     ; 6.328      ;
; 2.341 ; genlock:inst4|aqua[0]             ; genlock:inst4|pixel_d[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.053     ; 6.328      ;
; 2.366 ; genlock:inst4|\process_d:pixel[0] ; genlock:inst4|pixel_d[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.051     ; 6.305      ;
; 2.373 ; genlock:inst4|aqua[3]             ; genlock:inst4|pixel_d[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.051     ; 6.298      ;
; 2.377 ; genlock:inst4|\process_d:pixel[2] ; genlock:inst4|pixel_d[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.051     ; 6.294      ;
; 2.381 ; genlock:inst4|aqua[7]             ; genlock:inst4|pixel_d[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.053     ; 6.288      ;
; 2.386 ; genlock:inst4|\process_d:pixel[1] ; genlock:inst4|pixel_d[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.054     ; 6.282      ;
; 2.390 ; genlock:inst4|aqua[3]             ; genlock:inst4|pixel_d[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.051     ; 6.281      ;
; 2.396 ; genlock:inst4|aqua[8]             ; genlock:inst4|pixel_d[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.052     ; 6.274      ;
; 2.399 ; genlock:inst4|aqua[0]             ; genlock:inst4|pixel_d[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.053     ; 6.270      ;
; 2.414 ; genlock:inst4|\process_d:pixel[2] ; genlock:inst4|pixel_d[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.052     ; 6.256      ;
; 2.419 ; genlock:inst4|\process_d:pixel[2] ; genlock:inst4|pixel_d[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.052     ; 6.251      ;
; 2.438 ; genlock:inst4|hcount[3]           ; genlock:inst4|pixel_d[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.058     ; 6.226      ;
; 2.449 ; genlock:inst4|hcount[3]           ; genlock:inst4|pixel_d[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.055     ; 6.218      ;
; 2.461 ; genlock:inst4|aqua[0]             ; genlock:inst4|pixel_d[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.056     ; 6.205      ;
; 2.478 ; genlock:inst4|hcount[3]           ; genlock:inst4|pixel_d[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.055     ; 6.189      ;
; 2.486 ; genlock:inst4|\process_d:pixel[0] ; genlock:inst4|pixel_d[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.054     ; 6.182      ;
; 2.487 ; genlock:inst4|\process_d:pixel[2] ; genlock:inst4|pixel_d[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.050     ; 6.185      ;
; 2.493 ; genlock:inst4|aqua[3]             ; genlock:inst4|pixel_d[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.054     ; 6.175      ;
; 2.498 ; genlock:inst4|aqua[0]             ; genlock:inst4|pixel_d[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.053     ; 6.171      ;
; 2.506 ; genlock:inst4|\process_d:pixel[1] ; genlock:inst4|pixel_d[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.057     ; 6.159      ;
; 2.512 ; genlock:inst4|hcount[3]           ; genlock:inst4|pixel_d[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.056     ; 6.154      ;
; 2.515 ; genlock:inst4|aqua[5]             ; genlock:inst4|pixel_d[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.055     ; 6.152      ;
; 2.517 ; genlock:inst4|hcount[3]           ; genlock:inst4|pixel_d[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.056     ; 6.149      ;
; 2.517 ; genlock:inst4|\process_d:pixel[1] ; genlock:inst4|pixel_d[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.054     ; 6.151      ;
; 2.526 ; genlock:inst4|\process_d:pixel[0] ; genlock:inst4|pixel_d[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.051     ; 6.145      ;
; 2.533 ; genlock:inst4|aqua[3]             ; genlock:inst4|pixel_d[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.051     ; 6.138      ;
; 2.535 ; genlock:inst4|aqua[0]             ; genlock:inst4|pixel_d[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.054     ; 6.133      ;
; 2.540 ; genlock:inst4|aqua[0]             ; genlock:inst4|pixel_d[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.054     ; 6.128      ;
; 2.546 ; genlock:inst4|aqua[2]             ; genlock:inst4|pixel_d[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.054     ; 6.122      ;
; 2.546 ; genlock:inst4|\process_d:pixel[1] ; genlock:inst4|pixel_d[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.054     ; 6.122      ;
; 2.560 ; genlock:inst4|\process_d:pixel[0] ; genlock:inst4|pixel_d[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.052     ; 6.110      ;
; 2.565 ; genlock:inst4|\process_d:pixel[0] ; genlock:inst4|pixel_d[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.052     ; 6.105      ;
; 2.567 ; genlock:inst4|aqua[3]             ; genlock:inst4|pixel_d[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.052     ; 6.103      ;
; 2.572 ; genlock:inst4|aqua[3]             ; genlock:inst4|pixel_d[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.052     ; 6.098      ;
; 2.580 ; genlock:inst4|\process_d:pixel[1] ; genlock:inst4|pixel_d[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.055     ; 6.087      ;
; 2.585 ; genlock:inst4|hcount[3]           ; genlock:inst4|pixel_d[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.054     ; 6.083      ;
; 2.585 ; genlock:inst4|\process_d:pixel[1] ; genlock:inst4|pixel_d[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.055     ; 6.082      ;
; 2.602 ; genlock:inst4|hcount[4]           ; genlock:inst4|pixel_d[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.055     ; 6.065      ;
; 2.608 ; genlock:inst4|aqua[0]             ; genlock:inst4|pixel_d[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.052     ; 6.062      ;
; 2.633 ; genlock:inst4|\process_d:pixel[0] ; genlock:inst4|pixel_d[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.050     ; 6.039      ;
; 2.635 ; genlock:inst4|aqua[5]             ; genlock:inst4|pixel_d[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.058     ; 6.029      ;
+-------+-----------------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                  ;
+--------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 13.076 ; vgaout:inst|pixel[2]     ; VGAB0                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -3.050     ; 6.944      ;
; 13.135 ; vgaout:inst|barcolor[2]  ; VGAB0                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -3.050     ; 6.885      ;
; 14.959 ; vgaout:inst|barcolor[7]  ; VGAG2                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -3.048     ; 5.063      ;
; 15.074 ; vgaout:inst|pixel[8]     ; VGAR0                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -3.048     ; 4.948      ;
; 15.229 ; vgaout:inst|pixel[9]     ; VGAR1                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -3.048     ; 4.793      ;
; 15.251 ; vgaout:inst|pixel[7]     ; VGAG2                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -3.050     ; 4.769      ;
; 15.338 ; vgaout:inst|barcolor[8]  ; VGAR0                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -3.048     ; 4.684      ;
; 15.349 ; vgaout:inst|pixel[10]    ; VGAR2                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -3.046     ; 4.675      ;
; 15.363 ; vgaout:inst|pixel[6]     ; VGAG1                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -3.050     ; 4.657      ;
; 15.494 ; vgaout:inst|pixel[4]     ; VGAB2                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -3.050     ; 4.526      ;
; 15.494 ; vgaout:inst|barcolor[9]  ; VGAR1                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -3.048     ; 4.528      ;
; 15.602 ; vgaout:inst|barcolor[3]  ; VGAB1                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -3.048     ; 4.420      ;
; 15.608 ; vgaout:inst|pixel[5]     ; VGAG0                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -3.050     ; 4.412      ;
; 15.617 ; vgaout:inst|barcolor[10] ; VGAR2                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -3.046     ; 4.407      ;
; 15.663 ; vgaout:inst|barcolor[5]  ; VGAG0                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -3.050     ; 4.357      ;
; 15.742 ; vgaout:inst|barcolor[6]  ; VGAG1                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -3.050     ; 4.278      ;
; 15.903 ; vgaout:inst|pixel[3]     ; VGAB1                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -3.050     ; 4.117      ;
; 15.970 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.056     ; 9.059      ;
; 16.083 ; vgaout:inst|barcolor[1]  ; VGAHS                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -3.044     ; 3.943      ;
; 16.108 ; vgaout:inst|barcolor[4]  ; VGAB2                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -3.048     ; 3.914      ;
; 16.176 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.056     ; 8.853      ;
; 16.220 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.056     ; 8.809      ;
; 16.272 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.060     ; 8.753      ;
; 16.335 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.056     ; 8.694      ;
; 16.348 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.056     ; 8.681      ;
; 16.369 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.056     ; 8.660      ;
; 16.385 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.057     ; 8.643      ;
; 16.401 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.057     ; 8.627      ;
; 16.402 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.056     ; 8.627      ;
; 16.451 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.057     ; 8.577      ;
; 16.455 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.058     ; 8.572      ;
; 16.457 ; vgaout:inst|pixel[0]     ; VGAVS                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -3.052     ; 3.561      ;
; 16.478 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.060     ; 8.547      ;
; 16.487 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.058     ; 8.540      ;
; 16.490 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.056     ; 8.539      ;
; 16.522 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.060     ; 8.503      ;
; 16.534 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.056     ; 8.495      ;
; 16.541 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.056     ; 8.488      ;
; 16.550 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.056     ; 8.479      ;
; 16.575 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.056     ; 8.454      ;
; 16.585 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.056     ; 8.444      ;
; 16.591 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.057     ; 8.437      ;
; 16.607 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.057     ; 8.421      ;
; 16.619 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.056     ; 8.410      ;
; 16.635 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.057     ; 8.393      ;
; 16.650 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.060     ; 8.375      ;
; 16.651 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.057     ; 8.377      ;
; 16.657 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.057     ; 8.371      ;
; 16.657 ; vgaout:inst|hcount[6]    ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.056     ; 8.372      ;
; 16.661 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.058     ; 8.366      ;
; 16.684 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.056     ; 8.345      ;
; 16.693 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.058     ; 8.334      ;
; 16.701 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.057     ; 8.327      ;
; 16.704 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.060     ; 8.321      ;
; 16.705 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.058     ; 8.322      ;
; 16.713 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.056     ; 8.316      ;
; 16.737 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.058     ; 8.290      ;
; 16.747 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.056     ; 8.282      ;
; 16.763 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.057     ; 8.265      ;
; 16.767 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.056     ; 8.262      ;
; 16.779 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.057     ; 8.249      ;
; 16.780 ; vgaout:inst|hcount[7]    ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.056     ; 8.249      ;
; 16.786 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.056     ; 8.243      ;
; 16.792 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.060     ; 8.233      ;
; 16.801 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.056     ; 8.228      ;
; 16.817 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.057     ; 8.211      ;
; 16.829 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.057     ; 8.199      ;
; 16.833 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.057     ; 8.195      ;
; 16.833 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.058     ; 8.194      ;
; 16.836 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.060     ; 8.189      ;
; 16.852 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.060     ; 8.173      ;
; 16.855 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.056     ; 8.174      ;
; 16.865 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.058     ; 8.162      ;
; 16.872 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.056     ; 8.157      ;
; 16.883 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.057     ; 8.145      ;
; 16.887 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.058     ; 8.140      ;
; 16.889 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.056     ; 8.140      ;
; 16.898 ; vgaout:inst|vcount[4]    ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.048     ; 8.139      ;
; 16.899 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.056     ; 8.130      ;
; 16.905 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.057     ; 8.123      ;
; 16.915 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.056     ; 8.114      ;
; 16.919 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.058     ; 8.108      ;
; 16.921 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.057     ; 8.107      ;
; 16.933 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.056     ; 8.096      ;
; 16.949 ; vgaout:inst|hcount[5]    ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.056     ; 8.080      ;
; 16.949 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.056     ; 8.080      ;
; 16.949 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.057     ; 8.079      ;
; 16.959 ; vgaout:inst|hcount[6]    ; vgaout:inst|barcolor[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.060     ; 8.066      ;
; 16.965 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.057     ; 8.063      ;
; 16.965 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.057     ; 8.063      ;
; 16.971 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.057     ; 8.057      ;
; 16.975 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.058     ; 8.052      ;
; 16.981 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.057     ; 8.047      ;
; 16.986 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.060     ; 8.039      ;
; 17.007 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.058     ; 8.020      ;
; 17.015 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.057     ; 8.013      ;
; 17.019 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.058     ; 8.008      ;
; 17.022 ; vgaout:inst|hcount[6]    ; vgaout:inst|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.056     ; 8.007      ;
; 17.031 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.057     ; 7.997      ;
; 17.035 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.058     ; 7.992      ;
+--------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.296 ; sdram:inst1|pixelOut[8]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.341      ; 0.806      ;
; 0.300 ; sdram:inst1|pixelOut[7]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.341      ; 0.810      ;
; 0.301 ; sdram:inst1|pixelOut[3]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.341      ; 0.811      ;
; 0.302 ; sdram:inst1|colLoadNr[8]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.339      ; 0.810      ;
; 0.303 ; genlock:inst4|col_number[0]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.336      ; 0.808      ;
; 0.304 ; genlock:inst4|col_number[8]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.336      ; 0.809      ;
; 0.304 ; sdram:inst1|pixelOut[5]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.341      ; 0.814      ;
; 0.304 ; sdram:inst1|colLoadNr[3]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.339      ; 0.812      ;
; 0.305 ; sdram:inst1|pixelOut[2]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.341      ; 0.815      ;
; 0.307 ; genlock:inst4|col_number[3]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.336      ; 0.812      ;
; 0.307 ; genlock:inst4|col_number[6]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.336      ; 0.812      ;
; 0.309 ; genlock:inst4|col_number[3]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.335      ; 0.813      ;
; 0.309 ; sdram:inst1|pixelOut[1]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.341      ; 0.819      ;
; 0.310 ; genlock:inst4|col_number[4]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.335      ; 0.814      ;
; 0.310 ; sdram:inst1|colLoadNr[1]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.339      ; 0.818      ;
; 0.311 ; sdram:inst1|pixelOut[6]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.341      ; 0.821      ;
; 0.312 ; sdram:inst1|SdrLdq                         ; sdram:inst1|SdrLdq                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; genlock:inst4|top_border[1]                ; genlock:inst4|top_border[1]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; genlock:inst4|artifact_mode                ; genlock:inst4|artifact_mode                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc:inst2|\channel_blue0:blue_adc[6]       ; adc:inst2|\channel_blue0:blue_adc[6]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc:inst2|\channel_blue0:blue_adc[4]       ; adc:inst2|\channel_blue0:blue_adc[4]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc:inst2|\channel_blue0:blue_adc[5]       ; adc:inst2|\channel_blue0:blue_adc[5]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc:inst2|\channel_blue0:blue_adc[1]       ; adc:inst2|\channel_blue0:blue_adc[1]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc:inst2|\channel_blue0:blue_adc[2]       ; adc:inst2|\channel_blue0:blue_adc[2]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc:inst2|\channel_blue0:blue_adc[3]       ; adc:inst2|\channel_blue0:blue_adc[3]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc:inst2|\channel_blue0:blue_adc[0]       ; adc:inst2|\channel_blue0:blue_adc[0]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc:inst2|\channel_red0:red_adc[6]         ; adc:inst2|\channel_red0:red_adc[6]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc:inst2|\channel_red0:red_adc[4]         ; adc:inst2|\channel_red0:red_adc[4]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc:inst2|\channel_red0:red_adc[5]         ; adc:inst2|\channel_red0:red_adc[5]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc:inst2|\channel_red0:red_adc[3]         ; adc:inst2|\channel_red0:red_adc[3]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc:inst2|\channel_red0:red_adc[2]         ; adc:inst2|\channel_red0:red_adc[2]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc:inst2|\channel_red0:red_adc[0]         ; adc:inst2|\channel_red0:red_adc[0]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc:inst2|\channel_red0:red_adc[1]         ; adc:inst2|\channel_red0:red_adc[1]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc:inst2|\channel_green0:green_adc[1]     ; adc:inst2|\channel_green0:green_adc[1]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc:inst2|\channel_green0:green_adc[4]     ; adc:inst2|\channel_green0:green_adc[4]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc:inst2|\channel_green0:green_adc[5]     ; adc:inst2|\channel_green0:green_adc[5]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc:inst2|\channel_green0:green_adc[0]     ; adc:inst2|\channel_green0:green_adc[0]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc:inst2|\channel_green0:green_adc[6]     ; adc:inst2|\channel_green0:green_adc[6]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc:inst2|\channel_green0:green_adc[3]     ; adc:inst2|\channel_green0:green_adc[3]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc:inst2|\channel_green0:green_adc[2]     ; adc:inst2|\channel_green0:green_adc[2]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; counter:inst3|\count:bitcount[2]           ; counter:inst3|\count:bitcount[2]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; counter:inst3|\count:bitcount[1]           ; counter:inst3|\count:bitcount[1]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; sdram:inst1|SdrBa1                         ; sdram:inst1|SdrBa1                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram:inst1|SdrRoutine.SdrRoutine_Idle     ; sdram:inst1|SdrRoutine.SdrRoutine_Idle                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram:inst1|SdrRoutine.SdrRoutine_Init     ; sdram:inst1|SdrRoutine.SdrRoutine_Init                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram:inst1|SdrRoutine.SdrRoutine_LoadRow  ; sdram:inst1|SdrRoutine.SdrRoutine_LoadRow                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram:inst1|SdrRoutine.SdrRoutine_StoreRow ; sdram:inst1|SdrRoutine.SdrRoutine_StoreRow                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram:inst1|SdrRoutine.SdrRoutine_Null     ; sdram:inst1|SdrRoutine.SdrRoutine_Null                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vgaout:inst|load_req                       ; vgaout:inst|load_req                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.314 ; sdram:inst1|pixelOut[4]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.341      ; 0.824      ;
; 0.314 ; sdram:inst1|colLoadNr[5]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.339      ; 0.822      ;
; 0.320 ; genlock:inst4|column[0]                    ; genlock:inst4|column[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; sdram:inst1|SdrAddress[0]                  ; sdram:inst1|SdrAddress[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; counter:inst3|\count:bitcount[0]           ; counter:inst3|\count:bitcount[0]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; genlock:inst4|hcount[0]                    ; genlock:inst4|hcount[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.519      ;
; 0.321 ; genlock:inst4|vcount[0]                    ; genlock:inst4|vcount[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.519      ;
; 0.321 ; sdram:inst1|pixelOut[0]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.341      ; 0.831      ;
; 0.327 ; sdram:inst1|colLoadNr[4]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.339      ; 0.835      ;
; 0.328 ; sdram:inst1|colLoadNr[2]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.339      ; 0.836      ;
; 0.330 ; sdram:inst1|colLoadNr[0]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.339      ; 0.838      ;
; 0.331 ; genlock:inst4|col_number[4]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.336      ; 0.836      ;
; 0.332 ; genlock:inst4|col_number[8]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.335      ; 0.836      ;
; 0.334 ; sdram:inst1|colLoadNr[7]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.339      ; 0.842      ;
; 0.336 ; genlock:inst4|col_number[6]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.335      ; 0.840      ;
; 0.341 ; sdram:inst1|curRow[9]                      ; sdram:inst1|SdrAddress[18]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.539      ;
; 0.348 ; sdram:inst1|colStoreNr[9]                  ; sdram:inst1|colStoreNr[9]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.547      ;
; 0.349 ; sdram:inst1|colLoadNr[9]                   ; sdram:inst1|colLoadNr[9]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.547      ;
; 0.354 ; genlock:inst4|column[11]                   ; genlock:inst4|column[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.553      ;
; 0.356 ; genlock:inst4|column[0]                    ; genlock:inst4|col_number[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.555      ;
; 0.356 ; sdram:inst1|colLoadNr[9]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.339      ; 0.864      ;
; 0.358 ; genlock:inst4|vcount[0]                    ; genlock:inst4|row_number[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.556      ;
; 0.363 ; sdram:inst1|colLoadNr[6]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.339      ; 0.871      ;
; 0.371 ; sdram:inst1|colStoreNr[1]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.280      ; 0.820      ;
; 0.372 ; sdram:inst1|colStoreNr[6]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.280      ; 0.821      ;
; 0.376 ; sdram:inst1|colStoreNr[4]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.280      ; 0.825      ;
; 0.396 ; sdram:inst1|colStoreNr[9]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.280      ; 0.845      ;
; 0.397 ; sdram:inst1|colStoreNr[1]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.281      ; 0.847      ;
; 0.398 ; sdram:inst1|colStoreNr[8]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.280      ; 0.847      ;
; 0.405 ; sdram:inst1|colStoreNr[2]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.280      ; 0.854      ;
; 0.432 ; sdram:inst1|curRow[2]                      ; sdram:inst1|SdrAddress[11]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.630      ;
; 0.432 ; sdram:inst1|curRow[0]                      ; sdram:inst1|SdrAddress[9]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.630      ;
; 0.433 ; sdram:inst1|curRow[6]                      ; sdram:inst1|SdrAddress[15]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.631      ;
; 0.437 ; sdram:inst1|curRow[7]                      ; sdram:inst1|SdrAddress[16]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.635      ;
; 0.439 ; sdram:inst1|SdrAddress[22]                 ; sdram:inst1|SdrBa0                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.637      ;
; 0.462 ; genlock:inst4|col_number[2]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.336      ; 0.967      ;
; 0.463 ; genlock:inst4|col_number[2]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.335      ; 0.967      ;
; 0.478 ; sdram:inst1|wren_sdr                       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_we_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.339      ; 0.986      ;
; 0.487 ; genlock:inst4|column[9]                    ; genlock:inst4|col_number[9]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.685      ;
; 0.492 ; sdram:inst1|refreshDelayCounter[11]        ; sdram:inst1|refreshDelayCounter[11]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.690      ;
; 0.492 ; sdram:inst1|refreshDelayCounter[9]         ; sdram:inst1|refreshDelayCounter[9]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.690      ;
; 0.493 ; sdram:inst1|refreshDelayCounter[15]        ; sdram:inst1|refreshDelayCounter[15]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.691      ;
; 0.493 ; sdram:inst1|refreshDelayCounter[7]         ; sdram:inst1|refreshDelayCounter[7]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.691      ;
; 0.494 ; sdram:inst1|refreshDelayCounter[23]        ; sdram:inst1|refreshDelayCounter[23]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.692      ;
; 0.494 ; sdram:inst1|refreshDelayCounter[13]        ; sdram:inst1|refreshDelayCounter[13]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.692      ;
; 0.494 ; counter:inst3|\count:bitcount[0]           ; counter:inst3|q[0]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.693      ;
; 0.495 ; counter:inst3|\count:bitcount[0]           ; counter:inst3|\count:bitcount[2]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.694      ;
; 0.496 ; sdram:inst1|refreshDelayCounter[12]        ; sdram:inst1|refreshDelayCounter[12]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.694      ;
; 0.496 ; sdram:inst1|refreshDelayCounter[3]         ; sdram:inst1|refreshDelayCounter[3]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.694      ;
; 0.496 ; counter:inst3|\count:bitcount[0]           ; counter:inst3|\count:bitcount[1]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.695      ;
; 0.497 ; sdram:inst1|refreshDelayCounter[21]        ; sdram:inst1|refreshDelayCounter[21]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.695      ;
+-------+--------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                            ;
+-------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.312 ; input_detect:input_detect|\horizontal:hpeak[4]        ; input_detect:input_detect|\horizontal:hpeak[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; input_detect:input_detect|\horizontal:horsync         ; input_detect:input_detect|\horizontal:horsync         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; input_detect:input_detect|video_active                ; input_detect:input_detect|video_active                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; input_detect:input_detect|\horizontal:hpeak[0]        ; input_detect:input_detect|\horizontal:hpeak[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.321 ; input_detect:input_detect|\horizontal:hblank_pulse[0] ; input_detect:input_detect|\horizontal:hblank_pulse[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.519      ;
; 0.335 ; input_detect:input_detect|\horizontal:hcount[21]      ; input_detect:input_detect|\horizontal:hcount[21]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.547      ;
; 0.480 ; input_detect:input_detect|\horizontal:hcount[8]       ; input_detect:input_detect|\horizontal:hcount[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.692      ;
; 0.480 ; input_detect:input_detect|\horizontal:hcount[10]      ; input_detect:input_detect|\horizontal:hcount[10]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.692      ;
; 0.481 ; input_detect:input_detect|\horizontal:hcount[1]       ; input_detect:input_detect|\horizontal:hcount[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.693      ;
; 0.481 ; input_detect:input_detect|\horizontal:hcount[11]      ; input_detect:input_detect|\horizontal:hcount[11]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.693      ;
; 0.482 ; input_detect:input_detect|\horizontal:hcount[6]       ; input_detect:input_detect|\horizontal:hcount[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.694      ;
; 0.482 ; input_detect:input_detect|\horizontal:hcount[9]       ; input_detect:input_detect|\horizontal:hcount[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.694      ;
; 0.483 ; input_detect:input_detect|\horizontal:hcount[7]       ; input_detect:input_detect|\horizontal:hcount[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.695      ;
; 0.483 ; input_detect:input_detect|\horizontal:hcount[13]      ; input_detect:input_detect|\horizontal:hcount[13]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.695      ;
; 0.484 ; input_detect:input_detect|\horizontal:hcount[3]       ; input_detect:input_detect|\horizontal:hcount[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.696      ;
; 0.484 ; input_detect:input_detect|\horizontal:hcount[5]       ; input_detect:input_detect|\horizontal:hcount[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.696      ;
; 0.484 ; input_detect:input_detect|\horizontal:hcount[12]      ; input_detect:input_detect|\horizontal:hcount[12]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.696      ;
; 0.485 ; input_detect:input_detect|\horizontal:hcount[4]       ; input_detect:input_detect|\horizontal:hcount[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.697      ;
; 0.486 ; input_detect:input_detect|\horizontal:hcount[2]       ; input_detect:input_detect|\horizontal:hcount[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.698      ;
; 0.487 ; input_detect:input_detect|\horizontal:hcount[14]      ; input_detect:input_detect|\horizontal:hcount[14]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.699      ;
; 0.489 ; input_detect:input_detect|\horizontal:hcount[15]      ; input_detect:input_detect|\horizontal:hcount[15]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.701      ;
; 0.490 ; input_detect:input_detect|\horizontal:hcount[16]      ; input_detect:input_detect|\horizontal:hcount[16]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.702      ;
; 0.491 ; input_detect:input_detect|\horizontal:hcount[19]      ; input_detect:input_detect|\horizontal:hcount[19]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.703      ;
; 0.493 ; input_detect:input_detect|\horizontal:hcount[20]      ; input_detect:input_detect|\horizontal:hcount[20]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.705      ;
; 0.493 ; input_detect:input_detect|\horizontal:hcount[18]      ; input_detect:input_detect|\horizontal:hcount[18]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.705      ;
; 0.497 ; input_detect:input_detect|\horizontal:hcount[0]       ; input_detect:input_detect|\horizontal:hcount[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.709      ;
; 0.499 ; input_detect:input_detect|\horizontal:hcount[17]      ; input_detect:input_detect|\horizontal:hcount[17]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.711      ;
; 0.638 ; input_detect:input_detect|\horizontal:hblank_pulse[3] ; input_detect:input_detect|hblank_out                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.836      ;
; 0.653 ; input_detect:input_detect|\horizontal:hblank_pulse[3] ; input_detect:input_detect|\horizontal:hblank_pulse[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.851      ;
; 0.654 ; input_detect:input_detect|\horizontal:hblank_pulse[3] ; input_detect:input_detect|\horizontal:hblank_pulse[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.852      ;
; 0.725 ; input_detect:input_detect|\horizontal:hcount[1]       ; input_detect:input_detect|\horizontal:hcount[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.937      ;
; 0.726 ; input_detect:input_detect|\horizontal:hcount[11]      ; input_detect:input_detect|\horizontal:hcount[12]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.938      ;
; 0.727 ; input_detect:input_detect|\horizontal:hcount[9]       ; input_detect:input_detect|\horizontal:hcount[10]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.939      ;
; 0.728 ; input_detect:input_detect|\horizontal:hcount[7]       ; input_detect:input_detect|\horizontal:hcount[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.940      ;
; 0.728 ; input_detect:input_detect|\horizontal:hcount[13]      ; input_detect:input_detect|\horizontal:hcount[14]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.940      ;
; 0.729 ; input_detect:input_detect|\horizontal:hcount[5]       ; input_detect:input_detect|\horizontal:hcount[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.941      ;
; 0.729 ; input_detect:input_detect|\horizontal:hcount[3]       ; input_detect:input_detect|\horizontal:hcount[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.941      ;
; 0.729 ; input_detect:input_detect|\horizontal:hcount[8]       ; input_detect:input_detect|\horizontal:hcount[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.941      ;
; 0.731 ; input_detect:input_detect|\horizontal:hcount[0]       ; input_detect:input_detect|\horizontal:hcount[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.943      ;
; 0.731 ; input_detect:input_detect|\horizontal:hcount[6]       ; input_detect:input_detect|\horizontal:hcount[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.943      ;
; 0.732 ; input_detect:input_detect|\horizontal:hcount[10]      ; input_detect:input_detect|\horizontal:hcount[11]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.941      ;
; 0.733 ; input_detect:input_detect|\horizontal:hcount[12]      ; input_detect:input_detect|\horizontal:hcount[13]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.945      ;
; 0.734 ; input_detect:input_detect|\horizontal:hcount[15]      ; input_detect:input_detect|\horizontal:hcount[16]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.946      ;
; 0.734 ; input_detect:input_detect|\horizontal:hcount[4]       ; input_detect:input_detect|\horizontal:hcount[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.946      ;
; 0.735 ; input_detect:input_detect|\horizontal:hcount[2]       ; input_detect:input_detect|\horizontal:hcount[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.947      ;
; 0.736 ; input_detect:input_detect|\horizontal:hcount[19]      ; input_detect:input_detect|\horizontal:hcount[20]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.948      ;
; 0.736 ; input_detect:input_detect|\horizontal:hcount[14]      ; input_detect:input_detect|\horizontal:hcount[15]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.948      ;
; 0.736 ; input_detect:input_detect|\horizontal:hcount[8]       ; input_detect:input_detect|\horizontal:hcount[10]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.948      ;
; 0.738 ; input_detect:input_detect|\horizontal:hcount[0]       ; input_detect:input_detect|\horizontal:hcount[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.950      ;
; 0.738 ; input_detect:input_detect|\horizontal:hcount[6]       ; input_detect:input_detect|\horizontal:hcount[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.950      ;
; 0.739 ; input_detect:input_detect|\horizontal:hcount[16]      ; input_detect:input_detect|\horizontal:hcount[17]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.951      ;
; 0.739 ; input_detect:input_detect|\horizontal:hcount[10]      ; input_detect:input_detect|\horizontal:hcount[12]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.948      ;
; 0.740 ; input_detect:input_detect|\horizontal:hcount[12]      ; input_detect:input_detect|\horizontal:hcount[14]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.952      ;
; 0.741 ; input_detect:input_detect|\horizontal:hcount[4]       ; input_detect:input_detect|\horizontal:hcount[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.953      ;
; 0.742 ; input_detect:input_detect|\horizontal:hcount[20]      ; input_detect:input_detect|\horizontal:hcount[21]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.954      ;
; 0.742 ; input_detect:input_detect|\horizontal:hcount[18]      ; input_detect:input_detect|\horizontal:hcount[19]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.954      ;
; 0.742 ; input_detect:input_detect|\horizontal:hblank_pulse[0] ; input_detect:input_detect|hblank_out                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.940      ;
; 0.742 ; input_detect:input_detect|\horizontal:hcount[2]       ; input_detect:input_detect|\horizontal:hcount[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.954      ;
; 0.743 ; input_detect:input_detect|\horizontal:hcount[17]      ; input_detect:input_detect|\horizontal:hcount[18]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.955      ;
; 0.743 ; input_detect:input_detect|\horizontal:hcount[14]      ; input_detect:input_detect|\horizontal:hcount[16]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.955      ;
; 0.746 ; input_detect:input_detect|\horizontal:hcount[16]      ; input_detect:input_detect|\horizontal:hcount[18]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.958      ;
; 0.749 ; input_detect:input_detect|\horizontal:hcount[18]      ; input_detect:input_detect|\horizontal:hcount[20]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.961      ;
; 0.757 ; input_detect:input_detect|\horizontal:hblank_pulse[0] ; input_detect:input_detect|\horizontal:hblank_pulse[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.955      ;
; 0.758 ; input_detect:input_detect|\horizontal:hblank_pulse[0] ; input_detect:input_detect|\horizontal:hblank_pulse[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.956      ;
; 0.764 ; input_detect:input_detect|\horizontal:hpeak[1]        ; input_detect:input_detect|\horizontal:hpeak[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.963      ;
; 0.781 ; input_detect:input_detect|\horizontal:hpeak[3]        ; input_detect:input_detect|\horizontal:hpeak[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.980      ;
; 0.792 ; input_detect:input_detect|\horizontal:hblank_pulse[2] ; input_detect:input_detect|\horizontal:hblank_pulse[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.990      ;
; 0.814 ; input_detect:input_detect|\horizontal:hcount[1]       ; input_detect:input_detect|\horizontal:hcount[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.026      ;
; 0.815 ; input_detect:input_detect|\horizontal:hcount[11]      ; input_detect:input_detect|\horizontal:hcount[13]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.027      ;
; 0.817 ; input_detect:input_detect|\horizontal:hcount[7]       ; input_detect:input_detect|\horizontal:hcount[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.029      ;
; 0.817 ; input_detect:input_detect|\horizontal:hcount[13]      ; input_detect:input_detect|\horizontal:hcount[15]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.029      ;
; 0.818 ; input_detect:input_detect|\horizontal:hcount[5]       ; input_detect:input_detect|\horizontal:hcount[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.030      ;
; 0.818 ; input_detect:input_detect|\horizontal:hcount[3]       ; input_detect:input_detect|\horizontal:hcount[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.030      ;
; 0.819 ; input_detect:input_detect|\horizontal:hcount[9]       ; input_detect:input_detect|\horizontal:hcount[11]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.028      ;
; 0.821 ; input_detect:input_detect|\horizontal:hcount[1]       ; input_detect:input_detect|\horizontal:hcount[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.033      ;
; 0.822 ; input_detect:input_detect|\horizontal:hcount[11]      ; input_detect:input_detect|\horizontal:hcount[14]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.034      ;
; 0.823 ; input_detect:input_detect|\horizontal:hcount[15]      ; input_detect:input_detect|\horizontal:hcount[17]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.035      ;
; 0.824 ; input_detect:input_detect|\horizontal:hcount[7]       ; input_detect:input_detect|\horizontal:hcount[10]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.036      ;
; 0.824 ; input_detect:input_detect|\horizontal:hcount[13]      ; input_detect:input_detect|\horizontal:hcount[16]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.036      ;
; 0.825 ; input_detect:input_detect|\horizontal:hcount[5]       ; input_detect:input_detect|\horizontal:hcount[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.037      ;
; 0.825 ; input_detect:input_detect|\horizontal:hcount[3]       ; input_detect:input_detect|\horizontal:hcount[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.037      ;
; 0.825 ; input_detect:input_detect|\horizontal:hcount[19]      ; input_detect:input_detect|\horizontal:hcount[21]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.037      ;
; 0.826 ; input_detect:input_detect|\horizontal:hcount[9]       ; input_detect:input_detect|\horizontal:hcount[12]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.035      ;
; 0.827 ; input_detect:input_detect|\horizontal:hcount[0]       ; input_detect:input_detect|\horizontal:hcount[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.039      ;
; 0.827 ; input_detect:input_detect|\horizontal:hcount[6]       ; input_detect:input_detect|\horizontal:hcount[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.039      ;
; 0.828 ; input_detect:input_detect|\horizontal:hcount[10]      ; input_detect:input_detect|\horizontal:hcount[13]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.037      ;
; 0.828 ; input_detect:input_detect|\horizontal:hcount[8]       ; input_detect:input_detect|\horizontal:hcount[11]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.037      ;
; 0.829 ; input_detect:input_detect|\horizontal:hcount[12]      ; input_detect:input_detect|\horizontal:hcount[15]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.041      ;
; 0.830 ; input_detect:input_detect|\horizontal:hcount[15]      ; input_detect:input_detect|\horizontal:hcount[18]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.042      ;
; 0.830 ; input_detect:input_detect|\horizontal:hcount[4]       ; input_detect:input_detect|\horizontal:hcount[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.042      ;
; 0.831 ; input_detect:input_detect|\horizontal:hcount[2]       ; input_detect:input_detect|\horizontal:hcount[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.043      ;
; 0.832 ; input_detect:input_detect|\horizontal:hcount[17]      ; input_detect:input_detect|\horizontal:hcount[19]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.044      ;
; 0.832 ; input_detect:input_detect|\horizontal:hcount[14]      ; input_detect:input_detect|\horizontal:hcount[17]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.044      ;
; 0.833 ; input_detect:input_detect|\horizontal:hblank_pulse[1] ; input_detect:input_detect|\horizontal:hblank_pulse[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.031      ;
; 0.834 ; input_detect:input_detect|\horizontal:hcount[0]       ; input_detect:input_detect|\horizontal:hcount[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.046      ;
; 0.834 ; input_detect:input_detect|\horizontal:hcount[6]       ; input_detect:input_detect|\horizontal:hcount[10]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.046      ;
; 0.835 ; input_detect:input_detect|\horizontal:hblank_pulse[3] ; input_detect:input_detect|\horizontal:hblank_pulse[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.033      ;
; 0.835 ; input_detect:input_detect|\horizontal:hcount[10]      ; input_detect:input_detect|\horizontal:hcount[14]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.044      ;
; 0.835 ; input_detect:input_detect|\horizontal:hcount[8]       ; input_detect:input_detect|\horizontal:hcount[12]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.044      ;
; 0.835 ; input_detect:input_detect|\horizontal:hcount[16]      ; input_detect:input_detect|\horizontal:hcount[19]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.047      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                   ;
+-------+---------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.312 ; vgaout:inst|\bar:posy[2]  ; vgaout:inst|\bar:posy[2]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|\bar:posy[1]  ; vgaout:inst|\bar:posy[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|\bar:posy[0]  ; vgaout:inst|\bar:posy[0]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|\bar:posx[4]  ; vgaout:inst|\bar:posx[4]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|\bar:posx[5]  ; vgaout:inst|\bar:posx[5]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|\bar:posx[6]  ; vgaout:inst|\bar:posx[6]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|\bar:posx[7]  ; vgaout:inst|\bar:posx[7]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|\bar:posx[8]  ; vgaout:inst|\bar:posx[8]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|\bar:posx[9]  ; vgaout:inst|\bar:posx[9]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|\bar:posx[10] ; vgaout:inst|\bar:posx[10]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|vcount[0]     ; vgaout:inst|vcount[0]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|vcount[3]     ; vgaout:inst|vcount[3]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|vcount[8]     ; vgaout:inst|vcount[8]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|vcount[9]     ; vgaout:inst|vcount[9]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; vgaout:inst|\bar:posx[0]  ; vgaout:inst|\bar:posx[0]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vgaout:inst|\bar:posx[1]  ; vgaout:inst|\bar:posx[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vgaout:inst|\bar:posx[2]  ; vgaout:inst|\bar:posx[2]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vgaout:inst|\bar:posx[3]  ; vgaout:inst|\bar:posx[3]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vgaout:inst|vcount[1]     ; vgaout:inst|vcount[1]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vgaout:inst|vcount[2]     ; vgaout:inst|vcount[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vgaout:inst|vcount[4]     ; vgaout:inst|vcount[4]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vgaout:inst|vcount[5]     ; vgaout:inst|vcount[5]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vgaout:inst|vcount[6]     ; vgaout:inst|vcount[6]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vgaout:inst|vcount[7]     ; vgaout:inst|vcount[7]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.347 ; vgaout:inst|hcount[13]    ; vgaout:inst|hcount[13]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.545      ;
; 0.353 ; vgaout:inst|col_number[0] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.277      ; 0.799      ;
; 0.362 ; vgaout:inst|col_number[8] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.277      ; 0.808      ;
; 0.383 ; vgaout:inst|col_number[1] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.277      ; 0.829      ;
; 0.391 ; vgaout:inst|col_number[5] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.277      ; 0.837      ;
; 0.398 ; vgaout:inst|col_number[9] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.277      ; 0.844      ;
; 0.455 ; vgaout:inst|videov        ; vgaout:inst|barcolor[10]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.654      ;
; 0.455 ; vgaout:inst|videov        ; vgaout:inst|pixel[10]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.654      ;
; 0.474 ; vgaout:inst|hsync         ; vgaout:inst|barcolor[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.695      ;
; 0.512 ; vgaout:inst|vcount[2]     ; vgaout:inst|row_number[1]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; vgaout:inst|vcount[1]     ; vgaout:inst|row_number[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; vgaout:inst|hcount[2]     ; vgaout:inst|hcount[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.710      ;
; 0.513 ; vgaout:inst|hcount[12]    ; vgaout:inst|hcount[12]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; vgaout:inst|hcount[4]     ; vgaout:inst|hcount[4]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.711      ;
; 0.514 ; vgaout:inst|hcount[1]     ; vgaout:inst|hcount[1]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.712      ;
; 0.515 ; vgaout:inst|hcount[11]    ; vgaout:inst|hcount[11]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; vgaout:inst|hcount[9]     ; vgaout:inst|hcount[9]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; vgaout:inst|hcount[7]     ; vgaout:inst|hcount[7]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; vgaout:inst|hcount[3]     ; vgaout:inst|hcount[3]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.713      ;
; 0.517 ; vgaout:inst|hcount[6]     ; vgaout:inst|hcount[6]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.715      ;
; 0.530 ; vgaout:inst|col_number[3] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.277      ; 0.976      ;
; 0.531 ; vgaout:inst|hcount[0]     ; vgaout:inst|hcount[0]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.729      ;
; 0.532 ; vgaout:inst|vcount[3]     ; vgaout:inst|row_number[2]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.731      ;
; 0.534 ; vgaout:inst|hcount[8]     ; vgaout:inst|hcount[8]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.732      ;
; 0.542 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[3]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.741      ;
; 0.548 ; vgaout:inst|col_number[2] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.277      ; 0.994      ;
; 0.552 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[1]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.751      ;
; 0.554 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.753      ;
; 0.554 ; vgaout:inst|col_number[7] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.277      ; 1.000      ;
; 0.556 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[4]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.755      ;
; 0.556 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[2]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.755      ;
; 0.601 ; vgaout:inst|vcount[6]     ; vgaout:inst|row_number[8]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.799      ;
; 0.609 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[7]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.808      ;
; 0.629 ; vgaout:inst|vcount[4]     ; vgaout:inst|row_number[3]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.828      ;
; 0.631 ; vgaout:inst|vcount[8]     ; vgaout:inst|row_number[7]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.830      ;
; 0.658 ; vgaout:inst|vcount[5]     ; vgaout:inst|vsync                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 0.859      ;
; 0.708 ; vgaout:inst|vcount[8]     ; vgaout:inst|row_number[8]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.906      ;
; 0.712 ; vgaout:inst|vcount[5]     ; vgaout:inst|row_number[4]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.911      ;
; 0.721 ; vgaout:inst|vcount[7]     ; vgaout:inst|row_number[7]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.920      ;
; 0.726 ; vgaout:inst|hcount[9]     ; vgaout:inst|col_number[9]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 0.922      ;
; 0.745 ; vgaout:inst|vcount[7]     ; vgaout:inst|row_number[8]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.943      ;
; 0.753 ; vgaout:inst|vcount[6]     ; vgaout:inst|row_number[7]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.952      ;
; 0.758 ; vgaout:inst|hcount[5]     ; vgaout:inst|hcount[10]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.956      ;
; 0.759 ; vgaout:inst|hcount[1]     ; vgaout:inst|hcount[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.957      ;
; 0.760 ; vgaout:inst|videov        ; vgaout:inst|barcolor[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 0.963      ;
; 0.760 ; vgaout:inst|hcount[11]    ; vgaout:inst|hcount[12]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.958      ;
; 0.760 ; vgaout:inst|hcount[3]     ; vgaout:inst|hcount[4]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.958      ;
; 0.760 ; vgaout:inst|hcount[7]     ; vgaout:inst|hcount[8]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.958      ;
; 0.761 ; vgaout:inst|hcount[2]     ; vgaout:inst|hcount[3]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.959      ;
; 0.762 ; vgaout:inst|hcount[12]    ; vgaout:inst|hcount[13]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.960      ;
; 0.763 ; vgaout:inst|videov        ; vgaout:inst|pixel[7]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 0.966      ;
; 0.764 ; vgaout:inst|videov        ; vgaout:inst|pixel[4]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 0.967      ;
; 0.764 ; vgaout:inst|hcount[0]     ; vgaout:inst|hcount[1]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.962      ;
; 0.766 ; vgaout:inst|hcount[6]     ; vgaout:inst|hcount[7]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.964      ;
; 0.768 ; vgaout:inst|hcount[2]     ; vgaout:inst|hcount[4]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.966      ;
; 0.769 ; vgaout:inst|hcount[4]     ; vgaout:inst|hcount[6]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.967      ;
; 0.771 ; vgaout:inst|hcount[0]     ; vgaout:inst|hcount[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.969      ;
; 0.773 ; vgaout:inst|hcount[6]     ; vgaout:inst|hcount[8]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.971      ;
; 0.783 ; vgaout:inst|hcount[8]     ; vgaout:inst|hcount[9]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.981      ;
; 0.809 ; vgaout:inst|hcount[11]    ; vgaout:inst|hcount[5]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.007      ;
; 0.812 ; vgaout:inst|hcount[11]    ; vgaout:inst|hcount[10]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.010      ;
; 0.829 ; vgaout:inst|col_number[4] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.277      ; 1.275      ;
; 0.848 ; vgaout:inst|hcount[1]     ; vgaout:inst|hcount[3]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.046      ;
; 0.849 ; vgaout:inst|hcount[9]     ; vgaout:inst|hcount[11]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.047      ;
; 0.849 ; vgaout:inst|hcount[11]    ; vgaout:inst|hcount[13]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.047      ;
; 0.849 ; vgaout:inst|hcount[7]     ; vgaout:inst|hcount[9]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.047      ;
; 0.850 ; vgaout:inst|hcount[0]     ; vgaout:inst|col_number[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 1.046      ;
; 0.855 ; vgaout:inst|hcount[1]     ; vgaout:inst|hcount[4]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.053      ;
; 0.856 ; vgaout:inst|hcount[9]     ; vgaout:inst|hcount[12]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.054      ;
; 0.856 ; vgaout:inst|hcount[3]     ; vgaout:inst|hcount[6]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.054      ;
; 0.858 ; vgaout:inst|hcount[4]     ; vgaout:inst|hcount[7]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.056      ;
; 0.860 ; vgaout:inst|hcount[0]     ; vgaout:inst|hcount[3]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.058      ;
; 0.862 ; vgaout:inst|hcount[6]     ; vgaout:inst|hcount[9]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.060      ;
; 0.864 ; vgaout:inst|hcount[2]     ; vgaout:inst|hcount[6]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.062      ;
; 0.865 ; vgaout:inst|hcount[4]     ; vgaout:inst|hcount[8]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 1.063      ;
; 0.866 ; vgaout:inst|col_number[6] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.277      ; 1.312      ;
+-------+---------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                             ;
+-------+-------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 5.537 ; genlock:inst4|vblank    ; genlock:inst4|hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.053     ; 3.132      ;
; 5.537 ; genlock:inst4|vblank    ; genlock:inst4|hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.053     ; 3.132      ;
; 5.537 ; genlock:inst4|vblank    ; genlock:inst4|hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.053     ; 3.132      ;
; 5.537 ; genlock:inst4|vblank    ; genlock:inst4|hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.053     ; 3.132      ;
; 5.553 ; genlock:inst4|vblank    ; genlock:inst4|hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.053     ; 3.116      ;
; 6.020 ; genlock:inst4|vblank    ; genlock:inst4|column[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.056     ; 2.646      ;
; 6.020 ; genlock:inst4|vblank    ; genlock:inst4|column[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.056     ; 2.646      ;
; 6.020 ; genlock:inst4|vblank    ; genlock:inst4|column[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.056     ; 2.646      ;
; 6.020 ; genlock:inst4|vblank    ; genlock:inst4|column[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.056     ; 2.646      ;
; 6.020 ; genlock:inst4|vblank    ; genlock:inst4|column[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.056     ; 2.646      ;
; 6.020 ; genlock:inst4|vblank    ; genlock:inst4|column[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.056     ; 2.646      ;
; 6.020 ; genlock:inst4|vblank    ; genlock:inst4|column[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.056     ; 2.646      ;
; 6.020 ; genlock:inst4|vblank    ; genlock:inst4|column[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.056     ; 2.646      ;
; 6.020 ; genlock:inst4|vblank    ; genlock:inst4|column[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.056     ; 2.646      ;
; 6.020 ; genlock:inst4|vblank    ; genlock:inst4|column[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.056     ; 2.646      ;
; 6.020 ; genlock:inst4|vblank    ; genlock:inst4|column[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.056     ; 2.646      ;
; 6.286 ; genlock:inst4|vblank    ; genlock:inst4|column[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.056     ; 2.380      ;
; 6.908 ; genlock:inst4|vblank    ; genlock:inst4|vcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.058     ; 1.756      ;
; 7.028 ; sdram:inst1|rowLoadAck  ; vgaout:inst|load_req     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.051     ; 1.643      ;
; 7.172 ; genlock:inst4|vblank    ; genlock:inst4|vcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.057     ; 1.493      ;
; 7.172 ; genlock:inst4|vblank    ; genlock:inst4|vcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.057     ; 1.493      ;
; 7.172 ; genlock:inst4|vblank    ; genlock:inst4|vcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.057     ; 1.493      ;
; 7.172 ; genlock:inst4|vblank    ; genlock:inst4|vcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.057     ; 1.493      ;
; 7.172 ; genlock:inst4|vblank    ; genlock:inst4|vcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.057     ; 1.493      ;
; 7.172 ; genlock:inst4|vblank    ; genlock:inst4|vcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.057     ; 1.493      ;
; 7.172 ; genlock:inst4|vblank    ; genlock:inst4|vcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.057     ; 1.493      ;
; 7.172 ; genlock:inst4|vblank    ; genlock:inst4|vcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.057     ; 1.493      ;
; 7.172 ; genlock:inst4|vblank    ; genlock:inst4|vcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.057     ; 1.493      ;
; 7.172 ; genlock:inst4|vblank    ; genlock:inst4|vcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.057     ; 1.493      ;
; 7.172 ; genlock:inst4|vblank    ; genlock:inst4|vcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.057     ; 1.493      ;
; 7.172 ; genlock:inst4|vblank    ; genlock:inst4|vcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.057     ; 1.493      ;
; 7.172 ; genlock:inst4|vblank    ; genlock:inst4|vcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.057     ; 1.493      ;
; 7.502 ; sdram:inst1|rowStoreAck ; genlock:inst4|store_req  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.053     ; 1.167      ;
+-------+-------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                              ;
+-------+-------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.882 ; sdram:inst1|rowStoreAck ; genlock:inst4|store_req  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.081      ;
; 1.196 ; genlock:inst4|vblank    ; genlock:inst4|vcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.392      ;
; 1.196 ; genlock:inst4|vblank    ; genlock:inst4|vcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.392      ;
; 1.196 ; genlock:inst4|vblank    ; genlock:inst4|vcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.392      ;
; 1.196 ; genlock:inst4|vblank    ; genlock:inst4|vcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.392      ;
; 1.196 ; genlock:inst4|vblank    ; genlock:inst4|vcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.392      ;
; 1.196 ; genlock:inst4|vblank    ; genlock:inst4|vcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.392      ;
; 1.196 ; genlock:inst4|vblank    ; genlock:inst4|vcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.392      ;
; 1.196 ; genlock:inst4|vblank    ; genlock:inst4|vcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.392      ;
; 1.196 ; genlock:inst4|vblank    ; genlock:inst4|vcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.392      ;
; 1.196 ; genlock:inst4|vblank    ; genlock:inst4|vcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.392      ;
; 1.196 ; genlock:inst4|vblank    ; genlock:inst4|vcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.392      ;
; 1.196 ; genlock:inst4|vblank    ; genlock:inst4|vcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.392      ;
; 1.196 ; genlock:inst4|vblank    ; genlock:inst4|vcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.392      ;
; 1.351 ; sdram:inst1|rowLoadAck  ; vgaout:inst|load_req     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.552      ;
; 1.456 ; genlock:inst4|vblank    ; genlock:inst4|vcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.651      ;
; 2.066 ; genlock:inst4|vblank    ; genlock:inst4|column[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.264      ;
; 2.338 ; genlock:inst4|vblank    ; genlock:inst4|column[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.536      ;
; 2.338 ; genlock:inst4|vblank    ; genlock:inst4|column[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.536      ;
; 2.338 ; genlock:inst4|vblank    ; genlock:inst4|column[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.536      ;
; 2.338 ; genlock:inst4|vblank    ; genlock:inst4|column[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.536      ;
; 2.338 ; genlock:inst4|vblank    ; genlock:inst4|column[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.536      ;
; 2.338 ; genlock:inst4|vblank    ; genlock:inst4|column[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.536      ;
; 2.338 ; genlock:inst4|vblank    ; genlock:inst4|column[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.536      ;
; 2.338 ; genlock:inst4|vblank    ; genlock:inst4|column[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.536      ;
; 2.338 ; genlock:inst4|vblank    ; genlock:inst4|column[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.536      ;
; 2.338 ; genlock:inst4|vblank    ; genlock:inst4|column[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.536      ;
; 2.338 ; genlock:inst4|vblank    ; genlock:inst4|column[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.536      ;
; 2.750 ; genlock:inst4|vblank    ; genlock:inst4|hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.979      ;
; 2.765 ; genlock:inst4|vblank    ; genlock:inst4|hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.994      ;
; 2.765 ; genlock:inst4|vblank    ; genlock:inst4|hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.994      ;
; 2.765 ; genlock:inst4|vblank    ; genlock:inst4|hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.994      ;
; 2.765 ; genlock:inst4|vblank    ; genlock:inst4|hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.994      ;
+-------+-------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                          ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 1.928 ; 2.144        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hblank_pulse[0]                      ;
; 1.928 ; 2.144        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hblank_pulse[1]                      ;
; 1.928 ; 2.144        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hblank_pulse[2]                      ;
; 1.928 ; 2.144        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hblank_pulse[3]                      ;
; 1.928 ; 2.144        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:horsync                              ;
; 1.928 ; 2.144        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[0]                             ;
; 1.928 ; 2.144        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[1]                             ;
; 1.928 ; 2.144        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[2]                             ;
; 1.928 ; 2.144        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[3]                             ;
; 1.928 ; 2.144        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[4]                             ;
; 1.928 ; 2.144        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|hblank_out                                       ;
; 1.928 ; 2.144        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|video_active                                     ;
; 1.932 ; 2.148        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[0]                            ;
; 1.932 ; 2.148        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[10]                           ;
; 1.932 ; 2.148        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[11]                           ;
; 1.932 ; 2.148        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[12]                           ;
; 1.932 ; 2.148        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[13]                           ;
; 1.932 ; 2.148        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[14]                           ;
; 1.932 ; 2.148        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[15]                           ;
; 1.932 ; 2.148        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[16]                           ;
; 1.932 ; 2.148        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[17]                           ;
; 1.932 ; 2.148        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[18]                           ;
; 1.932 ; 2.148        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[19]                           ;
; 1.932 ; 2.148        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[1]                            ;
; 1.932 ; 2.148        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[20]                           ;
; 1.932 ; 2.148        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[21]                           ;
; 1.932 ; 2.148        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[2]                            ;
; 1.932 ; 2.148        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[3]                            ;
; 1.932 ; 2.148        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[4]                            ;
; 1.932 ; 2.148        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[5]                            ;
; 1.932 ; 2.148        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[6]                            ;
; 1.932 ; 2.148        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[7]                            ;
; 1.932 ; 2.148        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[8]                            ;
; 1.932 ; 2.148        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[9]                            ;
; 2.031 ; 2.215        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[0]                            ;
; 2.031 ; 2.215        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[10]                           ;
; 2.031 ; 2.215        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[11]                           ;
; 2.031 ; 2.215        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[12]                           ;
; 2.031 ; 2.215        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[13]                           ;
; 2.031 ; 2.215        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[14]                           ;
; 2.031 ; 2.215        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[15]                           ;
; 2.031 ; 2.215        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[16]                           ;
; 2.031 ; 2.215        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[17]                           ;
; 2.031 ; 2.215        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[18]                           ;
; 2.031 ; 2.215        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[19]                           ;
; 2.031 ; 2.215        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[1]                            ;
; 2.031 ; 2.215        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[20]                           ;
; 2.031 ; 2.215        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[21]                           ;
; 2.031 ; 2.215        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[2]                            ;
; 2.031 ; 2.215        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[3]                            ;
; 2.031 ; 2.215        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[4]                            ;
; 2.031 ; 2.215        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[5]                            ;
; 2.031 ; 2.215        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[6]                            ;
; 2.031 ; 2.215        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[7]                            ;
; 2.031 ; 2.215        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[8]                            ;
; 2.031 ; 2.215        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[9]                            ;
; 2.034 ; 2.218        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hblank_pulse[0]                      ;
; 2.034 ; 2.218        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hblank_pulse[1]                      ;
; 2.034 ; 2.218        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hblank_pulse[2]                      ;
; 2.034 ; 2.218        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hblank_pulse[3]                      ;
; 2.034 ; 2.218        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:horsync                              ;
; 2.034 ; 2.218        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[0]                             ;
; 2.034 ; 2.218        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[1]                             ;
; 2.034 ; 2.218        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[2]                             ;
; 2.034 ; 2.218        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[3]                             ;
; 2.034 ; 2.218        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[4]                             ;
; 2.034 ; 2.218        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|hblank_out                                       ;
; 2.034 ; 2.218        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|video_active                                     ;
; 2.164 ; 2.164        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 2.164 ; 2.164        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 2.168 ; 2.168        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hblank_pulse[0]|clk                               ;
; 2.168 ; 2.168        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hblank_pulse[1]|clk                               ;
; 2.168 ; 2.168        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hblank_pulse[2]|clk                               ;
; 2.168 ; 2.168        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hblank_pulse[3]|clk                               ;
; 2.168 ; 2.168        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:horsync|clk                                       ;
; 2.168 ; 2.168        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hpeak[0]|clk                                      ;
; 2.168 ; 2.168        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hpeak[1]|clk                                      ;
; 2.168 ; 2.168        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hpeak[2]|clk                                      ;
; 2.168 ; 2.168        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hpeak[3]|clk                                      ;
; 2.168 ; 2.168        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hpeak[4]|clk                                      ;
; 2.168 ; 2.168        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|hblank_out|clk                                                ;
; 2.168 ; 2.168        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|video_active|clk                                              ;
; 2.172 ; 2.172        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[0]|clk                                     ;
; 2.172 ; 2.172        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[10]|clk                                    ;
; 2.172 ; 2.172        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[11]|clk                                    ;
; 2.172 ; 2.172        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[12]|clk                                    ;
; 2.172 ; 2.172        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[13]|clk                                    ;
; 2.172 ; 2.172        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[14]|clk                                    ;
; 2.172 ; 2.172        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[15]|clk                                    ;
; 2.172 ; 2.172        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[16]|clk                                    ;
; 2.172 ; 2.172        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[17]|clk                                    ;
; 2.172 ; 2.172        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[18]|clk                                    ;
; 2.172 ; 2.172        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[19]|clk                                    ;
; 2.172 ; 2.172        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[1]|clk                                     ;
; 2.172 ; 2.172        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[20]|clk                                    ;
; 2.172 ; 2.172        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[21]|clk                                    ;
; 2.172 ; 2.172        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[2]|clk                                     ;
; 2.172 ; 2.172        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[3]|clk                                     ;
; 2.172 ; 2.172        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[4]|clk                                     ;
; 2.172 ; 2.172        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[5]|clk                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 4.106 ; 4.336        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.106 ; 4.336        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_we_reg       ;
; 4.108 ; 4.338        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 4.109 ; 4.325        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_blue0:blue_adc[0]                                                                     ;
; 4.109 ; 4.325        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_blue0:blue_adc[1]                                                                     ;
; 4.109 ; 4.325        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_blue0:blue_adc[2]                                                                     ;
; 4.109 ; 4.325        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_blue0:blue_adc[3]                                                                     ;
; 4.109 ; 4.325        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_blue0:blue_adc[6]                                                                     ;
; 4.109 ; 4.325        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[0]                                                                                   ;
; 4.109 ; 4.325        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[1]                                                                                   ;
; 4.109 ; 4.325        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[2]                                                                                   ;
; 4.109 ; 4.325        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_d:p_pixel[2]                                                                      ;
; 4.109 ; 4.325        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[1]                                                                                 ;
; 4.109 ; 4.325        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[2]                                                                                 ;
; 4.109 ; 4.325        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[4]                                                                                 ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_green0:green_adc[0]                                                                   ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_green0:green_adc[1]                                                                   ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_green0:green_adc[2]                                                                   ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_green0:green_adc[3]                                                                   ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_green0:green_adc[6]                                                                   ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red0:red_adc[0]                                                                       ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red0:red_adc[1]                                                                       ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red0:red_adc[2]                                                                       ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red0:red_adc[3]                                                                       ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red0:red_adc[4]                                                                       ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red0:red_adc[5]                                                                       ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red0:red_adc[6]                                                                       ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[3]                                                                                   ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[4]                                                                                   ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[5]                                                                                   ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[6]                                                                                   ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[7]                                                                                   ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[8]                                                                                   ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|\count:bitcount[0]                                                                         ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|\count:bitcount[1]                                                                         ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|\count:bitcount[2]                                                                         ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|q[0]                                                                                       ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|q[1]                                                                                       ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|q[2]                                                                                       ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_d:p_pixel[0]                                                                      ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_d:p_pixel[1]                                                                      ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_d:p_pixel[3]                                                                      ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_d:p_pixel[4]                                                                      ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_d:p_pixel[5]                                                                      ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_d:p_pixel[6]                                                                      ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_d:p_pixel[7]                                                                      ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_d:p_pixel[8]                                                                      ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_d:pixel[0]                                                                        ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_d:pixel[1]                                                                        ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_d:pixel[2]                                                                        ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|aqua[0]                                                                                    ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|aqua[2]                                                                                    ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|aqua[3]                                                                                    ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|aqua[5]                                                                                    ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|aqua[7]                                                                                    ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|aqua[8]                                                                                    ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|artifact_mode                                                                              ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[0]                                                                              ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|column[0]                                                                                  ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|front_porch[4]                                                                             ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|hcount[0]                                                                                  ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|hcount[1]                                                                                  ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|hcount[2]                                                                                  ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|hcount[3]                                                                                  ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|hcount[4]                                                                                  ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[0]                                                                                 ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[1]                                                                                 ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[2]                                                                                 ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[3]                                                                                 ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[4]                                                                                 ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[5]                                                                                 ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[6]                                                                                 ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[7]                                                                                 ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[8]                                                                                 ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[0]                                                                                 ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[3]                                                                                 ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[5]                                                                                 ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[6]                                                                                 ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[7]                                                                                 ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[8]                                                                                 ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|row_number[0]                                                                              ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|row_number[1]                                                                              ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|row_number[2]                                                                              ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|row_number[3]                                                                              ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|row_number[4]                                                                              ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|row_number[5]                                                                              ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|row_number[6]                                                                              ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|row_number[7]                                                                              ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|row_number[8]                                                                              ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|row_number[9]                                                                              ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|top_border[1]                                                                              ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|vblank                                                                                     ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|vcount[0]                                                                                  ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|vcount[10]                                                                                 ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|vcount[11]                                                                                 ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|vcount[12]                                                                                 ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|vcount[13]                                                                                 ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|vcount[1]                                                                                  ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|vcount[2]                                                                                  ;
; 4.110 ; 4.326        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|vcount[3]                                                                                  ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; 9.817  ; 9.817        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.817  ; 9.817        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.817  ; 9.817        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.817  ; 9.817        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 9.878  ; 9.878        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                               ;
; 10.121 ; 10.121       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 10.180 ; 10.180       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.180 ; 10.180       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.180 ; 10.180       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.180 ; 10.180       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                       ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 12.292 ; 12.508       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|\bar:posy[0]                                                                                 ;
; 12.292 ; 12.508       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|\bar:posy[1]                                                                                 ;
; 12.292 ; 12.508       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|\bar:posy[2]                                                                                 ;
; 12.292 ; 12.508       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|barcolor[4]                                                                                  ;
; 12.292 ; 12.508       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|barcolor[7]                                                                                  ;
; 12.292 ; 12.508       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|barcolor[8]                                                                                  ;
; 12.292 ; 12.508       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|barcolor[9]                                                                                  ;
; 12.292 ; 12.508       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|pixel[8]                                                                                     ;
; 12.292 ; 12.508       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|pixel[9]                                                                                     ;
; 12.292 ; 12.508       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|row_number[8]                                                                                ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|\bar:posx[0]                                                                                 ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|\bar:posx[10]                                                                                ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|\bar:posx[1]                                                                                 ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|\bar:posx[2]                                                                                 ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|\bar:posx[3]                                                                                 ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|\bar:posx[4]                                                                                 ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|\bar:posx[5]                                                                                 ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|\bar:posx[6]                                                                                 ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|\bar:posx[7]                                                                                 ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|\bar:posx[8]                                                                                 ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|\bar:posx[9]                                                                                 ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|barcolor[10]                                                                                 ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|barcolor[1]                                                                                  ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|barcolor[3]                                                                                  ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|barcolor[6]                                                                                  ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|col_number[0]                                                                                ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|col_number[1]                                                                                ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|col_number[2]                                                                                ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|col_number[3]                                                                                ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|col_number[4]                                                                                ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|col_number[5]                                                                                ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|col_number[6]                                                                                ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|col_number[7]                                                                                ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|col_number[8]                                                                                ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|col_number[9]                                                                                ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hcount[10]                                                                                   ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hcount[5]                                                                                    ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hsync                                                                                        ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|pixel[10]                                                                                    ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|row_number[0]                                                                                ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|row_number[1]                                                                                ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|row_number[2]                                                                                ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|row_number[3]                                                                                ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|row_number[4]                                                                                ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|row_number[5]                                                                                ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|row_number[6]                                                                                ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|row_number[7]                                                                                ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|vcount[0]                                                                                    ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|vcount[1]                                                                                    ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|vcount[2]                                                                                    ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|vcount[3]                                                                                    ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|vcount[4]                                                                                    ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|vcount[5]                                                                                    ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|vcount[6]                                                                                    ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|vcount[7]                                                                                    ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|vcount[8]                                                                                    ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|vcount[9]                                                                                    ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|videoh                                                                                       ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|videov                                                                                       ;
; 12.293 ; 12.509       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|vsync                                                                                        ;
; 12.294 ; 12.510       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|barcolor[2]                                                                                  ;
; 12.294 ; 12.510       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|barcolor[5]                                                                                  ;
; 12.294 ; 12.510       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hcount[0]                                                                                    ;
; 12.294 ; 12.510       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hcount[11]                                                                                   ;
; 12.294 ; 12.510       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hcount[12]                                                                                   ;
; 12.294 ; 12.510       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hcount[13]                                                                                   ;
; 12.294 ; 12.510       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hcount[1]                                                                                    ;
; 12.294 ; 12.510       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hcount[2]                                                                                    ;
; 12.294 ; 12.510       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hcount[3]                                                                                    ;
; 12.294 ; 12.510       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hcount[4]                                                                                    ;
; 12.294 ; 12.510       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hcount[6]                                                                                    ;
; 12.294 ; 12.510       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hcount[7]                                                                                    ;
; 12.294 ; 12.510       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hcount[8]                                                                                    ;
; 12.294 ; 12.510       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hcount[9]                                                                                    ;
; 12.294 ; 12.510       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|pixel[0]                                                                                     ;
; 12.294 ; 12.510       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|pixel[2]                                                                                     ;
; 12.294 ; 12.510       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|pixel[3]                                                                                     ;
; 12.294 ; 12.510       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|pixel[4]                                                                                     ;
; 12.294 ; 12.510       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|pixel[5]                                                                                     ;
; 12.294 ; 12.510       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|pixel[6]                                                                                     ;
; 12.294 ; 12.510       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|pixel[7]                                                                                     ;
; 12.299 ; 12.529       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 12.299 ; 12.529       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 12.299 ; 12.529       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 12.299 ; 12.529       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 12.299 ; 12.529       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 12.299 ; 12.529       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 12.299 ; 12.529       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 12.299 ; 12.529       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[7]                          ;
; 12.299 ; 12.529       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[8]                          ;
; 12.299 ; 12.529       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 12.329 ; 12.559       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 12.329 ; 12.559       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 12.329 ; 12.559       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 12.329 ; 12.559       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 12.329 ; 12.559       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 12.329 ; 12.559       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 12.329 ; 12.559       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 12.329 ; 12.559       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[7]                          ;
; 12.329 ; 12.559       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[8]                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; FP1       ; CLOCK_50   ; 3.059 ; 3.266 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC     ; CLOCK_50   ; 2.901 ; 3.047 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; BRIGHT    ; CLOCK_50   ; 2.790 ; 3.238 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFB     ; CLOCK_50   ; 4.202 ; 4.521 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFG     ; CLOCK_50   ; 4.244 ; 4.558 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFR     ; CLOCK_50   ; 3.507 ; 3.736 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP1       ; CLOCK_50   ; 1.711 ; 1.956 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP2       ; CLOCK_50   ; 2.527 ; 2.855 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP3       ; CLOCK_50   ; 3.201 ; 3.599 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP4       ; CLOCK_50   ; 2.725 ; 3.176 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP5       ; CLOCK_50   ; 4.207 ; 4.713 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VSYNC     ; CLOCK_50   ; 1.160 ; 1.244 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP0       ; CLOCK_50   ; 5.234 ; 5.676 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; FP1       ; CLOCK_50   ; -1.958 ; -2.163 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC     ; CLOCK_50   ; -1.231 ; -1.334 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; BRIGHT    ; CLOCK_50   ; -1.729 ; -2.114 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFB     ; CLOCK_50   ; -1.581 ; -1.804 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFG     ; CLOCK_50   ; -1.705 ; -1.979 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFR     ; CLOCK_50   ; -1.202 ; -1.399 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP1       ; CLOCK_50   ; -0.555 ; -0.780 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP2       ; CLOCK_50   ; -1.807 ; -2.147 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP3       ; CLOCK_50   ; -2.099 ; -2.469 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP4       ; CLOCK_50   ; -1.627 ; -1.971 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP5       ; CLOCK_50   ; -1.699 ; -2.100 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VSYNC     ; CLOCK_50   ; 0.019  ; -0.066 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP0       ; CLOCK_50   ; -3.586 ; -3.970 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; VGAB0     ; CLOCK_50   ; 7.112 ; 7.708 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAB1     ; CLOCK_50   ; 5.169 ; 5.182 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAB2     ; CLOCK_50   ; 5.278 ; 5.290 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAG0     ; CLOCK_50   ; 5.086 ; 5.176 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAG1     ; CLOCK_50   ; 5.421 ; 5.420 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAG2     ; CLOCK_50   ; 5.658 ; 5.825 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAHS     ; CLOCK_50   ; 4.668 ; 4.701 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAR0     ; CLOCK_50   ; 5.652 ; 5.710 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAR1     ; CLOCK_50   ; 5.493 ; 5.555 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAR2     ; CLOCK_50   ; 5.354 ; 5.435 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAVS     ; CLOCK_50   ; 4.301 ; 4.327 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; VGAB0     ; CLOCK_50   ; 6.538 ; 7.109 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAB1     ; CLOCK_50   ; 4.291 ; 4.331 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAB2     ; CLOCK_50   ; 4.148 ; 4.177 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAG0     ; CLOCK_50   ; 4.513 ; 4.579 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAG1     ; CLOCK_50   ; 4.521 ; 4.528 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAG2     ; CLOCK_50   ; 4.904 ; 5.003 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAHS     ; CLOCK_50   ; 4.166 ; 4.199 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAR0     ; CLOCK_50   ; 4.901 ; 4.921 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAR1     ; CLOCK_50   ; 4.749 ; 4.770 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAR2     ; CLOCK_50   ; 4.614 ; 4.652 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAVS     ; CLOCK_50   ; 3.815 ; 3.840 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.717  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.002  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 15.836 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.140 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.184 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.670 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.535 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.964  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.112  ; 0.000         ;
; CLOCK_50                                             ; 9.588  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 12.297 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                      ;
+-------+--------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.717 ; FP1                                              ; input_detect:input_detect|\horizontal:hcount[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.151      ; 2.784      ;
; 1.717 ; FP1                                              ; input_detect:input_detect|\horizontal:hcount[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.151      ; 2.784      ;
; 1.717 ; FP1                                              ; input_detect:input_detect|\horizontal:hcount[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.151      ; 2.784      ;
; 1.717 ; FP1                                              ; input_detect:input_detect|\horizontal:hcount[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.151      ; 2.784      ;
; 1.717 ; FP1                                              ; input_detect:input_detect|\horizontal:hcount[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.151      ; 2.784      ;
; 1.717 ; FP1                                              ; input_detect:input_detect|\horizontal:hcount[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.151      ; 2.784      ;
; 1.717 ; FP1                                              ; input_detect:input_detect|\horizontal:hcount[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.151      ; 2.784      ;
; 1.717 ; FP1                                              ; input_detect:input_detect|\horizontal:hcount[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.151      ; 2.784      ;
; 1.717 ; FP1                                              ; input_detect:input_detect|\horizontal:hcount[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.151      ; 2.784      ;
; 1.717 ; FP1                                              ; input_detect:input_detect|\horizontal:hcount[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.151      ; 2.784      ;
; 1.717 ; FP1                                              ; input_detect:input_detect|\horizontal:hcount[10]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.151      ; 2.784      ;
; 1.916 ; FP1                                              ; input_detect:input_detect|\horizontal:hblank_pulse[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 1.961      ; 2.395      ;
; 1.961 ; FP1                                              ; input_detect:input_detect|\horizontal:hcount[19]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.149      ; 2.538      ;
; 1.961 ; FP1                                              ; input_detect:input_detect|\horizontal:hcount[21]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.149      ; 2.538      ;
; 1.961 ; FP1                                              ; input_detect:input_detect|\horizontal:hcount[11]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.149      ; 2.538      ;
; 1.961 ; FP1                                              ; input_detect:input_detect|\horizontal:hcount[12]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.149      ; 2.538      ;
; 1.961 ; FP1                                              ; input_detect:input_detect|\horizontal:hcount[13]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.149      ; 2.538      ;
; 1.961 ; FP1                                              ; input_detect:input_detect|\horizontal:hcount[14]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.149      ; 2.538      ;
; 1.961 ; FP1                                              ; input_detect:input_detect|\horizontal:hcount[15]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.149      ; 2.538      ;
; 1.961 ; FP1                                              ; input_detect:input_detect|\horizontal:hcount[16]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.149      ; 2.538      ;
; 1.961 ; FP1                                              ; input_detect:input_detect|\horizontal:hcount[17]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.149      ; 2.538      ;
; 1.961 ; FP1                                              ; input_detect:input_detect|\horizontal:hcount[18]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.149      ; 2.538      ;
; 1.961 ; FP1                                              ; input_detect:input_detect|\horizontal:hcount[20]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.149      ; 2.538      ;
; 1.970 ; FP1                                              ; input_detect:input_detect|\horizontal:hblank_pulse[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 1.961      ; 2.341      ;
; 1.972 ; FP1                                              ; input_detect:input_detect|\horizontal:hblank_pulse[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 1.961      ; 2.339      ;
; 1.975 ; HSYNC                                            ; input_detect:input_detect|\horizontal:hcount[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.151      ; 2.526      ;
; 1.975 ; HSYNC                                            ; input_detect:input_detect|\horizontal:hcount[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.151      ; 2.526      ;
; 1.975 ; HSYNC                                            ; input_detect:input_detect|\horizontal:hcount[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.151      ; 2.526      ;
; 1.975 ; HSYNC                                            ; input_detect:input_detect|\horizontal:hcount[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.151      ; 2.526      ;
; 1.975 ; HSYNC                                            ; input_detect:input_detect|\horizontal:hcount[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.151      ; 2.526      ;
; 1.975 ; HSYNC                                            ; input_detect:input_detect|\horizontal:hcount[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.151      ; 2.526      ;
; 1.975 ; HSYNC                                            ; input_detect:input_detect|\horizontal:hcount[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.151      ; 2.526      ;
; 1.975 ; HSYNC                                            ; input_detect:input_detect|\horizontal:hcount[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.151      ; 2.526      ;
; 1.975 ; HSYNC                                            ; input_detect:input_detect|\horizontal:hcount[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.151      ; 2.526      ;
; 1.975 ; HSYNC                                            ; input_detect:input_detect|\horizontal:hcount[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.151      ; 2.526      ;
; 1.975 ; HSYNC                                            ; input_detect:input_detect|\horizontal:hcount[10]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.151      ; 2.526      ;
; 1.993 ; FP1                                              ; input_detect:input_detect|\horizontal:hblank_pulse[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 1.961      ; 2.318      ;
; 2.224 ; HSYNC                                            ; input_detect:input_detect|\horizontal:hcount[19]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.149      ; 2.275      ;
; 2.224 ; HSYNC                                            ; input_detect:input_detect|\horizontal:hcount[21]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.149      ; 2.275      ;
; 2.224 ; HSYNC                                            ; input_detect:input_detect|\horizontal:hcount[11]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.149      ; 2.275      ;
; 2.224 ; HSYNC                                            ; input_detect:input_detect|\horizontal:hcount[12]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.149      ; 2.275      ;
; 2.224 ; HSYNC                                            ; input_detect:input_detect|\horizontal:hcount[13]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.149      ; 2.275      ;
; 2.224 ; HSYNC                                            ; input_detect:input_detect|\horizontal:hcount[14]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.149      ; 2.275      ;
; 2.224 ; HSYNC                                            ; input_detect:input_detect|\horizontal:hcount[15]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.149      ; 2.275      ;
; 2.224 ; HSYNC                                            ; input_detect:input_detect|\horizontal:hcount[16]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.149      ; 2.275      ;
; 2.224 ; HSYNC                                            ; input_detect:input_detect|\horizontal:hcount[17]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.149      ; 2.275      ;
; 2.224 ; HSYNC                                            ; input_detect:input_detect|\horizontal:hcount[18]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.149      ; 2.275      ;
; 2.224 ; HSYNC                                            ; input_detect:input_detect|\horizontal:hcount[20]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 2.149      ; 2.275      ;
; 2.280 ; HSYNC                                            ; input_detect:input_detect|\horizontal:hblank_pulse[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 1.961      ; 2.031      ;
; 2.283 ; HSYNC                                            ; input_detect:input_detect|\horizontal:hblank_pulse[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 1.961      ; 2.028      ;
; 2.284 ; HSYNC                                            ; input_detect:input_detect|video_active                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 1.961      ; 2.027      ;
; 2.306 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.155      ; 2.199      ;
; 2.306 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.155      ; 2.199      ;
; 2.306 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.155      ; 2.199      ;
; 2.306 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.155      ; 2.199      ;
; 2.306 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.155      ; 2.199      ;
; 2.306 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.155      ; 2.199      ;
; 2.306 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.155      ; 2.199      ;
; 2.306 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.155      ; 2.199      ;
; 2.306 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.155      ; 2.199      ;
; 2.306 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.155      ; 2.199      ;
; 2.306 ; input_detect:input_detect|\horizontal:hpeak[1]   ; input_detect:input_detect|\horizontal:hcount[10]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.155      ; 2.199      ;
; 2.307 ; HSYNC                                            ; input_detect:input_detect|\horizontal:hblank_pulse[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 1.961      ; 2.004      ;
; 2.326 ; HSYNC                                            ; input_detect:input_detect|\horizontal:hpeak[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 1.960      ; 1.984      ;
; 2.326 ; HSYNC                                            ; input_detect:input_detect|\horizontal:hpeak[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 1.960      ; 1.984      ;
; 2.326 ; HSYNC                                            ; input_detect:input_detect|\horizontal:hpeak[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 1.960      ; 1.984      ;
; 2.337 ; HSYNC                                            ; input_detect:input_detect|\horizontal:hblank_pulse[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 1.961      ; 1.974      ;
; 2.352 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.155      ; 2.153      ;
; 2.352 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.155      ; 2.153      ;
; 2.352 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.155      ; 2.153      ;
; 2.352 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.155      ; 2.153      ;
; 2.352 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.155      ; 2.153      ;
; 2.352 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.155      ; 2.153      ;
; 2.352 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.155      ; 2.153      ;
; 2.352 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.155      ; 2.153      ;
; 2.352 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.155      ; 2.153      ;
; 2.352 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.155      ; 2.153      ;
; 2.352 ; input_detect:input_detect|\horizontal:hpeak[0]   ; input_detect:input_detect|\horizontal:hcount[10]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.155      ; 2.153      ;
; 2.367 ; input_detect:input_detect|\horizontal:hpeak[3]   ; input_detect:input_detect|\horizontal:hcount[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.155      ; 2.138      ;
; 2.367 ; input_detect:input_detect|\horizontal:hpeak[3]   ; input_detect:input_detect|\horizontal:hcount[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.155      ; 2.138      ;
; 2.367 ; input_detect:input_detect|\horizontal:hpeak[3]   ; input_detect:input_detect|\horizontal:hcount[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.155      ; 2.138      ;
; 2.367 ; input_detect:input_detect|\horizontal:hpeak[3]   ; input_detect:input_detect|\horizontal:hcount[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.155      ; 2.138      ;
; 2.367 ; input_detect:input_detect|\horizontal:hpeak[3]   ; input_detect:input_detect|\horizontal:hcount[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.155      ; 2.138      ;
; 2.367 ; input_detect:input_detect|\horizontal:hpeak[3]   ; input_detect:input_detect|\horizontal:hcount[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.155      ; 2.138      ;
; 2.367 ; input_detect:input_detect|\horizontal:hpeak[3]   ; input_detect:input_detect|\horizontal:hcount[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.155      ; 2.138      ;
; 2.367 ; input_detect:input_detect|\horizontal:hpeak[3]   ; input_detect:input_detect|\horizontal:hcount[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.155      ; 2.138      ;
; 2.367 ; input_detect:input_detect|\horizontal:hpeak[3]   ; input_detect:input_detect|\horizontal:hcount[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.155      ; 2.138      ;
; 2.367 ; input_detect:input_detect|\horizontal:hpeak[3]   ; input_detect:input_detect|\horizontal:hcount[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.155      ; 2.138      ;
; 2.367 ; input_detect:input_detect|\horizontal:hpeak[3]   ; input_detect:input_detect|\horizontal:hcount[10]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 0.155      ; 2.138      ;
; 2.395 ; HSYNC                                            ; input_detect:input_detect|\horizontal:hpeak[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 1.960      ; 1.915      ;
; 2.409 ; HSYNC                                            ; input_detect:input_detect|\horizontal:hpeak[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; 1.960      ; 1.901      ;
; 2.414 ; input_detect:input_detect|\horizontal:hcount[17] ; input_detect:input_detect|\horizontal:hcount[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.041     ; 1.895      ;
; 2.414 ; input_detect:input_detect|\horizontal:hcount[17] ; input_detect:input_detect|\horizontal:hcount[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.041     ; 1.895      ;
; 2.414 ; input_detect:input_detect|\horizontal:hcount[17] ; input_detect:input_detect|\horizontal:hcount[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.041     ; 1.895      ;
; 2.414 ; input_detect:input_detect|\horizontal:hcount[17] ; input_detect:input_detect|\horizontal:hcount[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.041     ; 1.895      ;
; 2.414 ; input_detect:input_detect|\horizontal:hcount[17] ; input_detect:input_detect|\horizontal:hcount[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.041     ; 1.895      ;
; 2.414 ; input_detect:input_detect|\horizontal:hcount[17] ; input_detect:input_detect|\horizontal:hcount[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.041     ; 1.895      ;
; 2.414 ; input_detect:input_detect|\horizontal:hcount[17] ; input_detect:input_detect|\horizontal:hcount[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.041     ; 1.895      ;
; 2.414 ; input_detect:input_detect|\horizontal:hcount[17] ; input_detect:input_detect|\horizontal:hcount[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.041     ; 1.895      ;
; 2.414 ; input_detect:input_detect|\horizontal:hcount[17] ; input_detect:input_detect|\horizontal:hcount[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.363        ; -0.041     ; 1.895      ;
+-------+--------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                         ;
+-------+-----------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 4.002 ; adc:inst2|pixel_adc[4]            ; genlock:inst4|pixel_d[1]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.038     ; 4.674      ;
; 4.021 ; adc:inst2|pixel_adc[3]            ; genlock:inst4|pixel_d[1]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.038     ; 4.655      ;
; 4.084 ; adc:inst2|pixel_adc[5]            ; genlock:inst4|pixel_d[1]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.038     ; 4.592      ;
; 4.129 ; adc:inst2|pixel_adc[4]            ; genlock:inst4|pixel_d[7]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.036     ; 4.549      ;
; 4.148 ; adc:inst2|pixel_adc[3]            ; genlock:inst4|pixel_d[7]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.036     ; 4.530      ;
; 4.173 ; genlock:inst4|aqua[8]             ; genlock:inst4|pixel_d[1]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.038     ; 4.503      ;
; 4.191 ; FP5                               ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; 2.136      ; 4.681      ;
; 4.211 ; adc:inst2|pixel_adc[5]            ; genlock:inst4|pixel_d[7]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.036     ; 4.467      ;
; 4.225 ; FP5                               ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; 2.138      ; 4.649      ;
; 4.246 ; genlock:inst4|\process_d:pixel[2] ; genlock:inst4|pixel_d[1]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.036     ; 4.432      ;
; 4.300 ; genlock:inst4|aqua[8]             ; genlock:inst4|pixel_d[7]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.036     ; 4.378      ;
; 4.301 ; genlock:inst4|\process_d:pixel[0] ; genlock:inst4|pixel_d[1]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.036     ; 4.377      ;
; 4.306 ; genlock:inst4|aqua[0]             ; genlock:inst4|pixel_d[1]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.038     ; 4.370      ;
; 4.321 ; genlock:inst4|aqua[3]             ; genlock:inst4|pixel_d[1]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.036     ; 4.357      ;
; 4.330 ; adc:inst2|pixel_adc[4]            ; genlock:inst4|pixel_d[5]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.034     ; 4.350      ;
; 4.340 ; genlock:inst4|hcount[3]           ; genlock:inst4|pixel_d[1]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.039     ; 4.335      ;
; 4.349 ; adc:inst2|pixel_adc[3]            ; genlock:inst4|pixel_d[5]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.034     ; 4.331      ;
; 4.373 ; genlock:inst4|\process_d:pixel[2] ; genlock:inst4|pixel_d[7]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.034     ; 4.307      ;
; 4.384 ; adc:inst2|pixel_adc[4]            ; genlock:inst4|pixel_d[2]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.038     ; 4.292      ;
; 4.401 ; genlock:inst4|\process_d:pixel[1] ; genlock:inst4|pixel_d[1]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.039     ; 4.274      ;
; 4.403 ; adc:inst2|pixel_adc[3]            ; genlock:inst4|pixel_d[2]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.038     ; 4.273      ;
; 4.412 ; adc:inst2|pixel_adc[5]            ; genlock:inst4|pixel_d[5]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.034     ; 4.268      ;
; 4.427 ; adc:inst2|pixel_adc[4]            ; genlock:inst4|pixel_d[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.035     ; 4.252      ;
; 4.428 ; genlock:inst4|\process_d:pixel[0] ; genlock:inst4|pixel_d[7]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.034     ; 4.252      ;
; 4.433 ; genlock:inst4|aqua[0]             ; genlock:inst4|pixel_d[7]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.036     ; 4.245      ;
; 4.439 ; adc:inst2|pixel_adc[4]            ; genlock:inst4|pixel_d[3]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.035     ; 4.240      ;
; 4.446 ; adc:inst2|pixel_adc[3]            ; genlock:inst4|pixel_d[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.035     ; 4.233      ;
; 4.448 ; genlock:inst4|aqua[3]             ; genlock:inst4|pixel_d[7]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.034     ; 4.232      ;
; 4.458 ; adc:inst2|pixel_adc[3]            ; genlock:inst4|pixel_d[3]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.035     ; 4.221      ;
; 4.466 ; adc:inst2|pixel_adc[5]            ; genlock:inst4|pixel_d[2]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.038     ; 4.210      ;
; 4.467 ; genlock:inst4|hcount[3]           ; genlock:inst4|pixel_d[7]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.037     ; 4.210      ;
; 4.469 ; adc:inst2|pixel_adc[4]            ; genlock:inst4|pixel_d[8]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.035     ; 4.210      ;
; 4.477 ; adc:inst2|pixel_adc[4]            ; genlock:inst4|pixel_d[6]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.035     ; 4.202      ;
; 4.488 ; adc:inst2|pixel_adc[3]            ; genlock:inst4|pixel_d[8]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.035     ; 4.191      ;
; 4.489 ; adc:inst2|pixel_adc[4]            ; genlock:inst4|pixel_d[4]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.034     ; 4.191      ;
; 4.493 ; genlock:inst4|aqua[5]             ; genlock:inst4|pixel_d[1]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.040     ; 4.181      ;
; 4.496 ; adc:inst2|pixel_adc[3]            ; genlock:inst4|pixel_d[6]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.035     ; 4.183      ;
; 4.501 ; genlock:inst4|aqua[8]             ; genlock:inst4|pixel_d[5]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.034     ; 4.179      ;
; 4.508 ; adc:inst2|pixel_adc[3]            ; genlock:inst4|pixel_d[4]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.034     ; 4.172      ;
; 4.509 ; adc:inst2|pixel_adc[5]            ; genlock:inst4|pixel_d[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.035     ; 4.170      ;
; 4.521 ; adc:inst2|pixel_adc[5]            ; genlock:inst4|pixel_d[3]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.035     ; 4.158      ;
; 4.526 ; genlock:inst4|aqua[2]             ; genlock:inst4|pixel_d[1]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.038     ; 4.150      ;
; 4.528 ; genlock:inst4|\process_d:pixel[1] ; genlock:inst4|pixel_d[7]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.037     ; 4.149      ;
; 4.533 ; genlock:inst4|hcount[4]           ; genlock:inst4|pixel_d[1]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.039     ; 4.142      ;
; 4.551 ; adc:inst2|pixel_adc[5]            ; genlock:inst4|pixel_d[8]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.035     ; 4.128      ;
; 4.555 ; genlock:inst4|aqua[8]             ; genlock:inst4|pixel_d[2]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.038     ; 4.121      ;
; 4.556 ; DIFFG                             ; adc:inst2|pixel_adc[5]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; 1.971      ; 4.129      ;
; 4.559 ; adc:inst2|pixel_adc[5]            ; genlock:inst4|pixel_d[6]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.035     ; 4.120      ;
; 4.571 ; adc:inst2|pixel_adc[5]            ; genlock:inst4|pixel_d[4]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.034     ; 4.109      ;
; 4.574 ; genlock:inst4|\process_d:pixel[2] ; genlock:inst4|pixel_d[5]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.032     ; 4.108      ;
; 4.587 ; genlock:inst4|aqua[7]             ; genlock:inst4|pixel_d[1]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.037     ; 4.090      ;
; 4.589 ; genlock:inst4|\process_d:pixel[2] ; genlock:inst4|pixel_d[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.033     ; 4.092      ;
; 4.606 ; DIFFB                             ; adc:inst2|pixel_adc[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; 1.970      ; 4.078      ;
; 4.610 ; genlock:inst4|aqua[8]             ; genlock:inst4|pixel_d[3]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.035     ; 4.069      ;
; 4.612 ; genlock:inst4|aqua[8]             ; genlock:inst4|pixel_d[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.035     ; 4.067      ;
; 4.620 ; genlock:inst4|aqua[5]             ; genlock:inst4|pixel_d[7]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.038     ; 4.056      ;
; 4.628 ; genlock:inst4|\process_d:pixel[2] ; genlock:inst4|pixel_d[2]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.036     ; 4.050      ;
; 4.629 ; genlock:inst4|\process_d:pixel[0] ; genlock:inst4|pixel_d[5]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.032     ; 4.053      ;
; 4.634 ; genlock:inst4|aqua[0]             ; genlock:inst4|pixel_d[5]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.034     ; 4.046      ;
; 4.639 ; genlock:inst4|\process_d:pixel[0] ; genlock:inst4|pixel_d[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.033     ; 4.042      ;
; 4.640 ; genlock:inst4|aqua[8]             ; genlock:inst4|pixel_d[8]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.035     ; 4.039      ;
; 4.648 ; genlock:inst4|aqua[8]             ; genlock:inst4|pixel_d[6]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.035     ; 4.031      ;
; 4.649 ; genlock:inst4|aqua[3]             ; genlock:inst4|pixel_d[5]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.032     ; 4.033      ;
; 4.653 ; genlock:inst4|aqua[2]             ; genlock:inst4|pixel_d[7]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.036     ; 4.025      ;
; 4.659 ; genlock:inst4|aqua[3]             ; genlock:inst4|pixel_d[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.033     ; 4.022      ;
; 4.660 ; genlock:inst4|hcount[4]           ; genlock:inst4|pixel_d[7]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.037     ; 4.017      ;
; 4.660 ; genlock:inst4|aqua[8]             ; genlock:inst4|pixel_d[4]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.034     ; 4.020      ;
; 4.665 ; genlock:inst4|aqua[0]             ; genlock:inst4|pixel_d[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.035     ; 4.014      ;
; 4.668 ; genlock:inst4|hcount[3]           ; genlock:inst4|pixel_d[5]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.035     ; 4.011      ;
; 4.683 ; genlock:inst4|\process_d:pixel[2] ; genlock:inst4|pixel_d[3]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.033     ; 3.998      ;
; 4.683 ; genlock:inst4|\process_d:pixel[0] ; genlock:inst4|pixel_d[2]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.036     ; 3.995      ;
; 4.688 ; genlock:inst4|aqua[0]             ; genlock:inst4|pixel_d[2]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.038     ; 3.988      ;
; 4.703 ; genlock:inst4|aqua[3]             ; genlock:inst4|pixel_d[2]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.036     ; 3.975      ;
; 4.713 ; genlock:inst4|\process_d:pixel[2] ; genlock:inst4|pixel_d[8]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.033     ; 3.968      ;
; 4.714 ; genlock:inst4|aqua[7]             ; genlock:inst4|pixel_d[7]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.035     ; 3.965      ;
; 4.721 ; genlock:inst4|\process_d:pixel[2] ; genlock:inst4|pixel_d[6]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.033     ; 3.960      ;
; 4.722 ; genlock:inst4|hcount[3]           ; genlock:inst4|pixel_d[2]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.039     ; 3.953      ;
; 4.729 ; genlock:inst4|\process_d:pixel[1] ; genlock:inst4|pixel_d[5]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.035     ; 3.950      ;
; 4.733 ; genlock:inst4|\process_d:pixel[2] ; genlock:inst4|pixel_d[4]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.032     ; 3.949      ;
; 4.738 ; genlock:inst4|\process_d:pixel[0] ; genlock:inst4|pixel_d[3]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.033     ; 3.943      ;
; 4.743 ; genlock:inst4|aqua[0]             ; genlock:inst4|pixel_d[3]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.035     ; 3.936      ;
; 4.758 ; genlock:inst4|aqua[3]             ; genlock:inst4|pixel_d[3]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.033     ; 3.923      ;
; 4.761 ; FP5                               ; genlock:inst4|aqua[8]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; 1.971      ; 3.924      ;
; 4.762 ; genlock:inst4|aqua[2]             ; genlock:inst4|pixel_d[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.035     ; 3.917      ;
; 4.768 ; genlock:inst4|\process_d:pixel[0] ; genlock:inst4|pixel_d[8]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.033     ; 3.913      ;
; 4.773 ; genlock:inst4|aqua[0]             ; genlock:inst4|pixel_d[8]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.035     ; 3.906      ;
; 4.776 ; genlock:inst4|\process_d:pixel[0] ; genlock:inst4|pixel_d[6]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.033     ; 3.905      ;
; 4.777 ; genlock:inst4|hcount[3]           ; genlock:inst4|pixel_d[3]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.036     ; 3.901      ;
; 4.779 ; genlock:inst4|hcount[3]           ; genlock:inst4|pixel_d[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.036     ; 3.899      ;
; 4.781 ; genlock:inst4|aqua[0]             ; genlock:inst4|pixel_d[6]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.035     ; 3.898      ;
; 4.783 ; genlock:inst4|\process_d:pixel[1] ; genlock:inst4|pixel_d[2]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.039     ; 3.892      ;
; 4.788 ; genlock:inst4|aqua[3]             ; genlock:inst4|pixel_d[8]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.033     ; 3.893      ;
; 4.788 ; genlock:inst4|\process_d:pixel[0] ; genlock:inst4|pixel_d[4]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.032     ; 3.894      ;
; 4.793 ; genlock:inst4|aqua[0]             ; genlock:inst4|pixel_d[4]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.034     ; 3.887      ;
; 4.796 ; genlock:inst4|aqua[3]             ; genlock:inst4|pixel_d[6]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.033     ; 3.885      ;
; 4.807 ; genlock:inst4|hcount[3]           ; genlock:inst4|pixel_d[8]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.036     ; 3.871      ;
; 4.808 ; genlock:inst4|aqua[3]             ; genlock:inst4|pixel_d[4]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.032     ; 3.874      ;
; 4.815 ; genlock:inst4|hcount[3]           ; genlock:inst4|pixel_d[6]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.036     ; 3.863      ;
; 4.821 ; genlock:inst4|aqua[5]             ; genlock:inst4|pixel_d[5]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.036     ; 3.857      ;
; 4.823 ; DIFFB                             ; adc:inst2|pixel_adc[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; 1.970      ; 3.861      ;
+-------+-----------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                  ;
+--------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 15.836 ; vgaout:inst|pixel[2]     ; VGAB0                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -2.062     ; 5.172      ;
; 15.869 ; vgaout:inst|barcolor[2]  ; VGAB0                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -2.062     ; 5.139      ;
; 17.447 ; vgaout:inst|barcolor[7]  ; VGAG2                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -2.060     ; 3.563      ;
; 17.540 ; vgaout:inst|pixel[8]     ; VGAR0                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -2.060     ; 3.470      ;
; 17.664 ; vgaout:inst|pixel[7]     ; VGAG2                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -2.062     ; 3.344      ;
; 17.676 ; vgaout:inst|pixel[9]     ; VGAR1                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -2.060     ; 3.334      ;
; 17.708 ; vgaout:inst|barcolor[8]  ; VGAR0                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -2.060     ; 3.302      ;
; 17.751 ; vgaout:inst|pixel[10]    ; VGAR2                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -2.058     ; 3.261      ;
; 17.815 ; vgaout:inst|pixel[6]     ; VGAG1                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -2.062     ; 3.193      ;
; 17.843 ; vgaout:inst|barcolor[9]  ; VGAR1                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -2.060     ; 3.167      ;
; 17.898 ; vgaout:inst|pixel[4]     ; VGAB2                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -2.062     ; 3.110      ;
; 17.919 ; vgaout:inst|barcolor[10] ; VGAR2                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -2.058     ; 3.093      ;
; 17.972 ; vgaout:inst|barcolor[3]  ; VGAB1                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -2.060     ; 3.038      ;
; 17.983 ; vgaout:inst|pixel[5]     ; VGAG0                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -2.062     ; 3.025      ;
; 18.012 ; vgaout:inst|barcolor[5]  ; VGAG0                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -2.062     ; 2.996      ;
; 18.057 ; vgaout:inst|barcolor[6]  ; VGAG1                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -2.062     ; 2.951      ;
; 18.196 ; vgaout:inst|pixel[3]     ; VGAB1                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -2.062     ; 2.812      ;
; 18.271 ; vgaout:inst|barcolor[1]  ; VGAHS                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -2.056     ; 2.743      ;
; 18.313 ; vgaout:inst|barcolor[4]  ; VGAB2                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -2.060     ; 2.697      ;
; 18.532 ; vgaout:inst|pixel[0]     ; VGAVS                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -2.065     ; 2.473      ;
; 19.239 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.037     ; 5.801      ;
; 19.349 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.037     ; 5.691      ;
; 19.382 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.037     ; 5.658      ;
; 19.449 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.041     ; 5.587      ;
; 19.452 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.037     ; 5.588      ;
; 19.499 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.037     ; 5.541      ;
; 19.529 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.037     ; 5.511      ;
; 19.530 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.037     ; 5.510      ;
; 19.554 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.039     ; 5.484      ;
; 19.559 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.041     ; 5.477      ;
; 19.576 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.039     ; 5.462      ;
; 19.576 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.037     ; 5.464      ;
; 19.592 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.041     ; 5.444      ;
; 19.598 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.037     ; 5.442      ;
; 19.609 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.039     ; 5.429      ;
; 19.609 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.037     ; 5.431      ;
; 19.623 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.039     ; 5.415      ;
; 19.633 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.037     ; 5.407      ;
; 19.640 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.037     ; 5.400      ;
; 19.642 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.039     ; 5.396      ;
; 19.642 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.037     ; 5.398      ;
; 19.662 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.041     ; 5.374      ;
; 19.664 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.039     ; 5.374      ;
; 19.673 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.037     ; 5.367      ;
; 19.674 ; vgaout:inst|hcount[6]    ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.037     ; 5.366      ;
; 19.684 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.037     ; 5.356      ;
; 19.686 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.039     ; 5.352      ;
; 19.697 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.039     ; 5.341      ;
; 19.712 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.037     ; 5.328      ;
; 19.719 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.039     ; 5.319      ;
; 19.719 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.039     ; 5.319      ;
; 19.733 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.039     ; 5.305      ;
; 19.739 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.041     ; 5.297      ;
; 19.743 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.037     ; 5.297      ;
; 19.744 ; vgaout:inst|hcount[7]    ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.037     ; 5.296      ;
; 19.749 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.037     ; 5.291      ;
; 19.752 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.039     ; 5.286      ;
; 19.752 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.039     ; 5.286      ;
; 19.766 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.039     ; 5.272      ;
; 19.767 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.039     ; 5.271      ;
; 19.785 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.039     ; 5.253      ;
; 19.786 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.041     ; 5.250      ;
; 19.789 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.037     ; 5.251      ;
; 19.789 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.039     ; 5.249      ;
; 19.808 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.041     ; 5.228      ;
; 19.813 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.037     ; 5.227      ;
; 19.819 ; vgaout:inst|vcount[4]    ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.031     ; 5.227      ;
; 19.820 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.037     ; 5.220      ;
; 19.822 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.039     ; 5.216      ;
; 19.835 ; vgaout:inst|hcount[5]    ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.037     ; 5.205      ;
; 19.836 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.037     ; 5.204      ;
; 19.836 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.039     ; 5.202      ;
; 19.843 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.041     ; 5.193      ;
; 19.844 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.039     ; 5.194      ;
; 19.855 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.039     ; 5.183      ;
; 19.858 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.037     ; 5.182      ;
; 19.866 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.039     ; 5.172      ;
; 19.867 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.037     ; 5.173      ;
; 19.869 ; vgaout:inst|vcount[2]    ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.031     ; 5.177      ;
; 19.884 ; vgaout:inst|hcount[6]    ; vgaout:inst|barcolor[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.041     ; 5.152      ;
; 19.889 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.037     ; 5.151      ;
; 19.891 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.039     ; 5.147      ;
; 19.893 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.037     ; 5.147      ;
; 19.894 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.041     ; 5.142      ;
; 19.899 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.039     ; 5.139      ;
; 19.913 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.039     ; 5.125      ;
; 19.913 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.039     ; 5.125      ;
; 19.913 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.039     ; 5.125      ;
; 19.924 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.037     ; 5.116      ;
; 19.931 ; vgaout:inst|vcount[3]    ; vgaout:inst|barcolor[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.031     ; 5.115      ;
; 19.932 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.039     ; 5.106      ;
; 19.934 ; vgaout:inst|hcount[6]    ; vgaout:inst|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.037     ; 5.106      ;
; 19.935 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.039     ; 5.103      ;
; 19.944 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.037     ; 5.096      ;
; 19.946 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.039     ; 5.092      ;
; 19.948 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.039     ; 5.090      ;
; 19.954 ; vgaout:inst|hcount[7]    ; vgaout:inst|barcolor[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.041     ; 5.082      ;
; 19.959 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.041     ; 5.077      ;
; 19.960 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.039     ; 5.078      ;
; 19.965 ; vgaout:inst|hcount[6]    ; vgaout:inst|barcolor[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25.090       ; -0.037     ; 5.075      ;
+--------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.140 ; sdram:inst1|pixelOut[8]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.465      ;
; 0.141 ; sdram:inst1|pixelOut[3]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.466      ;
; 0.142 ; sdram:inst1|pixelOut[7]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.467      ;
; 0.144 ; sdram:inst1|pixelOut[5]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.469      ;
; 0.145 ; sdram:inst1|pixelOut[2]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.470      ;
; 0.147 ; genlock:inst4|col_number[0]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.469      ;
; 0.149 ; sdram:inst1|pixelOut[1]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.474      ;
; 0.149 ; sdram:inst1|pixelOut[4]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.474      ;
; 0.149 ; sdram:inst1|pixelOut[6]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.474      ;
; 0.152 ; sdram:inst1|colLoadNr[3]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.477      ;
; 0.153 ; sdram:inst1|pixelOut[0]                    ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.478      ;
; 0.154 ; sdram:inst1|colLoadNr[8]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.479      ;
; 0.157 ; sdram:inst1|colLoadNr[1]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.482      ;
; 0.161 ; sdram:inst1|colLoadNr[5]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.486      ;
; 0.164 ; sdram:inst1|colLoadNr[2]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.489      ;
; 0.164 ; sdram:inst1|colLoadNr[4]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.489      ;
; 0.166 ; genlock:inst4|col_number[8]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.487      ;
; 0.168 ; genlock:inst4|col_number[3]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.489      ;
; 0.168 ; sdram:inst1|colLoadNr[0]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.493      ;
; 0.169 ; genlock:inst4|col_number[6]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.490      ;
; 0.169 ; sdram:inst1|colLoadNr[7]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.494      ;
; 0.170 ; genlock:inst4|col_number[3]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.215      ; 0.489      ;
; 0.171 ; genlock:inst4|col_number[4]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.215      ; 0.490      ;
; 0.180 ; sdram:inst1|colLoadNr[9]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.505      ;
; 0.181 ; genlock:inst4|col_number[4]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.502      ;
; 0.181 ; genlock:inst4|col_number[8]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.215      ; 0.500      ;
; 0.184 ; genlock:inst4|col_number[6]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.215      ; 0.503      ;
; 0.186 ; sdram:inst1|colLoadNr[6]                   ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.511      ;
; 0.186 ; genlock:inst4|artifact_mode                ; genlock:inst4|artifact_mode                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc:inst2|\channel_red0:red_adc[4]         ; adc:inst2|\channel_red0:red_adc[4]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc:inst2|\channel_red0:red_adc[3]         ; adc:inst2|\channel_red0:red_adc[3]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc:inst2|\channel_red0:red_adc[2]         ; adc:inst2|\channel_red0:red_adc[2]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc:inst2|\channel_red0:red_adc[0]         ; adc:inst2|\channel_red0:red_adc[0]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc:inst2|\channel_green0:green_adc[1]     ; adc:inst2|\channel_green0:green_adc[1]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc:inst2|\channel_green0:green_adc[0]     ; adc:inst2|\channel_green0:green_adc[0]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc:inst2|\channel_green0:green_adc[6]     ; adc:inst2|\channel_green0:green_adc[6]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc:inst2|\channel_green0:green_adc[3]     ; adc:inst2|\channel_green0:green_adc[3]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc:inst2|\channel_green0:green_adc[2]     ; adc:inst2|\channel_green0:green_adc[2]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; counter:inst3|\count:bitcount[2]           ; counter:inst3|\count:bitcount[2]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; counter:inst3|\count:bitcount[1]           ; counter:inst3|\count:bitcount[1]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram:inst1|SdrLdq                         ; sdram:inst1|SdrLdq                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:inst1|SdrBa1                         ; sdram:inst1|SdrBa1                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:inst1|SdrRoutine.SdrRoutine_Idle     ; sdram:inst1|SdrRoutine.SdrRoutine_Idle                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:inst1|SdrRoutine.SdrRoutine_Init     ; sdram:inst1|SdrRoutine.SdrRoutine_Init                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:inst1|SdrRoutine.SdrRoutine_LoadRow  ; sdram:inst1|SdrRoutine.SdrRoutine_LoadRow                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:inst1|SdrRoutine.SdrRoutine_StoreRow ; sdram:inst1|SdrRoutine.SdrRoutine_StoreRow                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:inst1|SdrRoutine.SdrRoutine_Null     ; sdram:inst1|SdrRoutine.SdrRoutine_Null                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc:inst2|\channel_blue0:blue_adc[6]       ; adc:inst2|\channel_blue0:blue_adc[6]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc:inst2|\channel_blue0:blue_adc[4]       ; adc:inst2|\channel_blue0:blue_adc[4]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc:inst2|\channel_blue0:blue_adc[5]       ; adc:inst2|\channel_blue0:blue_adc[5]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc:inst2|\channel_blue0:blue_adc[1]       ; adc:inst2|\channel_blue0:blue_adc[1]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc:inst2|\channel_blue0:blue_adc[2]       ; adc:inst2|\channel_blue0:blue_adc[2]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc:inst2|\channel_blue0:blue_adc[3]       ; adc:inst2|\channel_blue0:blue_adc[3]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc:inst2|\channel_blue0:blue_adc[0]       ; adc:inst2|\channel_blue0:blue_adc[0]                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc:inst2|\channel_red0:red_adc[6]         ; adc:inst2|\channel_red0:red_adc[6]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc:inst2|\channel_red0:red_adc[5]         ; adc:inst2|\channel_red0:red_adc[5]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc:inst2|\channel_red0:red_adc[1]         ; adc:inst2|\channel_red0:red_adc[1]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc:inst2|\channel_green0:green_adc[4]     ; adc:inst2|\channel_green0:green_adc[4]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc:inst2|\channel_green0:green_adc[5]     ; adc:inst2|\channel_green0:green_adc[5]                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; genlock:inst4|top_border[1]                ; genlock:inst4|top_border[1]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; vgaout:inst|load_req                       ; vgaout:inst|load_req                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; genlock:inst4|hcount[0]                    ; genlock:inst4|hcount[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; genlock:inst4|column[0]                    ; genlock:inst4|column[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; genlock:inst4|vcount[0]                    ; genlock:inst4|vcount[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; counter:inst3|\count:bitcount[0]           ; counter:inst3|\count:bitcount[0]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sdram:inst1|SdrAddress[0]                  ; sdram:inst1|SdrAddress[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; sdram:inst1|curRow[9]                      ; sdram:inst1|SdrAddress[18]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.315      ;
; 0.200 ; sdram:inst1|colStoreNr[1]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 0.484      ;
; 0.202 ; sdram:inst1|colStoreNr[6]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 0.486      ;
; 0.205 ; sdram:inst1|colStoreNr[9]                  ; sdram:inst1|colStoreNr[9]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sdram:inst1|colStoreNr[4]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 0.489      ;
; 0.205 ; genlock:inst4|vcount[0]                    ; genlock:inst4|row_number[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; genlock:inst4|column[0]                    ; genlock:inst4|col_number[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sdram:inst1|colLoadNr[9]                   ; sdram:inst1|colLoadNr[9]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.325      ;
; 0.210 ; genlock:inst4|column[11]                   ; genlock:inst4|column[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.330      ;
; 0.213 ; sdram:inst1|colStoreNr[1]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.499      ;
; 0.214 ; sdram:inst1|colStoreNr[8]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 0.498      ;
; 0.215 ; sdram:inst1|colStoreNr[9]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 0.499      ;
; 0.218 ; sdram:inst1|colStoreNr[2]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 0.502      ;
; 0.254 ; sdram:inst1|curRow[6]                      ; sdram:inst1|SdrAddress[15]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.373      ;
; 0.254 ; sdram:inst1|curRow[2]                      ; sdram:inst1|SdrAddress[11]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.373      ;
; 0.254 ; sdram:inst1|curRow[0]                      ; sdram:inst1|SdrAddress[9]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.373      ;
; 0.257 ; sdram:inst1|SdrAddress[22]                 ; sdram:inst1|SdrBa0                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.377      ;
; 0.257 ; genlock:inst4|col_number[2]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.578      ;
; 0.257 ; sdram:inst1|curRow[7]                      ; sdram:inst1|SdrAddress[16]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.376      ;
; 0.259 ; genlock:inst4|col_number[2]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.215      ; 0.578      ;
; 0.277 ; genlock:inst4|column[9]                    ; genlock:inst4|col_number[9]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.397      ;
; 0.279 ; counter:inst3|\count:bitcount[0]           ; counter:inst3|\count:bitcount[2]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.400      ;
; 0.280 ; counter:inst3|\count:bitcount[0]           ; counter:inst3|\count:bitcount[1]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.401      ;
; 0.282 ; counter:inst3|\count:bitcount[0]           ; counter:inst3|q[0]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.403      ;
; 0.284 ; genlock:inst4|vcount[9]                    ; genlock:inst4|row_number[9]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.403      ;
; 0.286 ; genlock:inst4|col_number[5]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.607      ;
; 0.288 ; genlock:inst4|col_number[5]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.215      ; 0.607      ;
; 0.291 ; genlock:inst4|col_number[9]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.612      ;
; 0.291 ; sdram:inst1|refreshDelayCounter[11]        ; sdram:inst1|refreshDelayCounter[11]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.411      ;
; 0.292 ; sdram:inst1|refreshDelayCounter[9]         ; sdram:inst1|refreshDelayCounter[9]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.412      ;
; 0.293 ; sdram:inst1|refreshDelayCounter[23]        ; sdram:inst1|refreshDelayCounter[23]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; sdram:inst1|refreshDelayCounter[15]        ; sdram:inst1|refreshDelayCounter[15]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; sdram:inst1|refreshDelayCounter[13]        ; sdram:inst1|refreshDelayCounter[13]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; sdram:inst1|refreshDelayCounter[12]        ; sdram:inst1|refreshDelayCounter[12]                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.413      ;
+-------+--------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                   ;
+-------+---------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.184 ; vgaout:inst|col_number[0] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 0.466      ;
; 0.185 ; vgaout:inst|\bar:posx[0]  ; vgaout:inst|\bar:posx[0]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; vgaout:inst|\bar:posx[1]  ; vgaout:inst|\bar:posx[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; vgaout:inst|\bar:posx[2]  ; vgaout:inst|\bar:posx[2]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; vgaout:inst|\bar:posx[3]  ; vgaout:inst|\bar:posx[3]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; vgaout:inst|\bar:posy[2]  ; vgaout:inst|\bar:posy[2]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:inst|\bar:posy[1]  ; vgaout:inst|\bar:posy[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:inst|\bar:posy[0]  ; vgaout:inst|\bar:posy[0]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:inst|\bar:posx[4]  ; vgaout:inst|\bar:posx[4]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:inst|\bar:posx[5]  ; vgaout:inst|\bar:posx[5]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:inst|\bar:posx[6]  ; vgaout:inst|\bar:posx[6]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:inst|\bar:posx[7]  ; vgaout:inst|\bar:posx[7]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:inst|\bar:posx[8]  ; vgaout:inst|\bar:posx[8]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:inst|\bar:posx[9]  ; vgaout:inst|\bar:posx[9]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:inst|\bar:posx[10] ; vgaout:inst|\bar:posx[10]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:inst|vcount[0]     ; vgaout:inst|vcount[0]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:inst|vcount[1]     ; vgaout:inst|vcount[1]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:inst|vcount[2]     ; vgaout:inst|vcount[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:inst|vcount[3]     ; vgaout:inst|vcount[3]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:inst|vcount[4]     ; vgaout:inst|vcount[4]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:inst|vcount[5]     ; vgaout:inst|vcount[5]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:inst|vcount[6]     ; vgaout:inst|vcount[6]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:inst|vcount[7]     ; vgaout:inst|vcount[7]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:inst|vcount[8]     ; vgaout:inst|vcount[8]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:inst|vcount[9]     ; vgaout:inst|vcount[9]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.188 ; vgaout:inst|col_number[8] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 0.470      ;
; 0.202 ; vgaout:inst|col_number[1] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 0.484      ;
; 0.203 ; vgaout:inst|hcount[13]    ; vgaout:inst|hcount[13]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.324      ;
; 0.205 ; vgaout:inst|col_number[5] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 0.487      ;
; 0.210 ; vgaout:inst|col_number[9] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 0.492      ;
; 0.266 ; vgaout:inst|hsync         ; vgaout:inst|barcolor[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 0.403      ;
; 0.267 ; vgaout:inst|videov        ; vgaout:inst|pixel[10]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; vgaout:inst|videov        ; vgaout:inst|barcolor[10]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.389      ;
; 0.285 ; vgaout:inst|vcount[2]     ; vgaout:inst|row_number[1]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.406      ;
; 0.287 ; vgaout:inst|vcount[1]     ; vgaout:inst|row_number[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.408      ;
; 0.289 ; vgaout:inst|col_number[3] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 0.571      ;
; 0.295 ; vgaout:inst|col_number[2] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 0.577      ;
; 0.302 ; vgaout:inst|col_number[7] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 0.584      ;
; 0.304 ; vgaout:inst|hcount[2]     ; vgaout:inst|hcount[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; vgaout:inst|hcount[1]     ; vgaout:inst|hcount[1]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; vgaout:inst|hcount[12]    ; vgaout:inst|hcount[12]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; vgaout:inst|hcount[9]     ; vgaout:inst|hcount[9]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; vgaout:inst|hcount[7]     ; vgaout:inst|hcount[7]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; vgaout:inst|hcount[4]     ; vgaout:inst|hcount[4]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; vgaout:inst|hcount[3]     ; vgaout:inst|hcount[3]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; vgaout:inst|hcount[11]    ; vgaout:inst|hcount[11]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; vgaout:inst|hcount[6]     ; vgaout:inst|hcount[6]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.427      ;
; 0.316 ; vgaout:inst|hcount[0]     ; vgaout:inst|hcount[0]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.437      ;
; 0.318 ; vgaout:inst|vcount[3]     ; vgaout:inst|row_number[2]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.439      ;
; 0.318 ; vgaout:inst|hcount[8]     ; vgaout:inst|hcount[8]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.439      ;
; 0.331 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[3]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.452      ;
; 0.338 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[1]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.459      ;
; 0.339 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[2]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.460      ;
; 0.340 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.461      ;
; 0.342 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[4]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.463      ;
; 0.344 ; vgaout:inst|vcount[6]     ; vgaout:inst|row_number[8]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.465      ;
; 0.357 ; vgaout:inst|vcount[4]     ; vgaout:inst|row_number[3]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.478      ;
; 0.374 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[7]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.495      ;
; 0.374 ; vgaout:inst|vcount[8]     ; vgaout:inst|row_number[7]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.495      ;
; 0.390 ; vgaout:inst|vcount[5]     ; vgaout:inst|vsync                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.513      ;
; 0.395 ; vgaout:inst|vcount[8]     ; vgaout:inst|row_number[8]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.516      ;
; 0.412 ; vgaout:inst|vcount[7]     ; vgaout:inst|row_number[7]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.533      ;
; 0.414 ; vgaout:inst|vcount[5]     ; vgaout:inst|row_number[4]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.535      ;
; 0.423 ; vgaout:inst|hcount[9]     ; vgaout:inst|col_number[9]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.542      ;
; 0.432 ; vgaout:inst|vcount[7]     ; vgaout:inst|row_number[8]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.553      ;
; 0.435 ; vgaout:inst|vcount[6]     ; vgaout:inst|row_number[7]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.556      ;
; 0.443 ; vgaout:inst|videov        ; vgaout:inst|barcolor[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.568      ;
; 0.445 ; vgaout:inst|videov        ; vgaout:inst|pixel[7]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.570      ;
; 0.446 ; vgaout:inst|videov        ; vgaout:inst|pixel[4]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.571      ;
; 0.452 ; vgaout:inst|hcount[5]     ; vgaout:inst|hcount[10]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; vgaout:inst|hcount[1]     ; vgaout:inst|hcount[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; vgaout:inst|hcount[3]     ; vgaout:inst|hcount[4]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; vgaout:inst|hcount[7]     ; vgaout:inst|hcount[8]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; vgaout:inst|hcount[11]    ; vgaout:inst|hcount[12]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.576      ;
; 0.462 ; vgaout:inst|col_number[4] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 0.744      ;
; 0.462 ; vgaout:inst|hcount[2]     ; vgaout:inst|hcount[3]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; vgaout:inst|hcount[12]    ; vgaout:inst|hcount[13]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; vgaout:inst|hcount[0]     ; vgaout:inst|hcount[1]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; vgaout:inst|hcount[6]     ; vgaout:inst|hcount[7]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; vgaout:inst|hcount[2]     ; vgaout:inst|hcount[4]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; vgaout:inst|hcount[4]     ; vgaout:inst|hcount[6]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; vgaout:inst|hcount[0]     ; vgaout:inst|hcount[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; vgaout:inst|hcount[6]     ; vgaout:inst|hcount[8]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.588      ;
; 0.473 ; vgaout:inst|hcount[11]    ; vgaout:inst|hcount[5]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.594      ;
; 0.475 ; vgaout:inst|hcount[11]    ; vgaout:inst|hcount[10]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.596      ;
; 0.476 ; vgaout:inst|hcount[8]     ; vgaout:inst|hcount[9]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.597      ;
; 0.492 ; vgaout:inst|col_number[6] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 0.774      ;
; 0.493 ; vgaout:inst|hcount[0]     ; vgaout:inst|col_number[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.612      ;
; 0.516 ; vgaout:inst|hcount[1]     ; vgaout:inst|hcount[3]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; vgaout:inst|hcount[9]     ; vgaout:inst|hcount[11]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; vgaout:inst|hcount[7]     ; vgaout:inst|hcount[9]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; vgaout:inst|hcount[11]    ; vgaout:inst|hcount[13]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.639      ;
; 0.519 ; vgaout:inst|hcount[1]     ; vgaout:inst|hcount[4]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; vgaout:inst|hcount[9]     ; vgaout:inst|hcount[12]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; vgaout:inst|hcount[3]     ; vgaout:inst|hcount[6]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.641      ;
; 0.522 ; vgaout:inst|vsync         ; vgaout:inst|pixel[0]                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.650      ;
; 0.524 ; vgaout:inst|hcount[6]     ; vgaout:inst|col_number[6]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.643      ;
; 0.529 ; vgaout:inst|hcount[4]     ; vgaout:inst|hcount[7]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; vgaout:inst|hcount[0]     ; vgaout:inst|hcount[3]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; vgaout:inst|hcount[6]     ; vgaout:inst|hcount[9]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.651      ;
+-------+---------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                            ;
+-------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.187 ; input_detect:input_detect|video_active                ; input_detect:input_detect|video_active                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; input_detect:input_detect|\horizontal:hpeak[4]        ; input_detect:input_detect|\horizontal:hpeak[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; input_detect:input_detect|\horizontal:horsync         ; input_detect:input_detect|\horizontal:horsync         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; input_detect:input_detect|\horizontal:hblank_pulse[0] ; input_detect:input_detect|\horizontal:hblank_pulse[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; input_detect:input_detect|\horizontal:hpeak[0]        ; input_detect:input_detect|\horizontal:hpeak[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.198 ; input_detect:input_detect|\horizontal:hcount[21]      ; input_detect:input_detect|\horizontal:hcount[21]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.325      ;
; 0.286 ; input_detect:input_detect|\horizontal:hcount[1]       ; input_detect:input_detect|\horizontal:hcount[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.413      ;
; 0.286 ; input_detect:input_detect|\horizontal:hcount[10]      ; input_detect:input_detect|\horizontal:hcount[10]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.413      ;
; 0.287 ; input_detect:input_detect|\horizontal:hcount[3]       ; input_detect:input_detect|\horizontal:hcount[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.414      ;
; 0.287 ; input_detect:input_detect|\horizontal:hcount[8]       ; input_detect:input_detect|\horizontal:hcount[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.414      ;
; 0.287 ; input_detect:input_detect|\horizontal:hcount[9]       ; input_detect:input_detect|\horizontal:hcount[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.414      ;
; 0.287 ; input_detect:input_detect|\horizontal:hcount[11]      ; input_detect:input_detect|\horizontal:hcount[11]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.414      ;
; 0.288 ; input_detect:input_detect|\horizontal:hcount[2]       ; input_detect:input_detect|\horizontal:hcount[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.415      ;
; 0.288 ; input_detect:input_detect|\horizontal:hcount[5]       ; input_detect:input_detect|\horizontal:hcount[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.415      ;
; 0.288 ; input_detect:input_detect|\horizontal:hcount[6]       ; input_detect:input_detect|\horizontal:hcount[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.415      ;
; 0.288 ; input_detect:input_detect|\horizontal:hcount[7]       ; input_detect:input_detect|\horizontal:hcount[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.415      ;
; 0.288 ; input_detect:input_detect|\horizontal:hcount[12]      ; input_detect:input_detect|\horizontal:hcount[12]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.415      ;
; 0.288 ; input_detect:input_detect|\horizontal:hcount[13]      ; input_detect:input_detect|\horizontal:hcount[13]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.415      ;
; 0.289 ; input_detect:input_detect|\horizontal:hcount[4]       ; input_detect:input_detect|\horizontal:hcount[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.416      ;
; 0.291 ; input_detect:input_detect|\horizontal:hcount[14]      ; input_detect:input_detect|\horizontal:hcount[14]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.418      ;
; 0.292 ; input_detect:input_detect|\horizontal:hcount[19]      ; input_detect:input_detect|\horizontal:hcount[19]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.419      ;
; 0.293 ; input_detect:input_detect|\horizontal:hcount[15]      ; input_detect:input_detect|\horizontal:hcount[15]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.420      ;
; 0.293 ; input_detect:input_detect|\horizontal:hcount[16]      ; input_detect:input_detect|\horizontal:hcount[16]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.420      ;
; 0.294 ; input_detect:input_detect|\horizontal:hcount[20]      ; input_detect:input_detect|\horizontal:hcount[20]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.421      ;
; 0.294 ; input_detect:input_detect|\horizontal:hcount[18]      ; input_detect:input_detect|\horizontal:hcount[18]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.421      ;
; 0.296 ; input_detect:input_detect|\horizontal:hcount[0]       ; input_detect:input_detect|\horizontal:hcount[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.423      ;
; 0.298 ; input_detect:input_detect|\horizontal:hcount[17]      ; input_detect:input_detect|\horizontal:hcount[17]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.425      ;
; 0.390 ; input_detect:input_detect|\horizontal:hblank_pulse[3] ; input_detect:input_detect|hblank_out                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.510      ;
; 0.392 ; input_detect:input_detect|\horizontal:hblank_pulse[3] ; input_detect:input_detect|\horizontal:hblank_pulse[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.512      ;
; 0.395 ; input_detect:input_detect|\horizontal:hblank_pulse[3] ; input_detect:input_detect|\horizontal:hblank_pulse[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.515      ;
; 0.435 ; input_detect:input_detect|\horizontal:hcount[1]       ; input_detect:input_detect|\horizontal:hcount[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.562      ;
; 0.436 ; input_detect:input_detect|\horizontal:hcount[9]       ; input_detect:input_detect|\horizontal:hcount[10]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.563      ;
; 0.436 ; input_detect:input_detect|\horizontal:hcount[11]      ; input_detect:input_detect|\horizontal:hcount[12]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.563      ;
; 0.436 ; input_detect:input_detect|\horizontal:hcount[3]       ; input_detect:input_detect|\horizontal:hcount[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.563      ;
; 0.437 ; input_detect:input_detect|\horizontal:hcount[7]       ; input_detect:input_detect|\horizontal:hcount[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.564      ;
; 0.437 ; input_detect:input_detect|\horizontal:hcount[5]       ; input_detect:input_detect|\horizontal:hcount[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.564      ;
; 0.437 ; input_detect:input_detect|\horizontal:hcount[13]      ; input_detect:input_detect|\horizontal:hcount[14]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.564      ;
; 0.441 ; input_detect:input_detect|\horizontal:hcount[19]      ; input_detect:input_detect|\horizontal:hcount[20]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.568      ;
; 0.442 ; input_detect:input_detect|\horizontal:hcount[15]      ; input_detect:input_detect|\horizontal:hcount[16]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.569      ;
; 0.445 ; input_detect:input_detect|\horizontal:hcount[0]       ; input_detect:input_detect|\horizontal:hcount[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.572      ;
; 0.445 ; input_detect:input_detect|\horizontal:hcount[8]       ; input_detect:input_detect|\horizontal:hcount[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.572      ;
; 0.446 ; input_detect:input_detect|\horizontal:hcount[2]       ; input_detect:input_detect|\horizontal:hcount[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.573      ;
; 0.446 ; input_detect:input_detect|\horizontal:hcount[10]      ; input_detect:input_detect|\horizontal:hcount[11]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.571      ;
; 0.446 ; input_detect:input_detect|\horizontal:hcount[6]       ; input_detect:input_detect|\horizontal:hcount[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.573      ;
; 0.446 ; input_detect:input_detect|\horizontal:hcount[12]      ; input_detect:input_detect|\horizontal:hcount[13]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.573      ;
; 0.447 ; input_detect:input_detect|\horizontal:hcount[4]       ; input_detect:input_detect|\horizontal:hcount[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.574      ;
; 0.447 ; input_detect:input_detect|\horizontal:hcount[17]      ; input_detect:input_detect|\horizontal:hcount[18]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.574      ;
; 0.448 ; input_detect:input_detect|\horizontal:hcount[0]       ; input_detect:input_detect|\horizontal:hcount[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.575      ;
; 0.448 ; input_detect:input_detect|\horizontal:hcount[8]       ; input_detect:input_detect|\horizontal:hcount[10]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.575      ;
; 0.449 ; input_detect:input_detect|\horizontal:hcount[14]      ; input_detect:input_detect|\horizontal:hcount[15]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.576      ;
; 0.449 ; input_detect:input_detect|\horizontal:hcount[10]      ; input_detect:input_detect|\horizontal:hcount[12]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; input_detect:input_detect|\horizontal:hcount[2]       ; input_detect:input_detect|\horizontal:hcount[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.576      ;
; 0.449 ; input_detect:input_detect|\horizontal:hcount[6]       ; input_detect:input_detect|\horizontal:hcount[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.576      ;
; 0.449 ; input_detect:input_detect|\horizontal:hcount[12]      ; input_detect:input_detect|\horizontal:hcount[14]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.576      ;
; 0.450 ; input_detect:input_detect|\horizontal:hcount[4]       ; input_detect:input_detect|\horizontal:hcount[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.577      ;
; 0.451 ; input_detect:input_detect|\horizontal:hpeak[1]        ; input_detect:input_detect|\horizontal:hpeak[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.571      ;
; 0.451 ; input_detect:input_detect|\horizontal:hcount[16]      ; input_detect:input_detect|\horizontal:hcount[17]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.578      ;
; 0.452 ; input_detect:input_detect|\horizontal:hcount[20]      ; input_detect:input_detect|\horizontal:hcount[21]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.579      ;
; 0.452 ; input_detect:input_detect|\horizontal:hcount[18]      ; input_detect:input_detect|\horizontal:hcount[19]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.579      ;
; 0.452 ; input_detect:input_detect|\horizontal:hcount[14]      ; input_detect:input_detect|\horizontal:hcount[16]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.579      ;
; 0.454 ; input_detect:input_detect|\horizontal:hcount[16]      ; input_detect:input_detect|\horizontal:hcount[18]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.581      ;
; 0.455 ; input_detect:input_detect|\horizontal:hcount[18]      ; input_detect:input_detect|\horizontal:hcount[20]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.582      ;
; 0.457 ; input_detect:input_detect|\horizontal:hblank_pulse[0] ; input_detect:input_detect|hblank_out                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; input_detect:input_detect|\horizontal:hpeak[3]        ; input_detect:input_detect|\horizontal:hpeak[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; input_detect:input_detect|\horizontal:hblank_pulse[0] ; input_detect:input_detect|\horizontal:hblank_pulse[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.462 ; input_detect:input_detect|\horizontal:hblank_pulse[0] ; input_detect:input_detect|\horizontal:hblank_pulse[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.582      ;
; 0.466 ; input_detect:input_detect|\horizontal:hblank_pulse[2] ; input_detect:input_detect|\horizontal:hblank_pulse[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.494 ; input_detect:input_detect|\horizontal:hblank_pulse[1] ; input_detect:input_detect|\horizontal:hblank_pulse[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.614      ;
; 0.498 ; input_detect:input_detect|\horizontal:hcount[1]       ; input_detect:input_detect|\horizontal:hcount[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.625      ;
; 0.499 ; input_detect:input_detect|\horizontal:hcount[11]      ; input_detect:input_detect|\horizontal:hcount[13]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.626      ;
; 0.499 ; input_detect:input_detect|\horizontal:hcount[3]       ; input_detect:input_detect|\horizontal:hcount[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.626      ;
; 0.500 ; input_detect:input_detect|\horizontal:hcount[7]       ; input_detect:input_detect|\horizontal:hcount[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.627      ;
; 0.500 ; input_detect:input_detect|\horizontal:hcount[5]       ; input_detect:input_detect|\horizontal:hcount[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.627      ;
; 0.500 ; input_detect:input_detect|\horizontal:hcount[13]      ; input_detect:input_detect|\horizontal:hcount[15]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.627      ;
; 0.501 ; input_detect:input_detect|\horizontal:hcount[9]       ; input_detect:input_detect|\horizontal:hcount[11]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.626      ;
; 0.501 ; input_detect:input_detect|\horizontal:hcount[1]       ; input_detect:input_detect|\horizontal:hcount[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.628      ;
; 0.502 ; input_detect:input_detect|\horizontal:hcount[11]      ; input_detect:input_detect|\horizontal:hcount[14]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.629      ;
; 0.502 ; input_detect:input_detect|\horizontal:hcount[3]       ; input_detect:input_detect|\horizontal:hcount[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.629      ;
; 0.503 ; input_detect:input_detect|\horizontal:hcount[7]       ; input_detect:input_detect|\horizontal:hcount[10]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.630      ;
; 0.503 ; input_detect:input_detect|\horizontal:hcount[5]       ; input_detect:input_detect|\horizontal:hcount[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.630      ;
; 0.503 ; input_detect:input_detect|\horizontal:hcount[13]      ; input_detect:input_detect|\horizontal:hcount[16]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.630      ;
; 0.504 ; input_detect:input_detect|\horizontal:hcount[9]       ; input_detect:input_detect|\horizontal:hcount[12]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.629      ;
; 0.504 ; input_detect:input_detect|\horizontal:hcount[19]      ; input_detect:input_detect|\horizontal:hcount[21]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.631      ;
; 0.505 ; input_detect:input_detect|\horizontal:hcount[15]      ; input_detect:input_detect|\horizontal:hcount[17]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.632      ;
; 0.508 ; input_detect:input_detect|\horizontal:hcount[15]      ; input_detect:input_detect|\horizontal:hcount[18]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.635      ;
; 0.508 ; input_detect:input_detect|\horizontal:hblank_pulse[3] ; input_detect:input_detect|\horizontal:hblank_pulse[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.628      ;
; 0.510 ; input_detect:input_detect|\horizontal:hpeak[2]        ; input_detect:input_detect|\horizontal:hpeak[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.630      ;
; 0.510 ; input_detect:input_detect|\horizontal:hcount[17]      ; input_detect:input_detect|\horizontal:hcount[19]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.637      ;
; 0.511 ; input_detect:input_detect|\horizontal:hcount[0]       ; input_detect:input_detect|\horizontal:hcount[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.638      ;
; 0.512 ; input_detect:input_detect|\horizontal:hcount[10]      ; input_detect:input_detect|\horizontal:hcount[13]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.637      ;
; 0.512 ; input_detect:input_detect|\horizontal:hcount[2]       ; input_detect:input_detect|\horizontal:hcount[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.639      ;
; 0.512 ; input_detect:input_detect|\horizontal:hcount[6]       ; input_detect:input_detect|\horizontal:hcount[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.639      ;
; 0.512 ; input_detect:input_detect|\horizontal:hcount[12]      ; input_detect:input_detect|\horizontal:hcount[15]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.639      ;
; 0.513 ; input_detect:input_detect|\horizontal:hcount[17]      ; input_detect:input_detect|\horizontal:hcount[20]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.640      ;
; 0.513 ; input_detect:input_detect|\horizontal:hcount[4]       ; input_detect:input_detect|\horizontal:hcount[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.640      ;
; 0.513 ; input_detect:input_detect|\horizontal:hcount[8]       ; input_detect:input_detect|\horizontal:hcount[11]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.638      ;
; 0.514 ; input_detect:input_detect|\horizontal:hcount[0]       ; input_detect:input_detect|\horizontal:hcount[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.641      ;
; 0.515 ; input_detect:input_detect|\horizontal:hcount[10]      ; input_detect:input_detect|\horizontal:hcount[14]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.640      ;
; 0.515 ; input_detect:input_detect|\horizontal:hcount[2]       ; input_detect:input_detect|\horizontal:hcount[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.642      ;
; 0.515 ; input_detect:input_detect|\horizontal:hcount[6]       ; input_detect:input_detect|\horizontal:hcount[10]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.642      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                             ;
+-------+-------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 6.670 ; genlock:inst4|vblank    ; genlock:inst4|hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.034     ; 2.010      ;
; 6.670 ; genlock:inst4|vblank    ; genlock:inst4|hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.034     ; 2.010      ;
; 6.670 ; genlock:inst4|vblank    ; genlock:inst4|hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.034     ; 2.010      ;
; 6.670 ; genlock:inst4|vblank    ; genlock:inst4|hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.034     ; 2.010      ;
; 6.683 ; genlock:inst4|vblank    ; genlock:inst4|hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.034     ; 1.997      ;
; 6.996 ; genlock:inst4|vblank    ; genlock:inst4|column[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.035     ; 1.683      ;
; 6.996 ; genlock:inst4|vblank    ; genlock:inst4|column[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.035     ; 1.683      ;
; 6.996 ; genlock:inst4|vblank    ; genlock:inst4|column[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.035     ; 1.683      ;
; 6.996 ; genlock:inst4|vblank    ; genlock:inst4|column[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.035     ; 1.683      ;
; 6.996 ; genlock:inst4|vblank    ; genlock:inst4|column[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.035     ; 1.683      ;
; 6.996 ; genlock:inst4|vblank    ; genlock:inst4|column[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.035     ; 1.683      ;
; 6.996 ; genlock:inst4|vblank    ; genlock:inst4|column[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.035     ; 1.683      ;
; 6.996 ; genlock:inst4|vblank    ; genlock:inst4|column[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.035     ; 1.683      ;
; 6.996 ; genlock:inst4|vblank    ; genlock:inst4|column[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.035     ; 1.683      ;
; 6.996 ; genlock:inst4|vblank    ; genlock:inst4|column[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.035     ; 1.683      ;
; 6.996 ; genlock:inst4|vblank    ; genlock:inst4|column[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.035     ; 1.683      ;
; 7.169 ; genlock:inst4|vblank    ; genlock:inst4|column[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.036     ; 1.509      ;
; 7.517 ; genlock:inst4|vblank    ; genlock:inst4|vcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.039     ; 1.158      ;
; 7.622 ; sdram:inst1|rowLoadAck  ; vgaout:inst|load_req     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.033     ; 1.059      ;
; 7.707 ; genlock:inst4|vblank    ; genlock:inst4|vcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.038     ; 0.969      ;
; 7.707 ; genlock:inst4|vblank    ; genlock:inst4|vcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.038     ; 0.969      ;
; 7.707 ; genlock:inst4|vblank    ; genlock:inst4|vcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.038     ; 0.969      ;
; 7.707 ; genlock:inst4|vblank    ; genlock:inst4|vcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.038     ; 0.969      ;
; 7.707 ; genlock:inst4|vblank    ; genlock:inst4|vcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.038     ; 0.969      ;
; 7.707 ; genlock:inst4|vblank    ; genlock:inst4|vcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.038     ; 0.969      ;
; 7.707 ; genlock:inst4|vblank    ; genlock:inst4|vcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.038     ; 0.969      ;
; 7.707 ; genlock:inst4|vblank    ; genlock:inst4|vcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.038     ; 0.969      ;
; 7.707 ; genlock:inst4|vblank    ; genlock:inst4|vcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.038     ; 0.969      ;
; 7.707 ; genlock:inst4|vblank    ; genlock:inst4|vcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.038     ; 0.969      ;
; 7.707 ; genlock:inst4|vblank    ; genlock:inst4|vcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.038     ; 0.969      ;
; 7.707 ; genlock:inst4|vblank    ; genlock:inst4|vcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.038     ; 0.969      ;
; 7.707 ; genlock:inst4|vblank    ; genlock:inst4|vcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.038     ; 0.969      ;
; 7.951 ; sdram:inst1|rowStoreAck ; genlock:inst4|store_req  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.727        ; -0.035     ; 0.728      ;
+-------+-------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                              ;
+-------+-------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.535 ; sdram:inst1|rowStoreAck ; genlock:inst4|store_req  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.655      ;
; 0.710 ; genlock:inst4|vblank    ; genlock:inst4|vcount[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.827      ;
; 0.710 ; genlock:inst4|vblank    ; genlock:inst4|vcount[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.827      ;
; 0.710 ; genlock:inst4|vblank    ; genlock:inst4|vcount[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.827      ;
; 0.710 ; genlock:inst4|vblank    ; genlock:inst4|vcount[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.827      ;
; 0.710 ; genlock:inst4|vblank    ; genlock:inst4|vcount[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.827      ;
; 0.710 ; genlock:inst4|vblank    ; genlock:inst4|vcount[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.827      ;
; 0.710 ; genlock:inst4|vblank    ; genlock:inst4|vcount[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.827      ;
; 0.710 ; genlock:inst4|vblank    ; genlock:inst4|vcount[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.827      ;
; 0.710 ; genlock:inst4|vblank    ; genlock:inst4|vcount[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.827      ;
; 0.710 ; genlock:inst4|vblank    ; genlock:inst4|vcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.827      ;
; 0.710 ; genlock:inst4|vblank    ; genlock:inst4|vcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.827      ;
; 0.710 ; genlock:inst4|vblank    ; genlock:inst4|vcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.827      ;
; 0.710 ; genlock:inst4|vblank    ; genlock:inst4|vcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.827      ;
; 0.811 ; sdram:inst1|rowLoadAck  ; vgaout:inst|load_req     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.933      ;
; 0.867 ; genlock:inst4|vblank    ; genlock:inst4|vcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 0.983      ;
; 1.282 ; genlock:inst4|vblank    ; genlock:inst4|column[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.401      ;
; 1.476 ; genlock:inst4|vblank    ; genlock:inst4|column[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.596      ;
; 1.476 ; genlock:inst4|vblank    ; genlock:inst4|column[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.596      ;
; 1.476 ; genlock:inst4|vblank    ; genlock:inst4|column[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.596      ;
; 1.476 ; genlock:inst4|vblank    ; genlock:inst4|column[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.596      ;
; 1.476 ; genlock:inst4|vblank    ; genlock:inst4|column[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.596      ;
; 1.476 ; genlock:inst4|vblank    ; genlock:inst4|column[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.596      ;
; 1.476 ; genlock:inst4|vblank    ; genlock:inst4|column[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.596      ;
; 1.476 ; genlock:inst4|vblank    ; genlock:inst4|column[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.596      ;
; 1.476 ; genlock:inst4|vblank    ; genlock:inst4|column[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.596      ;
; 1.476 ; genlock:inst4|vblank    ; genlock:inst4|column[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.596      ;
; 1.476 ; genlock:inst4|vblank    ; genlock:inst4|column[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.596      ;
; 1.760 ; genlock:inst4|vblank    ; genlock:inst4|hcount[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.902      ;
; 1.776 ; genlock:inst4|vblank    ; genlock:inst4|hcount[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.917      ;
; 1.776 ; genlock:inst4|vblank    ; genlock:inst4|hcount[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.917      ;
; 1.776 ; genlock:inst4|vblank    ; genlock:inst4|hcount[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.917      ;
; 1.776 ; genlock:inst4|vblank    ; genlock:inst4|hcount[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.917      ;
+-------+-------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------+
; 1.964 ; 2.180        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hblank_pulse[0] ;
; 1.964 ; 2.180        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hblank_pulse[1] ;
; 1.964 ; 2.180        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hblank_pulse[2] ;
; 1.964 ; 2.180        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hblank_pulse[3] ;
; 1.964 ; 2.180        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|hblank_out                  ;
; 1.964 ; 2.180        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|video_active                ;
; 1.965 ; 2.181        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:horsync         ;
; 1.965 ; 2.181        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[0]        ;
; 1.965 ; 2.181        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[1]        ;
; 1.965 ; 2.181        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[2]        ;
; 1.965 ; 2.181        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[3]        ;
; 1.965 ; 2.181        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[4]        ;
; 1.970 ; 2.154        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[0]       ;
; 1.970 ; 2.154        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[10]      ;
; 1.970 ; 2.154        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[1]       ;
; 1.970 ; 2.154        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[2]       ;
; 1.970 ; 2.154        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[3]       ;
; 1.970 ; 2.154        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[4]       ;
; 1.970 ; 2.154        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[5]       ;
; 1.970 ; 2.154        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[6]       ;
; 1.970 ; 2.154        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[7]       ;
; 1.970 ; 2.154        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[8]       ;
; 1.970 ; 2.154        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[9]       ;
; 1.971 ; 2.155        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[11]      ;
; 1.971 ; 2.155        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[12]      ;
; 1.971 ; 2.155        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[13]      ;
; 1.971 ; 2.155        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[14]      ;
; 1.971 ; 2.155        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[15]      ;
; 1.971 ; 2.155        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[16]      ;
; 1.971 ; 2.155        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[17]      ;
; 1.971 ; 2.155        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[18]      ;
; 1.971 ; 2.155        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[19]      ;
; 1.971 ; 2.155        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[20]      ;
; 1.971 ; 2.155        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[21]      ;
; 1.988 ; 2.204        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[11]      ;
; 1.988 ; 2.204        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[12]      ;
; 1.988 ; 2.204        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[13]      ;
; 1.988 ; 2.204        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[14]      ;
; 1.988 ; 2.204        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[15]      ;
; 1.988 ; 2.204        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[16]      ;
; 1.988 ; 2.204        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[17]      ;
; 1.988 ; 2.204        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[18]      ;
; 1.988 ; 2.204        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[19]      ;
; 1.988 ; 2.204        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[20]      ;
; 1.988 ; 2.204        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[21]      ;
; 1.989 ; 2.205        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[0]       ;
; 1.989 ; 2.205        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[10]      ;
; 1.989 ; 2.205        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[1]       ;
; 1.989 ; 2.205        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[2]       ;
; 1.989 ; 2.205        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[3]       ;
; 1.989 ; 2.205        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[4]       ;
; 1.989 ; 2.205        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[5]       ;
; 1.989 ; 2.205        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[6]       ;
; 1.989 ; 2.205        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[7]       ;
; 1.989 ; 2.205        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[8]       ;
; 1.989 ; 2.205        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hcount[9]       ;
; 1.996 ; 2.180        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:horsync         ;
; 1.996 ; 2.180        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[0]        ;
; 1.996 ; 2.180        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[1]        ;
; 1.996 ; 2.180        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[2]        ;
; 1.996 ; 2.180        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[3]        ;
; 1.996 ; 2.180        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hpeak[4]        ;
; 1.997 ; 2.181        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hblank_pulse[0] ;
; 1.997 ; 2.181        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hblank_pulse[1] ;
; 1.997 ; 2.181        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hblank_pulse[2] ;
; 1.997 ; 2.181        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:hblank_pulse[3] ;
; 1.997 ; 2.181        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|hblank_out                  ;
; 1.997 ; 2.181        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|video_active                ;
; 2.150 ; 2.150        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[0]|clk                ;
; 2.150 ; 2.150        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[10]|clk               ;
; 2.150 ; 2.150        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[1]|clk                ;
; 2.150 ; 2.150        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[2]|clk                ;
; 2.150 ; 2.150        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[3]|clk                ;
; 2.150 ; 2.150        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[4]|clk                ;
; 2.150 ; 2.150        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[5]|clk                ;
; 2.150 ; 2.150        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[6]|clk                ;
; 2.150 ; 2.150        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[7]|clk                ;
; 2.150 ; 2.150        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[8]|clk                ;
; 2.150 ; 2.150        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[9]|clk                ;
; 2.151 ; 2.151        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[11]|clk               ;
; 2.151 ; 2.151        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[12]|clk               ;
; 2.151 ; 2.151        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[13]|clk               ;
; 2.151 ; 2.151        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[14]|clk               ;
; 2.151 ; 2.151        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[15]|clk               ;
; 2.151 ; 2.151        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[16]|clk               ;
; 2.151 ; 2.151        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[17]|clk               ;
; 2.151 ; 2.151        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[18]|clk               ;
; 2.151 ; 2.151        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[19]|clk               ;
; 2.151 ; 2.151        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[20]|clk               ;
; 2.151 ; 2.151        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hcount[21]|clk               ;
; 2.176 ; 2.176        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:horsync|clk                  ;
; 2.176 ; 2.176        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hpeak[0]|clk                 ;
; 2.176 ; 2.176        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hpeak[1]|clk                 ;
; 2.176 ; 2.176        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hpeak[2]|clk                 ;
; 2.176 ; 2.176        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hpeak[3]|clk                 ;
; 2.176 ; 2.176        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hpeak[4]|clk                 ;
; 2.177 ; 2.177        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hblank_pulse[0]|clk          ;
; 2.177 ; 2.177        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hblank_pulse[1]|clk          ;
; 2.177 ; 2.177        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hblank_pulse[2]|clk          ;
; 2.177 ; 2.177        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:hblank_pulse[3]|clk          ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 4.112 ; 4.342        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.112 ; 4.342        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_we_reg       ;
; 4.114 ; 4.344        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 4.114 ; 4.344        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ;
; 4.114 ; 4.344        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_we_reg       ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_we_reg       ;
; 4.116 ; 4.346        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; 4.117 ; 4.347        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[10]                         ;
; 4.117 ; 4.347        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[11]                         ;
; 4.117 ; 4.347        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[12]                         ;
; 4.117 ; 4.347        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[13]                         ;
; 4.117 ; 4.347        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[14]                         ;
; 4.117 ; 4.347        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[15]                         ;
; 4.117 ; 4.347        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[7]                          ;
; 4.117 ; 4.347        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[8]                          ;
; 4.117 ; 4.347        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[9]                          ;
; 4.117 ; 4.347        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 4.117 ; 4.347        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ;
; 4.118 ; 4.348        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 4.118 ; 4.348        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 4.118 ; 4.348        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 4.118 ; 4.348        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 4.118 ; 4.348        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 4.118 ; 4.348        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 4.118 ; 4.348        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 4.118 ; 4.348        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 4.144 ; 4.374        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 4.144 ; 4.374        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 4.144 ; 4.374        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 4.144 ; 4.374        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 4.144 ; 4.374        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 4.144 ; 4.374        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 4.144 ; 4.374        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 4.145 ; 4.375        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[10]                         ;
; 4.145 ; 4.375        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[11]                         ;
; 4.145 ; 4.375        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[12]                         ;
; 4.145 ; 4.375        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[13]                         ;
; 4.145 ; 4.375        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[14]                         ;
; 4.145 ; 4.375        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[15]                         ;
; 4.145 ; 4.375        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[7]                          ;
; 4.145 ; 4.375        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[8]                          ;
; 4.145 ; 4.375        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[9]                          ;
; 4.145 ; 4.375        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_blue0:blue_adc[0]                                                                     ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_blue0:blue_adc[1]                                                                     ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_blue0:blue_adc[2]                                                                     ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_blue0:blue_adc[3]                                                                     ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_blue0:blue_adc[4]                                                                     ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_blue0:blue_adc[5]                                                                     ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_blue0:blue_adc[6]                                                                     ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_green0:green_adc[4]                                                                   ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_green0:green_adc[5]                                                                   ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red0:red_adc[0]                                                                       ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red0:red_adc[1]                                                                       ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red0:red_adc[2]                                                                       ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red0:red_adc[3]                                                                       ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red0:red_adc[4]                                                                       ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red0:red_adc[5]                                                                       ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red0:red_adc[6]                                                                       ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[0]                                                                                   ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[1]                                                                                   ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[2]                                                                                   ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[6]                                                                                   ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[7]                                                                                   ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[8]                                                                                   ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|\count:bitcount[0]                                                                         ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|\count:bitcount[1]                                                                         ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|\count:bitcount[2]                                                                         ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|q[0]                                                                                       ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|q[1]                                                                                       ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|q[2]                                                                                       ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_d:p_pixel[0]                                                                      ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_d:p_pixel[1]                                                                      ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_d:p_pixel[2]                                                                      ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_d:p_pixel[3]                                                                      ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_d:p_pixel[4]                                                                      ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_d:p_pixel[5]                                                                      ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_d:p_pixel[6]                                                                      ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_d:p_pixel[7]                                                                      ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_d:p_pixel[8]                                                                      ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_d:pixel[0]                                                                        ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_d:pixel[1]                                                                        ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_d:pixel[2]                                                                        ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|aqua[2]                                                                                    ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|aqua[3]                                                                                    ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|aqua[5]                                                                                    ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|aqua[7]                                                                                    ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|artifact_mode                                                                              ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[0]                                                                              ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[1]                                                                              ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[2]                                                                              ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[3]                                                                              ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[4]                                                                              ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[5]                                                                              ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[6]                                                                              ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[7]                                                                              ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[8]                                                                              ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[9]                                                                              ;
; 4.146 ; 4.362        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|column[0]                                                                                  ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; 9.588  ; 9.588        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.588  ; 9.588        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.588  ; 9.588        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.588  ; 9.588        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.621  ; 9.621        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 9.632  ; 9.632        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                               ;
; 10.368 ; 10.368       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.379 ; 10.379       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 10.411 ; 10.411       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.411 ; 10.411       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.411 ; 10.411       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.411 ; 10.411       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                       ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 12.297 ; 12.527       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 12.297 ; 12.527       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 12.297 ; 12.527       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 12.297 ; 12.527       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 12.297 ; 12.527       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 12.297 ; 12.527       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 12.297 ; 12.527       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 12.297 ; 12.527       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[7]                          ;
; 12.297 ; 12.527       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[8]                          ;
; 12.297 ; 12.527       ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 12.328 ; 12.558       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 12.328 ; 12.558       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 12.328 ; 12.558       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 12.328 ; 12.558       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 12.328 ; 12.558       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 12.328 ; 12.558       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 12.328 ; 12.558       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 12.328 ; 12.558       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[7]                          ;
; 12.328 ; 12.558       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[8]                          ;
; 12.328 ; 12.544       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|pixel[0]                                                                                     ;
; 12.329 ; 12.559       ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|\bar:posx[10]                                                                                ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|\bar:posx[4]                                                                                 ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|\bar:posx[5]                                                                                 ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|\bar:posx[6]                                                                                 ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|\bar:posx[7]                                                                                 ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|\bar:posx[8]                                                                                 ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|\bar:posx[9]                                                                                 ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|\bar:posy[0]                                                                                 ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|\bar:posy[1]                                                                                 ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|\bar:posy[2]                                                                                 ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|barcolor[10]                                                                                 ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|barcolor[1]                                                                                  ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|barcolor[2]                                                                                  ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|barcolor[3]                                                                                  ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|barcolor[4]                                                                                  ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|barcolor[5]                                                                                  ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|barcolor[6]                                                                                  ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|barcolor[8]                                                                                  ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|barcolor[9]                                                                                  ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|col_number[0]                                                                                ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|col_number[1]                                                                                ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|col_number[2]                                                                                ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|col_number[3]                                                                                ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|col_number[4]                                                                                ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|col_number[5]                                                                                ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|col_number[6]                                                                                ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|col_number[7]                                                                                ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|col_number[8]                                                                                ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|col_number[9]                                                                                ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hcount[10]                                                                                   ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hcount[5]                                                                                    ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hsync                                                                                        ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|pixel[10]                                                                                    ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|pixel[2]                                                                                     ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|pixel[3]                                                                                     ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|pixel[4]                                                                                     ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|pixel[5]                                                                                     ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|pixel[6]                                                                                     ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|pixel[7]                                                                                     ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|pixel[8]                                                                                     ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|pixel[9]                                                                                     ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|row_number[0]                                                                                ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|row_number[1]                                                                                ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|row_number[2]                                                                                ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|row_number[3]                                                                                ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|row_number[4]                                                                                ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|row_number[5]                                                                                ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|row_number[6]                                                                                ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|row_number[7]                                                                                ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|row_number[8]                                                                                ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|vcount[0]                                                                                    ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|vcount[1]                                                                                    ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|vcount[2]                                                                                    ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|vcount[3]                                                                                    ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|vcount[4]                                                                                    ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|vcount[5]                                                                                    ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|vcount[6]                                                                                    ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|vcount[7]                                                                                    ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|vcount[8]                                                                                    ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|vcount[9]                                                                                    ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|videoh                                                                                       ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|videov                                                                                       ;
; 12.329 ; 12.545       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|vsync                                                                                        ;
; 12.330 ; 12.546       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|\bar:posx[0]                                                                                 ;
; 12.330 ; 12.546       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|\bar:posx[1]                                                                                 ;
; 12.330 ; 12.546       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|\bar:posx[2]                                                                                 ;
; 12.330 ; 12.546       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|\bar:posx[3]                                                                                 ;
; 12.330 ; 12.546       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|barcolor[7]                                                                                  ;
; 12.330 ; 12.546       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hcount[0]                                                                                    ;
; 12.330 ; 12.546       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hcount[11]                                                                                   ;
; 12.330 ; 12.546       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hcount[12]                                                                                   ;
; 12.330 ; 12.546       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hcount[13]                                                                                   ;
; 12.330 ; 12.546       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hcount[1]                                                                                    ;
; 12.330 ; 12.546       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hcount[2]                                                                                    ;
; 12.330 ; 12.546       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hcount[3]                                                                                    ;
; 12.330 ; 12.546       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hcount[4]                                                                                    ;
; 12.330 ; 12.546       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hcount[6]                                                                                    ;
; 12.330 ; 12.546       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hcount[7]                                                                                    ;
; 12.330 ; 12.546       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vgaout:inst|hcount[8]                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; FP1       ; CLOCK_50   ; 1.898 ; 2.419 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC     ; CLOCK_50   ; 1.873 ; 2.161 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; BRIGHT    ; CLOCK_50   ; 1.454 ; 2.164 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFB     ; CLOCK_50   ; 2.482 ; 2.804 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFG     ; CLOCK_50   ; 2.410 ; 2.854 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFR     ; CLOCK_50   ; 2.026 ; 2.279 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP1       ; CLOCK_50   ; 0.656 ; 1.221 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP2       ; CLOCK_50   ; 1.280 ; 1.913 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP3       ; CLOCK_50   ; 1.723 ; 2.340 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP4       ; CLOCK_50   ; 1.448 ; 2.087 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP5       ; CLOCK_50   ; 2.440 ; 3.219 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VSYNC     ; CLOCK_50   ; 0.403 ; 0.651 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP0       ; CLOCK_50   ; 3.380 ; 4.135 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; FP1       ; CLOCK_50   ; -1.185 ; -1.701 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC     ; CLOCK_50   ; -0.857 ; -1.095 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; BRIGHT    ; CLOCK_50   ; -0.784 ; -1.435 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFB     ; CLOCK_50   ; -0.816 ; -1.087 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFG     ; CLOCK_50   ; -0.896 ; -1.189 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFR     ; CLOCK_50   ; -0.564 ; -0.790 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP1       ; CLOCK_50   ; 0.085  ; -0.455 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP2       ; CLOCK_50   ; -0.808 ; -1.443 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP3       ; CLOCK_50   ; -0.988 ; -1.667 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP4       ; CLOCK_50   ; -0.713 ; -1.348 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP5       ; CLOCK_50   ; -0.763 ; -1.418 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VSYNC     ; CLOCK_50   ; 0.355  ; 0.102  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP0       ; CLOCK_50   ; -2.325 ; -3.060 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; VGAB0     ; CLOCK_50   ; 4.914 ; 5.603 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAB1     ; CLOCK_50   ; 3.309 ; 3.467 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAB2     ; CLOCK_50   ; 3.394 ; 3.541 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAG0     ; CLOCK_50   ; 3.296 ; 3.456 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAG1     ; CLOCK_50   ; 3.477 ; 3.624 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAG2     ; CLOCK_50   ; 3.658 ; 3.992 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAHS     ; CLOCK_50   ; 3.045 ; 3.168 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAR0     ; CLOCK_50   ; 3.616 ; 3.899 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAR1     ; CLOCK_50   ; 3.512 ; 3.763 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAR2     ; CLOCK_50   ; 3.431 ; 3.688 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAVS     ; CLOCK_50   ; 2.815 ; 2.907 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; VGAB0     ; CLOCK_50   ; 4.539 ; 5.208 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAB1     ; CLOCK_50   ; 2.771 ; 2.880 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAB2     ; CLOCK_50   ; 2.692 ; 2.794 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAG0     ; CLOCK_50   ; 2.923 ; 3.064 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAG1     ; CLOCK_50   ; 2.916 ; 3.040 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAG2     ; CLOCK_50   ; 3.154 ; 3.424 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAHS     ; CLOCK_50   ; 2.714 ; 2.833 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAR0     ; CLOCK_50   ; 3.132 ; 3.381 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAR1     ; CLOCK_50   ; 3.032 ; 3.252 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAR2     ; CLOCK_50   ; 2.954 ; 3.179 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAVS     ; CLOCK_50   ; 2.494 ; 2.583 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 0.404  ; 0.140 ; 5.207    ; 0.535   ; 1.928               ;
;  CLOCK_50                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 9.588               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.723  ; 0.187 ; N/A      ; N/A     ; 1.928               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.404  ; 0.140 ; 5.207    ; 0.535   ; 4.096               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 11.497 ; 0.184 ; N/A      ; N/A     ; 12.292              ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; FP1       ; CLOCK_50   ; 3.408 ; 3.696 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC     ; CLOCK_50   ; 3.238 ; 3.374 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; BRIGHT    ; CLOCK_50   ; 3.335 ; 3.938 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFB     ; CLOCK_50   ; 4.934 ; 5.357 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFG     ; CLOCK_50   ; 4.924 ; 5.420 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFR     ; CLOCK_50   ; 4.194 ; 4.500 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP1       ; CLOCK_50   ; 2.044 ; 2.378 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP2       ; CLOCK_50   ; 3.061 ; 3.514 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP3       ; CLOCK_50   ; 3.812 ; 4.301 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP4       ; CLOCK_50   ; 3.298 ; 3.795 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP5       ; CLOCK_50   ; 4.932 ; 5.567 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VSYNC     ; CLOCK_50   ; 1.443 ; 1.508 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP0       ; CLOCK_50   ; 5.915 ; 6.495 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; FP1       ; CLOCK_50   ; -1.185 ; -1.701 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC     ; CLOCK_50   ; -0.857 ; -1.095 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; BRIGHT    ; CLOCK_50   ; -0.784 ; -1.435 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFB     ; CLOCK_50   ; -0.816 ; -1.087 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFG     ; CLOCK_50   ; -0.896 ; -1.189 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFR     ; CLOCK_50   ; -0.564 ; -0.790 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP1       ; CLOCK_50   ; 0.085  ; -0.455 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP2       ; CLOCK_50   ; -0.808 ; -1.443 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP3       ; CLOCK_50   ; -0.988 ; -1.667 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP4       ; CLOCK_50   ; -0.713 ; -1.348 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP5       ; CLOCK_50   ; -0.763 ; -1.418 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VSYNC     ; CLOCK_50   ; 0.355  ; 0.102  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP0       ; CLOCK_50   ; -2.325 ; -3.060 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; VGAB0     ; CLOCK_50   ; 7.947 ; 8.938 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAB1     ; CLOCK_50   ; 5.686 ; 5.802 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAB2     ; CLOCK_50   ; 5.803 ; 5.929 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAG0     ; CLOCK_50   ; 5.607 ; 5.795 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAG1     ; CLOCK_50   ; 5.966 ; 6.081 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAG2     ; CLOCK_50   ; 6.248 ; 6.543 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAHS     ; CLOCK_50   ; 5.144 ; 5.280 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAR0     ; CLOCK_50   ; 6.233 ; 6.451 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAR1     ; CLOCK_50   ; 6.053 ; 6.249 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAR2     ; CLOCK_50   ; 5.908 ; 6.112 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAVS     ; CLOCK_50   ; 4.749 ; 4.844 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; VGAB0     ; CLOCK_50   ; 4.539 ; 5.208 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAB1     ; CLOCK_50   ; 2.771 ; 2.880 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAB2     ; CLOCK_50   ; 2.692 ; 2.794 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAG0     ; CLOCK_50   ; 2.923 ; 3.064 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAG1     ; CLOCK_50   ; 2.916 ; 3.040 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAG2     ; CLOCK_50   ; 3.154 ; 3.424 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAHS     ; CLOCK_50   ; 2.714 ; 2.833 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAR0     ; CLOCK_50   ; 3.132 ; 3.381 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAR1     ; CLOCK_50   ; 3.032 ; 3.252 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAR2     ; CLOCK_50   ; 2.954 ; 3.179 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; VGAVS     ; CLOCK_50   ; 2.494 ; 2.583 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; DRAM_CLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D0            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAR0         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAR1         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAG0         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAG1         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAB0         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAB1         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAR2         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAG2         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAVS         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAHS         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAB2         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; FP6                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FP7                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DIFFB                   ; Bus LVDS     ; 2000 ps         ; 2000 ps         ;
; DIFFBn                  ; Bus LVDS     ; 2000 ps         ; 2000 ps         ;
; DIFFG                   ; Bus LVDS     ; 2000 ps         ; 2000 ps         ;
; DIFFGn                  ; Bus LVDS     ; 2000 ps         ; 2000 ps         ;
; DIFFR                   ; Bus LVDS     ; 2000 ps         ; 2000 ps         ;
; DIFFRn                  ; Bus LVDS     ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FP0                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSYNC                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FP1                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VSYNC                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FP5                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FP4                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FP2                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BRIGHT                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FP3                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DCLK~           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; D0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; D1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; D2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; VGAR0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-08 V                   ; 2.35 V              ; -0.0103 V           ; 0.196 V                              ; 0.083 V                              ; 9.04e-10 s                  ; 1.06e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.08e-08 V                  ; 2.35 V             ; -0.0103 V          ; 0.196 V                             ; 0.083 V                             ; 9.04e-10 s                 ; 1.06e-09 s                 ; No                        ; Yes                       ;
; VGAR1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-08 V                   ; 2.35 V              ; -0.0103 V           ; 0.196 V                              ; 0.083 V                              ; 9.04e-10 s                  ; 1.06e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.08e-08 V                  ; 2.35 V             ; -0.0103 V          ; 0.196 V                             ; 0.083 V                             ; 9.04e-10 s                 ; 1.06e-09 s                 ; No                        ; Yes                       ;
; VGAG0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; VGAG1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; VGAB0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.33 V              ; -0.00166 V          ; 0.209 V                              ; 0.107 V                              ; 5.19e-09 s                  ; 5.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.33 V             ; -0.00166 V         ; 0.209 V                             ; 0.107 V                             ; 5.19e-09 s                 ; 5.87e-09 s                 ; Yes                       ; Yes                       ;
; VGAB1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; VGAR2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-08 V                   ; 2.35 V              ; -0.0103 V           ; 0.196 V                              ; 0.083 V                              ; 9.04e-10 s                  ; 1.06e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.08e-08 V                  ; 2.35 V             ; -0.0103 V          ; 0.196 V                             ; 0.083 V                             ; 9.04e-10 s                 ; 1.06e-09 s                 ; No                        ; Yes                       ;
; VGAG2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-08 V                   ; 2.35 V              ; -0.0103 V           ; 0.196 V                              ; 0.083 V                              ; 9.04e-10 s                  ; 1.06e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.08e-08 V                  ; 2.35 V             ; -0.0103 V          ; 0.196 V                             ; 0.083 V                             ; 9.04e-10 s                 ; 1.06e-09 s                 ; No                        ; Yes                       ;
; VGAVS         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; VGAHS         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; VGAB2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_BA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; D0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; D1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; D2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; VGAR0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-06 V                   ; 2.34 V              ; -0.00708 V          ; 0.179 V                              ; 0.08 V                               ; 1.11e-09 s                  ; 1.38e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-06 V                  ; 2.34 V             ; -0.00708 V         ; 0.179 V                             ; 0.08 V                              ; 1.11e-09 s                 ; 1.38e-09 s                 ; Yes                       ; Yes                       ;
; VGAR1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-06 V                   ; 2.34 V              ; -0.00708 V          ; 0.179 V                              ; 0.08 V                               ; 1.11e-09 s                  ; 1.38e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-06 V                  ; 2.34 V             ; -0.00708 V         ; 0.179 V                             ; 0.08 V                              ; 1.11e-09 s                 ; 1.38e-09 s                 ; Yes                       ; Yes                       ;
; VGAG0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; VGAG1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; VGAB0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.32 V              ; 2.78e-06 V          ; 0.135 V                              ; 0.077 V                              ; 6.17e-09 s                  ; 7.57e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.32 V             ; 2.78e-06 V         ; 0.135 V                             ; 0.077 V                             ; 6.17e-09 s                 ; 7.57e-09 s                 ; Yes                       ; Yes                       ;
; VGAB1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; VGAR2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-06 V                   ; 2.34 V              ; -0.00708 V          ; 0.179 V                              ; 0.08 V                               ; 1.11e-09 s                  ; 1.38e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-06 V                  ; 2.34 V             ; -0.00708 V         ; 0.179 V                             ; 0.08 V                              ; 1.11e-09 s                 ; 1.38e-09 s                 ; Yes                       ; Yes                       ;
; VGAG2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-06 V                   ; 2.34 V              ; -0.00708 V          ; 0.179 V                              ; 0.08 V                               ; 1.11e-09 s                  ; 1.38e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-06 V                  ; 2.34 V             ; -0.00708 V         ; 0.179 V                             ; 0.08 V                              ; 1.11e-09 s                 ; 1.38e-09 s                 ; Yes                       ; Yes                       ;
; VGAVS         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; VGAHS         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; VGAB2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_BA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; D0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; D1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; D2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; VGAR0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 6.82e-08 V                   ; 2.68 V              ; -0.0164 V           ; 0.263 V                              ; 0.093 V                              ; 7.03e-10 s                  ; 8.91e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 6.82e-08 V                  ; 2.68 V             ; -0.0164 V          ; 0.263 V                             ; 0.093 V                             ; 7.03e-10 s                 ; 8.91e-10 s                 ; No                        ; Yes                       ;
; VGAR1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 6.82e-08 V                   ; 2.68 V              ; -0.0164 V           ; 0.263 V                              ; 0.093 V                              ; 7.03e-10 s                  ; 8.91e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 6.82e-08 V                  ; 2.68 V             ; -0.0164 V          ; 0.263 V                             ; 0.093 V                             ; 7.03e-10 s                 ; 8.91e-10 s                 ; No                        ; Yes                       ;
; VGAG0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; VGAG1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; VGAB0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.63 V              ; -0.0038 V           ; 0.24 V                               ; 0.186 V                              ; 4.3e-09 s                   ; 4.98e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.63 V             ; -0.0038 V          ; 0.24 V                              ; 0.186 V                             ; 4.3e-09 s                  ; 4.98e-09 s                 ; No                        ; Yes                       ;
; VGAB1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; VGAR2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 6.82e-08 V                   ; 2.68 V              ; -0.0164 V           ; 0.263 V                              ; 0.093 V                              ; 7.03e-10 s                  ; 8.91e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 6.82e-08 V                  ; 2.68 V             ; -0.0164 V          ; 0.263 V                             ; 0.093 V                             ; 7.03e-10 s                 ; 8.91e-10 s                 ; No                        ; Yes                       ;
; VGAG2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 6.82e-08 V                   ; 2.68 V              ; -0.0164 V           ; 0.263 V                              ; 0.093 V                              ; 7.03e-10 s                  ; 8.91e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 6.82e-08 V                  ; 2.68 V             ; -0.0164 V          ; 0.263 V                             ; 0.093 V                             ; 7.03e-10 s                 ; 8.91e-10 s                 ; No                        ; Yes                       ;
; VGAVS         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; VGAHS         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; VGAB2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1423       ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 78204      ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 57504      ; 0          ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1423       ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 78204      ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; false path ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 57504      ; 0          ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                        ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 33         ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 33         ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Sat Oct 31 01:59:19 2015
Info: Command: quartus_sta rgb2vga -c rgb2vga
Info: qsta_default_script.tcl version: #11
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'rgb2vga.out.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 12 -multiply_by 55 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 24 -multiply_by 55 -phase 45.00 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[1]} {pll_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 69 -multiply_by 55 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[2]} {pll_inst|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.404
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.404               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.723               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    11.497               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.295
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.295               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.357               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.358               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 5.207
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.207               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 0.974
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.974               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 1.934
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.934               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.096               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.835               0.000 CLOCK_50 
    Info (332119):    12.295               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.404
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.404 
    Info (332115): ===================================================================
    Info (332115): From Node    : adc:inst2|pixel_adc[4]
    Info (332115): To Node      : genlock:inst4|pixel_d[1]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.090      1.090           launch edge time
    Info (332115):      1.889      0.799  R        clock network delay
    Info (332115):      2.088      0.199     uTco  adc:inst2|pixel_adc[4]
    Info (332115):      2.088      0.000 RR  CELL  inst2|pixel_adc[4]|q
    Info (332115):      2.532      0.444 RR    IC  inst4|LessThan4~0|dataa
    Info (332115):      2.873      0.341 RR  CELL  inst4|LessThan4~0|combout
    Info (332115):      3.800      0.927 RR    IC  inst4|Mux25~0|datac
    Info (332115):      4.028      0.228 RF  CELL  inst4|Mux25~0|combout
    Info (332115):      4.657      0.629 FF    IC  inst4|a_pixel~10|datac
    Info (332115):      4.898      0.241 FF  CELL  inst4|a_pixel~10|combout
    Info (332115):      5.097      0.199 FF    IC  inst4|a_pixel~14|datad
    Info (332115):      5.207      0.110 FF  CELL  inst4|a_pixel~14|combout
    Info (332115):      5.411      0.204 FF    IC  inst4|a_pixel~18|datac
    Info (332115):      5.653      0.242 FF  CELL  inst4|a_pixel~18|combout
    Info (332115):      6.517      0.864 FF    IC  inst4|process_d~0|datac
    Info (332115):      6.759      0.242 FF  CELL  inst4|process_d~0|combout
    Info (332115):      7.004      0.245 FF    IC  inst4|process_d~3|dataa
    Info (332115):      7.311      0.307 FF  CELL  inst4|process_d~3|combout
    Info (332115):      7.973      0.662 FF    IC  inst4|Mux61~6|datac
    Info (332115):      8.215      0.242 FF  CELL  inst4|Mux61~6|combout
    Info (332115):      8.432      0.217 FF    IC  inst4|Mux61~7|datad
    Info (332115):      8.542      0.110 FF  CELL  inst4|Mux61~7|combout
    Info (332115):      8.791      0.249 FF    IC  inst4|Mux61~10|datab
    Info (332115):      9.140      0.349 FF  CELL  inst4|Mux61~10|combout
    Info (332115):      9.344      0.204 FF    IC  inst4|Mux61~12|datac
    Info (332115):      9.585      0.241 FF  CELL  inst4|Mux61~12|combout
    Info (332115):      9.942      0.357 FF    IC  inst4|pixel_d[1]_NEW2|datad
    Info (332115):     10.052      0.110 FF  CELL  inst4|pixel_d[1]_NEW2|combout
    Info (332115):     10.052      0.000 FF    IC  inst4|pixel_d[1]|d
    Info (332115):     10.143      0.091 FF  CELL  genlock:inst4|pixel_d[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      9.817      9.817           latch edge time
    Info (332115):     10.193      0.376  R        clock network delay
    Info (332115):     10.552      0.359           clock pessimism removed
    Info (332115):     10.532     -0.020           clock uncertainty
    Info (332115):     10.547      0.015     uTsu  genlock:inst4|pixel_d[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :    10.143
    Info (332115): Data Required Time :    10.547
    Info (332115): Slack              :     0.404 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.723
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.723 
    Info (332115): ===================================================================
    Info (332115): From Node    : input_detect:input_detect|\horizontal:hpeak[1]
    Info (332115): To Node      : input_detect:input_detect|\horizontal:hcount[0]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.783      0.783  R        clock network delay
    Info (332115):      0.982      0.199     uTco  input_detect:input_detect|\horizontal:hpeak[1]
    Info (332115):      0.982      0.000 FF  CELL  input_detect|\horizontal:hpeak[1]|q
    Info (332115):      1.315      0.333 FF    IC  input_detect|Add1~2|dataa
    Info (332115):      1.751      0.436 FR  CELL  input_detect|Add1~2|cout
    Info (332115):      1.751      0.000 RR    IC  input_detect|Add1~4|cin
    Info (332115):      1.809      0.058 RF  CELL  input_detect|Add1~4|cout
    Info (332115):      1.809      0.000 FF    IC  input_detect|Add1~6|cin
    Info (332115):      1.867      0.058 FR  CELL  input_detect|Add1~6|cout
    Info (332115):      1.867      0.000 RR    IC  input_detect|Add1~8|cin
    Info (332115):      2.304      0.437 RF  CELL  input_detect|Add1~8|combout
    Info (332115):      2.576      0.272 FF    IC  input_detect|horizontal~1|datab
    Info (332115):      2.918      0.342 FF  CELL  input_detect|horizontal~1|combout
    Info (332115):      3.345      0.427 FF    IC  input_detect|\horizontal:hcount[3]~3|datad
    Info (332115):      3.474      0.129 FR  CELL  input_detect|\horizontal:hcount[3]~3|combout
    Info (332115):      4.099      0.625 RR    IC  input_detect|\horizontal:hcount[0]|ena
    Info (332115):      4.709      0.610 RR  CELL  input_detect:input_detect|\horizontal:hcount[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      4.363      4.363           latch edge time
    Info (332115):      5.078      0.715  R        clock network delay
    Info (332115):      5.437      0.359           clock pessimism removed
    Info (332115):      5.417     -0.020           clock uncertainty
    Info (332115):      5.432      0.015     uTsu  input_detect:input_detect|\horizontal:hcount[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.709
    Info (332115): Data Required Time :     5.432
    Info (332115): Slack              :     0.723 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.497
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[2]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 11.497 
    Info (332115): ===================================================================
    Info (332115): From Node    : vgaout:inst|pixel[2]
    Info (332115): To Node      : VGAB0
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.796      0.796  R        clock network delay
    Info (332115):      0.995      0.199     uTco  vgaout:inst|pixel[2]
    Info (332115):      0.995      0.000 FF  CELL  inst|pixel[2]|q
    Info (332115):      1.326      0.331 FF    IC  inst|vga_out[2]~4|dataa
    Info (332115):      1.693      0.367 FF  CELL  inst|vga_out[2]~4|combout
    Info (332115):      2.952      1.259 FF    IC  VGAB0~output|i
    Info (332115):      8.938      5.986 FF  CELL  VGAB0~output|o
    Info (332115):      8.938      0.000 FF  CELL  VGAB0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     25.090     25.090           latch edge time
    Info (332115):     22.189     -2.901  R        clock network delay
    Info (332115):     22.455      0.266           clock pessimism removed
    Info (332115):     22.435     -0.020           clock uncertainty
    Info (332115):     20.435     -2.000  F  oExt  VGAB0
    Info (332115): 
    Info (332115): Data Arrival Time  :     8.938
    Info (332115): Data Required Time :    20.435
    Info (332115): Slack              :    11.497 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.295
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.295 
    Info (332115): ===================================================================
    Info (332115): From Node    : sdram:inst1|pixelOut[8]
    Info (332115): To Node      : ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.090      1.090           launch edge time
    Info (332115):      1.458      0.368  R        clock network delay
    Info (332115):      1.657      0.199     uTco  sdram:inst1|pixelOut[8]
    Info (332115):      1.657      0.000 RR  CELL  inst1|pixelOut[8]|q
    Info (332115):      2.259      0.602 RR    IC  ram2|altsyncram_component|auto_generated|ram_block1a0|portadatain[8]
    Info (332115):      2.322      0.063 RR  CELL  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.090      1.090           latch edge time
    Info (332115):      2.199      1.109  R        clock network delay
    Info (332115):      1.840     -0.359           clock pessimism removed
    Info (332115):      1.840      0.000           clock uncertainty
    Info (332115):      2.027      0.187      uTh  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.322
    Info (332115): Data Required Time :     2.027
    Info (332115): Slack              :     0.295 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.357
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[2]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.357 
    Info (332115): ===================================================================
    Info (332115): From Node    : vgaout:inst|col_number[0]
    Info (332115): To Node      : ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.360      0.360  R        clock network delay
    Info (332115):      0.559      0.199     uTco  vgaout:inst|col_number[0]
    Info (332115):      0.559      0.000 RR  CELL  inst|col_number[0]|q
    Info (332115):      1.158      0.599 RR    IC  ram2|altsyncram_component|auto_generated|ram_block1a0|portbaddr[0]
    Info (332115):      1.217      0.059 RR  CELL  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.032      1.032  R        clock network delay
    Info (332115):      0.673     -0.359           clock pessimism removed
    Info (332115):      0.673      0.000           clock uncertainty
    Info (332115):      0.860      0.187      uTh  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.217
    Info (332115): Data Required Time :     0.860
    Info (332115): Slack              :     0.357 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.358
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.358 
    Info (332115): ===================================================================
    Info (332115): From Node    : input_detect:input_detect|video_active
    Info (332115): To Node      : input_detect:input_detect|video_active
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.363      0.363  R        clock network delay
    Info (332115):      0.562      0.199     uTco  input_detect:input_detect|video_active
    Info (332115):      0.562      0.000 RR  CELL  input_detect|video_active|q
    Info (332115):      0.562      0.000 RR    IC  input_detect|video_active~0|datac
    Info (332115):      0.881      0.319 RR  CELL  input_detect|video_active~0|combout
    Info (332115):      0.881      0.000 RR    IC  input_detect|video_active|d
    Info (332115):      0.940      0.059 RR  CELL  input_detect:input_detect|video_active
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.784      0.784  R        clock network delay
    Info (332115):      0.425     -0.359           clock pessimism removed
    Info (332115):      0.425      0.000           clock uncertainty
    Info (332115):      0.582      0.157      uTh  input_detect:input_detect|video_active
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.940
    Info (332115): Data Required Time :     0.582
    Info (332115): Slack              :     0.358 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.207
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 5.207 
    Info (332115): ===================================================================
    Info (332115): From Node    : genlock:inst4|vblank
    Info (332115): To Node      : genlock:inst4|hcount[1]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.090      1.090           launch edge time
    Info (332115):      1.873      0.783  R        clock network delay
    Info (332115):      2.072      0.199     uTco  genlock:inst4|vblank
    Info (332115):      2.072      0.000 FF  CELL  inst4|vblank|q
    Info (332115):      3.055      0.983 FF    IC  inst4|hraster~0|datad
    Info (332115):      3.184      0.129 FR  CELL  inst4|hraster~0|combout
    Info (332115):      4.654      1.470 RR    IC  inst4|hcount[1]|clrn
    Info (332115):      5.327      0.673 RF  CELL  genlock:inst4|hcount[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      9.817      9.817           latch edge time
    Info (332115):     10.196      0.379  R        clock network delay
    Info (332115):     10.539      0.343           clock pessimism removed
    Info (332115):     10.519     -0.020           clock uncertainty
    Info (332115):     10.534      0.015     uTsu  genlock:inst4|hcount[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.327
    Info (332115): Data Required Time :    10.534
    Info (332115): Slack              :     5.207 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.974
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.974 
    Info (332115): ===================================================================
    Info (332115): From Node    : sdram:inst1|rowStoreAck
    Info (332115): To Node      : genlock:inst4|store_req
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.090      1.090           launch edge time
    Info (332115):      1.443      0.353  R        clock network delay
    Info (332115):      1.642      0.199     uTco  sdram:inst1|rowStoreAck
    Info (332115):      1.642      0.000 RR  CELL  inst1|rowStoreAck|q
    Info (332115):      1.995      0.353 RR    IC  inst4|store_req|clrn
    Info (332115):      2.635      0.640 RF  CELL  genlock:inst4|store_req
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.090      1.090           latch edge time
    Info (332115):      1.863      0.773  R        clock network delay
    Info (332115):      1.504     -0.359           clock pessimism removed
    Info (332115):      1.504      0.000           clock uncertainty
    Info (332115):      1.661      0.157      uTh  genlock:inst4|store_req
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.635
    Info (332115): Data Required Time :     1.661
    Info (332115): Slack              :     0.974 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 1.934
    Info (332113): Targets: [get_clocks {pll_inst|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 1.934 
    Info (332113): ===================================================================
    Info (332113): Node             : input_detect:input_detect|\horizontal:hblank_pulse[0]
    Info (332113): Clock            : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_50
    Info (332113):      0.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      0.514      0.514 RR  CELL  CLOCK_50~input|o
    Info (332113):      2.848      2.334 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     -2.635     -5.483 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     -2.635      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):     -0.745      1.890 RR    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):     -0.745      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):      0.265      1.010 RR    IC  input_detect|\horizontal:hblank_pulse[0]|clk
    Info (332113):      0.784      0.519 RR  CELL  input_detect:input_detect|\horizontal:hblank_pulse[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      2.181      2.181           launch edge time
    Info (332113):      2.181      0.000           source latency
    Info (332113):      2.181      0.000           CLOCK_50
    Info (332113):      2.181      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      2.695      0.514 RR  CELL  CLOCK_50~input|o
    Info (332113):      4.936      2.241 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     -0.720     -5.656 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     -0.720      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):      1.079      1.799 FF    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):      1.079      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):      2.056      0.977 FF    IC  input_detect|\horizontal:hblank_pulse[0]|clk
    Info (332113):      2.513      0.457 FF  CELL  input_detect:input_detect|\horizontal:hblank_pulse[0]
    Info (332113):      2.934      0.421           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.216
    Info (332113): Actual Width     :     2.150
    Info (332113): Slack            :     1.934
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.096
    Info (332113): Targets: [get_clocks {pll_inst|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 4.096 
    Info (332113): ===================================================================
    Info (332113): Node             : ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): Clock            : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      5.453      5.453           launch edge time
    Info (332113):      5.453      0.000           source latency
    Info (332113):      5.453      0.000           CLOCK_50
    Info (332113):      5.453      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      5.967      0.514 RR  CELL  CLOCK_50~input|o
    Info (332113):      8.301      2.334 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      2.818     -5.483 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      2.818      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113):      4.692      1.874 FF    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]
    Info (332113):      4.692      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk
    Info (332113):      5.722      1.030 FF    IC  ram2|altsyncram_component|auto_generated|ram_block1a0|clk0
    Info (332113):      6.596      0.874 FF  CELL  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      9.817      9.817           launch edge time
    Info (332113):      9.817      0.000           source latency
    Info (332113):      9.817      0.000           CLOCK_50
    Info (332113):      9.817      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     10.331      0.514 RR  CELL  CLOCK_50~input|o
    Info (332113):     12.572      2.241 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      6.916     -5.656 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      6.916      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113):      8.730      1.814 RR    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]
    Info (332113):      8.730      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk
    Info (332113):      9.704      0.974 RR    IC  ram2|altsyncram_component|auto_generated|ram_block1a0|clk0
    Info (332113):     10.502      0.798 RR  CELL  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113):     10.922      0.420           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.230
    Info (332113): Actual Width     :     4.326
    Info (332113): Slack            :     4.096
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.835
    Info (332113): Targets: [get_clocks {CLOCK_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 9.835 
    Info (332113): ===================================================================
    Info (332113): Node             : CLOCK_50~input|o
    Info (332113): Clock            : CLOCK_50
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           CLOCK_50
    Info (332113):     10.000      0.000 FF    IC  CLOCK_50~input|i
    Info (332113):     10.679      0.679 FF  CELL  CLOCK_50~input|o
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           CLOCK_50
    Info (332113):     20.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     20.514      0.514 RR  CELL  CLOCK_50~input|o
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :     9.835
    Info (332113): Slack            :     9.835
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.295
    Info (332113): Targets: [get_clocks {pll_inst|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 12.295 
    Info (332113): ===================================================================
    Info (332113): Node             : ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]
    Info (332113): Clock            : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     12.545     12.545           launch edge time
    Info (332113):     12.545      0.000           source latency
    Info (332113):     12.545      0.000           CLOCK_50
    Info (332113):     12.545      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     13.059      0.514 RR  CELL  CLOCK_50~input|o
    Info (332113):     15.393      2.334 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      9.910     -5.483 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      9.910      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332113):     11.784      1.874 FF    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]
    Info (332113):     11.784      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk
    Info (332113):     12.797      1.013 FF    IC  ram2|altsyncram_component|auto_generated|ram_block1a0|clk1
    Info (332113):     13.594      0.797 FF  CELL  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     25.090     25.090           launch edge time
    Info (332113):     25.090      0.000           source latency
    Info (332113):     25.090      0.000           CLOCK_50
    Info (332113):     25.090      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     25.604      0.514 RR  CELL  CLOCK_50~input|o
    Info (332113):     27.845      2.241 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     22.189     -5.656 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     22.189      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332113):     24.003      1.814 RR    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]
    Info (332113):     24.003      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk
    Info (332113):     24.968      0.965 RR    IC  ram2|altsyncram_component|auto_generated|ram_block1a0|clk1
    Info (332113):     25.705      0.737 RR  CELL  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]
    Info (332113):     26.119      0.414           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.230
    Info (332113): Actual Width     :    12.525
    Info (332113): Slack            :    12.295
    Info (332113): ===================================================================
    Info (332113): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.113
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.113               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.256               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    13.076               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.296
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.296               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.312               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.312               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 5.537
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.537               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 0.882
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.882               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 1.928
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.928               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.106               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.817               0.000 CLOCK_50 
    Info (332119):    12.292               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.113
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.113 
    Info (332115): ===================================================================
    Info (332115): From Node    : input_detect:input_detect|\horizontal:hpeak[1]
    Info (332115): To Node      : input_detect:input_detect|\horizontal:hcount[0]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.753      0.753  R        clock network delay
    Info (332115):      0.933      0.180     uTco  input_detect:input_detect|\horizontal:hpeak[1]
    Info (332115):      0.933      0.000 FF  CELL  input_detect|\horizontal:hpeak[1]|q
    Info (332115):      1.230      0.297 FF    IC  input_detect|Add1~2|dataa
    Info (332115):      1.606      0.376 FR  CELL  input_detect|Add1~2|cout
    Info (332115):      1.606      0.000 RR    IC  input_detect|Add1~4|cin
    Info (332115):      1.656      0.050 RF  CELL  input_detect|Add1~4|cout
    Info (332115):      1.656      0.000 FF    IC  input_detect|Add1~6|cin
    Info (332115):      1.706      0.050 FR  CELL  input_detect|Add1~6|cout
    Info (332115):      1.706      0.000 RR    IC  input_detect|Add1~8|cin
    Info (332115):      2.093      0.387 RF  CELL  input_detect|Add1~8|combout
    Info (332115):      2.336      0.243 FF    IC  input_detect|horizontal~1|datab
    Info (332115):      2.636      0.300 FF  CELL  input_detect|horizontal~1|combout
    Info (332115):      3.014      0.378 FF    IC  input_detect|\horizontal:hcount[3]~3|datad
    Info (332115):      3.130      0.116 FR  CELL  input_detect|\horizontal:hcount[3]~3|combout
    Info (332115):      3.705      0.575 RR    IC  input_detect|\horizontal:hcount[0]|ena
    Info (332115):      4.258      0.553 RR  CELL  input_detect:input_detect|\horizontal:hcount[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      4.363      4.363           latch edge time
    Info (332115):      5.059      0.696  R        clock network delay
    Info (332115):      5.376      0.317           clock pessimism removed
    Info (332115):      5.356     -0.020           clock uncertainty
    Info (332115):      5.371      0.015     uTsu  input_detect:input_detect|\horizontal:hcount[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.258
    Info (332115): Data Required Time :     5.371
    Info (332115): Slack              :     1.113 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.256
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.256 
    Info (332115): ===================================================================
    Info (332115): From Node    : adc:inst2|pixel_adc[4]
    Info (332115): To Node      : genlock:inst4|pixel_d[1]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.090      1.090           launch edge time
    Info (332115):      1.857      0.767  R        clock network delay
    Info (332115):      2.037      0.180     uTco  adc:inst2|pixel_adc[4]
    Info (332115):      2.037      0.000 RR  CELL  inst2|pixel_adc[4]|q
    Info (332115):      2.445      0.408 RR    IC  inst4|LessThan4~0|dataa
    Info (332115):      2.752      0.307 RR  CELL  inst4|LessThan4~0|combout
    Info (332115):      3.601      0.849 RR    IC  inst4|Mux25~0|datac
    Info (332115):      3.804      0.203 RF  CELL  inst4|Mux25~0|combout
    Info (332115):      4.367      0.563 FF    IC  inst4|a_pixel~10|datac
    Info (332115):      4.582      0.215 FF  CELL  inst4|a_pixel~10|combout
    Info (332115):      4.762      0.180 FF    IC  inst4|a_pixel~14|datad
    Info (332115):      4.857      0.095 FF  CELL  inst4|a_pixel~14|combout
    Info (332115):      5.043      0.186 FF    IC  inst4|a_pixel~18|datac
    Info (332115):      5.259      0.216 FF  CELL  inst4|a_pixel~18|combout
    Info (332115):      6.047      0.788 FF    IC  inst4|process_d~0|datac
    Info (332115):      6.263      0.216 FF  CELL  inst4|process_d~0|combout
    Info (332115):      6.484      0.221 FF    IC  inst4|process_d~3|dataa
    Info (332115):      6.753      0.269 FF  CELL  inst4|process_d~3|combout
    Info (332115):      7.340      0.587 FF    IC  inst4|Mux61~6|datac
    Info (332115):      7.556      0.216 FF  CELL  inst4|Mux61~6|combout
    Info (332115):      7.752      0.196 FF    IC  inst4|Mux61~7|datad
    Info (332115):      7.847      0.095 FF  CELL  inst4|Mux61~7|combout
    Info (332115):      8.072      0.225 FF    IC  inst4|Mux61~10|datab
    Info (332115):      8.379      0.307 FF  CELL  inst4|Mux61~10|combout
    Info (332115):      8.565      0.186 FF    IC  inst4|Mux61~12|datac
    Info (332115):      8.780      0.215 FF  CELL  inst4|Mux61~12|combout
    Info (332115):      9.094      0.314 FF    IC  inst4|pixel_d[1]_NEW2|datad
    Info (332115):      9.189      0.095 FF  CELL  inst4|pixel_d[1]_NEW2|combout
    Info (332115):      9.189      0.000 FF    IC  inst4|pixel_d[1]|d
    Info (332115):      9.267      0.078 FF  CELL  genlock:inst4|pixel_d[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      9.817      9.817           latch edge time
    Info (332115):     10.211      0.394  R        clock network delay
    Info (332115):     10.528      0.317           clock pessimism removed
    Info (332115):     10.508     -0.020           clock uncertainty
    Info (332115):     10.523      0.015     uTsu  genlock:inst4|pixel_d[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     9.267
    Info (332115): Data Required Time :    10.523
    Info (332115): Slack              :     1.256 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.076
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[2]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 13.076 
    Info (332115): ===================================================================
    Info (332115): From Node    : vgaout:inst|pixel[2]
    Info (332115): To Node      : VGAB0
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.764      0.764  R        clock network delay
    Info (332115):      0.944      0.180     uTco  vgaout:inst|pixel[2]
    Info (332115):      0.944      0.000 FF  CELL  inst|pixel[2]|q
    Info (332115):      1.239      0.295 FF    IC  inst|vga_out[2]~4|dataa
    Info (332115):      1.562      0.323 FF  CELL  inst|vga_out[2]~4|combout
    Info (332115):      2.671      1.109 FF    IC  VGAB0~output|i
    Info (332115):      7.708      5.037 FF  CELL  VGAB0~output|o
    Info (332115):      7.708      0.000 FF  CELL  VGAB0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     25.090     25.090           latch edge time
    Info (332115):     22.569     -2.521  R        clock network delay
    Info (332115):     22.804      0.235           clock pessimism removed
    Info (332115):     22.784     -0.020           clock uncertainty
    Info (332115):     20.784     -2.000  F  oExt  VGAB0
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.708
    Info (332115): Data Required Time :    20.784
    Info (332115): Slack              :    13.076 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.296
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.296 
    Info (332115): ===================================================================
    Info (332115): From Node    : sdram:inst1|pixelOut[8]
    Info (332115): To Node      : ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.090      1.090           launch edge time
    Info (332115):      1.476      0.386  R        clock network delay
    Info (332115):      1.656      0.180     uTco  sdram:inst1|pixelOut[8]
    Info (332115):      1.656      0.000 RR  CELL  inst1|pixelOut[8]|q
    Info (332115):      2.218      0.562 RR    IC  ram2|altsyncram_component|auto_generated|ram_block1a0|portadatain[8]
    Info (332115):      2.282      0.064 RR  CELL  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.090      1.090           latch edge time
    Info (332115):      2.134      1.044  R        clock network delay
    Info (332115):      1.817     -0.317           clock pessimism removed
    Info (332115):      1.817      0.000           clock uncertainty
    Info (332115):      1.986      0.169      uTh  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.282
    Info (332115): Data Required Time :     1.986
    Info (332115): Slack              :     0.296 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.312
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.312 
    Info (332115): ===================================================================
    Info (332115): From Node    : input_detect:input_detect|\horizontal:hpeak[4]
    Info (332115): To Node      : input_detect:input_detect|\horizontal:hpeak[4]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.381      0.381  R        clock network delay
    Info (332115):      0.561      0.180     uTco  input_detect:input_detect|\horizontal:hpeak[4]
    Info (332115):      0.561      0.000 FF  CELL  input_detect|\horizontal:hpeak[4]|q
    Info (332115):      0.561      0.000 FF    IC  input_detect|hpeak~0|datac
    Info (332115):      0.835      0.274 FF  CELL  input_detect|hpeak~0|combout
    Info (332115):      0.835      0.000 FF    IC  input_detect|\horizontal:hpeak[4]|d
    Info (332115):      0.892      0.057 FF  CELL  input_detect:input_detect|\horizontal:hpeak[4]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.753      0.753  R        clock network delay
    Info (332115):      0.436     -0.317           clock pessimism removed
    Info (332115):      0.436      0.000           clock uncertainty
    Info (332115):      0.580      0.144      uTh  input_detect:input_detect|\horizontal:hpeak[4]
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.892
    Info (332115): Data Required Time :     0.580
    Info (332115): Slack              :     0.312 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.312
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[2]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.312 
    Info (332115): ===================================================================
    Info (332115): From Node    : vgaout:inst|\bar:posy[2]
    Info (332115): To Node      : vgaout:inst|\bar:posy[2]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.390      0.390  R        clock network delay
    Info (332115):      0.570      0.180     uTco  vgaout:inst|\bar:posy[2]
    Info (332115):      0.570      0.000 FF  CELL  inst|\bar:posy[2]|q
    Info (332115):      0.570      0.000 FF    IC  inst|posy~5|datac
    Info (332115):      0.844      0.274 FF  CELL  inst|posy~5|combout
    Info (332115):      0.844      0.000 FF    IC  inst|\bar:posy[2]|d
    Info (332115):      0.901      0.057 FF  CELL  vgaout:inst|\bar:posy[2]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.762      0.762  R        clock network delay
    Info (332115):      0.445     -0.317           clock pessimism removed
    Info (332115):      0.445      0.000           clock uncertainty
    Info (332115):      0.589      0.144      uTh  vgaout:inst|\bar:posy[2]
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.901
    Info (332115): Data Required Time :     0.589
    Info (332115): Slack              :     0.312 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.537
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 5.537 
    Info (332115): ===================================================================
    Info (332115): From Node    : genlock:inst4|vblank
    Info (332115): To Node      : genlock:inst4|hcount[1]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.090      1.090           launch edge time
    Info (332115):      1.843      0.753  R        clock network delay
    Info (332115):      2.023      0.180     uTco  genlock:inst4|vblank
    Info (332115):      2.023      0.000 FF  CELL  inst4|vblank|q
    Info (332115):      2.904      0.881 FF    IC  inst4|hraster~0|datad
    Info (332115):      3.020      0.116 FR  CELL  inst4|hraster~0|combout
    Info (332115):      4.375      1.355 RR    IC  inst4|hcount[1]|clrn
    Info (332115):      4.975      0.600 RF  CELL  genlock:inst4|hcount[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      9.817      9.817           latch edge time
    Info (332115):     10.214      0.397  R        clock network delay
    Info (332115):     10.517      0.303           clock pessimism removed
    Info (332115):     10.497     -0.020           clock uncertainty
    Info (332115):     10.512      0.015     uTsu  genlock:inst4|hcount[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.975
    Info (332115): Data Required Time :    10.512
    Info (332115): Slack              :     5.537 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.882
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.882 
    Info (332115): ===================================================================
    Info (332115): From Node    : sdram:inst1|rowStoreAck
    Info (332115): To Node      : genlock:inst4|store_req
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.090      1.090           launch edge time
    Info (332115):      1.460      0.370  R        clock network delay
    Info (332115):      1.640      0.180     uTco  sdram:inst1|rowStoreAck
    Info (332115):      1.640      0.000 RR  CELL  inst1|rowStoreAck|q
    Info (332115):      1.972      0.332 RR    IC  inst4|store_req|clrn
    Info (332115):      2.541      0.569 RF  CELL  genlock:inst4|store_req
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.090      1.090           latch edge time
    Info (332115):      1.832      0.742  R        clock network delay
    Info (332115):      1.515     -0.317           clock pessimism removed
    Info (332115):      1.515      0.000           clock uncertainty
    Info (332115):      1.659      0.144      uTh  genlock:inst4|store_req
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.541
    Info (332115): Data Required Time :     1.659
    Info (332115): Slack              :     0.882 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 1.928
    Info (332113): Targets: [get_clocks {pll_inst|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 1.928 
    Info (332113): ===================================================================
    Info (332113): Node             : input_detect:input_detect|\horizontal:hblank_pulse[0]
    Info (332113): Clock            : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_50
    Info (332113):      0.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      0.499      0.499 RR  CELL  CLOCK_50~input|o
    Info (332113):      2.577      2.078 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     -2.286     -4.863 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     -2.286      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):     -0.601      1.685 RR    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):     -0.601      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):      0.283      0.884 RR    IC  input_detect|\horizontal:hblank_pulse[0]|clk
    Info (332113):      0.753      0.470 RR  CELL  input_detect:input_detect|\horizontal:hblank_pulse[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      2.181      2.181           launch edge time
    Info (332113):      2.181      0.000           source latency
    Info (332113):      2.181      0.000           CLOCK_50
    Info (332113):      2.181      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      2.680      0.499 RR  CELL  CLOCK_50~input|o
    Info (332113):      4.675      1.995 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     -0.340     -5.015 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     -0.340      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):      1.261      1.601 FF    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):      1.261      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):      2.114      0.853 FF    IC  input_detect|\horizontal:hblank_pulse[0]|clk
    Info (332113):      2.526      0.412 FF  CELL  input_detect:input_detect|\horizontal:hblank_pulse[0]
    Info (332113):      2.897      0.371           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.216
    Info (332113): Actual Width     :     2.144
    Info (332113): Slack            :     1.928
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.106
    Info (332113): Targets: [get_clocks {pll_inst|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 4.106 
    Info (332113): ===================================================================
    Info (332113): Node             : ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): Clock            : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      5.453      5.453           launch edge time
    Info (332113):      5.453      0.000           source latency
    Info (332113):      5.453      0.000           CLOCK_50
    Info (332113):      5.453      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      5.952      0.499 RR  CELL  CLOCK_50~input|o
    Info (332113):      8.030      2.078 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      3.167     -4.863 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      3.167      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113):      4.835      1.668 FF    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]
    Info (332113):      4.835      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk
    Info (332113):      5.732      0.897 FF    IC  ram2|altsyncram_component|auto_generated|ram_block1a0|clk0
    Info (332113):      6.519      0.787 FF  CELL  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      9.817      9.817           launch edge time
    Info (332113):      9.817      0.000           source latency
    Info (332113):      9.817      0.000           CLOCK_50
    Info (332113):      9.817      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     10.316      0.499 RR  CELL  CLOCK_50~input|o
    Info (332113):     12.311      1.995 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      7.296     -5.015 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      7.296      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113):      8.914      1.618 RR    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]
    Info (332113):      8.914      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk
    Info (332113):      9.767      0.853 RR    IC  ram2|altsyncram_component|auto_generated|ram_block1a0|clk0
    Info (332113):     10.480      0.713 RR  CELL  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113):     10.855      0.375           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.230
    Info (332113): Actual Width     :     4.336
    Info (332113): Slack            :     4.106
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.817
    Info (332113): Targets: [get_clocks {CLOCK_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 9.817 
    Info (332113): ===================================================================
    Info (332113): Node             : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): Clock            : CLOCK_50
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           CLOCK_50
    Info (332113):     10.000      0.000 FF    IC  CLOCK_50~input|i
    Info (332113):     10.643      0.643 FF  CELL  CLOCK_50~input|o
    Info (332113):     12.698      2.055 FF    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      7.894     -4.804 FF  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      7.894      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           CLOCK_50
    Info (332113):     20.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     20.499      0.499 RR  CELL  CLOCK_50~input|o
    Info (332113):     22.494      1.995 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     17.479     -5.015 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     17.479      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):     17.711      0.232           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :     9.817
    Info (332113): Slack            :     9.817
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.292
    Info (332113): Targets: [get_clocks {pll_inst|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 12.292 
    Info (332113): ===================================================================
    Info (332113): Node             : vgaout:inst|\bar:posy[0]
    Info (332113): Clock            : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_50
    Info (332113):      0.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      0.499      0.499 RR  CELL  CLOCK_50~input|o
    Info (332113):      2.577      2.078 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     -2.286     -4.863 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     -2.286      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332113):     -0.601      1.685 RR    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]
    Info (332113):     -0.601      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk
    Info (332113):      0.292      0.893 RR    IC  inst|\bar:posy[0]|clk
    Info (332113):      0.762      0.470 RR  CELL  vgaout:inst|\bar:posy[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     12.545     12.545           launch edge time
    Info (332113):     12.545      0.000           source latency
    Info (332113):     12.545      0.000           CLOCK_50
    Info (332113):     12.545      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     13.044      0.499 RR  CELL  CLOCK_50~input|o
    Info (332113):     15.039      1.995 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     10.024     -5.015 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     10.024      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332113):     11.625      1.601 FF    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]
    Info (332113):     11.625      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk
    Info (332113):     12.486      0.861 FF    IC  inst|\bar:posy[0]|clk
    Info (332113):     12.898      0.412 FF  CELL  vgaout:inst|\bar:posy[0]
    Info (332113):     13.270      0.372           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.216
    Info (332113): Actual Width     :    12.508
    Info (332113): Slack            :    12.292
    Info (332113): ===================================================================
    Info (332113): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.717
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.717               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.002               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    15.836               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.140
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.140               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.184               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.187               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 6.670
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.670               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 0.535
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.535               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 1.964
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.964               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.112               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.588               0.000 CLOCK_50 
    Info (332119):    12.297               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.717
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.717 
    Info (332115): ===================================================================
    Info (332115): From Node    : FP1
    Info (332115): To Node      : input_detect:input_detect|\horizontal:hcount[0]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     -1.631     -1.631  R        clock network delay
    Info (332115):      0.369      2.000  F  iExt  FP1
    Info (332115):      0.369      0.000 FF    IC  FP1~input|i
    Info (332115):      0.986      0.617 FF  CELL  FP1~input|o
    Info (332115):      2.089      1.103 FF    IC  input_detect|horizontal~3|datad
    Info (332115):      2.161      0.072 FR  CELL  input_detect|horizontal~3|combout
    Info (332115):      2.326      0.165 RR    IC  input_detect|\horizontal:hcount[3]~3|datac
    Info (332115):      2.451      0.125 RF  CELL  input_detect|\horizontal:hcount[3]~3|combout
    Info (332115):      2.830      0.379 FF    IC  input_detect|\horizontal:hcount[0]|ena
    Info (332115):      3.153      0.323 FF  CELL  input_detect:input_detect|\horizontal:hcount[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      4.363      4.363           latch edge time
    Info (332115):      4.721      0.358  R        clock network delay
    Info (332115):      4.883      0.162           clock pessimism removed
    Info (332115):      4.863     -0.020           clock uncertainty
    Info (332115):      4.870      0.007     uTsu  input_detect:input_detect|\horizontal:hcount[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.153
    Info (332115): Data Required Time :     4.870
    Info (332115): Slack              :     1.717 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.002
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 4.002 
    Info (332115): ===================================================================
    Info (332115): From Node    : adc:inst2|pixel_adc[4]
    Info (332115): To Node      : genlock:inst4|pixel_d[1]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.090      1.090           launch edge time
    Info (332115):      1.523      0.433  R        clock network delay
    Info (332115):      1.628      0.105     uTco  adc:inst2|pixel_adc[4]
    Info (332115):      1.628      0.000 FF  CELL  inst2|pixel_adc[4]|q
    Info (332115):      1.919      0.291 FF    IC  inst4|LessThan4~0|dataa
    Info (332115):      2.098      0.179 FF  CELL  inst4|LessThan4~0|combout
    Info (332115):      2.670      0.572 FF    IC  inst4|Mux25~0|datac
    Info (332115):      2.790      0.120 FR  CELL  inst4|Mux25~0|combout
    Info (332115):      3.119      0.329 RR    IC  inst4|a_pixel~10|datac
    Info (332115):      3.249      0.130 RR  CELL  inst4|a_pixel~10|combout
    Info (332115):      3.339      0.090 RR    IC  inst4|a_pixel~14|datad
    Info (332115):      3.407      0.068 RR  CELL  inst4|a_pixel~14|combout
    Info (332115):      3.497      0.090 RR    IC  inst4|a_pixel~18|datac
    Info (332115):      3.622      0.125 RF  CELL  inst4|a_pixel~18|combout
    Info (332115):      4.153      0.531 FF    IC  inst4|process_d~0|datac
    Info (332115):      4.286      0.133 FF  CELL  inst4|process_d~0|combout
    Info (332115):      4.424      0.138 FF    IC  inst4|process_d~3|dataa
    Info (332115):      4.597      0.173 FF  CELL  inst4|process_d~3|combout
    Info (332115):      4.993      0.396 FF    IC  inst4|Mux61~6|datac
    Info (332115):      5.126      0.133 FF  CELL  inst4|Mux61~6|combout
    Info (332115):      5.244      0.118 FF    IC  inst4|Mux61~7|datad
    Info (332115):      5.307      0.063 FF  CELL  inst4|Mux61~7|combout
    Info (332115):      5.446      0.139 FF    IC  inst4|Mux61~10|datab
    Info (332115):      5.638      0.192 FF  CELL  inst4|Mux61~10|combout
    Info (332115):      5.749      0.111 FF    IC  inst4|Mux61~12|datac
    Info (332115):      5.882      0.133 FF  CELL  inst4|Mux61~12|combout
    Info (332115):      6.084      0.202 FF    IC  inst4|pixel_d[1]_NEW2|datad
    Info (332115):      6.147      0.063 FF  CELL  inst4|pixel_d[1]_NEW2|combout
    Info (332115):      6.147      0.000 FF    IC  inst4|pixel_d[1]|d
    Info (332115):      6.197      0.050 FF  CELL  genlock:inst4|pixel_d[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      9.817      9.817           latch edge time
    Info (332115):      9.994      0.177  R        clock network delay
    Info (332115):     10.212      0.218           clock pessimism removed
    Info (332115):     10.192     -0.020           clock uncertainty
    Info (332115):     10.199      0.007     uTsu  genlock:inst4|pixel_d[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.197
    Info (332115): Data Required Time :    10.199
    Info (332115): Slack              :     4.002 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.836
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[2]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 15.836 
    Info (332115): ===================================================================
    Info (332115): From Node    : vgaout:inst|pixel[2]
    Info (332115): To Node      : VGAB0
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.431      0.431  R        clock network delay
    Info (332115):      0.536      0.105     uTco  vgaout:inst|pixel[2]
    Info (332115):      0.536      0.000 FF  CELL  inst|pixel[2]|q
    Info (332115):      0.718      0.182 FF    IC  inst|vga_out[2]~4|dataa
    Info (332115):      0.922      0.204 FF  CELL  inst|vga_out[2]~4|combout
    Info (332115):      1.684      0.762 FF    IC  VGAB0~output|i
    Info (332115):      5.603      3.919 FF  CELL  VGAB0~output|o
    Info (332115):      5.603      0.000 FF  CELL  VGAB0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     25.090     25.090           latch edge time
    Info (332115):     23.297     -1.793  R        clock network delay
    Info (332115):     23.459      0.162           clock pessimism removed
    Info (332115):     23.439     -0.020           clock uncertainty
    Info (332115):     21.439     -2.000  F  oExt  VGAB0
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.603
    Info (332115): Data Required Time :    21.439
    Info (332115): Slack              :    15.836 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.140
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.140 
    Info (332115): ===================================================================
    Info (332115): From Node    : sdram:inst1|pixelOut[8]
    Info (332115): To Node      : ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.090      1.090           launch edge time
    Info (332115):      1.261      0.171  R        clock network delay
    Info (332115):      1.366      0.105     uTco  sdram:inst1|pixelOut[8]
    Info (332115):      1.366      0.000 RR  CELL  inst1|pixelOut[8]|q
    Info (332115):      1.690      0.324 RR    IC  ram2|altsyncram_component|auto_generated|ram_block1a0|portadatain[8]
    Info (332115):      1.726      0.036 RR  CELL  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.090      1.090           latch edge time
    Info (332115):      1.700      0.610  R        clock network delay
    Info (332115):      1.482     -0.218           clock pessimism removed
    Info (332115):      1.482      0.000           clock uncertainty
    Info (332115):      1.586      0.104      uTh  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.726
    Info (332115): Data Required Time :     1.586
    Info (332115): Slack              :     0.140 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.184
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[2]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.184 
    Info (332115): ===================================================================
    Info (332115): From Node    : vgaout:inst|col_number[0]
    Info (332115): To Node      : ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.165      0.165  R        clock network delay
    Info (332115):      0.270      0.105     uTco  vgaout:inst|col_number[0]
    Info (332115):      0.270      0.000 RR  CELL  inst|col_number[0]|q
    Info (332115):      0.593      0.323 RR    IC  ram2|altsyncram_component|auto_generated|ram_block1a0|portbaddr[0]
    Info (332115):      0.631      0.038 RR  CELL  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.560      0.560  R        clock network delay
    Info (332115):      0.343     -0.217           clock pessimism removed
    Info (332115):      0.343      0.000           clock uncertainty
    Info (332115):      0.447      0.104      uTh  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.631
    Info (332115): Data Required Time :     0.447
    Info (332115): Slack              :     0.184 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.187
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.187 
    Info (332115): ===================================================================
    Info (332115): From Node    : input_detect:input_detect|video_active
    Info (332115): To Node      : input_detect:input_detect|video_active
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.168      0.168  R        clock network delay
    Info (332115):      0.273      0.105     uTco  input_detect:input_detect|video_active
    Info (332115):      0.273      0.000 RR  CELL  input_detect|video_active|q
    Info (332115):      0.273      0.000 RR    IC  input_detect|video_active~0|datac
    Info (332115):      0.444      0.171 RR  CELL  input_detect|video_active~0|combout
    Info (332115):      0.444      0.000 RR    IC  input_detect|video_active|d
    Info (332115):      0.475      0.031 RR  CELL  input_detect:input_detect|video_active
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.422      0.422  R        clock network delay
    Info (332115):      0.204     -0.218           clock pessimism removed
    Info (332115):      0.204      0.000           clock uncertainty
    Info (332115):      0.288      0.084      uTh  input_detect:input_detect|video_active
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.475
    Info (332115): Data Required Time :     0.288
    Info (332115): Slack              :     0.187 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.670
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 6.670 
    Info (332115): ===================================================================
    Info (332115): From Node    : genlock:inst4|vblank
    Info (332115): To Node      : genlock:inst4|hcount[1]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.090      1.090           launch edge time
    Info (332115):      1.512      0.422  R        clock network delay
    Info (332115):      1.617      0.105     uTco  genlock:inst4|vblank
    Info (332115):      1.617      0.000 RR  CELL  inst4|vblank|q
    Info (332115):      2.122      0.505 RR    IC  inst4|hraster~0|datad
    Info (332115):      2.188      0.066 RF  CELL  inst4|hraster~0|combout
    Info (332115):      3.131      0.943 FF    IC  inst4|hcount[1]|clrn
    Info (332115):      3.522      0.391 FR  CELL  genlock:inst4|hcount[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      9.817      9.817           latch edge time
    Info (332115):      9.997      0.180  R        clock network delay
    Info (332115):     10.205      0.208           clock pessimism removed
    Info (332115):     10.185     -0.020           clock uncertainty
    Info (332115):     10.192      0.007     uTsu  genlock:inst4|hcount[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.522
    Info (332115): Data Required Time :    10.192
    Info (332115): Slack              :     6.670 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.535
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.535 
    Info (332115): ===================================================================
    Info (332115): From Node    : sdram:inst1|rowStoreAck
    Info (332115): To Node      : genlock:inst4|store_req
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.090      1.090           launch edge time
    Info (332115):      1.250      0.160  R        clock network delay
    Info (332115):      1.355      0.105     uTco  sdram:inst1|rowStoreAck
    Info (332115):      1.355      0.000 RR  CELL  inst1|rowStoreAck|q
    Info (332115):      1.539      0.184 RR    IC  inst4|store_req|clrn
    Info (332115):      1.905      0.366 RF  CELL  genlock:inst4|store_req
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.090      1.090           latch edge time
    Info (332115):      1.504      0.414  R        clock network delay
    Info (332115):      1.286     -0.218           clock pessimism removed
    Info (332115):      1.286      0.000           clock uncertainty
    Info (332115):      1.370      0.084      uTh  genlock:inst4|store_req
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.905
    Info (332115): Data Required Time :     1.370
    Info (332115): Slack              :     0.535 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 1.964
    Info (332113): Targets: [get_clocks {pll_inst|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 1.964 
    Info (332113): ===================================================================
    Info (332113): Node             : input_detect:input_detect|\horizontal:hblank_pulse[0]
    Info (332113): Clock            : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_50
    Info (332113):      0.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      0.238      0.238 RR  CELL  CLOCK_50~input|o
    Info (332113):      1.649      1.411 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     -1.631     -3.280 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     -1.631      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):     -0.494      1.137 RR    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):     -0.494      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):      0.127      0.621 RR    IC  input_detect|\horizontal:hblank_pulse[0]|clk
    Info (332113):      0.422      0.295 RR  CELL  input_detect:input_detect|\horizontal:hblank_pulse[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      2.181      2.181           launch edge time
    Info (332113):      2.181      0.000           source latency
    Info (332113):      2.181      0.000           CLOCK_50
    Info (332113):      2.181      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      2.419      0.238 RR  CELL  CLOCK_50~input|o
    Info (332113):      3.774      1.355 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      0.388     -3.386 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      0.388      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):      1.476      1.088 FF    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):      1.476      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):      2.081      0.605 FF    IC  input_detect|\horizontal:hblank_pulse[0]|clk
    Info (332113):      2.348      0.267 FF  CELL  input_detect:input_detect|\horizontal:hblank_pulse[0]
    Info (332113):      2.602      0.254           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.216
    Info (332113): Actual Width     :     2.180
    Info (332113): Slack            :     1.964
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.112
    Info (332113): Targets: [get_clocks {pll_inst|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 4.112 
    Info (332113): ===================================================================
    Info (332113): Node             : ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): Clock            : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      5.453      5.453           launch edge time
    Info (332113):      5.453      0.000           source latency
    Info (332113):      5.453      0.000           CLOCK_50
    Info (332113):      5.453      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      5.691      0.238 RR  CELL  CLOCK_50~input|o
    Info (332113):      7.102      1.411 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      3.822     -3.280 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      3.822      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113):      4.955      1.133 FF    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]
    Info (332113):      4.955      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk
    Info (332113):      5.592      0.637 FF    IC  ram2|altsyncram_component|auto_generated|ram_block1a0|clk0
    Info (332113):      6.080      0.488 FF  CELL  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      9.817      9.817           launch edge time
    Info (332113):      9.817      0.000           source latency
    Info (332113):      9.817      0.000           CLOCK_50
    Info (332113):      9.817      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     10.055      0.238 RR  CELL  CLOCK_50~input|o
    Info (332113):     11.410      1.355 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      8.024     -3.386 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      8.024      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113):      9.116      1.092 RR    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]
    Info (332113):      9.116      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk
    Info (332113):      9.715      0.599 RR    IC  ram2|altsyncram_component|auto_generated|ram_block1a0|clk0
    Info (332113):     10.163      0.448 RR  CELL  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113):     10.422      0.259           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.230
    Info (332113): Actual Width     :     4.342
    Info (332113): Slack            :     4.112
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.588
    Info (332113): Targets: [get_clocks {CLOCK_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 9.588 
    Info (332113): ===================================================================
    Info (332113): Node             : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): Clock            : CLOCK_50
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           CLOCK_50
    Info (332113):     10.000      0.000 FF    IC  CLOCK_50~input|i
    Info (332113):     10.617      0.617 FF  CELL  CLOCK_50~input|o
    Info (332113):     12.017      1.400 FF    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      8.780     -3.237 FF  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      8.780      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           CLOCK_50
    Info (332113):     20.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     20.238      0.238 RR  CELL  CLOCK_50~input|o
    Info (332113):     21.593      1.355 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     18.207     -3.386 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     18.207      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):     18.368      0.161           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :     9.588
    Info (332113): Slack            :     9.588
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.297
    Info (332113): Targets: [get_clocks {pll_inst|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 12.297 
    Info (332113): ===================================================================
    Info (332113): Node             : ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]
    Info (332113): Clock            : pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     12.545     12.545           launch edge time
    Info (332113):     12.545      0.000           source latency
    Info (332113):     12.545      0.000           CLOCK_50
    Info (332113):     12.545      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     12.783      0.238 RR  CELL  CLOCK_50~input|o
    Info (332113):     14.194      1.411 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     10.914     -3.280 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     10.914      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332113):     12.047      1.133 FF    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]
    Info (332113):     12.047      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk
    Info (332113):     12.675      0.628 FF    IC  ram2|altsyncram_component|auto_generated|ram_block1a0|clk1
    Info (332113):     13.122      0.447 FF  CELL  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     25.090     25.090           launch edge time
    Info (332113):     25.090      0.000           source latency
    Info (332113):     25.090      0.000           CLOCK_50
    Info (332113):     25.090      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     25.328      0.238 RR  CELL  CLOCK_50~input|o
    Info (332113):     26.683      1.355 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     23.297     -3.386 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     23.297      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332113):     24.389      1.092 RR    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0]
    Info (332113):     24.389      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk
    Info (332113):     24.981      0.592 RR    IC  ram2|altsyncram_component|auto_generated|ram_block1a0|clk1
    Info (332113):     25.397      0.416 RR  CELL  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]
    Info (332113):     25.649      0.252           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.230
    Info (332113): Actual Width     :    12.527
    Info (332113): Slack            :    12.297
    Info (332113): ===================================================================
    Info (332113): 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 728 megabytes
    Info: Processing ended: Sat Oct 31 01:59:22 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


