// Seed: 3404127753
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [7:0] id_5;
  wire id_6;
  id_7(
      .id_0(id_5[1]), .id_1(1), .id_2(1), .id_3(id_6), .id_4(1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  tri1 id_5, id_6;
  tri0 id_7;
  wire id_8 = id_3;
  integer id_9 = 1, id_10, id_11;
  module_0 modCall_1 (
      id_1,
      id_7,
      id_10,
      id_9
  );
  assign id_2 = id_8;
  tri1 id_12 = id_5 == 1'd0;
  assign id_7 = 1'b0;
endmodule
