EVC
===

Register Listing for EVC
------------------------

+----------------------------------------------------------------+------------------------------------------------+
| Register                                                       | Address                                        |
+================================================================+================================================+
| :ref:`EVC_SFR_CM7EVSEL_CM7EVSEL0 <EVC_SFR_CM7EVSEL_CM7EVSEL0>` | :ref:`0x40044000 <EVC_SFR_CM7EVSEL_CM7EVSEL0>` |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`EVC_SFR_CM7EVSEL_CM7EVSEL1 <EVC_SFR_CM7EVSEL_CM7EVSEL1>` | :ref:`0x40044004 <EVC_SFR_CM7EVSEL_CM7EVSEL1>` |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`EVC_SFR_CM7EVSEL_CM7EVSEL2 <EVC_SFR_CM7EVSEL_CM7EVSEL2>` | :ref:`0x40044008 <EVC_SFR_CM7EVSEL_CM7EVSEL2>` |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`EVC_SFR_CM7EVSEL_CM7EVSEL3 <EVC_SFR_CM7EVSEL_CM7EVSEL3>` | :ref:`0x4004400c <EVC_SFR_CM7EVSEL_CM7EVSEL3>` |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`EVC_SFR_CM7EVSEL_CM7EVSEL4 <EVC_SFR_CM7EVSEL_CM7EVSEL4>` | :ref:`0x40044010 <EVC_SFR_CM7EVSEL_CM7EVSEL4>` |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`EVC_SFR_CM7EVSEL_CM7EVSEL5 <EVC_SFR_CM7EVSEL_CM7EVSEL5>` | :ref:`0x40044014 <EVC_SFR_CM7EVSEL_CM7EVSEL5>` |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`EVC_SFR_CM7EVSEL_CM7EVSEL6 <EVC_SFR_CM7EVSEL_CM7EVSEL6>` | :ref:`0x40044018 <EVC_SFR_CM7EVSEL_CM7EVSEL6>` |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`EVC_SFR_CM7EVSEL_CM7EVSEL7 <EVC_SFR_CM7EVSEL_CM7EVSEL7>` | :ref:`0x4004401c <EVC_SFR_CM7EVSEL_CM7EVSEL7>` |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`EVC_SFR_CM7EVEN <EVC_SFR_CM7EVEN>`                       | :ref:`0x40044020 <EVC_SFR_CM7EVEN>`            |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`EVC_SFR_CM7EVFR <EVC_SFR_CM7EVFR>`                       | :ref:`0x40044024 <EVC_SFR_CM7EVFR>`            |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`EVC_RESERVED10 <EVC_RESERVED10>`                         | :ref:`0x40044028 <EVC_RESERVED10>`             |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`EVC_RESERVED11 <EVC_RESERVED11>`                         | :ref:`0x4004402c <EVC_RESERVED11>`             |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`EVC_SFR_TMREVSEL <EVC_SFR_TMREVSEL>`                     | :ref:`0x40044030 <EVC_SFR_TMREVSEL>`           |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`EVC_SFR_PWMEVSEL <EVC_SFR_PWMEVSEL>`                     | :ref:`0x40044034 <EVC_SFR_PWMEVSEL>`           |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`EVC_RESERVED14 <EVC_RESERVED14>`                         | :ref:`0x40044038 <EVC_RESERVED14>`             |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`EVC_RESERVED15 <EVC_RESERVED15>`                         | :ref:`0x4004403c <EVC_RESERVED15>`             |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`EVC_SFR_IFEVEN_IFEVEN0 <EVC_SFR_IFEVEN_IFEVEN0>`         | :ref:`0x40044040 <EVC_SFR_IFEVEN_IFEVEN0>`     |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`EVC_SFR_IFEVEN_IFEVEN1 <EVC_SFR_IFEVEN_IFEVEN1>`         | :ref:`0x40044044 <EVC_SFR_IFEVEN_IFEVEN1>`     |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`EVC_SFR_IFEVEN_IFEVEN2 <EVC_SFR_IFEVEN_IFEVEN2>`         | :ref:`0x40044048 <EVC_SFR_IFEVEN_IFEVEN2>`     |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`EVC_SFR_IFEVEN_IFEVEN3 <EVC_SFR_IFEVEN_IFEVEN3>`         | :ref:`0x4004404c <EVC_SFR_IFEVEN_IFEVEN3>`     |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`EVC_SFR_IFEVEN_IFEVEN4 <EVC_SFR_IFEVEN_IFEVEN4>`         | :ref:`0x40044050 <EVC_SFR_IFEVEN_IFEVEN4>`     |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`EVC_SFR_IFEVEN_IFEVEN5 <EVC_SFR_IFEVEN_IFEVEN5>`         | :ref:`0x40044054 <EVC_SFR_IFEVEN_IFEVEN5>`     |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`EVC_SFR_IFEVEN_IFEVEN6 <EVC_SFR_IFEVEN_IFEVEN6>`         | :ref:`0x40044058 <EVC_SFR_IFEVEN_IFEVEN6>`     |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`EVC_SFR_IFEVEN_IFEVEN7 <EVC_SFR_IFEVEN_IFEVEN7>`         | :ref:`0x4004405c <EVC_SFR_IFEVEN_IFEVEN7>`     |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`EVC_SFR_IFEVERRFR <EVC_SFR_IFEVERRFR>`                   | :ref:`0x40044060 <EVC_SFR_IFEVERRFR>`          |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`EVC_RESERVED25 <EVC_RESERVED25>`                         | :ref:`0x40044064 <EVC_RESERVED25>`             |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`EVC_RESERVED26 <EVC_RESERVED26>`                         | :ref:`0x40044068 <EVC_RESERVED26>`             |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`EVC_RESERVED27 <EVC_RESERVED27>`                         | :ref:`0x4004406c <EVC_RESERVED27>`             |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`EVC_RESERVED28 <EVC_RESERVED28>`                         | :ref:`0x40044070 <EVC_RESERVED28>`             |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`EVC_RESERVED29 <EVC_RESERVED29>`                         | :ref:`0x40044074 <EVC_RESERVED29>`             |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`EVC_RESERVED30 <EVC_RESERVED30>`                         | :ref:`0x40044078 <EVC_RESERVED30>`             |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`EVC_RESERVED31 <EVC_RESERVED31>`                         | :ref:`0x4004407c <EVC_RESERVED31>`             |
+----------------------------------------------------------------+------------------------------------------------+
| :ref:`EVC_SFR_CM7ERRFR <EVC_SFR_CM7ERRFR>`                     | :ref:`0x40044080 <EVC_SFR_CM7ERRFR>`           |
+----------------------------------------------------------------+------------------------------------------------+

EVC_SFR_CM7EVSEL_CM7EVSEL0
^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40044000 + 0x0 = 0x40044000`


    .. wavedrom::
        :caption: EVC_SFR_CM7EVSEL_CM7EVSEL0

        {
            "reg": [
                {"name": "cm7evsel0",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+-----------+--------------------------------------+
| Field | Name      | Description                          |
+=======+===========+======================================+
| [7:0] | CM7EVSEL0 | cm7evsel read/write control register |
+-------+-----------+--------------------------------------+

EVC_SFR_CM7EVSEL_CM7EVSEL1
^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40044000 + 0x4 = 0x40044004`


    .. wavedrom::
        :caption: EVC_SFR_CM7EVSEL_CM7EVSEL1

        {
            "reg": [
                {"name": "cm7evsel1",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+-----------+--------------------------------------+
| Field | Name      | Description                          |
+=======+===========+======================================+
| [7:0] | CM7EVSEL1 | cm7evsel read/write control register |
+-------+-----------+--------------------------------------+

EVC_SFR_CM7EVSEL_CM7EVSEL2
^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40044000 + 0x8 = 0x40044008`


    .. wavedrom::
        :caption: EVC_SFR_CM7EVSEL_CM7EVSEL2

        {
            "reg": [
                {"name": "cm7evsel2",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+-----------+--------------------------------------+
| Field | Name      | Description                          |
+=======+===========+======================================+
| [7:0] | CM7EVSEL2 | cm7evsel read/write control register |
+-------+-----------+--------------------------------------+

EVC_SFR_CM7EVSEL_CM7EVSEL3
^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40044000 + 0xc = 0x4004400c`


    .. wavedrom::
        :caption: EVC_SFR_CM7EVSEL_CM7EVSEL3

        {
            "reg": [
                {"name": "cm7evsel3",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+-----------+--------------------------------------+
| Field | Name      | Description                          |
+=======+===========+======================================+
| [7:0] | CM7EVSEL3 | cm7evsel read/write control register |
+-------+-----------+--------------------------------------+

EVC_SFR_CM7EVSEL_CM7EVSEL4
^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40044000 + 0x10 = 0x40044010`


    .. wavedrom::
        :caption: EVC_SFR_CM7EVSEL_CM7EVSEL4

        {
            "reg": [
                {"name": "cm7evsel4",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+-----------+--------------------------------------+
| Field | Name      | Description                          |
+=======+===========+======================================+
| [7:0] | CM7EVSEL4 | cm7evsel read/write control register |
+-------+-----------+--------------------------------------+

EVC_SFR_CM7EVSEL_CM7EVSEL5
^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40044000 + 0x14 = 0x40044014`


    .. wavedrom::
        :caption: EVC_SFR_CM7EVSEL_CM7EVSEL5

        {
            "reg": [
                {"name": "cm7evsel5",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+-----------+--------------------------------------+
| Field | Name      | Description                          |
+=======+===========+======================================+
| [7:0] | CM7EVSEL5 | cm7evsel read/write control register |
+-------+-----------+--------------------------------------+

EVC_SFR_CM7EVSEL_CM7EVSEL6
^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40044000 + 0x18 = 0x40044018`


    .. wavedrom::
        :caption: EVC_SFR_CM7EVSEL_CM7EVSEL6

        {
            "reg": [
                {"name": "cm7evsel6",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+-----------+--------------------------------------+
| Field | Name      | Description                          |
+=======+===========+======================================+
| [7:0] | CM7EVSEL6 | cm7evsel read/write control register |
+-------+-----------+--------------------------------------+

EVC_SFR_CM7EVSEL_CM7EVSEL7
^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40044000 + 0x1c = 0x4004401c`


    .. wavedrom::
        :caption: EVC_SFR_CM7EVSEL_CM7EVSEL7

        {
            "reg": [
                {"name": "cm7evsel7",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+-----------+--------------------------------------+
| Field | Name      | Description                          |
+=======+===========+======================================+
| [7:0] | CM7EVSEL7 | cm7evsel read/write control register |
+-------+-----------+--------------------------------------+

EVC_SFR_CM7EVEN
^^^^^^^^^^^^^^^

`Address: 0x40044000 + 0x20 = 0x40044020`


    .. wavedrom::
        :caption: EVC_SFR_CM7EVEN

        {
            "reg": [
                {"name": "cm7even",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+---------+-------------------------------------+
| Field | Name    | Description                         |
+=======+=========+=====================================+
| [7:0] | CM7EVEN | cm7even read/write control register |
+-------+---------+-------------------------------------+

EVC_SFR_CM7EVFR
^^^^^^^^^^^^^^^

`Address: 0x40044000 + 0x24 = 0x40044024`


    .. wavedrom::
        :caption: EVC_SFR_CM7EVFR

        {
            "reg": [
                {"name": "cm7evs",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+--------+----------------------------------------------------------------------------------+
| Field | Name   | Description                                                                      |
+=======+========+==================================================================================+
| [7:0] | CM7EVS | cm7evs flag register. `1` means event happened, write back `1` in respective bit |
|       |        | position to clear the flag                                                       |
+-------+--------+----------------------------------------------------------------------------------+

EVC_RESERVED10
^^^^^^^^^^^^^^

`Address: 0x40044000 + 0x28 = 0x40044028`


    .. wavedrom::
        :caption: EVC_RESERVED10

        {
            "reg": [
                {"name": "reserved10", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


EVC_RESERVED11
^^^^^^^^^^^^^^

`Address: 0x40044000 + 0x2c = 0x4004402c`


    .. wavedrom::
        :caption: EVC_RESERVED11

        {
            "reg": [
                {"name": "reserved11", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


EVC_SFR_TMREVSEL
^^^^^^^^^^^^^^^^

`Address: 0x40044000 + 0x30 = 0x40044030`


    .. wavedrom::
        :caption: EVC_SFR_TMREVSEL

        {
            "reg": [
                {"name": "tmr_evsel",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------+---------------------------------------+
| Field  | Name      | Description                           |
+========+===========+=======================================+
| [15:0] | TMR_EVSEL | tmr_evsel read/write control register |
+--------+-----------+---------------------------------------+

EVC_SFR_PWMEVSEL
^^^^^^^^^^^^^^^^

`Address: 0x40044000 + 0x34 = 0x40044034`


    .. wavedrom::
        :caption: EVC_SFR_PWMEVSEL

        {
            "reg": [
                {"name": "pwm_evsel",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------+---------------------------------------+
| Field  | Name      | Description                           |
+========+===========+=======================================+
| [31:0] | PWM_EVSEL | pwm_evsel read/write control register |
+--------+-----------+---------------------------------------+

EVC_RESERVED14
^^^^^^^^^^^^^^

`Address: 0x40044000 + 0x38 = 0x40044038`


    .. wavedrom::
        :caption: EVC_RESERVED14

        {
            "reg": [
                {"name": "reserved14", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


EVC_RESERVED15
^^^^^^^^^^^^^^

`Address: 0x40044000 + 0x3c = 0x4004403c`


    .. wavedrom::
        :caption: EVC_RESERVED15

        {
            "reg": [
                {"name": "reserved15", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


EVC_SFR_IFEVEN_IFEVEN0
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40044000 + 0x40 = 0x40044040`


    .. wavedrom::
        :caption: EVC_SFR_IFEVEN_IFEVEN0

        {
            "reg": [
                {"name": "ifeven0",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+---------+------------------------------------+
| Field  | Name    | Description                        |
+========+=========+====================================+
| [31:0] | IFEVEN0 | ifeven read/write control register |
+--------+---------+------------------------------------+

EVC_SFR_IFEVEN_IFEVEN1
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40044000 + 0x44 = 0x40044044`


    .. wavedrom::
        :caption: EVC_SFR_IFEVEN_IFEVEN1

        {
            "reg": [
                {"name": "ifeven1",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+---------+------------------------------------+
| Field  | Name    | Description                        |
+========+=========+====================================+
| [31:0] | IFEVEN1 | ifeven read/write control register |
+--------+---------+------------------------------------+

EVC_SFR_IFEVEN_IFEVEN2
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40044000 + 0x48 = 0x40044048`


    .. wavedrom::
        :caption: EVC_SFR_IFEVEN_IFEVEN2

        {
            "reg": [
                {"name": "ifeven2",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+---------+------------------------------------+
| Field  | Name    | Description                        |
+========+=========+====================================+
| [31:0] | IFEVEN2 | ifeven read/write control register |
+--------+---------+------------------------------------+

EVC_SFR_IFEVEN_IFEVEN3
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40044000 + 0x4c = 0x4004404c`


    .. wavedrom::
        :caption: EVC_SFR_IFEVEN_IFEVEN3

        {
            "reg": [
                {"name": "ifeven3",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+---------+------------------------------------+
| Field  | Name    | Description                        |
+========+=========+====================================+
| [31:0] | IFEVEN3 | ifeven read/write control register |
+--------+---------+------------------------------------+

EVC_SFR_IFEVEN_IFEVEN4
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40044000 + 0x50 = 0x40044050`


    .. wavedrom::
        :caption: EVC_SFR_IFEVEN_IFEVEN4

        {
            "reg": [
                {"name": "ifeven4",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+---------+------------------------------------+
| Field  | Name    | Description                        |
+========+=========+====================================+
| [31:0] | IFEVEN4 | ifeven read/write control register |
+--------+---------+------------------------------------+

EVC_SFR_IFEVEN_IFEVEN5
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40044000 + 0x54 = 0x40044054`


    .. wavedrom::
        :caption: EVC_SFR_IFEVEN_IFEVEN5

        {
            "reg": [
                {"name": "ifeven5",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+---------+------------------------------------+
| Field  | Name    | Description                        |
+========+=========+====================================+
| [31:0] | IFEVEN5 | ifeven read/write control register |
+--------+---------+------------------------------------+

EVC_SFR_IFEVEN_IFEVEN6
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40044000 + 0x58 = 0x40044058`


    .. wavedrom::
        :caption: EVC_SFR_IFEVEN_IFEVEN6

        {
            "reg": [
                {"name": "ifeven6",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+---------+------------------------------------+
| Field  | Name    | Description                        |
+========+=========+====================================+
| [31:0] | IFEVEN6 | ifeven read/write control register |
+--------+---------+------------------------------------+

EVC_SFR_IFEVEN_IFEVEN7
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40044000 + 0x5c = 0x4004405c`


    .. wavedrom::
        :caption: EVC_SFR_IFEVEN_IFEVEN7

        {
            "reg": [
                {"name": "ifeven7",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+---------+------------------------------------+
| Field  | Name    | Description                        |
+========+=========+====================================+
| [31:0] | IFEVEN7 | ifeven read/write control register |
+--------+---------+------------------------------------+

EVC_SFR_IFEVERRFR
^^^^^^^^^^^^^^^^^

`Address: 0x40044000 + 0x60 = 0x40044060`


    .. wavedrom::
        :caption: EVC_SFR_IFEVERRFR

        {
            "reg": [
                {"name": "ifev_errs",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------+---------------------------------------------------------------------------------+
| Field  | Name      | Description                                                                     |
+========+===========+=================================================================================+
| [31:0] | IFEV_ERRS | ifev_errs flag register. `1` means event happened, write back `1` in respective |
|        |           | bit position to clear the flag                                                  |
+--------+-----------+---------------------------------------------------------------------------------+

EVC_RESERVED25
^^^^^^^^^^^^^^

`Address: 0x40044000 + 0x64 = 0x40044064`


    .. wavedrom::
        :caption: EVC_RESERVED25

        {
            "reg": [
                {"name": "reserved25", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


EVC_RESERVED26
^^^^^^^^^^^^^^

`Address: 0x40044000 + 0x68 = 0x40044068`


    .. wavedrom::
        :caption: EVC_RESERVED26

        {
            "reg": [
                {"name": "reserved26", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


EVC_RESERVED27
^^^^^^^^^^^^^^

`Address: 0x40044000 + 0x6c = 0x4004406c`


    .. wavedrom::
        :caption: EVC_RESERVED27

        {
            "reg": [
                {"name": "reserved27", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


EVC_RESERVED28
^^^^^^^^^^^^^^

`Address: 0x40044000 + 0x70 = 0x40044070`


    .. wavedrom::
        :caption: EVC_RESERVED28

        {
            "reg": [
                {"name": "reserved28", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


EVC_RESERVED29
^^^^^^^^^^^^^^

`Address: 0x40044000 + 0x74 = 0x40044074`


    .. wavedrom::
        :caption: EVC_RESERVED29

        {
            "reg": [
                {"name": "reserved29", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


EVC_RESERVED30
^^^^^^^^^^^^^^

`Address: 0x40044000 + 0x78 = 0x40044078`


    .. wavedrom::
        :caption: EVC_RESERVED30

        {
            "reg": [
                {"name": "reserved30", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


EVC_RESERVED31
^^^^^^^^^^^^^^

`Address: 0x40044000 + 0x7c = 0x4004407c`


    .. wavedrom::
        :caption: EVC_RESERVED31

        {
            "reg": [
                {"name": "reserved31", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


EVC_SFR_CM7ERRFR
^^^^^^^^^^^^^^^^

`Address: 0x40044000 + 0x80 = 0x40044080`


    .. wavedrom::
        :caption: EVC_SFR_CM7ERRFR

        {
            "reg": [
                {"name": "errin",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+---------------------------------------------------------------------------------+
| Field  | Name  | Description                                                                     |
+========+=======+=================================================================================+
| [31:0] | ERRIN | errin flag register. `1` means event happened, write back `1` in respective bit |
|        |       | position to clear the flag                                                      |
+--------+-------+---------------------------------------------------------------------------------+

