-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator_float_safe_softmax3_64_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_0_ce0 : OUT STD_LOGIC;
    x_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_0_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_0_ce1 : OUT STD_LOGIC;
    x_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_0_address2 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_0_ce2 : OUT STD_LOGIC;
    x_0_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_0_address3 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_0_ce3 : OUT STD_LOGIC;
    x_0_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_0_address4 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_0_ce4 : OUT STD_LOGIC;
    x_0_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_0_address5 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_0_ce5 : OUT STD_LOGIC;
    x_0_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_0_address6 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_0_ce6 : OUT STD_LOGIC;
    x_0_q6 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_0_address7 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_0_ce7 : OUT STD_LOGIC;
    x_0_q7 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_0_address8 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_0_ce8 : OUT STD_LOGIC;
    x_0_q8 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_0_address9 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_0_ce9 : OUT STD_LOGIC;
    x_0_q9 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_0_address10 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_0_ce10 : OUT STD_LOGIC;
    x_0_q10 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_0_address11 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_0_ce11 : OUT STD_LOGIC;
    x_0_q11 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_0_address12 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_0_ce12 : OUT STD_LOGIC;
    x_0_q12 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_0_address13 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_0_ce13 : OUT STD_LOGIC;
    x_0_q13 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_0_address14 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_0_ce14 : OUT STD_LOGIC;
    x_0_q14 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_0_address15 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_0_ce15 : OUT STD_LOGIC;
    x_0_q15 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_0_address16 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_0_ce16 : OUT STD_LOGIC;
    x_0_q16 : IN STD_LOGIC_VECTOR (31 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 : OUT STD_LOGIC;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of activation_accelerator_float_safe_softmax3_64_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (40 downto 0) := "00000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (40 downto 0) := "00000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (40 downto 0) := "00000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (40 downto 0) := "00000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (40 downto 0) := "00000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (40 downto 0) := "00000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (40 downto 0) := "00001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (40 downto 0) := "00010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (40 downto 0) := "00100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (40 downto 0) := "01000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (40 downto 0) := "10000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001001";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv64_A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001010";
    constant ap_const_lv64_B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001011";
    constant ap_const_lv32_3F800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111100000000000000000000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal grp_fmaxf_fu_2960_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_3391 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal grp_bf16add_fast_fu_2997_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_3397 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal grp_fmaxf_fu_2954_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal max_val_46_reg_4090 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16add_fast_fu_2985_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_bf16_45_reg_4095 : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_bf16_to_f32_fu_3003_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1195_fu_3653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1195_reg_4106 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1195_1_fu_3659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1195_1_reg_4111 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_3385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_754_reg_4116 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal exp_x_16_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_16_load_reg_4721 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_17_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_17_load_reg_4726 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_18_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_18_load_reg_4731 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_19_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_19_load_reg_4736 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_20_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_20_load_reg_4741 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_21_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_21_load_reg_4746 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_22_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_22_load_reg_4751 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_23_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_23_load_reg_4756 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_24_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_24_load_reg_4761 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_25_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_25_load_reg_4766 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_26_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_26_load_reg_4771 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_27_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_27_load_reg_4776 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_32_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_32_load_reg_4781 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_33_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_33_load_reg_4786 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_34_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_34_load_reg_4791 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_35_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_35_load_reg_4796 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_36_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_36_load_reg_4801 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_37_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_37_load_reg_4806 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_38_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_38_load_reg_4811 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_39_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_39_load_reg_4816 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_40_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_40_load_reg_4821 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_41_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_41_load_reg_4826 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_42_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_42_load_reg_4831 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_43_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_43_load_reg_4836 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal exp_x_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_load_reg_5381 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_1_load_reg_5386 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_2_load_reg_5391 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_3_load_reg_5396 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_4_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_4_load_reg_5401 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_5_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_5_load_reg_5406 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_6_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_6_load_reg_5411 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_7_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_7_load_reg_5416 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_8_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_8_load_reg_5421 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_9_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_9_load_reg_5426 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_10_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_10_load_reg_5431 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_11_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_11_load_reg_5436 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_48_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_48_load_reg_5441 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_49_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_49_load_reg_5446 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_50_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_50_load_reg_5451 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_51_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_51_load_reg_5456 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_52_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_52_load_reg_5461 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_53_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_53_load_reg_5466 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_54_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_54_load_reg_5471 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_55_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_55_load_reg_5476 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_56_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_56_load_reg_5481 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_57_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_57_load_reg_5486 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_58_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_58_load_reg_5491 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_59_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_59_load_reg_5496 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_load_1_reg_5501 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_1_load_1_reg_5506 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_2_load_1_reg_5511 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_3_load_1_reg_5516 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_4_load_1_reg_5521 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_5_load_1_reg_5526 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_6_load_1_reg_5531 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_7_load_1_reg_5536 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_8_load_1_reg_5541 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_9_load_1_reg_5546 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_10_load_1_reg_5551 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_11_load_1_reg_5556 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_32_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_32_load_1_reg_5561 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_33_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_33_load_1_reg_5566 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_34_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_34_load_1_reg_5571 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_35_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_35_load_1_reg_5576 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_36_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_36_load_1_reg_5581 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_37_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_37_load_1_reg_5586 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_38_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_38_load_1_reg_5591 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_39_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_39_load_1_reg_5596 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_40_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_40_load_1_reg_5601 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_41_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_41_load_1_reg_5606 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_42_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_42_load_1_reg_5611 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_43_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_43_load_1_reg_5616 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_16_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_16_load_2_reg_5621 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_17_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_17_load_2_reg_5626 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_18_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_18_load_2_reg_5631 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_19_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_19_load_2_reg_5636 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_20_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_20_load_2_reg_5641 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_21_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_21_load_2_reg_5646 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_22_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_22_load_2_reg_5651 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_23_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_23_load_2_reg_5656 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_24_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_24_load_2_reg_5661 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_25_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_25_load_2_reg_5666 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_26_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_26_load_2_reg_5671 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_27_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_27_load_2_reg_5676 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_48_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_48_load_3_reg_5681 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_49_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_49_load_3_reg_5686 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_50_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_50_load_3_reg_5691 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_51_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_51_load_3_reg_5696 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_52_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_52_load_3_reg_5701 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_53_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_53_load_3_reg_5706 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_54_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_54_load_3_reg_5711 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_55_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_55_load_3_reg_5716 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_56_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_56_load_3_reg_5721 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_57_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_57_load_3_reg_5726 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_58_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_58_load_3_reg_5731 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_59_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_59_load_3_reg_5736 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_32_load_4_reg_5741 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_33_load_4_reg_5746 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_34_load_4_reg_5751 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_35_load_4_reg_5756 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_36_load_4_reg_5761 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_37_load_4_reg_5766 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_38_load_4_reg_5771 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_39_load_4_reg_5776 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_40_load_4_reg_5781 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_41_load_4_reg_5786 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_42_load_4_reg_5791 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_43_load_4_reg_5796 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_16_load_5_reg_5801 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_17_load_5_reg_5806 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_18_load_5_reg_5811 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_19_load_5_reg_5816 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_20_load_5_reg_5821 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_21_load_5_reg_5826 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_22_load_5_reg_5831 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_23_load_5_reg_5836 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_24_load_5_reg_5841 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_25_load_5_reg_5846 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_26_load_5_reg_5851 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_27_load_5_reg_5856 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3379_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal div_i_reg_5861 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal exp_x_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_12_load_reg_5866 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_13_load_reg_5871 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_14_load_reg_5876 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_15_load_reg_5881 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_28_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_28_load_reg_5886 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_29_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_29_load_reg_5891 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_30_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_30_load_reg_5896 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_31_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_31_load_reg_5901 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_44_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_44_load_reg_5906 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_45_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_45_load_reg_5911 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_46_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_46_load_reg_5916 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_47_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_47_load_reg_5921 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_load_2_reg_5926 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_1_load_2_reg_5931 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_2_load_2_reg_5936 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_3_load_2_reg_5941 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_4_load_2_reg_5946 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_5_load_2_reg_5951 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_6_load_2_reg_5956 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_7_load_2_reg_5961 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_8_load_2_reg_5966 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_9_load_2_reg_5971 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_10_load_2_reg_5976 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_11_load_2_reg_5981 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_load_3_reg_5986 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_1_load_3_reg_5991 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_2_load_3_reg_5996 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_3_load_3_reg_6001 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_4_load_3_reg_6006 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_5_load_3_reg_6011 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_6_load_3_reg_6016 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_7_load_3_reg_6021 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_8_load_3_reg_6026 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_9_load_3_reg_6031 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_10_load_3_reg_6036 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_11_load_3_reg_6041 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_48_load_6_reg_6046 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_49_load_6_reg_6051 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_50_load_6_reg_6056 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_51_load_6_reg_6061 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_52_load_6_reg_6066 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_53_load_6_reg_6071 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_54_load_6_reg_6076 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_55_load_6_reg_6081 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_56_load_6_reg_6086 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_57_load_6_reg_6091 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_58_load_6_reg_6096 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_59_load_6_reg_6101 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_32_load_7_reg_6106 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_33_load_7_reg_6111 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_34_load_7_reg_6116 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_35_load_7_reg_6121 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_36_load_7_reg_6126 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_37_load_7_reg_6131 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_38_load_7_reg_6136 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_39_load_7_reg_6141 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_40_load_7_reg_6146 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_41_load_7_reg_6151 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_42_load_7_reg_6156 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_43_load_7_reg_6161 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_16_load_8_reg_6166 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_17_load_8_reg_6171 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_18_load_8_reg_6176 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_19_load_8_reg_6181 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_20_load_8_reg_6186 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_21_load_8_reg_6191 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_22_load_8_reg_6196 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_23_load_8_reg_6201 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_24_load_8_reg_6206 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_25_load_8_reg_6211 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_26_load_8_reg_6216 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_27_load_8_reg_6221 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_48_load_9_reg_6226 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_49_load_9_reg_6231 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_50_load_9_reg_6236 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_51_load_9_reg_6241 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_52_load_9_reg_6246 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_53_load_9_reg_6251 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_54_load_9_reg_6256 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_55_load_9_reg_6261 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_56_load_9_reg_6266 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_57_load_9_reg_6271 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_58_load_9_reg_6276 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_59_load_9_reg_6281 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_32_load_10_reg_6286 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_33_load_10_reg_6291 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_34_load_10_reg_6296 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_35_load_10_reg_6301 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_36_load_10_reg_6306 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_37_load_10_reg_6311 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_38_load_10_reg_6316 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_39_load_10_reg_6321 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_40_load_10_reg_6326 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_41_load_10_reg_6331 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_42_load_10_reg_6336 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_43_load_10_reg_6341 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_16_load_11_reg_6346 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_17_load_11_reg_6351 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_18_load_11_reg_6356 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_19_load_11_reg_6361 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_20_load_11_reg_6366 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_21_load_11_reg_6371 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_22_load_11_reg_6376 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_23_load_11_reg_6381 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_24_load_11_reg_6386 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_25_load_11_reg_6391 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_26_load_11_reg_6396 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_27_load_11_reg_6401 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_fu_3698_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_sum_reg_6406 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal exp_x_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_ce0 : STD_LOGIC;
    signal exp_x_we0 : STD_LOGIC;
    signal exp_x_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_ce1 : STD_LOGIC;
    signal exp_x_we1 : STD_LOGIC;
    signal exp_x_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_1_ce0 : STD_LOGIC;
    signal exp_x_1_we0 : STD_LOGIC;
    signal exp_x_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_1_ce1 : STD_LOGIC;
    signal exp_x_1_we1 : STD_LOGIC;
    signal exp_x_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_2_ce0 : STD_LOGIC;
    signal exp_x_2_we0 : STD_LOGIC;
    signal exp_x_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_2_ce1 : STD_LOGIC;
    signal exp_x_2_we1 : STD_LOGIC;
    signal exp_x_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_3_ce0 : STD_LOGIC;
    signal exp_x_3_we0 : STD_LOGIC;
    signal exp_x_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_3_ce1 : STD_LOGIC;
    signal exp_x_3_we1 : STD_LOGIC;
    signal exp_x_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_4_ce0 : STD_LOGIC;
    signal exp_x_4_we0 : STD_LOGIC;
    signal exp_x_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_4_ce1 : STD_LOGIC;
    signal exp_x_4_we1 : STD_LOGIC;
    signal exp_x_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_5_ce0 : STD_LOGIC;
    signal exp_x_5_we0 : STD_LOGIC;
    signal exp_x_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_5_ce1 : STD_LOGIC;
    signal exp_x_5_we1 : STD_LOGIC;
    signal exp_x_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_6_ce0 : STD_LOGIC;
    signal exp_x_6_we0 : STD_LOGIC;
    signal exp_x_6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_6_ce1 : STD_LOGIC;
    signal exp_x_6_we1 : STD_LOGIC;
    signal exp_x_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_7_ce0 : STD_LOGIC;
    signal exp_x_7_we0 : STD_LOGIC;
    signal exp_x_7_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_7_ce1 : STD_LOGIC;
    signal exp_x_7_we1 : STD_LOGIC;
    signal exp_x_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_8_ce0 : STD_LOGIC;
    signal exp_x_8_we0 : STD_LOGIC;
    signal exp_x_8_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_8_ce1 : STD_LOGIC;
    signal exp_x_8_we1 : STD_LOGIC;
    signal exp_x_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_9_ce0 : STD_LOGIC;
    signal exp_x_9_we0 : STD_LOGIC;
    signal exp_x_9_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_9_ce1 : STD_LOGIC;
    signal exp_x_9_we1 : STD_LOGIC;
    signal exp_x_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_10_ce0 : STD_LOGIC;
    signal exp_x_10_we0 : STD_LOGIC;
    signal exp_x_10_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_10_ce1 : STD_LOGIC;
    signal exp_x_10_we1 : STD_LOGIC;
    signal exp_x_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_11_ce0 : STD_LOGIC;
    signal exp_x_11_we0 : STD_LOGIC;
    signal exp_x_11_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_11_ce1 : STD_LOGIC;
    signal exp_x_11_we1 : STD_LOGIC;
    signal exp_x_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_12_ce0 : STD_LOGIC;
    signal exp_x_12_we0 : STD_LOGIC;
    signal exp_x_12_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_12_ce1 : STD_LOGIC;
    signal exp_x_12_we1 : STD_LOGIC;
    signal exp_x_12_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_13_ce0 : STD_LOGIC;
    signal exp_x_13_we0 : STD_LOGIC;
    signal exp_x_13_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_13_ce1 : STD_LOGIC;
    signal exp_x_13_we1 : STD_LOGIC;
    signal exp_x_13_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_14_ce0 : STD_LOGIC;
    signal exp_x_14_we0 : STD_LOGIC;
    signal exp_x_14_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_14_ce1 : STD_LOGIC;
    signal exp_x_14_we1 : STD_LOGIC;
    signal exp_x_14_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_15_ce0 : STD_LOGIC;
    signal exp_x_15_we0 : STD_LOGIC;
    signal exp_x_15_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_15_ce1 : STD_LOGIC;
    signal exp_x_15_we1 : STD_LOGIC;
    signal exp_x_15_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_16_ce0 : STD_LOGIC;
    signal exp_x_16_we0 : STD_LOGIC;
    signal exp_x_16_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_16_ce1 : STD_LOGIC;
    signal exp_x_16_we1 : STD_LOGIC;
    signal exp_x_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_17_ce0 : STD_LOGIC;
    signal exp_x_17_we0 : STD_LOGIC;
    signal exp_x_17_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_17_ce1 : STD_LOGIC;
    signal exp_x_17_we1 : STD_LOGIC;
    signal exp_x_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_18_ce0 : STD_LOGIC;
    signal exp_x_18_we0 : STD_LOGIC;
    signal exp_x_18_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_18_ce1 : STD_LOGIC;
    signal exp_x_18_we1 : STD_LOGIC;
    signal exp_x_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_19_ce0 : STD_LOGIC;
    signal exp_x_19_we0 : STD_LOGIC;
    signal exp_x_19_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_19_ce1 : STD_LOGIC;
    signal exp_x_19_we1 : STD_LOGIC;
    signal exp_x_20_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_20_ce0 : STD_LOGIC;
    signal exp_x_20_we0 : STD_LOGIC;
    signal exp_x_20_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_20_ce1 : STD_LOGIC;
    signal exp_x_20_we1 : STD_LOGIC;
    signal exp_x_21_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_21_ce0 : STD_LOGIC;
    signal exp_x_21_we0 : STD_LOGIC;
    signal exp_x_21_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_21_ce1 : STD_LOGIC;
    signal exp_x_21_we1 : STD_LOGIC;
    signal exp_x_22_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_22_ce0 : STD_LOGIC;
    signal exp_x_22_we0 : STD_LOGIC;
    signal exp_x_22_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_22_ce1 : STD_LOGIC;
    signal exp_x_22_we1 : STD_LOGIC;
    signal exp_x_23_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_23_ce0 : STD_LOGIC;
    signal exp_x_23_we0 : STD_LOGIC;
    signal exp_x_23_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_23_ce1 : STD_LOGIC;
    signal exp_x_23_we1 : STD_LOGIC;
    signal exp_x_24_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_24_ce0 : STD_LOGIC;
    signal exp_x_24_we0 : STD_LOGIC;
    signal exp_x_24_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_24_ce1 : STD_LOGIC;
    signal exp_x_24_we1 : STD_LOGIC;
    signal exp_x_25_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_25_ce0 : STD_LOGIC;
    signal exp_x_25_we0 : STD_LOGIC;
    signal exp_x_25_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_25_ce1 : STD_LOGIC;
    signal exp_x_25_we1 : STD_LOGIC;
    signal exp_x_26_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_26_ce0 : STD_LOGIC;
    signal exp_x_26_we0 : STD_LOGIC;
    signal exp_x_26_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_26_ce1 : STD_LOGIC;
    signal exp_x_26_we1 : STD_LOGIC;
    signal exp_x_27_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_27_ce0 : STD_LOGIC;
    signal exp_x_27_we0 : STD_LOGIC;
    signal exp_x_27_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_27_ce1 : STD_LOGIC;
    signal exp_x_27_we1 : STD_LOGIC;
    signal exp_x_28_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_28_ce0 : STD_LOGIC;
    signal exp_x_28_we0 : STD_LOGIC;
    signal exp_x_28_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_28_ce1 : STD_LOGIC;
    signal exp_x_28_we1 : STD_LOGIC;
    signal exp_x_28_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_29_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_29_ce0 : STD_LOGIC;
    signal exp_x_29_we0 : STD_LOGIC;
    signal exp_x_29_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_29_ce1 : STD_LOGIC;
    signal exp_x_29_we1 : STD_LOGIC;
    signal exp_x_29_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_30_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_30_ce0 : STD_LOGIC;
    signal exp_x_30_we0 : STD_LOGIC;
    signal exp_x_30_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_30_ce1 : STD_LOGIC;
    signal exp_x_30_we1 : STD_LOGIC;
    signal exp_x_30_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_31_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_31_ce0 : STD_LOGIC;
    signal exp_x_31_we0 : STD_LOGIC;
    signal exp_x_31_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_31_ce1 : STD_LOGIC;
    signal exp_x_31_we1 : STD_LOGIC;
    signal exp_x_31_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_32_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_32_ce0 : STD_LOGIC;
    signal exp_x_32_we0 : STD_LOGIC;
    signal exp_x_32_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_32_ce1 : STD_LOGIC;
    signal exp_x_32_we1 : STD_LOGIC;
    signal exp_x_33_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_33_ce0 : STD_LOGIC;
    signal exp_x_33_we0 : STD_LOGIC;
    signal exp_x_33_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_33_ce1 : STD_LOGIC;
    signal exp_x_33_we1 : STD_LOGIC;
    signal exp_x_34_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_34_ce0 : STD_LOGIC;
    signal exp_x_34_we0 : STD_LOGIC;
    signal exp_x_34_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_34_ce1 : STD_LOGIC;
    signal exp_x_34_we1 : STD_LOGIC;
    signal exp_x_35_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_35_ce0 : STD_LOGIC;
    signal exp_x_35_we0 : STD_LOGIC;
    signal exp_x_35_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_35_ce1 : STD_LOGIC;
    signal exp_x_35_we1 : STD_LOGIC;
    signal exp_x_36_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_36_ce0 : STD_LOGIC;
    signal exp_x_36_we0 : STD_LOGIC;
    signal exp_x_36_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_36_ce1 : STD_LOGIC;
    signal exp_x_36_we1 : STD_LOGIC;
    signal exp_x_37_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_37_ce0 : STD_LOGIC;
    signal exp_x_37_we0 : STD_LOGIC;
    signal exp_x_37_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_37_ce1 : STD_LOGIC;
    signal exp_x_37_we1 : STD_LOGIC;
    signal exp_x_38_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_38_ce0 : STD_LOGIC;
    signal exp_x_38_we0 : STD_LOGIC;
    signal exp_x_38_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_38_ce1 : STD_LOGIC;
    signal exp_x_38_we1 : STD_LOGIC;
    signal exp_x_39_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_39_ce0 : STD_LOGIC;
    signal exp_x_39_we0 : STD_LOGIC;
    signal exp_x_39_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_39_ce1 : STD_LOGIC;
    signal exp_x_39_we1 : STD_LOGIC;
    signal exp_x_40_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_40_ce0 : STD_LOGIC;
    signal exp_x_40_we0 : STD_LOGIC;
    signal exp_x_40_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_40_ce1 : STD_LOGIC;
    signal exp_x_40_we1 : STD_LOGIC;
    signal exp_x_41_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_41_ce0 : STD_LOGIC;
    signal exp_x_41_we0 : STD_LOGIC;
    signal exp_x_41_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_41_ce1 : STD_LOGIC;
    signal exp_x_41_we1 : STD_LOGIC;
    signal exp_x_42_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_42_ce0 : STD_LOGIC;
    signal exp_x_42_we0 : STD_LOGIC;
    signal exp_x_42_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_42_ce1 : STD_LOGIC;
    signal exp_x_42_we1 : STD_LOGIC;
    signal exp_x_43_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_43_ce0 : STD_LOGIC;
    signal exp_x_43_we0 : STD_LOGIC;
    signal exp_x_43_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_43_ce1 : STD_LOGIC;
    signal exp_x_43_we1 : STD_LOGIC;
    signal exp_x_44_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_44_ce0 : STD_LOGIC;
    signal exp_x_44_we0 : STD_LOGIC;
    signal exp_x_44_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_44_ce1 : STD_LOGIC;
    signal exp_x_44_we1 : STD_LOGIC;
    signal exp_x_44_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_45_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_45_ce0 : STD_LOGIC;
    signal exp_x_45_we0 : STD_LOGIC;
    signal exp_x_45_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_45_ce1 : STD_LOGIC;
    signal exp_x_45_we1 : STD_LOGIC;
    signal exp_x_45_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_46_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_46_ce0 : STD_LOGIC;
    signal exp_x_46_we0 : STD_LOGIC;
    signal exp_x_46_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_46_ce1 : STD_LOGIC;
    signal exp_x_46_we1 : STD_LOGIC;
    signal exp_x_46_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_47_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_47_ce0 : STD_LOGIC;
    signal exp_x_47_we0 : STD_LOGIC;
    signal exp_x_47_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_47_ce1 : STD_LOGIC;
    signal exp_x_47_we1 : STD_LOGIC;
    signal exp_x_47_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_48_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_48_ce0 : STD_LOGIC;
    signal exp_x_48_we0 : STD_LOGIC;
    signal exp_x_48_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_48_ce1 : STD_LOGIC;
    signal exp_x_48_we1 : STD_LOGIC;
    signal exp_x_49_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_49_ce0 : STD_LOGIC;
    signal exp_x_49_we0 : STD_LOGIC;
    signal exp_x_49_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_49_ce1 : STD_LOGIC;
    signal exp_x_49_we1 : STD_LOGIC;
    signal exp_x_50_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_50_ce0 : STD_LOGIC;
    signal exp_x_50_we0 : STD_LOGIC;
    signal exp_x_50_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_50_ce1 : STD_LOGIC;
    signal exp_x_50_we1 : STD_LOGIC;
    signal exp_x_51_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_51_ce0 : STD_LOGIC;
    signal exp_x_51_we0 : STD_LOGIC;
    signal exp_x_51_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_51_ce1 : STD_LOGIC;
    signal exp_x_51_we1 : STD_LOGIC;
    signal exp_x_52_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_52_ce0 : STD_LOGIC;
    signal exp_x_52_we0 : STD_LOGIC;
    signal exp_x_52_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_52_ce1 : STD_LOGIC;
    signal exp_x_52_we1 : STD_LOGIC;
    signal exp_x_53_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_53_ce0 : STD_LOGIC;
    signal exp_x_53_we0 : STD_LOGIC;
    signal exp_x_53_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_53_ce1 : STD_LOGIC;
    signal exp_x_53_we1 : STD_LOGIC;
    signal exp_x_54_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_54_ce0 : STD_LOGIC;
    signal exp_x_54_we0 : STD_LOGIC;
    signal exp_x_54_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_54_ce1 : STD_LOGIC;
    signal exp_x_54_we1 : STD_LOGIC;
    signal exp_x_55_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_55_ce0 : STD_LOGIC;
    signal exp_x_55_we0 : STD_LOGIC;
    signal exp_x_55_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_55_ce1 : STD_LOGIC;
    signal exp_x_55_we1 : STD_LOGIC;
    signal exp_x_56_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_56_ce0 : STD_LOGIC;
    signal exp_x_56_we0 : STD_LOGIC;
    signal exp_x_56_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_56_ce1 : STD_LOGIC;
    signal exp_x_56_we1 : STD_LOGIC;
    signal exp_x_57_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_57_ce0 : STD_LOGIC;
    signal exp_x_57_we0 : STD_LOGIC;
    signal exp_x_57_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_57_ce1 : STD_LOGIC;
    signal exp_x_57_we1 : STD_LOGIC;
    signal exp_x_58_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_58_ce0 : STD_LOGIC;
    signal exp_x_58_we0 : STD_LOGIC;
    signal exp_x_58_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_58_ce1 : STD_LOGIC;
    signal exp_x_58_we1 : STD_LOGIC;
    signal exp_x_59_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_59_ce0 : STD_LOGIC;
    signal exp_x_59_we0 : STD_LOGIC;
    signal exp_x_59_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_59_ce1 : STD_LOGIC;
    signal exp_x_59_we1 : STD_LOGIC;
    signal exp_x_60_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_60_ce0 : STD_LOGIC;
    signal exp_x_60_we0 : STD_LOGIC;
    signal exp_x_60_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_60_ce1 : STD_LOGIC;
    signal exp_x_60_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_61_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_61_ce0 : STD_LOGIC;
    signal exp_x_61_we0 : STD_LOGIC;
    signal exp_x_61_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_61_ce1 : STD_LOGIC;
    signal exp_x_61_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_62_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_62_ce0 : STD_LOGIC;
    signal exp_x_62_we0 : STD_LOGIC;
    signal exp_x_62_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_62_ce1 : STD_LOGIC;
    signal exp_x_62_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_63_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal exp_x_63_ce0 : STD_LOGIC;
    signal exp_x_63_we0 : STD_LOGIC;
    signal exp_x_63_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_x_63_ce1 : STD_LOGIC;
    signal exp_x_63_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_ap_start : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_ap_done : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_ap_idle : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_ap_ready : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce2 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address3 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce3 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address4 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce4 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address5 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce5 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address6 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce6 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address7 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce7 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address8 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce8 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address9 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce9 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address10 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce10 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address11 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce11 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address12 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce12 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address13 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce13 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address14 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce14 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address15 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce15 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out1_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out2_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out3_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out4_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out5 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out5_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out6 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out6_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out7 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out7_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out8 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out8_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out9 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out9_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out10 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out10_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out11 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out11_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out12 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out12_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out13 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out13_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out14 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out14_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out15 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out15_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out16 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out16_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out17 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out17_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out18 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out18_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out19 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out19_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out20 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out20_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out21 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out21_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out22 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out22_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out23 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out23_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out24 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out24_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out25 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out25_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out26 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out26_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out27 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out27_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out28 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out28_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out29 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out29_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out30 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out30_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out31 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out31_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out32 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out32_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out33 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out33_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out34 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out34_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out35 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out35_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out36 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out36_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out37 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out37_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out38 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out38_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out39 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out39_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out40 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out40_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out41 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out41_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out42 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out42_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out43 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out43_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out44 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out44_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out45 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out45_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out46 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out46_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out47 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out47_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out48 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out48_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out49 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out49_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out50 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out50_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out51 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out51_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out52 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out52_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out53 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out53_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out54 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out54_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out55 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out55_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out56 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out56_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out57 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out57_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out58 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out58_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out59 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out59_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out60 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out60_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out61 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out61_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out62 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out62_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out63 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out63_ap_vld : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_grp_fmaxf_fu_2954_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_grp_fmaxf_fu_2954_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_grp_fmaxf_fu_2960_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_grp_fmaxf_fu_2960_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fmaxf_fu_2954_ap_ready : STD_LOGIC;
    signal grp_fmaxf_fu_2954_x : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fmaxf_fu_2954_y : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fmaxf_fu_2960_ap_ready : STD_LOGIC;
    signal grp_fmaxf_fu_2960_x : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fmaxf_fu_2960_y : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16add_fast_fu_2967_ap_ready : STD_LOGIC;
    signal grp_bf16add_fast_fu_2967_a_bits : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bf16add_fast_fu_2967_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bf16add_fast_fu_2973_ap_ready : STD_LOGIC;
    signal grp_bf16add_fast_fu_2973_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bf16add_fast_fu_2979_ap_ready : STD_LOGIC;
    signal grp_bf16add_fast_fu_2979_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bf16add_fast_fu_2985_ap_ready : STD_LOGIC;
    signal grp_bf16add_fast_fu_2991_ap_ready : STD_LOGIC;
    signal grp_bf16add_fast_fu_2991_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bf16add_fast_fu_2997_ap_ready : STD_LOGIC;
    signal sum_bf16_to_f32_fu_3003_ap_ready : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_ap_start : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_ap_done : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_ap_idle : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_ap_ready : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_27_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_27_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_27_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_27_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_27_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_27_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_27_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_27_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_43_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_43_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_43_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_43_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_43_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_43_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_43_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_43_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_59_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_59_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_59_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_59_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_59_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_59_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_59_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_59_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_11_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_11_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_11_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_11_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_11_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_11_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_47_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_47_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_47_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_47_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_47_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_47_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_47_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_47_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_35_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_35_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_35_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_35_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_35_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_35_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_35_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_35_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_23_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_23_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_23_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_23_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_23_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_23_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_23_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_23_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_26_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_26_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_26_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_26_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_26_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_26_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_26_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_26_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_42_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_42_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_42_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_42_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_42_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_42_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_42_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_42_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_58_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_58_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_58_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_58_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_58_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_58_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_58_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_58_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_10_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_10_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_10_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_10_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_10_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_10_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_46_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_46_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_46_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_46_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_46_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_46_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_46_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_46_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_34_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_34_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_34_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_34_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_34_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_34_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_34_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_34_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_22_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_22_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_22_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_22_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_22_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_22_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_22_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_22_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_25_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_25_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_25_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_25_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_25_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_25_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_25_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_25_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_41_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_41_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_41_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_41_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_41_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_41_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_41_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_41_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_57_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_57_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_57_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_57_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_57_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_57_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_57_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_57_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_9_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_9_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_9_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_9_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_9_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_9_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_45_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_45_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_45_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_45_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_45_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_45_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_45_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_45_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_33_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_33_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_33_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_33_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_33_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_33_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_33_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_33_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_21_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_21_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_21_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_21_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_21_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_21_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_21_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_21_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_24_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_24_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_24_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_24_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_24_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_24_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_24_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_24_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_40_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_40_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_40_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_40_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_40_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_40_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_40_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_40_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_56_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_56_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_56_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_56_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_56_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_56_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_56_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_56_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_8_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_8_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_8_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_8_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_8_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_8_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_44_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_44_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_44_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_44_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_44_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_44_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_44_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_44_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_32_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_32_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_32_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_32_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_32_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_32_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_32_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_32_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_20_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_20_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_20_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_20_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_20_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_20_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_20_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_20_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_39_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_39_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_39_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_39_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_39_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_39_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_39_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_39_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_55_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_55_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_55_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_55_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_55_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_55_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_55_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_55_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_7_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_7_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_7_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_7_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_7_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_7_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_31_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_31_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_31_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_31_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_31_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_31_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_31_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_31_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_19_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_19_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_19_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_19_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_19_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_19_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_19_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_38_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_38_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_38_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_38_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_38_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_38_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_38_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_38_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_54_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_54_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_54_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_54_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_54_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_54_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_54_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_54_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_6_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_6_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_6_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_6_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_6_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_30_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_30_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_30_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_30_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_30_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_30_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_30_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_30_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_18_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_18_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_18_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_18_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_18_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_18_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_18_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_37_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_37_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_37_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_37_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_37_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_37_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_37_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_37_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_53_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_53_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_53_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_53_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_53_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_53_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_53_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_53_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_5_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_5_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_5_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_5_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_5_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_29_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_29_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_29_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_29_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_29_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_29_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_29_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_29_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_17_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_17_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_17_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_17_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_17_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_17_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_17_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_36_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_36_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_36_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_36_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_36_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_36_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_36_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_36_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_52_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_52_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_52_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_52_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_52_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_52_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_52_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_52_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_4_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_4_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_4_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_4_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_4_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_28_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_28_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_28_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_28_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_28_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_28_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_28_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_28_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_16_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_16_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_16_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_16_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_16_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_16_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_16_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_51_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_51_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_51_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_51_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_51_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_51_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_51_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_51_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_3_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_3_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_3_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_3_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_15_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_15_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_15_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_15_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_15_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_15_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_50_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_50_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_50_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_50_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_50_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_50_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_50_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_50_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_2_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_2_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_2_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_2_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_14_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_14_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_14_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_14_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_14_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_14_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_49_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_49_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_49_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_49_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_49_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_49_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_49_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_49_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_1_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_1_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_1_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_1_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_13_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_13_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_13_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_13_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_13_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_13_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_48_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_48_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_48_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_48_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_48_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_48_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_48_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_48_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_12_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_12_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_12_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_12_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_12_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_12_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_60_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_60_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_60_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_60_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce2 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address3 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce3 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address4 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce4 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address5 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce5 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address6 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce6 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address7 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce7 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address8 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce8 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address9 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce9 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address10 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce10 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address11 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce11 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address12 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce12 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address13 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce13 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address14 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce14 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address15 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce15 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address16 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce16 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_61_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_61_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_61_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_61_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_62_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_62_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_62_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_62_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_63_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_63_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_63_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_63_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_ap_start : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_ap_done : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_ap_idle : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_ap_ready : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_1_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_1_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_2_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_2_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_3_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_3_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_4_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_4_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_5_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_5_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_6_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_6_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_7_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_7_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_7_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_60_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_60_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_60_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_60_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_61_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_61_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_61_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_61_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_62_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_62_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_62_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_62_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_63_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_63_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_63_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_63_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_8_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_8_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_8_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_9_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_9_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_9_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_10_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_10_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_10_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_11_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_11_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_11_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_12_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_12_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_12_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_13_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_13_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_13_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_14_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_14_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_14_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_15_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_15_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_15_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_16_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_16_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_16_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_17_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_17_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_17_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_18_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_18_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_18_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_19_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_19_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_19_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_20_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_20_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_20_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_20_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_21_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_21_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_21_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_21_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_22_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_22_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_22_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_22_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_23_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_23_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_23_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_23_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_24_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_24_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_24_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_24_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_25_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_25_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_25_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_25_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_26_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_26_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_26_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_26_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_27_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_27_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_27_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_27_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_28_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_28_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_28_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_28_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_29_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_29_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_29_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_29_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_30_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_30_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_30_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_30_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_31_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_31_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_31_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_31_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_44_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_44_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_44_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_44_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_45_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_45_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_45_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_45_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_46_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_46_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_46_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_46_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_47_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_47_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_47_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_47_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_48_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_48_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_48_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_48_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_49_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_49_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_49_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_49_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_50_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_50_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_50_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_50_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_51_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_51_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_51_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_51_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_52_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_52_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_52_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_52_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_53_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_53_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_53_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_53_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_54_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_54_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_54_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_54_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_55_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_55_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_55_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_55_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_56_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_56_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_56_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_56_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_57_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_57_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_57_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_57_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_58_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_58_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_58_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_58_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_59_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_59_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_59_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_59_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_32_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_32_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_32_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_32_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_33_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_33_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_33_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_33_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_34_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_34_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_34_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_34_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_35_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_35_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_35_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_35_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_36_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_36_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_36_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_36_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_37_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_37_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_37_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_37_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_38_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_38_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_38_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_38_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_39_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_39_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_39_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_39_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_40_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_40_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_40_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_40_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_41_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_41_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_41_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_41_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_42_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_42_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_42_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_42_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_43_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_43_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_43_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_43_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal bitcast_ln1195_fu_3635_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_3639_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1195_fu_3649_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal or_ln1195_fu_3689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1195_fu_3693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_3379_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (40 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component activation_accelerator_float_safe_softmax3_64_Pipeline_step_loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_0_ce0 : OUT STD_LOGIC;
        x_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_0_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_0_ce1 : OUT STD_LOGIC;
        x_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_0_address2 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_0_ce2 : OUT STD_LOGIC;
        x_0_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_0_address3 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_0_ce3 : OUT STD_LOGIC;
        x_0_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_0_address4 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_0_ce4 : OUT STD_LOGIC;
        x_0_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_0_address5 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_0_ce5 : OUT STD_LOGIC;
        x_0_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_0_address6 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_0_ce6 : OUT STD_LOGIC;
        x_0_q6 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_0_address7 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_0_ce7 : OUT STD_LOGIC;
        x_0_q7 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_0_address8 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_0_ce8 : OUT STD_LOGIC;
        x_0_q8 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_0_address9 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_0_ce9 : OUT STD_LOGIC;
        x_0_q9 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_0_address10 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_0_ce10 : OUT STD_LOGIC;
        x_0_q10 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_0_address11 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_0_ce11 : OUT STD_LOGIC;
        x_0_q11 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_0_address12 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_0_ce12 : OUT STD_LOGIC;
        x_0_q12 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_0_address13 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_0_ce13 : OUT STD_LOGIC;
        x_0_q13 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_0_address14 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_0_ce14 : OUT STD_LOGIC;
        x_0_q14 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_0_address15 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_0_ce15 : OUT STD_LOGIC;
        x_0_q15 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out_ap_vld : OUT STD_LOGIC;
        p_out1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out1_ap_vld : OUT STD_LOGIC;
        p_out2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out2_ap_vld : OUT STD_LOGIC;
        p_out3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out3_ap_vld : OUT STD_LOGIC;
        p_out4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out4_ap_vld : OUT STD_LOGIC;
        p_out5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out5_ap_vld : OUT STD_LOGIC;
        p_out6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out6_ap_vld : OUT STD_LOGIC;
        p_out7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out7_ap_vld : OUT STD_LOGIC;
        p_out8 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out8_ap_vld : OUT STD_LOGIC;
        p_out9 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out9_ap_vld : OUT STD_LOGIC;
        p_out10 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out10_ap_vld : OUT STD_LOGIC;
        p_out11 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out11_ap_vld : OUT STD_LOGIC;
        p_out12 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out12_ap_vld : OUT STD_LOGIC;
        p_out13 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out13_ap_vld : OUT STD_LOGIC;
        p_out14 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out14_ap_vld : OUT STD_LOGIC;
        p_out15 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out15_ap_vld : OUT STD_LOGIC;
        p_out16 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out16_ap_vld : OUT STD_LOGIC;
        p_out17 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out17_ap_vld : OUT STD_LOGIC;
        p_out18 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out18_ap_vld : OUT STD_LOGIC;
        p_out19 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out19_ap_vld : OUT STD_LOGIC;
        p_out20 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out20_ap_vld : OUT STD_LOGIC;
        p_out21 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out21_ap_vld : OUT STD_LOGIC;
        p_out22 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out22_ap_vld : OUT STD_LOGIC;
        p_out23 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out23_ap_vld : OUT STD_LOGIC;
        p_out24 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out24_ap_vld : OUT STD_LOGIC;
        p_out25 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out25_ap_vld : OUT STD_LOGIC;
        p_out26 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out26_ap_vld : OUT STD_LOGIC;
        p_out27 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out27_ap_vld : OUT STD_LOGIC;
        p_out28 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out28_ap_vld : OUT STD_LOGIC;
        p_out29 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out29_ap_vld : OUT STD_LOGIC;
        p_out30 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out30_ap_vld : OUT STD_LOGIC;
        p_out31 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out31_ap_vld : OUT STD_LOGIC;
        p_out32 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out32_ap_vld : OUT STD_LOGIC;
        p_out33 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out33_ap_vld : OUT STD_LOGIC;
        p_out34 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out34_ap_vld : OUT STD_LOGIC;
        p_out35 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out35_ap_vld : OUT STD_LOGIC;
        p_out36 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out36_ap_vld : OUT STD_LOGIC;
        p_out37 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out37_ap_vld : OUT STD_LOGIC;
        p_out38 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out38_ap_vld : OUT STD_LOGIC;
        p_out39 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out39_ap_vld : OUT STD_LOGIC;
        p_out40 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out40_ap_vld : OUT STD_LOGIC;
        p_out41 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out41_ap_vld : OUT STD_LOGIC;
        p_out42 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out42_ap_vld : OUT STD_LOGIC;
        p_out43 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out43_ap_vld : OUT STD_LOGIC;
        p_out44 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out44_ap_vld : OUT STD_LOGIC;
        p_out45 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out45_ap_vld : OUT STD_LOGIC;
        p_out46 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out46_ap_vld : OUT STD_LOGIC;
        p_out47 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out47_ap_vld : OUT STD_LOGIC;
        p_out48 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out48_ap_vld : OUT STD_LOGIC;
        p_out49 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out49_ap_vld : OUT STD_LOGIC;
        p_out50 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out50_ap_vld : OUT STD_LOGIC;
        p_out51 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out51_ap_vld : OUT STD_LOGIC;
        p_out52 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out52_ap_vld : OUT STD_LOGIC;
        p_out53 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out53_ap_vld : OUT STD_LOGIC;
        p_out54 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out54_ap_vld : OUT STD_LOGIC;
        p_out55 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out55_ap_vld : OUT STD_LOGIC;
        p_out56 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out56_ap_vld : OUT STD_LOGIC;
        p_out57 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out57_ap_vld : OUT STD_LOGIC;
        p_out58 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out58_ap_vld : OUT STD_LOGIC;
        p_out59 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out59_ap_vld : OUT STD_LOGIC;
        p_out60 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out60_ap_vld : OUT STD_LOGIC;
        p_out61 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out61_ap_vld : OUT STD_LOGIC;
        p_out62 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out62_ap_vld : OUT STD_LOGIC;
        p_out63 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out63_ap_vld : OUT STD_LOGIC;
        grp_fmaxf_fu_2954_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fmaxf_fu_2954_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fmaxf_fu_2954_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fmaxf_fu_2954_p_ready : IN STD_LOGIC;
        grp_fmaxf_fu_2960_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fmaxf_fu_2960_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fmaxf_fu_2960_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fmaxf_fu_2960_p_ready : IN STD_LOGIC );
    end component;


    component activation_accelerator_fmaxf IS
    port (
        ap_ready : OUT STD_LOGIC;
        x : IN STD_LOGIC_VECTOR (31 downto 0);
        y : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_bf16add_fast IS
    port (
        ap_ready : OUT STD_LOGIC;
        a_bits : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component activation_accelerator_bf16_to_f32 IS
    port (
        ap_ready : OUT STD_LOGIC;
        b : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_float_safe_softmax3_64_Pipeline_exp_and_bucket IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        exp_x_27_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_27_ce0 : OUT STD_LOGIC;
        exp_x_27_we0 : OUT STD_LOGIC;
        exp_x_27_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_27_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_27_ce1 : OUT STD_LOGIC;
        exp_x_27_we1 : OUT STD_LOGIC;
        exp_x_27_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_43_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_43_ce0 : OUT STD_LOGIC;
        exp_x_43_we0 : OUT STD_LOGIC;
        exp_x_43_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_43_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_43_ce1 : OUT STD_LOGIC;
        exp_x_43_we1 : OUT STD_LOGIC;
        exp_x_43_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_59_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_59_ce0 : OUT STD_LOGIC;
        exp_x_59_we0 : OUT STD_LOGIC;
        exp_x_59_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_59_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_59_ce1 : OUT STD_LOGIC;
        exp_x_59_we1 : OUT STD_LOGIC;
        exp_x_59_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_11_ce0 : OUT STD_LOGIC;
        exp_x_11_we0 : OUT STD_LOGIC;
        exp_x_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_11_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_11_ce1 : OUT STD_LOGIC;
        exp_x_11_we1 : OUT STD_LOGIC;
        exp_x_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_47_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_47_ce0 : OUT STD_LOGIC;
        exp_x_47_we0 : OUT STD_LOGIC;
        exp_x_47_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_47_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_47_ce1 : OUT STD_LOGIC;
        exp_x_47_we1 : OUT STD_LOGIC;
        exp_x_47_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_35_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_35_ce0 : OUT STD_LOGIC;
        exp_x_35_we0 : OUT STD_LOGIC;
        exp_x_35_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_35_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_35_ce1 : OUT STD_LOGIC;
        exp_x_35_we1 : OUT STD_LOGIC;
        exp_x_35_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_23_ce0 : OUT STD_LOGIC;
        exp_x_23_we0 : OUT STD_LOGIC;
        exp_x_23_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_23_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_23_ce1 : OUT STD_LOGIC;
        exp_x_23_we1 : OUT STD_LOGIC;
        exp_x_23_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_26_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_26_ce0 : OUT STD_LOGIC;
        exp_x_26_we0 : OUT STD_LOGIC;
        exp_x_26_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_26_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_26_ce1 : OUT STD_LOGIC;
        exp_x_26_we1 : OUT STD_LOGIC;
        exp_x_26_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_42_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_42_ce0 : OUT STD_LOGIC;
        exp_x_42_we0 : OUT STD_LOGIC;
        exp_x_42_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_42_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_42_ce1 : OUT STD_LOGIC;
        exp_x_42_we1 : OUT STD_LOGIC;
        exp_x_42_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_58_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_58_ce0 : OUT STD_LOGIC;
        exp_x_58_we0 : OUT STD_LOGIC;
        exp_x_58_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_58_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_58_ce1 : OUT STD_LOGIC;
        exp_x_58_we1 : OUT STD_LOGIC;
        exp_x_58_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_10_ce0 : OUT STD_LOGIC;
        exp_x_10_we0 : OUT STD_LOGIC;
        exp_x_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_10_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_10_ce1 : OUT STD_LOGIC;
        exp_x_10_we1 : OUT STD_LOGIC;
        exp_x_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_46_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_46_ce0 : OUT STD_LOGIC;
        exp_x_46_we0 : OUT STD_LOGIC;
        exp_x_46_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_46_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_46_ce1 : OUT STD_LOGIC;
        exp_x_46_we1 : OUT STD_LOGIC;
        exp_x_46_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_34_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_34_ce0 : OUT STD_LOGIC;
        exp_x_34_we0 : OUT STD_LOGIC;
        exp_x_34_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_34_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_34_ce1 : OUT STD_LOGIC;
        exp_x_34_we1 : OUT STD_LOGIC;
        exp_x_34_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_22_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_22_ce0 : OUT STD_LOGIC;
        exp_x_22_we0 : OUT STD_LOGIC;
        exp_x_22_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_22_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_22_ce1 : OUT STD_LOGIC;
        exp_x_22_we1 : OUT STD_LOGIC;
        exp_x_22_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_25_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_25_ce0 : OUT STD_LOGIC;
        exp_x_25_we0 : OUT STD_LOGIC;
        exp_x_25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_25_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_25_ce1 : OUT STD_LOGIC;
        exp_x_25_we1 : OUT STD_LOGIC;
        exp_x_25_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_41_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_41_ce0 : OUT STD_LOGIC;
        exp_x_41_we0 : OUT STD_LOGIC;
        exp_x_41_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_41_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_41_ce1 : OUT STD_LOGIC;
        exp_x_41_we1 : OUT STD_LOGIC;
        exp_x_41_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_57_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_57_ce0 : OUT STD_LOGIC;
        exp_x_57_we0 : OUT STD_LOGIC;
        exp_x_57_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_57_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_57_ce1 : OUT STD_LOGIC;
        exp_x_57_we1 : OUT STD_LOGIC;
        exp_x_57_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_9_ce0 : OUT STD_LOGIC;
        exp_x_9_we0 : OUT STD_LOGIC;
        exp_x_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_9_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_9_ce1 : OUT STD_LOGIC;
        exp_x_9_we1 : OUT STD_LOGIC;
        exp_x_9_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_45_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_45_ce0 : OUT STD_LOGIC;
        exp_x_45_we0 : OUT STD_LOGIC;
        exp_x_45_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_45_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_45_ce1 : OUT STD_LOGIC;
        exp_x_45_we1 : OUT STD_LOGIC;
        exp_x_45_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_33_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_33_ce0 : OUT STD_LOGIC;
        exp_x_33_we0 : OUT STD_LOGIC;
        exp_x_33_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_33_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_33_ce1 : OUT STD_LOGIC;
        exp_x_33_we1 : OUT STD_LOGIC;
        exp_x_33_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_21_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_21_ce0 : OUT STD_LOGIC;
        exp_x_21_we0 : OUT STD_LOGIC;
        exp_x_21_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_21_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_21_ce1 : OUT STD_LOGIC;
        exp_x_21_we1 : OUT STD_LOGIC;
        exp_x_21_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_24_ce0 : OUT STD_LOGIC;
        exp_x_24_we0 : OUT STD_LOGIC;
        exp_x_24_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_24_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_24_ce1 : OUT STD_LOGIC;
        exp_x_24_we1 : OUT STD_LOGIC;
        exp_x_24_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_40_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_40_ce0 : OUT STD_LOGIC;
        exp_x_40_we0 : OUT STD_LOGIC;
        exp_x_40_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_40_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_40_ce1 : OUT STD_LOGIC;
        exp_x_40_we1 : OUT STD_LOGIC;
        exp_x_40_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_56_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_56_ce0 : OUT STD_LOGIC;
        exp_x_56_we0 : OUT STD_LOGIC;
        exp_x_56_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_56_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_56_ce1 : OUT STD_LOGIC;
        exp_x_56_we1 : OUT STD_LOGIC;
        exp_x_56_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_8_ce0 : OUT STD_LOGIC;
        exp_x_8_we0 : OUT STD_LOGIC;
        exp_x_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_8_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_8_ce1 : OUT STD_LOGIC;
        exp_x_8_we1 : OUT STD_LOGIC;
        exp_x_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_44_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_44_ce0 : OUT STD_LOGIC;
        exp_x_44_we0 : OUT STD_LOGIC;
        exp_x_44_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_44_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_44_ce1 : OUT STD_LOGIC;
        exp_x_44_we1 : OUT STD_LOGIC;
        exp_x_44_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_32_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_32_ce0 : OUT STD_LOGIC;
        exp_x_32_we0 : OUT STD_LOGIC;
        exp_x_32_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_32_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_32_ce1 : OUT STD_LOGIC;
        exp_x_32_we1 : OUT STD_LOGIC;
        exp_x_32_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_20_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_20_ce0 : OUT STD_LOGIC;
        exp_x_20_we0 : OUT STD_LOGIC;
        exp_x_20_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_20_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_20_ce1 : OUT STD_LOGIC;
        exp_x_20_we1 : OUT STD_LOGIC;
        exp_x_20_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_39_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_39_ce0 : OUT STD_LOGIC;
        exp_x_39_we0 : OUT STD_LOGIC;
        exp_x_39_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_39_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_39_ce1 : OUT STD_LOGIC;
        exp_x_39_we1 : OUT STD_LOGIC;
        exp_x_39_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_55_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_55_ce0 : OUT STD_LOGIC;
        exp_x_55_we0 : OUT STD_LOGIC;
        exp_x_55_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_55_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_55_ce1 : OUT STD_LOGIC;
        exp_x_55_we1 : OUT STD_LOGIC;
        exp_x_55_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_7_ce0 : OUT STD_LOGIC;
        exp_x_7_we0 : OUT STD_LOGIC;
        exp_x_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_7_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_7_ce1 : OUT STD_LOGIC;
        exp_x_7_we1 : OUT STD_LOGIC;
        exp_x_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_31_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_31_ce0 : OUT STD_LOGIC;
        exp_x_31_we0 : OUT STD_LOGIC;
        exp_x_31_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_31_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_31_ce1 : OUT STD_LOGIC;
        exp_x_31_we1 : OUT STD_LOGIC;
        exp_x_31_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_19_ce0 : OUT STD_LOGIC;
        exp_x_19_we0 : OUT STD_LOGIC;
        exp_x_19_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_19_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_19_ce1 : OUT STD_LOGIC;
        exp_x_19_we1 : OUT STD_LOGIC;
        exp_x_19_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_38_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_38_ce0 : OUT STD_LOGIC;
        exp_x_38_we0 : OUT STD_LOGIC;
        exp_x_38_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_38_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_38_ce1 : OUT STD_LOGIC;
        exp_x_38_we1 : OUT STD_LOGIC;
        exp_x_38_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_54_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_54_ce0 : OUT STD_LOGIC;
        exp_x_54_we0 : OUT STD_LOGIC;
        exp_x_54_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_54_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_54_ce1 : OUT STD_LOGIC;
        exp_x_54_we1 : OUT STD_LOGIC;
        exp_x_54_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_6_ce0 : OUT STD_LOGIC;
        exp_x_6_we0 : OUT STD_LOGIC;
        exp_x_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_6_ce1 : OUT STD_LOGIC;
        exp_x_6_we1 : OUT STD_LOGIC;
        exp_x_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_30_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_30_ce0 : OUT STD_LOGIC;
        exp_x_30_we0 : OUT STD_LOGIC;
        exp_x_30_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_30_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_30_ce1 : OUT STD_LOGIC;
        exp_x_30_we1 : OUT STD_LOGIC;
        exp_x_30_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_18_ce0 : OUT STD_LOGIC;
        exp_x_18_we0 : OUT STD_LOGIC;
        exp_x_18_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_18_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_18_ce1 : OUT STD_LOGIC;
        exp_x_18_we1 : OUT STD_LOGIC;
        exp_x_18_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_37_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_37_ce0 : OUT STD_LOGIC;
        exp_x_37_we0 : OUT STD_LOGIC;
        exp_x_37_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_37_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_37_ce1 : OUT STD_LOGIC;
        exp_x_37_we1 : OUT STD_LOGIC;
        exp_x_37_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_53_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_53_ce0 : OUT STD_LOGIC;
        exp_x_53_we0 : OUT STD_LOGIC;
        exp_x_53_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_53_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_53_ce1 : OUT STD_LOGIC;
        exp_x_53_we1 : OUT STD_LOGIC;
        exp_x_53_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_5_ce0 : OUT STD_LOGIC;
        exp_x_5_we0 : OUT STD_LOGIC;
        exp_x_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_5_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_5_ce1 : OUT STD_LOGIC;
        exp_x_5_we1 : OUT STD_LOGIC;
        exp_x_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_29_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_29_ce0 : OUT STD_LOGIC;
        exp_x_29_we0 : OUT STD_LOGIC;
        exp_x_29_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_29_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_29_ce1 : OUT STD_LOGIC;
        exp_x_29_we1 : OUT STD_LOGIC;
        exp_x_29_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_17_ce0 : OUT STD_LOGIC;
        exp_x_17_we0 : OUT STD_LOGIC;
        exp_x_17_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_17_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_17_ce1 : OUT STD_LOGIC;
        exp_x_17_we1 : OUT STD_LOGIC;
        exp_x_17_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_36_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_36_ce0 : OUT STD_LOGIC;
        exp_x_36_we0 : OUT STD_LOGIC;
        exp_x_36_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_36_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_36_ce1 : OUT STD_LOGIC;
        exp_x_36_we1 : OUT STD_LOGIC;
        exp_x_36_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_52_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_52_ce0 : OUT STD_LOGIC;
        exp_x_52_we0 : OUT STD_LOGIC;
        exp_x_52_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_52_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_52_ce1 : OUT STD_LOGIC;
        exp_x_52_we1 : OUT STD_LOGIC;
        exp_x_52_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_4_ce0 : OUT STD_LOGIC;
        exp_x_4_we0 : OUT STD_LOGIC;
        exp_x_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_4_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_4_ce1 : OUT STD_LOGIC;
        exp_x_4_we1 : OUT STD_LOGIC;
        exp_x_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_28_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_28_ce0 : OUT STD_LOGIC;
        exp_x_28_we0 : OUT STD_LOGIC;
        exp_x_28_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_28_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_28_ce1 : OUT STD_LOGIC;
        exp_x_28_we1 : OUT STD_LOGIC;
        exp_x_28_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_16_ce0 : OUT STD_LOGIC;
        exp_x_16_we0 : OUT STD_LOGIC;
        exp_x_16_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_16_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_16_ce1 : OUT STD_LOGIC;
        exp_x_16_we1 : OUT STD_LOGIC;
        exp_x_16_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_51_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_51_ce0 : OUT STD_LOGIC;
        exp_x_51_we0 : OUT STD_LOGIC;
        exp_x_51_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_51_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_51_ce1 : OUT STD_LOGIC;
        exp_x_51_we1 : OUT STD_LOGIC;
        exp_x_51_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_3_ce0 : OUT STD_LOGIC;
        exp_x_3_we0 : OUT STD_LOGIC;
        exp_x_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_3_ce1 : OUT STD_LOGIC;
        exp_x_3_we1 : OUT STD_LOGIC;
        exp_x_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_15_ce0 : OUT STD_LOGIC;
        exp_x_15_we0 : OUT STD_LOGIC;
        exp_x_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_15_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_15_ce1 : OUT STD_LOGIC;
        exp_x_15_we1 : OUT STD_LOGIC;
        exp_x_15_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_50_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_50_ce0 : OUT STD_LOGIC;
        exp_x_50_we0 : OUT STD_LOGIC;
        exp_x_50_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_50_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_50_ce1 : OUT STD_LOGIC;
        exp_x_50_we1 : OUT STD_LOGIC;
        exp_x_50_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_2_ce0 : OUT STD_LOGIC;
        exp_x_2_we0 : OUT STD_LOGIC;
        exp_x_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_2_ce1 : OUT STD_LOGIC;
        exp_x_2_we1 : OUT STD_LOGIC;
        exp_x_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_14_ce0 : OUT STD_LOGIC;
        exp_x_14_we0 : OUT STD_LOGIC;
        exp_x_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_14_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_14_ce1 : OUT STD_LOGIC;
        exp_x_14_we1 : OUT STD_LOGIC;
        exp_x_14_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_49_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_49_ce0 : OUT STD_LOGIC;
        exp_x_49_we0 : OUT STD_LOGIC;
        exp_x_49_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_49_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_49_ce1 : OUT STD_LOGIC;
        exp_x_49_we1 : OUT STD_LOGIC;
        exp_x_49_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_1_ce0 : OUT STD_LOGIC;
        exp_x_1_we0 : OUT STD_LOGIC;
        exp_x_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_1_ce1 : OUT STD_LOGIC;
        exp_x_1_we1 : OUT STD_LOGIC;
        exp_x_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_13_ce0 : OUT STD_LOGIC;
        exp_x_13_we0 : OUT STD_LOGIC;
        exp_x_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_13_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_13_ce1 : OUT STD_LOGIC;
        exp_x_13_we1 : OUT STD_LOGIC;
        exp_x_13_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_48_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_48_ce0 : OUT STD_LOGIC;
        exp_x_48_we0 : OUT STD_LOGIC;
        exp_x_48_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_48_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_48_ce1 : OUT STD_LOGIC;
        exp_x_48_we1 : OUT STD_LOGIC;
        exp_x_48_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_ce0 : OUT STD_LOGIC;
        exp_x_we0 : OUT STD_LOGIC;
        exp_x_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_ce1 : OUT STD_LOGIC;
        exp_x_we1 : OUT STD_LOGIC;
        exp_x_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_12_ce0 : OUT STD_LOGIC;
        exp_x_12_we0 : OUT STD_LOGIC;
        exp_x_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_12_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_12_ce1 : OUT STD_LOGIC;
        exp_x_12_we1 : OUT STD_LOGIC;
        exp_x_12_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        max_val_63 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_60_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_60_ce0 : OUT STD_LOGIC;
        exp_x_60_we0 : OUT STD_LOGIC;
        exp_x_60_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_0_ce0 : OUT STD_LOGIC;
        x_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_0_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_0_ce1 : OUT STD_LOGIC;
        x_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_0_address2 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_0_ce2 : OUT STD_LOGIC;
        x_0_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_0_address3 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_0_ce3 : OUT STD_LOGIC;
        x_0_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_0_address4 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_0_ce4 : OUT STD_LOGIC;
        x_0_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_0_address5 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_0_ce5 : OUT STD_LOGIC;
        x_0_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_0_address6 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_0_ce6 : OUT STD_LOGIC;
        x_0_q6 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_0_address7 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_0_ce7 : OUT STD_LOGIC;
        x_0_q7 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_0_address8 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_0_ce8 : OUT STD_LOGIC;
        x_0_q8 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_0_address9 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_0_ce9 : OUT STD_LOGIC;
        x_0_q9 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_0_address10 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_0_ce10 : OUT STD_LOGIC;
        x_0_q10 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_0_address11 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_0_ce11 : OUT STD_LOGIC;
        x_0_q11 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_0_address12 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_0_ce12 : OUT STD_LOGIC;
        x_0_q12 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_0_address13 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_0_ce13 : OUT STD_LOGIC;
        x_0_q13 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_0_address14 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_0_ce14 : OUT STD_LOGIC;
        x_0_q14 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_0_address15 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_0_ce15 : OUT STD_LOGIC;
        x_0_q15 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_0_address16 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_0_ce16 : OUT STD_LOGIC;
        x_0_q16 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_61_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_61_ce0 : OUT STD_LOGIC;
        exp_x_61_we0 : OUT STD_LOGIC;
        exp_x_61_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_62_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_62_ce0 : OUT STD_LOGIC;
        exp_x_62_we0 : OUT STD_LOGIC;
        exp_x_62_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        exp_x_63_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_63_ce0 : OUT STD_LOGIC;
        exp_x_63_we0 : OUT STD_LOGIC;
        exp_x_63_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_float_safe_softmax3_64_Pipeline_step_loop69 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        exp_x_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_1_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_2_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_3_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_4_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_5_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_6_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_7_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_8_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_9_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_10_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_11_load : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_12_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_13_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_14_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_15_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_16_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_17_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_18_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_19_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_20_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_21_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_22_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_23_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_24_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_25_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_26_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_27_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_28_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_29_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_30_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_31_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_32_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_33_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_34_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_35_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_36_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_37_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_38_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_39_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_40_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_41_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_42_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_43_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_44_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_45_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_46_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_47_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_48_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_49_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_50_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_51_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_52_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_53_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_54_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_55_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_56_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_57_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_58_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_59_load : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_ce0 : OUT STD_LOGIC;
        exp_x_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_ce1 : OUT STD_LOGIC;
        exp_x_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_1_ce0 : OUT STD_LOGIC;
        exp_x_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_1_ce1 : OUT STD_LOGIC;
        exp_x_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_2_ce0 : OUT STD_LOGIC;
        exp_x_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_2_ce1 : OUT STD_LOGIC;
        exp_x_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_3_ce0 : OUT STD_LOGIC;
        exp_x_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_3_ce1 : OUT STD_LOGIC;
        exp_x_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_4_ce0 : OUT STD_LOGIC;
        exp_x_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_4_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_4_ce1 : OUT STD_LOGIC;
        exp_x_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_5_ce0 : OUT STD_LOGIC;
        exp_x_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_5_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_5_ce1 : OUT STD_LOGIC;
        exp_x_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_6_ce0 : OUT STD_LOGIC;
        exp_x_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_6_ce1 : OUT STD_LOGIC;
        exp_x_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_7_ce0 : OUT STD_LOGIC;
        exp_x_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_7_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_7_ce1 : OUT STD_LOGIC;
        exp_x_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_60_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_60_ce0 : OUT STD_LOGIC;
        exp_x_60_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_60_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_60_ce1 : OUT STD_LOGIC;
        exp_x_60_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_61_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_61_ce0 : OUT STD_LOGIC;
        exp_x_61_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_61_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_61_ce1 : OUT STD_LOGIC;
        exp_x_61_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_62_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_62_ce0 : OUT STD_LOGIC;
        exp_x_62_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_62_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_62_ce1 : OUT STD_LOGIC;
        exp_x_62_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_63_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_63_ce0 : OUT STD_LOGIC;
        exp_x_63_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_63_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_63_ce1 : OUT STD_LOGIC;
        exp_x_63_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_8_ce0 : OUT STD_LOGIC;
        exp_x_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_8_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_8_ce1 : OUT STD_LOGIC;
        exp_x_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_9_ce0 : OUT STD_LOGIC;
        exp_x_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_9_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_9_ce1 : OUT STD_LOGIC;
        exp_x_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_10_ce0 : OUT STD_LOGIC;
        exp_x_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_10_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_10_ce1 : OUT STD_LOGIC;
        exp_x_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_11_ce0 : OUT STD_LOGIC;
        exp_x_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_11_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_11_ce1 : OUT STD_LOGIC;
        exp_x_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_12_ce0 : OUT STD_LOGIC;
        exp_x_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_12_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_12_ce1 : OUT STD_LOGIC;
        exp_x_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_13_ce0 : OUT STD_LOGIC;
        exp_x_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_13_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_13_ce1 : OUT STD_LOGIC;
        exp_x_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_14_ce0 : OUT STD_LOGIC;
        exp_x_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_14_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_14_ce1 : OUT STD_LOGIC;
        exp_x_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_15_ce0 : OUT STD_LOGIC;
        exp_x_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_15_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_15_ce1 : OUT STD_LOGIC;
        exp_x_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_16_ce0 : OUT STD_LOGIC;
        exp_x_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_16_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_16_ce1 : OUT STD_LOGIC;
        exp_x_16_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_17_ce0 : OUT STD_LOGIC;
        exp_x_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_17_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_17_ce1 : OUT STD_LOGIC;
        exp_x_17_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_18_ce0 : OUT STD_LOGIC;
        exp_x_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_18_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_18_ce1 : OUT STD_LOGIC;
        exp_x_18_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_19_ce0 : OUT STD_LOGIC;
        exp_x_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_19_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_19_ce1 : OUT STD_LOGIC;
        exp_x_19_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_20_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_20_ce0 : OUT STD_LOGIC;
        exp_x_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_20_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_20_ce1 : OUT STD_LOGIC;
        exp_x_20_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_21_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_21_ce0 : OUT STD_LOGIC;
        exp_x_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_21_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_21_ce1 : OUT STD_LOGIC;
        exp_x_21_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_22_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_22_ce0 : OUT STD_LOGIC;
        exp_x_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_22_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_22_ce1 : OUT STD_LOGIC;
        exp_x_22_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_23_ce0 : OUT STD_LOGIC;
        exp_x_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_23_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_23_ce1 : OUT STD_LOGIC;
        exp_x_23_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_24_ce0 : OUT STD_LOGIC;
        exp_x_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_24_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_24_ce1 : OUT STD_LOGIC;
        exp_x_24_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_25_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_25_ce0 : OUT STD_LOGIC;
        exp_x_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_25_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_25_ce1 : OUT STD_LOGIC;
        exp_x_25_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_26_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_26_ce0 : OUT STD_LOGIC;
        exp_x_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_26_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_26_ce1 : OUT STD_LOGIC;
        exp_x_26_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_27_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_27_ce0 : OUT STD_LOGIC;
        exp_x_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_27_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_27_ce1 : OUT STD_LOGIC;
        exp_x_27_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_28_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_28_ce0 : OUT STD_LOGIC;
        exp_x_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_28_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_28_ce1 : OUT STD_LOGIC;
        exp_x_28_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_29_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_29_ce0 : OUT STD_LOGIC;
        exp_x_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_29_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_29_ce1 : OUT STD_LOGIC;
        exp_x_29_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_30_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_30_ce0 : OUT STD_LOGIC;
        exp_x_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_30_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_30_ce1 : OUT STD_LOGIC;
        exp_x_30_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_31_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_31_ce0 : OUT STD_LOGIC;
        exp_x_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_31_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_31_ce1 : OUT STD_LOGIC;
        exp_x_31_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_32_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_33_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_34_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_35_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_36_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_37_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_38_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_39_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_40_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_41_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_42_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_43_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_44_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_44_ce0 : OUT STD_LOGIC;
        exp_x_44_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_44_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_44_ce1 : OUT STD_LOGIC;
        exp_x_44_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_45_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_45_ce0 : OUT STD_LOGIC;
        exp_x_45_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_45_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_45_ce1 : OUT STD_LOGIC;
        exp_x_45_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_46_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_46_ce0 : OUT STD_LOGIC;
        exp_x_46_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_46_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_46_ce1 : OUT STD_LOGIC;
        exp_x_46_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_47_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_47_ce0 : OUT STD_LOGIC;
        exp_x_47_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_47_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_47_ce1 : OUT STD_LOGIC;
        exp_x_47_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_48_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_48_ce0 : OUT STD_LOGIC;
        exp_x_48_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_48_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_48_ce1 : OUT STD_LOGIC;
        exp_x_48_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_49_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_49_ce0 : OUT STD_LOGIC;
        exp_x_49_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_49_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_49_ce1 : OUT STD_LOGIC;
        exp_x_49_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_50_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_50_ce0 : OUT STD_LOGIC;
        exp_x_50_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_50_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_50_ce1 : OUT STD_LOGIC;
        exp_x_50_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_51_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_51_ce0 : OUT STD_LOGIC;
        exp_x_51_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_51_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_51_ce1 : OUT STD_LOGIC;
        exp_x_51_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_52_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_52_ce0 : OUT STD_LOGIC;
        exp_x_52_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_52_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_52_ce1 : OUT STD_LOGIC;
        exp_x_52_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_53_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_53_ce0 : OUT STD_LOGIC;
        exp_x_53_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_53_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_53_ce1 : OUT STD_LOGIC;
        exp_x_53_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_54_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_54_ce0 : OUT STD_LOGIC;
        exp_x_54_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_54_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_54_ce1 : OUT STD_LOGIC;
        exp_x_54_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_55_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_55_ce0 : OUT STD_LOGIC;
        exp_x_55_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_55_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_55_ce1 : OUT STD_LOGIC;
        exp_x_55_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_56_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_56_ce0 : OUT STD_LOGIC;
        exp_x_56_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_56_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_56_ce1 : OUT STD_LOGIC;
        exp_x_56_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_57_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_57_ce0 : OUT STD_LOGIC;
        exp_x_57_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_57_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_57_ce1 : OUT STD_LOGIC;
        exp_x_57_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_58_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_58_ce0 : OUT STD_LOGIC;
        exp_x_58_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_58_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_58_ce1 : OUT STD_LOGIC;
        exp_x_58_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_59_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_59_ce0 : OUT STD_LOGIC;
        exp_x_59_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_59_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_59_ce1 : OUT STD_LOGIC;
        exp_x_59_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_16_load_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_17_load_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_18_load_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_19_load_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_20_load_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_21_load_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_22_load_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_23_load_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_24_load_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_25_load_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_26_load_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_27_load_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_32_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_32_ce0 : OUT STD_LOGIC;
        exp_x_32_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_32_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_32_ce1 : OUT STD_LOGIC;
        exp_x_32_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_33_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_33_ce0 : OUT STD_LOGIC;
        exp_x_33_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_33_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_33_ce1 : OUT STD_LOGIC;
        exp_x_33_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_34_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_34_ce0 : OUT STD_LOGIC;
        exp_x_34_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_34_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_34_ce1 : OUT STD_LOGIC;
        exp_x_34_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_35_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_35_ce0 : OUT STD_LOGIC;
        exp_x_35_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_35_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_35_ce1 : OUT STD_LOGIC;
        exp_x_35_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_36_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_36_ce0 : OUT STD_LOGIC;
        exp_x_36_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_36_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_36_ce1 : OUT STD_LOGIC;
        exp_x_36_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_37_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_37_ce0 : OUT STD_LOGIC;
        exp_x_37_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_37_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_37_ce1 : OUT STD_LOGIC;
        exp_x_37_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_38_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_38_ce0 : OUT STD_LOGIC;
        exp_x_38_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_38_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_38_ce1 : OUT STD_LOGIC;
        exp_x_38_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_39_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_39_ce0 : OUT STD_LOGIC;
        exp_x_39_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_39_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_39_ce1 : OUT STD_LOGIC;
        exp_x_39_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_40_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_40_ce0 : OUT STD_LOGIC;
        exp_x_40_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_40_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_40_ce1 : OUT STD_LOGIC;
        exp_x_40_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_41_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_41_ce0 : OUT STD_LOGIC;
        exp_x_41_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_41_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_41_ce1 : OUT STD_LOGIC;
        exp_x_41_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_42_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_42_ce0 : OUT STD_LOGIC;
        exp_x_42_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_42_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_42_ce1 : OUT STD_LOGIC;
        exp_x_42_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_43_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_43_ce0 : OUT STD_LOGIC;
        exp_x_43_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_43_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        exp_x_43_ce1 : OUT STD_LOGIC;
        exp_x_43_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_1_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_2_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_3_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_4_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_5_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_6_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_7_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_8_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_9_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_10_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_11_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_48_load_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_49_load_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_50_load_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_51_load_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_52_load_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_53_load_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_54_load_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_55_load_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_56_load_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_57_load_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_58_load_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_59_load_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_32_load_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_33_load_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_34_load_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_35_load_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_36_load_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_37_load_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_38_load_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_39_load_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_40_load_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_41_load_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_42_load_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_43_load_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_16_load_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_17_load_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_18_load_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_19_load_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_20_load_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_21_load_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_22_load_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_23_load_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_24_load_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_25_load_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_26_load_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_27_load_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_load_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_1_load_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_2_load_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_3_load_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_4_load_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_5_load_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_6_load_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_7_load_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_8_load_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_9_load_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_10_load_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_11_load_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_48_load_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_49_load_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_50_load_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_51_load_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_52_load_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_53_load_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_54_load_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_55_load_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_56_load_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_57_load_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_58_load_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_59_load_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_32_load_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_33_load_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_34_load_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_35_load_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_36_load_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_37_load_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_38_load_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_39_load_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_40_load_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_41_load_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_42_load_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_43_load_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_16_load_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_17_load_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_18_load_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_19_load_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_20_load_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_21_load_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_22_load_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_23_load_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_24_load_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_25_load_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_26_load_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_27_load_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_load_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_1_load_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_2_load_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_3_load_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_4_load_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_5_load_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_6_load_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_7_load_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_8_load_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_9_load_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_10_load_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_11_load_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_48_load_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_49_load_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_50_load_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_51_load_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_52_load_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_53_load_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_54_load_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_55_load_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_56_load_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_57_load_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_58_load_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_59_load_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_32_load_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_33_load_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_34_load_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_35_load_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_36_load_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_37_load_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_38_load_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_39_load_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_40_load_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_41_load_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_42_load_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_43_load_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_16_load_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_17_load_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_18_load_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_19_load_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_20_load_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_21_load_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_22_load_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_23_load_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_24_load_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_25_load_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_26_load_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        exp_x_27_load_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_float_safe_softmax3_64_s_exp_x_60_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    exp_x_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_address0,
        ce0 => exp_x_ce0,
        we0 => exp_x_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_d0,
        q0 => exp_x_q0,
        address1 => exp_x_address1,
        ce1 => exp_x_ce1,
        we1 => exp_x_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_d1,
        q1 => exp_x_q1);

    exp_x_1_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_1_address0,
        ce0 => exp_x_1_ce0,
        we0 => exp_x_1_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_1_d0,
        q0 => exp_x_1_q0,
        address1 => exp_x_1_address1,
        ce1 => exp_x_1_ce1,
        we1 => exp_x_1_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_1_d1,
        q1 => exp_x_1_q1);

    exp_x_2_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_2_address0,
        ce0 => exp_x_2_ce0,
        we0 => exp_x_2_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_2_d0,
        q0 => exp_x_2_q0,
        address1 => exp_x_2_address1,
        ce1 => exp_x_2_ce1,
        we1 => exp_x_2_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_2_d1,
        q1 => exp_x_2_q1);

    exp_x_3_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_3_address0,
        ce0 => exp_x_3_ce0,
        we0 => exp_x_3_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_3_d0,
        q0 => exp_x_3_q0,
        address1 => exp_x_3_address1,
        ce1 => exp_x_3_ce1,
        we1 => exp_x_3_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_3_d1,
        q1 => exp_x_3_q1);

    exp_x_4_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_4_address0,
        ce0 => exp_x_4_ce0,
        we0 => exp_x_4_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_4_d0,
        q0 => exp_x_4_q0,
        address1 => exp_x_4_address1,
        ce1 => exp_x_4_ce1,
        we1 => exp_x_4_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_4_d1,
        q1 => exp_x_4_q1);

    exp_x_5_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_5_address0,
        ce0 => exp_x_5_ce0,
        we0 => exp_x_5_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_5_d0,
        q0 => exp_x_5_q0,
        address1 => exp_x_5_address1,
        ce1 => exp_x_5_ce1,
        we1 => exp_x_5_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_5_d1,
        q1 => exp_x_5_q1);

    exp_x_6_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_6_address0,
        ce0 => exp_x_6_ce0,
        we0 => exp_x_6_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_6_d0,
        q0 => exp_x_6_q0,
        address1 => exp_x_6_address1,
        ce1 => exp_x_6_ce1,
        we1 => exp_x_6_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_6_d1,
        q1 => exp_x_6_q1);

    exp_x_7_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_7_address0,
        ce0 => exp_x_7_ce0,
        we0 => exp_x_7_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_7_d0,
        q0 => exp_x_7_q0,
        address1 => exp_x_7_address1,
        ce1 => exp_x_7_ce1,
        we1 => exp_x_7_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_7_d1,
        q1 => exp_x_7_q1);

    exp_x_8_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_8_address0,
        ce0 => exp_x_8_ce0,
        we0 => exp_x_8_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_8_d0,
        q0 => exp_x_8_q0,
        address1 => exp_x_8_address1,
        ce1 => exp_x_8_ce1,
        we1 => exp_x_8_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_8_d1,
        q1 => exp_x_8_q1);

    exp_x_9_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_9_address0,
        ce0 => exp_x_9_ce0,
        we0 => exp_x_9_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_9_d0,
        q0 => exp_x_9_q0,
        address1 => exp_x_9_address1,
        ce1 => exp_x_9_ce1,
        we1 => exp_x_9_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_9_d1,
        q1 => exp_x_9_q1);

    exp_x_10_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_10_address0,
        ce0 => exp_x_10_ce0,
        we0 => exp_x_10_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_10_d0,
        q0 => exp_x_10_q0,
        address1 => exp_x_10_address1,
        ce1 => exp_x_10_ce1,
        we1 => exp_x_10_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_10_d1,
        q1 => exp_x_10_q1);

    exp_x_11_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_11_address0,
        ce0 => exp_x_11_ce0,
        we0 => exp_x_11_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_11_d0,
        q0 => exp_x_11_q0,
        address1 => exp_x_11_address1,
        ce1 => exp_x_11_ce1,
        we1 => exp_x_11_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_11_d1,
        q1 => exp_x_11_q1);

    exp_x_12_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_12_address0,
        ce0 => exp_x_12_ce0,
        we0 => exp_x_12_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_12_d0,
        q0 => exp_x_12_q0,
        address1 => exp_x_12_address1,
        ce1 => exp_x_12_ce1,
        we1 => exp_x_12_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_12_d1,
        q1 => exp_x_12_q1);

    exp_x_13_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_13_address0,
        ce0 => exp_x_13_ce0,
        we0 => exp_x_13_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_13_d0,
        q0 => exp_x_13_q0,
        address1 => exp_x_13_address1,
        ce1 => exp_x_13_ce1,
        we1 => exp_x_13_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_13_d1,
        q1 => exp_x_13_q1);

    exp_x_14_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_14_address0,
        ce0 => exp_x_14_ce0,
        we0 => exp_x_14_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_14_d0,
        q0 => exp_x_14_q0,
        address1 => exp_x_14_address1,
        ce1 => exp_x_14_ce1,
        we1 => exp_x_14_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_14_d1,
        q1 => exp_x_14_q1);

    exp_x_15_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_15_address0,
        ce0 => exp_x_15_ce0,
        we0 => exp_x_15_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_15_d0,
        q0 => exp_x_15_q0,
        address1 => exp_x_15_address1,
        ce1 => exp_x_15_ce1,
        we1 => exp_x_15_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_15_d1,
        q1 => exp_x_15_q1);

    exp_x_16_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_16_address0,
        ce0 => exp_x_16_ce0,
        we0 => exp_x_16_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_16_d0,
        q0 => exp_x_16_q0,
        address1 => exp_x_16_address1,
        ce1 => exp_x_16_ce1,
        we1 => exp_x_16_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_16_d1,
        q1 => exp_x_16_q1);

    exp_x_17_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_17_address0,
        ce0 => exp_x_17_ce0,
        we0 => exp_x_17_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_17_d0,
        q0 => exp_x_17_q0,
        address1 => exp_x_17_address1,
        ce1 => exp_x_17_ce1,
        we1 => exp_x_17_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_17_d1,
        q1 => exp_x_17_q1);

    exp_x_18_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_18_address0,
        ce0 => exp_x_18_ce0,
        we0 => exp_x_18_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_18_d0,
        q0 => exp_x_18_q0,
        address1 => exp_x_18_address1,
        ce1 => exp_x_18_ce1,
        we1 => exp_x_18_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_18_d1,
        q1 => exp_x_18_q1);

    exp_x_19_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_19_address0,
        ce0 => exp_x_19_ce0,
        we0 => exp_x_19_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_19_d0,
        q0 => exp_x_19_q0,
        address1 => exp_x_19_address1,
        ce1 => exp_x_19_ce1,
        we1 => exp_x_19_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_19_d1,
        q1 => exp_x_19_q1);

    exp_x_20_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_20_address0,
        ce0 => exp_x_20_ce0,
        we0 => exp_x_20_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_20_d0,
        q0 => exp_x_20_q0,
        address1 => exp_x_20_address1,
        ce1 => exp_x_20_ce1,
        we1 => exp_x_20_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_20_d1,
        q1 => exp_x_20_q1);

    exp_x_21_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_21_address0,
        ce0 => exp_x_21_ce0,
        we0 => exp_x_21_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_21_d0,
        q0 => exp_x_21_q0,
        address1 => exp_x_21_address1,
        ce1 => exp_x_21_ce1,
        we1 => exp_x_21_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_21_d1,
        q1 => exp_x_21_q1);

    exp_x_22_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_22_address0,
        ce0 => exp_x_22_ce0,
        we0 => exp_x_22_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_22_d0,
        q0 => exp_x_22_q0,
        address1 => exp_x_22_address1,
        ce1 => exp_x_22_ce1,
        we1 => exp_x_22_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_22_d1,
        q1 => exp_x_22_q1);

    exp_x_23_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_23_address0,
        ce0 => exp_x_23_ce0,
        we0 => exp_x_23_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_23_d0,
        q0 => exp_x_23_q0,
        address1 => exp_x_23_address1,
        ce1 => exp_x_23_ce1,
        we1 => exp_x_23_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_23_d1,
        q1 => exp_x_23_q1);

    exp_x_24_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_24_address0,
        ce0 => exp_x_24_ce0,
        we0 => exp_x_24_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_24_d0,
        q0 => exp_x_24_q0,
        address1 => exp_x_24_address1,
        ce1 => exp_x_24_ce1,
        we1 => exp_x_24_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_24_d1,
        q1 => exp_x_24_q1);

    exp_x_25_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_25_address0,
        ce0 => exp_x_25_ce0,
        we0 => exp_x_25_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_25_d0,
        q0 => exp_x_25_q0,
        address1 => exp_x_25_address1,
        ce1 => exp_x_25_ce1,
        we1 => exp_x_25_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_25_d1,
        q1 => exp_x_25_q1);

    exp_x_26_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_26_address0,
        ce0 => exp_x_26_ce0,
        we0 => exp_x_26_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_26_d0,
        q0 => exp_x_26_q0,
        address1 => exp_x_26_address1,
        ce1 => exp_x_26_ce1,
        we1 => exp_x_26_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_26_d1,
        q1 => exp_x_26_q1);

    exp_x_27_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_27_address0,
        ce0 => exp_x_27_ce0,
        we0 => exp_x_27_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_27_d0,
        q0 => exp_x_27_q0,
        address1 => exp_x_27_address1,
        ce1 => exp_x_27_ce1,
        we1 => exp_x_27_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_27_d1,
        q1 => exp_x_27_q1);

    exp_x_28_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_28_address0,
        ce0 => exp_x_28_ce0,
        we0 => exp_x_28_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_28_d0,
        q0 => exp_x_28_q0,
        address1 => exp_x_28_address1,
        ce1 => exp_x_28_ce1,
        we1 => exp_x_28_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_28_d1,
        q1 => exp_x_28_q1);

    exp_x_29_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_29_address0,
        ce0 => exp_x_29_ce0,
        we0 => exp_x_29_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_29_d0,
        q0 => exp_x_29_q0,
        address1 => exp_x_29_address1,
        ce1 => exp_x_29_ce1,
        we1 => exp_x_29_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_29_d1,
        q1 => exp_x_29_q1);

    exp_x_30_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_30_address0,
        ce0 => exp_x_30_ce0,
        we0 => exp_x_30_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_30_d0,
        q0 => exp_x_30_q0,
        address1 => exp_x_30_address1,
        ce1 => exp_x_30_ce1,
        we1 => exp_x_30_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_30_d1,
        q1 => exp_x_30_q1);

    exp_x_31_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_31_address0,
        ce0 => exp_x_31_ce0,
        we0 => exp_x_31_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_31_d0,
        q0 => exp_x_31_q0,
        address1 => exp_x_31_address1,
        ce1 => exp_x_31_ce1,
        we1 => exp_x_31_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_31_d1,
        q1 => exp_x_31_q1);

    exp_x_32_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_32_address0,
        ce0 => exp_x_32_ce0,
        we0 => exp_x_32_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_32_d0,
        q0 => exp_x_32_q0,
        address1 => exp_x_32_address1,
        ce1 => exp_x_32_ce1,
        we1 => exp_x_32_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_32_d1,
        q1 => exp_x_32_q1);

    exp_x_33_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_33_address0,
        ce0 => exp_x_33_ce0,
        we0 => exp_x_33_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_33_d0,
        q0 => exp_x_33_q0,
        address1 => exp_x_33_address1,
        ce1 => exp_x_33_ce1,
        we1 => exp_x_33_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_33_d1,
        q1 => exp_x_33_q1);

    exp_x_34_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_34_address0,
        ce0 => exp_x_34_ce0,
        we0 => exp_x_34_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_34_d0,
        q0 => exp_x_34_q0,
        address1 => exp_x_34_address1,
        ce1 => exp_x_34_ce1,
        we1 => exp_x_34_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_34_d1,
        q1 => exp_x_34_q1);

    exp_x_35_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_35_address0,
        ce0 => exp_x_35_ce0,
        we0 => exp_x_35_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_35_d0,
        q0 => exp_x_35_q0,
        address1 => exp_x_35_address1,
        ce1 => exp_x_35_ce1,
        we1 => exp_x_35_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_35_d1,
        q1 => exp_x_35_q1);

    exp_x_36_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_36_address0,
        ce0 => exp_x_36_ce0,
        we0 => exp_x_36_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_36_d0,
        q0 => exp_x_36_q0,
        address1 => exp_x_36_address1,
        ce1 => exp_x_36_ce1,
        we1 => exp_x_36_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_36_d1,
        q1 => exp_x_36_q1);

    exp_x_37_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_37_address0,
        ce0 => exp_x_37_ce0,
        we0 => exp_x_37_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_37_d0,
        q0 => exp_x_37_q0,
        address1 => exp_x_37_address1,
        ce1 => exp_x_37_ce1,
        we1 => exp_x_37_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_37_d1,
        q1 => exp_x_37_q1);

    exp_x_38_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_38_address0,
        ce0 => exp_x_38_ce0,
        we0 => exp_x_38_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_38_d0,
        q0 => exp_x_38_q0,
        address1 => exp_x_38_address1,
        ce1 => exp_x_38_ce1,
        we1 => exp_x_38_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_38_d1,
        q1 => exp_x_38_q1);

    exp_x_39_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_39_address0,
        ce0 => exp_x_39_ce0,
        we0 => exp_x_39_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_39_d0,
        q0 => exp_x_39_q0,
        address1 => exp_x_39_address1,
        ce1 => exp_x_39_ce1,
        we1 => exp_x_39_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_39_d1,
        q1 => exp_x_39_q1);

    exp_x_40_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_40_address0,
        ce0 => exp_x_40_ce0,
        we0 => exp_x_40_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_40_d0,
        q0 => exp_x_40_q0,
        address1 => exp_x_40_address1,
        ce1 => exp_x_40_ce1,
        we1 => exp_x_40_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_40_d1,
        q1 => exp_x_40_q1);

    exp_x_41_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_41_address0,
        ce0 => exp_x_41_ce0,
        we0 => exp_x_41_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_41_d0,
        q0 => exp_x_41_q0,
        address1 => exp_x_41_address1,
        ce1 => exp_x_41_ce1,
        we1 => exp_x_41_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_41_d1,
        q1 => exp_x_41_q1);

    exp_x_42_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_42_address0,
        ce0 => exp_x_42_ce0,
        we0 => exp_x_42_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_42_d0,
        q0 => exp_x_42_q0,
        address1 => exp_x_42_address1,
        ce1 => exp_x_42_ce1,
        we1 => exp_x_42_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_42_d1,
        q1 => exp_x_42_q1);

    exp_x_43_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_43_address0,
        ce0 => exp_x_43_ce0,
        we0 => exp_x_43_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_43_d0,
        q0 => exp_x_43_q0,
        address1 => exp_x_43_address1,
        ce1 => exp_x_43_ce1,
        we1 => exp_x_43_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_43_d1,
        q1 => exp_x_43_q1);

    exp_x_44_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_44_address0,
        ce0 => exp_x_44_ce0,
        we0 => exp_x_44_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_44_d0,
        q0 => exp_x_44_q0,
        address1 => exp_x_44_address1,
        ce1 => exp_x_44_ce1,
        we1 => exp_x_44_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_44_d1,
        q1 => exp_x_44_q1);

    exp_x_45_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_45_address0,
        ce0 => exp_x_45_ce0,
        we0 => exp_x_45_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_45_d0,
        q0 => exp_x_45_q0,
        address1 => exp_x_45_address1,
        ce1 => exp_x_45_ce1,
        we1 => exp_x_45_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_45_d1,
        q1 => exp_x_45_q1);

    exp_x_46_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_46_address0,
        ce0 => exp_x_46_ce0,
        we0 => exp_x_46_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_46_d0,
        q0 => exp_x_46_q0,
        address1 => exp_x_46_address1,
        ce1 => exp_x_46_ce1,
        we1 => exp_x_46_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_46_d1,
        q1 => exp_x_46_q1);

    exp_x_47_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_47_address0,
        ce0 => exp_x_47_ce0,
        we0 => exp_x_47_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_47_d0,
        q0 => exp_x_47_q0,
        address1 => exp_x_47_address1,
        ce1 => exp_x_47_ce1,
        we1 => exp_x_47_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_47_d1,
        q1 => exp_x_47_q1);

    exp_x_48_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_48_address0,
        ce0 => exp_x_48_ce0,
        we0 => exp_x_48_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_48_d0,
        q0 => exp_x_48_q0,
        address1 => exp_x_48_address1,
        ce1 => exp_x_48_ce1,
        we1 => exp_x_48_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_48_d1,
        q1 => exp_x_48_q1);

    exp_x_49_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_49_address0,
        ce0 => exp_x_49_ce0,
        we0 => exp_x_49_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_49_d0,
        q0 => exp_x_49_q0,
        address1 => exp_x_49_address1,
        ce1 => exp_x_49_ce1,
        we1 => exp_x_49_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_49_d1,
        q1 => exp_x_49_q1);

    exp_x_50_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_50_address0,
        ce0 => exp_x_50_ce0,
        we0 => exp_x_50_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_50_d0,
        q0 => exp_x_50_q0,
        address1 => exp_x_50_address1,
        ce1 => exp_x_50_ce1,
        we1 => exp_x_50_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_50_d1,
        q1 => exp_x_50_q1);

    exp_x_51_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_51_address0,
        ce0 => exp_x_51_ce0,
        we0 => exp_x_51_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_51_d0,
        q0 => exp_x_51_q0,
        address1 => exp_x_51_address1,
        ce1 => exp_x_51_ce1,
        we1 => exp_x_51_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_51_d1,
        q1 => exp_x_51_q1);

    exp_x_52_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_52_address0,
        ce0 => exp_x_52_ce0,
        we0 => exp_x_52_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_52_d0,
        q0 => exp_x_52_q0,
        address1 => exp_x_52_address1,
        ce1 => exp_x_52_ce1,
        we1 => exp_x_52_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_52_d1,
        q1 => exp_x_52_q1);

    exp_x_53_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_53_address0,
        ce0 => exp_x_53_ce0,
        we0 => exp_x_53_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_53_d0,
        q0 => exp_x_53_q0,
        address1 => exp_x_53_address1,
        ce1 => exp_x_53_ce1,
        we1 => exp_x_53_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_53_d1,
        q1 => exp_x_53_q1);

    exp_x_54_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_54_address0,
        ce0 => exp_x_54_ce0,
        we0 => exp_x_54_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_54_d0,
        q0 => exp_x_54_q0,
        address1 => exp_x_54_address1,
        ce1 => exp_x_54_ce1,
        we1 => exp_x_54_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_54_d1,
        q1 => exp_x_54_q1);

    exp_x_55_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_55_address0,
        ce0 => exp_x_55_ce0,
        we0 => exp_x_55_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_55_d0,
        q0 => exp_x_55_q0,
        address1 => exp_x_55_address1,
        ce1 => exp_x_55_ce1,
        we1 => exp_x_55_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_55_d1,
        q1 => exp_x_55_q1);

    exp_x_56_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_56_address0,
        ce0 => exp_x_56_ce0,
        we0 => exp_x_56_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_56_d0,
        q0 => exp_x_56_q0,
        address1 => exp_x_56_address1,
        ce1 => exp_x_56_ce1,
        we1 => exp_x_56_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_56_d1,
        q1 => exp_x_56_q1);

    exp_x_57_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_57_address0,
        ce0 => exp_x_57_ce0,
        we0 => exp_x_57_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_57_d0,
        q0 => exp_x_57_q0,
        address1 => exp_x_57_address1,
        ce1 => exp_x_57_ce1,
        we1 => exp_x_57_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_57_d1,
        q1 => exp_x_57_q1);

    exp_x_58_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_58_address0,
        ce0 => exp_x_58_ce0,
        we0 => exp_x_58_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_58_d0,
        q0 => exp_x_58_q0,
        address1 => exp_x_58_address1,
        ce1 => exp_x_58_ce1,
        we1 => exp_x_58_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_58_d1,
        q1 => exp_x_58_q1);

    exp_x_59_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_59_address0,
        ce0 => exp_x_59_ce0,
        we0 => exp_x_59_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_59_d0,
        q0 => exp_x_59_q0,
        address1 => exp_x_59_address1,
        ce1 => exp_x_59_ce1,
        we1 => exp_x_59_we1,
        d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_59_d1,
        q1 => exp_x_59_q1);

    exp_x_60_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_60_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_60_address0,
        ce0 => exp_x_60_ce0,
        we0 => exp_x_60_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_60_d0,
        q0 => exp_x_60_q0,
        address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_60_address1,
        ce1 => exp_x_60_ce1,
        q1 => exp_x_60_q1);

    exp_x_61_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_60_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_61_address0,
        ce0 => exp_x_61_ce0,
        we0 => exp_x_61_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_61_d0,
        q0 => exp_x_61_q0,
        address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_61_address1,
        ce1 => exp_x_61_ce1,
        q1 => exp_x_61_q1);

    exp_x_62_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_60_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_62_address0,
        ce0 => exp_x_62_ce0,
        we0 => exp_x_62_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_62_d0,
        q0 => exp_x_62_q0,
        address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_62_address1,
        ce1 => exp_x_62_ce1,
        q1 => exp_x_62_q1);

    exp_x_63_U : component activation_accelerator_float_safe_softmax3_64_s_exp_x_60_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => exp_x_63_address0,
        ce0 => exp_x_63_ce0,
        we0 => exp_x_63_we0,
        d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_63_d0,
        q0 => exp_x_63_q0,
        address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_63_address1,
        ce1 => exp_x_63_ce1,
        q1 => exp_x_63_q1);

    grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884 : component activation_accelerator_float_safe_softmax3_64_Pipeline_step_loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_ap_start,
        ap_done => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_ap_done,
        ap_idle => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_ap_idle,
        ap_ready => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_ap_ready,
        x_0_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address0,
        x_0_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce0,
        x_0_q0 => x_0_q0,
        x_0_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address1,
        x_0_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce1,
        x_0_q1 => x_0_q1,
        x_0_address2 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address2,
        x_0_ce2 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce2,
        x_0_q2 => x_0_q2,
        x_0_address3 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address3,
        x_0_ce3 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce3,
        x_0_q3 => x_0_q3,
        x_0_address4 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address4,
        x_0_ce4 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce4,
        x_0_q4 => x_0_q4,
        x_0_address5 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address5,
        x_0_ce5 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce5,
        x_0_q5 => x_0_q5,
        x_0_address6 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address6,
        x_0_ce6 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce6,
        x_0_q6 => x_0_q6,
        x_0_address7 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address7,
        x_0_ce7 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce7,
        x_0_q7 => x_0_q7,
        x_0_address8 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address8,
        x_0_ce8 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce8,
        x_0_q8 => x_0_q8,
        x_0_address9 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address9,
        x_0_ce9 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce9,
        x_0_q9 => x_0_q9,
        x_0_address10 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address10,
        x_0_ce10 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce10,
        x_0_q10 => x_0_q10,
        x_0_address11 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address11,
        x_0_ce11 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce11,
        x_0_q11 => x_0_q11,
        x_0_address12 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address12,
        x_0_ce12 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce12,
        x_0_q12 => x_0_q12,
        x_0_address13 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address13,
        x_0_ce13 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce13,
        x_0_q13 => x_0_q13,
        x_0_address14 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address14,
        x_0_ce14 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce14,
        x_0_q14 => x_0_q14,
        x_0_address15 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address15,
        x_0_ce15 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce15,
        x_0_q15 => x_0_q15,
        p_out => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out,
        p_out_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out_ap_vld,
        p_out1 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out1,
        p_out1_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out1_ap_vld,
        p_out2 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out2,
        p_out2_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out2_ap_vld,
        p_out3 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out3,
        p_out3_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out3_ap_vld,
        p_out4 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out4,
        p_out4_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out4_ap_vld,
        p_out5 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out5,
        p_out5_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out5_ap_vld,
        p_out6 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out6,
        p_out6_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out6_ap_vld,
        p_out7 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out7,
        p_out7_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out7_ap_vld,
        p_out8 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out8,
        p_out8_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out8_ap_vld,
        p_out9 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out9,
        p_out9_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out9_ap_vld,
        p_out10 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out10,
        p_out10_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out10_ap_vld,
        p_out11 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out11,
        p_out11_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out11_ap_vld,
        p_out12 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out12,
        p_out12_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out12_ap_vld,
        p_out13 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out13,
        p_out13_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out13_ap_vld,
        p_out14 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out14,
        p_out14_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out14_ap_vld,
        p_out15 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out15,
        p_out15_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out15_ap_vld,
        p_out16 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out16,
        p_out16_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out16_ap_vld,
        p_out17 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out17,
        p_out17_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out17_ap_vld,
        p_out18 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out18,
        p_out18_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out18_ap_vld,
        p_out19 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out19,
        p_out19_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out19_ap_vld,
        p_out20 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out20,
        p_out20_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out20_ap_vld,
        p_out21 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out21,
        p_out21_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out21_ap_vld,
        p_out22 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out22,
        p_out22_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out22_ap_vld,
        p_out23 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out23,
        p_out23_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out23_ap_vld,
        p_out24 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out24,
        p_out24_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out24_ap_vld,
        p_out25 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out25,
        p_out25_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out25_ap_vld,
        p_out26 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out26,
        p_out26_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out26_ap_vld,
        p_out27 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out27,
        p_out27_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out27_ap_vld,
        p_out28 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out28,
        p_out28_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out28_ap_vld,
        p_out29 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out29,
        p_out29_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out29_ap_vld,
        p_out30 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out30,
        p_out30_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out30_ap_vld,
        p_out31 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out31,
        p_out31_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out31_ap_vld,
        p_out32 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out32,
        p_out32_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out32_ap_vld,
        p_out33 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out33,
        p_out33_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out33_ap_vld,
        p_out34 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out34,
        p_out34_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out34_ap_vld,
        p_out35 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out35,
        p_out35_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out35_ap_vld,
        p_out36 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out36,
        p_out36_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out36_ap_vld,
        p_out37 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out37,
        p_out37_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out37_ap_vld,
        p_out38 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out38,
        p_out38_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out38_ap_vld,
        p_out39 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out39,
        p_out39_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out39_ap_vld,
        p_out40 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out40,
        p_out40_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out40_ap_vld,
        p_out41 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out41,
        p_out41_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out41_ap_vld,
        p_out42 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out42,
        p_out42_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out42_ap_vld,
        p_out43 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out43,
        p_out43_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out43_ap_vld,
        p_out44 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out44,
        p_out44_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out44_ap_vld,
        p_out45 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out45,
        p_out45_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out45_ap_vld,
        p_out46 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out46,
        p_out46_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out46_ap_vld,
        p_out47 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out47,
        p_out47_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out47_ap_vld,
        p_out48 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out48,
        p_out48_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out48_ap_vld,
        p_out49 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out49,
        p_out49_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out49_ap_vld,
        p_out50 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out50,
        p_out50_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out50_ap_vld,
        p_out51 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out51,
        p_out51_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out51_ap_vld,
        p_out52 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out52,
        p_out52_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out52_ap_vld,
        p_out53 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out53,
        p_out53_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out53_ap_vld,
        p_out54 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out54,
        p_out54_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out54_ap_vld,
        p_out55 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out55,
        p_out55_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out55_ap_vld,
        p_out56 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out56,
        p_out56_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out56_ap_vld,
        p_out57 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out57,
        p_out57_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out57_ap_vld,
        p_out58 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out58,
        p_out58_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out58_ap_vld,
        p_out59 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out59,
        p_out59_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out59_ap_vld,
        p_out60 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out60,
        p_out60_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out60_ap_vld,
        p_out61 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out61,
        p_out61_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out61_ap_vld,
        p_out62 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out62,
        p_out62_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out62_ap_vld,
        p_out63 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out63,
        p_out63_ap_vld => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out63_ap_vld,
        grp_fmaxf_fu_2954_p_din1 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_grp_fmaxf_fu_2954_p_din1,
        grp_fmaxf_fu_2954_p_din2 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_grp_fmaxf_fu_2954_p_din2,
        grp_fmaxf_fu_2954_p_dout0 => grp_fmaxf_fu_2954_ap_return,
        grp_fmaxf_fu_2954_p_ready => grp_fmaxf_fu_2954_ap_ready,
        grp_fmaxf_fu_2960_p_din1 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_grp_fmaxf_fu_2960_p_din1,
        grp_fmaxf_fu_2960_p_din2 => grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_grp_fmaxf_fu_2960_p_din2,
        grp_fmaxf_fu_2960_p_dout0 => grp_fmaxf_fu_2960_ap_return,
        grp_fmaxf_fu_2960_p_ready => grp_fmaxf_fu_2960_ap_ready);

    grp_fmaxf_fu_2954 : component activation_accelerator_fmaxf
    port map (
        ap_ready => grp_fmaxf_fu_2954_ap_ready,
        x => grp_fmaxf_fu_2954_x,
        y => grp_fmaxf_fu_2954_y,
        ap_return => grp_fmaxf_fu_2954_ap_return);

    grp_fmaxf_fu_2960 : component activation_accelerator_fmaxf
    port map (
        ap_ready => grp_fmaxf_fu_2960_ap_ready,
        x => grp_fmaxf_fu_2960_x,
        y => grp_fmaxf_fu_2960_y,
        ap_return => grp_fmaxf_fu_2960_ap_return);

    grp_bf16add_fast_fu_2967 : component activation_accelerator_bf16add_fast
    port map (
        ap_ready => grp_bf16add_fast_fu_2967_ap_ready,
        a_bits => grp_bf16add_fast_fu_2967_a_bits,
        ap_return => grp_bf16add_fast_fu_2967_ap_return);

    grp_bf16add_fast_fu_2973 : component activation_accelerator_bf16add_fast
    port map (
        ap_ready => grp_bf16add_fast_fu_2973_ap_ready,
        a_bits => grp_bf16add_fast_fu_2967_ap_return,
        ap_return => grp_bf16add_fast_fu_2973_ap_return);

    grp_bf16add_fast_fu_2979 : component activation_accelerator_bf16add_fast
    port map (
        ap_ready => grp_bf16add_fast_fu_2979_ap_ready,
        a_bits => grp_bf16add_fast_fu_2973_ap_return,
        ap_return => grp_bf16add_fast_fu_2979_ap_return);

    grp_bf16add_fast_fu_2985 : component activation_accelerator_bf16add_fast
    port map (
        ap_ready => grp_bf16add_fast_fu_2985_ap_ready,
        a_bits => grp_bf16add_fast_fu_2979_ap_return,
        ap_return => grp_bf16add_fast_fu_2985_ap_return);

    grp_bf16add_fast_fu_2991 : component activation_accelerator_bf16add_fast
    port map (
        ap_ready => grp_bf16add_fast_fu_2991_ap_ready,
        a_bits => grp_bf16add_fast_fu_2985_ap_return,
        ap_return => grp_bf16add_fast_fu_2991_ap_return);

    grp_bf16add_fast_fu_2997 : component activation_accelerator_bf16add_fast
    port map (
        ap_ready => grp_bf16add_fast_fu_2997_ap_ready,
        a_bits => grp_bf16add_fast_fu_2991_ap_return,
        ap_return => grp_bf16add_fast_fu_2997_ap_return);

    sum_bf16_to_f32_fu_3003 : component activation_accelerator_bf16_to_f32
    port map (
        ap_ready => sum_bf16_to_f32_fu_3003_ap_ready,
        b => reg_3397,
        ap_return => sum_bf16_to_f32_fu_3003_ap_return);

    grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008 : component activation_accelerator_float_safe_softmax3_64_Pipeline_exp_and_bucket
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_ap_start,
        ap_done => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_ap_done,
        ap_idle => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_ap_idle,
        ap_ready => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_ap_ready,
        exp_x_27_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_27_address0,
        exp_x_27_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_27_ce0,
        exp_x_27_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_27_we0,
        exp_x_27_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_27_d0,
        exp_x_27_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_27_address1,
        exp_x_27_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_27_ce1,
        exp_x_27_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_27_we1,
        exp_x_27_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_27_d1,
        exp_x_43_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_43_address0,
        exp_x_43_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_43_ce0,
        exp_x_43_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_43_we0,
        exp_x_43_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_43_d0,
        exp_x_43_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_43_address1,
        exp_x_43_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_43_ce1,
        exp_x_43_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_43_we1,
        exp_x_43_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_43_d1,
        exp_x_59_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_59_address0,
        exp_x_59_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_59_ce0,
        exp_x_59_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_59_we0,
        exp_x_59_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_59_d0,
        exp_x_59_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_59_address1,
        exp_x_59_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_59_ce1,
        exp_x_59_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_59_we1,
        exp_x_59_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_59_d1,
        exp_x_11_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_11_address0,
        exp_x_11_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_11_ce0,
        exp_x_11_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_11_we0,
        exp_x_11_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_11_d0,
        exp_x_11_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_11_address1,
        exp_x_11_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_11_ce1,
        exp_x_11_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_11_we1,
        exp_x_11_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_11_d1,
        exp_x_47_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_47_address0,
        exp_x_47_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_47_ce0,
        exp_x_47_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_47_we0,
        exp_x_47_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_47_d0,
        exp_x_47_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_47_address1,
        exp_x_47_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_47_ce1,
        exp_x_47_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_47_we1,
        exp_x_47_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_47_d1,
        exp_x_35_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_35_address0,
        exp_x_35_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_35_ce0,
        exp_x_35_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_35_we0,
        exp_x_35_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_35_d0,
        exp_x_35_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_35_address1,
        exp_x_35_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_35_ce1,
        exp_x_35_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_35_we1,
        exp_x_35_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_35_d1,
        exp_x_23_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_23_address0,
        exp_x_23_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_23_ce0,
        exp_x_23_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_23_we0,
        exp_x_23_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_23_d0,
        exp_x_23_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_23_address1,
        exp_x_23_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_23_ce1,
        exp_x_23_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_23_we1,
        exp_x_23_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_23_d1,
        exp_x_26_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_26_address0,
        exp_x_26_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_26_ce0,
        exp_x_26_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_26_we0,
        exp_x_26_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_26_d0,
        exp_x_26_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_26_address1,
        exp_x_26_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_26_ce1,
        exp_x_26_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_26_we1,
        exp_x_26_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_26_d1,
        exp_x_42_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_42_address0,
        exp_x_42_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_42_ce0,
        exp_x_42_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_42_we0,
        exp_x_42_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_42_d0,
        exp_x_42_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_42_address1,
        exp_x_42_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_42_ce1,
        exp_x_42_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_42_we1,
        exp_x_42_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_42_d1,
        exp_x_58_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_58_address0,
        exp_x_58_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_58_ce0,
        exp_x_58_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_58_we0,
        exp_x_58_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_58_d0,
        exp_x_58_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_58_address1,
        exp_x_58_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_58_ce1,
        exp_x_58_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_58_we1,
        exp_x_58_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_58_d1,
        exp_x_10_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_10_address0,
        exp_x_10_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_10_ce0,
        exp_x_10_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_10_we0,
        exp_x_10_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_10_d0,
        exp_x_10_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_10_address1,
        exp_x_10_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_10_ce1,
        exp_x_10_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_10_we1,
        exp_x_10_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_10_d1,
        exp_x_46_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_46_address0,
        exp_x_46_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_46_ce0,
        exp_x_46_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_46_we0,
        exp_x_46_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_46_d0,
        exp_x_46_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_46_address1,
        exp_x_46_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_46_ce1,
        exp_x_46_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_46_we1,
        exp_x_46_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_46_d1,
        exp_x_34_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_34_address0,
        exp_x_34_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_34_ce0,
        exp_x_34_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_34_we0,
        exp_x_34_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_34_d0,
        exp_x_34_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_34_address1,
        exp_x_34_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_34_ce1,
        exp_x_34_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_34_we1,
        exp_x_34_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_34_d1,
        exp_x_22_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_22_address0,
        exp_x_22_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_22_ce0,
        exp_x_22_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_22_we0,
        exp_x_22_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_22_d0,
        exp_x_22_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_22_address1,
        exp_x_22_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_22_ce1,
        exp_x_22_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_22_we1,
        exp_x_22_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_22_d1,
        exp_x_25_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_25_address0,
        exp_x_25_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_25_ce0,
        exp_x_25_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_25_we0,
        exp_x_25_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_25_d0,
        exp_x_25_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_25_address1,
        exp_x_25_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_25_ce1,
        exp_x_25_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_25_we1,
        exp_x_25_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_25_d1,
        exp_x_41_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_41_address0,
        exp_x_41_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_41_ce0,
        exp_x_41_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_41_we0,
        exp_x_41_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_41_d0,
        exp_x_41_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_41_address1,
        exp_x_41_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_41_ce1,
        exp_x_41_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_41_we1,
        exp_x_41_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_41_d1,
        exp_x_57_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_57_address0,
        exp_x_57_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_57_ce0,
        exp_x_57_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_57_we0,
        exp_x_57_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_57_d0,
        exp_x_57_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_57_address1,
        exp_x_57_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_57_ce1,
        exp_x_57_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_57_we1,
        exp_x_57_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_57_d1,
        exp_x_9_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_9_address0,
        exp_x_9_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_9_ce0,
        exp_x_9_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_9_we0,
        exp_x_9_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_9_d0,
        exp_x_9_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_9_address1,
        exp_x_9_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_9_ce1,
        exp_x_9_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_9_we1,
        exp_x_9_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_9_d1,
        exp_x_45_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_45_address0,
        exp_x_45_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_45_ce0,
        exp_x_45_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_45_we0,
        exp_x_45_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_45_d0,
        exp_x_45_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_45_address1,
        exp_x_45_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_45_ce1,
        exp_x_45_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_45_we1,
        exp_x_45_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_45_d1,
        exp_x_33_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_33_address0,
        exp_x_33_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_33_ce0,
        exp_x_33_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_33_we0,
        exp_x_33_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_33_d0,
        exp_x_33_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_33_address1,
        exp_x_33_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_33_ce1,
        exp_x_33_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_33_we1,
        exp_x_33_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_33_d1,
        exp_x_21_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_21_address0,
        exp_x_21_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_21_ce0,
        exp_x_21_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_21_we0,
        exp_x_21_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_21_d0,
        exp_x_21_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_21_address1,
        exp_x_21_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_21_ce1,
        exp_x_21_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_21_we1,
        exp_x_21_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_21_d1,
        exp_x_24_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_24_address0,
        exp_x_24_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_24_ce0,
        exp_x_24_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_24_we0,
        exp_x_24_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_24_d0,
        exp_x_24_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_24_address1,
        exp_x_24_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_24_ce1,
        exp_x_24_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_24_we1,
        exp_x_24_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_24_d1,
        exp_x_40_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_40_address0,
        exp_x_40_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_40_ce0,
        exp_x_40_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_40_we0,
        exp_x_40_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_40_d0,
        exp_x_40_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_40_address1,
        exp_x_40_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_40_ce1,
        exp_x_40_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_40_we1,
        exp_x_40_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_40_d1,
        exp_x_56_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_56_address0,
        exp_x_56_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_56_ce0,
        exp_x_56_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_56_we0,
        exp_x_56_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_56_d0,
        exp_x_56_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_56_address1,
        exp_x_56_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_56_ce1,
        exp_x_56_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_56_we1,
        exp_x_56_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_56_d1,
        exp_x_8_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_8_address0,
        exp_x_8_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_8_ce0,
        exp_x_8_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_8_we0,
        exp_x_8_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_8_d0,
        exp_x_8_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_8_address1,
        exp_x_8_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_8_ce1,
        exp_x_8_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_8_we1,
        exp_x_8_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_8_d1,
        exp_x_44_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_44_address0,
        exp_x_44_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_44_ce0,
        exp_x_44_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_44_we0,
        exp_x_44_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_44_d0,
        exp_x_44_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_44_address1,
        exp_x_44_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_44_ce1,
        exp_x_44_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_44_we1,
        exp_x_44_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_44_d1,
        exp_x_32_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_32_address0,
        exp_x_32_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_32_ce0,
        exp_x_32_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_32_we0,
        exp_x_32_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_32_d0,
        exp_x_32_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_32_address1,
        exp_x_32_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_32_ce1,
        exp_x_32_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_32_we1,
        exp_x_32_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_32_d1,
        exp_x_20_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_20_address0,
        exp_x_20_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_20_ce0,
        exp_x_20_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_20_we0,
        exp_x_20_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_20_d0,
        exp_x_20_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_20_address1,
        exp_x_20_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_20_ce1,
        exp_x_20_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_20_we1,
        exp_x_20_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_20_d1,
        exp_x_39_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_39_address0,
        exp_x_39_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_39_ce0,
        exp_x_39_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_39_we0,
        exp_x_39_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_39_d0,
        exp_x_39_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_39_address1,
        exp_x_39_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_39_ce1,
        exp_x_39_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_39_we1,
        exp_x_39_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_39_d1,
        exp_x_55_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_55_address0,
        exp_x_55_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_55_ce0,
        exp_x_55_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_55_we0,
        exp_x_55_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_55_d0,
        exp_x_55_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_55_address1,
        exp_x_55_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_55_ce1,
        exp_x_55_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_55_we1,
        exp_x_55_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_55_d1,
        exp_x_7_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_7_address0,
        exp_x_7_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_7_ce0,
        exp_x_7_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_7_we0,
        exp_x_7_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_7_d0,
        exp_x_7_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_7_address1,
        exp_x_7_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_7_ce1,
        exp_x_7_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_7_we1,
        exp_x_7_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_7_d1,
        exp_x_31_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_31_address0,
        exp_x_31_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_31_ce0,
        exp_x_31_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_31_we0,
        exp_x_31_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_31_d0,
        exp_x_31_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_31_address1,
        exp_x_31_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_31_ce1,
        exp_x_31_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_31_we1,
        exp_x_31_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_31_d1,
        exp_x_19_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_19_address0,
        exp_x_19_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_19_ce0,
        exp_x_19_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_19_we0,
        exp_x_19_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_19_d0,
        exp_x_19_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_19_address1,
        exp_x_19_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_19_ce1,
        exp_x_19_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_19_we1,
        exp_x_19_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_19_d1,
        exp_x_38_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_38_address0,
        exp_x_38_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_38_ce0,
        exp_x_38_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_38_we0,
        exp_x_38_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_38_d0,
        exp_x_38_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_38_address1,
        exp_x_38_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_38_ce1,
        exp_x_38_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_38_we1,
        exp_x_38_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_38_d1,
        exp_x_54_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_54_address0,
        exp_x_54_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_54_ce0,
        exp_x_54_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_54_we0,
        exp_x_54_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_54_d0,
        exp_x_54_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_54_address1,
        exp_x_54_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_54_ce1,
        exp_x_54_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_54_we1,
        exp_x_54_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_54_d1,
        exp_x_6_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_6_address0,
        exp_x_6_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_6_ce0,
        exp_x_6_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_6_we0,
        exp_x_6_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_6_d0,
        exp_x_6_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_6_address1,
        exp_x_6_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_6_ce1,
        exp_x_6_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_6_we1,
        exp_x_6_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_6_d1,
        exp_x_30_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_30_address0,
        exp_x_30_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_30_ce0,
        exp_x_30_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_30_we0,
        exp_x_30_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_30_d0,
        exp_x_30_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_30_address1,
        exp_x_30_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_30_ce1,
        exp_x_30_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_30_we1,
        exp_x_30_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_30_d1,
        exp_x_18_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_18_address0,
        exp_x_18_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_18_ce0,
        exp_x_18_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_18_we0,
        exp_x_18_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_18_d0,
        exp_x_18_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_18_address1,
        exp_x_18_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_18_ce1,
        exp_x_18_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_18_we1,
        exp_x_18_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_18_d1,
        exp_x_37_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_37_address0,
        exp_x_37_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_37_ce0,
        exp_x_37_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_37_we0,
        exp_x_37_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_37_d0,
        exp_x_37_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_37_address1,
        exp_x_37_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_37_ce1,
        exp_x_37_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_37_we1,
        exp_x_37_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_37_d1,
        exp_x_53_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_53_address0,
        exp_x_53_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_53_ce0,
        exp_x_53_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_53_we0,
        exp_x_53_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_53_d0,
        exp_x_53_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_53_address1,
        exp_x_53_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_53_ce1,
        exp_x_53_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_53_we1,
        exp_x_53_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_53_d1,
        exp_x_5_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_5_address0,
        exp_x_5_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_5_ce0,
        exp_x_5_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_5_we0,
        exp_x_5_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_5_d0,
        exp_x_5_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_5_address1,
        exp_x_5_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_5_ce1,
        exp_x_5_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_5_we1,
        exp_x_5_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_5_d1,
        exp_x_29_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_29_address0,
        exp_x_29_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_29_ce0,
        exp_x_29_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_29_we0,
        exp_x_29_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_29_d0,
        exp_x_29_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_29_address1,
        exp_x_29_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_29_ce1,
        exp_x_29_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_29_we1,
        exp_x_29_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_29_d1,
        exp_x_17_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_17_address0,
        exp_x_17_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_17_ce0,
        exp_x_17_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_17_we0,
        exp_x_17_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_17_d0,
        exp_x_17_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_17_address1,
        exp_x_17_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_17_ce1,
        exp_x_17_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_17_we1,
        exp_x_17_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_17_d1,
        exp_x_36_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_36_address0,
        exp_x_36_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_36_ce0,
        exp_x_36_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_36_we0,
        exp_x_36_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_36_d0,
        exp_x_36_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_36_address1,
        exp_x_36_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_36_ce1,
        exp_x_36_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_36_we1,
        exp_x_36_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_36_d1,
        exp_x_52_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_52_address0,
        exp_x_52_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_52_ce0,
        exp_x_52_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_52_we0,
        exp_x_52_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_52_d0,
        exp_x_52_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_52_address1,
        exp_x_52_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_52_ce1,
        exp_x_52_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_52_we1,
        exp_x_52_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_52_d1,
        exp_x_4_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_4_address0,
        exp_x_4_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_4_ce0,
        exp_x_4_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_4_we0,
        exp_x_4_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_4_d0,
        exp_x_4_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_4_address1,
        exp_x_4_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_4_ce1,
        exp_x_4_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_4_we1,
        exp_x_4_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_4_d1,
        exp_x_28_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_28_address0,
        exp_x_28_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_28_ce0,
        exp_x_28_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_28_we0,
        exp_x_28_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_28_d0,
        exp_x_28_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_28_address1,
        exp_x_28_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_28_ce1,
        exp_x_28_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_28_we1,
        exp_x_28_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_28_d1,
        exp_x_16_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_16_address0,
        exp_x_16_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_16_ce0,
        exp_x_16_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_16_we0,
        exp_x_16_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_16_d0,
        exp_x_16_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_16_address1,
        exp_x_16_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_16_ce1,
        exp_x_16_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_16_we1,
        exp_x_16_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_16_d1,
        exp_x_51_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_51_address0,
        exp_x_51_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_51_ce0,
        exp_x_51_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_51_we0,
        exp_x_51_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_51_d0,
        exp_x_51_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_51_address1,
        exp_x_51_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_51_ce1,
        exp_x_51_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_51_we1,
        exp_x_51_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_51_d1,
        exp_x_3_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_3_address0,
        exp_x_3_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_3_ce0,
        exp_x_3_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_3_we0,
        exp_x_3_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_3_d0,
        exp_x_3_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_3_address1,
        exp_x_3_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_3_ce1,
        exp_x_3_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_3_we1,
        exp_x_3_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_3_d1,
        exp_x_15_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_15_address0,
        exp_x_15_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_15_ce0,
        exp_x_15_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_15_we0,
        exp_x_15_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_15_d0,
        exp_x_15_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_15_address1,
        exp_x_15_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_15_ce1,
        exp_x_15_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_15_we1,
        exp_x_15_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_15_d1,
        exp_x_50_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_50_address0,
        exp_x_50_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_50_ce0,
        exp_x_50_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_50_we0,
        exp_x_50_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_50_d0,
        exp_x_50_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_50_address1,
        exp_x_50_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_50_ce1,
        exp_x_50_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_50_we1,
        exp_x_50_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_50_d1,
        exp_x_2_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_2_address0,
        exp_x_2_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_2_ce0,
        exp_x_2_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_2_we0,
        exp_x_2_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_2_d0,
        exp_x_2_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_2_address1,
        exp_x_2_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_2_ce1,
        exp_x_2_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_2_we1,
        exp_x_2_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_2_d1,
        exp_x_14_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_14_address0,
        exp_x_14_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_14_ce0,
        exp_x_14_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_14_we0,
        exp_x_14_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_14_d0,
        exp_x_14_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_14_address1,
        exp_x_14_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_14_ce1,
        exp_x_14_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_14_we1,
        exp_x_14_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_14_d1,
        exp_x_49_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_49_address0,
        exp_x_49_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_49_ce0,
        exp_x_49_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_49_we0,
        exp_x_49_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_49_d0,
        exp_x_49_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_49_address1,
        exp_x_49_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_49_ce1,
        exp_x_49_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_49_we1,
        exp_x_49_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_49_d1,
        exp_x_1_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_1_address0,
        exp_x_1_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_1_ce0,
        exp_x_1_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_1_we0,
        exp_x_1_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_1_d0,
        exp_x_1_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_1_address1,
        exp_x_1_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_1_ce1,
        exp_x_1_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_1_we1,
        exp_x_1_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_1_d1,
        exp_x_13_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_13_address0,
        exp_x_13_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_13_ce0,
        exp_x_13_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_13_we0,
        exp_x_13_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_13_d0,
        exp_x_13_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_13_address1,
        exp_x_13_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_13_ce1,
        exp_x_13_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_13_we1,
        exp_x_13_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_13_d1,
        exp_x_48_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_48_address0,
        exp_x_48_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_48_ce0,
        exp_x_48_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_48_we0,
        exp_x_48_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_48_d0,
        exp_x_48_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_48_address1,
        exp_x_48_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_48_ce1,
        exp_x_48_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_48_we1,
        exp_x_48_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_48_d1,
        exp_x_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_address0,
        exp_x_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_ce0,
        exp_x_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_we0,
        exp_x_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_d0,
        exp_x_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_address1,
        exp_x_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_ce1,
        exp_x_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_we1,
        exp_x_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_d1,
        exp_x_12_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_12_address0,
        exp_x_12_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_12_ce0,
        exp_x_12_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_12_we0,
        exp_x_12_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_12_d0,
        exp_x_12_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_12_address1,
        exp_x_12_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_12_ce1,
        exp_x_12_we1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_12_we1,
        exp_x_12_d1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_12_d1,
        max_val_63 => reg_3391,
        exp_x_60_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_60_address0,
        exp_x_60_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_60_ce0,
        exp_x_60_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_60_we0,
        exp_x_60_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_60_d0,
        x_0_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address0,
        x_0_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce0,
        x_0_q0 => x_0_q0,
        x_0_address1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address1,
        x_0_ce1 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce1,
        x_0_q1 => x_0_q1,
        x_0_address2 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address2,
        x_0_ce2 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce2,
        x_0_q2 => x_0_q2,
        x_0_address3 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address3,
        x_0_ce3 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce3,
        x_0_q3 => x_0_q3,
        x_0_address4 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address4,
        x_0_ce4 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce4,
        x_0_q4 => x_0_q4,
        x_0_address5 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address5,
        x_0_ce5 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce5,
        x_0_q5 => x_0_q5,
        x_0_address6 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address6,
        x_0_ce6 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce6,
        x_0_q6 => x_0_q6,
        x_0_address7 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address7,
        x_0_ce7 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce7,
        x_0_q7 => x_0_q7,
        x_0_address8 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address8,
        x_0_ce8 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce8,
        x_0_q8 => x_0_q8,
        x_0_address9 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address9,
        x_0_ce9 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce9,
        x_0_q9 => x_0_q9,
        x_0_address10 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address10,
        x_0_ce10 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce10,
        x_0_q10 => x_0_q10,
        x_0_address11 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address11,
        x_0_ce11 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce11,
        x_0_q11 => x_0_q11,
        x_0_address12 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address12,
        x_0_ce12 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce12,
        x_0_q12 => x_0_q12,
        x_0_address13 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address13,
        x_0_ce13 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce13,
        x_0_q13 => x_0_q13,
        x_0_address14 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address14,
        x_0_ce14 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce14,
        x_0_q14 => x_0_q14,
        x_0_address15 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address15,
        x_0_ce15 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce15,
        x_0_q15 => x_0_q15,
        x_0_address16 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address16,
        x_0_ce16 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce16,
        x_0_q16 => x_0_q16,
        exp_x_61_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_61_address0,
        exp_x_61_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_61_ce0,
        exp_x_61_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_61_we0,
        exp_x_61_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_61_d0,
        exp_x_62_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_62_address0,
        exp_x_62_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_62_ce0,
        exp_x_62_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_62_we0,
        exp_x_62_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_62_d0,
        exp_x_63_address0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_63_address0,
        exp_x_63_ce0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_63_ce0,
        exp_x_63_we0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_63_we0,
        exp_x_63_d0 => grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_63_d0);

    grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080 : component activation_accelerator_float_safe_softmax3_64_Pipeline_step_loop69
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_ap_start,
        ap_done => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_ap_done,
        ap_idle => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_ap_idle,
        ap_ready => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_ap_ready,
        exp_x_load => exp_x_load_reg_5381,
        exp_x_1_load => exp_x_1_load_reg_5386,
        exp_x_2_load => exp_x_2_load_reg_5391,
        exp_x_3_load => exp_x_3_load_reg_5396,
        exp_x_4_load => exp_x_4_load_reg_5401,
        exp_x_5_load => exp_x_5_load_reg_5406,
        exp_x_6_load => exp_x_6_load_reg_5411,
        exp_x_7_load => exp_x_7_load_reg_5416,
        exp_x_8_load => exp_x_8_load_reg_5421,
        exp_x_9_load => exp_x_9_load_reg_5426,
        exp_x_10_load => exp_x_10_load_reg_5431,
        exp_x_11_load => exp_x_11_load_reg_5436,
        inv_sum => inv_sum_reg_6406,
        exp_x_12_load => exp_x_12_load_reg_5866,
        exp_x_13_load => exp_x_13_load_reg_5871,
        exp_x_14_load => exp_x_14_load_reg_5876,
        exp_x_15_load => exp_x_15_load_reg_5881,
        exp_x_16_load => exp_x_16_load_reg_4721,
        exp_x_17_load => exp_x_17_load_reg_4726,
        exp_x_18_load => exp_x_18_load_reg_4731,
        exp_x_19_load => exp_x_19_load_reg_4736,
        exp_x_20_load => exp_x_20_load_reg_4741,
        exp_x_21_load => exp_x_21_load_reg_4746,
        exp_x_22_load => exp_x_22_load_reg_4751,
        exp_x_23_load => exp_x_23_load_reg_4756,
        exp_x_24_load => exp_x_24_load_reg_4761,
        exp_x_25_load => exp_x_25_load_reg_4766,
        exp_x_26_load => exp_x_26_load_reg_4771,
        exp_x_27_load => exp_x_27_load_reg_4776,
        exp_x_28_load => exp_x_28_load_reg_5886,
        exp_x_29_load => exp_x_29_load_reg_5891,
        exp_x_30_load => exp_x_30_load_reg_5896,
        exp_x_31_load => exp_x_31_load_reg_5901,
        exp_x_32_load => exp_x_32_load_reg_4781,
        exp_x_33_load => exp_x_33_load_reg_4786,
        exp_x_34_load => exp_x_34_load_reg_4791,
        exp_x_35_load => exp_x_35_load_reg_4796,
        exp_x_36_load => exp_x_36_load_reg_4801,
        exp_x_37_load => exp_x_37_load_reg_4806,
        exp_x_38_load => exp_x_38_load_reg_4811,
        exp_x_39_load => exp_x_39_load_reg_4816,
        exp_x_40_load => exp_x_40_load_reg_4821,
        exp_x_41_load => exp_x_41_load_reg_4826,
        exp_x_42_load => exp_x_42_load_reg_4831,
        exp_x_43_load => exp_x_43_load_reg_4836,
        exp_x_44_load => exp_x_44_load_reg_5906,
        exp_x_45_load => exp_x_45_load_reg_5911,
        exp_x_46_load => exp_x_46_load_reg_5916,
        exp_x_47_load => exp_x_47_load_reg_5921,
        exp_x_48_load => exp_x_48_load_reg_5441,
        exp_x_49_load => exp_x_49_load_reg_5446,
        exp_x_50_load => exp_x_50_load_reg_5451,
        exp_x_51_load => exp_x_51_load_reg_5456,
        exp_x_52_load => exp_x_52_load_reg_5461,
        exp_x_53_load => exp_x_53_load_reg_5466,
        exp_x_54_load => exp_x_54_load_reg_5471,
        exp_x_55_load => exp_x_55_load_reg_5476,
        exp_x_56_load => exp_x_56_load_reg_5481,
        exp_x_57_load => exp_x_57_load_reg_5486,
        exp_x_58_load => exp_x_58_load_reg_5491,
        exp_x_59_load => exp_x_59_load_reg_5496,
        exp_x_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_address0,
        exp_x_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_ce0,
        exp_x_q0 => exp_x_q0,
        exp_x_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_address1,
        exp_x_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_ce1,
        exp_x_q1 => exp_x_q1,
        exp_x_1_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_1_address0,
        exp_x_1_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_1_ce0,
        exp_x_1_q0 => exp_x_1_q0,
        exp_x_1_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_1_address1,
        exp_x_1_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_1_ce1,
        exp_x_1_q1 => exp_x_1_q1,
        exp_x_2_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_2_address0,
        exp_x_2_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_2_ce0,
        exp_x_2_q0 => exp_x_2_q0,
        exp_x_2_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_2_address1,
        exp_x_2_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_2_ce1,
        exp_x_2_q1 => exp_x_2_q1,
        exp_x_3_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_3_address0,
        exp_x_3_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_3_ce0,
        exp_x_3_q0 => exp_x_3_q0,
        exp_x_3_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_3_address1,
        exp_x_3_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_3_ce1,
        exp_x_3_q1 => exp_x_3_q1,
        exp_x_4_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_4_address0,
        exp_x_4_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_4_ce0,
        exp_x_4_q0 => exp_x_4_q0,
        exp_x_4_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_4_address1,
        exp_x_4_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_4_ce1,
        exp_x_4_q1 => exp_x_4_q1,
        exp_x_5_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_5_address0,
        exp_x_5_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_5_ce0,
        exp_x_5_q0 => exp_x_5_q0,
        exp_x_5_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_5_address1,
        exp_x_5_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_5_ce1,
        exp_x_5_q1 => exp_x_5_q1,
        exp_x_6_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_6_address0,
        exp_x_6_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_6_ce0,
        exp_x_6_q0 => exp_x_6_q0,
        exp_x_6_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_6_address1,
        exp_x_6_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_6_ce1,
        exp_x_6_q1 => exp_x_6_q1,
        exp_x_7_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_7_address0,
        exp_x_7_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_7_ce0,
        exp_x_7_q0 => exp_x_7_q0,
        exp_x_7_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_7_address1,
        exp_x_7_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_7_ce1,
        exp_x_7_q1 => exp_x_7_q1,
        exp_x_60_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_60_address0,
        exp_x_60_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_60_ce0,
        exp_x_60_q0 => exp_x_60_q0,
        exp_x_60_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_60_address1,
        exp_x_60_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_60_ce1,
        exp_x_60_q1 => exp_x_60_q1,
        exp_x_61_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_61_address0,
        exp_x_61_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_61_ce0,
        exp_x_61_q0 => exp_x_61_q0,
        exp_x_61_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_61_address1,
        exp_x_61_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_61_ce1,
        exp_x_61_q1 => exp_x_61_q1,
        exp_x_62_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_62_address0,
        exp_x_62_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_62_ce0,
        exp_x_62_q0 => exp_x_62_q0,
        exp_x_62_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_62_address1,
        exp_x_62_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_62_ce1,
        exp_x_62_q1 => exp_x_62_q1,
        exp_x_63_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_63_address0,
        exp_x_63_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_63_ce0,
        exp_x_63_q0 => exp_x_63_q0,
        exp_x_63_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_63_address1,
        exp_x_63_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_63_ce1,
        exp_x_63_q1 => exp_x_63_q1,
        exp_x_8_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_8_address0,
        exp_x_8_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_8_ce0,
        exp_x_8_q0 => exp_x_8_q0,
        exp_x_8_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_8_address1,
        exp_x_8_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_8_ce1,
        exp_x_8_q1 => exp_x_8_q1,
        exp_x_9_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_9_address0,
        exp_x_9_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_9_ce0,
        exp_x_9_q0 => exp_x_9_q0,
        exp_x_9_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_9_address1,
        exp_x_9_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_9_ce1,
        exp_x_9_q1 => exp_x_9_q1,
        exp_x_10_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_10_address0,
        exp_x_10_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_10_ce0,
        exp_x_10_q0 => exp_x_10_q0,
        exp_x_10_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_10_address1,
        exp_x_10_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_10_ce1,
        exp_x_10_q1 => exp_x_10_q1,
        exp_x_11_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_11_address0,
        exp_x_11_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_11_ce0,
        exp_x_11_q0 => exp_x_11_q0,
        exp_x_11_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_11_address1,
        exp_x_11_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_11_ce1,
        exp_x_11_q1 => exp_x_11_q1,
        exp_x_12_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_12_address0,
        exp_x_12_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_12_ce0,
        exp_x_12_q0 => exp_x_12_q0,
        exp_x_12_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_12_address1,
        exp_x_12_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_12_ce1,
        exp_x_12_q1 => exp_x_12_q1,
        exp_x_13_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_13_address0,
        exp_x_13_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_13_ce0,
        exp_x_13_q0 => exp_x_13_q0,
        exp_x_13_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_13_address1,
        exp_x_13_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_13_ce1,
        exp_x_13_q1 => exp_x_13_q1,
        exp_x_14_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_14_address0,
        exp_x_14_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_14_ce0,
        exp_x_14_q0 => exp_x_14_q0,
        exp_x_14_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_14_address1,
        exp_x_14_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_14_ce1,
        exp_x_14_q1 => exp_x_14_q1,
        exp_x_15_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_15_address0,
        exp_x_15_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_15_ce0,
        exp_x_15_q0 => exp_x_15_q0,
        exp_x_15_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_15_address1,
        exp_x_15_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_15_ce1,
        exp_x_15_q1 => exp_x_15_q1,
        exp_x_16_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_16_address0,
        exp_x_16_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_16_ce0,
        exp_x_16_q0 => exp_x_16_q0,
        exp_x_16_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_16_address1,
        exp_x_16_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_16_ce1,
        exp_x_16_q1 => exp_x_16_q1,
        exp_x_17_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_17_address0,
        exp_x_17_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_17_ce0,
        exp_x_17_q0 => exp_x_17_q0,
        exp_x_17_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_17_address1,
        exp_x_17_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_17_ce1,
        exp_x_17_q1 => exp_x_17_q1,
        exp_x_18_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_18_address0,
        exp_x_18_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_18_ce0,
        exp_x_18_q0 => exp_x_18_q0,
        exp_x_18_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_18_address1,
        exp_x_18_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_18_ce1,
        exp_x_18_q1 => exp_x_18_q1,
        exp_x_19_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_19_address0,
        exp_x_19_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_19_ce0,
        exp_x_19_q0 => exp_x_19_q0,
        exp_x_19_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_19_address1,
        exp_x_19_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_19_ce1,
        exp_x_19_q1 => exp_x_19_q1,
        exp_x_20_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_20_address0,
        exp_x_20_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_20_ce0,
        exp_x_20_q0 => exp_x_20_q0,
        exp_x_20_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_20_address1,
        exp_x_20_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_20_ce1,
        exp_x_20_q1 => exp_x_20_q1,
        exp_x_21_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_21_address0,
        exp_x_21_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_21_ce0,
        exp_x_21_q0 => exp_x_21_q0,
        exp_x_21_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_21_address1,
        exp_x_21_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_21_ce1,
        exp_x_21_q1 => exp_x_21_q1,
        exp_x_22_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_22_address0,
        exp_x_22_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_22_ce0,
        exp_x_22_q0 => exp_x_22_q0,
        exp_x_22_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_22_address1,
        exp_x_22_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_22_ce1,
        exp_x_22_q1 => exp_x_22_q1,
        exp_x_23_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_23_address0,
        exp_x_23_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_23_ce0,
        exp_x_23_q0 => exp_x_23_q0,
        exp_x_23_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_23_address1,
        exp_x_23_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_23_ce1,
        exp_x_23_q1 => exp_x_23_q1,
        exp_x_24_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_24_address0,
        exp_x_24_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_24_ce0,
        exp_x_24_q0 => exp_x_24_q0,
        exp_x_24_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_24_address1,
        exp_x_24_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_24_ce1,
        exp_x_24_q1 => exp_x_24_q1,
        exp_x_25_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_25_address0,
        exp_x_25_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_25_ce0,
        exp_x_25_q0 => exp_x_25_q0,
        exp_x_25_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_25_address1,
        exp_x_25_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_25_ce1,
        exp_x_25_q1 => exp_x_25_q1,
        exp_x_26_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_26_address0,
        exp_x_26_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_26_ce0,
        exp_x_26_q0 => exp_x_26_q0,
        exp_x_26_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_26_address1,
        exp_x_26_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_26_ce1,
        exp_x_26_q1 => exp_x_26_q1,
        exp_x_27_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_27_address0,
        exp_x_27_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_27_ce0,
        exp_x_27_q0 => exp_x_27_q0,
        exp_x_27_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_27_address1,
        exp_x_27_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_27_ce1,
        exp_x_27_q1 => exp_x_27_q1,
        exp_x_28_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_28_address0,
        exp_x_28_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_28_ce0,
        exp_x_28_q0 => exp_x_28_q0,
        exp_x_28_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_28_address1,
        exp_x_28_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_28_ce1,
        exp_x_28_q1 => exp_x_28_q1,
        exp_x_29_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_29_address0,
        exp_x_29_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_29_ce0,
        exp_x_29_q0 => exp_x_29_q0,
        exp_x_29_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_29_address1,
        exp_x_29_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_29_ce1,
        exp_x_29_q1 => exp_x_29_q1,
        exp_x_30_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_30_address0,
        exp_x_30_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_30_ce0,
        exp_x_30_q0 => exp_x_30_q0,
        exp_x_30_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_30_address1,
        exp_x_30_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_30_ce1,
        exp_x_30_q1 => exp_x_30_q1,
        exp_x_31_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_31_address0,
        exp_x_31_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_31_ce0,
        exp_x_31_q0 => exp_x_31_q0,
        exp_x_31_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_31_address1,
        exp_x_31_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_31_ce1,
        exp_x_31_q1 => exp_x_31_q1,
        exp_x_32_load_1 => exp_x_32_load_1_reg_5561,
        exp_x_33_load_1 => exp_x_33_load_1_reg_5566,
        exp_x_34_load_1 => exp_x_34_load_1_reg_5571,
        exp_x_35_load_1 => exp_x_35_load_1_reg_5576,
        exp_x_36_load_1 => exp_x_36_load_1_reg_5581,
        exp_x_37_load_1 => exp_x_37_load_1_reg_5586,
        exp_x_38_load_1 => exp_x_38_load_1_reg_5591,
        exp_x_39_load_1 => exp_x_39_load_1_reg_5596,
        exp_x_40_load_1 => exp_x_40_load_1_reg_5601,
        exp_x_41_load_1 => exp_x_41_load_1_reg_5606,
        exp_x_42_load_1 => exp_x_42_load_1_reg_5611,
        exp_x_43_load_1 => exp_x_43_load_1_reg_5616,
        exp_x_44_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_44_address0,
        exp_x_44_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_44_ce0,
        exp_x_44_q0 => exp_x_44_q0,
        exp_x_44_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_44_address1,
        exp_x_44_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_44_ce1,
        exp_x_44_q1 => exp_x_44_q1,
        exp_x_45_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_45_address0,
        exp_x_45_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_45_ce0,
        exp_x_45_q0 => exp_x_45_q0,
        exp_x_45_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_45_address1,
        exp_x_45_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_45_ce1,
        exp_x_45_q1 => exp_x_45_q1,
        exp_x_46_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_46_address0,
        exp_x_46_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_46_ce0,
        exp_x_46_q0 => exp_x_46_q0,
        exp_x_46_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_46_address1,
        exp_x_46_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_46_ce1,
        exp_x_46_q1 => exp_x_46_q1,
        exp_x_47_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_47_address0,
        exp_x_47_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_47_ce0,
        exp_x_47_q0 => exp_x_47_q0,
        exp_x_47_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_47_address1,
        exp_x_47_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_47_ce1,
        exp_x_47_q1 => exp_x_47_q1,
        exp_x_48_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_48_address0,
        exp_x_48_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_48_ce0,
        exp_x_48_q0 => exp_x_48_q0,
        exp_x_48_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_48_address1,
        exp_x_48_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_48_ce1,
        exp_x_48_q1 => exp_x_48_q1,
        exp_x_49_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_49_address0,
        exp_x_49_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_49_ce0,
        exp_x_49_q0 => exp_x_49_q0,
        exp_x_49_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_49_address1,
        exp_x_49_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_49_ce1,
        exp_x_49_q1 => exp_x_49_q1,
        exp_x_50_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_50_address0,
        exp_x_50_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_50_ce0,
        exp_x_50_q0 => exp_x_50_q0,
        exp_x_50_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_50_address1,
        exp_x_50_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_50_ce1,
        exp_x_50_q1 => exp_x_50_q1,
        exp_x_51_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_51_address0,
        exp_x_51_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_51_ce0,
        exp_x_51_q0 => exp_x_51_q0,
        exp_x_51_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_51_address1,
        exp_x_51_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_51_ce1,
        exp_x_51_q1 => exp_x_51_q1,
        exp_x_52_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_52_address0,
        exp_x_52_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_52_ce0,
        exp_x_52_q0 => exp_x_52_q0,
        exp_x_52_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_52_address1,
        exp_x_52_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_52_ce1,
        exp_x_52_q1 => exp_x_52_q1,
        exp_x_53_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_53_address0,
        exp_x_53_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_53_ce0,
        exp_x_53_q0 => exp_x_53_q0,
        exp_x_53_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_53_address1,
        exp_x_53_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_53_ce1,
        exp_x_53_q1 => exp_x_53_q1,
        exp_x_54_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_54_address0,
        exp_x_54_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_54_ce0,
        exp_x_54_q0 => exp_x_54_q0,
        exp_x_54_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_54_address1,
        exp_x_54_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_54_ce1,
        exp_x_54_q1 => exp_x_54_q1,
        exp_x_55_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_55_address0,
        exp_x_55_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_55_ce0,
        exp_x_55_q0 => exp_x_55_q0,
        exp_x_55_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_55_address1,
        exp_x_55_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_55_ce1,
        exp_x_55_q1 => exp_x_55_q1,
        exp_x_56_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_56_address0,
        exp_x_56_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_56_ce0,
        exp_x_56_q0 => exp_x_56_q0,
        exp_x_56_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_56_address1,
        exp_x_56_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_56_ce1,
        exp_x_56_q1 => exp_x_56_q1,
        exp_x_57_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_57_address0,
        exp_x_57_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_57_ce0,
        exp_x_57_q0 => exp_x_57_q0,
        exp_x_57_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_57_address1,
        exp_x_57_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_57_ce1,
        exp_x_57_q1 => exp_x_57_q1,
        exp_x_58_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_58_address0,
        exp_x_58_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_58_ce0,
        exp_x_58_q0 => exp_x_58_q0,
        exp_x_58_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_58_address1,
        exp_x_58_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_58_ce1,
        exp_x_58_q1 => exp_x_58_q1,
        exp_x_59_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_59_address0,
        exp_x_59_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_59_ce0,
        exp_x_59_q0 => exp_x_59_q0,
        exp_x_59_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_59_address1,
        exp_x_59_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_59_ce1,
        exp_x_59_q1 => exp_x_59_q1,
        exp_x_16_load_2 => exp_x_16_load_2_reg_5621,
        exp_x_17_load_2 => exp_x_17_load_2_reg_5626,
        exp_x_18_load_2 => exp_x_18_load_2_reg_5631,
        exp_x_19_load_2 => exp_x_19_load_2_reg_5636,
        exp_x_20_load_2 => exp_x_20_load_2_reg_5641,
        exp_x_21_load_2 => exp_x_21_load_2_reg_5646,
        exp_x_22_load_2 => exp_x_22_load_2_reg_5651,
        exp_x_23_load_2 => exp_x_23_load_2_reg_5656,
        exp_x_24_load_2 => exp_x_24_load_2_reg_5661,
        exp_x_25_load_2 => exp_x_25_load_2_reg_5666,
        exp_x_26_load_2 => exp_x_26_load_2_reg_5671,
        exp_x_27_load_2 => exp_x_27_load_2_reg_5676,
        exp_x_32_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_32_address0,
        exp_x_32_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_32_ce0,
        exp_x_32_q0 => exp_x_32_q0,
        exp_x_32_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_32_address1,
        exp_x_32_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_32_ce1,
        exp_x_32_q1 => exp_x_32_q1,
        exp_x_33_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_33_address0,
        exp_x_33_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_33_ce0,
        exp_x_33_q0 => exp_x_33_q0,
        exp_x_33_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_33_address1,
        exp_x_33_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_33_ce1,
        exp_x_33_q1 => exp_x_33_q1,
        exp_x_34_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_34_address0,
        exp_x_34_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_34_ce0,
        exp_x_34_q0 => exp_x_34_q0,
        exp_x_34_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_34_address1,
        exp_x_34_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_34_ce1,
        exp_x_34_q1 => exp_x_34_q1,
        exp_x_35_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_35_address0,
        exp_x_35_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_35_ce0,
        exp_x_35_q0 => exp_x_35_q0,
        exp_x_35_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_35_address1,
        exp_x_35_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_35_ce1,
        exp_x_35_q1 => exp_x_35_q1,
        exp_x_36_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_36_address0,
        exp_x_36_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_36_ce0,
        exp_x_36_q0 => exp_x_36_q0,
        exp_x_36_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_36_address1,
        exp_x_36_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_36_ce1,
        exp_x_36_q1 => exp_x_36_q1,
        exp_x_37_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_37_address0,
        exp_x_37_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_37_ce0,
        exp_x_37_q0 => exp_x_37_q0,
        exp_x_37_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_37_address1,
        exp_x_37_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_37_ce1,
        exp_x_37_q1 => exp_x_37_q1,
        exp_x_38_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_38_address0,
        exp_x_38_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_38_ce0,
        exp_x_38_q0 => exp_x_38_q0,
        exp_x_38_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_38_address1,
        exp_x_38_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_38_ce1,
        exp_x_38_q1 => exp_x_38_q1,
        exp_x_39_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_39_address0,
        exp_x_39_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_39_ce0,
        exp_x_39_q0 => exp_x_39_q0,
        exp_x_39_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_39_address1,
        exp_x_39_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_39_ce1,
        exp_x_39_q1 => exp_x_39_q1,
        exp_x_40_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_40_address0,
        exp_x_40_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_40_ce0,
        exp_x_40_q0 => exp_x_40_q0,
        exp_x_40_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_40_address1,
        exp_x_40_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_40_ce1,
        exp_x_40_q1 => exp_x_40_q1,
        exp_x_41_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_41_address0,
        exp_x_41_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_41_ce0,
        exp_x_41_q0 => exp_x_41_q0,
        exp_x_41_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_41_address1,
        exp_x_41_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_41_ce1,
        exp_x_41_q1 => exp_x_41_q1,
        exp_x_42_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_42_address0,
        exp_x_42_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_42_ce0,
        exp_x_42_q0 => exp_x_42_q0,
        exp_x_42_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_42_address1,
        exp_x_42_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_42_ce1,
        exp_x_42_q1 => exp_x_42_q1,
        exp_x_43_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_43_address0,
        exp_x_43_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_43_ce0,
        exp_x_43_q0 => exp_x_43_q0,
        exp_x_43_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_43_address1,
        exp_x_43_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_43_ce1,
        exp_x_43_q1 => exp_x_43_q1,
        exp_x_load_1 => exp_x_load_1_reg_5501,
        exp_x_1_load_1 => exp_x_1_load_1_reg_5506,
        exp_x_2_load_1 => exp_x_2_load_1_reg_5511,
        exp_x_3_load_1 => exp_x_3_load_1_reg_5516,
        exp_x_4_load_1 => exp_x_4_load_1_reg_5521,
        exp_x_5_load_1 => exp_x_5_load_1_reg_5526,
        exp_x_6_load_1 => exp_x_6_load_1_reg_5531,
        exp_x_7_load_1 => exp_x_7_load_1_reg_5536,
        exp_x_8_load_1 => exp_x_8_load_1_reg_5541,
        exp_x_9_load_1 => exp_x_9_load_1_reg_5546,
        exp_x_10_load_1 => exp_x_10_load_1_reg_5551,
        exp_x_11_load_1 => exp_x_11_load_1_reg_5556,
        exp_x_48_load_3 => exp_x_48_load_3_reg_5681,
        exp_x_49_load_3 => exp_x_49_load_3_reg_5686,
        exp_x_50_load_3 => exp_x_50_load_3_reg_5691,
        exp_x_51_load_3 => exp_x_51_load_3_reg_5696,
        exp_x_52_load_3 => exp_x_52_load_3_reg_5701,
        exp_x_53_load_3 => exp_x_53_load_3_reg_5706,
        exp_x_54_load_3 => exp_x_54_load_3_reg_5711,
        exp_x_55_load_3 => exp_x_55_load_3_reg_5716,
        exp_x_56_load_3 => exp_x_56_load_3_reg_5721,
        exp_x_57_load_3 => exp_x_57_load_3_reg_5726,
        exp_x_58_load_3 => exp_x_58_load_3_reg_5731,
        exp_x_59_load_3 => exp_x_59_load_3_reg_5736,
        exp_x_32_load_4 => exp_x_32_load_4_reg_5741,
        exp_x_33_load_4 => exp_x_33_load_4_reg_5746,
        exp_x_34_load_4 => exp_x_34_load_4_reg_5751,
        exp_x_35_load_4 => exp_x_35_load_4_reg_5756,
        exp_x_36_load_4 => exp_x_36_load_4_reg_5761,
        exp_x_37_load_4 => exp_x_37_load_4_reg_5766,
        exp_x_38_load_4 => exp_x_38_load_4_reg_5771,
        exp_x_39_load_4 => exp_x_39_load_4_reg_5776,
        exp_x_40_load_4 => exp_x_40_load_4_reg_5781,
        exp_x_41_load_4 => exp_x_41_load_4_reg_5786,
        exp_x_42_load_4 => exp_x_42_load_4_reg_5791,
        exp_x_43_load_4 => exp_x_43_load_4_reg_5796,
        exp_x_16_load_5 => exp_x_16_load_5_reg_5801,
        exp_x_17_load_5 => exp_x_17_load_5_reg_5806,
        exp_x_18_load_5 => exp_x_18_load_5_reg_5811,
        exp_x_19_load_5 => exp_x_19_load_5_reg_5816,
        exp_x_20_load_5 => exp_x_20_load_5_reg_5821,
        exp_x_21_load_5 => exp_x_21_load_5_reg_5826,
        exp_x_22_load_5 => exp_x_22_load_5_reg_5831,
        exp_x_23_load_5 => exp_x_23_load_5_reg_5836,
        exp_x_24_load_5 => exp_x_24_load_5_reg_5841,
        exp_x_25_load_5 => exp_x_25_load_5_reg_5846,
        exp_x_26_load_5 => exp_x_26_load_5_reg_5851,
        exp_x_27_load_5 => exp_x_27_load_5_reg_5856,
        exp_x_load_2 => exp_x_load_2_reg_5926,
        exp_x_1_load_2 => exp_x_1_load_2_reg_5931,
        exp_x_2_load_2 => exp_x_2_load_2_reg_5936,
        exp_x_3_load_2 => exp_x_3_load_2_reg_5941,
        exp_x_4_load_2 => exp_x_4_load_2_reg_5946,
        exp_x_5_load_2 => exp_x_5_load_2_reg_5951,
        exp_x_6_load_2 => exp_x_6_load_2_reg_5956,
        exp_x_7_load_2 => exp_x_7_load_2_reg_5961,
        exp_x_8_load_2 => exp_x_8_load_2_reg_5966,
        exp_x_9_load_2 => exp_x_9_load_2_reg_5971,
        exp_x_10_load_2 => exp_x_10_load_2_reg_5976,
        exp_x_11_load_2 => exp_x_11_load_2_reg_5981,
        exp_x_48_load_6 => exp_x_48_load_6_reg_6046,
        exp_x_49_load_6 => exp_x_49_load_6_reg_6051,
        exp_x_50_load_6 => exp_x_50_load_6_reg_6056,
        exp_x_51_load_6 => exp_x_51_load_6_reg_6061,
        exp_x_52_load_6 => exp_x_52_load_6_reg_6066,
        exp_x_53_load_6 => exp_x_53_load_6_reg_6071,
        exp_x_54_load_6 => exp_x_54_load_6_reg_6076,
        exp_x_55_load_6 => exp_x_55_load_6_reg_6081,
        exp_x_56_load_6 => exp_x_56_load_6_reg_6086,
        exp_x_57_load_6 => exp_x_57_load_6_reg_6091,
        exp_x_58_load_6 => exp_x_58_load_6_reg_6096,
        exp_x_59_load_6 => exp_x_59_load_6_reg_6101,
        exp_x_32_load_7 => exp_x_32_load_7_reg_6106,
        exp_x_33_load_7 => exp_x_33_load_7_reg_6111,
        exp_x_34_load_7 => exp_x_34_load_7_reg_6116,
        exp_x_35_load_7 => exp_x_35_load_7_reg_6121,
        exp_x_36_load_7 => exp_x_36_load_7_reg_6126,
        exp_x_37_load_7 => exp_x_37_load_7_reg_6131,
        exp_x_38_load_7 => exp_x_38_load_7_reg_6136,
        exp_x_39_load_7 => exp_x_39_load_7_reg_6141,
        exp_x_40_load_7 => exp_x_40_load_7_reg_6146,
        exp_x_41_load_7 => exp_x_41_load_7_reg_6151,
        exp_x_42_load_7 => exp_x_42_load_7_reg_6156,
        exp_x_43_load_7 => exp_x_43_load_7_reg_6161,
        exp_x_16_load_8 => exp_x_16_load_8_reg_6166,
        exp_x_17_load_8 => exp_x_17_load_8_reg_6171,
        exp_x_18_load_8 => exp_x_18_load_8_reg_6176,
        exp_x_19_load_8 => exp_x_19_load_8_reg_6181,
        exp_x_20_load_8 => exp_x_20_load_8_reg_6186,
        exp_x_21_load_8 => exp_x_21_load_8_reg_6191,
        exp_x_22_load_8 => exp_x_22_load_8_reg_6196,
        exp_x_23_load_8 => exp_x_23_load_8_reg_6201,
        exp_x_24_load_8 => exp_x_24_load_8_reg_6206,
        exp_x_25_load_8 => exp_x_25_load_8_reg_6211,
        exp_x_26_load_8 => exp_x_26_load_8_reg_6216,
        exp_x_27_load_8 => exp_x_27_load_8_reg_6221,
        exp_x_load_3 => exp_x_load_3_reg_5986,
        exp_x_1_load_3 => exp_x_1_load_3_reg_5991,
        exp_x_2_load_3 => exp_x_2_load_3_reg_5996,
        exp_x_3_load_3 => exp_x_3_load_3_reg_6001,
        exp_x_4_load_3 => exp_x_4_load_3_reg_6006,
        exp_x_5_load_3 => exp_x_5_load_3_reg_6011,
        exp_x_6_load_3 => exp_x_6_load_3_reg_6016,
        exp_x_7_load_3 => exp_x_7_load_3_reg_6021,
        exp_x_8_load_3 => exp_x_8_load_3_reg_6026,
        exp_x_9_load_3 => exp_x_9_load_3_reg_6031,
        exp_x_10_load_3 => exp_x_10_load_3_reg_6036,
        exp_x_11_load_3 => exp_x_11_load_3_reg_6041,
        exp_x_48_load_9 => exp_x_48_load_9_reg_6226,
        exp_x_49_load_9 => exp_x_49_load_9_reg_6231,
        exp_x_50_load_9 => exp_x_50_load_9_reg_6236,
        exp_x_51_load_9 => exp_x_51_load_9_reg_6241,
        exp_x_52_load_9 => exp_x_52_load_9_reg_6246,
        exp_x_53_load_9 => exp_x_53_load_9_reg_6251,
        exp_x_54_load_9 => exp_x_54_load_9_reg_6256,
        exp_x_55_load_9 => exp_x_55_load_9_reg_6261,
        exp_x_56_load_9 => exp_x_56_load_9_reg_6266,
        exp_x_57_load_9 => exp_x_57_load_9_reg_6271,
        exp_x_58_load_9 => exp_x_58_load_9_reg_6276,
        exp_x_59_load_9 => exp_x_59_load_9_reg_6281,
        exp_x_32_load_10 => exp_x_32_load_10_reg_6286,
        exp_x_33_load_10 => exp_x_33_load_10_reg_6291,
        exp_x_34_load_10 => exp_x_34_load_10_reg_6296,
        exp_x_35_load_10 => exp_x_35_load_10_reg_6301,
        exp_x_36_load_10 => exp_x_36_load_10_reg_6306,
        exp_x_37_load_10 => exp_x_37_load_10_reg_6311,
        exp_x_38_load_10 => exp_x_38_load_10_reg_6316,
        exp_x_39_load_10 => exp_x_39_load_10_reg_6321,
        exp_x_40_load_10 => exp_x_40_load_10_reg_6326,
        exp_x_41_load_10 => exp_x_41_load_10_reg_6331,
        exp_x_42_load_10 => exp_x_42_load_10_reg_6336,
        exp_x_43_load_10 => exp_x_43_load_10_reg_6341,
        exp_x_16_load_11 => exp_x_16_load_11_reg_6346,
        exp_x_17_load_11 => exp_x_17_load_11_reg_6351,
        exp_x_18_load_11 => exp_x_18_load_11_reg_6356,
        exp_x_19_load_11 => exp_x_19_load_11_reg_6361,
        exp_x_20_load_11 => exp_x_20_load_11_reg_6366,
        exp_x_21_load_11 => exp_x_21_load_11_reg_6371,
        exp_x_22_load_11 => exp_x_22_load_11_reg_6376,
        exp_x_23_load_11 => exp_x_23_load_11_reg_6381,
        exp_x_24_load_11 => exp_x_24_load_11_reg_6386,
        exp_x_25_load_11 => exp_x_25_load_11_reg_6391,
        exp_x_26_load_11 => exp_x_26_load_11_reg_6396,
        exp_x_27_load_11 => exp_x_27_load_11_reg_6401,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1 => grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1);

    fdiv_32ns_32ns_32_9_no_dsp_1_U602 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => sum_bf16_to_f32_fu_3003_ap_return,
        ce => grp_fu_3379_ce,
        dout => grp_fu_3379_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U603 : component activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_bf16_to_f32_fu_3003_ap_return,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_3385_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
                    grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_ap_ready = ap_const_logic_1)) then 
                    grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
                    grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_ap_ready = ap_const_logic_1)) then 
                    grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_ap_ready = ap_const_logic_1)) then 
                    grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state39)) then
                div_i_reg_5861 <= grp_fu_3379_p2;
                exp_x_10_load_2_reg_5976 <= exp_x_10_q1;
                exp_x_10_load_3_reg_6036 <= exp_x_10_q0;
                exp_x_11_load_2_reg_5981 <= exp_x_11_q1;
                exp_x_11_load_3_reg_6041 <= exp_x_11_q0;
                exp_x_12_load_reg_5866 <= exp_x_12_q0;
                exp_x_13_load_reg_5871 <= exp_x_13_q0;
                exp_x_14_load_reg_5876 <= exp_x_14_q0;
                exp_x_15_load_reg_5881 <= exp_x_15_q0;
                exp_x_16_load_11_reg_6346 <= exp_x_16_q1;
                exp_x_16_load_8_reg_6166 <= exp_x_16_q0;
                exp_x_17_load_11_reg_6351 <= exp_x_17_q1;
                exp_x_17_load_8_reg_6171 <= exp_x_17_q0;
                exp_x_18_load_11_reg_6356 <= exp_x_18_q1;
                exp_x_18_load_8_reg_6176 <= exp_x_18_q0;
                exp_x_19_load_11_reg_6361 <= exp_x_19_q1;
                exp_x_19_load_8_reg_6181 <= exp_x_19_q0;
                exp_x_1_load_2_reg_5931 <= exp_x_1_q1;
                exp_x_1_load_3_reg_5991 <= exp_x_1_q0;
                exp_x_20_load_11_reg_6366 <= exp_x_20_q1;
                exp_x_20_load_8_reg_6186 <= exp_x_20_q0;
                exp_x_21_load_11_reg_6371 <= exp_x_21_q1;
                exp_x_21_load_8_reg_6191 <= exp_x_21_q0;
                exp_x_22_load_11_reg_6376 <= exp_x_22_q1;
                exp_x_22_load_8_reg_6196 <= exp_x_22_q0;
                exp_x_23_load_11_reg_6381 <= exp_x_23_q1;
                exp_x_23_load_8_reg_6201 <= exp_x_23_q0;
                exp_x_24_load_11_reg_6386 <= exp_x_24_q1;
                exp_x_24_load_8_reg_6206 <= exp_x_24_q0;
                exp_x_25_load_11_reg_6391 <= exp_x_25_q1;
                exp_x_25_load_8_reg_6211 <= exp_x_25_q0;
                exp_x_26_load_11_reg_6396 <= exp_x_26_q1;
                exp_x_26_load_8_reg_6216 <= exp_x_26_q0;
                exp_x_27_load_11_reg_6401 <= exp_x_27_q1;
                exp_x_27_load_8_reg_6221 <= exp_x_27_q0;
                exp_x_28_load_reg_5886 <= exp_x_28_q0;
                exp_x_29_load_reg_5891 <= exp_x_29_q0;
                exp_x_2_load_2_reg_5936 <= exp_x_2_q1;
                exp_x_2_load_3_reg_5996 <= exp_x_2_q0;
                exp_x_30_load_reg_5896 <= exp_x_30_q0;
                exp_x_31_load_reg_5901 <= exp_x_31_q0;
                exp_x_32_load_10_reg_6286 <= exp_x_32_q1;
                exp_x_32_load_7_reg_6106 <= exp_x_32_q0;
                exp_x_33_load_10_reg_6291 <= exp_x_33_q1;
                exp_x_33_load_7_reg_6111 <= exp_x_33_q0;
                exp_x_34_load_10_reg_6296 <= exp_x_34_q1;
                exp_x_34_load_7_reg_6116 <= exp_x_34_q0;
                exp_x_35_load_10_reg_6301 <= exp_x_35_q1;
                exp_x_35_load_7_reg_6121 <= exp_x_35_q0;
                exp_x_36_load_10_reg_6306 <= exp_x_36_q1;
                exp_x_36_load_7_reg_6126 <= exp_x_36_q0;
                exp_x_37_load_10_reg_6311 <= exp_x_37_q1;
                exp_x_37_load_7_reg_6131 <= exp_x_37_q0;
                exp_x_38_load_10_reg_6316 <= exp_x_38_q1;
                exp_x_38_load_7_reg_6136 <= exp_x_38_q0;
                exp_x_39_load_10_reg_6321 <= exp_x_39_q1;
                exp_x_39_load_7_reg_6141 <= exp_x_39_q0;
                exp_x_3_load_2_reg_5941 <= exp_x_3_q1;
                exp_x_3_load_3_reg_6001 <= exp_x_3_q0;
                exp_x_40_load_10_reg_6326 <= exp_x_40_q1;
                exp_x_40_load_7_reg_6146 <= exp_x_40_q0;
                exp_x_41_load_10_reg_6331 <= exp_x_41_q1;
                exp_x_41_load_7_reg_6151 <= exp_x_41_q0;
                exp_x_42_load_10_reg_6336 <= exp_x_42_q1;
                exp_x_42_load_7_reg_6156 <= exp_x_42_q0;
                exp_x_43_load_10_reg_6341 <= exp_x_43_q1;
                exp_x_43_load_7_reg_6161 <= exp_x_43_q0;
                exp_x_44_load_reg_5906 <= exp_x_44_q0;
                exp_x_45_load_reg_5911 <= exp_x_45_q0;
                exp_x_46_load_reg_5916 <= exp_x_46_q0;
                exp_x_47_load_reg_5921 <= exp_x_47_q0;
                exp_x_48_load_6_reg_6046 <= exp_x_48_q1;
                exp_x_48_load_9_reg_6226 <= exp_x_48_q0;
                exp_x_49_load_6_reg_6051 <= exp_x_49_q1;
                exp_x_49_load_9_reg_6231 <= exp_x_49_q0;
                exp_x_4_load_2_reg_5946 <= exp_x_4_q1;
                exp_x_4_load_3_reg_6006 <= exp_x_4_q0;
                exp_x_50_load_6_reg_6056 <= exp_x_50_q1;
                exp_x_50_load_9_reg_6236 <= exp_x_50_q0;
                exp_x_51_load_6_reg_6061 <= exp_x_51_q1;
                exp_x_51_load_9_reg_6241 <= exp_x_51_q0;
                exp_x_52_load_6_reg_6066 <= exp_x_52_q1;
                exp_x_52_load_9_reg_6246 <= exp_x_52_q0;
                exp_x_53_load_6_reg_6071 <= exp_x_53_q1;
                exp_x_53_load_9_reg_6251 <= exp_x_53_q0;
                exp_x_54_load_6_reg_6076 <= exp_x_54_q1;
                exp_x_54_load_9_reg_6256 <= exp_x_54_q0;
                exp_x_55_load_6_reg_6081 <= exp_x_55_q1;
                exp_x_55_load_9_reg_6261 <= exp_x_55_q0;
                exp_x_56_load_6_reg_6086 <= exp_x_56_q1;
                exp_x_56_load_9_reg_6266 <= exp_x_56_q0;
                exp_x_57_load_6_reg_6091 <= exp_x_57_q1;
                exp_x_57_load_9_reg_6271 <= exp_x_57_q0;
                exp_x_58_load_6_reg_6096 <= exp_x_58_q1;
                exp_x_58_load_9_reg_6276 <= exp_x_58_q0;
                exp_x_59_load_6_reg_6101 <= exp_x_59_q1;
                exp_x_59_load_9_reg_6281 <= exp_x_59_q0;
                exp_x_5_load_2_reg_5951 <= exp_x_5_q1;
                exp_x_5_load_3_reg_6011 <= exp_x_5_q0;
                exp_x_6_load_2_reg_5956 <= exp_x_6_q1;
                exp_x_6_load_3_reg_6016 <= exp_x_6_q0;
                exp_x_7_load_2_reg_5961 <= exp_x_7_q1;
                exp_x_7_load_3_reg_6021 <= exp_x_7_q0;
                exp_x_8_load_2_reg_5966 <= exp_x_8_q1;
                exp_x_8_load_3_reg_6026 <= exp_x_8_q0;
                exp_x_9_load_2_reg_5971 <= exp_x_9_q1;
                exp_x_9_load_3_reg_6031 <= exp_x_9_q0;
                exp_x_load_2_reg_5926 <= exp_x_q1;
                exp_x_load_3_reg_5986 <= exp_x_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state38)) then
                exp_x_10_load_1_reg_5551 <= exp_x_10_q0;
                exp_x_10_load_reg_5431 <= exp_x_10_q1;
                exp_x_11_load_1_reg_5556 <= exp_x_11_q0;
                exp_x_11_load_reg_5436 <= exp_x_11_q1;
                exp_x_16_load_2_reg_5621 <= exp_x_16_q1;
                exp_x_16_load_5_reg_5801 <= exp_x_16_q0;
                exp_x_17_load_2_reg_5626 <= exp_x_17_q1;
                exp_x_17_load_5_reg_5806 <= exp_x_17_q0;
                exp_x_18_load_2_reg_5631 <= exp_x_18_q1;
                exp_x_18_load_5_reg_5811 <= exp_x_18_q0;
                exp_x_19_load_2_reg_5636 <= exp_x_19_q1;
                exp_x_19_load_5_reg_5816 <= exp_x_19_q0;
                exp_x_1_load_1_reg_5506 <= exp_x_1_q0;
                exp_x_1_load_reg_5386 <= exp_x_1_q1;
                exp_x_20_load_2_reg_5641 <= exp_x_20_q1;
                exp_x_20_load_5_reg_5821 <= exp_x_20_q0;
                exp_x_21_load_2_reg_5646 <= exp_x_21_q1;
                exp_x_21_load_5_reg_5826 <= exp_x_21_q0;
                exp_x_22_load_2_reg_5651 <= exp_x_22_q1;
                exp_x_22_load_5_reg_5831 <= exp_x_22_q0;
                exp_x_23_load_2_reg_5656 <= exp_x_23_q1;
                exp_x_23_load_5_reg_5836 <= exp_x_23_q0;
                exp_x_24_load_2_reg_5661 <= exp_x_24_q1;
                exp_x_24_load_5_reg_5841 <= exp_x_24_q0;
                exp_x_25_load_2_reg_5666 <= exp_x_25_q1;
                exp_x_25_load_5_reg_5846 <= exp_x_25_q0;
                exp_x_26_load_2_reg_5671 <= exp_x_26_q1;
                exp_x_26_load_5_reg_5851 <= exp_x_26_q0;
                exp_x_27_load_2_reg_5676 <= exp_x_27_q1;
                exp_x_27_load_5_reg_5856 <= exp_x_27_q0;
                exp_x_2_load_1_reg_5511 <= exp_x_2_q0;
                exp_x_2_load_reg_5391 <= exp_x_2_q1;
                exp_x_32_load_1_reg_5561 <= exp_x_32_q1;
                exp_x_32_load_4_reg_5741 <= exp_x_32_q0;
                exp_x_33_load_1_reg_5566 <= exp_x_33_q1;
                exp_x_33_load_4_reg_5746 <= exp_x_33_q0;
                exp_x_34_load_1_reg_5571 <= exp_x_34_q1;
                exp_x_34_load_4_reg_5751 <= exp_x_34_q0;
                exp_x_35_load_1_reg_5576 <= exp_x_35_q1;
                exp_x_35_load_4_reg_5756 <= exp_x_35_q0;
                exp_x_36_load_1_reg_5581 <= exp_x_36_q1;
                exp_x_36_load_4_reg_5761 <= exp_x_36_q0;
                exp_x_37_load_1_reg_5586 <= exp_x_37_q1;
                exp_x_37_load_4_reg_5766 <= exp_x_37_q0;
                exp_x_38_load_1_reg_5591 <= exp_x_38_q1;
                exp_x_38_load_4_reg_5771 <= exp_x_38_q0;
                exp_x_39_load_1_reg_5596 <= exp_x_39_q1;
                exp_x_39_load_4_reg_5776 <= exp_x_39_q0;
                exp_x_3_load_1_reg_5516 <= exp_x_3_q0;
                exp_x_3_load_reg_5396 <= exp_x_3_q1;
                exp_x_40_load_1_reg_5601 <= exp_x_40_q1;
                exp_x_40_load_4_reg_5781 <= exp_x_40_q0;
                exp_x_41_load_1_reg_5606 <= exp_x_41_q1;
                exp_x_41_load_4_reg_5786 <= exp_x_41_q0;
                exp_x_42_load_1_reg_5611 <= exp_x_42_q1;
                exp_x_42_load_4_reg_5791 <= exp_x_42_q0;
                exp_x_43_load_1_reg_5616 <= exp_x_43_q1;
                exp_x_43_load_4_reg_5796 <= exp_x_43_q0;
                exp_x_48_load_3_reg_5681 <= exp_x_48_q0;
                exp_x_48_load_reg_5441 <= exp_x_48_q1;
                exp_x_49_load_3_reg_5686 <= exp_x_49_q0;
                exp_x_49_load_reg_5446 <= exp_x_49_q1;
                exp_x_4_load_1_reg_5521 <= exp_x_4_q0;
                exp_x_4_load_reg_5401 <= exp_x_4_q1;
                exp_x_50_load_3_reg_5691 <= exp_x_50_q0;
                exp_x_50_load_reg_5451 <= exp_x_50_q1;
                exp_x_51_load_3_reg_5696 <= exp_x_51_q0;
                exp_x_51_load_reg_5456 <= exp_x_51_q1;
                exp_x_52_load_3_reg_5701 <= exp_x_52_q0;
                exp_x_52_load_reg_5461 <= exp_x_52_q1;
                exp_x_53_load_3_reg_5706 <= exp_x_53_q0;
                exp_x_53_load_reg_5466 <= exp_x_53_q1;
                exp_x_54_load_3_reg_5711 <= exp_x_54_q0;
                exp_x_54_load_reg_5471 <= exp_x_54_q1;
                exp_x_55_load_3_reg_5716 <= exp_x_55_q0;
                exp_x_55_load_reg_5476 <= exp_x_55_q1;
                exp_x_56_load_3_reg_5721 <= exp_x_56_q0;
                exp_x_56_load_reg_5481 <= exp_x_56_q1;
                exp_x_57_load_3_reg_5726 <= exp_x_57_q0;
                exp_x_57_load_reg_5486 <= exp_x_57_q1;
                exp_x_58_load_3_reg_5731 <= exp_x_58_q0;
                exp_x_58_load_reg_5491 <= exp_x_58_q1;
                exp_x_59_load_3_reg_5736 <= exp_x_59_q0;
                exp_x_59_load_reg_5496 <= exp_x_59_q1;
                exp_x_5_load_1_reg_5526 <= exp_x_5_q0;
                exp_x_5_load_reg_5406 <= exp_x_5_q1;
                exp_x_6_load_1_reg_5531 <= exp_x_6_q0;
                exp_x_6_load_reg_5411 <= exp_x_6_q1;
                exp_x_7_load_1_reg_5536 <= exp_x_7_q0;
                exp_x_7_load_reg_5416 <= exp_x_7_q1;
                exp_x_8_load_1_reg_5541 <= exp_x_8_q0;
                exp_x_8_load_reg_5421 <= exp_x_8_q1;
                exp_x_9_load_1_reg_5546 <= exp_x_9_q0;
                exp_x_9_load_reg_5426 <= exp_x_9_q1;
                exp_x_load_1_reg_5501 <= exp_x_q0;
                exp_x_load_reg_5381 <= exp_x_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state37)) then
                exp_x_16_load_reg_4721 <= exp_x_16_q0;
                exp_x_17_load_reg_4726 <= exp_x_17_q0;
                exp_x_18_load_reg_4731 <= exp_x_18_q0;
                exp_x_19_load_reg_4736 <= exp_x_19_q0;
                exp_x_20_load_reg_4741 <= exp_x_20_q0;
                exp_x_21_load_reg_4746 <= exp_x_21_q0;
                exp_x_22_load_reg_4751 <= exp_x_22_q0;
                exp_x_23_load_reg_4756 <= exp_x_23_q0;
                exp_x_24_load_reg_4761 <= exp_x_24_q0;
                exp_x_25_load_reg_4766 <= exp_x_25_q0;
                exp_x_26_load_reg_4771 <= exp_x_26_q0;
                exp_x_27_load_reg_4776 <= exp_x_27_q0;
                exp_x_32_load_reg_4781 <= exp_x_32_q0;
                exp_x_33_load_reg_4786 <= exp_x_33_q0;
                exp_x_34_load_reg_4791 <= exp_x_34_q0;
                exp_x_35_load_reg_4796 <= exp_x_35_q0;
                exp_x_36_load_reg_4801 <= exp_x_36_q0;
                exp_x_37_load_reg_4806 <= exp_x_37_q0;
                exp_x_38_load_reg_4811 <= exp_x_38_q0;
                exp_x_39_load_reg_4816 <= exp_x_39_q0;
                exp_x_40_load_reg_4821 <= exp_x_40_q0;
                exp_x_41_load_reg_4826 <= exp_x_41_q0;
                exp_x_42_load_reg_4831 <= exp_x_42_q0;
                exp_x_43_load_reg_4836 <= exp_x_43_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state31)) then
                icmp_ln1195_1_reg_4111 <= icmp_ln1195_1_fu_3659_p2;
                icmp_ln1195_reg_4106 <= icmp_ln1195_fu_3653_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state40)) then
                inv_sum_reg_6406 <= inv_sum_fu_3698_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then
                max_val_46_reg_4090 <= grp_fmaxf_fu_2954_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then
                reg_3391 <= grp_fmaxf_fu_2960_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then
                reg_3397 <= grp_bf16add_fast_fu_2997_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state27)) then
                sum_bf16_45_reg_4095 <= grp_bf16add_fast_fu_2985_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state32)) then
                tmp_754_reg_4116 <= grp_fu_3385_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_ap_done, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_ap_done, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                if (((grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state35))) then
                    ap_NS_fsm <= ap_ST_fsm_state36;
                else
                    ap_NS_fsm <= ap_ST_fsm_state35;
                end if;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                if (((grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state41))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state41;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0;
    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1;
    and_ln1195_fu_3693_p2 <= (tmp_754_reg_4116 and or_ln1195_fu_3689_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_ap_done)
    begin
        if ((grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;

    ap_ST_fsm_state35_blk_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_ap_done)
    begin
        if ((grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state35_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state35_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;

    ap_ST_fsm_state41_blk_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_ap_done)
    begin
        if ((grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state41_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state41_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_ap_done, ap_CS_fsm_state41)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state41)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_ap_done, ap_CS_fsm_state41)
    begin
        if (((grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln1195_fu_3635_p1 <= sum_bf16_to_f32_fu_3003_ap_return;

    exp_x_10_address0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_10_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_10_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_10_address0 <= ap_const_lv64_9(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_10_address0 <= ap_const_lv64_3(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_10_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_10_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_10_address0;
        else 
            exp_x_10_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_10_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_10_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_10_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_10_address1 <= ap_const_lv64_6(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_10_address1 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_10_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_10_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_10_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_10_address1;
        else 
            exp_x_10_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_10_ce0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_10_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_10_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_10_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_10_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_10_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_10_ce0;
        else 
            exp_x_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_10_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_10_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_10_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_10_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_10_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_10_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_10_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_10_ce1;
        else 
            exp_x_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_10_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_10_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_10_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_10_we0;
        else 
            exp_x_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_10_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_10_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_10_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_10_we1;
        else 
            exp_x_10_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_11_address0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_11_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_11_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_11_address0 <= ap_const_lv64_9(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_11_address0 <= ap_const_lv64_3(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_11_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_11_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_11_address0;
        else 
            exp_x_11_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_11_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_11_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_11_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_11_address1 <= ap_const_lv64_6(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_11_address1 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_11_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_11_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_11_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_11_address1;
        else 
            exp_x_11_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_11_ce0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_11_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_11_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_11_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_11_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_11_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_11_ce0;
        else 
            exp_x_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_11_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_11_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_11_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_11_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_11_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_11_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_11_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_11_ce1;
        else 
            exp_x_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_11_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_11_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_11_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_11_we0;
        else 
            exp_x_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_11_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_11_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_11_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_11_we1;
        else 
            exp_x_11_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_12_address0_assign_proc : process(ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_12_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_12_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_12_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_12_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_12_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_12_address0;
        else 
            exp_x_12_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_12_address1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_12_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_12_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_12_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_12_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_12_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_12_address1;
        else 
            exp_x_12_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_12_ce0_assign_proc : process(ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_12_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_12_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_12_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_12_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_12_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_12_ce0;
        else 
            exp_x_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_12_ce1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_12_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_12_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_12_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_12_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_12_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_12_ce1;
        else 
            exp_x_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_12_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_12_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_12_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_12_we0;
        else 
            exp_x_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_12_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_12_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_12_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_12_we1;
        else 
            exp_x_12_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_13_address0_assign_proc : process(ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_13_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_13_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_13_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_13_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_13_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_13_address0;
        else 
            exp_x_13_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_13_address1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_13_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_13_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_13_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_13_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_13_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_13_address1;
        else 
            exp_x_13_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_13_ce0_assign_proc : process(ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_13_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_13_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_13_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_13_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_13_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_13_ce0;
        else 
            exp_x_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_13_ce1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_13_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_13_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_13_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_13_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_13_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_13_ce1;
        else 
            exp_x_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_13_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_13_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_13_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_13_we0;
        else 
            exp_x_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_13_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_13_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_13_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_13_we1;
        else 
            exp_x_13_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_14_address0_assign_proc : process(ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_14_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_14_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_14_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_14_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_14_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_14_address0;
        else 
            exp_x_14_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_14_address1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_14_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_14_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_14_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_14_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_14_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_14_address1;
        else 
            exp_x_14_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_14_ce0_assign_proc : process(ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_14_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_14_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_14_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_14_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_14_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_14_ce0;
        else 
            exp_x_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_14_ce1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_14_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_14_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_14_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_14_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_14_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_14_ce1;
        else 
            exp_x_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_14_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_14_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_14_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_14_we0;
        else 
            exp_x_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_14_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_14_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_14_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_14_we1;
        else 
            exp_x_14_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_15_address0_assign_proc : process(ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_15_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_15_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_15_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_15_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_15_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_15_address0;
        else 
            exp_x_15_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_15_address1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_15_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_15_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_15_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_15_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_15_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_15_address1;
        else 
            exp_x_15_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_15_ce0_assign_proc : process(ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_15_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_15_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_15_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_15_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_15_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_15_ce0;
        else 
            exp_x_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_15_ce1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_15_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_15_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_15_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_15_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_15_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_15_ce1;
        else 
            exp_x_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_15_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_15_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_15_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_15_we0;
        else 
            exp_x_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_15_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_15_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_15_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_15_we1;
        else 
            exp_x_15_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_16_address0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_16_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_16_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_16_address0 <= ap_const_lv64_8(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_16_address0 <= ap_const_lv64_5(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            exp_x_16_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_16_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_16_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_16_address0;
        else 
            exp_x_16_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_16_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_16_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_16_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_16_address1 <= ap_const_lv64_B(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_16_address1 <= ap_const_lv64_2(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_16_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_16_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_16_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_16_address1;
        else 
            exp_x_16_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_16_ce0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_16_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_16_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            exp_x_16_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_16_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_16_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_16_ce0;
        else 
            exp_x_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_16_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_16_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_16_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_16_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_16_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_16_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_16_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_16_ce1;
        else 
            exp_x_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_16_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_16_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_16_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_16_we0;
        else 
            exp_x_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_16_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_16_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_16_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_16_we1;
        else 
            exp_x_16_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_17_address0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_17_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_17_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_17_address0 <= ap_const_lv64_8(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_17_address0 <= ap_const_lv64_5(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            exp_x_17_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_17_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_17_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_17_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_17_address0;
        else 
            exp_x_17_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_17_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_17_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_17_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_17_address1 <= ap_const_lv64_B(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_17_address1 <= ap_const_lv64_2(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_17_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_17_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_17_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_17_address1;
        else 
            exp_x_17_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_17_ce0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_17_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_17_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            exp_x_17_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_17_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_17_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_17_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_17_ce0;
        else 
            exp_x_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_17_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_17_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_17_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_17_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_17_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_17_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_17_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_17_ce1;
        else 
            exp_x_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_17_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_17_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_17_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_17_we0;
        else 
            exp_x_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_17_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_17_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_17_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_17_we1;
        else 
            exp_x_17_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_18_address0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_18_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_18_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_18_address0 <= ap_const_lv64_8(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_18_address0 <= ap_const_lv64_5(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            exp_x_18_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_18_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_18_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_18_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_18_address0;
        else 
            exp_x_18_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_18_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_18_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_18_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_18_address1 <= ap_const_lv64_B(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_18_address1 <= ap_const_lv64_2(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_18_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_18_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_18_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_18_address1;
        else 
            exp_x_18_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_18_ce0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_18_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_18_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            exp_x_18_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_18_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_18_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_18_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_18_ce0;
        else 
            exp_x_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_18_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_18_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_18_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_18_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_18_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_18_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_18_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_18_ce1;
        else 
            exp_x_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_18_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_18_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_18_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_18_we0;
        else 
            exp_x_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_18_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_18_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_18_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_18_we1;
        else 
            exp_x_18_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_19_address0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_19_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_19_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_19_address0 <= ap_const_lv64_8(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_19_address0 <= ap_const_lv64_5(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            exp_x_19_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_19_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_19_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_19_address0;
        else 
            exp_x_19_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_19_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_19_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_19_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_19_address1 <= ap_const_lv64_B(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_19_address1 <= ap_const_lv64_2(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_19_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_19_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_19_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_19_address1;
        else 
            exp_x_19_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_19_ce0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_19_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_19_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            exp_x_19_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_19_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_19_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_19_ce0;
        else 
            exp_x_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_19_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_19_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_19_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_19_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_19_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_19_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_19_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_19_ce1;
        else 
            exp_x_19_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_19_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_19_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_19_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_19_we0;
        else 
            exp_x_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_19_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_19_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_19_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_19_we1;
        else 
            exp_x_19_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_1_address0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_1_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_1_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_1_address0 <= ap_const_lv64_9(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_1_address0 <= ap_const_lv64_3(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_1_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_1_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_1_address0;
        else 
            exp_x_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_1_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_1_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_1_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_1_address1 <= ap_const_lv64_6(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_1_address1 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_1_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_1_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_1_address1;
        else 
            exp_x_1_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_1_ce0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_1_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_1_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_1_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_1_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_1_ce0;
        else 
            exp_x_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_1_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_1_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_1_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_1_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_1_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_1_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_1_ce1;
        else 
            exp_x_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_1_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_1_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_1_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_1_we0;
        else 
            exp_x_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_1_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_1_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_1_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_1_we1;
        else 
            exp_x_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_20_address0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_20_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_20_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_20_address0 <= ap_const_lv64_8(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_20_address0 <= ap_const_lv64_5(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            exp_x_20_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_20_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_20_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_20_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_20_address0;
        else 
            exp_x_20_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_20_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_20_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_20_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_20_address1 <= ap_const_lv64_B(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_20_address1 <= ap_const_lv64_2(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_20_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_20_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_20_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_20_address1;
        else 
            exp_x_20_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_20_ce0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_20_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_20_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            exp_x_20_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_20_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_20_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_20_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_20_ce0;
        else 
            exp_x_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_20_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_20_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_20_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_20_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_20_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_20_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_20_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_20_ce1;
        else 
            exp_x_20_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_20_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_20_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_20_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_20_we0;
        else 
            exp_x_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_20_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_20_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_20_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_20_we1;
        else 
            exp_x_20_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_21_address0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_21_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_21_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_21_address0 <= ap_const_lv64_8(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_21_address0 <= ap_const_lv64_5(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            exp_x_21_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_21_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_21_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_21_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_21_address0;
        else 
            exp_x_21_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_21_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_21_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_21_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_21_address1 <= ap_const_lv64_B(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_21_address1 <= ap_const_lv64_2(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_21_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_21_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_21_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_21_address1;
        else 
            exp_x_21_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_21_ce0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_21_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_21_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            exp_x_21_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_21_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_21_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_21_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_21_ce0;
        else 
            exp_x_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_21_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_21_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_21_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_21_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_21_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_21_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_21_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_21_ce1;
        else 
            exp_x_21_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_21_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_21_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_21_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_21_we0;
        else 
            exp_x_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_21_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_21_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_21_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_21_we1;
        else 
            exp_x_21_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_22_address0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_22_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_22_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_22_address0 <= ap_const_lv64_8(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_22_address0 <= ap_const_lv64_5(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            exp_x_22_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_22_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_22_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_22_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_22_address0;
        else 
            exp_x_22_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_22_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_22_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_22_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_22_address1 <= ap_const_lv64_B(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_22_address1 <= ap_const_lv64_2(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_22_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_22_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_22_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_22_address1;
        else 
            exp_x_22_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_22_ce0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_22_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_22_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            exp_x_22_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_22_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_22_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_22_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_22_ce0;
        else 
            exp_x_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_22_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_22_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_22_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_22_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_22_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_22_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_22_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_22_ce1;
        else 
            exp_x_22_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_22_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_22_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_22_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_22_we0;
        else 
            exp_x_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_22_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_22_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_22_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_22_we1;
        else 
            exp_x_22_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_23_address0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_23_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_23_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_23_address0 <= ap_const_lv64_8(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_23_address0 <= ap_const_lv64_5(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            exp_x_23_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_23_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_23_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_23_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_23_address0;
        else 
            exp_x_23_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_23_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_23_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_23_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_23_address1 <= ap_const_lv64_B(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_23_address1 <= ap_const_lv64_2(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_23_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_23_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_23_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_23_address1;
        else 
            exp_x_23_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_23_ce0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_23_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_23_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            exp_x_23_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_23_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_23_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_23_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_23_ce0;
        else 
            exp_x_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_23_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_23_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_23_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_23_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_23_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_23_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_23_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_23_ce1;
        else 
            exp_x_23_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_23_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_23_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_23_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_23_we0;
        else 
            exp_x_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_23_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_23_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_23_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_23_we1;
        else 
            exp_x_23_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_24_address0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_24_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_24_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_24_address0 <= ap_const_lv64_8(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_24_address0 <= ap_const_lv64_5(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            exp_x_24_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_24_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_24_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_24_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_24_address0;
        else 
            exp_x_24_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_24_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_24_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_24_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_24_address1 <= ap_const_lv64_B(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_24_address1 <= ap_const_lv64_2(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_24_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_24_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_24_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_24_address1;
        else 
            exp_x_24_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_24_ce0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_24_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_24_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            exp_x_24_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_24_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_24_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_24_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_24_ce0;
        else 
            exp_x_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_24_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_24_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_24_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_24_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_24_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_24_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_24_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_24_ce1;
        else 
            exp_x_24_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_24_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_24_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_24_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_24_we0;
        else 
            exp_x_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_24_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_24_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_24_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_24_we1;
        else 
            exp_x_24_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_25_address0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_25_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_25_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_25_address0 <= ap_const_lv64_8(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_25_address0 <= ap_const_lv64_5(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            exp_x_25_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_25_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_25_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_25_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_25_address0;
        else 
            exp_x_25_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_25_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_25_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_25_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_25_address1 <= ap_const_lv64_B(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_25_address1 <= ap_const_lv64_2(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_25_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_25_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_25_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_25_address1;
        else 
            exp_x_25_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_25_ce0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_25_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_25_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            exp_x_25_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_25_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_25_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_25_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_25_ce0;
        else 
            exp_x_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_25_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_25_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_25_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_25_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_25_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_25_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_25_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_25_ce1;
        else 
            exp_x_25_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_25_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_25_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_25_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_25_we0;
        else 
            exp_x_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_25_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_25_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_25_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_25_we1;
        else 
            exp_x_25_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_26_address0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_26_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_26_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_26_address0 <= ap_const_lv64_8(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_26_address0 <= ap_const_lv64_5(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            exp_x_26_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_26_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_26_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_26_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_26_address0;
        else 
            exp_x_26_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_26_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_26_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_26_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_26_address1 <= ap_const_lv64_B(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_26_address1 <= ap_const_lv64_2(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_26_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_26_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_26_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_26_address1;
        else 
            exp_x_26_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_26_ce0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_26_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_26_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            exp_x_26_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_26_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_26_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_26_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_26_ce0;
        else 
            exp_x_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_26_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_26_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_26_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_26_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_26_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_26_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_26_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_26_ce1;
        else 
            exp_x_26_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_26_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_26_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_26_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_26_we0;
        else 
            exp_x_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_26_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_26_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_26_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_26_we1;
        else 
            exp_x_26_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_27_address0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_27_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_27_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_27_address0 <= ap_const_lv64_8(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_27_address0 <= ap_const_lv64_5(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            exp_x_27_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_27_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_27_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_27_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_27_address0;
        else 
            exp_x_27_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_27_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_27_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_27_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_27_address1 <= ap_const_lv64_B(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_27_address1 <= ap_const_lv64_2(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_27_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_27_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_27_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_27_address1;
        else 
            exp_x_27_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_27_ce0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_27_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_27_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            exp_x_27_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_27_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_27_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_27_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_27_ce0;
        else 
            exp_x_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_27_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_27_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_27_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_27_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_27_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_27_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_27_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_27_ce1;
        else 
            exp_x_27_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_27_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_27_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_27_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_27_we0;
        else 
            exp_x_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_27_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_27_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_27_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_27_we1;
        else 
            exp_x_27_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_28_address0_assign_proc : process(ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_28_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_28_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_28_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_28_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_28_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_28_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_28_address0;
        else 
            exp_x_28_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_28_address1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_28_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_28_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_28_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_28_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_28_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_28_address1;
        else 
            exp_x_28_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_28_ce0_assign_proc : process(ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_28_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_28_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_28_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_28_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_28_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_28_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_28_ce0;
        else 
            exp_x_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_28_ce1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_28_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_28_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_28_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_28_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_28_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_28_ce1;
        else 
            exp_x_28_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_28_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_28_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_28_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_28_we0;
        else 
            exp_x_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_28_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_28_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_28_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_28_we1;
        else 
            exp_x_28_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_29_address0_assign_proc : process(ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_29_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_29_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_29_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_29_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_29_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_29_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_29_address0;
        else 
            exp_x_29_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_29_address1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_29_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_29_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_29_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_29_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_29_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_29_address1;
        else 
            exp_x_29_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_29_ce0_assign_proc : process(ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_29_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_29_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_29_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_29_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_29_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_29_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_29_ce0;
        else 
            exp_x_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_29_ce1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_29_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_29_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_29_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_29_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_29_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_29_ce1;
        else 
            exp_x_29_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_29_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_29_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_29_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_29_we0;
        else 
            exp_x_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_29_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_29_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_29_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_29_we1;
        else 
            exp_x_29_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_2_address0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_2_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_2_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_2_address0 <= ap_const_lv64_9(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_2_address0 <= ap_const_lv64_3(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_2_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_2_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_2_address0;
        else 
            exp_x_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_2_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_2_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_2_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_2_address1 <= ap_const_lv64_6(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_2_address1 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_2_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_2_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_2_address1;
        else 
            exp_x_2_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_2_ce0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_2_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_2_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_2_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_2_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_2_ce0;
        else 
            exp_x_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_2_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_2_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_2_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_2_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_2_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_2_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_2_ce1;
        else 
            exp_x_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_2_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_2_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_2_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_2_we0;
        else 
            exp_x_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_2_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_2_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_2_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_2_we1;
        else 
            exp_x_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_30_address0_assign_proc : process(ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_30_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_30_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_30_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_30_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_30_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_30_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_30_address0;
        else 
            exp_x_30_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_30_address1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_30_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_30_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_30_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_30_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_30_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_30_address1;
        else 
            exp_x_30_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_30_ce0_assign_proc : process(ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_30_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_30_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_30_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_30_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_30_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_30_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_30_ce0;
        else 
            exp_x_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_30_ce1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_30_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_30_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_30_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_30_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_30_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_30_ce1;
        else 
            exp_x_30_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_30_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_30_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_30_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_30_we0;
        else 
            exp_x_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_30_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_30_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_30_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_30_we1;
        else 
            exp_x_30_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_31_address0_assign_proc : process(ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_31_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_31_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_31_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_31_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_31_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_31_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_31_address0;
        else 
            exp_x_31_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_31_address1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_31_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_31_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_31_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_31_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_31_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_31_address1;
        else 
            exp_x_31_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_31_ce0_assign_proc : process(ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_31_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_31_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_31_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_31_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_31_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_31_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_31_ce0;
        else 
            exp_x_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_31_ce1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_31_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_31_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_31_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_31_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_31_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_31_ce1;
        else 
            exp_x_31_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_31_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_31_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_31_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_31_we0;
        else 
            exp_x_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_31_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_31_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_31_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_31_we1;
        else 
            exp_x_31_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_32_address0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_32_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_32_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_32_address0 <= ap_const_lv64_7(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_32_address0 <= ap_const_lv64_4(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            exp_x_32_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_32_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_32_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_32_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_32_address0;
        else 
            exp_x_32_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_32_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_32_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_32_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_32_address1 <= ap_const_lv64_A(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_32_address1 <= ap_const_lv64_1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_32_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_32_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_32_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_32_address1;
        else 
            exp_x_32_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_32_ce0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_32_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_32_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            exp_x_32_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_32_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_32_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_32_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_32_ce0;
        else 
            exp_x_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_32_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_32_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_32_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_32_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_32_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_32_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_32_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_32_ce1;
        else 
            exp_x_32_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_32_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_32_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_32_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_32_we0;
        else 
            exp_x_32_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_32_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_32_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_32_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_32_we1;
        else 
            exp_x_32_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_33_address0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_33_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_33_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_33_address0 <= ap_const_lv64_7(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_33_address0 <= ap_const_lv64_4(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            exp_x_33_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_33_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_33_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_33_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_33_address0;
        else 
            exp_x_33_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_33_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_33_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_33_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_33_address1 <= ap_const_lv64_A(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_33_address1 <= ap_const_lv64_1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_33_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_33_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_33_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_33_address1;
        else 
            exp_x_33_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_33_ce0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_33_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_33_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            exp_x_33_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_33_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_33_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_33_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_33_ce0;
        else 
            exp_x_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_33_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_33_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_33_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_33_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_33_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_33_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_33_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_33_ce1;
        else 
            exp_x_33_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_33_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_33_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_33_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_33_we0;
        else 
            exp_x_33_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_33_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_33_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_33_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_33_we1;
        else 
            exp_x_33_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_34_address0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_34_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_34_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_34_address0 <= ap_const_lv64_7(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_34_address0 <= ap_const_lv64_4(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            exp_x_34_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_34_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_34_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_34_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_34_address0;
        else 
            exp_x_34_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_34_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_34_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_34_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_34_address1 <= ap_const_lv64_A(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_34_address1 <= ap_const_lv64_1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_34_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_34_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_34_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_34_address1;
        else 
            exp_x_34_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_34_ce0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_34_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_34_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            exp_x_34_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_34_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_34_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_34_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_34_ce0;
        else 
            exp_x_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_34_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_34_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_34_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_34_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_34_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_34_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_34_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_34_ce1;
        else 
            exp_x_34_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_34_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_34_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_34_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_34_we0;
        else 
            exp_x_34_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_34_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_34_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_34_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_34_we1;
        else 
            exp_x_34_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_35_address0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_35_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_35_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_35_address0 <= ap_const_lv64_7(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_35_address0 <= ap_const_lv64_4(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            exp_x_35_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_35_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_35_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_35_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_35_address0;
        else 
            exp_x_35_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_35_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_35_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_35_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_35_address1 <= ap_const_lv64_A(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_35_address1 <= ap_const_lv64_1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_35_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_35_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_35_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_35_address1;
        else 
            exp_x_35_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_35_ce0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_35_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_35_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            exp_x_35_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_35_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_35_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_35_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_35_ce0;
        else 
            exp_x_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_35_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_35_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_35_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_35_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_35_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_35_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_35_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_35_ce1;
        else 
            exp_x_35_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_35_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_35_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_35_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_35_we0;
        else 
            exp_x_35_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_35_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_35_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_35_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_35_we1;
        else 
            exp_x_35_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_36_address0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_36_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_36_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_36_address0 <= ap_const_lv64_7(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_36_address0 <= ap_const_lv64_4(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            exp_x_36_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_36_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_36_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_36_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_36_address0;
        else 
            exp_x_36_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_36_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_36_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_36_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_36_address1 <= ap_const_lv64_A(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_36_address1 <= ap_const_lv64_1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_36_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_36_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_36_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_36_address1;
        else 
            exp_x_36_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_36_ce0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_36_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_36_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            exp_x_36_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_36_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_36_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_36_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_36_ce0;
        else 
            exp_x_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_36_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_36_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_36_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_36_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_36_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_36_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_36_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_36_ce1;
        else 
            exp_x_36_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_36_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_36_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_36_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_36_we0;
        else 
            exp_x_36_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_36_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_36_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_36_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_36_we1;
        else 
            exp_x_36_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_37_address0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_37_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_37_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_37_address0 <= ap_const_lv64_7(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_37_address0 <= ap_const_lv64_4(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            exp_x_37_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_37_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_37_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_37_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_37_address0;
        else 
            exp_x_37_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_37_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_37_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_37_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_37_address1 <= ap_const_lv64_A(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_37_address1 <= ap_const_lv64_1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_37_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_37_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_37_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_37_address1;
        else 
            exp_x_37_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_37_ce0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_37_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_37_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            exp_x_37_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_37_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_37_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_37_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_37_ce0;
        else 
            exp_x_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_37_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_37_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_37_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_37_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_37_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_37_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_37_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_37_ce1;
        else 
            exp_x_37_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_37_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_37_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_37_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_37_we0;
        else 
            exp_x_37_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_37_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_37_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_37_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_37_we1;
        else 
            exp_x_37_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_38_address0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_38_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_38_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_38_address0 <= ap_const_lv64_7(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_38_address0 <= ap_const_lv64_4(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            exp_x_38_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_38_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_38_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_38_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_38_address0;
        else 
            exp_x_38_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_38_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_38_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_38_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_38_address1 <= ap_const_lv64_A(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_38_address1 <= ap_const_lv64_1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_38_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_38_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_38_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_38_address1;
        else 
            exp_x_38_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_38_ce0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_38_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_38_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            exp_x_38_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_38_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_38_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_38_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_38_ce0;
        else 
            exp_x_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_38_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_38_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_38_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_38_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_38_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_38_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_38_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_38_ce1;
        else 
            exp_x_38_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_38_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_38_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_38_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_38_we0;
        else 
            exp_x_38_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_38_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_38_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_38_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_38_we1;
        else 
            exp_x_38_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_39_address0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_39_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_39_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_39_address0 <= ap_const_lv64_7(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_39_address0 <= ap_const_lv64_4(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            exp_x_39_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_39_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_39_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_39_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_39_address0;
        else 
            exp_x_39_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_39_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_39_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_39_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_39_address1 <= ap_const_lv64_A(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_39_address1 <= ap_const_lv64_1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_39_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_39_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_39_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_39_address1;
        else 
            exp_x_39_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_39_ce0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_39_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_39_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            exp_x_39_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_39_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_39_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_39_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_39_ce0;
        else 
            exp_x_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_39_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_39_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_39_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_39_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_39_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_39_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_39_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_39_ce1;
        else 
            exp_x_39_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_39_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_39_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_39_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_39_we0;
        else 
            exp_x_39_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_39_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_39_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_39_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_39_we1;
        else 
            exp_x_39_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_3_address0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_3_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_3_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_3_address0 <= ap_const_lv64_9(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_3_address0 <= ap_const_lv64_3(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_3_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_3_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_3_address0;
        else 
            exp_x_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_3_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_3_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_3_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_3_address1 <= ap_const_lv64_6(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_3_address1 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_3_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_3_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_3_address1;
        else 
            exp_x_3_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_3_ce0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_3_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_3_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_3_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_3_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_3_ce0;
        else 
            exp_x_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_3_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_3_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_3_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_3_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_3_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_3_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_3_ce1;
        else 
            exp_x_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_3_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_3_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_3_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_3_we0;
        else 
            exp_x_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_3_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_3_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_3_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_3_we1;
        else 
            exp_x_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_40_address0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_40_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_40_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_40_address0 <= ap_const_lv64_7(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_40_address0 <= ap_const_lv64_4(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            exp_x_40_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_40_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_40_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_40_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_40_address0;
        else 
            exp_x_40_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_40_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_40_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_40_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_40_address1 <= ap_const_lv64_A(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_40_address1 <= ap_const_lv64_1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_40_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_40_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_40_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_40_address1;
        else 
            exp_x_40_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_40_ce0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_40_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_40_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            exp_x_40_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_40_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_40_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_40_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_40_ce0;
        else 
            exp_x_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_40_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_40_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_40_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_40_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_40_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_40_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_40_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_40_ce1;
        else 
            exp_x_40_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_40_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_40_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_40_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_40_we0;
        else 
            exp_x_40_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_40_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_40_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_40_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_40_we1;
        else 
            exp_x_40_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_41_address0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_41_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_41_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_41_address0 <= ap_const_lv64_7(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_41_address0 <= ap_const_lv64_4(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            exp_x_41_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_41_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_41_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_41_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_41_address0;
        else 
            exp_x_41_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_41_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_41_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_41_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_41_address1 <= ap_const_lv64_A(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_41_address1 <= ap_const_lv64_1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_41_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_41_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_41_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_41_address1;
        else 
            exp_x_41_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_41_ce0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_41_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_41_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            exp_x_41_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_41_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_41_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_41_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_41_ce0;
        else 
            exp_x_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_41_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_41_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_41_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_41_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_41_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_41_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_41_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_41_ce1;
        else 
            exp_x_41_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_41_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_41_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_41_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_41_we0;
        else 
            exp_x_41_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_41_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_41_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_41_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_41_we1;
        else 
            exp_x_41_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_42_address0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_42_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_42_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_42_address0 <= ap_const_lv64_7(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_42_address0 <= ap_const_lv64_4(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            exp_x_42_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_42_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_42_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_42_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_42_address0;
        else 
            exp_x_42_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_42_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_42_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_42_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_42_address1 <= ap_const_lv64_A(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_42_address1 <= ap_const_lv64_1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_42_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_42_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_42_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_42_address1;
        else 
            exp_x_42_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_42_ce0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_42_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_42_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            exp_x_42_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_42_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_42_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_42_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_42_ce0;
        else 
            exp_x_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_42_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_42_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_42_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_42_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_42_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_42_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_42_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_42_ce1;
        else 
            exp_x_42_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_42_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_42_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_42_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_42_we0;
        else 
            exp_x_42_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_42_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_42_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_42_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_42_we1;
        else 
            exp_x_42_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_43_address0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_43_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_43_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_43_address0 <= ap_const_lv64_7(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_43_address0 <= ap_const_lv64_4(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            exp_x_43_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_43_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_43_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_43_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_43_address0;
        else 
            exp_x_43_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_43_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_43_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_43_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_43_address1 <= ap_const_lv64_A(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_43_address1 <= ap_const_lv64_1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_43_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_43_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_43_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_43_address1;
        else 
            exp_x_43_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_43_ce0_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_43_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_43_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            exp_x_43_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_43_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_43_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_43_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_43_ce0;
        else 
            exp_x_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_43_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_43_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_43_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_43_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_43_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_43_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_43_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_43_ce1;
        else 
            exp_x_43_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_43_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_43_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_43_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_43_we0;
        else 
            exp_x_43_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_43_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_43_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_43_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_43_we1;
        else 
            exp_x_43_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_44_address0_assign_proc : process(ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_44_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_44_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_44_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_44_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_44_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_44_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_44_address0;
        else 
            exp_x_44_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_44_address1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_44_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_44_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_44_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_44_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_44_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_44_address1;
        else 
            exp_x_44_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_44_ce0_assign_proc : process(ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_44_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_44_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_44_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_44_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_44_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_44_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_44_ce0;
        else 
            exp_x_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_44_ce1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_44_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_44_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_44_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_44_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_44_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_44_ce1;
        else 
            exp_x_44_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_44_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_44_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_44_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_44_we0;
        else 
            exp_x_44_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_44_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_44_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_44_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_44_we1;
        else 
            exp_x_44_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_45_address0_assign_proc : process(ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_45_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_45_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_45_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_45_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_45_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_45_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_45_address0;
        else 
            exp_x_45_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_45_address1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_45_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_45_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_45_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_45_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_45_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_45_address1;
        else 
            exp_x_45_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_45_ce0_assign_proc : process(ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_45_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_45_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_45_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_45_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_45_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_45_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_45_ce0;
        else 
            exp_x_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_45_ce1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_45_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_45_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_45_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_45_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_45_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_45_ce1;
        else 
            exp_x_45_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_45_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_45_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_45_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_45_we0;
        else 
            exp_x_45_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_45_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_45_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_45_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_45_we1;
        else 
            exp_x_45_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_46_address0_assign_proc : process(ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_46_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_46_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_46_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_46_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_46_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_46_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_46_address0;
        else 
            exp_x_46_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_46_address1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_46_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_46_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_46_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_46_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_46_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_46_address1;
        else 
            exp_x_46_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_46_ce0_assign_proc : process(ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_46_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_46_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_46_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_46_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_46_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_46_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_46_ce0;
        else 
            exp_x_46_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_46_ce1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_46_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_46_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_46_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_46_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_46_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_46_ce1;
        else 
            exp_x_46_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_46_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_46_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_46_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_46_we0;
        else 
            exp_x_46_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_46_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_46_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_46_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_46_we1;
        else 
            exp_x_46_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_47_address0_assign_proc : process(ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_47_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_47_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_47_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_47_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_47_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_47_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_47_address0;
        else 
            exp_x_47_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_47_address1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_47_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_47_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_47_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_47_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_47_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_47_address1;
        else 
            exp_x_47_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_47_ce0_assign_proc : process(ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_47_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_47_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_47_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_47_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_47_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_47_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_47_ce0;
        else 
            exp_x_47_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_47_ce1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_47_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_47_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_47_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_47_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_47_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_47_ce1;
        else 
            exp_x_47_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_47_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_47_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_47_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_47_we0;
        else 
            exp_x_47_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_47_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_47_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_47_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_47_we1;
        else 
            exp_x_47_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_48_address0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_48_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_48_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_48_address0 <= ap_const_lv64_9(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_48_address0 <= ap_const_lv64_3(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_48_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_48_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_48_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_48_address0;
        else 
            exp_x_48_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_48_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_48_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_48_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_48_address1 <= ap_const_lv64_6(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_48_address1 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_48_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_48_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_48_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_48_address1;
        else 
            exp_x_48_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_48_ce0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_48_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_48_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_48_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_48_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_48_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_48_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_48_ce0;
        else 
            exp_x_48_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_48_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_48_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_48_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_48_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_48_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_48_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_48_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_48_ce1;
        else 
            exp_x_48_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_48_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_48_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_48_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_48_we0;
        else 
            exp_x_48_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_48_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_48_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_48_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_48_we1;
        else 
            exp_x_48_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_49_address0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_49_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_49_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_49_address0 <= ap_const_lv64_9(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_49_address0 <= ap_const_lv64_3(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_49_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_49_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_49_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_49_address0;
        else 
            exp_x_49_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_49_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_49_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_49_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_49_address1 <= ap_const_lv64_6(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_49_address1 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_49_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_49_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_49_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_49_address1;
        else 
            exp_x_49_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_49_ce0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_49_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_49_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_49_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_49_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_49_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_49_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_49_ce0;
        else 
            exp_x_49_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_49_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_49_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_49_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_49_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_49_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_49_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_49_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_49_ce1;
        else 
            exp_x_49_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_49_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_49_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_49_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_49_we0;
        else 
            exp_x_49_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_49_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_49_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_49_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_49_we1;
        else 
            exp_x_49_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_4_address0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_4_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_4_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_4_address0 <= ap_const_lv64_9(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_4_address0 <= ap_const_lv64_3(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_4_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_4_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_4_address0;
        else 
            exp_x_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_4_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_4_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_4_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_4_address1 <= ap_const_lv64_6(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_4_address1 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_4_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_4_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_4_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_4_address1;
        else 
            exp_x_4_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_4_ce0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_4_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_4_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_4_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_4_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_4_ce0;
        else 
            exp_x_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_4_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_4_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_4_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_4_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_4_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_4_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_4_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_4_ce1;
        else 
            exp_x_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_4_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_4_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_4_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_4_we0;
        else 
            exp_x_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_4_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_4_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_4_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_4_we1;
        else 
            exp_x_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_50_address0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_50_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_50_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_50_address0 <= ap_const_lv64_9(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_50_address0 <= ap_const_lv64_3(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_50_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_50_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_50_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_50_address0;
        else 
            exp_x_50_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_50_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_50_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_50_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_50_address1 <= ap_const_lv64_6(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_50_address1 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_50_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_50_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_50_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_50_address1;
        else 
            exp_x_50_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_50_ce0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_50_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_50_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_50_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_50_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_50_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_50_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_50_ce0;
        else 
            exp_x_50_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_50_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_50_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_50_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_50_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_50_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_50_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_50_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_50_ce1;
        else 
            exp_x_50_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_50_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_50_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_50_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_50_we0;
        else 
            exp_x_50_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_50_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_50_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_50_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_50_we1;
        else 
            exp_x_50_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_51_address0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_51_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_51_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_51_address0 <= ap_const_lv64_9(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_51_address0 <= ap_const_lv64_3(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_51_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_51_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_51_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_51_address0;
        else 
            exp_x_51_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_51_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_51_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_51_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_51_address1 <= ap_const_lv64_6(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_51_address1 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_51_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_51_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_51_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_51_address1;
        else 
            exp_x_51_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_51_ce0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_51_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_51_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_51_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_51_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_51_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_51_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_51_ce0;
        else 
            exp_x_51_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_51_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_51_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_51_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_51_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_51_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_51_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_51_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_51_ce1;
        else 
            exp_x_51_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_51_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_51_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_51_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_51_we0;
        else 
            exp_x_51_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_51_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_51_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_51_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_51_we1;
        else 
            exp_x_51_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_52_address0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_52_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_52_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_52_address0 <= ap_const_lv64_9(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_52_address0 <= ap_const_lv64_3(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_52_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_52_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_52_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_52_address0;
        else 
            exp_x_52_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_52_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_52_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_52_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_52_address1 <= ap_const_lv64_6(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_52_address1 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_52_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_52_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_52_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_52_address1;
        else 
            exp_x_52_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_52_ce0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_52_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_52_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_52_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_52_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_52_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_52_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_52_ce0;
        else 
            exp_x_52_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_52_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_52_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_52_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_52_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_52_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_52_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_52_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_52_ce1;
        else 
            exp_x_52_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_52_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_52_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_52_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_52_we0;
        else 
            exp_x_52_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_52_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_52_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_52_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_52_we1;
        else 
            exp_x_52_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_53_address0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_53_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_53_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_53_address0 <= ap_const_lv64_9(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_53_address0 <= ap_const_lv64_3(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_53_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_53_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_53_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_53_address0;
        else 
            exp_x_53_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_53_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_53_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_53_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_53_address1 <= ap_const_lv64_6(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_53_address1 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_53_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_53_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_53_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_53_address1;
        else 
            exp_x_53_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_53_ce0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_53_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_53_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_53_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_53_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_53_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_53_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_53_ce0;
        else 
            exp_x_53_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_53_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_53_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_53_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_53_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_53_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_53_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_53_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_53_ce1;
        else 
            exp_x_53_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_53_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_53_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_53_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_53_we0;
        else 
            exp_x_53_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_53_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_53_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_53_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_53_we1;
        else 
            exp_x_53_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_54_address0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_54_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_54_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_54_address0 <= ap_const_lv64_9(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_54_address0 <= ap_const_lv64_3(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_54_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_54_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_54_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_54_address0;
        else 
            exp_x_54_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_54_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_54_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_54_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_54_address1 <= ap_const_lv64_6(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_54_address1 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_54_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_54_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_54_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_54_address1;
        else 
            exp_x_54_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_54_ce0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_54_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_54_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_54_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_54_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_54_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_54_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_54_ce0;
        else 
            exp_x_54_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_54_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_54_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_54_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_54_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_54_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_54_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_54_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_54_ce1;
        else 
            exp_x_54_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_54_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_54_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_54_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_54_we0;
        else 
            exp_x_54_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_54_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_54_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_54_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_54_we1;
        else 
            exp_x_54_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_55_address0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_55_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_55_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_55_address0 <= ap_const_lv64_9(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_55_address0 <= ap_const_lv64_3(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_55_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_55_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_55_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_55_address0;
        else 
            exp_x_55_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_55_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_55_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_55_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_55_address1 <= ap_const_lv64_6(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_55_address1 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_55_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_55_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_55_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_55_address1;
        else 
            exp_x_55_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_55_ce0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_55_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_55_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_55_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_55_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_55_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_55_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_55_ce0;
        else 
            exp_x_55_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_55_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_55_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_55_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_55_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_55_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_55_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_55_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_55_ce1;
        else 
            exp_x_55_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_55_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_55_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_55_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_55_we0;
        else 
            exp_x_55_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_55_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_55_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_55_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_55_we1;
        else 
            exp_x_55_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_56_address0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_56_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_56_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_56_address0 <= ap_const_lv64_9(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_56_address0 <= ap_const_lv64_3(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_56_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_56_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_56_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_56_address0;
        else 
            exp_x_56_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_56_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_56_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_56_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_56_address1 <= ap_const_lv64_6(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_56_address1 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_56_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_56_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_56_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_56_address1;
        else 
            exp_x_56_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_56_ce0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_56_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_56_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_56_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_56_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_56_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_56_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_56_ce0;
        else 
            exp_x_56_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_56_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_56_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_56_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_56_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_56_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_56_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_56_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_56_ce1;
        else 
            exp_x_56_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_56_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_56_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_56_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_56_we0;
        else 
            exp_x_56_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_56_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_56_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_56_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_56_we1;
        else 
            exp_x_56_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_57_address0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_57_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_57_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_57_address0 <= ap_const_lv64_9(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_57_address0 <= ap_const_lv64_3(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_57_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_57_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_57_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_57_address0;
        else 
            exp_x_57_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_57_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_57_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_57_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_57_address1 <= ap_const_lv64_6(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_57_address1 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_57_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_57_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_57_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_57_address1;
        else 
            exp_x_57_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_57_ce0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_57_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_57_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_57_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_57_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_57_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_57_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_57_ce0;
        else 
            exp_x_57_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_57_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_57_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_57_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_57_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_57_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_57_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_57_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_57_ce1;
        else 
            exp_x_57_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_57_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_57_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_57_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_57_we0;
        else 
            exp_x_57_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_57_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_57_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_57_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_57_we1;
        else 
            exp_x_57_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_58_address0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_58_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_58_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_58_address0 <= ap_const_lv64_9(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_58_address0 <= ap_const_lv64_3(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_58_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_58_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_58_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_58_address0;
        else 
            exp_x_58_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_58_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_58_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_58_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_58_address1 <= ap_const_lv64_6(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_58_address1 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_58_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_58_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_58_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_58_address1;
        else 
            exp_x_58_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_58_ce0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_58_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_58_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_58_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_58_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_58_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_58_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_58_ce0;
        else 
            exp_x_58_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_58_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_58_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_58_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_58_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_58_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_58_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_58_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_58_ce1;
        else 
            exp_x_58_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_58_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_58_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_58_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_58_we0;
        else 
            exp_x_58_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_58_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_58_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_58_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_58_we1;
        else 
            exp_x_58_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_59_address0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_59_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_59_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_59_address0 <= ap_const_lv64_9(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_59_address0 <= ap_const_lv64_3(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_59_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_59_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_59_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_59_address0;
        else 
            exp_x_59_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_59_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_59_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_59_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_59_address1 <= ap_const_lv64_6(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_59_address1 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_59_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_59_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_59_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_59_address1;
        else 
            exp_x_59_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_59_ce0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_59_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_59_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_59_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_59_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_59_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_59_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_59_ce0;
        else 
            exp_x_59_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_59_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_59_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_59_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_59_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_59_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_59_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_59_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_59_ce1;
        else 
            exp_x_59_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_59_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_59_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_59_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_59_we0;
        else 
            exp_x_59_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_59_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_59_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_59_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_59_we1;
        else 
            exp_x_59_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_5_address0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_5_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_5_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_5_address0 <= ap_const_lv64_9(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_5_address0 <= ap_const_lv64_3(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_5_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_5_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_5_address0;
        else 
            exp_x_5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_5_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_5_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_5_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_5_address1 <= ap_const_lv64_6(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_5_address1 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_5_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_5_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_5_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_5_address1;
        else 
            exp_x_5_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_5_ce0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_5_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_5_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_5_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_5_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_5_ce0;
        else 
            exp_x_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_5_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_5_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_5_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_5_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_5_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_5_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_5_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_5_ce1;
        else 
            exp_x_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_5_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_5_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_5_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_5_we0;
        else 
            exp_x_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_5_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_5_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_5_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_5_we1;
        else 
            exp_x_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_60_address0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_60_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_60_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_60_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_60_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_60_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_60_address0;
        else 
            exp_x_60_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_60_ce0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_60_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_60_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_60_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_60_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_60_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_60_ce0;
        else 
            exp_x_60_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_60_ce1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_60_ce1, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_60_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_60_ce1;
        else 
            exp_x_60_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_60_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_60_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_60_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_60_we0;
        else 
            exp_x_60_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_61_address0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_61_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_61_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_61_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_61_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_61_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_61_address0;
        else 
            exp_x_61_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_61_ce0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_61_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_61_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_61_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_61_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_61_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_61_ce0;
        else 
            exp_x_61_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_61_ce1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_61_ce1, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_61_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_61_ce1;
        else 
            exp_x_61_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_61_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_61_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_61_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_61_we0;
        else 
            exp_x_61_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_62_address0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_62_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_62_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_62_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_62_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_62_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_62_address0;
        else 
            exp_x_62_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_62_ce0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_62_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_62_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_62_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_62_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_62_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_62_ce0;
        else 
            exp_x_62_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_62_ce1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_62_ce1, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_62_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_62_ce1;
        else 
            exp_x_62_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_62_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_62_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_62_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_62_we0;
        else 
            exp_x_62_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_63_address0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_63_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_63_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_63_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_63_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_63_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_63_address0;
        else 
            exp_x_63_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_63_ce0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_63_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_63_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_63_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_63_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_63_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_63_ce0;
        else 
            exp_x_63_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_63_ce1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_63_ce1, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_63_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_63_ce1;
        else 
            exp_x_63_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_63_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_63_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_63_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_63_we0;
        else 
            exp_x_63_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_6_address0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_6_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_6_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_6_address0 <= ap_const_lv64_9(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_6_address0 <= ap_const_lv64_3(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_6_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_6_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_6_address0;
        else 
            exp_x_6_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_6_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_6_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_6_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_6_address1 <= ap_const_lv64_6(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_6_address1 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_6_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_6_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_6_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_6_address1;
        else 
            exp_x_6_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_6_ce0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_6_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_6_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_6_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_6_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_6_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_6_ce0;
        else 
            exp_x_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_6_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_6_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_6_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_6_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_6_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_6_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_6_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_6_ce1;
        else 
            exp_x_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_6_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_6_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_6_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_6_we0;
        else 
            exp_x_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_6_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_6_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_6_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_6_we1;
        else 
            exp_x_6_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_7_address0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_7_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_7_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_7_address0 <= ap_const_lv64_9(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_7_address0 <= ap_const_lv64_3(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_7_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_7_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_7_address0;
        else 
            exp_x_7_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_7_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_7_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_7_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_7_address1 <= ap_const_lv64_6(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_7_address1 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_7_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_7_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_7_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_7_address1;
        else 
            exp_x_7_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_7_ce0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_7_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_7_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_7_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_7_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_7_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_7_ce0;
        else 
            exp_x_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_7_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_7_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_7_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_7_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_7_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_7_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_7_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_7_ce1;
        else 
            exp_x_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_7_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_7_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_7_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_7_we0;
        else 
            exp_x_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_7_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_7_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_7_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_7_we1;
        else 
            exp_x_7_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_8_address0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_8_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_8_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_8_address0 <= ap_const_lv64_9(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_8_address0 <= ap_const_lv64_3(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_8_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_8_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_8_address0;
        else 
            exp_x_8_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_8_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_8_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_8_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_8_address1 <= ap_const_lv64_6(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_8_address1 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_8_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_8_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_8_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_8_address1;
        else 
            exp_x_8_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_8_ce0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_8_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_8_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_8_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_8_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_8_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_8_ce0;
        else 
            exp_x_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_8_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_8_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_8_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_8_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_8_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_8_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_8_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_8_ce1;
        else 
            exp_x_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_8_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_8_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_8_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_8_we0;
        else 
            exp_x_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_8_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_8_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_8_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_8_we1;
        else 
            exp_x_8_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_9_address0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_9_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_9_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_9_address0 <= ap_const_lv64_9(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_9_address0 <= ap_const_lv64_3(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_9_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_9_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_9_address0;
        else 
            exp_x_9_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_9_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_9_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_9_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_9_address1 <= ap_const_lv64_6(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_9_address1 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_9_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_9_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_9_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_9_address1;
        else 
            exp_x_9_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_9_ce0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_9_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_9_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_9_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_9_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_9_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_9_ce0;
        else 
            exp_x_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_9_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_9_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_9_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_9_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_9_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_9_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_9_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_9_ce1;
        else 
            exp_x_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_9_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_9_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_9_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_9_we0;
        else 
            exp_x_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_9_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_9_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_9_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_9_we1;
        else 
            exp_x_9_we1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_address0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_address0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_address0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_address0 <= ap_const_lv64_9(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_address0 <= ap_const_lv64_3(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_address0;
        else 
            exp_x_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_address1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_address1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_address1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            exp_x_address1 <= ap_const_lv64_6(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            exp_x_address1 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_address1;
        else 
            exp_x_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    exp_x_ce0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_ce0, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_ce0, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_ce0;
        else 
            exp_x_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_ce1_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_ce1, grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_ce1, ap_CS_fsm_state35, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            exp_x_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            exp_x_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_exp_x_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_ce1;
        else 
            exp_x_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_we0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_we0, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_we0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_we0;
        else 
            exp_x_we0 <= ap_const_logic_0;
        end if; 
    end process;


    exp_x_we1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_we1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            exp_x_we1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_exp_x_we1;
        else 
            exp_x_we1 <= ap_const_logic_0;
        end if; 
    end process;


    grp_bf16add_fast_fu_2967_a_bits_assign_proc : process(ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, reg_3397, ap_CS_fsm_state26, sum_bf16_45_reg_4095)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            grp_bf16add_fast_fu_2967_a_bits <= sum_bf16_45_reg_4095;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            grp_bf16add_fast_fu_2967_a_bits <= reg_3397;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_bf16add_fast_fu_2967_a_bits <= ap_const_lv16_0;
        else 
            grp_bf16add_fast_fu_2967_a_bits <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_ap_start <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_ap_start_reg;
    grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_ap_start <= grp_float_safe_softmax3_64_Pipeline_step_loop69_fu_3080_ap_start_reg;
    grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_ap_start <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_ap_start_reg;

    grp_fmaxf_fu_2954_x_assign_proc : process(reg_3391, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state26, max_val_46_reg_4090, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out63, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_grp_fmaxf_fu_2954_p_din1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fmaxf_fu_2954_x <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_grp_fmaxf_fu_2954_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_fmaxf_fu_2954_x <= max_val_46_reg_4090;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            grp_fmaxf_fu_2954_x <= reg_3391;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fmaxf_fu_2954_x <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out63;
        else 
            grp_fmaxf_fu_2954_x <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fmaxf_fu_2954_y_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state26, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out1, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out3, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out5, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out7, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out9, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out11, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out13, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out15, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out16, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out18, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out20, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out22, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out24, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out26, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out28, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out30, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out32, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out34, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out36, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out38, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out40, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out42, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out44, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out46, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out48, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out50, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out52, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out54, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out56, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out58, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out60, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out62, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_grp_fmaxf_fu_2954_p_din2, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fmaxf_fu_2954_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_grp_fmaxf_fu_2954_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            grp_fmaxf_fu_2954_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fmaxf_fu_2954_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            grp_fmaxf_fu_2954_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_fmaxf_fu_2954_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out7;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            grp_fmaxf_fu_2954_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out9;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_fmaxf_fu_2954_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out11;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            grp_fmaxf_fu_2954_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out13;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_fmaxf_fu_2954_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out15;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            grp_fmaxf_fu_2954_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out16;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fmaxf_fu_2954_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out18;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            grp_fmaxf_fu_2954_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out20;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fmaxf_fu_2954_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out22;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fmaxf_fu_2954_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out24;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fmaxf_fu_2954_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out26;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fmaxf_fu_2954_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out28;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_fmaxf_fu_2954_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out30;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fmaxf_fu_2954_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out32;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fmaxf_fu_2954_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out34;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fmaxf_fu_2954_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out36;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fmaxf_fu_2954_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out38;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fmaxf_fu_2954_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out40;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fmaxf_fu_2954_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out42;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fmaxf_fu_2954_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out44;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fmaxf_fu_2954_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out46;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fmaxf_fu_2954_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out48;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fmaxf_fu_2954_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out50;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fmaxf_fu_2954_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out52;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fmaxf_fu_2954_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out54;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fmaxf_fu_2954_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out56;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fmaxf_fu_2954_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out58;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fmaxf_fu_2954_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out60;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fmaxf_fu_2954_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out62;
        else 
            grp_fmaxf_fu_2954_y <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fmaxf_fu_2960_x_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, grp_fmaxf_fu_2954_ap_return, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_grp_fmaxf_fu_2960_p_din1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fmaxf_fu_2960_x <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_grp_fmaxf_fu_2960_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            grp_fmaxf_fu_2960_x <= grp_fmaxf_fu_2954_ap_return;
        else 
            grp_fmaxf_fu_2960_x <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fmaxf_fu_2960_y_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out2, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out4, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out6, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out8, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out10, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out12, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out14, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out17, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out19, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out21, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out23, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out25, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out27, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out29, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out31, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out33, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out35, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out37, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out39, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out41, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out43, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out45, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out47, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out49, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out51, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out53, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out55, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out57, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out59, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out61, grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_grp_fmaxf_fu_2960_p_din2, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fmaxf_fu_2960_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_grp_fmaxf_fu_2960_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            grp_fmaxf_fu_2960_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fmaxf_fu_2960_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            grp_fmaxf_fu_2960_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            grp_fmaxf_fu_2960_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out6;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            grp_fmaxf_fu_2960_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out8;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_fmaxf_fu_2960_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out10;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            grp_fmaxf_fu_2960_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out12;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            grp_fmaxf_fu_2960_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out14;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fmaxf_fu_2960_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out17;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            grp_fmaxf_fu_2960_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out19;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fmaxf_fu_2960_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out21;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fmaxf_fu_2960_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out23;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fmaxf_fu_2960_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out25;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fmaxf_fu_2960_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out27;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_fmaxf_fu_2960_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out29;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fmaxf_fu_2960_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out31;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fmaxf_fu_2960_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out33;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fmaxf_fu_2960_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out35;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fmaxf_fu_2960_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out37;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fmaxf_fu_2960_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out39;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fmaxf_fu_2960_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out41;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fmaxf_fu_2960_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out43;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fmaxf_fu_2960_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out45;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fmaxf_fu_2960_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out47;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fmaxf_fu_2960_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out49;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fmaxf_fu_2960_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out51;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fmaxf_fu_2960_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out53;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fmaxf_fu_2960_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out55;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fmaxf_fu_2960_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out57;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fmaxf_fu_2960_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out59;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fmaxf_fu_2960_y <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_p_out61;
        else 
            grp_fmaxf_fu_2960_y <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_3379_ce_assign_proc : process(ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_ap_done, ap_CS_fsm_state35)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state39) or ((grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state35)))) then 
            grp_fu_3379_ce <= ap_const_logic_1;
        else 
            grp_fu_3379_ce <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln1195_1_fu_3659_p2 <= "1" when (trunc_ln1195_fu_3649_p1 = ap_const_lv23_0) else "0";
    icmp_ln1195_fu_3653_p2 <= "0" when (tmp_s_fu_3639_p4 = ap_const_lv8_FF) else "1";
    inv_sum_fu_3698_p3 <= 
        div_i_reg_5861 when (and_ln1195_fu_3693_p2(0) = '1') else 
        ap_const_lv32_0;
    or_ln1195_fu_3689_p2 <= (icmp_ln1195_reg_4106 or icmp_ln1195_1_reg_4111);
    tmp_s_fu_3639_p4 <= bitcast_ln1195_fu_3635_p1(30 downto 23);
    trunc_ln1195_fu_3649_p1 <= bitcast_ln1195_fu_3635_p1(23 - 1 downto 0);

    x_0_address0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address0, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            x_0_address0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_0_address0 <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address0;
        else 
            x_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_0_address1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address1, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address1, ap_CS_fsm_state2, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            x_0_address1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_0_address1 <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address1;
        else 
            x_0_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_0_address10_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address10, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address10, ap_CS_fsm_state2, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            x_0_address10 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address10;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_0_address10 <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address10;
        else 
            x_0_address10 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_0_address11_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address11, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address11, ap_CS_fsm_state2, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            x_0_address11 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address11;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_0_address11 <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address11;
        else 
            x_0_address11 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_0_address12_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address12, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address12, ap_CS_fsm_state2, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            x_0_address12 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address12;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_0_address12 <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address12;
        else 
            x_0_address12 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_0_address13_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address13, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address13, ap_CS_fsm_state2, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            x_0_address13 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address13;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_0_address13 <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address13;
        else 
            x_0_address13 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_0_address14_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address14, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address14, ap_CS_fsm_state2, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            x_0_address14 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address14;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_0_address14 <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address14;
        else 
            x_0_address14 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_0_address15_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address15, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address15, ap_CS_fsm_state2, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            x_0_address15 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address15;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_0_address15 <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address15;
        else 
            x_0_address15 <= "XXXXXXXXXX";
        end if; 
    end process;

    x_0_address16 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address16;

    x_0_address2_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address2, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address2, ap_CS_fsm_state2, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            x_0_address2 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_0_address2 <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address2;
        else 
            x_0_address2 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_0_address3_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address3, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address3, ap_CS_fsm_state2, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            x_0_address3 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_0_address3 <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address3;
        else 
            x_0_address3 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_0_address4_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address4, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address4, ap_CS_fsm_state2, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            x_0_address4 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_0_address4 <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address4;
        else 
            x_0_address4 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_0_address5_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address5, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address5, ap_CS_fsm_state2, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            x_0_address5 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_0_address5 <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address5;
        else 
            x_0_address5 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_0_address6_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address6, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address6, ap_CS_fsm_state2, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            x_0_address6 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address6;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_0_address6 <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address6;
        else 
            x_0_address6 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_0_address7_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address7, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address7, ap_CS_fsm_state2, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            x_0_address7 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address7;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_0_address7 <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address7;
        else 
            x_0_address7 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_0_address8_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address8, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address8, ap_CS_fsm_state2, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            x_0_address8 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address8;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_0_address8 <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address8;
        else 
            x_0_address8 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_0_address9_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address9, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address9, ap_CS_fsm_state2, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            x_0_address9 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_address9;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_0_address9 <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_address9;
        else 
            x_0_address9 <= "XXXXXXXXXX";
        end if; 
    end process;


    x_0_ce0_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce0, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            x_0_ce0 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_0_ce0 <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce0;
        else 
            x_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_0_ce1_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce1, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce1, ap_CS_fsm_state2, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            x_0_ce1 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_0_ce1 <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce1;
        else 
            x_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    x_0_ce10_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce10, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce10, ap_CS_fsm_state2, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            x_0_ce10 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce10;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_0_ce10 <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce10;
        else 
            x_0_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    x_0_ce11_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce11, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce11, ap_CS_fsm_state2, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            x_0_ce11 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce11;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_0_ce11 <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce11;
        else 
            x_0_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    x_0_ce12_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce12, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce12, ap_CS_fsm_state2, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            x_0_ce12 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce12;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_0_ce12 <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce12;
        else 
            x_0_ce12 <= ap_const_logic_0;
        end if; 
    end process;


    x_0_ce13_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce13, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce13, ap_CS_fsm_state2, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            x_0_ce13 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce13;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_0_ce13 <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce13;
        else 
            x_0_ce13 <= ap_const_logic_0;
        end if; 
    end process;


    x_0_ce14_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce14, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce14, ap_CS_fsm_state2, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            x_0_ce14 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce14;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_0_ce14 <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce14;
        else 
            x_0_ce14 <= ap_const_logic_0;
        end if; 
    end process;


    x_0_ce15_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce15, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce15, ap_CS_fsm_state2, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            x_0_ce15 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce15;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_0_ce15 <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce15;
        else 
            x_0_ce15 <= ap_const_logic_0;
        end if; 
    end process;


    x_0_ce16_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce16, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            x_0_ce16 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce16;
        else 
            x_0_ce16 <= ap_const_logic_0;
        end if; 
    end process;


    x_0_ce2_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce2, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce2, ap_CS_fsm_state2, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            x_0_ce2 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_0_ce2 <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce2;
        else 
            x_0_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    x_0_ce3_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce3, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce3, ap_CS_fsm_state2, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            x_0_ce3 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_0_ce3 <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce3;
        else 
            x_0_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    x_0_ce4_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce4, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce4, ap_CS_fsm_state2, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            x_0_ce4 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_0_ce4 <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce4;
        else 
            x_0_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    x_0_ce5_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce5, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce5, ap_CS_fsm_state2, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            x_0_ce5 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_0_ce5 <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce5;
        else 
            x_0_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    x_0_ce6_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce6, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce6, ap_CS_fsm_state2, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            x_0_ce6 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce6;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_0_ce6 <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce6;
        else 
            x_0_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    x_0_ce7_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce7, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce7, ap_CS_fsm_state2, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            x_0_ce7 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce7;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_0_ce7 <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce7;
        else 
            x_0_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    x_0_ce8_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce8, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce8, ap_CS_fsm_state2, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            x_0_ce8 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce8;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_0_ce8 <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce8;
        else 
            x_0_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    x_0_ce9_assign_proc : process(grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce9, grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce9, ap_CS_fsm_state2, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            x_0_ce9 <= grp_float_safe_softmax3_64_Pipeline_exp_and_bucket_fu_3008_x_0_ce9;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_0_ce9 <= grp_float_safe_softmax3_64_Pipeline_step_loop_fu_2884_x_0_ce9;
        else 
            x_0_ce9 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
