#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Mar  7 11:22:27 2025
# Process ID: 8516
# Current directory: C:/Users/kccistc/Desktop/FPGA_Harman/Fsm_Clock/Fsm_Clock.runs/synth_1
# Command line: vivado.exe -log Top_Upcounter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Upcounter.tcl
# Log file: C:/Users/kccistc/Desktop/FPGA_Harman/Fsm_Clock/Fsm_Clock.runs/synth_1/Top_Upcounter.vds
# Journal file: C:/Users/kccistc/Desktop/FPGA_Harman/Fsm_Clock/Fsm_Clock.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top_Upcounter.tcl -notrace
Command: synth_design -top Top_Upcounter -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5948
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1103.172 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Upcounter' [C:/Users/kccistc/Desktop/FPGA_Harman/Fsm_Clock/Fsm_Clock.srcs/sources_1/imports/Downloads/counter_10000.v:3]
INFO: [Synth 8-6157] synthesizing module 'tick_100hz' [C:/Users/kccistc/Desktop/FPGA_Harman/Fsm_Clock/Fsm_Clock.srcs/sources_1/imports/Downloads/counter_10000.v:57]
	Parameter STOP bound to: 1'b0 
	Parameter RUN bound to: 1'b1 
	Parameter FCOUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/FPGA_Harman/Fsm_Clock/Fsm_Clock.srcs/sources_1/imports/Downloads/counter_10000.v:80]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/FPGA_Harman/Fsm_Clock/Fsm_Clock.srcs/sources_1/imports/Downloads/counter_10000.v:97]
INFO: [Synth 8-6155] done synthesizing module 'tick_100hz' (1#1) [C:/Users/kccistc/Desktop/FPGA_Harman/Fsm_Clock/Fsm_Clock.srcs/sources_1/imports/Downloads/counter_10000.v:57]
INFO: [Synth 8-6157] synthesizing module 'counter_tick' [C:/Users/kccistc/Desktop/FPGA_Harman/Fsm_Clock/Fsm_Clock.srcs/sources_1/imports/Downloads/counter_10000.v:176]
	Parameter COUNT_MAX bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_tick' (2#1) [C:/Users/kccistc/Desktop/FPGA_Harman/Fsm_Clock/Fsm_Clock.srcs/sources_1/imports/Downloads/counter_10000.v:176]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller' [C:/Users/kccistc/Desktop/FPGA_Harman/Fsm_Clock/Fsm_Clock.srcs/sources_1/imports/FPGA_Harman/fnd_controlloer.v:3]
	Parameter BCD_BIT bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clock_devider' [C:/Users/kccistc/Desktop/FPGA_Harman/Fsm_Clock/Fsm_Clock.srcs/sources_1/imports/FPGA_Harman/fnd_controlloer.v:92]
	Parameter DELAY_TIME bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_devider' (3#1) [C:/Users/kccistc/Desktop/FPGA_Harman/Fsm_Clock/Fsm_Clock.srcs/sources_1/imports/FPGA_Harman/fnd_controlloer.v:92]
INFO: [Synth 8-6157] synthesizing module 'counter_4' [C:/Users/kccistc/Desktop/FPGA_Harman/Fsm_Clock/Fsm_Clock.srcs/sources_1/imports/FPGA_Harman/fnd_controlloer.v:117]
INFO: [Synth 8-6155] done synthesizing module 'counter_4' (4#1) [C:/Users/kccistc/Desktop/FPGA_Harman/Fsm_Clock/Fsm_Clock.srcs/sources_1/imports/FPGA_Harman/fnd_controlloer.v:117]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/Users/kccistc/Desktop/FPGA_Harman/Fsm_Clock/Fsm_Clock.srcs/sources_1/imports/FPGA_Harman/fnd_controlloer.v:61]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/FPGA_Harman/Fsm_Clock/Fsm_Clock.srcs/sources_1/imports/FPGA_Harman/fnd_controlloer.v:66]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (5#1) [C:/Users/kccistc/Desktop/FPGA_Harman/Fsm_Clock/Fsm_Clock.srcs/sources_1/imports/FPGA_Harman/fnd_controlloer.v:61]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [C:/Users/kccistc/Desktop/FPGA_Harman/Fsm_Clock/Fsm_Clock.srcs/sources_1/imports/FPGA_Harman/fnd_controlloer.v:76]
	Parameter BCD_BIT bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (6#1) [C:/Users/kccistc/Desktop/FPGA_Harman/Fsm_Clock/Fsm_Clock.srcs/sources_1/imports/FPGA_Harman/fnd_controlloer.v:76]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/Users/kccistc/Desktop/FPGA_Harman/Fsm_Clock/Fsm_Clock.srcs/sources_1/imports/FPGA_Harman/fnd_controlloer.v:133]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/FPGA_Harman/Fsm_Clock/Fsm_Clock.srcs/sources_1/imports/FPGA_Harman/fnd_controlloer.v:144]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (7#1) [C:/Users/kccistc/Desktop/FPGA_Harman/Fsm_Clock/Fsm_Clock.srcs/sources_1/imports/FPGA_Harman/fnd_controlloer.v:133]
INFO: [Synth 8-6157] synthesizing module 'bcdtoseg' [C:/Users/kccistc/Desktop/FPGA_Harman/Fsm_Clock/Fsm_Clock.srcs/sources_1/imports/FPGA_Harman/fnd_controlloer.v:154]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/FPGA_Harman/Fsm_Clock/Fsm_Clock.srcs/sources_1/imports/FPGA_Harman/fnd_controlloer.v:159]
INFO: [Synth 8-6155] done synthesizing module 'bcdtoseg' (8#1) [C:/Users/kccistc/Desktop/FPGA_Harman/Fsm_Clock/Fsm_Clock.srcs/sources_1/imports/FPGA_Harman/fnd_controlloer.v:154]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller' (9#1) [C:/Users/kccistc/Desktop/FPGA_Harman/Fsm_Clock/Fsm_Clock.srcs/sources_1/imports/FPGA_Harman/fnd_controlloer.v:3]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/kccistc/Desktop/FPGA_Harman/Fsm_Clock/Fsm_Clock.srcs/sources_1/imports/Downloads/counter_10000.v:213]
	Parameter STOP bound to: 3'b000 
	Parameter RUN bound to: 3'b001 
	Parameter CLEAR bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (10#1) [C:/Users/kccistc/Desktop/FPGA_Harman/Fsm_Clock/Fsm_Clock.srcs/sources_1/imports/Downloads/counter_10000.v:213]
INFO: [Synth 8-6155] done synthesizing module 'Top_Upcounter' (11#1) [C:/Users/kccistc/Desktop/FPGA_Harman/Fsm_Clock/Fsm_Clock.srcs/sources_1/imports/Downloads/counter_10000.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1103.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1103.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1103.172 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1103.172 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/kccistc/Desktop/FPGA_Harman/Fsm_Clock/Fsm_Clock.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/kccistc/Desktop/FPGA_Harman/Fsm_Clock/Fsm_Clock.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/kccistc/Desktop/FPGA_Harman/Fsm_Clock/Fsm_Clock.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Upcounter_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Upcounter_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1164.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1164.094 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1164.094 ; gain = 60.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1164.094 ; gain = 60.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1164.094 ; gain = 60.922
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'control_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    STOP |                               00 |                              000
                     RUN |                               01 |                              001
                   CLEAR |                               10 |                              010
                  iSTATE |                               11 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'control_unit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1164.094 ; gain = 60.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1164.094 ; gain = 60.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1170.297 ; gain = 67.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1190.039 ; gain = 86.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1206.652 ; gain = 103.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1222.422 ; gain = 119.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1222.422 ; gain = 119.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1222.422 ; gain = 119.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1222.422 ; gain = 119.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1222.422 ; gain = 119.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1222.422 ; gain = 119.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    37|
|3     |LUT1   |     6|
|4     |LUT2   |    82|
|5     |LUT3   |    36|
|6     |LUT4   |    54|
|7     |LUT5   |    64|
|8     |LUT6   |    66|
|9     |FDCE   |    73|
|10    |IBUF   |     4|
|11    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1222.422 ; gain = 119.250
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1222.422 ; gain = 58.328
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1222.422 ; gain = 119.250
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1234.504 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1234.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1234.504 ; gain = 131.332
INFO: [Common 17-1381] The checkpoint 'C:/Users/kccistc/Desktop/FPGA_Harman/Fsm_Clock/Fsm_Clock.runs/synth_1/Top_Upcounter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Upcounter_utilization_synth.rpt -pb Top_Upcounter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar  7 11:22:54 2025...
