INFO: [VRFC 10-163] Analyzing VHDL file "/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/vivado/final/final.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/rotacion/cordic/arctan_rom.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arctan_rom
INFO: [VRFC 10-163] Analyzing VHDL file "/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/rotacion/cordic/cordic.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cordic
INFO: [VRFC 10-163] Analyzing VHDL file "/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/rotacion/cordic/cordic_iter.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cordic_iter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/dp_ram/dp_ram.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dual_ram
INFO: [VRFC 10-163] Analyzing VHDL file "/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/uart/meta_harden.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity meta_harden
INFO: [VRFC 10-163] Analyzing VHDL file "/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/uart/uart_rx.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/uart/uart_controler.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_controler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/rotacion/cordic/pre_cordic.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pre_cordic
INFO: [VRFC 10-163] Analyzing VHDL file "/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/rotacion/rotador_equ.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rotador_equ
INFO: [VRFC 10-163] Analyzing VHDL file "/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/rotacion/rotador.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rotador
INFO: [VRFC 10-163] Analyzing VHDL file "/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/rotacion/rotador_controler.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rotador_controler
INFO: [VRFC 10-163] Analyzing VHDL file "/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/vga/vga_sync.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_sync
INFO: [VRFC 10-163] Analyzing VHDL file "/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/vga/gen_pixels.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gen_pixels
INFO: [VRFC 10-163] Analyzing VHDL file "/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/vga/vga_ctrl.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/driver.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity driver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/uart/uart_baud_gen.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_baud_gen
INFO: [VRFC 10-163] Analyzing VHDL file "/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/uart/uart_rx_ctl.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_rx_ctl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/codigo/toplvl.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity toplvl
