<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>depthwise</ModuleName>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>depthwise</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>6.912</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>2229</Best-caseLatency>
<Average-caseLatency>5604</Average-caseLatency>
<Worst-caseLatency>11679</Worst-caseLatency>
<Best-caseRealTimeLatency>22.290 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>56.040 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.117 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>2230 ~ 11680</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<SaveDWKernelNLOOP>
<Name>SaveDWKernelNLOOP</Name>
<TripCount>3</TripCount>
<Latency>60</Latency>
<AbsoluteTimeLatency>0.600 us</AbsoluteTimeLatency>
<IterationLatency>20</IterationLatency>
<PipelineDepth>20</PipelineDepth>
<SaveDWKernelYLOOP>
<Name>SaveDWKernelYLOOP</Name>
<TripCount>3</TripCount>
<Latency>18</Latency>
<AbsoluteTimeLatency>0.180 us</AbsoluteTimeLatency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<SaveDWKernelXLOOP>
<Name>SaveDWKernelXLOOP</Name>
<TripCount>3</TripCount>
<Latency>3</Latency>
<AbsoluteTimeLatency>30.000 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</SaveDWKernelXLOOP>
</SaveDWKernelYLOOP>
</SaveDWKernelNLOOP>
<SaveMapYLOOP>
<Name>SaveMapYLOOP</Name>
<TripCount>3</TripCount>
<Latency>156</Latency>
<AbsoluteTimeLatency>1.560 us</AbsoluteTimeLatency>
<IterationLatency>52</IterationLatency>
<PipelineDepth>52</PipelineDepth>
<SaveMapXLOOP>
<Name>SaveMapXLOOP</Name>
<TripCount>5</TripCount>
<Latency>50</Latency>
<AbsoluteTimeLatency>0.500 us</AbsoluteTimeLatency>
<IterationLatency>10</IterationLatency>
<PipelineDepth>10</PipelineDepth>
<SaveMapNLOOP>
<Name>SaveMapNLOOP</Name>
<TripCount>3</TripCount>
<Latency>7</Latency>
<AbsoluteTimeLatency>70.000 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>6</PipelineDepth>
</SaveMapNLOOP>
</SaveMapXLOOP>
</SaveMapYLOOP>
<DWOutYLOOP>
<Name>DWOutYLOOP</Name>
<TripCount>5</TripCount>
<Latency>2010 ~ 11460</Latency>
<AbsoluteTimeLatency>20.100 us ~ 0.115 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>402</min>
<max>2292</max>
</range>
</IterationLatency>
<PipelineDepth>402 ~ 2292</PipelineDepth>
<DWOutXLOOP>
<Name>DWOutXLOOP</Name>
<TripCount>5</TripCount>
<Latency>400 ~ 2290</Latency>
<AbsoluteTimeLatency>4.000 us ~ 22.900 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>80</min>
<max>458</max>
</range>
</IterationLatency>
<PipelineDepth>80 ~ 458</PipelineDepth>
<DWChannelLOOP>
<Name>DWChannelLOOP</Name>
<TripCount>3</TripCount>
<Latency>78 ~ 456</Latency>
<AbsoluteTimeLatency>0.780 us ~ 4.560 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>26</min>
<max>152</max>
</range>
</IterationLatency>
<PipelineDepth>26 ~ 152</PipelineDepth>
<DWKernelYLOOP>
<Name>DWKernelYLOOP</Name>
<TripCount>3</TripCount>
<Latency>24 ~ 150</Latency>
<AbsoluteTimeLatency>0.240 us ~ 1.500 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>8</min>
<max>50</max>
</range>
</IterationLatency>
<PipelineDepth>8 ~ 50</PipelineDepth>
<DWKernelXLOOP>
<Name>DWKernelXLOOP</Name>
<TripCount>3</TripCount>
<Latency>6 ~ 48</Latency>
<AbsoluteTimeLatency>60.000 ns ~ 0.480 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>16</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 16</PipelineDepth>
</DWKernelXLOOP>
</DWKernelYLOOP>
</DWChannelLOOP>
</DWOutXLOOP>
</DWOutYLOOP>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>68</BRAM_18K>
<AVAIL_BRAM>280</AVAIL_BRAM>
<UTIL_BRAM>24</UTIL_BRAM>
<DSP>6</DSP>
<AVAIL_DSP>220</AVAIL_DSP>
<UTIL_DSP>2</UTIL_DSP>
<FF>2054</FF>
<AVAIL_FF>106400</AVAIL_FF>
<UTIL_FF>1</UTIL_FF>
<LUT>2043</LUT>
<AVAIL_LUT>53200</AVAIL_LUT>
<UTIL_LUT>3</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>depthwise</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>depthwise</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>strm_in_TDATA</name>
<Object>strm_in_V_data_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_in_TVALID</name>
<Object>strm_in_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_in_TREADY</name>
<Object>strm_in_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_in_TLAST</name>
<Object>strm_in_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_in_TKEEP</name>
<Object>strm_in_V_keep_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_in_TSTRB</name>
<Object>strm_in_V_strb_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_out_TDATA</name>
<Object>strm_out_V_data_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_out_TVALID</name>
<Object>strm_out_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_out_TREADY</name>
<Object>strm_out_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_out_TLAST</name>
<Object>strm_out_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_out_TKEEP</name>
<Object>strm_out_V_keep_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>strm_out_TSTRB</name>
<Object>strm_out_V_strb_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>kernelN</name>
<Object>kernelN</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>kernelSize</name>
<Object>kernelSize</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>mapSizeX</name>
<Object>mapSizeX</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>mapSizeY</name>
<Object>mapSizeY</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>relu</name>
<Object>relu</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>bool</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

<FIFOInformation>
</FIFOInformation>

</profile>
