# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../SDDR_TT_TEST.srcs/sources_1/bd/TEST/ipshared/ec67/hdl" --include "../../../../../SDDR_TT_TEST.srcs/sources_1/bd/TEST/ipshared/8c62/hdl" --include "../../../../../SDDR_TT_TEST.srcs/sources_1/bd/TEST/ipshared/c923" --include "C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"TEST_wrapper_time_impl.v" \

# Do not sort compile order
nosort
