
CodesignSemiparamEQ.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000040c0  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000009e8  20000000  004040c0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00002114  200009e8  00404aa8  000209e8  2**3
                  ALLOC
  3 .heap         00000204  20002afc  00406bbc  000209e8  2**0
                  ALLOC
  4 .stack        00003000  20002d00  00406dc0  000209e8  2**0
                  ALLOC
  5 .ARM.attributes 00000030  00000000  00000000  000209e8  2**0
                  CONTENTS, READONLY
  6 .comment      000000ce  00000000  00000000  00020a18  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000a2ea  00000000  00000000  00020ae6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001b35  00000000  00000000  0002add0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000020f9  00000000  00000000  0002c905  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000002c0  00000000  00000000  0002e9fe  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000648  00000000  00000000  0002ecbe  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001f7da  00000000  00000000  0002f306  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00006d42  00000000  00000000  0004eae0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0009bf02  00000000  00000000  00055822  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000011f8  00000000  00000000  000f1724  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	00 5d 00 20 79 03 40 00 75 03 40 00 75 03 40 00     .]. y.@.u.@.u.@.
  400010:	75 03 40 00 75 03 40 00 75 03 40 00 00 00 00 00     u.@.u.@.u.@.....
	...
  40002c:	75 03 40 00 75 03 40 00 00 00 00 00 75 03 40 00     u.@.u.@.....u.@.
  40003c:	75 03 40 00 75 03 40 00 75 03 40 00 75 03 40 00     u.@.u.@.u.@.u.@.
  40004c:	75 03 40 00 75 03 40 00 75 03 40 00 75 03 40 00     u.@.u.@.u.@.u.@.
  40005c:	75 03 40 00 75 03 40 00 29 08 40 00 00 00 00 00     u.@.u.@.).@.....
  40006c:	75 03 40 00 75 03 40 00 75 03 40 00 75 03 40 00     u.@.u.@.u.@.u.@.
  40007c:	75 03 40 00 49 07 40 00 75 03 40 00 75 03 40 00     u.@.I.@.u.@.u.@.
  40008c:	75 03 40 00 75 03 40 00 75 03 40 00 75 03 40 00     u.@.u.@.u.@.u.@.
  40009c:	75 03 40 00 75 03 40 00 75 03 40 00 75 03 40 00     u.@.u.@.u.@.u.@.
  4000ac:	75 03 40 00 75 03 40 00 75 03 40 00 00 00 00 00     u.@.u.@.u.@.....
	...
  4000fc:	75 03 40 00 75 03 40 00 75 03 40 00                 u.@.u.@.u.@.

00400108 <__do_global_dtors_aux>:
  400108:	b510      	push	{r4, lr}
  40010a:	4c05      	ldr	r4, [pc, #20]	; (400120 <__do_global_dtors_aux+0x18>)
  40010c:	7823      	ldrb	r3, [r4, #0]
  40010e:	b933      	cbnz	r3, 40011e <__do_global_dtors_aux+0x16>
  400110:	4b04      	ldr	r3, [pc, #16]	; (400124 <__do_global_dtors_aux+0x1c>)
  400112:	b113      	cbz	r3, 40011a <__do_global_dtors_aux+0x12>
  400114:	4804      	ldr	r0, [pc, #16]	; (400128 <__do_global_dtors_aux+0x20>)
  400116:	f3af 8000 	nop.w
  40011a:	2301      	movs	r3, #1
  40011c:	7023      	strb	r3, [r4, #0]
  40011e:	bd10      	pop	{r4, pc}
  400120:	200009e8 	.word	0x200009e8
  400124:	00000000 	.word	0x00000000
  400128:	004040c0 	.word	0x004040c0

0040012c <frame_dummy>:
  40012c:	4b0c      	ldr	r3, [pc, #48]	; (400160 <frame_dummy+0x34>)
  40012e:	b143      	cbz	r3, 400142 <frame_dummy+0x16>
  400130:	480c      	ldr	r0, [pc, #48]	; (400164 <frame_dummy+0x38>)
  400132:	490d      	ldr	r1, [pc, #52]	; (400168 <frame_dummy+0x3c>)
  400134:	b510      	push	{r4, lr}
  400136:	f3af 8000 	nop.w
  40013a:	480c      	ldr	r0, [pc, #48]	; (40016c <frame_dummy+0x40>)
  40013c:	6803      	ldr	r3, [r0, #0]
  40013e:	b923      	cbnz	r3, 40014a <frame_dummy+0x1e>
  400140:	bd10      	pop	{r4, pc}
  400142:	480a      	ldr	r0, [pc, #40]	; (40016c <frame_dummy+0x40>)
  400144:	6803      	ldr	r3, [r0, #0]
  400146:	b933      	cbnz	r3, 400156 <frame_dummy+0x2a>
  400148:	4770      	bx	lr
  40014a:	4b09      	ldr	r3, [pc, #36]	; (400170 <frame_dummy+0x44>)
  40014c:	2b00      	cmp	r3, #0
  40014e:	d0f7      	beq.n	400140 <frame_dummy+0x14>
  400150:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400154:	4718      	bx	r3
  400156:	4b06      	ldr	r3, [pc, #24]	; (400170 <frame_dummy+0x44>)
  400158:	2b00      	cmp	r3, #0
  40015a:	d0f5      	beq.n	400148 <frame_dummy+0x1c>
  40015c:	4718      	bx	r3
  40015e:	bf00      	nop
  400160:	00000000 	.word	0x00000000
  400164:	004040c0 	.word	0x004040c0
  400168:	200009ec 	.word	0x200009ec
  40016c:	004040c0 	.word	0x004040c0
  400170:	00000000 	.word	0x00000000

00400174 <AK4588EN_Init>:
	
	return TWI0 -> TWI_RHR;
}

uint8_t AK4588EN_Init(void)
{
  400174:	b508      	push	{r3, lr}
	uint32_t timeout;
	
	TWI0 -> TWI_MMR = TWI_MMR_DADR(AK4588EN_I2C_ADDR);	//enter adress
  400176:	4b7c      	ldr	r3, [pc, #496]	; (400368 <AK4588EN_Init+0x1f4>)
  400178:	f44f 1298 	mov.w	r2, #1245184	; 0x130000
  40017c:	605a      	str	r2, [r3, #4]
	
	TWI0 -> TWI_THR = AK4588EN_PWRMNGMNT;		//register to start writing
  40017e:	2200      	movs	r2, #0
  400180:	635a      	str	r2, [r3, #52]	; 0x34
	timeout = 0xFFFFFF;
	while ((TWI0 -> TWI_SR & TWI_SR_NACK) && timeout){
  400182:	6a1b      	ldr	r3, [r3, #32]
  400184:	f413 7f80 	tst.w	r3, #256	; 0x100
  400188:	d00e      	beq.n	4001a8 <AK4588EN_Init+0x34>
  40018a:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
  40018e:	4976      	ldr	r1, [pc, #472]	; (400368 <AK4588EN_Init+0x1f4>)
		timeout--;
  400190:	3b01      	subs	r3, #1
	while ((TWI0 -> TWI_SR & TWI_SR_NACK) && timeout){
  400192:	6a0a      	ldr	r2, [r1, #32]
  400194:	f412 7f80 	tst.w	r2, #256	; 0x100
  400198:	d003      	beq.n	4001a2 <AK4588EN_Init+0x2e>
  40019a:	2b00      	cmp	r3, #0
  40019c:	d1f8      	bne.n	400190 <AK4588EN_Init+0x1c>
	}
	if (!timeout) return 0;
  40019e:	2000      	movs	r0, #0
  4001a0:	bd08      	pop	{r3, pc}
  4001a2:	2b00      	cmp	r3, #0
  4001a4:	f000 80cc 	beq.w	400340 <AK4588EN_Init+0x1cc>
	
	TWI0 -> TWI_THR = AK4588EN_PLL_CTRL_DEFAULT; //data	
  4001a8:	4b6f      	ldr	r3, [pc, #444]	; (400368 <AK4588EN_Init+0x1f4>)
  4001aa:	2205      	movs	r2, #5
  4001ac:	635a      	str	r2, [r3, #52]	; 0x34
	timeout = 0xFFFFFF;
	while ((TWI0 -> TWI_SR & TWI_SR_NACK) && timeout){
  4001ae:	6a1b      	ldr	r3, [r3, #32]
  4001b0:	f413 7f80 	tst.w	r3, #256	; 0x100
  4001b4:	d00e      	beq.n	4001d4 <AK4588EN_Init+0x60>
  4001b6:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
  4001ba:	496b      	ldr	r1, [pc, #428]	; (400368 <AK4588EN_Init+0x1f4>)
		timeout--;
  4001bc:	3b01      	subs	r3, #1
	while ((TWI0 -> TWI_SR & TWI_SR_NACK) && timeout){
  4001be:	6a0a      	ldr	r2, [r1, #32]
  4001c0:	f412 7f80 	tst.w	r2, #256	; 0x100
  4001c4:	d003      	beq.n	4001ce <AK4588EN_Init+0x5a>
  4001c6:	2b00      	cmp	r3, #0
  4001c8:	d1f8      	bne.n	4001bc <AK4588EN_Init+0x48>
	}
	if (!timeout) return 0;
  4001ca:	2000      	movs	r0, #0
  4001cc:	bd08      	pop	{r3, pc}
  4001ce:	2b00      	cmp	r3, #0
  4001d0:	f000 80b8 	beq.w	400344 <AK4588EN_Init+0x1d0>
	
	TWI0 -> TWI_THR = AK4588EN_DAC_TDM_DEFAULT; //data
  4001d4:	4b64      	ldr	r3, [pc, #400]	; (400368 <AK4588EN_Init+0x1f4>)
  4001d6:	2200      	movs	r2, #0
  4001d8:	635a      	str	r2, [r3, #52]	; 0x34
	timeout = 0xFFFFFF;
	while ((TWI0 -> TWI_SR & TWI_SR_NACK) && timeout){
  4001da:	6a1b      	ldr	r3, [r3, #32]
  4001dc:	f413 7f80 	tst.w	r3, #256	; 0x100
  4001e0:	d00e      	beq.n	400200 <AK4588EN_Init+0x8c>
  4001e2:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
  4001e6:	4960      	ldr	r1, [pc, #384]	; (400368 <AK4588EN_Init+0x1f4>)
		timeout--;
  4001e8:	3b01      	subs	r3, #1
	while ((TWI0 -> TWI_SR & TWI_SR_NACK) && timeout){
  4001ea:	6a0a      	ldr	r2, [r1, #32]
  4001ec:	f412 7f80 	tst.w	r2, #256	; 0x100
  4001f0:	d003      	beq.n	4001fa <AK4588EN_Init+0x86>
  4001f2:	2b00      	cmp	r3, #0
  4001f4:	d1f8      	bne.n	4001e8 <AK4588EN_Init+0x74>
	}
	if (!timeout) return 0;
  4001f6:	2000      	movs	r0, #0
  4001f8:	bd08      	pop	{r3, pc}
  4001fa:	2b00      	cmp	r3, #0
  4001fc:	f000 80a4 	beq.w	400348 <AK4588EN_Init+0x1d4>
	
	TWI0 -> TWI_THR = AK4588EN_CTRL1_DEFAULT; //data
  400200:	4b59      	ldr	r3, [pc, #356]	; (400368 <AK4588EN_Init+0x1f4>)
  400202:	2238      	movs	r2, #56	; 0x38
  400204:	635a      	str	r2, [r3, #52]	; 0x34
	timeout = 0xFFFFFF;
	while ((TWI0 -> TWI_SR & TWI_SR_NACK) && timeout){
  400206:	6a1b      	ldr	r3, [r3, #32]
  400208:	f413 7f80 	tst.w	r3, #256	; 0x100
  40020c:	d00e      	beq.n	40022c <AK4588EN_Init+0xb8>
  40020e:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
  400212:	4955      	ldr	r1, [pc, #340]	; (400368 <AK4588EN_Init+0x1f4>)
		timeout--;
  400214:	3b01      	subs	r3, #1
	while ((TWI0 -> TWI_SR & TWI_SR_NACK) && timeout){
  400216:	6a0a      	ldr	r2, [r1, #32]
  400218:	f412 7f80 	tst.w	r2, #256	; 0x100
  40021c:	d003      	beq.n	400226 <AK4588EN_Init+0xb2>
  40021e:	2b00      	cmp	r3, #0
  400220:	d1f8      	bne.n	400214 <AK4588EN_Init+0xa0>
	}
	if (!timeout) return 0;
  400222:	2000      	movs	r0, #0
  400224:	bd08      	pop	{r3, pc}
  400226:	2b00      	cmp	r3, #0
  400228:	f000 8090 	beq.w	40034c <AK4588EN_Init+0x1d8>
	
	TWI0 -> TWI_THR = AK4588EN_CTRL2_DEFAULT; //data
  40022c:	4b4e      	ldr	r3, [pc, #312]	; (400368 <AK4588EN_Init+0x1f4>)
  40022e:	2201      	movs	r2, #1
  400230:	635a      	str	r2, [r3, #52]	; 0x34
	timeout = 0xFFFFFF;
	while ((TWI0 -> TWI_SR & TWI_SR_NACK) && timeout){
  400232:	6a1b      	ldr	r3, [r3, #32]
  400234:	f413 7f80 	tst.w	r3, #256	; 0x100
  400238:	d00d      	beq.n	400256 <AK4588EN_Init+0xe2>
  40023a:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
  40023e:	494a      	ldr	r1, [pc, #296]	; (400368 <AK4588EN_Init+0x1f4>)
		timeout--;
  400240:	3b01      	subs	r3, #1
	while ((TWI0 -> TWI_SR & TWI_SR_NACK) && timeout){
  400242:	6a0a      	ldr	r2, [r1, #32]
  400244:	f412 7f80 	tst.w	r2, #256	; 0x100
  400248:	d003      	beq.n	400252 <AK4588EN_Init+0xde>
  40024a:	2b00      	cmp	r3, #0
  40024c:	d1f8      	bne.n	400240 <AK4588EN_Init+0xcc>
	}
	if (!timeout) return 0;
  40024e:	2000      	movs	r0, #0
  400250:	bd08      	pop	{r3, pc}
  400252:	2b00      	cmp	r3, #0
  400254:	d07c      	beq.n	400350 <AK4588EN_Init+0x1dc>
	
	TWI0 -> TWI_THR = AK4588EN_MODE_CTRL_DEFAULT; //data
  400256:	4b44      	ldr	r3, [pc, #272]	; (400368 <AK4588EN_Init+0x1f4>)
  400258:	222a      	movs	r2, #42	; 0x2a
  40025a:	635a      	str	r2, [r3, #52]	; 0x34
	timeout = 0xFFFFFF;
	while ((TWI0 -> TWI_SR & TWI_SR_NACK) && timeout){
  40025c:	6a1b      	ldr	r3, [r3, #32]
  40025e:	f413 7f80 	tst.w	r3, #256	; 0x100
  400262:	d00d      	beq.n	400280 <AK4588EN_Init+0x10c>
  400264:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
  400268:	493f      	ldr	r1, [pc, #252]	; (400368 <AK4588EN_Init+0x1f4>)
		timeout--;
  40026a:	3b01      	subs	r3, #1
	while ((TWI0 -> TWI_SR & TWI_SR_NACK) && timeout){
  40026c:	6a0a      	ldr	r2, [r1, #32]
  40026e:	f412 7f80 	tst.w	r2, #256	; 0x100
  400272:	d003      	beq.n	40027c <AK4588EN_Init+0x108>
  400274:	2b00      	cmp	r3, #0
  400276:	d1f8      	bne.n	40026a <AK4588EN_Init+0xf6>
	}
	if (!timeout) return 0;
  400278:	2000      	movs	r0, #0
  40027a:	bd08      	pop	{r3, pc}
  40027c:	2b00      	cmp	r3, #0
  40027e:	d069      	beq.n	400354 <AK4588EN_Init+0x1e0>
	
	TWI0 -> TWI_THR = AK4588EN_FILTER_SET_DEFAULT;	//data
  400280:	4b39      	ldr	r3, [pc, #228]	; (400368 <AK4588EN_Init+0x1f4>)
  400282:	2231      	movs	r2, #49	; 0x31
  400284:	635a      	str	r2, [r3, #52]	; 0x34
	timeout = 0xFFFFFF;
	while ((TWI0 -> TWI_SR & TWI_SR_NACK) && timeout){
  400286:	6a1b      	ldr	r3, [r3, #32]
  400288:	f413 7f80 	tst.w	r3, #256	; 0x100
  40028c:	d00d      	beq.n	4002aa <AK4588EN_Init+0x136>
  40028e:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
  400292:	4935      	ldr	r1, [pc, #212]	; (400368 <AK4588EN_Init+0x1f4>)
		timeout--;
  400294:	3b01      	subs	r3, #1
	while ((TWI0 -> TWI_SR & TWI_SR_NACK) && timeout){
  400296:	6a0a      	ldr	r2, [r1, #32]
  400298:	f412 7f80 	tst.w	r2, #256	; 0x100
  40029c:	d003      	beq.n	4002a6 <AK4588EN_Init+0x132>
  40029e:	2b00      	cmp	r3, #0
  4002a0:	d1f8      	bne.n	400294 <AK4588EN_Init+0x120>
	}
	if (!timeout) return 0;
  4002a2:	2000      	movs	r0, #0
  4002a4:	bd08      	pop	{r3, pc}
  4002a6:	2b00      	cmp	r3, #0
  4002a8:	d056      	beq.n	400358 <AK4588EN_Init+0x1e4>
	
	TWI0 -> TWI_THR = AK4588EN_HPF_EN_FILTER_SET_DEFAULT; //data
  4002aa:	4b2f      	ldr	r3, [pc, #188]	; (400368 <AK4588EN_Init+0x1f4>)
  4002ac:	220b      	movs	r2, #11
  4002ae:	635a      	str	r2, [r3, #52]	; 0x34
	timeout = 0xFFFFFF;
	while ((TWI0 -> TWI_SR & TWI_SR_NACK) && timeout){
  4002b0:	6a1b      	ldr	r3, [r3, #32]
  4002b2:	f413 7f80 	tst.w	r3, #256	; 0x100
  4002b6:	d00d      	beq.n	4002d4 <AK4588EN_Init+0x160>
  4002b8:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
  4002bc:	492a      	ldr	r1, [pc, #168]	; (400368 <AK4588EN_Init+0x1f4>)
		timeout--;
  4002be:	3b01      	subs	r3, #1
	while ((TWI0 -> TWI_SR & TWI_SR_NACK) && timeout){
  4002c0:	6a0a      	ldr	r2, [r1, #32]
  4002c2:	f412 7f80 	tst.w	r2, #256	; 0x100
  4002c6:	d003      	beq.n	4002d0 <AK4588EN_Init+0x15c>
  4002c8:	2b00      	cmp	r3, #0
  4002ca:	d1f8      	bne.n	4002be <AK4588EN_Init+0x14a>
	}
	if (!timeout) return 0;
  4002cc:	2000      	movs	r0, #0
  4002ce:	bd08      	pop	{r3, pc}
  4002d0:	2b00      	cmp	r3, #0
  4002d2:	d043      	beq.n	40035c <AK4588EN_Init+0x1e8>
	
	TWI0 -> TWI_THR = AK4588EN_LOUT_VOLUME_DEFAULT; //data
  4002d4:	4b24      	ldr	r3, [pc, #144]	; (400368 <AK4588EN_Init+0x1f4>)
  4002d6:	22ff      	movs	r2, #255	; 0xff
  4002d8:	635a      	str	r2, [r3, #52]	; 0x34
	timeout = 0xFFFFFF;
	while ((TWI0 -> TWI_SR & TWI_SR_NACK) && timeout){
  4002da:	6a1b      	ldr	r3, [r3, #32]
  4002dc:	f413 7f80 	tst.w	r3, #256	; 0x100
  4002e0:	d00d      	beq.n	4002fe <AK4588EN_Init+0x18a>
  4002e2:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
  4002e6:	4920      	ldr	r1, [pc, #128]	; (400368 <AK4588EN_Init+0x1f4>)
		timeout--;
  4002e8:	3b01      	subs	r3, #1
	while ((TWI0 -> TWI_SR & TWI_SR_NACK) && timeout){
  4002ea:	6a0a      	ldr	r2, [r1, #32]
  4002ec:	f412 7f80 	tst.w	r2, #256	; 0x100
  4002f0:	d003      	beq.n	4002fa <AK4588EN_Init+0x186>
  4002f2:	2b00      	cmp	r3, #0
  4002f4:	d1f8      	bne.n	4002e8 <AK4588EN_Init+0x174>
	}
	if (!timeout) return 0;
  4002f6:	2000      	movs	r0, #0
  4002f8:	bd08      	pop	{r3, pc}
  4002fa:	2b00      	cmp	r3, #0
  4002fc:	d030      	beq.n	400360 <AK4588EN_Init+0x1ec>
	
	TWI0 -> TWI_THR = AK4588EN_ROUT_VOLUME_DEFAULT; //data
  4002fe:	4b1a      	ldr	r3, [pc, #104]	; (400368 <AK4588EN_Init+0x1f4>)
  400300:	22ff      	movs	r2, #255	; 0xff
  400302:	635a      	str	r2, [r3, #52]	; 0x34
	timeout = 0xFFFFFF;
	while ((TWI0 -> TWI_SR & TWI_SR_NACK) && timeout){
  400304:	6a1b      	ldr	r3, [r3, #32]
  400306:	f413 7f80 	tst.w	r3, #256	; 0x100
  40030a:	d00c      	beq.n	400326 <AK4588EN_Init+0x1b2>
  40030c:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
  400310:	4915      	ldr	r1, [pc, #84]	; (400368 <AK4588EN_Init+0x1f4>)
		timeout--;
  400312:	3b01      	subs	r3, #1
	while ((TWI0 -> TWI_SR & TWI_SR_NACK) && timeout){
  400314:	6a0a      	ldr	r2, [r1, #32]
  400316:	f412 7f80 	tst.w	r2, #256	; 0x100
  40031a:	d003      	beq.n	400324 <AK4588EN_Init+0x1b0>
  40031c:	2b00      	cmp	r3, #0
  40031e:	d1f8      	bne.n	400312 <AK4588EN_Init+0x19e>
	}
	if (!timeout) return 0;
  400320:	2000      	movs	r0, #0
  400322:	bd08      	pop	{r3, pc}
  400324:	b1f3      	cbz	r3, 400364 <AK4588EN_Init+0x1f0>
	

	
	//while (!(TWI0 -> TWI_SR & TWI_SR_TXRDY));
	
	TWI0 -> TWI_CR	= TWI_CR_STOP; //issue stop
  400326:	2202      	movs	r2, #2
  400328:	4b0f      	ldr	r3, [pc, #60]	; (400368 <AK4588EN_Init+0x1f4>)
  40032a:	601a      	str	r2, [r3, #0]
	while (!(TWI0 -> TWI_SR & TWI_SR_TXCOMP)); //transfer not done yet
  40032c:	461a      	mov	r2, r3
  40032e:	6a13      	ldr	r3, [r2, #32]
  400330:	f013 0f01 	tst.w	r3, #1
  400334:	d0fb      	beq.n	40032e <AK4588EN_Init+0x1ba>
	
	UART_Puts("Audio Codec Initialized\r\n");
  400336:	480d      	ldr	r0, [pc, #52]	; (40036c <AK4588EN_Init+0x1f8>)
  400338:	4b0d      	ldr	r3, [pc, #52]	; (400370 <AK4588EN_Init+0x1fc>)
  40033a:	4798      	blx	r3
	
	return 1;
  40033c:	2001      	movs	r0, #1
  40033e:	bd08      	pop	{r3, pc}
	if (!timeout) return 0;
  400340:	2000      	movs	r0, #0
  400342:	bd08      	pop	{r3, pc}
	if (!timeout) return 0;
  400344:	2000      	movs	r0, #0
  400346:	bd08      	pop	{r3, pc}
	if (!timeout) return 0;
  400348:	2000      	movs	r0, #0
  40034a:	bd08      	pop	{r3, pc}
	if (!timeout) return 0;
  40034c:	2000      	movs	r0, #0
  40034e:	bd08      	pop	{r3, pc}
	if (!timeout) return 0;
  400350:	2000      	movs	r0, #0
  400352:	bd08      	pop	{r3, pc}
	if (!timeout) return 0;
  400354:	2000      	movs	r0, #0
  400356:	bd08      	pop	{r3, pc}
	if (!timeout) return 0;
  400358:	2000      	movs	r0, #0
  40035a:	bd08      	pop	{r3, pc}
	if (!timeout) return 0;
  40035c:	2000      	movs	r0, #0
  40035e:	bd08      	pop	{r3, pc}
	if (!timeout) return 0;
  400360:	2000      	movs	r0, #0
  400362:	bd08      	pop	{r3, pc}
	if (!timeout) return 0;
  400364:	2000      	movs	r0, #0
  400366:	bd08      	pop	{r3, pc}
  400368:	4000c600 	.word	0x4000c600
  40036c:	00403ecc 	.word	0x00403ecc
  400370:	00400cad 	.word	0x00400cad

00400374 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400374:	e7fe      	b.n	400374 <Dummy_Handler>
	...

00400378 <Reset_Handler>:
{
  400378:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
  40037a:	4b17      	ldr	r3, [pc, #92]	; (4003d8 <Reset_Handler+0x60>)
  40037c:	4a17      	ldr	r2, [pc, #92]	; (4003dc <Reset_Handler+0x64>)
  40037e:	429a      	cmp	r2, r3
  400380:	d010      	beq.n	4003a4 <Reset_Handler+0x2c>
                for (; pDest < &_erelocate;) {
  400382:	4b17      	ldr	r3, [pc, #92]	; (4003e0 <Reset_Handler+0x68>)
  400384:	4a14      	ldr	r2, [pc, #80]	; (4003d8 <Reset_Handler+0x60>)
  400386:	429a      	cmp	r2, r3
  400388:	d20c      	bcs.n	4003a4 <Reset_Handler+0x2c>
  40038a:	3b01      	subs	r3, #1
  40038c:	1a9b      	subs	r3, r3, r2
  40038e:	f023 0303 	bic.w	r3, r3, #3
  400392:	3304      	adds	r3, #4
  400394:	4413      	add	r3, r2
  400396:	4911      	ldr	r1, [pc, #68]	; (4003dc <Reset_Handler+0x64>)
                        *pDest++ = *pSrc++;
  400398:	f851 0b04 	ldr.w	r0, [r1], #4
  40039c:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  4003a0:	429a      	cmp	r2, r3
  4003a2:	d1f9      	bne.n	400398 <Reset_Handler+0x20>
        for (pDest = &_szero; pDest < &_ezero;) {
  4003a4:	4b0f      	ldr	r3, [pc, #60]	; (4003e4 <Reset_Handler+0x6c>)
  4003a6:	4a10      	ldr	r2, [pc, #64]	; (4003e8 <Reset_Handler+0x70>)
  4003a8:	429a      	cmp	r2, r3
  4003aa:	d20a      	bcs.n	4003c2 <Reset_Handler+0x4a>
  4003ac:	3b01      	subs	r3, #1
  4003ae:	1a9b      	subs	r3, r3, r2
  4003b0:	f023 0303 	bic.w	r3, r3, #3
  4003b4:	3304      	adds	r3, #4
  4003b6:	4413      	add	r3, r2
                *pDest++ = 0;
  4003b8:	2100      	movs	r1, #0
  4003ba:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  4003be:	4293      	cmp	r3, r2
  4003c0:	d1fb      	bne.n	4003ba <Reset_Handler+0x42>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4003c2:	4a0a      	ldr	r2, [pc, #40]	; (4003ec <Reset_Handler+0x74>)
  4003c4:	4b0a      	ldr	r3, [pc, #40]	; (4003f0 <Reset_Handler+0x78>)
  4003c6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4003ca:	6093      	str	r3, [r2, #8]
        __libc_init_array();
  4003cc:	4b09      	ldr	r3, [pc, #36]	; (4003f4 <Reset_Handler+0x7c>)
  4003ce:	4798      	blx	r3
        main();
  4003d0:	4b09      	ldr	r3, [pc, #36]	; (4003f8 <Reset_Handler+0x80>)
  4003d2:	4798      	blx	r3
  4003d4:	e7fe      	b.n	4003d4 <Reset_Handler+0x5c>
  4003d6:	bf00      	nop
  4003d8:	20000000 	.word	0x20000000
  4003dc:	004040c0 	.word	0x004040c0
  4003e0:	200009e8 	.word	0x200009e8
  4003e4:	20002afc 	.word	0x20002afc
  4003e8:	200009e8 	.word	0x200009e8
  4003ec:	e000ed00 	.word	0xe000ed00
  4003f0:	00400000 	.word	0x00400000
  4003f4:	00402049 	.word	0x00402049
  4003f8:	00400521 	.word	0x00400521

004003fc <SystemInit>:
 *         Initialize the System and update the SystemCoreClock variable.
 */
void SystemInit(void)
{
    // Keep the default device state after reset
    SystemCoreClock = __SYSTEM_CLOCK;
  4003fc:	4a01      	ldr	r2, [pc, #4]	; (400404 <SystemInit+0x8>)
  4003fe:	4b02      	ldr	r3, [pc, #8]	; (400408 <SystemInit+0xc>)
  400400:	601a      	str	r2, [r3, #0]
  400402:	4770      	bx	lr
  400404:	007a1200 	.word	0x007a1200
  400408:	20000000 	.word	0x20000000

0040040c <I2SC_DMAenable>:
	UART_Puts("I2SC Initialized\r\n");	
	
}

void I2SC_DMAenable(int32_t *srcbuffL, int32_t *srcbuffR, int32_t *dstbuffL, int32_t *dstbuffR, uint32_t len)
{
  40040c:	b430      	push	{r4, r5}
  40040e:	9d02      	ldr	r5, [sp, #8]
	Pdc *I2SC0_2 = (Pdc *)((uint32_t)I2SC0 + 0x200U);                  /**< \brief (I2SC0 PDC ) Base Address R channel */
	
	//Left channel Tx
	I2SC0 -> I2SC_TPR = (int32_t)srcbuffL;
  400410:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
  400414:	f8c4 0108 	str.w	r0, [r4, #264]	; 0x108
	I2SC0 -> I2SC_TCR = len;
  400418:	f8c4 510c 	str.w	r5, [r4, #268]	; 0x10c
	I2SC0 -> I2SC_TNPR = (int32_t)srcbuffL;
  40041c:	f8c4 0118 	str.w	r0, [r4, #280]	; 0x118
	I2SC0 -> I2SC_TNCR = len;
  400420:	f8c4 511c 	str.w	r5, [r4, #284]	; 0x11c
	
	I2SC0 -> I2SC_RPR = (int32_t)dstbuffL;
  400424:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
	I2SC0 -> I2SC_RCR = len;
  400428:	f8c4 5104 	str.w	r5, [r4, #260]	; 0x104
	I2SC0 -> I2SC_RNPR = (int32_t)dstbuffL;
  40042c:	f8c4 2110 	str.w	r2, [r4, #272]	; 0x110
	I2SC0 -> I2SC_RNCR = len;
  400430:	f8c4 5114 	str.w	r5, [r4, #276]	; 0x114
	
	//Right channel Tx 
	I2SC0_2 -> PERIPH_TPR = (int32_t)srcbuffR;
  400434:	4a07      	ldr	r2, [pc, #28]	; (400454 <I2SC_DMAenable+0x48>)
  400436:	6091      	str	r1, [r2, #8]
	I2SC0_2 -> PERIPH_TCR = len;
  400438:	60d5      	str	r5, [r2, #12]
	I2SC0_2 -> PERIPH_TNPR = (int32_t)srcbuffR;
  40043a:	6191      	str	r1, [r2, #24]
	I2SC0_2 -> PERIPH_TNCR = len;
  40043c:	61d5      	str	r5, [r2, #28]
	
 	I2SC0_2 -> PERIPH_RPR = (int32_t)dstbuffR;
  40043e:	6013      	str	r3, [r2, #0]
 	I2SC0_2 -> PERIPH_RCR = len;
  400440:	6055      	str	r5, [r2, #4]
 	I2SC0_2 -> PERIPH_RNPR = (int32_t)dstbuffR;
  400442:	6113      	str	r3, [r2, #16]
 	I2SC0_2 -> PERIPH_RNCR = len;
  400444:	6155      	str	r5, [r2, #20]
	
	
	I2SC0 -> I2SC_PTCR		= I2SC_PTCR_TXTEN | I2SC_PTCR_RXTEN;
  400446:	f240 1301 	movw	r3, #257	; 0x101
  40044a:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
	I2SC0_2 -> PERIPH_PTCR	= I2SC_PTCR_TXTEN | I2SC_PTCR_RXTEN;
  40044e:	6213      	str	r3, [r2, #32]
}
  400450:	bc30      	pop	{r4, r5}
  400452:	4770      	bx	lr
  400454:	40000200 	.word	0x40000200

00400458 <Init_I2SC>:
{	
  400458:	b570      	push	{r4, r5, r6, lr}
  40045a:	b082      	sub	sp, #8


static void I2SC_PioSetup(void)
{
	//enable peripheral control of IO pins
	PIOA -> PIO_PDR	|=	PIO_PDR_P0	//Clock
  40045c:	4c1f      	ldr	r4, [pc, #124]	; (4004dc <Init_I2SC+0x84>)
  40045e:	6865      	ldr	r5, [r4, #4]
  400460:	f445 25c0 	orr.w	r5, r5, #393216	; 0x60000
  400464:	f045 051f 	orr.w	r5, r5, #31
  400468:	6065      	str	r5, [r4, #4]
	 *	 1	 1		D
	 * since not used pins are not used in PCB hand them to peripheral as well
	 */
	
	//PA0 & PA1 to peripheral A
	PIOA -> PIO_ABCDSR[0] &= ~( PIO_ABCDSR_P0 | PIO_ABCDSR_P1 | PIO_ABCDSR_P17 | PIO_ABCDSR_P18 );
  40046a:	6f25      	ldr	r5, [r4, #112]	; 0x70
  40046c:	f425 25c0 	bic.w	r5, r5, #393216	; 0x60000
  400470:	f025 0503 	bic.w	r5, r5, #3
  400474:	6725      	str	r5, [r4, #112]	; 0x70
	PIOA -> PIO_ABCDSR[1] &= ~( PIO_ABCDSR_P0 | PIO_ABCDSR_P1 | PIO_ABCDSR_P17 | PIO_ABCDSR_P18 );
  400476:	6f65      	ldr	r5, [r4, #116]	; 0x74
  400478:	f425 25c0 	bic.w	r5, r5, #393216	; 0x60000
  40047c:	f025 0503 	bic.w	r5, r5, #3
  400480:	6765      	str	r5, [r4, #116]	; 0x74
	
	//PA2 & PA3 & PA4 to peripheral B
	PIOA -> PIO_ABCDSR[0] |=  ( PIO_ABCDSR_P2 | PIO_ABCDSR_P3 | PIO_ABCDSR_P4 );
  400482:	6f25      	ldr	r5, [r4, #112]	; 0x70
  400484:	f045 051c 	orr.w	r5, r5, #28
  400488:	6725      	str	r5, [r4, #112]	; 0x70
	PIOA -> PIO_ABCDSR[1] &= ~( PIO_ABCDSR_P2 | PIO_ABCDSR_P3 | PIO_ABCDSR_P4 );
  40048a:	6f65      	ldr	r5, [r4, #116]	; 0x74
  40048c:	f025 051c 	bic.w	r5, r5, #28
  400490:	6765      	str	r5, [r4, #116]	; 0x74
	I2SC0 -> I2SC_CR	=	I2SC_CR_SWRST;
  400492:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
  400496:	2580      	movs	r5, #128	; 0x80
  400498:	6025      	str	r5, [r4, #0]
	I2SC0 -> I2SC_MR	=	I2SC_MR_MODE_SLAVE
  40049a:	f44f 46c4 	mov.w	r6, #25088	; 0x6200
  40049e:	6066      	str	r6, [r4, #4]
	I2SC_DMAenable(DMAsrcbuffL, DMAsrcbuffR, DMAdstbuffL, DMAdstbuffR, DMAbuffLen);
  4004a0:	9e06      	ldr	r6, [sp, #24]
  4004a2:	9600      	str	r6, [sp, #0]
  4004a4:	4e0e      	ldr	r6, [pc, #56]	; (4004e0 <Init_I2SC+0x88>)
  4004a6:	47b0      	blx	r6
	I2SC0 -> I2SC_IER =	I2SC_IER_ENDTX; //ENDTX? or TXRDY
  4004a8:	6165      	str	r5, [r4, #20]
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  4004aa:	4a0e      	ldr	r2, [pc, #56]	; (4004e4 <Init_I2SC+0x8c>)
  4004ac:	2300      	movs	r3, #0
  4004ae:	f882 3310 	strb.w	r3, [r2, #784]	; 0x310
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
  4004b2:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  4004b6:	6011      	str	r1, [r2, #0]
	I2SC0 -> I2SC_CR	=	0;
  4004b8:	6023      	str	r3, [r4, #0]
	I2SC0 -> I2SC_CR	|=	I2SC_CR_RXEN;	//enable receiver
  4004ba:	6823      	ldr	r3, [r4, #0]
  4004bc:	f043 0301 	orr.w	r3, r3, #1
  4004c0:	6023      	str	r3, [r4, #0]
	I2SC0 -> I2SC_CR	|=	I2SC_CR_TXEN;	//enable transmitter
  4004c2:	6823      	ldr	r3, [r4, #0]
  4004c4:	f043 0310 	orr.w	r3, r3, #16
  4004c8:	6023      	str	r3, [r4, #0]
	I2SC0 -> I2SC_CR	|=	I2SC_CR_CKEN;	//generate clock
  4004ca:	6823      	ldr	r3, [r4, #0]
  4004cc:	f043 0304 	orr.w	r3, r3, #4
  4004d0:	6023      	str	r3, [r4, #0]
	UART_Puts("I2SC Initialized\r\n");	
  4004d2:	4805      	ldr	r0, [pc, #20]	; (4004e8 <Init_I2SC+0x90>)
  4004d4:	4b05      	ldr	r3, [pc, #20]	; (4004ec <Init_I2SC+0x94>)
  4004d6:	4798      	blx	r3
}
  4004d8:	b002      	add	sp, #8
  4004da:	bd70      	pop	{r4, r5, r6, pc}
  4004dc:	400e0e00 	.word	0x400e0e00
  4004e0:	0040040d 	.word	0x0040040d
  4004e4:	e000e100 	.word	0xe000e100
  4004e8:	00403ee8 	.word	0x00403ee8
  4004ec:	00400cad 	.word	0x00400cad

004004f0 <fpu_enable>:
#define REG_CPACR (*((volatile uint32_t *)ADDR_CPACR))


void fpu_enable(void)
{
 REG_CPACR |= (0xFu << 20);
  4004f0:	4a04      	ldr	r2, [pc, #16]	; (400504 <fpu_enable+0x14>)
  4004f2:	6813      	ldr	r3, [r2, #0]
  4004f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4004f8:	6013      	str	r3, [r2, #0]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  4004fa:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4004fe:	f3bf 8f6f 	isb	sy
  400502:	4770      	bx	lr
  400504:	e000ed88 	.word	0xe000ed88

00400508 <gain_default>:


/* necessary default gain for codec board to get unity gain
 * +0.86 dB --> factor 1.1 */
void gain_default(int32_t *sample){
	*sample += *sample/10;
  400508:	6802      	ldr	r2, [r0, #0]
  40050a:	4904      	ldr	r1, [pc, #16]	; (40051c <gain_default+0x14>)
  40050c:	fb81 3102 	smull	r3, r1, r1, r2
  400510:	17d3      	asrs	r3, r2, #31
  400512:	ebc3 03a1 	rsb	r3, r3, r1, asr #2
  400516:	4413      	add	r3, r2
  400518:	6003      	str	r3, [r0, #0]
  40051a:	4770      	bx	lr
  40051c:	66666667 	.word	0x66666667

00400520 <main>:
}


int main(void)
{
  400520:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400524:	b08d      	sub	sp, #52	; 0x34
	/* Initialize the SAM system, run of default 8MHz clock ATM */
	SystemInit();
  400526:	4b64      	ldr	r3, [pc, #400]	; (4006b8 <main+0x198>)
  400528:	4798      	blx	r3


static void Init_Board(void)
{
	#if (__FPU_PRESENT == 1)
	fpu_enable();
  40052a:	4b64      	ldr	r3, [pc, #400]	; (4006bc <main+0x19c>)
  40052c:	4798      	blx	r3
}

//chapter 17.3
static uint8_t Init_Clock(void)	//run clock @ 120MHz
{
	EFC->EEFC_FMR = EEFC_FMR_FWS(5) | EEFC_FMR_CLOE; //set flash wait state to max. for 120MHz clock
  40052e:	4a64      	ldr	r2, [pc, #400]	; (4006c0 <main+0x1a0>)
  400530:	4b64      	ldr	r3, [pc, #400]	; (4006c4 <main+0x1a4>)
  400532:	601a      	str	r2, [r3, #0]
	
	//enable crystal osc source
	SUPC -> SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;		//switch slow clock on EXTOSC
  400534:	4a64      	ldr	r2, [pc, #400]	; (4006c8 <main+0x1a8>)
  400536:	f503 6321 	add.w	r3, r3, #2576	; 0xa10
  40053a:	601a      	str	r2, [r3, #0]
	while (!  ((SUPC->SUPC_SR & SUPC_SR_OSCSEL) && (PMC->PMC_SR & PMC_SR_OSCSELS))); //wait for OSC to be ready
  40053c:	461a      	mov	r2, r3
  40053e:	f5a3 5380 	sub.w	r3, r3, #4096	; 0x1000
  400542:	3b10      	subs	r3, #16
  400544:	6951      	ldr	r1, [r2, #20]
  400546:	f011 0f80 	tst.w	r1, #128	; 0x80
  40054a:	d0fb      	beq.n	400544 <main+0x24>
  40054c:	6e99      	ldr	r1, [r3, #104]	; 0x68
  40054e:	f011 0f80 	tst.w	r1, #128	; 0x80
  400552:	d0f7      	beq.n	400544 <main+0x24>
	
	//PLL enable and lock
	/* 120.000.000 = 32.768 * (3661 + 1) */
	PMC -> CKGR_PLLAR = CKGR_PLLAR_MULA(0);		//Always stop PLL first
  400554:	4b5d      	ldr	r3, [pc, #372]	; (4006cc <main+0x1ac>)
  400556:	2200      	movs	r2, #0
  400558:	629a      	str	r2, [r3, #40]	; 0x28
	PMC -> CKGR_PLLAR =  CKGR_PLLAR_MULA(3661) | CKGR_PLLAR_PLLAEN(1) | CKGR_PLLAR_PLLACOUNT(0x3FU);
  40055a:	4a5d      	ldr	r2, [pc, #372]	; (4006d0 <main+0x1b0>)
  40055c:	629a      	str	r2, [r3, #40]	; 0x28
	while (! (PMC -> PMC_SR & PMC_SR_LOCKA) );	//wait for PLL lock
  40055e:	6e9a      	ldr	r2, [r3, #104]	; 0x68
  400560:	f012 0f02 	tst.w	r2, #2
  400564:	d0fb      	beq.n	40055e <main+0x3e>
	
	//PMC switch MCK to PLL
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk));
  400566:	4b59      	ldr	r3, [pc, #356]	; (4006cc <main+0x1ac>)
  400568:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40056a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  40056e:	631a      	str	r2, [r3, #48]	; 0x30
	for (uint32_t ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);	--ul_timeout) {
  400570:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400572:	f013 0f08 	tst.w	r3, #8
  400576:	d014      	beq.n	4005a2 <main+0x82>
		if (ul_timeout == 0) {
			return 1;
		}
	}
	
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |	PMC_MCKR_CSS_PLLA_CLK;
  400578:	4a54      	ldr	r2, [pc, #336]	; (4006cc <main+0x1ac>)
  40057a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40057c:	f023 0303 	bic.w	r3, r3, #3
  400580:	f043 0302 	orr.w	r3, r3, #2
  400584:	6313      	str	r3, [r2, #48]	; 0x30

	for (uint32_t ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);	--ul_timeout) {
  400586:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400588:	f013 0f08 	tst.w	r3, #8
  40058c:	d064      	beq.n	400658 <main+0x138>
			return 1;
		}
	}

	//trim clock to 120MHz    trim value 12
	uint32_t ul_pwmr = SUPC -> SUPC_PWMR & (~(0xFu << 9));
  40058e:	4a51      	ldr	r2, [pc, #324]	; (4006d4 <main+0x1b4>)
  400590:	69d3      	ldr	r3, [r2, #28]
  400592:	f423 53f0 	bic.w	r3, r3, #7680	; 0x1e00
	SUPC -> SUPC_PWMR = SUPC_PWMR_KEY_PASSWD | ul_pwmr | SUPC_PWMR_ECPWRS | ((12 & 0xFu) << 9);
  400596:	f043 43b4 	orr.w	r3, r3, #1509949440	; 0x5a000000
  40059a:	f443 53c8 	orr.w	r3, r3, #6400	; 0x1900
  40059e:	61d3      	str	r3, [r2, #28]
  4005a0:	e008      	b.n	4005b4 <main+0x94>
	for (uint32_t ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);	--ul_timeout) {
  4005a2:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4005a6:	4a49      	ldr	r2, [pc, #292]	; (4006cc <main+0x1ac>)
  4005a8:	6e91      	ldr	r1, [r2, #104]	; 0x68
  4005aa:	f011 0f08 	tst.w	r1, #8
  4005ae:	d1e3      	bne.n	400578 <main+0x58>
		if (ul_timeout == 0) {
  4005b0:	3b01      	subs	r3, #1
  4005b2:	d1f9      	bne.n	4005a8 <main+0x88>
	WDT -> WDT_CR = WDT_CR_KEY_PASSWD;
  4005b4:	4b48      	ldr	r3, [pc, #288]	; (4006d8 <main+0x1b8>)
  4005b6:	f04f 4225 	mov.w	r2, #2768240640	; 0xa5000000
  4005ba:	601a      	str	r2, [r3, #0]
	WDT -> WDT_MR = WDT_MR_WDDIS;	//disable WDT, register can be written only once
  4005bc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4005c0:	605a      	str	r2, [r3, #4]
	Setup_PMC();
  4005c2:	4b46      	ldr	r3, [pc, #280]	; (4006dc <main+0x1bc>)
  4005c4:	4798      	blx	r3
	Init_PIO();
  4005c6:	4b46      	ldr	r3, [pc, #280]	; (4006e0 <main+0x1c0>)
  4005c8:	4798      	blx	r3
	Init_UART();
  4005ca:	4b46      	ldr	r3, [pc, #280]	; (4006e4 <main+0x1c4>)
  4005cc:	4798      	blx	r3
	Setup_Matrix();
  4005ce:	4b46      	ldr	r3, [pc, #280]	; (4006e8 <main+0x1c8>)
  4005d0:	4798      	blx	r3
	Init_TWI();
  4005d2:	4b46      	ldr	r3, [pc, #280]	; (4006ec <main+0x1cc>)
  4005d4:	4798      	blx	r3
	AK4588EN_Init();
  4005d6:	4b46      	ldr	r3, [pc, #280]	; (4006f0 <main+0x1d0>)
  4005d8:	4798      	blx	r3
	UART_Printf("fpu, %d\r\n", ((REG_CPACR & 0xF00000) >> 20));
  4005da:	4b46      	ldr	r3, [pc, #280]	; (4006f4 <main+0x1d4>)
  4005dc:	6819      	ldr	r1, [r3, #0]
  4005de:	f3c1 5103 	ubfx	r1, r1, #20, #4
  4005e2:	4845      	ldr	r0, [pc, #276]	; (4006f8 <main+0x1d8>)
  4005e4:	4b45      	ldr	r3, [pc, #276]	; (4006fc <main+0x1dc>)
  4005e6:	4798      	blx	r3
	Init_I2SC(TransmitBufL1, TransmitBufR1, ReceiveBufL1, ReceiveBufR1, I2SC_BUFFSZ);
  4005e8:	f44f 7380 	mov.w	r3, #256	; 0x100
  4005ec:	9300      	str	r3, [sp, #0]
  4005ee:	4b44      	ldr	r3, [pc, #272]	; (400700 <main+0x1e0>)
  4005f0:	4a44      	ldr	r2, [pc, #272]	; (400704 <main+0x1e4>)
  4005f2:	4945      	ldr	r1, [pc, #276]	; (400708 <main+0x1e8>)
  4005f4:	4845      	ldr	r0, [pc, #276]	; (40070c <main+0x1ec>)
  4005f6:	4c46      	ldr	r4, [pc, #280]	; (400710 <main+0x1f0>)
  4005f8:	47a0      	blx	r4
	UART_Puts("\r\nBoard_Init successful\r\nNow starting program\r\n");
  4005fa:	4846      	ldr	r0, [pc, #280]	; (400714 <main+0x1f4>)
  4005fc:	4b46      	ldr	r3, [pc, #280]	; (400718 <main+0x1f8>)
  4005fe:	4798      	blx	r3
	coeffs_f32[0] = b0 / a0;
  400600:	4b46      	ldr	r3, [pc, #280]	; (40071c <main+0x1fc>)
  400602:	9307      	str	r3, [sp, #28]
	coeffs_f32[1] = b1 / a0;
  400604:	2300      	movs	r3, #0
  400606:	9308      	str	r3, [sp, #32]
	coeffs_f32[2] = b2 / a0;
  400608:	4b45      	ldr	r3, [pc, #276]	; (400720 <main+0x200>)
  40060a:	9309      	str	r3, [sp, #36]	; 0x24
	coeffs_f32[3] = -1 * a1 / a0;
  40060c:	4b45      	ldr	r3, [pc, #276]	; (400724 <main+0x204>)
  40060e:	930a      	str	r3, [sp, #40]	; 0x28
	coeffs_f32[4] = -1 * a2 / a0;
  400610:	4b45      	ldr	r3, [pc, #276]	; (400728 <main+0x208>)
  400612:	930b      	str	r3, [sp, #44]	; 0x2c
	arm_float_to_q31(coeffs_f32, coeffs, 5);
  400614:	4c45      	ldr	r4, [pc, #276]	; (40072c <main+0x20c>)
  400616:	2205      	movs	r2, #5
  400618:	4621      	mov	r1, r4
  40061a:	a807      	add	r0, sp, #28
  40061c:	4b44      	ldr	r3, [pc, #272]	; (400730 <main+0x210>)
  40061e:	4798      	blx	r3
	arm_biquad_cas_df1_32x64_init_q31(
  400620:	2300      	movs	r3, #0
  400622:	9300      	str	r3, [sp, #0]
  400624:	f104 0318 	add.w	r3, r4, #24
  400628:	4622      	mov	r2, r4
  40062a:	2101      	movs	r1, #1
  40062c:	a803      	add	r0, sp, #12
  40062e:	4c41      	ldr	r4, [pc, #260]	; (400734 <main+0x214>)
  400630:	47a0      	blx	r4
		if (newdata) {
  400632:	4f3e      	ldr	r7, [pc, #248]	; (40072c <main+0x20c>)
					arm_biquad_cas_df1_32x64_q31(&BQ, ReceiveBufR1, TransmitBufR1, I2SC_BUFFSZ); 
  400634:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 400708 <main+0x1e8>
  400638:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 400700 <main+0x1e0>
  40063c:	f509 6680 	add.w	r6, r9, #1024	; 0x400
					arm_biquad_cas_df1_32x64_q31(&BQ, ReceiveBufR2, TransmitBufR2, I2SC_BUFFSZ); 
  400640:	f8df 80fc 	ldr.w	r8, [pc, #252]	; 400740 <main+0x220>
  400644:	f508 6580 	add.w	r5, r8, #1024	; 0x400
  400648:	e01d      	b.n	400686 <main+0x166>
		if (ul_timeout == 0) {
  40064a:	3b01      	subs	r3, #1
  40064c:	d0b2      	beq.n	4005b4 <main+0x94>
	for (uint32_t ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);	--ul_timeout) {
  40064e:	6e91      	ldr	r1, [r2, #104]	; 0x68
  400650:	f011 0f08 	tst.w	r1, #8
  400654:	d0f9      	beq.n	40064a <main+0x12a>
  400656:	e79a      	b.n	40058e <main+0x6e>
  400658:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40065c:	4a1b      	ldr	r2, [pc, #108]	; (4006cc <main+0x1ac>)
  40065e:	e7f6      	b.n	40064e <main+0x12e>
					arm_biquad_cas_df1_32x64_q31(&BQ, ReceiveBufR1, TransmitBufR1, I2SC_BUFFSZ); 
  400660:	f44f 7380 	mov.w	r3, #256	; 0x100
  400664:	464a      	mov	r2, r9
  400666:	4651      	mov	r1, sl
  400668:	a803      	add	r0, sp, #12
  40066a:	4c33      	ldr	r4, [pc, #204]	; (400738 <main+0x218>)
  40066c:	47a0      	blx	r4
  40066e:	464c      	mov	r4, r9
					if (FILTER_ON)	{ gain_default(TransmitBufR1 + i); }
  400670:	f8df b0d0 	ldr.w	fp, [pc, #208]	; 400744 <main+0x224>
  400674:	4620      	mov	r0, r4
  400676:	47d8      	blx	fp
  400678:	3404      	adds	r4, #4
				for (uint16_t i = 0; i < I2SC_BUFFSZ; i++){
  40067a:	42b4      	cmp	r4, r6
  40067c:	d1fa      	bne.n	400674 <main+0x154>
			newdata = 0;
  40067e:	2300      	movs	r3, #0
  400680:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
		asm("nop");
  400684:	bf00      	nop
		if (newdata) {
  400686:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
  40068a:	2b00      	cmp	r3, #0
  40068c:	d0fa      	beq.n	400684 <main+0x164>
			if (PingPong == PING) {
  40068e:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
  400692:	2b00      	cmp	r3, #0
  400694:	d1e4      	bne.n	400660 <main+0x140>
					arm_biquad_cas_df1_32x64_q31(&BQ, ReceiveBufR2, TransmitBufR2, I2SC_BUFFSZ); 
  400696:	f44f 7380 	mov.w	r3, #256	; 0x100
  40069a:	4642      	mov	r2, r8
  40069c:	4927      	ldr	r1, [pc, #156]	; (40073c <main+0x21c>)
  40069e:	a803      	add	r0, sp, #12
  4006a0:	4c25      	ldr	r4, [pc, #148]	; (400738 <main+0x218>)
  4006a2:	47a0      	blx	r4
  4006a4:	4644      	mov	r4, r8
					if (FILTER_ON)	{ gain_default(TransmitBufR2 + i); }
  4006a6:	f8df b09c 	ldr.w	fp, [pc, #156]	; 400744 <main+0x224>
  4006aa:	4620      	mov	r0, r4
  4006ac:	47d8      	blx	fp
  4006ae:	3404      	adds	r4, #4
				for (uint16_t i = 0; i < I2SC_BUFFSZ; i++){
  4006b0:	42ac      	cmp	r4, r5
  4006b2:	d1fa      	bne.n	4006aa <main+0x18a>
  4006b4:	e7e3      	b.n	40067e <main+0x15e>
  4006b6:	bf00      	nop
  4006b8:	004003fd 	.word	0x004003fd
  4006bc:	004004f1 	.word	0x004004f1
  4006c0:	04000500 	.word	0x04000500
  4006c4:	400e0a00 	.word	0x400e0a00
  4006c8:	a5000008 	.word	0xa5000008
  4006cc:	400e0400 	.word	0x400e0400
  4006d0:	0e4d3f01 	.word	0x0e4d3f01
  4006d4:	400e1410 	.word	0x400e1410
  4006d8:	400e1450 	.word	0x400e1450
  4006dc:	004009b9 	.word	0x004009b9
  4006e0:	00400941 	.word	0x00400941
  4006e4:	00400bed 	.word	0x00400bed
  4006e8:	004008dd 	.word	0x004008dd
  4006ec:	00400b21 	.word	0x00400b21
  4006f0:	00400175 	.word	0x00400175
  4006f4:	e000ed88 	.word	0xe000ed88
  4006f8:	00403efc 	.word	0x00403efc
  4006fc:	00400cd9 	.word	0x00400cd9
  400700:	20000ebc 	.word	0x20000ebc
  400704:	20001abc 	.word	0x20001abc
  400708:	20000abc 	.word	0x20000abc
  40070c:	200016bc 	.word	0x200016bc
  400710:	00400459 	.word	0x00400459
  400714:	00403f08 	.word	0x00403f08
  400718:	00400cad 	.word	0x00400cad
  40071c:	3deaa9be 	.word	0x3deaa9be
  400720:	bdeaa9be 	.word	0xbdeaa9be
  400724:	3fdaf191 	.word	0x3fdaf191
  400728:	bf455590 	.word	0xbf455590
  40072c:	20000a08 	.word	0x20000a08
  400730:	00400e19 	.word	0x00400e19
  400734:	004017e1 	.word	0x004017e1
  400738:	0040101d 	.word	0x0040101d
  40073c:	200026c8 	.word	0x200026c8
  400740:	200012bc 	.word	0x200012bc
  400744:	00400509 	.word	0x00400509

00400748 <I2SC0_Handler>:

Pdc *I2SC0_2 = (Pdc *)((uint32_t)I2SC0 + 0x200U);                  /**< \brief (I2SC0 PDC ) Base Address R channel */

void I2SC0_Handler(void) {
	
	if (channelCount == CHANNEL_L && (I2SC0 -> I2SC_SR & I2SC_SR_ENDTX) ) {
  400748:	4b2f      	ldr	r3, [pc, #188]	; (400808 <I2SC0_Handler+0xc0>)
  40074a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
  40074e:	bb4b      	cbnz	r3, 4007a4 <I2SC0_Handler+0x5c>
  400750:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  400754:	689b      	ldr	r3, [r3, #8]
  400756:	f013 0f80 	tst.w	r3, #128	; 0x80
  40075a:	d044      	beq.n	4007e6 <I2SC0_Handler+0x9e>

		if (PingPong == PING) {
  40075c:	4b2a      	ldr	r3, [pc, #168]	; (400808 <I2SC0_Handler+0xc0>)
  40075e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
  400762:	b98b      	cbnz	r3, 400788 <I2SC0_Handler+0x40>
			I2SC0 -> I2SC_TNPR = (uint32_t)ReceiveBufL1; //transmit buffer 1
  400764:	4929      	ldr	r1, [pc, #164]	; (40080c <I2SC0_Handler+0xc4>)
  400766:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  40076a:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
			I2SC0 -> I2SC_TNCR = I2SC_BUFFSZ;
  40076e:	f44f 7280 	mov.w	r2, #256	; 0x100
  400772:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
			
			I2SC0 -> I2SC_RNPR = (uint32_t)ReceiveBufL1; //receive to buffer 1
  400776:	f8c3 1110 	str.w	r1, [r3, #272]	; 0x110
			I2SC0 -> I2SC_RNCR = I2SC_BUFFSZ;
  40077a:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114

			I2SC0 -> I2SC_RNPR = (uint32_t)ReceiveBufL2; //receive to buffer 2
			I2SC0 -> I2SC_RNCR = I2SC_BUFFSZ;
		}

		channelCount = CHANNEL_R;
  40077e:	2201      	movs	r2, #1
  400780:	4b21      	ldr	r3, [pc, #132]	; (400808 <I2SC0_Handler+0xc0>)
  400782:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  400786:	4770      	bx	lr
			I2SC0 -> I2SC_TNPR = (uint32_t)ReceiveBufL2; //transmit buffer 2
  400788:	4921      	ldr	r1, [pc, #132]	; (400810 <I2SC0_Handler+0xc8>)
  40078a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  40078e:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
			I2SC0 -> I2SC_TNCR = I2SC_BUFFSZ;
  400792:	f44f 7280 	mov.w	r2, #256	; 0x100
  400796:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
			I2SC0 -> I2SC_RNPR = (uint32_t)ReceiveBufL2; //receive to buffer 2
  40079a:	f8c3 1110 	str.w	r1, [r3, #272]	; 0x110
			I2SC0 -> I2SC_RNCR = I2SC_BUFFSZ;
  40079e:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
  4007a2:	e7ec      	b.n	40077e <I2SC0_Handler+0x36>
		
	} else if (channelCount == CHANNEL_R && (I2SC0 -> I2SC_SR & I2SC_SR_ENDTX) ) {	
  4007a4:	2b01      	cmp	r3, #1
  4007a6:	d11e      	bne.n	4007e6 <I2SC0_Handler+0x9e>
  4007a8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  4007ac:	689b      	ldr	r3, [r3, #8]
  4007ae:	f013 0f80 	tst.w	r3, #128	; 0x80
  4007b2:	d018      	beq.n	4007e6 <I2SC0_Handler+0x9e>
		
		if (PingPong == PING) {
  4007b4:	4b14      	ldr	r3, [pc, #80]	; (400808 <I2SC0_Handler+0xc0>)
  4007b6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
  4007ba:	b9ab      	cbnz	r3, 4007e8 <I2SC0_Handler+0xa0>
			I2SC0_2 -> PERIPH_TNPR = (uint32_t)TransmitBufR1;
  4007bc:	4b15      	ldr	r3, [pc, #84]	; (400814 <I2SC0_Handler+0xcc>)
  4007be:	681b      	ldr	r3, [r3, #0]
  4007c0:	4a15      	ldr	r2, [pc, #84]	; (400818 <I2SC0_Handler+0xd0>)
  4007c2:	619a      	str	r2, [r3, #24]
			I2SC0_2 -> PERIPH_TNCR = I2SC_BUFFSZ;
  4007c4:	f44f 7280 	mov.w	r2, #256	; 0x100
  4007c8:	61da      	str	r2, [r3, #28]

			I2SC0_2 -> PERIPH_RNPR = (uint32_t)ReceiveBufR1;
  4007ca:	4914      	ldr	r1, [pc, #80]	; (40081c <I2SC0_Handler+0xd4>)
  4007cc:	6119      	str	r1, [r3, #16]
			I2SC0_2 -> PERIPH_RNCR = I2SC_BUFFSZ;
  4007ce:	615a      	str	r2, [r3, #20]

			PingPong = PONG; 
  4007d0:	2201      	movs	r2, #1
  4007d2:	4b0d      	ldr	r3, [pc, #52]	; (400808 <I2SC0_Handler+0xc0>)
  4007d4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
			I2SC0_2 -> PERIPH_RNCR = I2SC_BUFFSZ;
			
			PingPong = PING;
		}
		
		channelCount = CHANNEL_L;
  4007d8:	4b0b      	ldr	r3, [pc, #44]	; (400808 <I2SC0_Handler+0xc0>)
  4007da:	2200      	movs	r2, #0
  4007dc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
		newdata = 1;
  4007e0:	2201      	movs	r2, #1
  4007e2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  4007e6:	4770      	bx	lr
			I2SC0_2 -> PERIPH_TNPR = (uint32_t)TransmitBufR2;
  4007e8:	4b0a      	ldr	r3, [pc, #40]	; (400814 <I2SC0_Handler+0xcc>)
  4007ea:	681b      	ldr	r3, [r3, #0]
  4007ec:	4a0c      	ldr	r2, [pc, #48]	; (400820 <I2SC0_Handler+0xd8>)
  4007ee:	619a      	str	r2, [r3, #24]
			I2SC0_2 -> PERIPH_TNCR = I2SC_BUFFSZ;
  4007f0:	f44f 7280 	mov.w	r2, #256	; 0x100
  4007f4:	61da      	str	r2, [r3, #28]
			I2SC0_2 -> PERIPH_RNPR = (uint32_t)ReceiveBufR2;
  4007f6:	490b      	ldr	r1, [pc, #44]	; (400824 <I2SC0_Handler+0xdc>)
  4007f8:	6119      	str	r1, [r3, #16]
			I2SC0_2 -> PERIPH_RNCR = I2SC_BUFFSZ;
  4007fa:	615a      	str	r2, [r3, #20]
			PingPong = PING;
  4007fc:	2200      	movs	r2, #0
  4007fe:	4b02      	ldr	r3, [pc, #8]	; (400808 <I2SC0_Handler+0xc0>)
  400800:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  400804:	e7e8      	b.n	4007d8 <I2SC0_Handler+0x90>
  400806:	bf00      	nop
  400808:	20000a08 	.word	0x20000a08
  40080c:	20001abc 	.word	0x20001abc
  400810:	20001ec8 	.word	0x20001ec8
  400814:	20000004 	.word	0x20000004
  400818:	20000abc 	.word	0x20000abc
  40081c:	20000ebc 	.word	0x20000ebc
  400820:	200012bc 	.word	0x200012bc
  400824:	200026c8 	.word	0x200026c8

00400828 <FLEXCOM1_Handler>:

volatile char ubuf[6];
volatile uint8_t i;

// USART1 RXRDY interrupt
void FLEXCOM1_Handler(void){
  400828:	b508      	push	{r3, lr}
	
	char c = USART1 -> US_RHR;
  40082a:	4b26      	ldr	r3, [pc, #152]	; (4008c4 <FLEXCOM1_Handler+0x9c>)
  40082c:	699b      	ldr	r3, [r3, #24]
  40082e:	b2da      	uxtb	r2, r3
	
	/* if id: put id at end of str (after \0) */
	if (c == 'a' || c == 'f'){
  400830:	2a61      	cmp	r2, #97	; 0x61
  400832:	d01c      	beq.n	40086e <FLEXCOM1_Handler+0x46>
  400834:	2a66      	cmp	r2, #102	; 0x66
  400836:	d01a      	beq.n	40086e <FLEXCOM1_Handler+0x46>
		ubuf[5] = c;
		i = 0;
	}
	/* if a digit 0-9 */
	else if ((c - 48) < 10){
  400838:	b2db      	uxtb	r3, r3
  40083a:	3b30      	subs	r3, #48	; 0x30
  40083c:	2b09      	cmp	r3, #9
  40083e:	dd21      	ble.n	400884 <FLEXCOM1_Handler+0x5c>
		ubuf[i++] = c;
	}
	/* when null terminator received*/
	else if (c == '\0' && i > 0){
  400840:	b9d2      	cbnz	r2, 400878 <FLEXCOM1_Handler+0x50>
  400842:	4b21      	ldr	r3, [pc, #132]	; (4008c8 <FLEXCOM1_Handler+0xa0>)
  400844:	781b      	ldrb	r3, [r3, #0]
  400846:	b1bb      	cbz	r3, 400878 <FLEXCOM1_Handler+0x50>
		ubuf[i] = c;
  400848:	4b1f      	ldr	r3, [pc, #124]	; (4008c8 <FLEXCOM1_Handler+0xa0>)
  40084a:	781b      	ldrb	r3, [r3, #0]
  40084c:	b2db      	uxtb	r3, r3
  40084e:	4a1f      	ldr	r2, [pc, #124]	; (4008cc <FLEXCOM1_Handler+0xa4>)
  400850:	2100      	movs	r1, #0
  400852:	54d1      	strb	r1, [r2, r3]
		
		if (ubuf[5] == 'a') ampl_db = atoi(ubuf);
  400854:	7953      	ldrb	r3, [r2, #5]
  400856:	b2db      	uxtb	r3, r3
  400858:	2b61      	cmp	r3, #97	; 0x61
  40085a:	d01c      	beq.n	400896 <FLEXCOM1_Handler+0x6e>
		else if (ubuf[5] == 'f') fc = atoi(ubuf);
  40085c:	4b1b      	ldr	r3, [pc, #108]	; (4008cc <FLEXCOM1_Handler+0xa4>)
  40085e:	795b      	ldrb	r3, [r3, #5]
  400860:	b2db      	uxtb	r3, r3
  400862:	2b66      	cmp	r3, #102	; 0x66
  400864:	d022      	beq.n	4008ac <FLEXCOM1_Handler+0x84>
		//else error;
		
		//printf("%c %d\r\n", ubuf[5], atoi(ubuf));
		
		ubuf[5] = 0;
  400866:	2200      	movs	r2, #0
  400868:	4b18      	ldr	r3, [pc, #96]	; (4008cc <FLEXCOM1_Handler+0xa4>)
  40086a:	715a      	strb	r2, [r3, #5]
  40086c:	e004      	b.n	400878 <FLEXCOM1_Handler+0x50>
		ubuf[5] = c;
  40086e:	4b17      	ldr	r3, [pc, #92]	; (4008cc <FLEXCOM1_Handler+0xa4>)
  400870:	715a      	strb	r2, [r3, #5]
		i = 0;
  400872:	2200      	movs	r2, #0
  400874:	4b14      	ldr	r3, [pc, #80]	; (4008c8 <FLEXCOM1_Handler+0xa0>)
  400876:	701a      	strb	r2, [r3, #0]
	}
		
	USART1 -> US_CR |= US_CR_RSTSTA_Msk; // clears overrun error OVRE bit in receiver, which then clears RXRDY
  400878:	4a12      	ldr	r2, [pc, #72]	; (4008c4 <FLEXCOM1_Handler+0x9c>)
  40087a:	6813      	ldr	r3, [r2, #0]
  40087c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  400880:	6013      	str	r3, [r2, #0]
  400882:	bd08      	pop	{r3, pc}
		ubuf[i++] = c;
  400884:	4810      	ldr	r0, [pc, #64]	; (4008c8 <FLEXCOM1_Handler+0xa0>)
  400886:	7803      	ldrb	r3, [r0, #0]
  400888:	b2db      	uxtb	r3, r3
  40088a:	1c59      	adds	r1, r3, #1
  40088c:	b2c9      	uxtb	r1, r1
  40088e:	7001      	strb	r1, [r0, #0]
  400890:	490e      	ldr	r1, [pc, #56]	; (4008cc <FLEXCOM1_Handler+0xa4>)
  400892:	54ca      	strb	r2, [r1, r3]
  400894:	e7f0      	b.n	400878 <FLEXCOM1_Handler+0x50>
		if (ubuf[5] == 'a') ampl_db = atoi(ubuf);
  400896:	4610      	mov	r0, r2
  400898:	4b0d      	ldr	r3, [pc, #52]	; (4008d0 <FLEXCOM1_Handler+0xa8>)
  40089a:	4798      	blx	r3
  40089c:	ee07 0a90 	vmov	s15, r0
  4008a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  4008a4:	4b0b      	ldr	r3, [pc, #44]	; (4008d4 <FLEXCOM1_Handler+0xac>)
  4008a6:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
  4008aa:	e7dc      	b.n	400866 <FLEXCOM1_Handler+0x3e>
		else if (ubuf[5] == 'f') fc = atoi(ubuf);
  4008ac:	4807      	ldr	r0, [pc, #28]	; (4008cc <FLEXCOM1_Handler+0xa4>)
  4008ae:	4b08      	ldr	r3, [pc, #32]	; (4008d0 <FLEXCOM1_Handler+0xa8>)
  4008b0:	4798      	blx	r3
  4008b2:	ee07 0a90 	vmov	s15, r0
  4008b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  4008ba:	4b07      	ldr	r3, [pc, #28]	; (4008d8 <FLEXCOM1_Handler+0xb0>)
  4008bc:	edc3 7a01 	vstr	s15, [r3, #4]
  4008c0:	e7d1      	b.n	400866 <FLEXCOM1_Handler+0x3e>
  4008c2:	bf00      	nop
  4008c4:	40020200 	.word	0x40020200
  4008c8:	20001ebc 	.word	0x20001ebc
  4008cc:	20001ec0 	.word	0x20001ec0
  4008d0:	00402041 	.word	0x00402041
  4008d4:	20000a08 	.word	0x20000a08
  4008d8:	20000004 	.word	0x20000004

004008dc <Setup_Matrix>:


void Setup_Matrix(void)
{
	/* Setup MATRIX[1] (processor system bus) slave peripheral bridge (MATRIX[3]) */
	MATRIX -> MATRIX_WPMR &=~(MATRIX_WPMR_WPEN);
  4008dc:	4b06      	ldr	r3, [pc, #24]	; (4008f8 <Setup_Matrix+0x1c>)
  4008de:	f8d3 21e4 	ldr.w	r2, [r3, #484]	; 0x1e4
  4008e2:	f022 0201 	bic.w	r2, r2, #1
  4008e6:	f8c3 21e4 	str.w	r2, [r3, #484]	; 0x1e4
	MATRIX -> MATRIX_WPMR = (MATRIX_WPMR_WPKEY_PASSWD);
  4008ea:	4a04      	ldr	r2, [pc, #16]	; (4008fc <Setup_Matrix+0x20>)
  4008ec:	f8c3 21e4 	str.w	r2, [r3, #484]	; 0x1e4
	
	//set I2S clock
	MATRIX -> CCFG_I2SCLKSEL = CCFG_I2SCLKSEL_CLKSEL0; //run I2SC of PCK4
  4008f0:	2201      	movs	r2, #1
  4008f2:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
  4008f6:	4770      	bx	lr
  4008f8:	400e0200 	.word	0x400e0200
  4008fc:	4d415400 	.word	0x4d415400

00400900 <Led3State>:
	AK4558EN_PDN_State(1);
}

void Led3State(uint8_t state)
{
	if (state != 0) {
  400900:	b928      	cbnz	r0, 40090e <Led3State+0xe>
		/* light up LED */
		PIOA -> PIO_SODR	|= PIO_SODR_P28;		//Set output data register
	} else {
		PIOA -> PIO_CODR	|= PIO_CODR_P28;		//clear output data register
  400902:	4a06      	ldr	r2, [pc, #24]	; (40091c <Led3State+0x1c>)
  400904:	6b53      	ldr	r3, [r2, #52]	; 0x34
  400906:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
  40090a:	6353      	str	r3, [r2, #52]	; 0x34
  40090c:	4770      	bx	lr
		PIOA -> PIO_SODR	|= PIO_SODR_P28;		//Set output data register
  40090e:	4a03      	ldr	r2, [pc, #12]	; (40091c <Led3State+0x1c>)
  400910:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400912:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
  400916:	6313      	str	r3, [r2, #48]	; 0x30
  400918:	4770      	bx	lr
  40091a:	bf00      	nop
  40091c:	400e0e00 	.word	0x400e0e00

00400920 <AK4558EN_PDN_State>:
	}
}

void AK4558EN_PDN_State(uint8_t state)
{
	if (state != 0) {
  400920:	b928      	cbnz	r0, 40092e <AK4558EN_PDN_State+0xe>
		/* set high */
		PIOA -> PIO_SODR	|= PIO_SODR_P27;		//Set output data register
		} else {
		PIOA -> PIO_CODR	|= PIO_CODR_P27;		//clear output data register
  400922:	4a06      	ldr	r2, [pc, #24]	; (40093c <AK4558EN_PDN_State+0x1c>)
  400924:	6b53      	ldr	r3, [r2, #52]	; 0x34
  400926:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
  40092a:	6353      	str	r3, [r2, #52]	; 0x34
  40092c:	4770      	bx	lr
		PIOA -> PIO_SODR	|= PIO_SODR_P27;		//Set output data register
  40092e:	4a03      	ldr	r2, [pc, #12]	; (40093c <AK4558EN_PDN_State+0x1c>)
  400930:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400932:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
  400936:	6313      	str	r3, [r2, #48]	; 0x30
  400938:	4770      	bx	lr
  40093a:	bf00      	nop
  40093c:	400e0e00 	.word	0x400e0e00

00400940 <Init_PIO>:
{
  400940:	b510      	push	{r4, lr}
	PIOA -> PIO_WPMR	&=~ PIO_WPMR_WPEN;
  400942:	4b18      	ldr	r3, [pc, #96]	; (4009a4 <Init_PIO+0x64>)
  400944:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
  400948:	f022 0201 	bic.w	r2, r2, #1
  40094c:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	PIOA -> PIO_WPMR	|=  PIO_WPMR_WPKEY_PASSWD;
  400950:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
  400954:	4c14      	ldr	r4, [pc, #80]	; (4009a8 <Init_PIO+0x68>)
  400956:	4322      	orrs	r2, r4
  400958:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	PIOB -> PIO_WPMR	&=~ PIO_WPMR_WPEN;
  40095c:	4a13      	ldr	r2, [pc, #76]	; (4009ac <Init_PIO+0x6c>)
  40095e:	f8d2 00e4 	ldr.w	r0, [r2, #228]	; 0xe4
  400962:	f020 0001 	bic.w	r0, r0, #1
  400966:	f8c2 00e4 	str.w	r0, [r2, #228]	; 0xe4
	PIOB -> PIO_WPMR	|=  PIO_WPMR_WPKEY_PASSWD;
  40096a:	f8d2 10e4 	ldr.w	r1, [r2, #228]	; 0xe4
  40096e:	4321      	orrs	r1, r4
  400970:	f8c2 10e4 	str.w	r1, [r2, #228]	; 0xe4
	PIOA -> PIO_PDR	=	0xFFFFFFFF;
  400974:	f04f 31ff 	mov.w	r1, #4294967295
  400978:	6059      	str	r1, [r3, #4]
	PIOB -> PIO_PDR	=	0xFFFFFFFF;
  40097a:	6051      	str	r1, [r2, #4]
	PIOA -> PIO_PER		|=	PIO_PER_P27 | PIO_PER_P28 | PIO_PER_P29 | PIO_PER_P30;	//only pins I want to control through the PIO controller
  40097c:	681a      	ldr	r2, [r3, #0]
  40097e:	f042 42f0 	orr.w	r2, r2, #2013265920	; 0x78000000
  400982:	601a      	str	r2, [r3, #0]
	PIOA -> PIO_OER		|=	PIO_OER_P27 | PIO_OER_P28 | PIO_OER_P29 | PIO_PER_P30;
  400984:	691a      	ldr	r2, [r3, #16]
  400986:	f042 42f0 	orr.w	r2, r2, #2013265920	; 0x78000000
  40098a:	611a      	str	r2, [r3, #16]
	PIOA -> PIO_CODR	|=	PIO_CODR_P27| PIO_CODR_P28| PIO_CODR_P29| PIO_PER_P30;
  40098c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
  40098e:	f042 42f0 	orr.w	r2, r2, #2013265920	; 0x78000000
  400992:	635a      	str	r2, [r3, #52]	; 0x34
	Led3State(0);
  400994:	2000      	movs	r0, #0
  400996:	4b06      	ldr	r3, [pc, #24]	; (4009b0 <Init_PIO+0x70>)
  400998:	4798      	blx	r3
	AK4558EN_PDN_State(1);
  40099a:	2001      	movs	r0, #1
  40099c:	4b05      	ldr	r3, [pc, #20]	; (4009b4 <Init_PIO+0x74>)
  40099e:	4798      	blx	r3
  4009a0:	bd10      	pop	{r4, pc}
  4009a2:	bf00      	nop
  4009a4:	400e0e00 	.word	0x400e0e00
  4009a8:	50494f00 	.word	0x50494f00
  4009ac:	400e1000 	.word	0x400e1000
  4009b0:	00400901 	.word	0x00400901
  4009b4:	00400921 	.word	0x00400921

004009b8 <Setup_PMC>:
 */

void Setup_PMC(void)
{	
	/* Write Key */
	PMC -> PMC_WPMR  &=~PMC_WPMR_WPEN;
  4009b8:	4b1f      	ldr	r3, [pc, #124]	; (400a38 <Setup_PMC+0x80>)
  4009ba:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
  4009be:	f022 0201 	bic.w	r2, r2, #1
  4009c2:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	PMC -> PMC_WPMR  |= PMC_WPMR_WPKEY_PASSWD;
  4009c6:	f8d3 10e4 	ldr.w	r1, [r3, #228]	; 0xe4
  4009ca:	4a1c      	ldr	r2, [pc, #112]	; (400a3c <Setup_PMC+0x84>)
  4009cc:	430a      	orrs	r2, r1
  4009ce:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
			
	/* Init IO ports */
	PMC -> PMC_PCER0	=	PMC_PCER0_PID8		//enable FLEXCOM_0 for TWI0
  4009d2:	4a1b      	ldr	r2, [pc, #108]	; (400a40 <Setup_PMC+0x88>)
  4009d4:	611a      	str	r2, [r3, #16]
						|	PMC_PCER0_PID11		//enable PIOA peripheral clock
						|	PMC_PCER0_PID12		//enable PIOB peripheral clock
						|	PMC_PCER0_PID16;	//enable I2SC0 peripheral clock
	
	/* Setup PCK1 for output on led, output freq of 800.000 Hz */
	PMC -> PMC_SCDR		= PMC_SCDR_PCK1;					//disable system clock 6 (FLEXCOM 0/1/2/3)
  4009d6:	f44f 7200 	mov.w	r2, #512	; 0x200
  4009da:	605a      	str	r2, [r3, #4]
	PMC -> PMC_PCK[1]	= PMC_PCK_CSS(PMC_PCK_CSS_MCK_Val) | PMC_PCK_PRES(0);	//use master clock with prescaler(149 + 1)
  4009dc:	2204      	movs	r2, #4
  4009de:	645a      	str	r2, [r3, #68]	; 0x44
	while(!((PMC -> PMC_SR & PMC_SR_PCKRDY1)));				//wait for programmable clock to be ready
  4009e0:	461a      	mov	r2, r3
  4009e2:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4009e4:	f413 7f00 	tst.w	r3, #512	; 0x200
  4009e8:	d0fb      	beq.n	4009e2 <Setup_PMC+0x2a>
	PMC -> PMC_SCER		|= PMC_SCER_PCK1;					//enable PCK1
  4009ea:	4b13      	ldr	r3, [pc, #76]	; (400a38 <Setup_PMC+0x80>)
  4009ec:	681a      	ldr	r2, [r3, #0]
  4009ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
  4009f2:	601a      	str	r2, [r3, #0]
		
	/* Setup PCK4 for I2SC */
	PMC -> PMC_SCDR		|= PMC_SCDR_PCK4;	//disable clock before setup
  4009f4:	685a      	ldr	r2, [r3, #4]
  4009f6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
  4009fa:	605a      	str	r2, [r3, #4]
	PMC -> PMC_PCK[4]	 = PMC_PCK_CSS(PMC_PCK_CSS_MCK_Val)| PMC_PCK_PRES(4); //120.000.000 / 4 = 30.000.000 clock
  4009fc:	2244      	movs	r2, #68	; 0x44
  4009fe:	651a      	str	r2, [r3, #80]	; 0x50
	while (!(PMC -> PMC_SR & (PMC_SR_PCKRDY4)));
  400a00:	461a      	mov	r2, r3
  400a02:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400a04:	f413 5f80 	tst.w	r3, #4096	; 0x1000
  400a08:	d0fb      	beq.n	400a02 <Setup_PMC+0x4a>
	PMC -> PMC_SCER		|= PMC_SCER_PCK4; //enable PCK4
  400a0a:	4b0b      	ldr	r3, [pc, #44]	; (400a38 <Setup_PMC+0x80>)
  400a0c:	681a      	ldr	r2, [r3, #0]
  400a0e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
  400a12:	601a      	str	r2, [r3, #0]
	
	/* Setup PCK6 for TWI, output freq of 800.000 Hz */
	PMC -> PMC_SCDR		= PMC_SCDR_PCK6;					//disable system clock 6 (FLEXCOM 0/1/2/3)
  400a14:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  400a18:	605a      	str	r2, [r3, #4]
	PMC -> PMC_PCK[6]	= PMC_PCK_CSS(PMC_PCK_CSS_MCK_Val) | PMC_PCK_PRES(149);	//use master clock with prescaler(149 + 1)
  400a1a:	f640 1254 	movw	r2, #2388	; 0x954
  400a1e:	659a      	str	r2, [r3, #88]	; 0x58
	while(!((PMC -> PMC_SR & PMC_SR_PCKRDY6)));				//wait for programmable clock to be ready
  400a20:	461a      	mov	r2, r3
  400a22:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400a24:	f413 4f80 	tst.w	r3, #16384	; 0x4000
  400a28:	d0fb      	beq.n	400a22 <Setup_PMC+0x6a>
	PMC -> PMC_SCER		|= PMC_SCER_PCK6;					//enable PCK6
  400a2a:	4a03      	ldr	r2, [pc, #12]	; (400a38 <Setup_PMC+0x80>)
  400a2c:	6813      	ldr	r3, [r2, #0]
  400a2e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  400a32:	6013      	str	r3, [r2, #0]
  400a34:	4770      	bx	lr
  400a36:	bf00      	nop
  400a38:	400e0400 	.word	0x400e0400
  400a3c:	504d4300 	.word	0x504d4300
  400a40:	00011b00 	.word	0x00011b00

00400a44 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400a44:	4b0a      	ldr	r3, [pc, #40]	; (400a70 <_sbrk+0x2c>)
  400a46:	681b      	ldr	r3, [r3, #0]
  400a48:	b153      	cbz	r3, 400a60 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  400a4a:	4b09      	ldr	r3, [pc, #36]	; (400a70 <_sbrk+0x2c>)
  400a4c:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400a4e:	181a      	adds	r2, r3, r0
  400a50:	4908      	ldr	r1, [pc, #32]	; (400a74 <_sbrk+0x30>)
  400a52:	4291      	cmp	r1, r2
  400a54:	db08      	blt.n	400a68 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  400a56:	4610      	mov	r0, r2
  400a58:	4a05      	ldr	r2, [pc, #20]	; (400a70 <_sbrk+0x2c>)
  400a5a:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400a5c:	4618      	mov	r0, r3
  400a5e:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  400a60:	4a05      	ldr	r2, [pc, #20]	; (400a78 <_sbrk+0x34>)
  400a62:	4b03      	ldr	r3, [pc, #12]	; (400a70 <_sbrk+0x2c>)
  400a64:	601a      	str	r2, [r3, #0]
  400a66:	e7f0      	b.n	400a4a <_sbrk+0x6>
		return (caddr_t) -1;	
  400a68:	f04f 30ff 	mov.w	r0, #4294967295
}
  400a6c:	4770      	bx	lr
  400a6e:	bf00      	nop
  400a70:	20000a50 	.word	0x20000a50
  400a74:	20027ffc 	.word	0x20027ffc
  400a78:	20005d00 	.word	0x20005d00

00400a7c <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400a7c:	f04f 30ff 	mov.w	r0, #4294967295
  400a80:	4770      	bx	lr

00400a82 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  400a82:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400a86:	604b      	str	r3, [r1, #4]

	return 0;
}
  400a88:	2000      	movs	r0, #0
  400a8a:	4770      	bx	lr

00400a8c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  400a8c:	2001      	movs	r0, #1
  400a8e:	4770      	bx	lr

00400a90 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400a90:	2000      	movs	r0, #0
  400a92:	4770      	bx	lr

00400a94 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400a94:	3801      	subs	r0, #1
  400a96:	2802      	cmp	r0, #2
  400a98:	d815      	bhi.n	400ac6 <_write+0x32>
{
  400a9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400a9e:	460e      	mov	r6, r1
  400aa0:	4614      	mov	r4, r2
		return -1;
	}
	for (; len != 0; --len) {
  400aa2:	b19a      	cbz	r2, 400acc <_write+0x38>
  400aa4:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400aa6:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400ae0 <_write+0x4c>
  400aaa:	4f0c      	ldr	r7, [pc, #48]	; (400adc <_write+0x48>)
  400aac:	f8d8 0000 	ldr.w	r0, [r8]
  400ab0:	f815 1b01 	ldrb.w	r1, [r5], #1
  400ab4:	683b      	ldr	r3, [r7, #0]
  400ab6:	4798      	blx	r3
  400ab8:	2800      	cmp	r0, #0
  400aba:	db0a      	blt.n	400ad2 <_write+0x3e>
  400abc:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  400abe:	3c01      	subs	r4, #1
  400ac0:	d1f4      	bne.n	400aac <_write+0x18>
  400ac2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400ac6:	f04f 30ff 	mov.w	r0, #4294967295
  400aca:	4770      	bx	lr
	for (; len != 0; --len) {
  400acc:	4610      	mov	r0, r2
  400ace:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  400ad2:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}

	return nChars;
}
  400ad6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400ada:	bf00      	nop
  400adc:	20002acc 	.word	0x20002acc
  400ae0:	20002ad0 	.word	0x20002ad0

00400ae4 <_read>:

void (*ptr_get)(void volatile*, char*);

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400ae4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  400ae8:	b980      	cbnz	r0, 400b0c <_read+0x28>
  400aea:	460c      	mov	r4, r1
  400aec:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400aee:	2a00      	cmp	r2, #0
  400af0:	dd0f      	ble.n	400b12 <_read+0x2e>
  400af2:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400af4:	4e08      	ldr	r6, [pc, #32]	; (400b18 <_read+0x34>)
  400af6:	4d09      	ldr	r5, [pc, #36]	; (400b1c <_read+0x38>)
  400af8:	6830      	ldr	r0, [r6, #0]
  400afa:	4621      	mov	r1, r4
  400afc:	682b      	ldr	r3, [r5, #0]
  400afe:	4798      	blx	r3
		ptr++;
  400b00:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400b02:	42bc      	cmp	r4, r7
  400b04:	d1f8      	bne.n	400af8 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  400b06:	4640      	mov	r0, r8
  400b08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400b0c:	f04f 38ff 	mov.w	r8, #4294967295
  400b10:	e7f9      	b.n	400b06 <_read+0x22>
	for (; len > 0; --len) {
  400b12:	4680      	mov	r8, r0
  400b14:	e7f7      	b.n	400b06 <_read+0x22>
  400b16:	bf00      	nop
  400b18:	20002ad0 	.word	0x20002ad0
  400b1c:	20002ac8 	.word	0x20002ac8

00400b20 <Init_TWI>:
 * Clock_In = (120.000.000 / 150 = 800.000)
 * 400.000 = 800.000 / 2
 * CLKDIV * 2^(CKDIV) = 8
 */
void Init_TWI(void)
{
  400b20:	b508      	push	{r3, lr}


static void TWI_PioSetup(void)
{
	/* enable internal pull up on TWI pins PA9 (SCL) & PA10 (SDA) */
	PIOA -> PIO_PPDDR	|= PIO_PPDDR_P9 | PIO_PPDDR_P10;	//first disable internal pull down
  400b22:	4b19      	ldr	r3, [pc, #100]	; (400b88 <Init_TWI+0x68>)
  400b24:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
  400b28:	f442 62c0 	orr.w	r2, r2, #1536	; 0x600
  400b2c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	PIOA -> PIO_PUER	|= PIO_PUSR_P9 | PIO_PUSR_P10;		//enable internal pull up
  400b30:	6e5a      	ldr	r2, [r3, #100]	; 0x64
  400b32:	f442 62c0 	orr.w	r2, r2, #1536	; 0x600
  400b36:	665a      	str	r2, [r3, #100]	; 0x64
	
	//enable peripheral control of IO pins
	PIOA -> PIO_PDR	|=	PIO_PDR_P9		//SCL
  400b38:	685a      	ldr	r2, [r3, #4]
  400b3a:	f442 62c0 	orr.w	r2, r2, #1536	; 0x600
  400b3e:	605a      	str	r2, [r3, #4]
					|	PIO_PDR_P10;	//SDA
	
	//PA9 & PA10 to peripheral A (both bits should be zero)
	PIOA -> PIO_ABCDSR[0] &= ~(0x03 << 9);
  400b40:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400b42:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
  400b46:	671a      	str	r2, [r3, #112]	; 0x70
	PIOA -> PIO_ABCDSR[1] &= ~(0x03 << 9);
  400b48:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400b4a:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
  400b4e:	675a      	str	r2, [r3, #116]	; 0x74
	FLEXCOM0 -> FLEXCOM_MR = FLEXCOM_MR_OPMODE_TWI;
  400b50:	2203      	movs	r2, #3
  400b52:	4b0e      	ldr	r3, [pc, #56]	; (400b8c <Init_TWI+0x6c>)
  400b54:	601a      	str	r2, [r3, #0]
	TWI0 -> TWI_WPMR &= ~(TWI_WPMR_WPEN);
  400b56:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
  400b5a:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
  400b5e:	f022 0201 	bic.w	r2, r2, #1
  400b62:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	TWI0 -> TWI_WPMR = TWI_WPMR_WPKEY_PASSWD;
  400b66:	4a0a      	ldr	r2, [pc, #40]	; (400b90 <Init_TWI+0x70>)
  400b68:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	TWI0 -> TWI_CWGR	=	TWI_CWGR_CLDIV(0x01)
  400b6c:	4a09      	ldr	r2, [pc, #36]	; (400b94 <Init_TWI+0x74>)
  400b6e:	611a      	str	r2, [r3, #16]
	TWI0 -> TWI_CR		=	TWI_CR_MSEN		//master mode
  400b70:	4a09      	ldr	r2, [pc, #36]	; (400b98 <Init_TWI+0x78>)
  400b72:	601a      	str	r2, [r3, #0]
	TWI0 -> TWI_FILTR	=	TWI_FILTR_PADFEN; //pad filter enable, must be enabled in high-speed mode		
  400b74:	2202      	movs	r2, #2
  400b76:	645a      	str	r2, [r3, #68]	; 0x44
	TWI0 -> TWI_MMR		=	TWI_MMR_IADRSZ_NONE	//no internal device address
  400b78:	f44f 1298 	mov.w	r2, #1245184	; 0x130000
  400b7c:	605a      	str	r2, [r3, #4]
	UART_Puts("TWI Initialized\r\n");	
  400b7e:	4807      	ldr	r0, [pc, #28]	; (400b9c <Init_TWI+0x7c>)
  400b80:	4b07      	ldr	r3, [pc, #28]	; (400ba0 <Init_TWI+0x80>)
  400b82:	4798      	blx	r3
  400b84:	bd08      	pop	{r3, pc}
  400b86:	bf00      	nop
  400b88:	400e0e00 	.word	0x400e0e00
  400b8c:	4000c000 	.word	0x4000c000
  400b90:	54574900 	.word	0x54574900
  400b94:	00130101 	.word	0x00130101
  400b98:	01000024 	.word	0x01000024
  400b9c:	00403f38 	.word	0x00403f38
  400ba0:	00400cad 	.word	0x00400cad

00400ba4 <Ctrl_putchar>:
}


static inline int Ctrl_putchar(void volatile* usart, const char c)
{
	USART1 -> US_THR = (c & 0xFF);
  400ba4:	4b04      	ldr	r3, [pc, #16]	; (400bb8 <Ctrl_putchar+0x14>)
  400ba6:	61d9      	str	r1, [r3, #28]
	while (!(((USART1 -> US_CSR) & US_CSR_TXRDY_Msk) == US_CSR_TXRDY_Msk));	//wait for character to shift out
  400ba8:	461a      	mov	r2, r3
  400baa:	6953      	ldr	r3, [r2, #20]
  400bac:	f013 0f02 	tst.w	r3, #2
  400bb0:	d0fb      	beq.n	400baa <Ctrl_putchar+0x6>
	return 0;
}
  400bb2:	2000      	movs	r0, #0
  400bb4:	4770      	bx	lr
  400bb6:	bf00      	nop
  400bb8:	40020200 	.word	0x40020200

00400bbc <convert>:
	}
	va_end(arg);
}

char* convert(unsigned int num, int base)
{
  400bbc:	b410      	push	{r4}
  400bbe:	4603      	mov	r3, r0
	static char Representation[17]= "0123456789ABCDEF";
	static char buffer[50];
	char *ptr;

	ptr = &buffer[49];
	*ptr = '\0';
  400bc0:	4808      	ldr	r0, [pc, #32]	; (400be4 <convert+0x28>)
  400bc2:	2200      	movs	r2, #0
  400bc4:	f800 2f31 	strb.w	r2, [r0, #49]!

	do {
		*--ptr = Representation[num%base];
  400bc8:	4c07      	ldr	r4, [pc, #28]	; (400be8 <convert+0x2c>)
  400bca:	fbb3 f2f1 	udiv	r2, r3, r1
  400bce:	fb01 3312 	mls	r3, r1, r2, r3
  400bd2:	5ce3      	ldrb	r3, [r4, r3]
  400bd4:	f800 3d01 	strb.w	r3, [r0, #-1]!
		num /= base;
  400bd8:	4613      	mov	r3, r2
	}
	while(num != 0);
  400bda:	2a00      	cmp	r2, #0
  400bdc:	d1f5      	bne.n	400bca <convert+0xe>
	
	return (ptr);
}
  400bde:	f85d 4b04 	ldr.w	r4, [sp], #4
  400be2:	4770      	bx	lr
  400be4:	20000a54 	.word	0x20000a54
  400be8:	00403f4c 	.word	0x00403f4c

00400bec <Init_UART>:
{	
  400bec:	b538      	push	{r3, r4, r5, lr}
	PIOB -> PIO_PDR	|=	PIO_PDR_P2	//Rx
  400bee:	4b1e      	ldr	r3, [pc, #120]	; (400c68 <Init_UART+0x7c>)
  400bf0:	685a      	ldr	r2, [r3, #4]
  400bf2:	f042 020c 	orr.w	r2, r2, #12
  400bf6:	605a      	str	r2, [r3, #4]
	PIOB -> PIO_ABCDSR[0] &= ~(0x03 << 2);
  400bf8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400bfa:	f022 020c 	bic.w	r2, r2, #12
  400bfe:	671a      	str	r2, [r3, #112]	; 0x70
	PIOB -> PIO_ABCDSR[1] &= ~(0x03 << 2);
  400c00:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400c02:	f022 020c 	bic.w	r2, r2, #12
  400c06:	675a      	str	r2, [r3, #116]	; 0x74
	FLEXCOM1 -> FLEXCOM_MR = FLEXCOM_MR_OPMODE_USART;
  400c08:	2201      	movs	r2, #1
  400c0a:	f5a3 2341 	sub.w	r3, r3, #790528	; 0xc1000
  400c0e:	601a      	str	r2, [r3, #0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  400c10:	4b16      	ldr	r3, [pc, #88]	; (400c6c <Init_UART+0x80>)
  400c12:	2110      	movs	r1, #16
  400c14:	f883 1309 	strb.w	r1, [r3, #777]	; 0x309
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
  400c18:	f44f 7100 	mov.w	r1, #512	; 0x200
  400c1c:	6019      	str	r1, [r3, #0]
	USART1 -> US_IER = US_IER_RXRDY;
  400c1e:	4b14      	ldr	r3, [pc, #80]	; (400c70 <Init_UART+0x84>)
  400c20:	609a      	str	r2, [r3, #8]
	USART1 -> US_WPMR &= ~(US_WPMR_WPEN);
  400c22:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
  400c26:	f022 0201 	bic.w	r2, r2, #1
  400c2a:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	USART1 -> US_WPMR = US_WPMR_WPKEY_PASSWD;
  400c2e:	4a11      	ldr	r2, [pc, #68]	; (400c74 <Init_UART+0x88>)
  400c30:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	USART1 -> US_BRGR	=	US_BRGR_CD(130);	//CLKDIV
  400c34:	2282      	movs	r2, #130	; 0x82
  400c36:	621a      	str	r2, [r3, #32]
	USART1 -> US_MR	=	US_MR_USART_MODE_NORMAL
  400c38:	4a0f      	ldr	r2, [pc, #60]	; (400c78 <Init_UART+0x8c>)
  400c3a:	605a      	str	r2, [r3, #4]
	USART1 -> US_CR	=	US_CR_RXEN	//enable receiver
  400c3c:	2250      	movs	r2, #80	; 0x50
  400c3e:	601a      	str	r2, [r3, #0]
	stdio_base = (void *)USART1;
  400c40:	4a0e      	ldr	r2, [pc, #56]	; (400c7c <Init_UART+0x90>)
  400c42:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&Ctrl_putchar;
  400c44:	4a0e      	ldr	r2, [pc, #56]	; (400c80 <Init_UART+0x94>)
  400c46:	4b0f      	ldr	r3, [pc, #60]	; (400c84 <Init_UART+0x98>)
  400c48:	601a      	str	r2, [r3, #0]
	setbuf(stdout, NULL);	//dont buffer stdout
  400c4a:	4d0f      	ldr	r5, [pc, #60]	; (400c88 <Init_UART+0x9c>)
  400c4c:	682b      	ldr	r3, [r5, #0]
  400c4e:	2100      	movs	r1, #0
  400c50:	6898      	ldr	r0, [r3, #8]
  400c52:	4c0e      	ldr	r4, [pc, #56]	; (400c8c <Init_UART+0xa0>)
  400c54:	47a0      	blx	r4
	setbuf(stdin, NULL);	//dont buffer stdin
  400c56:	682b      	ldr	r3, [r5, #0]
  400c58:	2100      	movs	r1, #0
  400c5a:	6858      	ldr	r0, [r3, #4]
  400c5c:	47a0      	blx	r4
	printf("UART Initialized with printf\r\n");	
  400c5e:	480c      	ldr	r0, [pc, #48]	; (400c90 <Init_UART+0xa4>)
  400c60:	4b0c      	ldr	r3, [pc, #48]	; (400c94 <Init_UART+0xa8>)
  400c62:	4798      	blx	r3
  400c64:	bd38      	pop	{r3, r4, r5, pc}
  400c66:	bf00      	nop
  400c68:	400e1000 	.word	0x400e1000
  400c6c:	e000e100 	.word	0xe000e100
  400c70:	40020200 	.word	0x40020200
  400c74:	55534100 	.word	0x55534100
  400c78:	000808c0 	.word	0x000808c0
  400c7c:	20002ad0 	.word	0x20002ad0
  400c80:	00400ba5 	.word	0x00400ba5
  400c84:	20002acc 	.word	0x20002acc
  400c88:	20000038 	.word	0x20000038
  400c8c:	004021e1 	.word	0x004021e1
  400c90:	00403f60 	.word	0x00403f60
  400c94:	004021d1 	.word	0x004021d1

00400c98 <UART_Putchar>:
	USART1 -> US_THR = (c & 0xFF);
  400c98:	4b03      	ldr	r3, [pc, #12]	; (400ca8 <UART_Putchar+0x10>)
  400c9a:	61d8      	str	r0, [r3, #28]
	while (!(((USART1 -> US_CSR) & US_CSR_TXRDY_Msk) == US_CSR_TXRDY_Msk));	//wait for character to shift out
  400c9c:	461a      	mov	r2, r3
  400c9e:	6953      	ldr	r3, [r2, #20]
  400ca0:	f013 0f02 	tst.w	r3, #2
  400ca4:	d0fb      	beq.n	400c9e <UART_Putchar+0x6>
}
  400ca6:	4770      	bx	lr
  400ca8:	40020200 	.word	0x40020200

00400cac <UART_Puts>:
{
  400cac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400cb0:	4606      	mov	r6, r0
	for (uint8_t i = 0; i < strlen(str); i++) {
  400cb2:	2400      	movs	r4, #0
  400cb4:	4f06      	ldr	r7, [pc, #24]	; (400cd0 <UART_Puts+0x24>)
		UART_Putchar(str[i]);
  400cb6:	f8df 801c 	ldr.w	r8, [pc, #28]	; 400cd4 <UART_Puts+0x28>
	for (uint8_t i = 0; i < strlen(str); i++) {
  400cba:	e001      	b.n	400cc0 <UART_Puts+0x14>
		UART_Putchar(str[i]);
  400cbc:	5d70      	ldrb	r0, [r6, r5]
  400cbe:	47c0      	blx	r8
  400cc0:	b2e5      	uxtb	r5, r4
	for (uint8_t i = 0; i < strlen(str); i++) {
  400cc2:	4630      	mov	r0, r6
  400cc4:	47b8      	blx	r7
  400cc6:	3401      	adds	r4, #1
  400cc8:	42a8      	cmp	r0, r5
  400cca:	d8f7      	bhi.n	400cbc <UART_Puts+0x10>
}
  400ccc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400cd0:	00402381 	.word	0x00402381
  400cd4:	00400c99 	.word	0x00400c99

00400cd8 <UART_Printf>:
{
  400cd8:	b40f      	push	{r0, r1, r2, r3}
  400cda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400cde:	b082      	sub	sp, #8
  400ce0:	ab08      	add	r3, sp, #32
  400ce2:	f853 4b04 	ldr.w	r4, [r3], #4
	va_start(arg, format);
  400ce6:	9301      	str	r3, [sp, #4]
	for (traverse = format; *traverse != '\0'; traverse++) {
  400ce8:	7823      	ldrb	r3, [r4, #0]
  400cea:	b1bb      	cbz	r3, 400d1c <UART_Printf+0x44>
			UART_Putchar(*traverse);
  400cec:	4d47      	ldr	r5, [pc, #284]	; (400e0c <UART_Printf+0x134>)
				char *CapitalHex = convert(i, 16);
  400cee:	f8df 8124 	ldr.w	r8, [pc, #292]	; 400e14 <UART_Printf+0x13c>
				UART_Puts(CapitalHex + 0x41);
  400cf2:	4f47      	ldr	r7, [pc, #284]	; (400e10 <UART_Printf+0x138>)
  400cf4:	e007      	b.n	400d06 <UART_Printf+0x2e>
				i = va_arg(arg,int);
  400cf6:	9b01      	ldr	r3, [sp, #4]
  400cf8:	1d1a      	adds	r2, r3, #4
  400cfa:	9201      	str	r2, [sp, #4]
				UART_Putchar(i);
  400cfc:	7818      	ldrb	r0, [r3, #0]
  400cfe:	47a8      	blx	r5
	for (traverse = format; *traverse != '\0'; traverse++) {
  400d00:	1cb4      	adds	r4, r6, #2
  400d02:	78b3      	ldrb	r3, [r6, #2]
  400d04:	b153      	cbz	r3, 400d1c <UART_Printf+0x44>
		while (*traverse != '%' && *traverse != '\0') {
  400d06:	7820      	ldrb	r0, [r4, #0]
  400d08:	2825      	cmp	r0, #37	; 0x25
  400d0a:	d07d      	beq.n	400e08 <UART_Printf+0x130>
  400d0c:	b130      	cbz	r0, 400d1c <UART_Printf+0x44>
			UART_Putchar(*traverse);
  400d0e:	47a8      	blx	r5
		while (*traverse != '%' && *traverse != '\0') {
  400d10:	f814 0f01 	ldrb.w	r0, [r4, #1]!
  400d14:	2825      	cmp	r0, #37	; 0x25
  400d16:	d02d      	beq.n	400d74 <UART_Printf+0x9c>
  400d18:	2800      	cmp	r0, #0
  400d1a:	d1f8      	bne.n	400d0e <UART_Printf+0x36>
}
  400d1c:	b002      	add	sp, #8
  400d1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  400d22:	b004      	add	sp, #16
  400d24:	4770      	bx	lr
				i = va_arg(arg,int);
  400d26:	9b01      	ldr	r3, [sp, #4]
  400d28:	1d1a      	adds	r2, r3, #4
  400d2a:	9201      	str	r2, [sp, #4]
				UART_Puts(convert(i, 10));
  400d2c:	210a      	movs	r1, #10
  400d2e:	6818      	ldr	r0, [r3, #0]
  400d30:	47c0      	blx	r8
  400d32:	47b8      	blx	r7
				break;
  400d34:	e7e4      	b.n	400d00 <UART_Printf+0x28>
				i = va_arg(arg, unsigned int);
  400d36:	9b01      	ldr	r3, [sp, #4]
  400d38:	1d1a      	adds	r2, r3, #4
  400d3a:	9201      	str	r2, [sp, #4]
				UART_Puts(convert(i, 8));
  400d3c:	2108      	movs	r1, #8
  400d3e:	6818      	ldr	r0, [r3, #0]
  400d40:	47c0      	blx	r8
  400d42:	47b8      	blx	r7
				break;
  400d44:	e7dc      	b.n	400d00 <UART_Printf+0x28>
			case 's': s = va_arg(arg, char*);
  400d46:	9b01      	ldr	r3, [sp, #4]
  400d48:	1d1a      	adds	r2, r3, #4
  400d4a:	9201      	str	r2, [sp, #4]
				UART_Puts(s);
  400d4c:	6818      	ldr	r0, [r3, #0]
  400d4e:	47b8      	blx	r7
				break;
  400d50:	e7d6      	b.n	400d00 <UART_Printf+0x28>
				i = va_arg(arg, unsigned int);
  400d52:	9b01      	ldr	r3, [sp, #4]
  400d54:	1d1a      	adds	r2, r3, #4
  400d56:	9201      	str	r2, [sp, #4]
				UART_Puts(convert(i, 16));
  400d58:	2110      	movs	r1, #16
  400d5a:	6818      	ldr	r0, [r3, #0]
  400d5c:	47c0      	blx	r8
  400d5e:	47b8      	blx	r7
				break;
  400d60:	e7ce      	b.n	400d00 <UART_Printf+0x28>
				i = va_arg(arg, unsigned int);
  400d62:	9b01      	ldr	r3, [sp, #4]
  400d64:	1d1a      	adds	r2, r3, #4
  400d66:	9201      	str	r2, [sp, #4]
				char *CapitalHex = convert(i, 16);
  400d68:	2110      	movs	r1, #16
  400d6a:	6818      	ldr	r0, [r3, #0]
  400d6c:	47c0      	blx	r8
				UART_Puts(CapitalHex + 0x41);
  400d6e:	3041      	adds	r0, #65	; 0x41
  400d70:	47b8      	blx	r7
				break;
  400d72:	e7c5      	b.n	400d00 <UART_Printf+0x28>
			traverse++;
  400d74:	4626      	mov	r6, r4
		switch (*traverse) {
  400d76:	7873      	ldrb	r3, [r6, #1]
  400d78:	3b58      	subs	r3, #88	; 0x58
  400d7a:	2b20      	cmp	r3, #32
  400d7c:	d8c0      	bhi.n	400d00 <UART_Printf+0x28>
  400d7e:	a201      	add	r2, pc, #4	; (adr r2, 400d84 <UART_Printf+0xac>)
  400d80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400d84:	00400d63 	.word	0x00400d63
  400d88:	00400d01 	.word	0x00400d01
  400d8c:	00400d01 	.word	0x00400d01
  400d90:	00400d01 	.word	0x00400d01
  400d94:	00400d01 	.word	0x00400d01
  400d98:	00400d01 	.word	0x00400d01
  400d9c:	00400d01 	.word	0x00400d01
  400da0:	00400d01 	.word	0x00400d01
  400da4:	00400d01 	.word	0x00400d01
  400da8:	00400d01 	.word	0x00400d01
  400dac:	00400d01 	.word	0x00400d01
  400db0:	00400cf7 	.word	0x00400cf7
  400db4:	00400d27 	.word	0x00400d27
  400db8:	00400d01 	.word	0x00400d01
  400dbc:	00400d01 	.word	0x00400d01
  400dc0:	00400d01 	.word	0x00400d01
  400dc4:	00400d01 	.word	0x00400d01
  400dc8:	00400d01 	.word	0x00400d01
  400dcc:	00400d01 	.word	0x00400d01
  400dd0:	00400d01 	.word	0x00400d01
  400dd4:	00400d01 	.word	0x00400d01
  400dd8:	00400d01 	.word	0x00400d01
  400ddc:	00400d01 	.word	0x00400d01
  400de0:	00400d37 	.word	0x00400d37
  400de4:	00400d01 	.word	0x00400d01
  400de8:	00400d01 	.word	0x00400d01
  400dec:	00400d01 	.word	0x00400d01
  400df0:	00400d47 	.word	0x00400d47
  400df4:	00400d01 	.word	0x00400d01
  400df8:	00400d01 	.word	0x00400d01
  400dfc:	00400d01 	.word	0x00400d01
  400e00:	00400d01 	.word	0x00400d01
  400e04:	00400d53 	.word	0x00400d53
		while (*traverse != '%' && *traverse != '\0') {
  400e08:	4626      	mov	r6, r4
  400e0a:	e7b4      	b.n	400d76 <UART_Printf+0x9e>
  400e0c:	00400c99 	.word	0x00400c99
  400e10:	00400cad 	.word	0x00400cad
  400e14:	00400bbd 	.word	0x00400bbd

00400e18 <arm_float_to_q31>:
  400e18:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400e1c:	ea5f 0992 	movs.w	r9, r2, lsr #2
  400e20:	ed2d 8b04 	vpush	{d8-d9}
  400e24:	4690      	mov	r8, r2
  400e26:	4683      	mov	fp, r0
  400e28:	468a      	mov	sl, r1
  400e2a:	d07e      	beq.n	400f2a <arm_float_to_q31+0x112>
  400e2c:	ed9f 9a7a 	vldr	s18, [pc, #488]	; 401018 <arm_float_to_q31+0x200>
  400e30:	f100 0410 	add.w	r4, r0, #16
  400e34:	f101 0510 	add.w	r5, r1, #16
  400e38:	464e      	mov	r6, r9
  400e3a:	eef6 8a00 	vmov.f32	s17, #96	; 0x3f000000  0.5
  400e3e:	eebe 8a00 	vmov.f32	s16, #224	; 0xbf000000 -0.5
  400e42:	f06f 4700 	mvn.w	r7, #2147483648	; 0x80000000
  400e46:	ed54 7a04 	vldr	s15, [r4, #-16]
  400e4a:	ee67 7a89 	vmul.f32	s15, s15, s18
  400e4e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
  400e52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400e56:	bfd4      	ite	le
  400e58:	eeb0 7a48 	vmovle.f32	s14, s16
  400e5c:	eeb0 7a68 	vmovgt.f32	s14, s17
  400e60:	ee77 7a27 	vadd.f32	s15, s14, s15
  400e64:	ee17 0a90 	vmov	r0, s15
  400e68:	f000 fcc8 	bl	4017fc <__aeabi_f2lz>
  400e6c:	ebb1 7fe0 	cmp.w	r1, r0, asr #31
  400e70:	bf18      	it	ne
  400e72:	ea87 70e1 	eorne.w	r0, r7, r1, asr #31
  400e76:	f845 0c10 	str.w	r0, [r5, #-16]
  400e7a:	ed54 7a03 	vldr	s15, [r4, #-12]
  400e7e:	ee67 7a89 	vmul.f32	s15, s15, s18
  400e82:	eef5 7ac0 	vcmpe.f32	s15, #0.0
  400e86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400e8a:	bfd4      	ite	le
  400e8c:	eeb0 7a48 	vmovle.f32	s14, s16
  400e90:	eeb0 7a68 	vmovgt.f32	s14, s17
  400e94:	ee77 7a27 	vadd.f32	s15, s14, s15
  400e98:	ee17 0a90 	vmov	r0, s15
  400e9c:	f000 fcae 	bl	4017fc <__aeabi_f2lz>
  400ea0:	ebb1 7fe0 	cmp.w	r1, r0, asr #31
  400ea4:	bf18      	it	ne
  400ea6:	ea87 70e1 	eorne.w	r0, r7, r1, asr #31
  400eaa:	f845 0c0c 	str.w	r0, [r5, #-12]
  400eae:	ed54 7a02 	vldr	s15, [r4, #-8]
  400eb2:	ee67 7a89 	vmul.f32	s15, s15, s18
  400eb6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
  400eba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400ebe:	bfd4      	ite	le
  400ec0:	eeb0 7a48 	vmovle.f32	s14, s16
  400ec4:	eeb0 7a68 	vmovgt.f32	s14, s17
  400ec8:	ee77 7a27 	vadd.f32	s15, s14, s15
  400ecc:	ee17 0a90 	vmov	r0, s15
  400ed0:	f000 fc94 	bl	4017fc <__aeabi_f2lz>
  400ed4:	ebb1 7fe0 	cmp.w	r1, r0, asr #31
  400ed8:	bf18      	it	ne
  400eda:	ea87 70e1 	eorne.w	r0, r7, r1, asr #31
  400ede:	f845 0c08 	str.w	r0, [r5, #-8]
  400ee2:	ed54 7a01 	vldr	s15, [r4, #-4]
  400ee6:	ee67 7a89 	vmul.f32	s15, s15, s18
  400eea:	eef5 7ac0 	vcmpe.f32	s15, #0.0
  400eee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400ef2:	bfd4      	ite	le
  400ef4:	eeb0 7a48 	vmovle.f32	s14, s16
  400ef8:	eeb0 7a68 	vmovgt.f32	s14, s17
  400efc:	ee77 7a87 	vadd.f32	s15, s15, s14
  400f00:	ee17 0a90 	vmov	r0, s15
  400f04:	f000 fc7a 	bl	4017fc <__aeabi_f2lz>
  400f08:	ebb1 7fe0 	cmp.w	r1, r0, asr #31
  400f0c:	ea87 73e1 	eor.w	r3, r7, r1, asr #31
  400f10:	d078      	beq.n	401004 <arm_float_to_q31+0x1ec>
  400f12:	3e01      	subs	r6, #1
  400f14:	f845 3c04 	str.w	r3, [r5, #-4]
  400f18:	f104 0410 	add.w	r4, r4, #16
  400f1c:	f105 0510 	add.w	r5, r5, #16
  400f20:	d191      	bne.n	400e46 <arm_float_to_q31+0x2e>
  400f22:	ea4f 1909 	mov.w	r9, r9, lsl #4
  400f26:	44ca      	add	sl, r9
  400f28:	44cb      	add	fp, r9
  400f2a:	f018 0803 	ands.w	r8, r8, #3
  400f2e:	d065      	beq.n	400ffc <arm_float_to_q31+0x1e4>
  400f30:	eddb 7a00 	vldr	s15, [fp]
  400f34:	ed9f 7a38 	vldr	s14, [pc, #224]	; 401018 <arm_float_to_q31+0x200>
  400f38:	ee67 7a87 	vmul.f32	s15, s15, s14
  400f3c:	eefe 6a00 	vmov.f32	s13, #224	; 0xbf000000 -0.5
  400f40:	eef5 7ac0 	vcmpe.f32	s15, #0.0
  400f44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400f48:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
  400f4c:	bfd8      	it	le
  400f4e:	eeb0 7a66 	vmovle.f32	s14, s13
  400f52:	ee77 7a27 	vadd.f32	s15, s14, s15
  400f56:	ee17 0a90 	vmov	r0, s15
  400f5a:	f000 fc4f 	bl	4017fc <__aeabi_f2lz>
  400f5e:	ebb1 7fe0 	cmp.w	r1, r0, asr #31
  400f62:	bf1c      	itt	ne
  400f64:	f06f 4000 	mvnne.w	r0, #2147483648	; 0x80000000
  400f68:	ea80 70e1 	eorne.w	r0, r0, r1, asr #31
  400f6c:	f1b8 0801 	subs.w	r8, r8, #1
  400f70:	f8ca 0000 	str.w	r0, [sl]
  400f74:	d042      	beq.n	400ffc <arm_float_to_q31+0x1e4>
  400f76:	eddb 7a01 	vldr	s15, [fp, #4]
  400f7a:	ed9f 7a27 	vldr	s14, [pc, #156]	; 401018 <arm_float_to_q31+0x200>
  400f7e:	ee67 7a87 	vmul.f32	s15, s15, s14
  400f82:	eefe 6a00 	vmov.f32	s13, #224	; 0xbf000000 -0.5
  400f86:	eef5 7ac0 	vcmpe.f32	s15, #0.0
  400f8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400f8e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
  400f92:	bfd8      	it	le
  400f94:	eeb0 7a66 	vmovle.f32	s14, s13
  400f98:	ee77 7a27 	vadd.f32	s15, s14, s15
  400f9c:	ee17 0a90 	vmov	r0, s15
  400fa0:	f000 fc2c 	bl	4017fc <__aeabi_f2lz>
  400fa4:	ebb1 7fe0 	cmp.w	r1, r0, asr #31
  400fa8:	bf1c      	itt	ne
  400faa:	f06f 4000 	mvnne.w	r0, #2147483648	; 0x80000000
  400fae:	ea80 70e1 	eorne.w	r0, r0, r1, asr #31
  400fb2:	f1b8 0f01 	cmp.w	r8, #1
  400fb6:	f8ca 0004 	str.w	r0, [sl, #4]
  400fba:	d01f      	beq.n	400ffc <arm_float_to_q31+0x1e4>
  400fbc:	eddb 7a02 	vldr	s15, [fp, #8]
  400fc0:	ed9f 7a15 	vldr	s14, [pc, #84]	; 401018 <arm_float_to_q31+0x200>
  400fc4:	ee67 7a87 	vmul.f32	s15, s15, s14
  400fc8:	eefe 6a00 	vmov.f32	s13, #224	; 0xbf000000 -0.5
  400fcc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
  400fd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400fd4:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
  400fd8:	bfd8      	it	le
  400fda:	eeb0 7a66 	vmovle.f32	s14, s13
  400fde:	ee77 7a27 	vadd.f32	s15, s14, s15
  400fe2:	ee17 0a90 	vmov	r0, s15
  400fe6:	f000 fc09 	bl	4017fc <__aeabi_f2lz>
  400fea:	ebb1 7fe0 	cmp.w	r1, r0, asr #31
  400fee:	bf1c      	itt	ne
  400ff0:	f06f 4000 	mvnne.w	r0, #2147483648	; 0x80000000
  400ff4:	ea80 70e1 	eorne.w	r0, r0, r1, asr #31
  400ff8:	f8ca 0008 	str.w	r0, [sl, #8]
  400ffc:	ecbd 8b04 	vpop	{d8-d9}
  401000:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401004:	3e01      	subs	r6, #1
  401006:	f845 0c04 	str.w	r0, [r5, #-4]
  40100a:	f104 0410 	add.w	r4, r4, #16
  40100e:	f105 0510 	add.w	r5, r5, #16
  401012:	f47f af18 	bne.w	400e46 <arm_float_to_q31+0x2e>
  401016:	e784      	b.n	400f22 <arm_float_to_q31+0x10a>
  401018:	4f000000 	.word	0x4f000000

0040101c <arm_biquad_cas_df1_32x64_q31>:
  40101c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401020:	b0af      	sub	sp, #188	; 0xbc
  401022:	7b06      	ldrb	r6, [r0, #12]
  401024:	9228      	str	r2, [sp, #160]	; 0xa0
  401026:	e9d0 4701 	ldrd	r4, r7, [r0, #4]
  40102a:	7800      	ldrb	r0, [r0, #0]
  40102c:	9027      	str	r0, [sp, #156]	; 0x9c
  40102e:	0898      	lsrs	r0, r3, #2
  401030:	902a      	str	r0, [sp, #168]	; 0xa8
  401032:	4694      	mov	ip, r2
  401034:	f003 0203 	and.w	r2, r3, #3
  401038:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
  40103a:	9122      	str	r1, [sp, #136]	; 0x88
  40103c:	f1a6 011f 	sub.w	r1, r6, #31
  401040:	011b      	lsls	r3, r3, #4
  401042:	911d      	str	r1, [sp, #116]	; 0x74
  401044:	4661      	mov	r1, ip
  401046:	1c75      	adds	r5, r6, #1
  401048:	932c      	str	r3, [sp, #176]	; 0xb0
  40104a:	18cb      	adds	r3, r1, r3
  40104c:	f1c5 0020 	rsb	r0, r5, #32
  401050:	932d      	str	r3, [sp, #180]	; 0xb4
  401052:	1e53      	subs	r3, r2, #1
  401054:	9329      	str	r3, [sp, #164]	; 0xa4
  401056:	e9cd 0020 	strd	r0, r0, [sp, #128]	; 0x80
  40105a:	f107 0314 	add.w	r3, r7, #20
  40105e:	9326      	str	r3, [sp, #152]	; 0x98
  401060:	f104 0320 	add.w	r3, r4, #32
  401064:	901c      	str	r0, [sp, #112]	; 0x70
  401066:	922b      	str	r2, [sp, #172]	; 0xac
  401068:	9016      	str	r0, [sp, #88]	; 0x58
  40106a:	9325      	str	r3, [sp, #148]	; 0x94
  40106c:	46a9      	mov	r9, r5
  40106e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401070:	f853 2c14 	ldr.w	r2, [r3, #-20]
  401074:	9212      	str	r2, [sp, #72]	; 0x48
  401076:	f853 2c10 	ldr.w	r2, [r3, #-16]
  40107a:	f853 1c08 	ldr.w	r1, [r3, #-8]
  40107e:	f853 0c04 	ldr.w	r0, [r3, #-4]
  401082:	9213      	str	r2, [sp, #76]	; 0x4c
  401084:	f853 2c0c 	ldr.w	r2, [r3, #-12]
  401088:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40108a:	9214      	str	r2, [sp, #80]	; 0x50
  40108c:	f853 2c20 	ldr.w	r2, [r3, #-32]
  401090:	9215      	str	r2, [sp, #84]	; 0x54
  401092:	f853 8c10 	ldr.w	r8, [r3, #-16]
  401096:	f853 2c18 	ldr.w	r2, [r3, #-24]
  40109a:	f853 ac04 	ldr.w	sl, [r3, #-4]
  40109e:	9124      	str	r1, [sp, #144]	; 0x90
  4010a0:	e953 cb03 	ldrd	ip, fp, [r3, #-12]
  4010a4:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
  4010a6:	9023      	str	r0, [sp, #140]	; 0x8c
  4010a8:	9208      	str	r2, [sp, #32]
  4010aa:	2b00      	cmp	r3, #0
  4010ac:	f000 838b 	beq.w	4017c6 <arm_biquad_cas_df1_32x64_q31+0x7aa>
  4010b0:	9a22      	ldr	r2, [sp, #136]	; 0x88
  4010b2:	931e      	str	r3, [sp, #120]	; 0x78
  4010b4:	4604      	mov	r4, r0
  4010b6:	17c5      	asrs	r5, r0, #31
  4010b8:	3210      	adds	r2, #16
  4010ba:	e9cd 4500 	strd	r4, r5, [sp]
  4010be:	920d      	str	r2, [sp, #52]	; 0x34
  4010c0:	460c      	mov	r4, r1
  4010c2:	17cd      	asrs	r5, r1, #31
  4010c4:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  4010c6:	981d      	ldr	r0, [sp, #116]	; 0x74
  4010c8:	f8dd e070 	ldr.w	lr, [sp, #112]	; 0x70
  4010cc:	f8cd 9018 	str.w	r9, [sp, #24]
  4010d0:	e9cd 4502 	strd	r4, r5, [sp, #8]
  4010d4:	3210      	adds	r2, #16
  4010d6:	ea4f 73ea 	mov.w	r3, sl, asr #31
  4010da:	920e      	str	r2, [sp, #56]	; 0x38
  4010dc:	931a      	str	r3, [sp, #104]	; 0x68
  4010de:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  4010e2:	f8cd a010 	str.w	sl, [sp, #16]
  4010e6:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
  4010ea:	9010      	str	r0, [sp, #64]	; 0x40
  4010ec:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  4010f0:	9817      	ldr	r0, [sp, #92]	; 0x5c
  4010f2:	9c17      	ldr	r4, [sp, #92]	; 0x5c
  4010f4:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  4010f6:	fbac ab08 	umull	sl, fp, ip, r8
  4010fa:	ea4f 76ec 	mov.w	r6, ip, asr #31
  4010fe:	fb0c f309 	mul.w	r3, ip, r9
  401102:	fba0 0108 	umull	r0, r1, r0, r8
  401106:	fb06 3308 	mla	r3, r6, r8, r3
  40110a:	465a      	mov	r2, fp
  40110c:	441a      	add	r2, r3
  40110e:	fb04 1309 	mla	r3, r4, r9, r1
  401112:	4619      	mov	r1, r3
  401114:	f855 7c10 	ldr.w	r7, [r5, #-16]
  401118:	971c      	str	r7, [sp, #112]	; 0x70
  40111a:	17cc      	asrs	r4, r1, #31
  40111c:	9912      	ldr	r1, [sp, #72]	; 0x48
  40111e:	fb87 0101 	smull	r0, r1, r7, r1
  401122:	9f15      	ldr	r7, [sp, #84]	; 0x54
  401124:	46b8      	mov	r8, r7
  401126:	9f13      	ldr	r7, [sp, #76]	; 0x4c
  401128:	fbc7 0108 	smlal	r0, r1, r7, r8
  40112c:	9f08      	ldr	r7, [sp, #32]
  40112e:	46b8      	mov	r8, r7
  401130:	9f14      	ldr	r7, [sp, #80]	; 0x50
  401132:	eb13 030a 	adds.w	r3, r3, sl
  401136:	fbc7 0108 	smlal	r0, r1, r7, r8
  40113a:	e9dd 8900 	ldrd	r8, r9, [sp]
  40113e:	930d      	str	r3, [sp, #52]	; 0x34
  401140:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401142:	4693      	mov	fp, r2
  401144:	465f      	mov	r7, fp
  401146:	fba3 ab08 	umull	sl, fp, r3, r8
  40114a:	fb03 bb09 	mla	fp, r3, r9, fp
  40114e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401150:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
  401154:	eb44 0707 	adc.w	r7, r4, r7
  401158:	181b      	adds	r3, r3, r0
  40115a:	eb47 0401 	adc.w	r4, r7, r1
  40115e:	9f04      	ldr	r7, [sp, #16]
  401160:	981a      	ldr	r0, [sp, #104]	; 0x68
  401162:	950d      	str	r5, [sp, #52]	; 0x34
  401164:	464a      	mov	r2, r9
  401166:	fb07 f702 	mul.w	r7, r7, r2
  40116a:	9a04      	ldr	r2, [sp, #16]
  40116c:	4641      	mov	r1, r8
  40116e:	fb00 7701 	mla	r7, r0, r1, r7
  401172:	fba2 0101 	umull	r0, r1, r2, r1
  401176:	4439      	add	r1, r7
  401178:	465f      	mov	r7, fp
  40117a:	17ff      	asrs	r7, r7, #31
  40117c:	eb1b 0b00 	adds.w	fp, fp, r0
  401180:	eb41 0707 	adc.w	r7, r1, r7
  401184:	9a10      	ldr	r2, [sp, #64]	; 0x40
  401186:	9906      	ldr	r1, [sp, #24]
  401188:	eb1b 0303 	adds.w	r3, fp, r3
  40118c:	eb44 0707 	adc.w	r7, r4, r7
  401190:	fa03 f202 	lsl.w	r2, r3, r2
  401194:	fa07 f001 	lsl.w	r0, r7, r1
  401198:	fa23 fe0e 	lsr.w	lr, r3, lr
  40119c:	4607      	mov	r7, r0
  40119e:	9c16      	ldr	r4, [sp, #88]	; 0x58
  4011a0:	4310      	orrs	r0, r2
  4011a2:	ea40 020e 	orr.w	r2, r0, lr
  4011a6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  4011aa:	fa23 f404 	lsr.w	r4, r3, r4
  4011ae:	9204      	str	r2, [sp, #16]
  4011b0:	408b      	lsls	r3, r1
  4011b2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4011b4:	9310      	str	r3, [sp, #64]	; 0x40
  4011b6:	4327      	orrs	r7, r4
  4011b8:	9b04      	ldr	r3, [sp, #16]
  4011ba:	f842 7c10 	str.w	r7, [r2, #-16]
  4011be:	f855 0c0c 	ldr.w	r0, [r5, #-12]
  4011c2:	ea4f 7ee3 	mov.w	lr, r3, asr #31
  4011c6:	fb03 f709 	mul.w	r7, r3, r9
  4011ca:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4011cc:	fba3 ab08 	umull	sl, fp, r3, r8
  4011d0:	4603      	mov	r3, r0
  4011d2:	f855 0c08 	ldr.w	r0, [r5, #-8]
  4011d6:	9008      	str	r0, [sp, #32]
  4011d8:	9a04      	ldr	r2, [sp, #16]
  4011da:	9318      	str	r3, [sp, #96]	; 0x60
  4011dc:	4644      	mov	r4, r8
  4011de:	fba2 0104 	umull	r0, r1, r2, r4
  4011e2:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
  4011e6:	fb0e 7704 	mla	r7, lr, r4, r7
  4011ea:	4608      	mov	r0, r1
  4011ec:	9910      	ldr	r1, [sp, #64]	; 0x40
  4011ee:	9a01      	ldr	r2, [sp, #4]
  4011f0:	4438      	add	r0, r7
  4011f2:	901b      	str	r0, [sp, #108]	; 0x6c
  4011f4:	fb01 b709 	mla	r7, r1, r9, fp
  4011f8:	e9dd 9a00 	ldrd	r9, sl, [sp]
  4011fc:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
  401200:	981c      	ldr	r0, [sp, #112]	; 0x70
  401202:	9719      	str	r7, [sp, #100]	; 0x64
  401204:	fbac 4509 	umull	r4, r5, ip, r9
  401208:	fb0c f202 	mul.w	r2, ip, r2
  40120c:	e9cd 450a 	strd	r4, r5, [sp, #40]	; 0x28
  401210:	fb06 2209 	mla	r2, r6, r9, r2
  401214:	eb17 040a 	adds.w	r4, r7, sl
  401218:	ea4f 76e7 	mov.w	r6, r7, asr #31
  40121c:	4680      	mov	r8, r0
  40121e:	9f15      	ldr	r7, [sp, #84]	; 0x54
  401220:	9813      	ldr	r0, [sp, #76]	; 0x4c
  401222:	9d12      	ldr	r5, [sp, #72]	; 0x48
  401224:	fb88 0100 	smull	r0, r1, r8, r0
  401228:	46b8      	mov	r8, r7
  40122a:	9f14      	ldr	r7, [sp, #80]	; 0x50
  40122c:	fbc5 0103 	smlal	r0, r1, r5, r3
  401230:	fbc7 0108 	smlal	r0, r1, r7, r8
  401234:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401236:	9f17      	ldr	r7, [sp, #92]	; 0x5c
  401238:	e9dd 8900 	ldrd	r8, r9, [sp]
  40123c:	4413      	add	r3, r2
  40123e:	930b      	str	r3, [sp, #44]	; 0x2c
  401240:	465a      	mov	r2, fp
  401242:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401244:	fba7 ab08 	umull	sl, fp, r7, r8
  401248:	fb07 b809 	mla	r8, r7, r9, fp
  40124c:	eb46 0202 	adc.w	r2, r6, r2
  401250:	1824      	adds	r4, r4, r0
  401252:	eb42 0601 	adc.w	r6, r2, r1
  401256:	4642      	mov	r2, r8
  401258:	eb18 0803 	adds.w	r8, r8, r3
  40125c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40125e:	ea4f 72e2 	mov.w	r2, r2, asr #31
  401262:	eb42 0303 	adc.w	r3, r2, r3
  401266:	461a      	mov	r2, r3
  401268:	eb18 0804 	adds.w	r8, r8, r4
  40126c:	eb46 0202 	adc.w	r2, r6, r2
  401270:	9e06      	ldr	r6, [sp, #24]
  401272:	f1a6 0020 	sub.w	r0, r6, #32
  401276:	fa02 fc06 	lsl.w	ip, r2, r6
  40127a:	fa08 f000 	lsl.w	r0, r8, r0
  40127e:	f1c6 0120 	rsb	r1, r6, #32
  401282:	e9dd 3402 	ldrd	r3, r4, [sp, #8]
  401286:	fa28 f101 	lsr.w	r1, r8, r1
  40128a:	ea4c 0c00 	orr.w	ip, ip, r0
  40128e:	ea4c 0c01 	orr.w	ip, ip, r1
  401292:	fa08 f106 	lsl.w	r1, r8, r6
  401296:	9117      	str	r1, [sp, #92]	; 0x5c
  401298:	9908      	ldr	r1, [sp, #32]
  40129a:	fb0c f704 	mul.w	r7, ip, r4
  40129e:	9c17      	ldr	r4, [sp, #92]	; 0x5c
  4012a0:	ea4f 76ec 	mov.w	r6, ip, asr #31
  4012a4:	4689      	mov	r9, r1
  4012a6:	fb06 7703 	mla	r7, r6, r3, r7
  4012aa:	fb89 0105 	smull	r0, r1, r9, r5
  4012ae:	961f      	str	r6, [sp, #124]	; 0x7c
  4012b0:	fba4 4503 	umull	r4, r5, r4, r3
  4012b4:	9e01      	ldr	r6, [sp, #4]
  4012b6:	9b04      	ldr	r3, [sp, #16]
  4012b8:	fb03 fb06 	mul.w	fp, r3, r6
  4012bc:	9e18      	ldr	r6, [sp, #96]	; 0x60
  4012be:	46b1      	mov	r9, r6
  4012c0:	9e13      	ldr	r6, [sp, #76]	; 0x4c
  4012c2:	fbc6 0109 	smlal	r0, r1, r6, r9
  4012c6:	9e00      	ldr	r6, [sp, #0]
  4012c8:	fba3 9a06 	umull	r9, sl, r3, r6
  4012cc:	e9cd 9a0a 	strd	r9, sl, [sp, #40]	; 0x28
  4012d0:	4682      	mov	sl, r0
  4012d2:	981c      	ldr	r0, [sp, #112]	; 0x70
  4012d4:	4681      	mov	r9, r0
  4012d6:	9814      	ldr	r0, [sp, #80]	; 0x50
  4012d8:	fb0e be06 	mla	lr, lr, r6, fp
  4012dc:	468b      	mov	fp, r1
  4012de:	fbc0 ab09 	smlal	sl, fp, r0, r9
  4012e2:	9802      	ldr	r0, [sp, #8]
  4012e4:	fbac 0100 	umull	r0, r1, ip, r0
  4012e8:	460b      	mov	r3, r1
  4012ea:	443b      	add	r3, r7
  4012ec:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
  4012ee:	4477      	add	r7, lr
  4012f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4012f4:	970b      	str	r7, [sp, #44]	; 0x2c
  4012f6:	9917      	ldr	r1, [sp, #92]	; 0x5c
  4012f8:	9f03      	ldr	r7, [sp, #12]
  4012fa:	9305      	str	r3, [sp, #20]
  4012fc:	fb01 5707 	mla	r7, r1, r7, r5
  401300:	9b04      	ldr	r3, [sp, #16]
  401302:	9901      	ldr	r1, [sp, #4]
  401304:	463d      	mov	r5, r7
  401306:	17e8      	asrs	r0, r5, #31
  401308:	18ff      	adds	r7, r7, r3
  40130a:	9d05      	ldr	r5, [sp, #20]
  40130c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40130e:	eb45 0000 	adc.w	r0, r5, r0
  401312:	fba3 4506 	umull	r4, r5, r3, r6
  401316:	fb03 5301 	mla	r3, r3, r1, r5
  40131a:	e9dd 560a 	ldrd	r5, r6, [sp, #40]	; 0x28
  40131e:	eb17 070a 	adds.w	r7, r7, sl
  401322:	eb40 000b 	adc.w	r0, r0, fp
  401326:	ea4f 7ae3 	mov.w	sl, r3, asr #31
  40132a:	195b      	adds	r3, r3, r5
  40132c:	eb4a 0a06 	adc.w	sl, sl, r6
  401330:	19df      	adds	r7, r3, r7
  401332:	9e06      	ldr	r6, [sp, #24]
  401334:	9b16      	ldr	r3, [sp, #88]	; 0x58
  401336:	eb4a 0000 	adc.w	r0, sl, r0
  40133a:	fa00 f106 	lsl.w	r1, r0, r6
  40133e:	fa27 f403 	lsr.w	r4, r7, r3
  401342:	9104      	str	r1, [sp, #16]
  401344:	fa28 f803 	lsr.w	r8, r8, r3
  401348:	4321      	orrs	r1, r4
  40134a:	40b2      	lsls	r2, r6
  40134c:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40134e:	ea42 0208 	orr.w	r2, r2, r8
  401352:	f844 2c0c 	str.w	r2, [r4, #-12]
  401356:	f1a6 0320 	sub.w	r3, r6, #32
  40135a:	9a04      	ldr	r2, [sp, #16]
  40135c:	f844 1c08 	str.w	r1, [r4, #-8]
  401360:	fa07 f303 	lsl.w	r3, r7, r3
  401364:	431a      	orrs	r2, r3
  401366:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401368:	9204      	str	r2, [sp, #16]
  40136a:	f1c6 0020 	rsb	r0, r6, #32
  40136e:	f853 2c04 	ldr.w	r2, [r3, #-4]
  401372:	9b04      	ldr	r3, [sp, #16]
  401374:	9215      	str	r2, [sp, #84]	; 0x54
  401376:	fa27 f000 	lsr.w	r0, r7, r0
  40137a:	4303      	orrs	r3, r0
  40137c:	9304      	str	r3, [sp, #16]
  40137e:	fa07 f306 	lsl.w	r3, r7, r6
  401382:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
  401386:	930a      	str	r3, [sp, #40]	; 0x28
  401388:	9b04      	ldr	r3, [sp, #16]
  40138a:	17df      	asrs	r7, r3, #31
  40138c:	4638      	mov	r0, r7
  40138e:	971a      	str	r7, [sp, #104]	; 0x68
  401390:	462f      	mov	r7, r5
  401392:	fb03 f707 	mul.w	r7, r3, r7
  401396:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401398:	9912      	ldr	r1, [sp, #72]	; 0x48
  40139a:	9e13      	ldr	r6, [sp, #76]	; 0x4c
  40139c:	fba3 ab04 	umull	sl, fp, r3, r4
  4013a0:	fb82 4501 	smull	r4, r5, r2, r1
  4013a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4013a8:	9904      	ldr	r1, [sp, #16]
  4013aa:	fba1 8902 	umull	r8, r9, r1, r2
  4013ae:	fb00 7702 	mla	r7, r0, r2, r7
  4013b2:	4648      	mov	r0, r9
  4013b4:	4438      	add	r0, r7
  4013b6:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
  4013ba:	9908      	ldr	r1, [sp, #32]
  4013bc:	9011      	str	r0, [sp, #68]	; 0x44
  4013be:	4618      	mov	r0, r3
  4013c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4013c2:	9a14      	ldr	r2, [sp, #80]	; 0x50
  4013c4:	fbc6 4501 	smlal	r4, r5, r6, r1
  4013c8:	fb03 b800 	mla	r8, r3, r0, fp
  4013cc:	9e18      	ldr	r6, [sp, #96]	; 0x60
  4013ce:	9917      	ldr	r1, [sp, #92]	; 0x5c
  4013d0:	4640      	mov	r0, r8
  4013d2:	46a9      	mov	r9, r5
  4013d4:	46a0      	mov	r8, r4
  4013d6:	fbc2 8906 	smlal	r8, r9, r2, r6
  4013da:	e9dd 2300 	ldrd	r2, r3, [sp]
  4013de:	9e1f      	ldr	r6, [sp, #124]	; 0x7c
  4013e0:	fb0c fe03 	mul.w	lr, ip, r3
  4013e4:	fbac 4502 	umull	r4, r5, ip, r2
  4013e8:	fb06 ee02 	mla	lr, r6, r2, lr
  4013ec:	9a10      	ldr	r2, [sp, #64]	; 0x40
  4013ee:	ea4f 7ce0 	mov.w	ip, r0, asr #31
  4013f2:	1882      	adds	r2, r0, r2
  4013f4:	9800      	ldr	r0, [sp, #0]
  4013f6:	4647      	mov	r7, r8
  4013f8:	46c8      	mov	r8, r9
  4013fa:	fba1 9a00 	umull	r9, sl, r1, r0
  4013fe:	9801      	ldr	r0, [sp, #4]
  401400:	fb01 a600 	mla	r6, r1, r0, sl
  401404:	9911      	ldr	r1, [sp, #68]	; 0x44
  401406:	eb4c 0c01 	adc.w	ip, ip, r1
  40140a:	19d0      	adds	r0, r2, r7
  40140c:	4475      	add	r5, lr
  40140e:	eb4c 0c08 	adc.w	ip, ip, r8
  401412:	17f3      	asrs	r3, r6, #31
  401414:	1936      	adds	r6, r6, r4
  401416:	eb45 0303 	adc.w	r3, r5, r3
  40141a:	1832      	adds	r2, r6, r0
  40141c:	9e06      	ldr	r6, [sp, #24]
  40141e:	9f15      	ldr	r7, [sp, #84]	; 0x54
  401420:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  401422:	eb43 0c0c 	adc.w	ip, r3, ip
  401426:	fa0c f006 	lsl.w	r0, ip, r6
  40142a:	9b16      	ldr	r3, [sp, #88]	; 0x58
  40142c:	9e1d      	ldr	r6, [sp, #116]	; 0x74
  40142e:	fa22 f303 	lsr.w	r3, r2, r3
  401432:	fa02 f106 	lsl.w	r1, r2, r6
  401436:	4303      	orrs	r3, r0
  401438:	ea40 0c01 	orr.w	ip, r0, r1
  40143c:	9820      	ldr	r0, [sp, #128]	; 0x80
  40143e:	9e06      	ldr	r6, [sp, #24]
  401440:	fa22 f400 	lsr.w	r4, r2, r0
  401444:	17f9      	asrs	r1, r7, #31
  401446:	4638      	mov	r0, r7
  401448:	f105 0710 	add.w	r7, r5, #16
  40144c:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40144e:	970d      	str	r7, [sp, #52]	; 0x34
  401450:	f845 3c04 	str.w	r3, [r5, #-4]
  401454:	f105 0310 	add.w	r3, r5, #16
  401458:	930e      	str	r3, [sp, #56]	; 0x38
  40145a:	fa02 f306 	lsl.w	r3, r2, r6
  40145e:	9a1d      	ldr	r2, [sp, #116]	; 0x74
  401460:	9e08      	ldr	r6, [sp, #32]
  401462:	9317      	str	r3, [sp, #92]	; 0x5c
  401464:	9210      	str	r2, [sp, #64]	; 0x40
  401466:	f8dd e084 	ldr.w	lr, [sp, #132]	; 0x84
  40146a:	9f1e      	ldr	r7, [sp, #120]	; 0x78
  40146c:	ea4f 78e6 	mov.w	r8, r6, asr #31
  401470:	3f01      	subs	r7, #1
  401472:	ea4c 0c04 	orr.w	ip, ip, r4
  401476:	4635      	mov	r5, r6
  401478:	4603      	mov	r3, r0
  40147a:	460c      	mov	r4, r1
  40147c:	4646      	mov	r6, r8
  40147e:	971e      	str	r7, [sp, #120]	; 0x78
  401480:	f47f ae34 	bne.w	4010ec <arm_biquad_cas_df1_32x64_q31+0xd0>
  401484:	e9cd 3402 	strd	r3, r4, [sp, #8]
  401488:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  40148a:	9b22      	ldr	r3, [sp, #136]	; 0x88
  40148c:	f8dd 9018 	ldr.w	r9, [sp, #24]
  401490:	f8dd a010 	ldr.w	sl, [sp, #16]
  401494:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
  401498:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40149c:	f8cd e070 	str.w	lr, [sp, #112]	; 0x70
  4014a0:	4413      	add	r3, r2
  4014a2:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
  4014a6:	9322      	str	r3, [sp, #136]	; 0x88
  4014a8:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  4014aa:	930a      	str	r3, [sp, #40]	; 0x28
  4014ac:	9b2b      	ldr	r3, [sp, #172]	; 0xac
  4014ae:	2b00      	cmp	r3, #0
  4014b0:	f000 815b 	beq.w	40176a <arm_biquad_cas_df1_32x64_q31+0x74e>
  4014b4:	9b22      	ldr	r3, [sp, #136]	; 0x88
  4014b6:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4014b8:	681b      	ldr	r3, [r3, #0]
  4014ba:	17d5      	asrs	r5, r2, #31
  4014bc:	461f      	mov	r7, r3
  4014be:	4614      	mov	r4, r2
  4014c0:	ea4f 71ec 	mov.w	r1, ip, asr #31
  4014c4:	fb0c f305 	mul.w	r3, ip, r5
  4014c8:	e9cd 4504 	strd	r4, r5, [sp, #16]
  4014cc:	fb02 3301 	mla	r3, r2, r1, r3
  4014d0:	fba8 4502 	umull	r4, r5, r8, r2
  4014d4:	9110      	str	r1, [sp, #64]	; 0x40
  4014d6:	fbac 1202 	umull	r1, r2, ip, r2
  4014da:	e9cd 1202 	strd	r1, r2, [sp, #8]
  4014de:	9a03      	ldr	r2, [sp, #12]
  4014e0:	9805      	ldr	r0, [sp, #20]
  4014e2:	9c23      	ldr	r4, [sp, #140]	; 0x8c
  4014e4:	970d      	str	r7, [sp, #52]	; 0x34
  4014e6:	441a      	add	r2, r3
  4014e8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4014ea:	9203      	str	r2, [sp, #12]
  4014ec:	fb08 5100 	mla	r1, r8, r0, r5
  4014f0:	4638      	mov	r0, r7
  4014f2:	fb80 2303 	smull	r2, r3, r0, r3
  4014f6:	9815      	ldr	r0, [sp, #84]	; 0x54
  4014f8:	4607      	mov	r7, r0
  4014fa:	9813      	ldr	r0, [sp, #76]	; 0x4c
  4014fc:	4625      	mov	r5, r4
  4014fe:	fbc0 2307 	smlal	r2, r3, r0, r7
  401502:	17e6      	asrs	r6, r4, #31
  401504:	e9cd 2306 	strd	r2, r3, [sp, #24]
  401508:	e9cd 5600 	strd	r5, r6, [sp]
  40150c:	9d08      	ldr	r5, [sp, #32]
  40150e:	9b02      	ldr	r3, [sp, #8]
  401510:	9a03      	ldr	r2, [sp, #12]
  401512:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
  401516:	46ae      	mov	lr, r5
  401518:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40151a:	fbc5 670e 	smlal	r6, r7, r5, lr
  40151e:	e9dd 4500 	ldrd	r4, r5, [sp]
  401522:	e9cd 6706 	strd	r6, r7, [sp, #24]
  401526:	9e23      	ldr	r6, [sp, #140]	; 0x8c
  401528:	9c06      	ldr	r4, [sp, #24]
  40152a:	18cb      	adds	r3, r1, r3
  40152c:	ea4f 71e1 	mov.w	r1, r1, asr #31
  401530:	eb42 0101 	adc.w	r1, r2, r1
  401534:	ea4f 70ea 	mov.w	r0, sl, asr #31
  401538:	fb0a f205 	mul.w	r2, sl, r5
  40153c:	4637      	mov	r7, r6
  40153e:	fb06 2200 	mla	r2, r6, r0, r2
  401542:	4630      	mov	r0, r6
  401544:	fbab 6707 	umull	r6, r7, fp, r7
  401548:	191b      	adds	r3, r3, r4
  40154a:	fb0b 7e05 	mla	lr, fp, r5, r7
  40154e:	9c07      	ldr	r4, [sp, #28]
  401550:	9e16      	ldr	r6, [sp, #88]	; 0x58
  401552:	9d1c      	ldr	r5, [sp, #112]	; 0x70
  401554:	fbaa ab00 	umull	sl, fp, sl, r0
  401558:	4677      	mov	r7, lr
  40155a:	eb44 0101 	adc.w	r1, r4, r1
  40155e:	4493      	add	fp, r2
  401560:	eb1e 0e0a 	adds.w	lr, lr, sl
  401564:	ea4f 72e7 	mov.w	r2, r7, asr #31
  401568:	eb42 020b 	adc.w	r2, r2, fp
  40156c:	9c1d      	ldr	r4, [sp, #116]	; 0x74
  40156e:	eb1e 0e03 	adds.w	lr, lr, r3
  401572:	eb42 0101 	adc.w	r1, r2, r1
  401576:	fa0e f304 	lsl.w	r3, lr, r4
  40157a:	fa01 f009 	lsl.w	r0, r1, r9
  40157e:	fa2e f206 	lsr.w	r2, lr, r6
  401582:	4601      	mov	r1, r0
  401584:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  401586:	4318      	orrs	r0, r3
  401588:	fa2e f305 	lsr.w	r3, lr, r5
  40158c:	4311      	orrs	r1, r2
  40158e:	4318      	orrs	r0, r3
  401590:	e9dd 560e 	ldrd	r5, r6, [sp, #56]	; 0x38
  401594:	9006      	str	r0, [sp, #24]
  401596:	6021      	str	r1, [r4, #0]
  401598:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  40159a:	9929      	ldr	r1, [sp, #164]	; 0xa4
  40159c:	46a2      	mov	sl, r4
  40159e:	ea4f 7be4 	mov.w	fp, r4, asr #31
  4015a2:	fa0e fe09 	lsl.w	lr, lr, r9
  4015a6:	e9cd ab02 	strd	sl, fp, [sp, #8]
  4015aa:	2900      	cmp	r1, #0
  4015ac:	f000 80f9 	beq.w	4017a2 <arm_biquad_cas_df1_32x64_q31+0x786>
  4015b0:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
  4015b4:	9d22      	ldr	r5, [sp, #136]	; 0x88
  4015b6:	fb00 f10b 	mul.w	r1, r0, fp
  4015ba:	686e      	ldr	r6, [r5, #4]
  4015bc:	960e      	str	r6, [sp, #56]	; 0x38
  4015be:	17c5      	asrs	r5, r0, #31
  4015c0:	9824      	ldr	r0, [sp, #144]	; 0x90
  4015c2:	9517      	str	r5, [sp, #92]	; 0x5c
  4015c4:	fbae 2300 	umull	r2, r3, lr, r0
  4015c8:	fb00 1105 	mla	r1, r0, r5, r1
  4015cc:	4604      	mov	r4, r0
  4015ce:	9806      	ldr	r0, [sp, #24]
  4015d0:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4015d2:	fba0 4504 	umull	r4, r5, r0, r4
  4015d6:	440d      	add	r5, r1
  4015d8:	fb0e 310b 	mla	r1, lr, fp, r3
  4015dc:	460b      	mov	r3, r1
  4015de:	17d8      	asrs	r0, r3, #31
  4015e0:	fb86 2302 	smull	r2, r3, r6, r2
  4015e4:	9e0d      	ldr	r6, [sp, #52]	; 0x34
  4015e6:	46b3      	mov	fp, r6
  4015e8:	9e13      	ldr	r6, [sp, #76]	; 0x4c
  4015ea:	fbc6 230b 	smlal	r2, r3, r6, fp
  4015ee:	469b      	mov	fp, r3
  4015f0:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4015f2:	461f      	mov	r7, r3
  4015f4:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4015f6:	4692      	mov	sl, r2
  4015f8:	fbc3 ab07 	smlal	sl, fp, r3, r7
  4015fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4015fe:	1909      	adds	r1, r1, r4
  401600:	eb45 0000 	adc.w	r0, r5, r0
  401604:	461f      	mov	r7, r3
  401606:	e9dd 4500 	ldrd	r4, r5, [sp]
  40160a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40160c:	e9cd ab08 	strd	sl, fp, [sp, #32]
  401610:	9a08      	ldr	r2, [sp, #32]
  401612:	fba8 ab03 	umull	sl, fp, r8, r3
  401616:	fb08 b405 	mla	r4, r8, r5, fp
  40161a:	1889      	adds	r1, r1, r2
  40161c:	46a3      	mov	fp, r4
  40161e:	4622      	mov	r2, r4
  401620:	9c09      	ldr	r4, [sp, #36]	; 0x24
  401622:	fb0c f605 	mul.w	r6, ip, r5
  401626:	eb40 0404 	adc.w	r4, r0, r4
  40162a:	fb03 6607 	mla	r6, r3, r7, r6
  40162e:	4620      	mov	r0, r4
  401630:	fbac 4503 	umull	r4, r5, ip, r3
  401634:	4435      	add	r5, r6
  401636:	17d3      	asrs	r3, r2, #31
  401638:	eb1b 0204 	adds.w	r2, fp, r4
  40163c:	eb45 0303 	adc.w	r3, r5, r3
  401640:	1851      	adds	r1, r2, r1
  401642:	9a1d      	ldr	r2, [sp, #116]	; 0x74
  401644:	9e1c      	ldr	r6, [sp, #112]	; 0x70
  401646:	9c16      	ldr	r4, [sp, #88]	; 0x58
  401648:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40164a:	eb43 0000 	adc.w	r0, r3, r0
  40164e:	fa00 fa09 	lsl.w	sl, r0, r9
  401652:	fa01 f302 	lsl.w	r3, r1, r2
  401656:	4650      	mov	r0, sl
  401658:	fa21 f204 	lsr.w	r2, r1, r4
  40165c:	ea4a 0a03 	orr.w	sl, sl, r3
  401660:	fa01 fb09 	lsl.w	fp, r1, r9
  401664:	fa21 f306 	lsr.w	r3, r1, r6
  401668:	990e      	ldr	r1, [sp, #56]	; 0x38
  40166a:	4310      	orrs	r0, r2
  40166c:	ea4f 78e1 	mov.w	r8, r1, asr #31
  401670:	6068      	str	r0, [r5, #4]
  401672:	460d      	mov	r5, r1
  401674:	9929      	ldr	r1, [sp, #164]	; 0xa4
  401676:	2901      	cmp	r1, #1
  401678:	ea4a 0a03 	orr.w	sl, sl, r3
  40167c:	4646      	mov	r6, r8
  40167e:	f000 8096 	beq.w	4017ae <arm_biquad_cas_df1_32x64_q31+0x792>
  401682:	9a24      	ldr	r2, [sp, #144]	; 0x90
  401684:	9922      	ldr	r1, [sp, #136]	; 0x88
  401686:	9c12      	ldr	r4, [sp, #72]	; 0x48
  401688:	6889      	ldr	r1, [r1, #8]
  40168a:	9110      	str	r1, [sp, #64]	; 0x40
  40168c:	fbab 7802 	umull	r7, r8, fp, r2
  401690:	e9cd 7802 	strd	r7, r8, [sp, #8]
  401694:	e9dd 7804 	ldrd	r7, r8, [sp, #16]
  401698:	9903      	ldr	r1, [sp, #12]
  40169a:	fb0a f308 	mul.w	r3, sl, r8
  40169e:	ea4f 70ea 	mov.w	r0, sl, asr #31
  4016a2:	fb0b 1108 	mla	r1, fp, r8, r1
  4016a6:	fb02 3000 	mla	r0, r2, r0, r3
  4016aa:	fbaa 7802 	umull	r7, r8, sl, r2
  4016ae:	4440      	add	r0, r8
  4016b0:	e9cd 7804 	strd	r7, r8, [sp, #16]
  4016b4:	9005      	str	r0, [sp, #20]
  4016b6:	980e      	ldr	r0, [sp, #56]	; 0x38
  4016b8:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4016ba:	4607      	mov	r7, r0
  4016bc:	9813      	ldr	r0, [sp, #76]	; 0x4c
  4016be:	fb83 2304 	smull	r2, r3, r3, r4
  4016c2:	fbc0 2307 	smlal	r2, r3, r0, r7
  4016c6:	9823      	ldr	r0, [sp, #140]	; 0x8c
  4016c8:	9c06      	ldr	r4, [sp, #24]
  4016ca:	fbae 7800 	umull	r7, r8, lr, r0
  4016ce:	e9cd 7808 	strd	r7, r8, [sp, #32]
  4016d2:	9801      	ldr	r0, [sp, #4]
  4016d4:	9f04      	ldr	r7, [sp, #16]
  4016d6:	fb04 f400 	mul.w	r4, r4, r0
  4016da:	4698      	mov	r8, r3
  4016dc:	17c8      	asrs	r0, r1, #31
  4016de:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4016e0:	19c9      	adds	r1, r1, r7
  4016e2:	4617      	mov	r7, r2
  4016e4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4016e6:	fbc3 7802 	smlal	r7, r8, r3, r2
  4016ea:	e9cd 7802 	strd	r7, r8, [sp, #8]
  4016ee:	9f01      	ldr	r7, [sp, #4]
  4016f0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  4016f2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4016f4:	46bc      	mov	ip, r7
  4016f6:	9f09      	ldr	r7, [sp, #36]	; 0x24
  4016f8:	fb0e 7e0c 	mla	lr, lr, ip, r7
  4016fc:	9f05      	ldr	r7, [sp, #20]
  4016fe:	f8cd e024 	str.w	lr, [sp, #36]	; 0x24
  401702:	eb47 0000 	adc.w	r0, r7, r0
  401706:	9f02      	ldr	r7, [sp, #8]
  401708:	4694      	mov	ip, r2
  40170a:	19c9      	adds	r1, r1, r7
  40170c:	fb03 440c 	mla	r4, r3, ip, r4
  401710:	9f03      	ldr	r7, [sp, #12]
  401712:	461a      	mov	r2, r3
  401714:	9b06      	ldr	r3, [sp, #24]
  401716:	eb47 0000 	adc.w	r0, r7, r0
  40171a:	fba3 2302 	umull	r2, r3, r3, r2
  40171e:	4677      	mov	r7, lr
  401720:	4423      	add	r3, r4
  401722:	eb1e 0e02 	adds.w	lr, lr, r2
  401726:	ea4f 74e7 	mov.w	r4, r7, asr #31
  40172a:	eb43 0404 	adc.w	r4, r3, r4
  40172e:	9a1d      	ldr	r2, [sp, #116]	; 0x74
  401730:	eb1e 0e01 	adds.w	lr, lr, r1
  401734:	eb44 0000 	adc.w	r0, r4, r0
  401738:	fa0e f302 	lsl.w	r3, lr, r2
  40173c:	fa00 fc09 	lsl.w	ip, r0, r9
  401740:	9c16      	ldr	r4, [sp, #88]	; 0x58
  401742:	4660      	mov	r0, ip
  401744:	ea4c 0c03 	orr.w	ip, ip, r3
  401748:	9b1c      	ldr	r3, [sp, #112]	; 0x70
  40174a:	fa2e f303 	lsr.w	r3, lr, r3
  40174e:	fa2e f204 	lsr.w	r2, lr, r4
  401752:	ea4c 0c03 	orr.w	ip, ip, r3
  401756:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  401758:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40175a:	4310      	orrs	r0, r2
  40175c:	60a0      	str	r0, [r4, #8]
  40175e:	17d9      	asrs	r1, r3, #31
  401760:	4618      	mov	r0, r3
  401762:	e9cd 0102 	strd	r0, r1, [sp, #8]
  401766:	fa0e f809 	lsl.w	r8, lr, r9
  40176a:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
  40176e:	9b25      	ldr	r3, [sp, #148]	; 0x94
  401770:	e943 1208 	strd	r1, r2, [r3, #-32]
  401774:	e943 5606 	strd	r5, r6, [r3, #-24]
  401778:	f843 8c10 	str.w	r8, [r3, #-16]
  40177c:	f843 ac04 	str.w	sl, [r3, #-4]
  401780:	e943 cb03 	strd	ip, fp, [r3, #-12]
  401784:	3320      	adds	r3, #32
  401786:	9325      	str	r3, [sp, #148]	; 0x94
  401788:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40178a:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40178c:	9322      	str	r3, [sp, #136]	; 0x88
  40178e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  401790:	3214      	adds	r2, #20
  401792:	3b01      	subs	r3, #1
  401794:	9226      	str	r2, [sp, #152]	; 0x98
  401796:	9327      	str	r3, [sp, #156]	; 0x9c
  401798:	f47f ac69 	bne.w	40106e <arm_biquad_cas_df1_32x64_q31+0x52>
  40179c:	b02f      	add	sp, #188	; 0xbc
  40179e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4017a2:	46c3      	mov	fp, r8
  4017a4:	46e2      	mov	sl, ip
  4017a6:	46f0      	mov	r8, lr
  4017a8:	f8dd c018 	ldr.w	ip, [sp, #24]
  4017ac:	e7dd      	b.n	40176a <arm_biquad_cas_df1_32x64_q31+0x74e>
  4017ae:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
  4017b2:	46d8      	mov	r8, fp
  4017b4:	e9cd 5602 	strd	r5, r6, [sp, #8]
  4017b8:	46d4      	mov	ip, sl
  4017ba:	460d      	mov	r5, r1
  4017bc:	46f3      	mov	fp, lr
  4017be:	f8dd a018 	ldr.w	sl, [sp, #24]
  4017c2:	4616      	mov	r6, r2
  4017c4:	e7d1      	b.n	40176a <arm_biquad_cas_df1_32x64_q31+0x74e>
  4017c6:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4017c8:	4619      	mov	r1, r3
  4017ca:	17da      	asrs	r2, r3, #31
  4017cc:	9b08      	ldr	r3, [sp, #32]
  4017ce:	461d      	mov	r5, r3
  4017d0:	17de      	asrs	r6, r3, #31
  4017d2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4017d4:	930a      	str	r3, [sp, #40]	; 0x28
  4017d6:	e9cd 120e 	strd	r1, r2, [sp, #56]	; 0x38
  4017da:	e9cd 1202 	strd	r1, r2, [sp, #8]
  4017de:	e665      	b.n	4014ac <arm_biquad_cas_df1_32x64_q31+0x490>

004017e0 <arm_biquad_cas_df1_32x64_init_q31>:
  4017e0:	b510      	push	{r4, lr}
  4017e2:	4604      	mov	r4, r0
  4017e4:	f89d 0008 	ldrb.w	r0, [sp, #8]
  4017e8:	60a2      	str	r2, [r4, #8]
  4017ea:	7021      	strb	r1, [r4, #0]
  4017ec:	014a      	lsls	r2, r1, #5
  4017ee:	7320      	strb	r0, [r4, #12]
  4017f0:	2100      	movs	r1, #0
  4017f2:	4618      	mov	r0, r3
  4017f4:	f000 fc50 	bl	402098 <memset>
  4017f8:	6060      	str	r0, [r4, #4]
  4017fa:	bd10      	pop	{r4, pc}

004017fc <__aeabi_f2lz>:
  4017fc:	ee07 0a90 	vmov	s15, r0
  401800:	eef5 7ac0 	vcmpe.f32	s15, #0.0
  401804:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  401808:	d401      	bmi.n	40180e <__aeabi_f2lz+0x12>
  40180a:	f000 b809 	b.w	401820 <__aeabi_f2ulz>
  40180e:	b508      	push	{r3, lr}
  401810:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  401814:	f000 f804 	bl	401820 <__aeabi_f2ulz>
  401818:	4240      	negs	r0, r0
  40181a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40181e:	bd08      	pop	{r3, pc}

00401820 <__aeabi_f2ulz>:
  401820:	b5d0      	push	{r4, r6, r7, lr}
  401822:	f000 f987 	bl	401b34 <__aeabi_f2d>
  401826:	2200      	movs	r2, #0
  401828:	4b0e      	ldr	r3, [pc, #56]	; (401864 <__aeabi_f2ulz+0x44>)
  40182a:	4606      	mov	r6, r0
  40182c:	460f      	mov	r7, r1
  40182e:	f000 f9d5 	bl	401bdc <__aeabi_dmul>
  401832:	f000 fbe5 	bl	402000 <__aeabi_d2uiz>
  401836:	4604      	mov	r4, r0
  401838:	f000 f95a 	bl	401af0 <__aeabi_ui2d>
  40183c:	2200      	movs	r2, #0
  40183e:	4b0a      	ldr	r3, [pc, #40]	; (401868 <__aeabi_f2ulz+0x48>)
  401840:	f000 f9cc 	bl	401bdc <__aeabi_dmul>
  401844:	4602      	mov	r2, r0
  401846:	460b      	mov	r3, r1
  401848:	4630      	mov	r0, r6
  40184a:	4639      	mov	r1, r7
  40184c:	f000 f812 	bl	401874 <__aeabi_dsub>
  401850:	f000 fbd6 	bl	402000 <__aeabi_d2uiz>
  401854:	4623      	mov	r3, r4
  401856:	2200      	movs	r2, #0
  401858:	ea42 0200 	orr.w	r2, r2, r0
  40185c:	4610      	mov	r0, r2
  40185e:	4619      	mov	r1, r3
  401860:	bdd0      	pop	{r4, r6, r7, pc}
  401862:	bf00      	nop
  401864:	3df00000 	.word	0x3df00000
  401868:	41f00000 	.word	0x41f00000

0040186c <__aeabi_drsub>:
  40186c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  401870:	e002      	b.n	401878 <__adddf3>
  401872:	bf00      	nop

00401874 <__aeabi_dsub>:
  401874:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00401878 <__adddf3>:
  401878:	b530      	push	{r4, r5, lr}
  40187a:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40187e:	ea4f 0543 	mov.w	r5, r3, lsl #1
  401882:	ea94 0f05 	teq	r4, r5
  401886:	bf08      	it	eq
  401888:	ea90 0f02 	teqeq	r0, r2
  40188c:	bf1f      	itttt	ne
  40188e:	ea54 0c00 	orrsne.w	ip, r4, r0
  401892:	ea55 0c02 	orrsne.w	ip, r5, r2
  401896:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40189a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40189e:	f000 80e2 	beq.w	401a66 <__adddf3+0x1ee>
  4018a2:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4018a6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4018aa:	bfb8      	it	lt
  4018ac:	426d      	neglt	r5, r5
  4018ae:	dd0c      	ble.n	4018ca <__adddf3+0x52>
  4018b0:	442c      	add	r4, r5
  4018b2:	ea80 0202 	eor.w	r2, r0, r2
  4018b6:	ea81 0303 	eor.w	r3, r1, r3
  4018ba:	ea82 0000 	eor.w	r0, r2, r0
  4018be:	ea83 0101 	eor.w	r1, r3, r1
  4018c2:	ea80 0202 	eor.w	r2, r0, r2
  4018c6:	ea81 0303 	eor.w	r3, r1, r3
  4018ca:	2d36      	cmp	r5, #54	; 0x36
  4018cc:	bf88      	it	hi
  4018ce:	bd30      	pophi	{r4, r5, pc}
  4018d0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4018d4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4018d8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4018dc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4018e0:	d002      	beq.n	4018e8 <__adddf3+0x70>
  4018e2:	4240      	negs	r0, r0
  4018e4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4018e8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4018ec:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4018f0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  4018f4:	d002      	beq.n	4018fc <__adddf3+0x84>
  4018f6:	4252      	negs	r2, r2
  4018f8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4018fc:	ea94 0f05 	teq	r4, r5
  401900:	f000 80a7 	beq.w	401a52 <__adddf3+0x1da>
  401904:	f1a4 0401 	sub.w	r4, r4, #1
  401908:	f1d5 0e20 	rsbs	lr, r5, #32
  40190c:	db0d      	blt.n	40192a <__adddf3+0xb2>
  40190e:	fa02 fc0e 	lsl.w	ip, r2, lr
  401912:	fa22 f205 	lsr.w	r2, r2, r5
  401916:	1880      	adds	r0, r0, r2
  401918:	f141 0100 	adc.w	r1, r1, #0
  40191c:	fa03 f20e 	lsl.w	r2, r3, lr
  401920:	1880      	adds	r0, r0, r2
  401922:	fa43 f305 	asr.w	r3, r3, r5
  401926:	4159      	adcs	r1, r3
  401928:	e00e      	b.n	401948 <__adddf3+0xd0>
  40192a:	f1a5 0520 	sub.w	r5, r5, #32
  40192e:	f10e 0e20 	add.w	lr, lr, #32
  401932:	2a01      	cmp	r2, #1
  401934:	fa03 fc0e 	lsl.w	ip, r3, lr
  401938:	bf28      	it	cs
  40193a:	f04c 0c02 	orrcs.w	ip, ip, #2
  40193e:	fa43 f305 	asr.w	r3, r3, r5
  401942:	18c0      	adds	r0, r0, r3
  401944:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  401948:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40194c:	d507      	bpl.n	40195e <__adddf3+0xe6>
  40194e:	f04f 0e00 	mov.w	lr, #0
  401952:	f1dc 0c00 	rsbs	ip, ip, #0
  401956:	eb7e 0000 	sbcs.w	r0, lr, r0
  40195a:	eb6e 0101 	sbc.w	r1, lr, r1
  40195e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  401962:	d31b      	bcc.n	40199c <__adddf3+0x124>
  401964:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  401968:	d30c      	bcc.n	401984 <__adddf3+0x10c>
  40196a:	0849      	lsrs	r1, r1, #1
  40196c:	ea5f 0030 	movs.w	r0, r0, rrx
  401970:	ea4f 0c3c 	mov.w	ip, ip, rrx
  401974:	f104 0401 	add.w	r4, r4, #1
  401978:	ea4f 5244 	mov.w	r2, r4, lsl #21
  40197c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  401980:	f080 809a 	bcs.w	401ab8 <__adddf3+0x240>
  401984:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  401988:	bf08      	it	eq
  40198a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40198e:	f150 0000 	adcs.w	r0, r0, #0
  401992:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401996:	ea41 0105 	orr.w	r1, r1, r5
  40199a:	bd30      	pop	{r4, r5, pc}
  40199c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4019a0:	4140      	adcs	r0, r0
  4019a2:	eb41 0101 	adc.w	r1, r1, r1
  4019a6:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4019aa:	f1a4 0401 	sub.w	r4, r4, #1
  4019ae:	d1e9      	bne.n	401984 <__adddf3+0x10c>
  4019b0:	f091 0f00 	teq	r1, #0
  4019b4:	bf04      	itt	eq
  4019b6:	4601      	moveq	r1, r0
  4019b8:	2000      	moveq	r0, #0
  4019ba:	fab1 f381 	clz	r3, r1
  4019be:	bf08      	it	eq
  4019c0:	3320      	addeq	r3, #32
  4019c2:	f1a3 030b 	sub.w	r3, r3, #11
  4019c6:	f1b3 0220 	subs.w	r2, r3, #32
  4019ca:	da0c      	bge.n	4019e6 <__adddf3+0x16e>
  4019cc:	320c      	adds	r2, #12
  4019ce:	dd08      	ble.n	4019e2 <__adddf3+0x16a>
  4019d0:	f102 0c14 	add.w	ip, r2, #20
  4019d4:	f1c2 020c 	rsb	r2, r2, #12
  4019d8:	fa01 f00c 	lsl.w	r0, r1, ip
  4019dc:	fa21 f102 	lsr.w	r1, r1, r2
  4019e0:	e00c      	b.n	4019fc <__adddf3+0x184>
  4019e2:	f102 0214 	add.w	r2, r2, #20
  4019e6:	bfd8      	it	le
  4019e8:	f1c2 0c20 	rsble	ip, r2, #32
  4019ec:	fa01 f102 	lsl.w	r1, r1, r2
  4019f0:	fa20 fc0c 	lsr.w	ip, r0, ip
  4019f4:	bfdc      	itt	le
  4019f6:	ea41 010c 	orrle.w	r1, r1, ip
  4019fa:	4090      	lslle	r0, r2
  4019fc:	1ae4      	subs	r4, r4, r3
  4019fe:	bfa2      	ittt	ge
  401a00:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  401a04:	4329      	orrge	r1, r5
  401a06:	bd30      	popge	{r4, r5, pc}
  401a08:	ea6f 0404 	mvn.w	r4, r4
  401a0c:	3c1f      	subs	r4, #31
  401a0e:	da1c      	bge.n	401a4a <__adddf3+0x1d2>
  401a10:	340c      	adds	r4, #12
  401a12:	dc0e      	bgt.n	401a32 <__adddf3+0x1ba>
  401a14:	f104 0414 	add.w	r4, r4, #20
  401a18:	f1c4 0220 	rsb	r2, r4, #32
  401a1c:	fa20 f004 	lsr.w	r0, r0, r4
  401a20:	fa01 f302 	lsl.w	r3, r1, r2
  401a24:	ea40 0003 	orr.w	r0, r0, r3
  401a28:	fa21 f304 	lsr.w	r3, r1, r4
  401a2c:	ea45 0103 	orr.w	r1, r5, r3
  401a30:	bd30      	pop	{r4, r5, pc}
  401a32:	f1c4 040c 	rsb	r4, r4, #12
  401a36:	f1c4 0220 	rsb	r2, r4, #32
  401a3a:	fa20 f002 	lsr.w	r0, r0, r2
  401a3e:	fa01 f304 	lsl.w	r3, r1, r4
  401a42:	ea40 0003 	orr.w	r0, r0, r3
  401a46:	4629      	mov	r1, r5
  401a48:	bd30      	pop	{r4, r5, pc}
  401a4a:	fa21 f004 	lsr.w	r0, r1, r4
  401a4e:	4629      	mov	r1, r5
  401a50:	bd30      	pop	{r4, r5, pc}
  401a52:	f094 0f00 	teq	r4, #0
  401a56:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  401a5a:	bf06      	itte	eq
  401a5c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  401a60:	3401      	addeq	r4, #1
  401a62:	3d01      	subne	r5, #1
  401a64:	e74e      	b.n	401904 <__adddf3+0x8c>
  401a66:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401a6a:	bf18      	it	ne
  401a6c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401a70:	d029      	beq.n	401ac6 <__adddf3+0x24e>
  401a72:	ea94 0f05 	teq	r4, r5
  401a76:	bf08      	it	eq
  401a78:	ea90 0f02 	teqeq	r0, r2
  401a7c:	d005      	beq.n	401a8a <__adddf3+0x212>
  401a7e:	ea54 0c00 	orrs.w	ip, r4, r0
  401a82:	bf04      	itt	eq
  401a84:	4619      	moveq	r1, r3
  401a86:	4610      	moveq	r0, r2
  401a88:	bd30      	pop	{r4, r5, pc}
  401a8a:	ea91 0f03 	teq	r1, r3
  401a8e:	bf1e      	ittt	ne
  401a90:	2100      	movne	r1, #0
  401a92:	2000      	movne	r0, #0
  401a94:	bd30      	popne	{r4, r5, pc}
  401a96:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  401a9a:	d105      	bne.n	401aa8 <__adddf3+0x230>
  401a9c:	0040      	lsls	r0, r0, #1
  401a9e:	4149      	adcs	r1, r1
  401aa0:	bf28      	it	cs
  401aa2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  401aa6:	bd30      	pop	{r4, r5, pc}
  401aa8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  401aac:	bf3c      	itt	cc
  401aae:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  401ab2:	bd30      	popcc	{r4, r5, pc}
  401ab4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401ab8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  401abc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401ac0:	f04f 0000 	mov.w	r0, #0
  401ac4:	bd30      	pop	{r4, r5, pc}
  401ac6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401aca:	bf1a      	itte	ne
  401acc:	4619      	movne	r1, r3
  401ace:	4610      	movne	r0, r2
  401ad0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  401ad4:	bf1c      	itt	ne
  401ad6:	460b      	movne	r3, r1
  401ad8:	4602      	movne	r2, r0
  401ada:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  401ade:	bf06      	itte	eq
  401ae0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  401ae4:	ea91 0f03 	teqeq	r1, r3
  401ae8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  401aec:	bd30      	pop	{r4, r5, pc}
  401aee:	bf00      	nop

00401af0 <__aeabi_ui2d>:
  401af0:	f090 0f00 	teq	r0, #0
  401af4:	bf04      	itt	eq
  401af6:	2100      	moveq	r1, #0
  401af8:	4770      	bxeq	lr
  401afa:	b530      	push	{r4, r5, lr}
  401afc:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401b00:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401b04:	f04f 0500 	mov.w	r5, #0
  401b08:	f04f 0100 	mov.w	r1, #0
  401b0c:	e750      	b.n	4019b0 <__adddf3+0x138>
  401b0e:	bf00      	nop

00401b10 <__aeabi_i2d>:
  401b10:	f090 0f00 	teq	r0, #0
  401b14:	bf04      	itt	eq
  401b16:	2100      	moveq	r1, #0
  401b18:	4770      	bxeq	lr
  401b1a:	b530      	push	{r4, r5, lr}
  401b1c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401b20:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401b24:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  401b28:	bf48      	it	mi
  401b2a:	4240      	negmi	r0, r0
  401b2c:	f04f 0100 	mov.w	r1, #0
  401b30:	e73e      	b.n	4019b0 <__adddf3+0x138>
  401b32:	bf00      	nop

00401b34 <__aeabi_f2d>:
  401b34:	0042      	lsls	r2, r0, #1
  401b36:	ea4f 01e2 	mov.w	r1, r2, asr #3
  401b3a:	ea4f 0131 	mov.w	r1, r1, rrx
  401b3e:	ea4f 7002 	mov.w	r0, r2, lsl #28
  401b42:	bf1f      	itttt	ne
  401b44:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  401b48:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401b4c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  401b50:	4770      	bxne	lr
  401b52:	f092 0f00 	teq	r2, #0
  401b56:	bf14      	ite	ne
  401b58:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401b5c:	4770      	bxeq	lr
  401b5e:	b530      	push	{r4, r5, lr}
  401b60:	f44f 7460 	mov.w	r4, #896	; 0x380
  401b64:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401b68:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401b6c:	e720      	b.n	4019b0 <__adddf3+0x138>
  401b6e:	bf00      	nop

00401b70 <__aeabi_ul2d>:
  401b70:	ea50 0201 	orrs.w	r2, r0, r1
  401b74:	bf08      	it	eq
  401b76:	4770      	bxeq	lr
  401b78:	b530      	push	{r4, r5, lr}
  401b7a:	f04f 0500 	mov.w	r5, #0
  401b7e:	e00a      	b.n	401b96 <__aeabi_l2d+0x16>

00401b80 <__aeabi_l2d>:
  401b80:	ea50 0201 	orrs.w	r2, r0, r1
  401b84:	bf08      	it	eq
  401b86:	4770      	bxeq	lr
  401b88:	b530      	push	{r4, r5, lr}
  401b8a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  401b8e:	d502      	bpl.n	401b96 <__aeabi_l2d+0x16>
  401b90:	4240      	negs	r0, r0
  401b92:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401b96:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401b9a:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401b9e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  401ba2:	f43f aedc 	beq.w	40195e <__adddf3+0xe6>
  401ba6:	f04f 0203 	mov.w	r2, #3
  401baa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  401bae:	bf18      	it	ne
  401bb0:	3203      	addne	r2, #3
  401bb2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  401bb6:	bf18      	it	ne
  401bb8:	3203      	addne	r2, #3
  401bba:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  401bbe:	f1c2 0320 	rsb	r3, r2, #32
  401bc2:	fa00 fc03 	lsl.w	ip, r0, r3
  401bc6:	fa20 f002 	lsr.w	r0, r0, r2
  401bca:	fa01 fe03 	lsl.w	lr, r1, r3
  401bce:	ea40 000e 	orr.w	r0, r0, lr
  401bd2:	fa21 f102 	lsr.w	r1, r1, r2
  401bd6:	4414      	add	r4, r2
  401bd8:	e6c1      	b.n	40195e <__adddf3+0xe6>
  401bda:	bf00      	nop

00401bdc <__aeabi_dmul>:
  401bdc:	b570      	push	{r4, r5, r6, lr}
  401bde:	f04f 0cff 	mov.w	ip, #255	; 0xff
  401be2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  401be6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  401bea:	bf1d      	ittte	ne
  401bec:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  401bf0:	ea94 0f0c 	teqne	r4, ip
  401bf4:	ea95 0f0c 	teqne	r5, ip
  401bf8:	f000 f8de 	bleq	401db8 <__aeabi_dmul+0x1dc>
  401bfc:	442c      	add	r4, r5
  401bfe:	ea81 0603 	eor.w	r6, r1, r3
  401c02:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  401c06:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  401c0a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  401c0e:	bf18      	it	ne
  401c10:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  401c14:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401c18:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  401c1c:	d038      	beq.n	401c90 <__aeabi_dmul+0xb4>
  401c1e:	fba0 ce02 	umull	ip, lr, r0, r2
  401c22:	f04f 0500 	mov.w	r5, #0
  401c26:	fbe1 e502 	umlal	lr, r5, r1, r2
  401c2a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  401c2e:	fbe0 e503 	umlal	lr, r5, r0, r3
  401c32:	f04f 0600 	mov.w	r6, #0
  401c36:	fbe1 5603 	umlal	r5, r6, r1, r3
  401c3a:	f09c 0f00 	teq	ip, #0
  401c3e:	bf18      	it	ne
  401c40:	f04e 0e01 	orrne.w	lr, lr, #1
  401c44:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  401c48:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  401c4c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  401c50:	d204      	bcs.n	401c5c <__aeabi_dmul+0x80>
  401c52:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  401c56:	416d      	adcs	r5, r5
  401c58:	eb46 0606 	adc.w	r6, r6, r6
  401c5c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  401c60:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  401c64:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  401c68:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  401c6c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  401c70:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  401c74:	bf88      	it	hi
  401c76:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  401c7a:	d81e      	bhi.n	401cba <__aeabi_dmul+0xde>
  401c7c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  401c80:	bf08      	it	eq
  401c82:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  401c86:	f150 0000 	adcs.w	r0, r0, #0
  401c8a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401c8e:	bd70      	pop	{r4, r5, r6, pc}
  401c90:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  401c94:	ea46 0101 	orr.w	r1, r6, r1
  401c98:	ea40 0002 	orr.w	r0, r0, r2
  401c9c:	ea81 0103 	eor.w	r1, r1, r3
  401ca0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  401ca4:	bfc2      	ittt	gt
  401ca6:	ebd4 050c 	rsbsgt	r5, r4, ip
  401caa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  401cae:	bd70      	popgt	{r4, r5, r6, pc}
  401cb0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401cb4:	f04f 0e00 	mov.w	lr, #0
  401cb8:	3c01      	subs	r4, #1
  401cba:	f300 80ab 	bgt.w	401e14 <__aeabi_dmul+0x238>
  401cbe:	f114 0f36 	cmn.w	r4, #54	; 0x36
  401cc2:	bfde      	ittt	le
  401cc4:	2000      	movle	r0, #0
  401cc6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  401cca:	bd70      	pople	{r4, r5, r6, pc}
  401ccc:	f1c4 0400 	rsb	r4, r4, #0
  401cd0:	3c20      	subs	r4, #32
  401cd2:	da35      	bge.n	401d40 <__aeabi_dmul+0x164>
  401cd4:	340c      	adds	r4, #12
  401cd6:	dc1b      	bgt.n	401d10 <__aeabi_dmul+0x134>
  401cd8:	f104 0414 	add.w	r4, r4, #20
  401cdc:	f1c4 0520 	rsb	r5, r4, #32
  401ce0:	fa00 f305 	lsl.w	r3, r0, r5
  401ce4:	fa20 f004 	lsr.w	r0, r0, r4
  401ce8:	fa01 f205 	lsl.w	r2, r1, r5
  401cec:	ea40 0002 	orr.w	r0, r0, r2
  401cf0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  401cf4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401cf8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  401cfc:	fa21 f604 	lsr.w	r6, r1, r4
  401d00:	eb42 0106 	adc.w	r1, r2, r6
  401d04:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401d08:	bf08      	it	eq
  401d0a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401d0e:	bd70      	pop	{r4, r5, r6, pc}
  401d10:	f1c4 040c 	rsb	r4, r4, #12
  401d14:	f1c4 0520 	rsb	r5, r4, #32
  401d18:	fa00 f304 	lsl.w	r3, r0, r4
  401d1c:	fa20 f005 	lsr.w	r0, r0, r5
  401d20:	fa01 f204 	lsl.w	r2, r1, r4
  401d24:	ea40 0002 	orr.w	r0, r0, r2
  401d28:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401d2c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  401d30:	f141 0100 	adc.w	r1, r1, #0
  401d34:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401d38:	bf08      	it	eq
  401d3a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401d3e:	bd70      	pop	{r4, r5, r6, pc}
  401d40:	f1c4 0520 	rsb	r5, r4, #32
  401d44:	fa00 f205 	lsl.w	r2, r0, r5
  401d48:	ea4e 0e02 	orr.w	lr, lr, r2
  401d4c:	fa20 f304 	lsr.w	r3, r0, r4
  401d50:	fa01 f205 	lsl.w	r2, r1, r5
  401d54:	ea43 0302 	orr.w	r3, r3, r2
  401d58:	fa21 f004 	lsr.w	r0, r1, r4
  401d5c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401d60:	fa21 f204 	lsr.w	r2, r1, r4
  401d64:	ea20 0002 	bic.w	r0, r0, r2
  401d68:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  401d6c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401d70:	bf08      	it	eq
  401d72:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401d76:	bd70      	pop	{r4, r5, r6, pc}
  401d78:	f094 0f00 	teq	r4, #0
  401d7c:	d10f      	bne.n	401d9e <__aeabi_dmul+0x1c2>
  401d7e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  401d82:	0040      	lsls	r0, r0, #1
  401d84:	eb41 0101 	adc.w	r1, r1, r1
  401d88:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401d8c:	bf08      	it	eq
  401d8e:	3c01      	subeq	r4, #1
  401d90:	d0f7      	beq.n	401d82 <__aeabi_dmul+0x1a6>
  401d92:	ea41 0106 	orr.w	r1, r1, r6
  401d96:	f095 0f00 	teq	r5, #0
  401d9a:	bf18      	it	ne
  401d9c:	4770      	bxne	lr
  401d9e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  401da2:	0052      	lsls	r2, r2, #1
  401da4:	eb43 0303 	adc.w	r3, r3, r3
  401da8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  401dac:	bf08      	it	eq
  401dae:	3d01      	subeq	r5, #1
  401db0:	d0f7      	beq.n	401da2 <__aeabi_dmul+0x1c6>
  401db2:	ea43 0306 	orr.w	r3, r3, r6
  401db6:	4770      	bx	lr
  401db8:	ea94 0f0c 	teq	r4, ip
  401dbc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  401dc0:	bf18      	it	ne
  401dc2:	ea95 0f0c 	teqne	r5, ip
  401dc6:	d00c      	beq.n	401de2 <__aeabi_dmul+0x206>
  401dc8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401dcc:	bf18      	it	ne
  401dce:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401dd2:	d1d1      	bne.n	401d78 <__aeabi_dmul+0x19c>
  401dd4:	ea81 0103 	eor.w	r1, r1, r3
  401dd8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401ddc:	f04f 0000 	mov.w	r0, #0
  401de0:	bd70      	pop	{r4, r5, r6, pc}
  401de2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401de6:	bf06      	itte	eq
  401de8:	4610      	moveq	r0, r2
  401dea:	4619      	moveq	r1, r3
  401dec:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401df0:	d019      	beq.n	401e26 <__aeabi_dmul+0x24a>
  401df2:	ea94 0f0c 	teq	r4, ip
  401df6:	d102      	bne.n	401dfe <__aeabi_dmul+0x222>
  401df8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  401dfc:	d113      	bne.n	401e26 <__aeabi_dmul+0x24a>
  401dfe:	ea95 0f0c 	teq	r5, ip
  401e02:	d105      	bne.n	401e10 <__aeabi_dmul+0x234>
  401e04:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  401e08:	bf1c      	itt	ne
  401e0a:	4610      	movne	r0, r2
  401e0c:	4619      	movne	r1, r3
  401e0e:	d10a      	bne.n	401e26 <__aeabi_dmul+0x24a>
  401e10:	ea81 0103 	eor.w	r1, r1, r3
  401e14:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401e18:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  401e1c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401e20:	f04f 0000 	mov.w	r0, #0
  401e24:	bd70      	pop	{r4, r5, r6, pc}
  401e26:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  401e2a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  401e2e:	bd70      	pop	{r4, r5, r6, pc}

00401e30 <__aeabi_ddiv>:
  401e30:	b570      	push	{r4, r5, r6, lr}
  401e32:	f04f 0cff 	mov.w	ip, #255	; 0xff
  401e36:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  401e3a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  401e3e:	bf1d      	ittte	ne
  401e40:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  401e44:	ea94 0f0c 	teqne	r4, ip
  401e48:	ea95 0f0c 	teqne	r5, ip
  401e4c:	f000 f8a7 	bleq	401f9e <__aeabi_ddiv+0x16e>
  401e50:	eba4 0405 	sub.w	r4, r4, r5
  401e54:	ea81 0e03 	eor.w	lr, r1, r3
  401e58:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  401e5c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401e60:	f000 8088 	beq.w	401f74 <__aeabi_ddiv+0x144>
  401e64:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401e68:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  401e6c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  401e70:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  401e74:	ea4f 2202 	mov.w	r2, r2, lsl #8
  401e78:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  401e7c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  401e80:	ea4f 2600 	mov.w	r6, r0, lsl #8
  401e84:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  401e88:	429d      	cmp	r5, r3
  401e8a:	bf08      	it	eq
  401e8c:	4296      	cmpeq	r6, r2
  401e8e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  401e92:	f504 7440 	add.w	r4, r4, #768	; 0x300
  401e96:	d202      	bcs.n	401e9e <__aeabi_ddiv+0x6e>
  401e98:	085b      	lsrs	r3, r3, #1
  401e9a:	ea4f 0232 	mov.w	r2, r2, rrx
  401e9e:	1ab6      	subs	r6, r6, r2
  401ea0:	eb65 0503 	sbc.w	r5, r5, r3
  401ea4:	085b      	lsrs	r3, r3, #1
  401ea6:	ea4f 0232 	mov.w	r2, r2, rrx
  401eaa:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  401eae:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  401eb2:	ebb6 0e02 	subs.w	lr, r6, r2
  401eb6:	eb75 0e03 	sbcs.w	lr, r5, r3
  401eba:	bf22      	ittt	cs
  401ebc:	1ab6      	subcs	r6, r6, r2
  401ebe:	4675      	movcs	r5, lr
  401ec0:	ea40 000c 	orrcs.w	r0, r0, ip
  401ec4:	085b      	lsrs	r3, r3, #1
  401ec6:	ea4f 0232 	mov.w	r2, r2, rrx
  401eca:	ebb6 0e02 	subs.w	lr, r6, r2
  401ece:	eb75 0e03 	sbcs.w	lr, r5, r3
  401ed2:	bf22      	ittt	cs
  401ed4:	1ab6      	subcs	r6, r6, r2
  401ed6:	4675      	movcs	r5, lr
  401ed8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  401edc:	085b      	lsrs	r3, r3, #1
  401ede:	ea4f 0232 	mov.w	r2, r2, rrx
  401ee2:	ebb6 0e02 	subs.w	lr, r6, r2
  401ee6:	eb75 0e03 	sbcs.w	lr, r5, r3
  401eea:	bf22      	ittt	cs
  401eec:	1ab6      	subcs	r6, r6, r2
  401eee:	4675      	movcs	r5, lr
  401ef0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  401ef4:	085b      	lsrs	r3, r3, #1
  401ef6:	ea4f 0232 	mov.w	r2, r2, rrx
  401efa:	ebb6 0e02 	subs.w	lr, r6, r2
  401efe:	eb75 0e03 	sbcs.w	lr, r5, r3
  401f02:	bf22      	ittt	cs
  401f04:	1ab6      	subcs	r6, r6, r2
  401f06:	4675      	movcs	r5, lr
  401f08:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  401f0c:	ea55 0e06 	orrs.w	lr, r5, r6
  401f10:	d018      	beq.n	401f44 <__aeabi_ddiv+0x114>
  401f12:	ea4f 1505 	mov.w	r5, r5, lsl #4
  401f16:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  401f1a:	ea4f 1606 	mov.w	r6, r6, lsl #4
  401f1e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  401f22:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  401f26:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  401f2a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  401f2e:	d1c0      	bne.n	401eb2 <__aeabi_ddiv+0x82>
  401f30:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401f34:	d10b      	bne.n	401f4e <__aeabi_ddiv+0x11e>
  401f36:	ea41 0100 	orr.w	r1, r1, r0
  401f3a:	f04f 0000 	mov.w	r0, #0
  401f3e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  401f42:	e7b6      	b.n	401eb2 <__aeabi_ddiv+0x82>
  401f44:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401f48:	bf04      	itt	eq
  401f4a:	4301      	orreq	r1, r0
  401f4c:	2000      	moveq	r0, #0
  401f4e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  401f52:	bf88      	it	hi
  401f54:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  401f58:	f63f aeaf 	bhi.w	401cba <__aeabi_dmul+0xde>
  401f5c:	ebb5 0c03 	subs.w	ip, r5, r3
  401f60:	bf04      	itt	eq
  401f62:	ebb6 0c02 	subseq.w	ip, r6, r2
  401f66:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  401f6a:	f150 0000 	adcs.w	r0, r0, #0
  401f6e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401f72:	bd70      	pop	{r4, r5, r6, pc}
  401f74:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  401f78:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  401f7c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  401f80:	bfc2      	ittt	gt
  401f82:	ebd4 050c 	rsbsgt	r5, r4, ip
  401f86:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  401f8a:	bd70      	popgt	{r4, r5, r6, pc}
  401f8c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401f90:	f04f 0e00 	mov.w	lr, #0
  401f94:	3c01      	subs	r4, #1
  401f96:	e690      	b.n	401cba <__aeabi_dmul+0xde>
  401f98:	ea45 0e06 	orr.w	lr, r5, r6
  401f9c:	e68d      	b.n	401cba <__aeabi_dmul+0xde>
  401f9e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  401fa2:	ea94 0f0c 	teq	r4, ip
  401fa6:	bf08      	it	eq
  401fa8:	ea95 0f0c 	teqeq	r5, ip
  401fac:	f43f af3b 	beq.w	401e26 <__aeabi_dmul+0x24a>
  401fb0:	ea94 0f0c 	teq	r4, ip
  401fb4:	d10a      	bne.n	401fcc <__aeabi_ddiv+0x19c>
  401fb6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  401fba:	f47f af34 	bne.w	401e26 <__aeabi_dmul+0x24a>
  401fbe:	ea95 0f0c 	teq	r5, ip
  401fc2:	f47f af25 	bne.w	401e10 <__aeabi_dmul+0x234>
  401fc6:	4610      	mov	r0, r2
  401fc8:	4619      	mov	r1, r3
  401fca:	e72c      	b.n	401e26 <__aeabi_dmul+0x24a>
  401fcc:	ea95 0f0c 	teq	r5, ip
  401fd0:	d106      	bne.n	401fe0 <__aeabi_ddiv+0x1b0>
  401fd2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  401fd6:	f43f aefd 	beq.w	401dd4 <__aeabi_dmul+0x1f8>
  401fda:	4610      	mov	r0, r2
  401fdc:	4619      	mov	r1, r3
  401fde:	e722      	b.n	401e26 <__aeabi_dmul+0x24a>
  401fe0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401fe4:	bf18      	it	ne
  401fe6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401fea:	f47f aec5 	bne.w	401d78 <__aeabi_dmul+0x19c>
  401fee:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  401ff2:	f47f af0d 	bne.w	401e10 <__aeabi_dmul+0x234>
  401ff6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  401ffa:	f47f aeeb 	bne.w	401dd4 <__aeabi_dmul+0x1f8>
  401ffe:	e712      	b.n	401e26 <__aeabi_dmul+0x24a>

00402000 <__aeabi_d2uiz>:
  402000:	004a      	lsls	r2, r1, #1
  402002:	d211      	bcs.n	402028 <__aeabi_d2uiz+0x28>
  402004:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  402008:	d211      	bcs.n	40202e <__aeabi_d2uiz+0x2e>
  40200a:	d50d      	bpl.n	402028 <__aeabi_d2uiz+0x28>
  40200c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  402010:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  402014:	d40e      	bmi.n	402034 <__aeabi_d2uiz+0x34>
  402016:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40201a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40201e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  402022:	fa23 f002 	lsr.w	r0, r3, r2
  402026:	4770      	bx	lr
  402028:	f04f 0000 	mov.w	r0, #0
  40202c:	4770      	bx	lr
  40202e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  402032:	d102      	bne.n	40203a <__aeabi_d2uiz+0x3a>
  402034:	f04f 30ff 	mov.w	r0, #4294967295
  402038:	4770      	bx	lr
  40203a:	f04f 0000 	mov.w	r0, #0
  40203e:	4770      	bx	lr

00402040 <atoi>:
  402040:	220a      	movs	r2, #10
  402042:	2100      	movs	r1, #0
  402044:	f000 ba9e 	b.w	402584 <strtol>

00402048 <__libc_init_array>:
  402048:	b570      	push	{r4, r5, r6, lr}
  40204a:	4e0f      	ldr	r6, [pc, #60]	; (402088 <__libc_init_array+0x40>)
  40204c:	4d0f      	ldr	r5, [pc, #60]	; (40208c <__libc_init_array+0x44>)
  40204e:	1b76      	subs	r6, r6, r5
  402050:	10b6      	asrs	r6, r6, #2
  402052:	bf18      	it	ne
  402054:	2400      	movne	r4, #0
  402056:	d005      	beq.n	402064 <__libc_init_array+0x1c>
  402058:	3401      	adds	r4, #1
  40205a:	f855 3b04 	ldr.w	r3, [r5], #4
  40205e:	4798      	blx	r3
  402060:	42a6      	cmp	r6, r4
  402062:	d1f9      	bne.n	402058 <__libc_init_array+0x10>
  402064:	4e0a      	ldr	r6, [pc, #40]	; (402090 <__libc_init_array+0x48>)
  402066:	4d0b      	ldr	r5, [pc, #44]	; (402094 <__libc_init_array+0x4c>)
  402068:	1b76      	subs	r6, r6, r5
  40206a:	f002 f817 	bl	40409c <_init>
  40206e:	10b6      	asrs	r6, r6, #2
  402070:	bf18      	it	ne
  402072:	2400      	movne	r4, #0
  402074:	d006      	beq.n	402084 <__libc_init_array+0x3c>
  402076:	3401      	adds	r4, #1
  402078:	f855 3b04 	ldr.w	r3, [r5], #4
  40207c:	4798      	blx	r3
  40207e:	42a6      	cmp	r6, r4
  402080:	d1f9      	bne.n	402076 <__libc_init_array+0x2e>
  402082:	bd70      	pop	{r4, r5, r6, pc}
  402084:	bd70      	pop	{r4, r5, r6, pc}
  402086:	bf00      	nop
  402088:	004040a8 	.word	0x004040a8
  40208c:	004040a8 	.word	0x004040a8
  402090:	004040b0 	.word	0x004040b0
  402094:	004040a8 	.word	0x004040a8

00402098 <memset>:
  402098:	b470      	push	{r4, r5, r6}
  40209a:	0786      	lsls	r6, r0, #30
  40209c:	d046      	beq.n	40212c <memset+0x94>
  40209e:	1e54      	subs	r4, r2, #1
  4020a0:	2a00      	cmp	r2, #0
  4020a2:	d041      	beq.n	402128 <memset+0x90>
  4020a4:	b2ca      	uxtb	r2, r1
  4020a6:	4603      	mov	r3, r0
  4020a8:	e002      	b.n	4020b0 <memset+0x18>
  4020aa:	f114 34ff 	adds.w	r4, r4, #4294967295
  4020ae:	d33b      	bcc.n	402128 <memset+0x90>
  4020b0:	f803 2b01 	strb.w	r2, [r3], #1
  4020b4:	079d      	lsls	r5, r3, #30
  4020b6:	d1f8      	bne.n	4020aa <memset+0x12>
  4020b8:	2c03      	cmp	r4, #3
  4020ba:	d92e      	bls.n	40211a <memset+0x82>
  4020bc:	b2cd      	uxtb	r5, r1
  4020be:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4020c2:	2c0f      	cmp	r4, #15
  4020c4:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4020c8:	d919      	bls.n	4020fe <memset+0x66>
  4020ca:	f103 0210 	add.w	r2, r3, #16
  4020ce:	4626      	mov	r6, r4
  4020d0:	3e10      	subs	r6, #16
  4020d2:	2e0f      	cmp	r6, #15
  4020d4:	f842 5c10 	str.w	r5, [r2, #-16]
  4020d8:	f842 5c0c 	str.w	r5, [r2, #-12]
  4020dc:	f842 5c08 	str.w	r5, [r2, #-8]
  4020e0:	f842 5c04 	str.w	r5, [r2, #-4]
  4020e4:	f102 0210 	add.w	r2, r2, #16
  4020e8:	d8f2      	bhi.n	4020d0 <memset+0x38>
  4020ea:	f1a4 0210 	sub.w	r2, r4, #16
  4020ee:	f022 020f 	bic.w	r2, r2, #15
  4020f2:	f004 040f 	and.w	r4, r4, #15
  4020f6:	3210      	adds	r2, #16
  4020f8:	2c03      	cmp	r4, #3
  4020fa:	4413      	add	r3, r2
  4020fc:	d90d      	bls.n	40211a <memset+0x82>
  4020fe:	461e      	mov	r6, r3
  402100:	4622      	mov	r2, r4
  402102:	3a04      	subs	r2, #4
  402104:	2a03      	cmp	r2, #3
  402106:	f846 5b04 	str.w	r5, [r6], #4
  40210a:	d8fa      	bhi.n	402102 <memset+0x6a>
  40210c:	1f22      	subs	r2, r4, #4
  40210e:	f022 0203 	bic.w	r2, r2, #3
  402112:	3204      	adds	r2, #4
  402114:	4413      	add	r3, r2
  402116:	f004 0403 	and.w	r4, r4, #3
  40211a:	b12c      	cbz	r4, 402128 <memset+0x90>
  40211c:	b2c9      	uxtb	r1, r1
  40211e:	441c      	add	r4, r3
  402120:	f803 1b01 	strb.w	r1, [r3], #1
  402124:	429c      	cmp	r4, r3
  402126:	d1fb      	bne.n	402120 <memset+0x88>
  402128:	bc70      	pop	{r4, r5, r6}
  40212a:	4770      	bx	lr
  40212c:	4614      	mov	r4, r2
  40212e:	4603      	mov	r3, r0
  402130:	e7c2      	b.n	4020b8 <memset+0x20>
  402132:	bf00      	nop

00402134 <_puts_r>:
  402134:	b5f0      	push	{r4, r5, r6, r7, lr}
  402136:	4605      	mov	r5, r0
  402138:	b089      	sub	sp, #36	; 0x24
  40213a:	4608      	mov	r0, r1
  40213c:	460c      	mov	r4, r1
  40213e:	f000 f91f 	bl	402380 <strlen>
  402142:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402144:	4f21      	ldr	r7, [pc, #132]	; (4021cc <_puts_r+0x98>)
  402146:	9404      	str	r4, [sp, #16]
  402148:	2601      	movs	r6, #1
  40214a:	1c44      	adds	r4, r0, #1
  40214c:	a904      	add	r1, sp, #16
  40214e:	2202      	movs	r2, #2
  402150:	9403      	str	r4, [sp, #12]
  402152:	9005      	str	r0, [sp, #20]
  402154:	68ac      	ldr	r4, [r5, #8]
  402156:	9706      	str	r7, [sp, #24]
  402158:	9607      	str	r6, [sp, #28]
  40215a:	9101      	str	r1, [sp, #4]
  40215c:	9202      	str	r2, [sp, #8]
  40215e:	b353      	cbz	r3, 4021b6 <_puts_r+0x82>
  402160:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402162:	f013 0f01 	tst.w	r3, #1
  402166:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40216a:	b29a      	uxth	r2, r3
  40216c:	d101      	bne.n	402172 <_puts_r+0x3e>
  40216e:	0590      	lsls	r0, r2, #22
  402170:	d525      	bpl.n	4021be <_puts_r+0x8a>
  402172:	0491      	lsls	r1, r2, #18
  402174:	d406      	bmi.n	402184 <_puts_r+0x50>
  402176:	6e62      	ldr	r2, [r4, #100]	; 0x64
  402178:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40217c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  402180:	81a3      	strh	r3, [r4, #12]
  402182:	6662      	str	r2, [r4, #100]	; 0x64
  402184:	4628      	mov	r0, r5
  402186:	aa01      	add	r2, sp, #4
  402188:	4621      	mov	r1, r4
  40218a:	f000 fca1 	bl	402ad0 <__sfvwrite_r>
  40218e:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402190:	2800      	cmp	r0, #0
  402192:	bf0c      	ite	eq
  402194:	250a      	moveq	r5, #10
  402196:	f04f 35ff 	movne.w	r5, #4294967295
  40219a:	07da      	lsls	r2, r3, #31
  40219c:	d402      	bmi.n	4021a4 <_puts_r+0x70>
  40219e:	89a3      	ldrh	r3, [r4, #12]
  4021a0:	059b      	lsls	r3, r3, #22
  4021a2:	d502      	bpl.n	4021aa <_puts_r+0x76>
  4021a4:	4628      	mov	r0, r5
  4021a6:	b009      	add	sp, #36	; 0x24
  4021a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4021aa:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4021ac:	f000 fe3c 	bl	402e28 <__retarget_lock_release_recursive>
  4021b0:	4628      	mov	r0, r5
  4021b2:	b009      	add	sp, #36	; 0x24
  4021b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4021b6:	4628      	mov	r0, r5
  4021b8:	f000 fb02 	bl	4027c0 <__sinit>
  4021bc:	e7d0      	b.n	402160 <_puts_r+0x2c>
  4021be:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4021c0:	f000 fe30 	bl	402e24 <__retarget_lock_acquire_recursive>
  4021c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4021c8:	b29a      	uxth	r2, r3
  4021ca:	e7d2      	b.n	402172 <_puts_r+0x3e>
  4021cc:	00403f04 	.word	0x00403f04

004021d0 <puts>:
  4021d0:	4b02      	ldr	r3, [pc, #8]	; (4021dc <puts+0xc>)
  4021d2:	4601      	mov	r1, r0
  4021d4:	6818      	ldr	r0, [r3, #0]
  4021d6:	f7ff bfad 	b.w	402134 <_puts_r>
  4021da:	bf00      	nop
  4021dc:	20000038 	.word	0x20000038

004021e0 <setbuf>:
  4021e0:	2900      	cmp	r1, #0
  4021e2:	bf0c      	ite	eq
  4021e4:	2202      	moveq	r2, #2
  4021e6:	2200      	movne	r2, #0
  4021e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4021ec:	f000 b800 	b.w	4021f0 <setvbuf>

004021f0 <setvbuf>:
  4021f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4021f4:	4c61      	ldr	r4, [pc, #388]	; (40237c <setvbuf+0x18c>)
  4021f6:	6825      	ldr	r5, [r4, #0]
  4021f8:	b083      	sub	sp, #12
  4021fa:	4604      	mov	r4, r0
  4021fc:	460f      	mov	r7, r1
  4021fe:	4690      	mov	r8, r2
  402200:	461e      	mov	r6, r3
  402202:	b115      	cbz	r5, 40220a <setvbuf+0x1a>
  402204:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402206:	2b00      	cmp	r3, #0
  402208:	d064      	beq.n	4022d4 <setvbuf+0xe4>
  40220a:	f1b8 0f02 	cmp.w	r8, #2
  40220e:	d006      	beq.n	40221e <setvbuf+0x2e>
  402210:	f1b8 0f01 	cmp.w	r8, #1
  402214:	f200 809f 	bhi.w	402356 <setvbuf+0x166>
  402218:	2e00      	cmp	r6, #0
  40221a:	f2c0 809c 	blt.w	402356 <setvbuf+0x166>
  40221e:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402220:	07d8      	lsls	r0, r3, #31
  402222:	d534      	bpl.n	40228e <setvbuf+0x9e>
  402224:	4621      	mov	r1, r4
  402226:	4628      	mov	r0, r5
  402228:	f000 fa72 	bl	402710 <_fflush_r>
  40222c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40222e:	b141      	cbz	r1, 402242 <setvbuf+0x52>
  402230:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402234:	4299      	cmp	r1, r3
  402236:	d002      	beq.n	40223e <setvbuf+0x4e>
  402238:	4628      	mov	r0, r5
  40223a:	f000 fb63 	bl	402904 <_free_r>
  40223e:	2300      	movs	r3, #0
  402240:	6323      	str	r3, [r4, #48]	; 0x30
  402242:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402246:	2200      	movs	r2, #0
  402248:	61a2      	str	r2, [r4, #24]
  40224a:	6062      	str	r2, [r4, #4]
  40224c:	061a      	lsls	r2, r3, #24
  40224e:	d43a      	bmi.n	4022c6 <setvbuf+0xd6>
  402250:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  402254:	f023 0303 	bic.w	r3, r3, #3
  402258:	f1b8 0f02 	cmp.w	r8, #2
  40225c:	81a3      	strh	r3, [r4, #12]
  40225e:	d01d      	beq.n	40229c <setvbuf+0xac>
  402260:	ab01      	add	r3, sp, #4
  402262:	466a      	mov	r2, sp
  402264:	4621      	mov	r1, r4
  402266:	4628      	mov	r0, r5
  402268:	f000 fde0 	bl	402e2c <__swhatbuf_r>
  40226c:	89a3      	ldrh	r3, [r4, #12]
  40226e:	4318      	orrs	r0, r3
  402270:	81a0      	strh	r0, [r4, #12]
  402272:	2e00      	cmp	r6, #0
  402274:	d132      	bne.n	4022dc <setvbuf+0xec>
  402276:	9e00      	ldr	r6, [sp, #0]
  402278:	4630      	mov	r0, r6
  40227a:	f000 fe4f 	bl	402f1c <malloc>
  40227e:	4607      	mov	r7, r0
  402280:	2800      	cmp	r0, #0
  402282:	d06b      	beq.n	40235c <setvbuf+0x16c>
  402284:	89a3      	ldrh	r3, [r4, #12]
  402286:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40228a:	81a3      	strh	r3, [r4, #12]
  40228c:	e028      	b.n	4022e0 <setvbuf+0xf0>
  40228e:	89a3      	ldrh	r3, [r4, #12]
  402290:	0599      	lsls	r1, r3, #22
  402292:	d4c7      	bmi.n	402224 <setvbuf+0x34>
  402294:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402296:	f000 fdc5 	bl	402e24 <__retarget_lock_acquire_recursive>
  40229a:	e7c3      	b.n	402224 <setvbuf+0x34>
  40229c:	2500      	movs	r5, #0
  40229e:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4022a0:	2600      	movs	r6, #0
  4022a2:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4022a6:	f043 0302 	orr.w	r3, r3, #2
  4022aa:	2001      	movs	r0, #1
  4022ac:	60a6      	str	r6, [r4, #8]
  4022ae:	07ce      	lsls	r6, r1, #31
  4022b0:	81a3      	strh	r3, [r4, #12]
  4022b2:	6022      	str	r2, [r4, #0]
  4022b4:	6122      	str	r2, [r4, #16]
  4022b6:	6160      	str	r0, [r4, #20]
  4022b8:	d401      	bmi.n	4022be <setvbuf+0xce>
  4022ba:	0598      	lsls	r0, r3, #22
  4022bc:	d53e      	bpl.n	40233c <setvbuf+0x14c>
  4022be:	4628      	mov	r0, r5
  4022c0:	b003      	add	sp, #12
  4022c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4022c6:	6921      	ldr	r1, [r4, #16]
  4022c8:	4628      	mov	r0, r5
  4022ca:	f000 fb1b 	bl	402904 <_free_r>
  4022ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4022d2:	e7bd      	b.n	402250 <setvbuf+0x60>
  4022d4:	4628      	mov	r0, r5
  4022d6:	f000 fa73 	bl	4027c0 <__sinit>
  4022da:	e796      	b.n	40220a <setvbuf+0x1a>
  4022dc:	2f00      	cmp	r7, #0
  4022de:	d0cb      	beq.n	402278 <setvbuf+0x88>
  4022e0:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4022e2:	2b00      	cmp	r3, #0
  4022e4:	d033      	beq.n	40234e <setvbuf+0x15e>
  4022e6:	9b00      	ldr	r3, [sp, #0]
  4022e8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4022ec:	6027      	str	r7, [r4, #0]
  4022ee:	429e      	cmp	r6, r3
  4022f0:	bf1c      	itt	ne
  4022f2:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  4022f6:	81a2      	strhne	r2, [r4, #12]
  4022f8:	f1b8 0f01 	cmp.w	r8, #1
  4022fc:	bf04      	itt	eq
  4022fe:	f042 0201 	orreq.w	r2, r2, #1
  402302:	81a2      	strheq	r2, [r4, #12]
  402304:	b292      	uxth	r2, r2
  402306:	f012 0308 	ands.w	r3, r2, #8
  40230a:	6127      	str	r7, [r4, #16]
  40230c:	6166      	str	r6, [r4, #20]
  40230e:	d00e      	beq.n	40232e <setvbuf+0x13e>
  402310:	07d1      	lsls	r1, r2, #31
  402312:	d51a      	bpl.n	40234a <setvbuf+0x15a>
  402314:	6e65      	ldr	r5, [r4, #100]	; 0x64
  402316:	4276      	negs	r6, r6
  402318:	2300      	movs	r3, #0
  40231a:	f015 0501 	ands.w	r5, r5, #1
  40231e:	61a6      	str	r6, [r4, #24]
  402320:	60a3      	str	r3, [r4, #8]
  402322:	d009      	beq.n	402338 <setvbuf+0x148>
  402324:	2500      	movs	r5, #0
  402326:	4628      	mov	r0, r5
  402328:	b003      	add	sp, #12
  40232a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40232e:	60a3      	str	r3, [r4, #8]
  402330:	6e65      	ldr	r5, [r4, #100]	; 0x64
  402332:	f015 0501 	ands.w	r5, r5, #1
  402336:	d1f5      	bne.n	402324 <setvbuf+0x134>
  402338:	0593      	lsls	r3, r2, #22
  40233a:	d4c0      	bmi.n	4022be <setvbuf+0xce>
  40233c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40233e:	f000 fd73 	bl	402e28 <__retarget_lock_release_recursive>
  402342:	4628      	mov	r0, r5
  402344:	b003      	add	sp, #12
  402346:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40234a:	60a6      	str	r6, [r4, #8]
  40234c:	e7f0      	b.n	402330 <setvbuf+0x140>
  40234e:	4628      	mov	r0, r5
  402350:	f000 fa36 	bl	4027c0 <__sinit>
  402354:	e7c7      	b.n	4022e6 <setvbuf+0xf6>
  402356:	f04f 35ff 	mov.w	r5, #4294967295
  40235a:	e7b0      	b.n	4022be <setvbuf+0xce>
  40235c:	f8dd 9000 	ldr.w	r9, [sp]
  402360:	45b1      	cmp	r9, r6
  402362:	d004      	beq.n	40236e <setvbuf+0x17e>
  402364:	4648      	mov	r0, r9
  402366:	f000 fdd9 	bl	402f1c <malloc>
  40236a:	4607      	mov	r7, r0
  40236c:	b920      	cbnz	r0, 402378 <setvbuf+0x188>
  40236e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402372:	f04f 35ff 	mov.w	r5, #4294967295
  402376:	e792      	b.n	40229e <setvbuf+0xae>
  402378:	464e      	mov	r6, r9
  40237a:	e783      	b.n	402284 <setvbuf+0x94>
  40237c:	20000038 	.word	0x20000038

00402380 <strlen>:
  402380:	f890 f000 	pld	[r0]
  402384:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  402388:	f020 0107 	bic.w	r1, r0, #7
  40238c:	f06f 0c00 	mvn.w	ip, #0
  402390:	f010 0407 	ands.w	r4, r0, #7
  402394:	f891 f020 	pld	[r1, #32]
  402398:	f040 8049 	bne.w	40242e <strlen+0xae>
  40239c:	f04f 0400 	mov.w	r4, #0
  4023a0:	f06f 0007 	mvn.w	r0, #7
  4023a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4023a8:	f891 f040 	pld	[r1, #64]	; 0x40
  4023ac:	f100 0008 	add.w	r0, r0, #8
  4023b0:	fa82 f24c 	uadd8	r2, r2, ip
  4023b4:	faa4 f28c 	sel	r2, r4, ip
  4023b8:	fa83 f34c 	uadd8	r3, r3, ip
  4023bc:	faa2 f38c 	sel	r3, r2, ip
  4023c0:	bb4b      	cbnz	r3, 402416 <strlen+0x96>
  4023c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  4023c6:	fa82 f24c 	uadd8	r2, r2, ip
  4023ca:	f100 0008 	add.w	r0, r0, #8
  4023ce:	faa4 f28c 	sel	r2, r4, ip
  4023d2:	fa83 f34c 	uadd8	r3, r3, ip
  4023d6:	faa2 f38c 	sel	r3, r2, ip
  4023da:	b9e3      	cbnz	r3, 402416 <strlen+0x96>
  4023dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4023e0:	fa82 f24c 	uadd8	r2, r2, ip
  4023e4:	f100 0008 	add.w	r0, r0, #8
  4023e8:	faa4 f28c 	sel	r2, r4, ip
  4023ec:	fa83 f34c 	uadd8	r3, r3, ip
  4023f0:	faa2 f38c 	sel	r3, r2, ip
  4023f4:	b97b      	cbnz	r3, 402416 <strlen+0x96>
  4023f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4023fa:	f101 0120 	add.w	r1, r1, #32
  4023fe:	fa82 f24c 	uadd8	r2, r2, ip
  402402:	f100 0008 	add.w	r0, r0, #8
  402406:	faa4 f28c 	sel	r2, r4, ip
  40240a:	fa83 f34c 	uadd8	r3, r3, ip
  40240e:	faa2 f38c 	sel	r3, r2, ip
  402412:	2b00      	cmp	r3, #0
  402414:	d0c6      	beq.n	4023a4 <strlen+0x24>
  402416:	2a00      	cmp	r2, #0
  402418:	bf04      	itt	eq
  40241a:	3004      	addeq	r0, #4
  40241c:	461a      	moveq	r2, r3
  40241e:	ba12      	rev	r2, r2
  402420:	fab2 f282 	clz	r2, r2
  402424:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  402428:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40242c:	4770      	bx	lr
  40242e:	e9d1 2300 	ldrd	r2, r3, [r1]
  402432:	f004 0503 	and.w	r5, r4, #3
  402436:	f1c4 0000 	rsb	r0, r4, #0
  40243a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40243e:	f014 0f04 	tst.w	r4, #4
  402442:	f891 f040 	pld	[r1, #64]	; 0x40
  402446:	fa0c f505 	lsl.w	r5, ip, r5
  40244a:	ea62 0205 	orn	r2, r2, r5
  40244e:	bf1c      	itt	ne
  402450:	ea63 0305 	ornne	r3, r3, r5
  402454:	4662      	movne	r2, ip
  402456:	f04f 0400 	mov.w	r4, #0
  40245a:	e7a9      	b.n	4023b0 <strlen+0x30>

0040245c <_strtol_l.isra.0>:
  40245c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402460:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
  402464:	460f      	mov	r7, r1
  402466:	4680      	mov	r8, r0
  402468:	4616      	mov	r6, r2
  40246a:	461d      	mov	r5, r3
  40246c:	468a      	mov	sl, r1
  40246e:	e000      	b.n	402472 <_strtol_l.isra.0+0x16>
  402470:	46a2      	mov	sl, r4
  402472:	4654      	mov	r4, sl
  402474:	4648      	mov	r0, r9
  402476:	f814 bb01 	ldrb.w	fp, [r4], #1
  40247a:	f000 fccb 	bl	402e14 <__locale_ctype_ptr_l>
  40247e:	4458      	add	r0, fp
  402480:	7842      	ldrb	r2, [r0, #1]
  402482:	f012 0208 	ands.w	r2, r2, #8
  402486:	d1f3      	bne.n	402470 <_strtol_l.isra.0+0x14>
  402488:	f1bb 0f2d 	cmp.w	fp, #45	; 0x2d
  40248c:	d04f      	beq.n	40252e <_strtol_l.isra.0+0xd2>
  40248e:	f1bb 0f2b 	cmp.w	fp, #43	; 0x2b
  402492:	bf04      	itt	eq
  402494:	f894 b000 	ldrbeq.w	fp, [r4]
  402498:	f10a 0402 	addeq.w	r4, sl, #2
  40249c:	b11d      	cbz	r5, 4024a6 <_strtol_l.isra.0+0x4a>
  40249e:	2d10      	cmp	r5, #16
  4024a0:	d056      	beq.n	402550 <_strtol_l.isra.0+0xf4>
  4024a2:	46ac      	mov	ip, r5
  4024a4:	e004      	b.n	4024b0 <_strtol_l.isra.0+0x54>
  4024a6:	f1bb 0f30 	cmp.w	fp, #48	; 0x30
  4024aa:	d060      	beq.n	40256e <_strtol_l.isra.0+0x112>
  4024ac:	250a      	movs	r5, #10
  4024ae:	46ac      	mov	ip, r5
  4024b0:	2a00      	cmp	r2, #0
  4024b2:	bf0c      	ite	eq
  4024b4:	f06f 4900 	mvneq.w	r9, #2147483648	; 0x80000000
  4024b8:	f04f 4900 	movne.w	r9, #2147483648	; 0x80000000
  4024bc:	2100      	movs	r1, #0
  4024be:	fbb9 fefc 	udiv	lr, r9, ip
  4024c2:	4608      	mov	r0, r1
  4024c4:	fb0c 9a1e 	mls	sl, ip, lr, r9
  4024c8:	e005      	b.n	4024d6 <_strtol_l.isra.0+0x7a>
  4024ca:	d029      	beq.n	402520 <_strtol_l.isra.0+0xc4>
  4024cc:	fb0c 3000 	mla	r0, ip, r0, r3
  4024d0:	2101      	movs	r1, #1
  4024d2:	f814 bb01 	ldrb.w	fp, [r4], #1
  4024d6:	f1ab 0330 	sub.w	r3, fp, #48	; 0x30
  4024da:	2b09      	cmp	r3, #9
  4024dc:	d905      	bls.n	4024ea <_strtol_l.isra.0+0x8e>
  4024de:	f1ab 0341 	sub.w	r3, fp, #65	; 0x41
  4024e2:	2b19      	cmp	r3, #25
  4024e4:	d80b      	bhi.n	4024fe <_strtol_l.isra.0+0xa2>
  4024e6:	f1ab 0337 	sub.w	r3, fp, #55	; 0x37
  4024ea:	429d      	cmp	r5, r3
  4024ec:	dd0f      	ble.n	40250e <_strtol_l.isra.0+0xb2>
  4024ee:	f1b1 3fff 	cmp.w	r1, #4294967295
  4024f2:	d0ee      	beq.n	4024d2 <_strtol_l.isra.0+0x76>
  4024f4:	4586      	cmp	lr, r0
  4024f6:	d2e8      	bcs.n	4024ca <_strtol_l.isra.0+0x6e>
  4024f8:	f04f 31ff 	mov.w	r1, #4294967295
  4024fc:	e7e9      	b.n	4024d2 <_strtol_l.isra.0+0x76>
  4024fe:	f1ab 0361 	sub.w	r3, fp, #97	; 0x61
  402502:	2b19      	cmp	r3, #25
  402504:	d803      	bhi.n	40250e <_strtol_l.isra.0+0xb2>
  402506:	f1ab 0357 	sub.w	r3, fp, #87	; 0x57
  40250a:	429d      	cmp	r5, r3
  40250c:	dcef      	bgt.n	4024ee <_strtol_l.isra.0+0x92>
  40250e:	1c4b      	adds	r3, r1, #1
  402510:	d013      	beq.n	40253a <_strtol_l.isra.0+0xde>
  402512:	b102      	cbz	r2, 402516 <_strtol_l.isra.0+0xba>
  402514:	4240      	negs	r0, r0
  402516:	b146      	cbz	r6, 40252a <_strtol_l.isra.0+0xce>
  402518:	b9c1      	cbnz	r1, 40254c <_strtol_l.isra.0+0xf0>
  40251a:	6037      	str	r7, [r6, #0]
  40251c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402520:	459a      	cmp	sl, r3
  402522:	dad3      	bge.n	4024cc <_strtol_l.isra.0+0x70>
  402524:	f04f 31ff 	mov.w	r1, #4294967295
  402528:	e7d3      	b.n	4024d2 <_strtol_l.isra.0+0x76>
  40252a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40252e:	f894 b000 	ldrb.w	fp, [r4]
  402532:	2201      	movs	r2, #1
  402534:	f10a 0402 	add.w	r4, sl, #2
  402538:	e7b0      	b.n	40249c <_strtol_l.isra.0+0x40>
  40253a:	2322      	movs	r3, #34	; 0x22
  40253c:	f8c8 3000 	str.w	r3, [r8]
  402540:	b1ee      	cbz	r6, 40257e <_strtol_l.isra.0+0x122>
  402542:	1e67      	subs	r7, r4, #1
  402544:	4648      	mov	r0, r9
  402546:	6037      	str	r7, [r6, #0]
  402548:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40254c:	4681      	mov	r9, r0
  40254e:	e7f8      	b.n	402542 <_strtol_l.isra.0+0xe6>
  402550:	f1bb 0f30 	cmp.w	fp, #48	; 0x30
  402554:	d1a5      	bne.n	4024a2 <_strtol_l.isra.0+0x46>
  402556:	7823      	ldrb	r3, [r4, #0]
  402558:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  40255c:	2b58      	cmp	r3, #88	; 0x58
  40255e:	d1a0      	bne.n	4024a2 <_strtol_l.isra.0+0x46>
  402560:	f04f 0c10 	mov.w	ip, #16
  402564:	f894 b001 	ldrb.w	fp, [r4, #1]
  402568:	4665      	mov	r5, ip
  40256a:	3402      	adds	r4, #2
  40256c:	e7a0      	b.n	4024b0 <_strtol_l.isra.0+0x54>
  40256e:	7823      	ldrb	r3, [r4, #0]
  402570:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  402574:	2b58      	cmp	r3, #88	; 0x58
  402576:	d0f3      	beq.n	402560 <_strtol_l.isra.0+0x104>
  402578:	2508      	movs	r5, #8
  40257a:	46ac      	mov	ip, r5
  40257c:	e798      	b.n	4024b0 <_strtol_l.isra.0+0x54>
  40257e:	4648      	mov	r0, r9
  402580:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

00402584 <strtol>:
  402584:	b530      	push	{r4, r5, lr}
  402586:	4c08      	ldr	r4, [pc, #32]	; (4025a8 <strtol+0x24>)
  402588:	4b08      	ldr	r3, [pc, #32]	; (4025ac <strtol+0x28>)
  40258a:	6825      	ldr	r5, [r4, #0]
  40258c:	6b6c      	ldr	r4, [r5, #52]	; 0x34
  40258e:	b083      	sub	sp, #12
  402590:	2c00      	cmp	r4, #0
  402592:	bf08      	it	eq
  402594:	461c      	moveq	r4, r3
  402596:	9400      	str	r4, [sp, #0]
  402598:	4613      	mov	r3, r2
  40259a:	460a      	mov	r2, r1
  40259c:	4601      	mov	r1, r0
  40259e:	4628      	mov	r0, r5
  4025a0:	f7ff ff5c 	bl	40245c <_strtol_l.isra.0>
  4025a4:	b003      	add	sp, #12
  4025a6:	bd30      	pop	{r4, r5, pc}
  4025a8:	20000038 	.word	0x20000038
  4025ac:	2000046c 	.word	0x2000046c

004025b0 <register_fini>:
  4025b0:	4b02      	ldr	r3, [pc, #8]	; (4025bc <register_fini+0xc>)
  4025b2:	b113      	cbz	r3, 4025ba <register_fini+0xa>
  4025b4:	4802      	ldr	r0, [pc, #8]	; (4025c0 <register_fini+0x10>)
  4025b6:	f000 b805 	b.w	4025c4 <atexit>
  4025ba:	4770      	bx	lr
  4025bc:	00000000 	.word	0x00000000
  4025c0:	00402831 	.word	0x00402831

004025c4 <atexit>:
  4025c4:	2300      	movs	r3, #0
  4025c6:	4601      	mov	r1, r0
  4025c8:	461a      	mov	r2, r3
  4025ca:	4618      	mov	r0, r3
  4025cc:	f001 bb56 	b.w	403c7c <__register_exitproc>

004025d0 <__sflush_r>:
  4025d0:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4025d4:	b29a      	uxth	r2, r3
  4025d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4025da:	460d      	mov	r5, r1
  4025dc:	0711      	lsls	r1, r2, #28
  4025de:	4680      	mov	r8, r0
  4025e0:	d43a      	bmi.n	402658 <__sflush_r+0x88>
  4025e2:	686a      	ldr	r2, [r5, #4]
  4025e4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4025e8:	2a00      	cmp	r2, #0
  4025ea:	81ab      	strh	r3, [r5, #12]
  4025ec:	dd6f      	ble.n	4026ce <__sflush_r+0xfe>
  4025ee:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4025f0:	2c00      	cmp	r4, #0
  4025f2:	d049      	beq.n	402688 <__sflush_r+0xb8>
  4025f4:	2200      	movs	r2, #0
  4025f6:	b29b      	uxth	r3, r3
  4025f8:	f8d8 6000 	ldr.w	r6, [r8]
  4025fc:	f8c8 2000 	str.w	r2, [r8]
  402600:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  402604:	d067      	beq.n	4026d6 <__sflush_r+0x106>
  402606:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  402608:	075f      	lsls	r7, r3, #29
  40260a:	d505      	bpl.n	402618 <__sflush_r+0x48>
  40260c:	6869      	ldr	r1, [r5, #4]
  40260e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  402610:	1a52      	subs	r2, r2, r1
  402612:	b10b      	cbz	r3, 402618 <__sflush_r+0x48>
  402614:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  402616:	1ad2      	subs	r2, r2, r3
  402618:	2300      	movs	r3, #0
  40261a:	69e9      	ldr	r1, [r5, #28]
  40261c:	4640      	mov	r0, r8
  40261e:	47a0      	blx	r4
  402620:	1c44      	adds	r4, r0, #1
  402622:	d03c      	beq.n	40269e <__sflush_r+0xce>
  402624:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  402628:	692a      	ldr	r2, [r5, #16]
  40262a:	602a      	str	r2, [r5, #0]
  40262c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  402630:	2200      	movs	r2, #0
  402632:	81ab      	strh	r3, [r5, #12]
  402634:	04db      	lsls	r3, r3, #19
  402636:	606a      	str	r2, [r5, #4]
  402638:	d447      	bmi.n	4026ca <__sflush_r+0xfa>
  40263a:	6b29      	ldr	r1, [r5, #48]	; 0x30
  40263c:	f8c8 6000 	str.w	r6, [r8]
  402640:	b311      	cbz	r1, 402688 <__sflush_r+0xb8>
  402642:	f105 0340 	add.w	r3, r5, #64	; 0x40
  402646:	4299      	cmp	r1, r3
  402648:	d002      	beq.n	402650 <__sflush_r+0x80>
  40264a:	4640      	mov	r0, r8
  40264c:	f000 f95a 	bl	402904 <_free_r>
  402650:	2000      	movs	r0, #0
  402652:	6328      	str	r0, [r5, #48]	; 0x30
  402654:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402658:	692e      	ldr	r6, [r5, #16]
  40265a:	b1ae      	cbz	r6, 402688 <__sflush_r+0xb8>
  40265c:	682c      	ldr	r4, [r5, #0]
  40265e:	602e      	str	r6, [r5, #0]
  402660:	0791      	lsls	r1, r2, #30
  402662:	bf0c      	ite	eq
  402664:	696b      	ldreq	r3, [r5, #20]
  402666:	2300      	movne	r3, #0
  402668:	1ba4      	subs	r4, r4, r6
  40266a:	60ab      	str	r3, [r5, #8]
  40266c:	e00a      	b.n	402684 <__sflush_r+0xb4>
  40266e:	4623      	mov	r3, r4
  402670:	4632      	mov	r2, r6
  402672:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  402674:	69e9      	ldr	r1, [r5, #28]
  402676:	4640      	mov	r0, r8
  402678:	47b8      	blx	r7
  40267a:	2800      	cmp	r0, #0
  40267c:	eba4 0400 	sub.w	r4, r4, r0
  402680:	4406      	add	r6, r0
  402682:	dd04      	ble.n	40268e <__sflush_r+0xbe>
  402684:	2c00      	cmp	r4, #0
  402686:	dcf2      	bgt.n	40266e <__sflush_r+0x9e>
  402688:	2000      	movs	r0, #0
  40268a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40268e:	89ab      	ldrh	r3, [r5, #12]
  402690:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402694:	81ab      	strh	r3, [r5, #12]
  402696:	f04f 30ff 	mov.w	r0, #4294967295
  40269a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40269e:	f8d8 4000 	ldr.w	r4, [r8]
  4026a2:	2c1d      	cmp	r4, #29
  4026a4:	d8f3      	bhi.n	40268e <__sflush_r+0xbe>
  4026a6:	4b19      	ldr	r3, [pc, #100]	; (40270c <__sflush_r+0x13c>)
  4026a8:	40e3      	lsrs	r3, r4
  4026aa:	43db      	mvns	r3, r3
  4026ac:	f013 0301 	ands.w	r3, r3, #1
  4026b0:	d1ed      	bne.n	40268e <__sflush_r+0xbe>
  4026b2:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  4026b6:	606b      	str	r3, [r5, #4]
  4026b8:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  4026bc:	6929      	ldr	r1, [r5, #16]
  4026be:	81ab      	strh	r3, [r5, #12]
  4026c0:	04da      	lsls	r2, r3, #19
  4026c2:	6029      	str	r1, [r5, #0]
  4026c4:	d5b9      	bpl.n	40263a <__sflush_r+0x6a>
  4026c6:	2c00      	cmp	r4, #0
  4026c8:	d1b7      	bne.n	40263a <__sflush_r+0x6a>
  4026ca:	6528      	str	r0, [r5, #80]	; 0x50
  4026cc:	e7b5      	b.n	40263a <__sflush_r+0x6a>
  4026ce:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4026d0:	2a00      	cmp	r2, #0
  4026d2:	dc8c      	bgt.n	4025ee <__sflush_r+0x1e>
  4026d4:	e7d8      	b.n	402688 <__sflush_r+0xb8>
  4026d6:	2301      	movs	r3, #1
  4026d8:	69e9      	ldr	r1, [r5, #28]
  4026da:	4640      	mov	r0, r8
  4026dc:	47a0      	blx	r4
  4026de:	1c43      	adds	r3, r0, #1
  4026e0:	4602      	mov	r2, r0
  4026e2:	d002      	beq.n	4026ea <__sflush_r+0x11a>
  4026e4:	89ab      	ldrh	r3, [r5, #12]
  4026e6:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4026e8:	e78e      	b.n	402608 <__sflush_r+0x38>
  4026ea:	f8d8 3000 	ldr.w	r3, [r8]
  4026ee:	2b00      	cmp	r3, #0
  4026f0:	d0f8      	beq.n	4026e4 <__sflush_r+0x114>
  4026f2:	2b1d      	cmp	r3, #29
  4026f4:	d001      	beq.n	4026fa <__sflush_r+0x12a>
  4026f6:	2b16      	cmp	r3, #22
  4026f8:	d102      	bne.n	402700 <__sflush_r+0x130>
  4026fa:	f8c8 6000 	str.w	r6, [r8]
  4026fe:	e7c3      	b.n	402688 <__sflush_r+0xb8>
  402700:	89ab      	ldrh	r3, [r5, #12]
  402702:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402706:	81ab      	strh	r3, [r5, #12]
  402708:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40270c:	20400001 	.word	0x20400001

00402710 <_fflush_r>:
  402710:	b538      	push	{r3, r4, r5, lr}
  402712:	460d      	mov	r5, r1
  402714:	4604      	mov	r4, r0
  402716:	b108      	cbz	r0, 40271c <_fflush_r+0xc>
  402718:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40271a:	b1bb      	cbz	r3, 40274c <_fflush_r+0x3c>
  40271c:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  402720:	b188      	cbz	r0, 402746 <_fflush_r+0x36>
  402722:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  402724:	07db      	lsls	r3, r3, #31
  402726:	d401      	bmi.n	40272c <_fflush_r+0x1c>
  402728:	0581      	lsls	r1, r0, #22
  40272a:	d517      	bpl.n	40275c <_fflush_r+0x4c>
  40272c:	4620      	mov	r0, r4
  40272e:	4629      	mov	r1, r5
  402730:	f7ff ff4e 	bl	4025d0 <__sflush_r>
  402734:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  402736:	07da      	lsls	r2, r3, #31
  402738:	4604      	mov	r4, r0
  40273a:	d402      	bmi.n	402742 <_fflush_r+0x32>
  40273c:	89ab      	ldrh	r3, [r5, #12]
  40273e:	059b      	lsls	r3, r3, #22
  402740:	d507      	bpl.n	402752 <_fflush_r+0x42>
  402742:	4620      	mov	r0, r4
  402744:	bd38      	pop	{r3, r4, r5, pc}
  402746:	4604      	mov	r4, r0
  402748:	4620      	mov	r0, r4
  40274a:	bd38      	pop	{r3, r4, r5, pc}
  40274c:	f000 f838 	bl	4027c0 <__sinit>
  402750:	e7e4      	b.n	40271c <_fflush_r+0xc>
  402752:	6da8      	ldr	r0, [r5, #88]	; 0x58
  402754:	f000 fb68 	bl	402e28 <__retarget_lock_release_recursive>
  402758:	4620      	mov	r0, r4
  40275a:	bd38      	pop	{r3, r4, r5, pc}
  40275c:	6da8      	ldr	r0, [r5, #88]	; 0x58
  40275e:	f000 fb61 	bl	402e24 <__retarget_lock_acquire_recursive>
  402762:	e7e3      	b.n	40272c <_fflush_r+0x1c>

00402764 <_cleanup_r>:
  402764:	4901      	ldr	r1, [pc, #4]	; (40276c <_cleanup_r+0x8>)
  402766:	f000 bb2b 	b.w	402dc0 <_fwalk_reent>
  40276a:	bf00      	nop
  40276c:	00403d65 	.word	0x00403d65

00402770 <std.isra.0>:
  402770:	b510      	push	{r4, lr}
  402772:	2300      	movs	r3, #0
  402774:	4604      	mov	r4, r0
  402776:	8181      	strh	r1, [r0, #12]
  402778:	81c2      	strh	r2, [r0, #14]
  40277a:	6003      	str	r3, [r0, #0]
  40277c:	6043      	str	r3, [r0, #4]
  40277e:	6083      	str	r3, [r0, #8]
  402780:	6643      	str	r3, [r0, #100]	; 0x64
  402782:	6103      	str	r3, [r0, #16]
  402784:	6143      	str	r3, [r0, #20]
  402786:	6183      	str	r3, [r0, #24]
  402788:	4619      	mov	r1, r3
  40278a:	2208      	movs	r2, #8
  40278c:	305c      	adds	r0, #92	; 0x5c
  40278e:	f7ff fc83 	bl	402098 <memset>
  402792:	4807      	ldr	r0, [pc, #28]	; (4027b0 <std.isra.0+0x40>)
  402794:	4907      	ldr	r1, [pc, #28]	; (4027b4 <std.isra.0+0x44>)
  402796:	4a08      	ldr	r2, [pc, #32]	; (4027b8 <std.isra.0+0x48>)
  402798:	4b08      	ldr	r3, [pc, #32]	; (4027bc <std.isra.0+0x4c>)
  40279a:	6220      	str	r0, [r4, #32]
  40279c:	61e4      	str	r4, [r4, #28]
  40279e:	6261      	str	r1, [r4, #36]	; 0x24
  4027a0:	62a2      	str	r2, [r4, #40]	; 0x28
  4027a2:	62e3      	str	r3, [r4, #44]	; 0x2c
  4027a4:	f104 0058 	add.w	r0, r4, #88	; 0x58
  4027a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4027ac:	f000 bb36 	b.w	402e1c <__retarget_lock_init_recursive>
  4027b0:	00403ae5 	.word	0x00403ae5
  4027b4:	00403b09 	.word	0x00403b09
  4027b8:	00403b45 	.word	0x00403b45
  4027bc:	00403b65 	.word	0x00403b65

004027c0 <__sinit>:
  4027c0:	b510      	push	{r4, lr}
  4027c2:	4604      	mov	r4, r0
  4027c4:	4812      	ldr	r0, [pc, #72]	; (402810 <__sinit+0x50>)
  4027c6:	f000 fb2d 	bl	402e24 <__retarget_lock_acquire_recursive>
  4027ca:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4027cc:	b9d2      	cbnz	r2, 402804 <__sinit+0x44>
  4027ce:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  4027d2:	4810      	ldr	r0, [pc, #64]	; (402814 <__sinit+0x54>)
  4027d4:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  4027d8:	2103      	movs	r1, #3
  4027da:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  4027de:	63e0      	str	r0, [r4, #60]	; 0x3c
  4027e0:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  4027e4:	6860      	ldr	r0, [r4, #4]
  4027e6:	2104      	movs	r1, #4
  4027e8:	f7ff ffc2 	bl	402770 <std.isra.0>
  4027ec:	2201      	movs	r2, #1
  4027ee:	2109      	movs	r1, #9
  4027f0:	68a0      	ldr	r0, [r4, #8]
  4027f2:	f7ff ffbd 	bl	402770 <std.isra.0>
  4027f6:	2202      	movs	r2, #2
  4027f8:	2112      	movs	r1, #18
  4027fa:	68e0      	ldr	r0, [r4, #12]
  4027fc:	f7ff ffb8 	bl	402770 <std.isra.0>
  402800:	2301      	movs	r3, #1
  402802:	63a3      	str	r3, [r4, #56]	; 0x38
  402804:	4802      	ldr	r0, [pc, #8]	; (402810 <__sinit+0x50>)
  402806:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40280a:	f000 bb0d 	b.w	402e28 <__retarget_lock_release_recursive>
  40280e:	bf00      	nop
  402810:	20002ae0 	.word	0x20002ae0
  402814:	00402765 	.word	0x00402765

00402818 <__sfp_lock_acquire>:
  402818:	4801      	ldr	r0, [pc, #4]	; (402820 <__sfp_lock_acquire+0x8>)
  40281a:	f000 bb03 	b.w	402e24 <__retarget_lock_acquire_recursive>
  40281e:	bf00      	nop
  402820:	20002af4 	.word	0x20002af4

00402824 <__sfp_lock_release>:
  402824:	4801      	ldr	r0, [pc, #4]	; (40282c <__sfp_lock_release+0x8>)
  402826:	f000 baff 	b.w	402e28 <__retarget_lock_release_recursive>
  40282a:	bf00      	nop
  40282c:	20002af4 	.word	0x20002af4

00402830 <__libc_fini_array>:
  402830:	b538      	push	{r3, r4, r5, lr}
  402832:	4c0a      	ldr	r4, [pc, #40]	; (40285c <__libc_fini_array+0x2c>)
  402834:	4d0a      	ldr	r5, [pc, #40]	; (402860 <__libc_fini_array+0x30>)
  402836:	1b64      	subs	r4, r4, r5
  402838:	10a4      	asrs	r4, r4, #2
  40283a:	d00a      	beq.n	402852 <__libc_fini_array+0x22>
  40283c:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  402840:	3b01      	subs	r3, #1
  402842:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  402846:	3c01      	subs	r4, #1
  402848:	f855 3904 	ldr.w	r3, [r5], #-4
  40284c:	4798      	blx	r3
  40284e:	2c00      	cmp	r4, #0
  402850:	d1f9      	bne.n	402846 <__libc_fini_array+0x16>
  402852:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  402856:	f001 bc2b 	b.w	4040b0 <_fini>
  40285a:	bf00      	nop
  40285c:	004040c0 	.word	0x004040c0
  402860:	004040bc 	.word	0x004040bc

00402864 <_malloc_trim_r>:
  402864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402866:	4f24      	ldr	r7, [pc, #144]	; (4028f8 <_malloc_trim_r+0x94>)
  402868:	460c      	mov	r4, r1
  40286a:	4606      	mov	r6, r0
  40286c:	f000 ff76 	bl	40375c <__malloc_lock>
  402870:	68bb      	ldr	r3, [r7, #8]
  402872:	685d      	ldr	r5, [r3, #4]
  402874:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  402878:	310f      	adds	r1, #15
  40287a:	f025 0503 	bic.w	r5, r5, #3
  40287e:	4429      	add	r1, r5
  402880:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  402884:	f021 010f 	bic.w	r1, r1, #15
  402888:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40288c:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  402890:	db07      	blt.n	4028a2 <_malloc_trim_r+0x3e>
  402892:	2100      	movs	r1, #0
  402894:	4630      	mov	r0, r6
  402896:	f001 f913 	bl	403ac0 <_sbrk_r>
  40289a:	68bb      	ldr	r3, [r7, #8]
  40289c:	442b      	add	r3, r5
  40289e:	4298      	cmp	r0, r3
  4028a0:	d004      	beq.n	4028ac <_malloc_trim_r+0x48>
  4028a2:	4630      	mov	r0, r6
  4028a4:	f000 ff60 	bl	403768 <__malloc_unlock>
  4028a8:	2000      	movs	r0, #0
  4028aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4028ac:	4261      	negs	r1, r4
  4028ae:	4630      	mov	r0, r6
  4028b0:	f001 f906 	bl	403ac0 <_sbrk_r>
  4028b4:	3001      	adds	r0, #1
  4028b6:	d00d      	beq.n	4028d4 <_malloc_trim_r+0x70>
  4028b8:	4b10      	ldr	r3, [pc, #64]	; (4028fc <_malloc_trim_r+0x98>)
  4028ba:	68ba      	ldr	r2, [r7, #8]
  4028bc:	6819      	ldr	r1, [r3, #0]
  4028be:	1b2d      	subs	r5, r5, r4
  4028c0:	f045 0501 	orr.w	r5, r5, #1
  4028c4:	4630      	mov	r0, r6
  4028c6:	1b09      	subs	r1, r1, r4
  4028c8:	6055      	str	r5, [r2, #4]
  4028ca:	6019      	str	r1, [r3, #0]
  4028cc:	f000 ff4c 	bl	403768 <__malloc_unlock>
  4028d0:	2001      	movs	r0, #1
  4028d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4028d4:	2100      	movs	r1, #0
  4028d6:	4630      	mov	r0, r6
  4028d8:	f001 f8f2 	bl	403ac0 <_sbrk_r>
  4028dc:	68ba      	ldr	r2, [r7, #8]
  4028de:	1a83      	subs	r3, r0, r2
  4028e0:	2b0f      	cmp	r3, #15
  4028e2:	ddde      	ble.n	4028a2 <_malloc_trim_r+0x3e>
  4028e4:	4c06      	ldr	r4, [pc, #24]	; (402900 <_malloc_trim_r+0x9c>)
  4028e6:	4905      	ldr	r1, [pc, #20]	; (4028fc <_malloc_trim_r+0x98>)
  4028e8:	6824      	ldr	r4, [r4, #0]
  4028ea:	f043 0301 	orr.w	r3, r3, #1
  4028ee:	1b00      	subs	r0, r0, r4
  4028f0:	6053      	str	r3, [r2, #4]
  4028f2:	6008      	str	r0, [r1, #0]
  4028f4:	e7d5      	b.n	4028a2 <_malloc_trim_r+0x3e>
  4028f6:	bf00      	nop
  4028f8:	200005d8 	.word	0x200005d8
  4028fc:	20000a88 	.word	0x20000a88
  402900:	200009e0 	.word	0x200009e0

00402904 <_free_r>:
  402904:	2900      	cmp	r1, #0
  402906:	d044      	beq.n	402992 <_free_r+0x8e>
  402908:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40290c:	460d      	mov	r5, r1
  40290e:	4680      	mov	r8, r0
  402910:	f000 ff24 	bl	40375c <__malloc_lock>
  402914:	f855 7c04 	ldr.w	r7, [r5, #-4]
  402918:	4969      	ldr	r1, [pc, #420]	; (402ac0 <_free_r+0x1bc>)
  40291a:	f027 0301 	bic.w	r3, r7, #1
  40291e:	f1a5 0408 	sub.w	r4, r5, #8
  402922:	18e2      	adds	r2, r4, r3
  402924:	688e      	ldr	r6, [r1, #8]
  402926:	6850      	ldr	r0, [r2, #4]
  402928:	42b2      	cmp	r2, r6
  40292a:	f020 0003 	bic.w	r0, r0, #3
  40292e:	d05e      	beq.n	4029ee <_free_r+0xea>
  402930:	07fe      	lsls	r6, r7, #31
  402932:	6050      	str	r0, [r2, #4]
  402934:	d40b      	bmi.n	40294e <_free_r+0x4a>
  402936:	f855 7c08 	ldr.w	r7, [r5, #-8]
  40293a:	1be4      	subs	r4, r4, r7
  40293c:	f101 0e08 	add.w	lr, r1, #8
  402940:	68a5      	ldr	r5, [r4, #8]
  402942:	4575      	cmp	r5, lr
  402944:	443b      	add	r3, r7
  402946:	d06d      	beq.n	402a24 <_free_r+0x120>
  402948:	68e7      	ldr	r7, [r4, #12]
  40294a:	60ef      	str	r7, [r5, #12]
  40294c:	60bd      	str	r5, [r7, #8]
  40294e:	1815      	adds	r5, r2, r0
  402950:	686d      	ldr	r5, [r5, #4]
  402952:	07ed      	lsls	r5, r5, #31
  402954:	d53e      	bpl.n	4029d4 <_free_r+0xd0>
  402956:	f043 0201 	orr.w	r2, r3, #1
  40295a:	6062      	str	r2, [r4, #4]
  40295c:	50e3      	str	r3, [r4, r3]
  40295e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402962:	d217      	bcs.n	402994 <_free_r+0x90>
  402964:	08db      	lsrs	r3, r3, #3
  402966:	1c58      	adds	r0, r3, #1
  402968:	109a      	asrs	r2, r3, #2
  40296a:	684d      	ldr	r5, [r1, #4]
  40296c:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  402970:	60a7      	str	r7, [r4, #8]
  402972:	2301      	movs	r3, #1
  402974:	4093      	lsls	r3, r2
  402976:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  40297a:	432b      	orrs	r3, r5
  40297c:	3a08      	subs	r2, #8
  40297e:	60e2      	str	r2, [r4, #12]
  402980:	604b      	str	r3, [r1, #4]
  402982:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  402986:	60fc      	str	r4, [r7, #12]
  402988:	4640      	mov	r0, r8
  40298a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40298e:	f000 beeb 	b.w	403768 <__malloc_unlock>
  402992:	4770      	bx	lr
  402994:	0a5a      	lsrs	r2, r3, #9
  402996:	2a04      	cmp	r2, #4
  402998:	d852      	bhi.n	402a40 <_free_r+0x13c>
  40299a:	099a      	lsrs	r2, r3, #6
  40299c:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4029a0:	00ff      	lsls	r7, r7, #3
  4029a2:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4029a6:	19c8      	adds	r0, r1, r7
  4029a8:	59ca      	ldr	r2, [r1, r7]
  4029aa:	3808      	subs	r0, #8
  4029ac:	4290      	cmp	r0, r2
  4029ae:	d04f      	beq.n	402a50 <_free_r+0x14c>
  4029b0:	6851      	ldr	r1, [r2, #4]
  4029b2:	f021 0103 	bic.w	r1, r1, #3
  4029b6:	428b      	cmp	r3, r1
  4029b8:	d232      	bcs.n	402a20 <_free_r+0x11c>
  4029ba:	6892      	ldr	r2, [r2, #8]
  4029bc:	4290      	cmp	r0, r2
  4029be:	d1f7      	bne.n	4029b0 <_free_r+0xac>
  4029c0:	68c3      	ldr	r3, [r0, #12]
  4029c2:	60a0      	str	r0, [r4, #8]
  4029c4:	60e3      	str	r3, [r4, #12]
  4029c6:	609c      	str	r4, [r3, #8]
  4029c8:	60c4      	str	r4, [r0, #12]
  4029ca:	4640      	mov	r0, r8
  4029cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4029d0:	f000 beca 	b.w	403768 <__malloc_unlock>
  4029d4:	6895      	ldr	r5, [r2, #8]
  4029d6:	4f3b      	ldr	r7, [pc, #236]	; (402ac4 <_free_r+0x1c0>)
  4029d8:	42bd      	cmp	r5, r7
  4029da:	4403      	add	r3, r0
  4029dc:	d040      	beq.n	402a60 <_free_r+0x15c>
  4029de:	68d0      	ldr	r0, [r2, #12]
  4029e0:	60e8      	str	r0, [r5, #12]
  4029e2:	f043 0201 	orr.w	r2, r3, #1
  4029e6:	6085      	str	r5, [r0, #8]
  4029e8:	6062      	str	r2, [r4, #4]
  4029ea:	50e3      	str	r3, [r4, r3]
  4029ec:	e7b7      	b.n	40295e <_free_r+0x5a>
  4029ee:	07ff      	lsls	r7, r7, #31
  4029f0:	4403      	add	r3, r0
  4029f2:	d407      	bmi.n	402a04 <_free_r+0x100>
  4029f4:	f855 2c08 	ldr.w	r2, [r5, #-8]
  4029f8:	1aa4      	subs	r4, r4, r2
  4029fa:	4413      	add	r3, r2
  4029fc:	68a0      	ldr	r0, [r4, #8]
  4029fe:	68e2      	ldr	r2, [r4, #12]
  402a00:	60c2      	str	r2, [r0, #12]
  402a02:	6090      	str	r0, [r2, #8]
  402a04:	4a30      	ldr	r2, [pc, #192]	; (402ac8 <_free_r+0x1c4>)
  402a06:	6812      	ldr	r2, [r2, #0]
  402a08:	f043 0001 	orr.w	r0, r3, #1
  402a0c:	4293      	cmp	r3, r2
  402a0e:	6060      	str	r0, [r4, #4]
  402a10:	608c      	str	r4, [r1, #8]
  402a12:	d3b9      	bcc.n	402988 <_free_r+0x84>
  402a14:	4b2d      	ldr	r3, [pc, #180]	; (402acc <_free_r+0x1c8>)
  402a16:	4640      	mov	r0, r8
  402a18:	6819      	ldr	r1, [r3, #0]
  402a1a:	f7ff ff23 	bl	402864 <_malloc_trim_r>
  402a1e:	e7b3      	b.n	402988 <_free_r+0x84>
  402a20:	4610      	mov	r0, r2
  402a22:	e7cd      	b.n	4029c0 <_free_r+0xbc>
  402a24:	1811      	adds	r1, r2, r0
  402a26:	6849      	ldr	r1, [r1, #4]
  402a28:	07c9      	lsls	r1, r1, #31
  402a2a:	d444      	bmi.n	402ab6 <_free_r+0x1b2>
  402a2c:	6891      	ldr	r1, [r2, #8]
  402a2e:	68d2      	ldr	r2, [r2, #12]
  402a30:	60ca      	str	r2, [r1, #12]
  402a32:	4403      	add	r3, r0
  402a34:	f043 0001 	orr.w	r0, r3, #1
  402a38:	6091      	str	r1, [r2, #8]
  402a3a:	6060      	str	r0, [r4, #4]
  402a3c:	50e3      	str	r3, [r4, r3]
  402a3e:	e7a3      	b.n	402988 <_free_r+0x84>
  402a40:	2a14      	cmp	r2, #20
  402a42:	d816      	bhi.n	402a72 <_free_r+0x16e>
  402a44:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  402a48:	00ff      	lsls	r7, r7, #3
  402a4a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  402a4e:	e7aa      	b.n	4029a6 <_free_r+0xa2>
  402a50:	10aa      	asrs	r2, r5, #2
  402a52:	2301      	movs	r3, #1
  402a54:	684d      	ldr	r5, [r1, #4]
  402a56:	4093      	lsls	r3, r2
  402a58:	432b      	orrs	r3, r5
  402a5a:	604b      	str	r3, [r1, #4]
  402a5c:	4603      	mov	r3, r0
  402a5e:	e7b0      	b.n	4029c2 <_free_r+0xbe>
  402a60:	f043 0201 	orr.w	r2, r3, #1
  402a64:	614c      	str	r4, [r1, #20]
  402a66:	610c      	str	r4, [r1, #16]
  402a68:	60e5      	str	r5, [r4, #12]
  402a6a:	60a5      	str	r5, [r4, #8]
  402a6c:	6062      	str	r2, [r4, #4]
  402a6e:	50e3      	str	r3, [r4, r3]
  402a70:	e78a      	b.n	402988 <_free_r+0x84>
  402a72:	2a54      	cmp	r2, #84	; 0x54
  402a74:	d806      	bhi.n	402a84 <_free_r+0x180>
  402a76:	0b1a      	lsrs	r2, r3, #12
  402a78:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  402a7c:	00ff      	lsls	r7, r7, #3
  402a7e:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  402a82:	e790      	b.n	4029a6 <_free_r+0xa2>
  402a84:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402a88:	d806      	bhi.n	402a98 <_free_r+0x194>
  402a8a:	0bda      	lsrs	r2, r3, #15
  402a8c:	f102 0778 	add.w	r7, r2, #120	; 0x78
  402a90:	00ff      	lsls	r7, r7, #3
  402a92:	f102 0577 	add.w	r5, r2, #119	; 0x77
  402a96:	e786      	b.n	4029a6 <_free_r+0xa2>
  402a98:	f240 5054 	movw	r0, #1364	; 0x554
  402a9c:	4282      	cmp	r2, r0
  402a9e:	d806      	bhi.n	402aae <_free_r+0x1aa>
  402aa0:	0c9a      	lsrs	r2, r3, #18
  402aa2:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  402aa6:	00ff      	lsls	r7, r7, #3
  402aa8:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  402aac:	e77b      	b.n	4029a6 <_free_r+0xa2>
  402aae:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  402ab2:	257e      	movs	r5, #126	; 0x7e
  402ab4:	e777      	b.n	4029a6 <_free_r+0xa2>
  402ab6:	f043 0101 	orr.w	r1, r3, #1
  402aba:	6061      	str	r1, [r4, #4]
  402abc:	6013      	str	r3, [r2, #0]
  402abe:	e763      	b.n	402988 <_free_r+0x84>
  402ac0:	200005d8 	.word	0x200005d8
  402ac4:	200005e0 	.word	0x200005e0
  402ac8:	200009e4 	.word	0x200009e4
  402acc:	20000ab8 	.word	0x20000ab8

00402ad0 <__sfvwrite_r>:
  402ad0:	6893      	ldr	r3, [r2, #8]
  402ad2:	2b00      	cmp	r3, #0
  402ad4:	d073      	beq.n	402bbe <__sfvwrite_r+0xee>
  402ad6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402ada:	898b      	ldrh	r3, [r1, #12]
  402adc:	b083      	sub	sp, #12
  402ade:	460c      	mov	r4, r1
  402ae0:	0719      	lsls	r1, r3, #28
  402ae2:	9000      	str	r0, [sp, #0]
  402ae4:	4616      	mov	r6, r2
  402ae6:	d526      	bpl.n	402b36 <__sfvwrite_r+0x66>
  402ae8:	6922      	ldr	r2, [r4, #16]
  402aea:	b322      	cbz	r2, 402b36 <__sfvwrite_r+0x66>
  402aec:	f013 0002 	ands.w	r0, r3, #2
  402af0:	6835      	ldr	r5, [r6, #0]
  402af2:	d02c      	beq.n	402b4e <__sfvwrite_r+0x7e>
  402af4:	f04f 0900 	mov.w	r9, #0
  402af8:	4fb0      	ldr	r7, [pc, #704]	; (402dbc <__sfvwrite_r+0x2ec>)
  402afa:	46c8      	mov	r8, r9
  402afc:	46b2      	mov	sl, r6
  402afe:	45b8      	cmp	r8, r7
  402b00:	4643      	mov	r3, r8
  402b02:	464a      	mov	r2, r9
  402b04:	bf28      	it	cs
  402b06:	463b      	movcs	r3, r7
  402b08:	9800      	ldr	r0, [sp, #0]
  402b0a:	f1b8 0f00 	cmp.w	r8, #0
  402b0e:	d050      	beq.n	402bb2 <__sfvwrite_r+0xe2>
  402b10:	69e1      	ldr	r1, [r4, #28]
  402b12:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402b14:	47b0      	blx	r6
  402b16:	2800      	cmp	r0, #0
  402b18:	dd58      	ble.n	402bcc <__sfvwrite_r+0xfc>
  402b1a:	f8da 3008 	ldr.w	r3, [sl, #8]
  402b1e:	1a1b      	subs	r3, r3, r0
  402b20:	4481      	add	r9, r0
  402b22:	eba8 0800 	sub.w	r8, r8, r0
  402b26:	f8ca 3008 	str.w	r3, [sl, #8]
  402b2a:	2b00      	cmp	r3, #0
  402b2c:	d1e7      	bne.n	402afe <__sfvwrite_r+0x2e>
  402b2e:	2000      	movs	r0, #0
  402b30:	b003      	add	sp, #12
  402b32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402b36:	4621      	mov	r1, r4
  402b38:	9800      	ldr	r0, [sp, #0]
  402b3a:	f001 f83b 	bl	403bb4 <__swsetup_r>
  402b3e:	2800      	cmp	r0, #0
  402b40:	f040 8133 	bne.w	402daa <__sfvwrite_r+0x2da>
  402b44:	89a3      	ldrh	r3, [r4, #12]
  402b46:	6835      	ldr	r5, [r6, #0]
  402b48:	f013 0002 	ands.w	r0, r3, #2
  402b4c:	d1d2      	bne.n	402af4 <__sfvwrite_r+0x24>
  402b4e:	f013 0901 	ands.w	r9, r3, #1
  402b52:	d145      	bne.n	402be0 <__sfvwrite_r+0x110>
  402b54:	464f      	mov	r7, r9
  402b56:	9601      	str	r6, [sp, #4]
  402b58:	b337      	cbz	r7, 402ba8 <__sfvwrite_r+0xd8>
  402b5a:	059a      	lsls	r2, r3, #22
  402b5c:	f8d4 8008 	ldr.w	r8, [r4, #8]
  402b60:	f140 8083 	bpl.w	402c6a <__sfvwrite_r+0x19a>
  402b64:	4547      	cmp	r7, r8
  402b66:	46c3      	mov	fp, r8
  402b68:	f0c0 80ab 	bcc.w	402cc2 <__sfvwrite_r+0x1f2>
  402b6c:	f413 6f90 	tst.w	r3, #1152	; 0x480
  402b70:	f040 80ac 	bne.w	402ccc <__sfvwrite_r+0x1fc>
  402b74:	6820      	ldr	r0, [r4, #0]
  402b76:	46ba      	mov	sl, r7
  402b78:	465a      	mov	r2, fp
  402b7a:	4649      	mov	r1, r9
  402b7c:	f000 fd8a 	bl	403694 <memmove>
  402b80:	68a2      	ldr	r2, [r4, #8]
  402b82:	6823      	ldr	r3, [r4, #0]
  402b84:	eba2 0208 	sub.w	r2, r2, r8
  402b88:	445b      	add	r3, fp
  402b8a:	60a2      	str	r2, [r4, #8]
  402b8c:	6023      	str	r3, [r4, #0]
  402b8e:	9a01      	ldr	r2, [sp, #4]
  402b90:	6893      	ldr	r3, [r2, #8]
  402b92:	eba3 030a 	sub.w	r3, r3, sl
  402b96:	44d1      	add	r9, sl
  402b98:	eba7 070a 	sub.w	r7, r7, sl
  402b9c:	6093      	str	r3, [r2, #8]
  402b9e:	2b00      	cmp	r3, #0
  402ba0:	d0c5      	beq.n	402b2e <__sfvwrite_r+0x5e>
  402ba2:	89a3      	ldrh	r3, [r4, #12]
  402ba4:	2f00      	cmp	r7, #0
  402ba6:	d1d8      	bne.n	402b5a <__sfvwrite_r+0x8a>
  402ba8:	f8d5 9000 	ldr.w	r9, [r5]
  402bac:	686f      	ldr	r7, [r5, #4]
  402bae:	3508      	adds	r5, #8
  402bb0:	e7d2      	b.n	402b58 <__sfvwrite_r+0x88>
  402bb2:	f8d5 9000 	ldr.w	r9, [r5]
  402bb6:	f8d5 8004 	ldr.w	r8, [r5, #4]
  402bba:	3508      	adds	r5, #8
  402bbc:	e79f      	b.n	402afe <__sfvwrite_r+0x2e>
  402bbe:	2000      	movs	r0, #0
  402bc0:	4770      	bx	lr
  402bc2:	4621      	mov	r1, r4
  402bc4:	9800      	ldr	r0, [sp, #0]
  402bc6:	f7ff fda3 	bl	402710 <_fflush_r>
  402bca:	b370      	cbz	r0, 402c2a <__sfvwrite_r+0x15a>
  402bcc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402bd0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402bd4:	f04f 30ff 	mov.w	r0, #4294967295
  402bd8:	81a3      	strh	r3, [r4, #12]
  402bda:	b003      	add	sp, #12
  402bdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402be0:	4681      	mov	r9, r0
  402be2:	4633      	mov	r3, r6
  402be4:	464e      	mov	r6, r9
  402be6:	46a8      	mov	r8, r5
  402be8:	469a      	mov	sl, r3
  402bea:	464d      	mov	r5, r9
  402bec:	b34e      	cbz	r6, 402c42 <__sfvwrite_r+0x172>
  402bee:	b380      	cbz	r0, 402c52 <__sfvwrite_r+0x182>
  402bf0:	6820      	ldr	r0, [r4, #0]
  402bf2:	6923      	ldr	r3, [r4, #16]
  402bf4:	6962      	ldr	r2, [r4, #20]
  402bf6:	45b1      	cmp	r9, r6
  402bf8:	46cb      	mov	fp, r9
  402bfa:	bf28      	it	cs
  402bfc:	46b3      	movcs	fp, r6
  402bfe:	4298      	cmp	r0, r3
  402c00:	465f      	mov	r7, fp
  402c02:	d904      	bls.n	402c0e <__sfvwrite_r+0x13e>
  402c04:	68a3      	ldr	r3, [r4, #8]
  402c06:	4413      	add	r3, r2
  402c08:	459b      	cmp	fp, r3
  402c0a:	f300 80a6 	bgt.w	402d5a <__sfvwrite_r+0x28a>
  402c0e:	4593      	cmp	fp, r2
  402c10:	db4b      	blt.n	402caa <__sfvwrite_r+0x1da>
  402c12:	4613      	mov	r3, r2
  402c14:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402c16:	69e1      	ldr	r1, [r4, #28]
  402c18:	9800      	ldr	r0, [sp, #0]
  402c1a:	462a      	mov	r2, r5
  402c1c:	47b8      	blx	r7
  402c1e:	1e07      	subs	r7, r0, #0
  402c20:	ddd4      	ble.n	402bcc <__sfvwrite_r+0xfc>
  402c22:	ebb9 0907 	subs.w	r9, r9, r7
  402c26:	d0cc      	beq.n	402bc2 <__sfvwrite_r+0xf2>
  402c28:	2001      	movs	r0, #1
  402c2a:	f8da 3008 	ldr.w	r3, [sl, #8]
  402c2e:	1bdb      	subs	r3, r3, r7
  402c30:	443d      	add	r5, r7
  402c32:	1bf6      	subs	r6, r6, r7
  402c34:	f8ca 3008 	str.w	r3, [sl, #8]
  402c38:	2b00      	cmp	r3, #0
  402c3a:	f43f af78 	beq.w	402b2e <__sfvwrite_r+0x5e>
  402c3e:	2e00      	cmp	r6, #0
  402c40:	d1d5      	bne.n	402bee <__sfvwrite_r+0x11e>
  402c42:	f108 0308 	add.w	r3, r8, #8
  402c46:	e913 0060 	ldmdb	r3, {r5, r6}
  402c4a:	4698      	mov	r8, r3
  402c4c:	3308      	adds	r3, #8
  402c4e:	2e00      	cmp	r6, #0
  402c50:	d0f9      	beq.n	402c46 <__sfvwrite_r+0x176>
  402c52:	4632      	mov	r2, r6
  402c54:	210a      	movs	r1, #10
  402c56:	4628      	mov	r0, r5
  402c58:	f000 fc32 	bl	4034c0 <memchr>
  402c5c:	2800      	cmp	r0, #0
  402c5e:	f000 80a1 	beq.w	402da4 <__sfvwrite_r+0x2d4>
  402c62:	3001      	adds	r0, #1
  402c64:	eba0 0905 	sub.w	r9, r0, r5
  402c68:	e7c2      	b.n	402bf0 <__sfvwrite_r+0x120>
  402c6a:	6820      	ldr	r0, [r4, #0]
  402c6c:	6923      	ldr	r3, [r4, #16]
  402c6e:	4298      	cmp	r0, r3
  402c70:	d802      	bhi.n	402c78 <__sfvwrite_r+0x1a8>
  402c72:	6963      	ldr	r3, [r4, #20]
  402c74:	429f      	cmp	r7, r3
  402c76:	d25d      	bcs.n	402d34 <__sfvwrite_r+0x264>
  402c78:	45b8      	cmp	r8, r7
  402c7a:	bf28      	it	cs
  402c7c:	46b8      	movcs	r8, r7
  402c7e:	4642      	mov	r2, r8
  402c80:	4649      	mov	r1, r9
  402c82:	f000 fd07 	bl	403694 <memmove>
  402c86:	68a3      	ldr	r3, [r4, #8]
  402c88:	6822      	ldr	r2, [r4, #0]
  402c8a:	eba3 0308 	sub.w	r3, r3, r8
  402c8e:	4442      	add	r2, r8
  402c90:	60a3      	str	r3, [r4, #8]
  402c92:	6022      	str	r2, [r4, #0]
  402c94:	b10b      	cbz	r3, 402c9a <__sfvwrite_r+0x1ca>
  402c96:	46c2      	mov	sl, r8
  402c98:	e779      	b.n	402b8e <__sfvwrite_r+0xbe>
  402c9a:	4621      	mov	r1, r4
  402c9c:	9800      	ldr	r0, [sp, #0]
  402c9e:	f7ff fd37 	bl	402710 <_fflush_r>
  402ca2:	2800      	cmp	r0, #0
  402ca4:	d192      	bne.n	402bcc <__sfvwrite_r+0xfc>
  402ca6:	46c2      	mov	sl, r8
  402ca8:	e771      	b.n	402b8e <__sfvwrite_r+0xbe>
  402caa:	465a      	mov	r2, fp
  402cac:	4629      	mov	r1, r5
  402cae:	f000 fcf1 	bl	403694 <memmove>
  402cb2:	68a2      	ldr	r2, [r4, #8]
  402cb4:	6823      	ldr	r3, [r4, #0]
  402cb6:	eba2 020b 	sub.w	r2, r2, fp
  402cba:	445b      	add	r3, fp
  402cbc:	60a2      	str	r2, [r4, #8]
  402cbe:	6023      	str	r3, [r4, #0]
  402cc0:	e7af      	b.n	402c22 <__sfvwrite_r+0x152>
  402cc2:	6820      	ldr	r0, [r4, #0]
  402cc4:	46b8      	mov	r8, r7
  402cc6:	46ba      	mov	sl, r7
  402cc8:	46bb      	mov	fp, r7
  402cca:	e755      	b.n	402b78 <__sfvwrite_r+0xa8>
  402ccc:	6962      	ldr	r2, [r4, #20]
  402cce:	6820      	ldr	r0, [r4, #0]
  402cd0:	6921      	ldr	r1, [r4, #16]
  402cd2:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  402cd6:	eba0 0a01 	sub.w	sl, r0, r1
  402cda:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  402cde:	f10a 0001 	add.w	r0, sl, #1
  402ce2:	ea4f 0868 	mov.w	r8, r8, asr #1
  402ce6:	4438      	add	r0, r7
  402ce8:	4540      	cmp	r0, r8
  402cea:	4642      	mov	r2, r8
  402cec:	bf84      	itt	hi
  402cee:	4680      	movhi	r8, r0
  402cf0:	4642      	movhi	r2, r8
  402cf2:	055b      	lsls	r3, r3, #21
  402cf4:	d544      	bpl.n	402d80 <__sfvwrite_r+0x2b0>
  402cf6:	4611      	mov	r1, r2
  402cf8:	9800      	ldr	r0, [sp, #0]
  402cfa:	f000 f917 	bl	402f2c <_malloc_r>
  402cfe:	4683      	mov	fp, r0
  402d00:	2800      	cmp	r0, #0
  402d02:	d055      	beq.n	402db0 <__sfvwrite_r+0x2e0>
  402d04:	4652      	mov	r2, sl
  402d06:	6921      	ldr	r1, [r4, #16]
  402d08:	f000 fc2a 	bl	403560 <memcpy>
  402d0c:	89a3      	ldrh	r3, [r4, #12]
  402d0e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  402d12:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402d16:	81a3      	strh	r3, [r4, #12]
  402d18:	eb0b 000a 	add.w	r0, fp, sl
  402d1c:	eba8 030a 	sub.w	r3, r8, sl
  402d20:	f8c4 b010 	str.w	fp, [r4, #16]
  402d24:	f8c4 8014 	str.w	r8, [r4, #20]
  402d28:	6020      	str	r0, [r4, #0]
  402d2a:	60a3      	str	r3, [r4, #8]
  402d2c:	46b8      	mov	r8, r7
  402d2e:	46ba      	mov	sl, r7
  402d30:	46bb      	mov	fp, r7
  402d32:	e721      	b.n	402b78 <__sfvwrite_r+0xa8>
  402d34:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  402d38:	42b9      	cmp	r1, r7
  402d3a:	bf28      	it	cs
  402d3c:	4639      	movcs	r1, r7
  402d3e:	464a      	mov	r2, r9
  402d40:	fb91 f1f3 	sdiv	r1, r1, r3
  402d44:	9800      	ldr	r0, [sp, #0]
  402d46:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402d48:	fb03 f301 	mul.w	r3, r3, r1
  402d4c:	69e1      	ldr	r1, [r4, #28]
  402d4e:	47b0      	blx	r6
  402d50:	f1b0 0a00 	subs.w	sl, r0, #0
  402d54:	f73f af1b 	bgt.w	402b8e <__sfvwrite_r+0xbe>
  402d58:	e738      	b.n	402bcc <__sfvwrite_r+0xfc>
  402d5a:	461a      	mov	r2, r3
  402d5c:	4629      	mov	r1, r5
  402d5e:	9301      	str	r3, [sp, #4]
  402d60:	f000 fc98 	bl	403694 <memmove>
  402d64:	6822      	ldr	r2, [r4, #0]
  402d66:	9b01      	ldr	r3, [sp, #4]
  402d68:	9800      	ldr	r0, [sp, #0]
  402d6a:	441a      	add	r2, r3
  402d6c:	6022      	str	r2, [r4, #0]
  402d6e:	4621      	mov	r1, r4
  402d70:	f7ff fcce 	bl	402710 <_fflush_r>
  402d74:	9b01      	ldr	r3, [sp, #4]
  402d76:	2800      	cmp	r0, #0
  402d78:	f47f af28 	bne.w	402bcc <__sfvwrite_r+0xfc>
  402d7c:	461f      	mov	r7, r3
  402d7e:	e750      	b.n	402c22 <__sfvwrite_r+0x152>
  402d80:	9800      	ldr	r0, [sp, #0]
  402d82:	f000 fcf7 	bl	403774 <_realloc_r>
  402d86:	4683      	mov	fp, r0
  402d88:	2800      	cmp	r0, #0
  402d8a:	d1c5      	bne.n	402d18 <__sfvwrite_r+0x248>
  402d8c:	9d00      	ldr	r5, [sp, #0]
  402d8e:	6921      	ldr	r1, [r4, #16]
  402d90:	4628      	mov	r0, r5
  402d92:	f7ff fdb7 	bl	402904 <_free_r>
  402d96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402d9a:	220c      	movs	r2, #12
  402d9c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402da0:	602a      	str	r2, [r5, #0]
  402da2:	e715      	b.n	402bd0 <__sfvwrite_r+0x100>
  402da4:	f106 0901 	add.w	r9, r6, #1
  402da8:	e722      	b.n	402bf0 <__sfvwrite_r+0x120>
  402daa:	f04f 30ff 	mov.w	r0, #4294967295
  402dae:	e6bf      	b.n	402b30 <__sfvwrite_r+0x60>
  402db0:	9a00      	ldr	r2, [sp, #0]
  402db2:	230c      	movs	r3, #12
  402db4:	6013      	str	r3, [r2, #0]
  402db6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402dba:	e709      	b.n	402bd0 <__sfvwrite_r+0x100>
  402dbc:	7ffffc00 	.word	0x7ffffc00

00402dc0 <_fwalk_reent>:
  402dc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402dc4:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  402dc8:	d01f      	beq.n	402e0a <_fwalk_reent+0x4a>
  402dca:	4688      	mov	r8, r1
  402dcc:	4606      	mov	r6, r0
  402dce:	f04f 0900 	mov.w	r9, #0
  402dd2:	687d      	ldr	r5, [r7, #4]
  402dd4:	68bc      	ldr	r4, [r7, #8]
  402dd6:	3d01      	subs	r5, #1
  402dd8:	d411      	bmi.n	402dfe <_fwalk_reent+0x3e>
  402dda:	89a3      	ldrh	r3, [r4, #12]
  402ddc:	2b01      	cmp	r3, #1
  402dde:	f105 35ff 	add.w	r5, r5, #4294967295
  402de2:	d908      	bls.n	402df6 <_fwalk_reent+0x36>
  402de4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  402de8:	3301      	adds	r3, #1
  402dea:	4621      	mov	r1, r4
  402dec:	4630      	mov	r0, r6
  402dee:	d002      	beq.n	402df6 <_fwalk_reent+0x36>
  402df0:	47c0      	blx	r8
  402df2:	ea49 0900 	orr.w	r9, r9, r0
  402df6:	1c6b      	adds	r3, r5, #1
  402df8:	f104 0468 	add.w	r4, r4, #104	; 0x68
  402dfc:	d1ed      	bne.n	402dda <_fwalk_reent+0x1a>
  402dfe:	683f      	ldr	r7, [r7, #0]
  402e00:	2f00      	cmp	r7, #0
  402e02:	d1e6      	bne.n	402dd2 <_fwalk_reent+0x12>
  402e04:	4648      	mov	r0, r9
  402e06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402e0a:	46b9      	mov	r9, r7
  402e0c:	4648      	mov	r0, r9
  402e0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402e12:	bf00      	nop

00402e14 <__locale_ctype_ptr_l>:
  402e14:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
  402e18:	4770      	bx	lr
  402e1a:	bf00      	nop

00402e1c <__retarget_lock_init_recursive>:
  402e1c:	4770      	bx	lr
  402e1e:	bf00      	nop

00402e20 <__retarget_lock_close_recursive>:
  402e20:	4770      	bx	lr
  402e22:	bf00      	nop

00402e24 <__retarget_lock_acquire_recursive>:
  402e24:	4770      	bx	lr
  402e26:	bf00      	nop

00402e28 <__retarget_lock_release_recursive>:
  402e28:	4770      	bx	lr
  402e2a:	bf00      	nop

00402e2c <__swhatbuf_r>:
  402e2c:	b570      	push	{r4, r5, r6, lr}
  402e2e:	460c      	mov	r4, r1
  402e30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402e34:	2900      	cmp	r1, #0
  402e36:	b090      	sub	sp, #64	; 0x40
  402e38:	4615      	mov	r5, r2
  402e3a:	461e      	mov	r6, r3
  402e3c:	db14      	blt.n	402e68 <__swhatbuf_r+0x3c>
  402e3e:	aa01      	add	r2, sp, #4
  402e40:	f000 fff2 	bl	403e28 <_fstat_r>
  402e44:	2800      	cmp	r0, #0
  402e46:	db0f      	blt.n	402e68 <__swhatbuf_r+0x3c>
  402e48:	9a02      	ldr	r2, [sp, #8]
  402e4a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  402e4e:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  402e52:	fab2 f282 	clz	r2, r2
  402e56:	0952      	lsrs	r2, r2, #5
  402e58:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402e5c:	f44f 6000 	mov.w	r0, #2048	; 0x800
  402e60:	6032      	str	r2, [r6, #0]
  402e62:	602b      	str	r3, [r5, #0]
  402e64:	b010      	add	sp, #64	; 0x40
  402e66:	bd70      	pop	{r4, r5, r6, pc}
  402e68:	89a2      	ldrh	r2, [r4, #12]
  402e6a:	2300      	movs	r3, #0
  402e6c:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  402e70:	6033      	str	r3, [r6, #0]
  402e72:	d004      	beq.n	402e7e <__swhatbuf_r+0x52>
  402e74:	2240      	movs	r2, #64	; 0x40
  402e76:	4618      	mov	r0, r3
  402e78:	602a      	str	r2, [r5, #0]
  402e7a:	b010      	add	sp, #64	; 0x40
  402e7c:	bd70      	pop	{r4, r5, r6, pc}
  402e7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402e82:	602b      	str	r3, [r5, #0]
  402e84:	b010      	add	sp, #64	; 0x40
  402e86:	bd70      	pop	{r4, r5, r6, pc}

00402e88 <__smakebuf_r>:
  402e88:	898a      	ldrh	r2, [r1, #12]
  402e8a:	0792      	lsls	r2, r2, #30
  402e8c:	460b      	mov	r3, r1
  402e8e:	d506      	bpl.n	402e9e <__smakebuf_r+0x16>
  402e90:	f101 0243 	add.w	r2, r1, #67	; 0x43
  402e94:	2101      	movs	r1, #1
  402e96:	601a      	str	r2, [r3, #0]
  402e98:	611a      	str	r2, [r3, #16]
  402e9a:	6159      	str	r1, [r3, #20]
  402e9c:	4770      	bx	lr
  402e9e:	b5f0      	push	{r4, r5, r6, r7, lr}
  402ea0:	b083      	sub	sp, #12
  402ea2:	ab01      	add	r3, sp, #4
  402ea4:	466a      	mov	r2, sp
  402ea6:	460c      	mov	r4, r1
  402ea8:	4606      	mov	r6, r0
  402eaa:	f7ff ffbf 	bl	402e2c <__swhatbuf_r>
  402eae:	9900      	ldr	r1, [sp, #0]
  402eb0:	4605      	mov	r5, r0
  402eb2:	4630      	mov	r0, r6
  402eb4:	f000 f83a 	bl	402f2c <_malloc_r>
  402eb8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402ebc:	b1d8      	cbz	r0, 402ef6 <__smakebuf_r+0x6e>
  402ebe:	9a01      	ldr	r2, [sp, #4]
  402ec0:	4f15      	ldr	r7, [pc, #84]	; (402f18 <__smakebuf_r+0x90>)
  402ec2:	9900      	ldr	r1, [sp, #0]
  402ec4:	63f7      	str	r7, [r6, #60]	; 0x3c
  402ec6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402eca:	81a3      	strh	r3, [r4, #12]
  402ecc:	6020      	str	r0, [r4, #0]
  402ece:	6120      	str	r0, [r4, #16]
  402ed0:	6161      	str	r1, [r4, #20]
  402ed2:	b91a      	cbnz	r2, 402edc <__smakebuf_r+0x54>
  402ed4:	432b      	orrs	r3, r5
  402ed6:	81a3      	strh	r3, [r4, #12]
  402ed8:	b003      	add	sp, #12
  402eda:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402edc:	4630      	mov	r0, r6
  402ede:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  402ee2:	f000 ffb5 	bl	403e50 <_isatty_r>
  402ee6:	b1a0      	cbz	r0, 402f12 <__smakebuf_r+0x8a>
  402ee8:	89a3      	ldrh	r3, [r4, #12]
  402eea:	f023 0303 	bic.w	r3, r3, #3
  402eee:	f043 0301 	orr.w	r3, r3, #1
  402ef2:	b21b      	sxth	r3, r3
  402ef4:	e7ee      	b.n	402ed4 <__smakebuf_r+0x4c>
  402ef6:	059a      	lsls	r2, r3, #22
  402ef8:	d4ee      	bmi.n	402ed8 <__smakebuf_r+0x50>
  402efa:	f023 0303 	bic.w	r3, r3, #3
  402efe:	f104 0243 	add.w	r2, r4, #67	; 0x43
  402f02:	f043 0302 	orr.w	r3, r3, #2
  402f06:	2101      	movs	r1, #1
  402f08:	81a3      	strh	r3, [r4, #12]
  402f0a:	6022      	str	r2, [r4, #0]
  402f0c:	6122      	str	r2, [r4, #16]
  402f0e:	6161      	str	r1, [r4, #20]
  402f10:	e7e2      	b.n	402ed8 <__smakebuf_r+0x50>
  402f12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402f16:	e7dd      	b.n	402ed4 <__smakebuf_r+0x4c>
  402f18:	00402765 	.word	0x00402765

00402f1c <malloc>:
  402f1c:	4b02      	ldr	r3, [pc, #8]	; (402f28 <malloc+0xc>)
  402f1e:	4601      	mov	r1, r0
  402f20:	6818      	ldr	r0, [r3, #0]
  402f22:	f000 b803 	b.w	402f2c <_malloc_r>
  402f26:	bf00      	nop
  402f28:	20000038 	.word	0x20000038

00402f2c <_malloc_r>:
  402f2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402f30:	f101 060b 	add.w	r6, r1, #11
  402f34:	2e16      	cmp	r6, #22
  402f36:	b083      	sub	sp, #12
  402f38:	4605      	mov	r5, r0
  402f3a:	f240 809e 	bls.w	40307a <_malloc_r+0x14e>
  402f3e:	f036 0607 	bics.w	r6, r6, #7
  402f42:	f100 80bd 	bmi.w	4030c0 <_malloc_r+0x194>
  402f46:	42b1      	cmp	r1, r6
  402f48:	f200 80ba 	bhi.w	4030c0 <_malloc_r+0x194>
  402f4c:	f000 fc06 	bl	40375c <__malloc_lock>
  402f50:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  402f54:	f0c0 8293 	bcc.w	40347e <_malloc_r+0x552>
  402f58:	0a73      	lsrs	r3, r6, #9
  402f5a:	f000 80b8 	beq.w	4030ce <_malloc_r+0x1a2>
  402f5e:	2b04      	cmp	r3, #4
  402f60:	f200 8179 	bhi.w	403256 <_malloc_r+0x32a>
  402f64:	09b3      	lsrs	r3, r6, #6
  402f66:	f103 0039 	add.w	r0, r3, #57	; 0x39
  402f6a:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  402f6e:	00c3      	lsls	r3, r0, #3
  402f70:	4fbf      	ldr	r7, [pc, #764]	; (403270 <_malloc_r+0x344>)
  402f72:	443b      	add	r3, r7
  402f74:	f1a3 0108 	sub.w	r1, r3, #8
  402f78:	685c      	ldr	r4, [r3, #4]
  402f7a:	42a1      	cmp	r1, r4
  402f7c:	d106      	bne.n	402f8c <_malloc_r+0x60>
  402f7e:	e00c      	b.n	402f9a <_malloc_r+0x6e>
  402f80:	2a00      	cmp	r2, #0
  402f82:	f280 80aa 	bge.w	4030da <_malloc_r+0x1ae>
  402f86:	68e4      	ldr	r4, [r4, #12]
  402f88:	42a1      	cmp	r1, r4
  402f8a:	d006      	beq.n	402f9a <_malloc_r+0x6e>
  402f8c:	6863      	ldr	r3, [r4, #4]
  402f8e:	f023 0303 	bic.w	r3, r3, #3
  402f92:	1b9a      	subs	r2, r3, r6
  402f94:	2a0f      	cmp	r2, #15
  402f96:	ddf3      	ble.n	402f80 <_malloc_r+0x54>
  402f98:	4670      	mov	r0, lr
  402f9a:	693c      	ldr	r4, [r7, #16]
  402f9c:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 403284 <_malloc_r+0x358>
  402fa0:	4574      	cmp	r4, lr
  402fa2:	f000 81ab 	beq.w	4032fc <_malloc_r+0x3d0>
  402fa6:	6863      	ldr	r3, [r4, #4]
  402fa8:	f023 0303 	bic.w	r3, r3, #3
  402fac:	1b9a      	subs	r2, r3, r6
  402fae:	2a0f      	cmp	r2, #15
  402fb0:	f300 8190 	bgt.w	4032d4 <_malloc_r+0x3a8>
  402fb4:	2a00      	cmp	r2, #0
  402fb6:	f8c7 e014 	str.w	lr, [r7, #20]
  402fba:	f8c7 e010 	str.w	lr, [r7, #16]
  402fbe:	f280 809d 	bge.w	4030fc <_malloc_r+0x1d0>
  402fc2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402fc6:	f080 8161 	bcs.w	40328c <_malloc_r+0x360>
  402fca:	08db      	lsrs	r3, r3, #3
  402fcc:	f103 0c01 	add.w	ip, r3, #1
  402fd0:	1099      	asrs	r1, r3, #2
  402fd2:	687a      	ldr	r2, [r7, #4]
  402fd4:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  402fd8:	f8c4 8008 	str.w	r8, [r4, #8]
  402fdc:	2301      	movs	r3, #1
  402fde:	408b      	lsls	r3, r1
  402fe0:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  402fe4:	4313      	orrs	r3, r2
  402fe6:	3908      	subs	r1, #8
  402fe8:	60e1      	str	r1, [r4, #12]
  402fea:	607b      	str	r3, [r7, #4]
  402fec:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  402ff0:	f8c8 400c 	str.w	r4, [r8, #12]
  402ff4:	1082      	asrs	r2, r0, #2
  402ff6:	2401      	movs	r4, #1
  402ff8:	4094      	lsls	r4, r2
  402ffa:	429c      	cmp	r4, r3
  402ffc:	f200 808b 	bhi.w	403116 <_malloc_r+0x1ea>
  403000:	421c      	tst	r4, r3
  403002:	d106      	bne.n	403012 <_malloc_r+0xe6>
  403004:	f020 0003 	bic.w	r0, r0, #3
  403008:	0064      	lsls	r4, r4, #1
  40300a:	421c      	tst	r4, r3
  40300c:	f100 0004 	add.w	r0, r0, #4
  403010:	d0fa      	beq.n	403008 <_malloc_r+0xdc>
  403012:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  403016:	46cc      	mov	ip, r9
  403018:	4680      	mov	r8, r0
  40301a:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40301e:	459c      	cmp	ip, r3
  403020:	d107      	bne.n	403032 <_malloc_r+0x106>
  403022:	e16d      	b.n	403300 <_malloc_r+0x3d4>
  403024:	2a00      	cmp	r2, #0
  403026:	f280 817b 	bge.w	403320 <_malloc_r+0x3f4>
  40302a:	68db      	ldr	r3, [r3, #12]
  40302c:	459c      	cmp	ip, r3
  40302e:	f000 8167 	beq.w	403300 <_malloc_r+0x3d4>
  403032:	6859      	ldr	r1, [r3, #4]
  403034:	f021 0103 	bic.w	r1, r1, #3
  403038:	1b8a      	subs	r2, r1, r6
  40303a:	2a0f      	cmp	r2, #15
  40303c:	ddf2      	ble.n	403024 <_malloc_r+0xf8>
  40303e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  403042:	f8d3 8008 	ldr.w	r8, [r3, #8]
  403046:	9300      	str	r3, [sp, #0]
  403048:	199c      	adds	r4, r3, r6
  40304a:	4628      	mov	r0, r5
  40304c:	f046 0601 	orr.w	r6, r6, #1
  403050:	f042 0501 	orr.w	r5, r2, #1
  403054:	605e      	str	r6, [r3, #4]
  403056:	f8c8 c00c 	str.w	ip, [r8, #12]
  40305a:	f8cc 8008 	str.w	r8, [ip, #8]
  40305e:	617c      	str	r4, [r7, #20]
  403060:	613c      	str	r4, [r7, #16]
  403062:	f8c4 e00c 	str.w	lr, [r4, #12]
  403066:	f8c4 e008 	str.w	lr, [r4, #8]
  40306a:	6065      	str	r5, [r4, #4]
  40306c:	505a      	str	r2, [r3, r1]
  40306e:	f000 fb7b 	bl	403768 <__malloc_unlock>
  403072:	9b00      	ldr	r3, [sp, #0]
  403074:	f103 0408 	add.w	r4, r3, #8
  403078:	e01e      	b.n	4030b8 <_malloc_r+0x18c>
  40307a:	2910      	cmp	r1, #16
  40307c:	d820      	bhi.n	4030c0 <_malloc_r+0x194>
  40307e:	f000 fb6d 	bl	40375c <__malloc_lock>
  403082:	2610      	movs	r6, #16
  403084:	2318      	movs	r3, #24
  403086:	2002      	movs	r0, #2
  403088:	4f79      	ldr	r7, [pc, #484]	; (403270 <_malloc_r+0x344>)
  40308a:	443b      	add	r3, r7
  40308c:	f1a3 0208 	sub.w	r2, r3, #8
  403090:	685c      	ldr	r4, [r3, #4]
  403092:	4294      	cmp	r4, r2
  403094:	f000 813d 	beq.w	403312 <_malloc_r+0x3e6>
  403098:	6863      	ldr	r3, [r4, #4]
  40309a:	68e1      	ldr	r1, [r4, #12]
  40309c:	68a6      	ldr	r6, [r4, #8]
  40309e:	f023 0303 	bic.w	r3, r3, #3
  4030a2:	4423      	add	r3, r4
  4030a4:	4628      	mov	r0, r5
  4030a6:	685a      	ldr	r2, [r3, #4]
  4030a8:	60f1      	str	r1, [r6, #12]
  4030aa:	f042 0201 	orr.w	r2, r2, #1
  4030ae:	608e      	str	r6, [r1, #8]
  4030b0:	605a      	str	r2, [r3, #4]
  4030b2:	f000 fb59 	bl	403768 <__malloc_unlock>
  4030b6:	3408      	adds	r4, #8
  4030b8:	4620      	mov	r0, r4
  4030ba:	b003      	add	sp, #12
  4030bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4030c0:	2400      	movs	r4, #0
  4030c2:	230c      	movs	r3, #12
  4030c4:	4620      	mov	r0, r4
  4030c6:	602b      	str	r3, [r5, #0]
  4030c8:	b003      	add	sp, #12
  4030ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4030ce:	2040      	movs	r0, #64	; 0x40
  4030d0:	f44f 7300 	mov.w	r3, #512	; 0x200
  4030d4:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4030d8:	e74a      	b.n	402f70 <_malloc_r+0x44>
  4030da:	4423      	add	r3, r4
  4030dc:	68e1      	ldr	r1, [r4, #12]
  4030de:	685a      	ldr	r2, [r3, #4]
  4030e0:	68a6      	ldr	r6, [r4, #8]
  4030e2:	f042 0201 	orr.w	r2, r2, #1
  4030e6:	60f1      	str	r1, [r6, #12]
  4030e8:	4628      	mov	r0, r5
  4030ea:	608e      	str	r6, [r1, #8]
  4030ec:	605a      	str	r2, [r3, #4]
  4030ee:	f000 fb3b 	bl	403768 <__malloc_unlock>
  4030f2:	3408      	adds	r4, #8
  4030f4:	4620      	mov	r0, r4
  4030f6:	b003      	add	sp, #12
  4030f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4030fc:	4423      	add	r3, r4
  4030fe:	4628      	mov	r0, r5
  403100:	685a      	ldr	r2, [r3, #4]
  403102:	f042 0201 	orr.w	r2, r2, #1
  403106:	605a      	str	r2, [r3, #4]
  403108:	f000 fb2e 	bl	403768 <__malloc_unlock>
  40310c:	3408      	adds	r4, #8
  40310e:	4620      	mov	r0, r4
  403110:	b003      	add	sp, #12
  403112:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403116:	68bc      	ldr	r4, [r7, #8]
  403118:	6863      	ldr	r3, [r4, #4]
  40311a:	f023 0803 	bic.w	r8, r3, #3
  40311e:	45b0      	cmp	r8, r6
  403120:	d304      	bcc.n	40312c <_malloc_r+0x200>
  403122:	eba8 0306 	sub.w	r3, r8, r6
  403126:	2b0f      	cmp	r3, #15
  403128:	f300 8085 	bgt.w	403236 <_malloc_r+0x30a>
  40312c:	f8df 9158 	ldr.w	r9, [pc, #344]	; 403288 <_malloc_r+0x35c>
  403130:	4b50      	ldr	r3, [pc, #320]	; (403274 <_malloc_r+0x348>)
  403132:	f8d9 2000 	ldr.w	r2, [r9]
  403136:	681b      	ldr	r3, [r3, #0]
  403138:	3201      	adds	r2, #1
  40313a:	4433      	add	r3, r6
  40313c:	eb04 0a08 	add.w	sl, r4, r8
  403140:	f000 8155 	beq.w	4033ee <_malloc_r+0x4c2>
  403144:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  403148:	330f      	adds	r3, #15
  40314a:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  40314e:	f02b 0b0f 	bic.w	fp, fp, #15
  403152:	4659      	mov	r1, fp
  403154:	4628      	mov	r0, r5
  403156:	f000 fcb3 	bl	403ac0 <_sbrk_r>
  40315a:	1c41      	adds	r1, r0, #1
  40315c:	4602      	mov	r2, r0
  40315e:	f000 80fc 	beq.w	40335a <_malloc_r+0x42e>
  403162:	4582      	cmp	sl, r0
  403164:	f200 80f7 	bhi.w	403356 <_malloc_r+0x42a>
  403168:	4b43      	ldr	r3, [pc, #268]	; (403278 <_malloc_r+0x34c>)
  40316a:	6819      	ldr	r1, [r3, #0]
  40316c:	4459      	add	r1, fp
  40316e:	6019      	str	r1, [r3, #0]
  403170:	f000 814d 	beq.w	40340e <_malloc_r+0x4e2>
  403174:	f8d9 0000 	ldr.w	r0, [r9]
  403178:	3001      	adds	r0, #1
  40317a:	bf1b      	ittet	ne
  40317c:	eba2 0a0a 	subne.w	sl, r2, sl
  403180:	4451      	addne	r1, sl
  403182:	f8c9 2000 	streq.w	r2, [r9]
  403186:	6019      	strne	r1, [r3, #0]
  403188:	f012 0107 	ands.w	r1, r2, #7
  40318c:	f000 8115 	beq.w	4033ba <_malloc_r+0x48e>
  403190:	f1c1 0008 	rsb	r0, r1, #8
  403194:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  403198:	4402      	add	r2, r0
  40319a:	3108      	adds	r1, #8
  40319c:	eb02 090b 	add.w	r9, r2, fp
  4031a0:	f3c9 090b 	ubfx	r9, r9, #0, #12
  4031a4:	eba1 0909 	sub.w	r9, r1, r9
  4031a8:	4649      	mov	r1, r9
  4031aa:	4628      	mov	r0, r5
  4031ac:	9301      	str	r3, [sp, #4]
  4031ae:	9200      	str	r2, [sp, #0]
  4031b0:	f000 fc86 	bl	403ac0 <_sbrk_r>
  4031b4:	1c43      	adds	r3, r0, #1
  4031b6:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4031ba:	f000 8143 	beq.w	403444 <_malloc_r+0x518>
  4031be:	1a80      	subs	r0, r0, r2
  4031c0:	4448      	add	r0, r9
  4031c2:	f040 0001 	orr.w	r0, r0, #1
  4031c6:	6819      	ldr	r1, [r3, #0]
  4031c8:	60ba      	str	r2, [r7, #8]
  4031ca:	4449      	add	r1, r9
  4031cc:	42bc      	cmp	r4, r7
  4031ce:	6050      	str	r0, [r2, #4]
  4031d0:	6019      	str	r1, [r3, #0]
  4031d2:	d017      	beq.n	403204 <_malloc_r+0x2d8>
  4031d4:	f1b8 0f0f 	cmp.w	r8, #15
  4031d8:	f240 80fb 	bls.w	4033d2 <_malloc_r+0x4a6>
  4031dc:	6860      	ldr	r0, [r4, #4]
  4031de:	f1a8 020c 	sub.w	r2, r8, #12
  4031e2:	f022 0207 	bic.w	r2, r2, #7
  4031e6:	eb04 0e02 	add.w	lr, r4, r2
  4031ea:	f000 0001 	and.w	r0, r0, #1
  4031ee:	f04f 0c05 	mov.w	ip, #5
  4031f2:	4310      	orrs	r0, r2
  4031f4:	2a0f      	cmp	r2, #15
  4031f6:	6060      	str	r0, [r4, #4]
  4031f8:	f8ce c004 	str.w	ip, [lr, #4]
  4031fc:	f8ce c008 	str.w	ip, [lr, #8]
  403200:	f200 8117 	bhi.w	403432 <_malloc_r+0x506>
  403204:	4b1d      	ldr	r3, [pc, #116]	; (40327c <_malloc_r+0x350>)
  403206:	68bc      	ldr	r4, [r7, #8]
  403208:	681a      	ldr	r2, [r3, #0]
  40320a:	4291      	cmp	r1, r2
  40320c:	bf88      	it	hi
  40320e:	6019      	strhi	r1, [r3, #0]
  403210:	4b1b      	ldr	r3, [pc, #108]	; (403280 <_malloc_r+0x354>)
  403212:	681a      	ldr	r2, [r3, #0]
  403214:	4291      	cmp	r1, r2
  403216:	6862      	ldr	r2, [r4, #4]
  403218:	bf88      	it	hi
  40321a:	6019      	strhi	r1, [r3, #0]
  40321c:	f022 0203 	bic.w	r2, r2, #3
  403220:	4296      	cmp	r6, r2
  403222:	eba2 0306 	sub.w	r3, r2, r6
  403226:	d801      	bhi.n	40322c <_malloc_r+0x300>
  403228:	2b0f      	cmp	r3, #15
  40322a:	dc04      	bgt.n	403236 <_malloc_r+0x30a>
  40322c:	4628      	mov	r0, r5
  40322e:	f000 fa9b 	bl	403768 <__malloc_unlock>
  403232:	2400      	movs	r4, #0
  403234:	e740      	b.n	4030b8 <_malloc_r+0x18c>
  403236:	19a2      	adds	r2, r4, r6
  403238:	f043 0301 	orr.w	r3, r3, #1
  40323c:	f046 0601 	orr.w	r6, r6, #1
  403240:	6066      	str	r6, [r4, #4]
  403242:	4628      	mov	r0, r5
  403244:	60ba      	str	r2, [r7, #8]
  403246:	6053      	str	r3, [r2, #4]
  403248:	f000 fa8e 	bl	403768 <__malloc_unlock>
  40324c:	3408      	adds	r4, #8
  40324e:	4620      	mov	r0, r4
  403250:	b003      	add	sp, #12
  403252:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403256:	2b14      	cmp	r3, #20
  403258:	d971      	bls.n	40333e <_malloc_r+0x412>
  40325a:	2b54      	cmp	r3, #84	; 0x54
  40325c:	f200 80a3 	bhi.w	4033a6 <_malloc_r+0x47a>
  403260:	0b33      	lsrs	r3, r6, #12
  403262:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  403266:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  40326a:	00c3      	lsls	r3, r0, #3
  40326c:	e680      	b.n	402f70 <_malloc_r+0x44>
  40326e:	bf00      	nop
  403270:	200005d8 	.word	0x200005d8
  403274:	20000ab8 	.word	0x20000ab8
  403278:	20000a88 	.word	0x20000a88
  40327c:	20000ab0 	.word	0x20000ab0
  403280:	20000ab4 	.word	0x20000ab4
  403284:	200005e0 	.word	0x200005e0
  403288:	200009e0 	.word	0x200009e0
  40328c:	0a5a      	lsrs	r2, r3, #9
  40328e:	2a04      	cmp	r2, #4
  403290:	d95b      	bls.n	40334a <_malloc_r+0x41e>
  403292:	2a14      	cmp	r2, #20
  403294:	f200 80ae 	bhi.w	4033f4 <_malloc_r+0x4c8>
  403298:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  40329c:	00c9      	lsls	r1, r1, #3
  40329e:	325b      	adds	r2, #91	; 0x5b
  4032a0:	eb07 0c01 	add.w	ip, r7, r1
  4032a4:	5879      	ldr	r1, [r7, r1]
  4032a6:	f1ac 0c08 	sub.w	ip, ip, #8
  4032aa:	458c      	cmp	ip, r1
  4032ac:	f000 8088 	beq.w	4033c0 <_malloc_r+0x494>
  4032b0:	684a      	ldr	r2, [r1, #4]
  4032b2:	f022 0203 	bic.w	r2, r2, #3
  4032b6:	4293      	cmp	r3, r2
  4032b8:	d273      	bcs.n	4033a2 <_malloc_r+0x476>
  4032ba:	6889      	ldr	r1, [r1, #8]
  4032bc:	458c      	cmp	ip, r1
  4032be:	d1f7      	bne.n	4032b0 <_malloc_r+0x384>
  4032c0:	f8dc 200c 	ldr.w	r2, [ip, #12]
  4032c4:	687b      	ldr	r3, [r7, #4]
  4032c6:	60e2      	str	r2, [r4, #12]
  4032c8:	f8c4 c008 	str.w	ip, [r4, #8]
  4032cc:	6094      	str	r4, [r2, #8]
  4032ce:	f8cc 400c 	str.w	r4, [ip, #12]
  4032d2:	e68f      	b.n	402ff4 <_malloc_r+0xc8>
  4032d4:	19a1      	adds	r1, r4, r6
  4032d6:	f046 0c01 	orr.w	ip, r6, #1
  4032da:	f042 0601 	orr.w	r6, r2, #1
  4032de:	f8c4 c004 	str.w	ip, [r4, #4]
  4032e2:	4628      	mov	r0, r5
  4032e4:	6179      	str	r1, [r7, #20]
  4032e6:	6139      	str	r1, [r7, #16]
  4032e8:	f8c1 e00c 	str.w	lr, [r1, #12]
  4032ec:	f8c1 e008 	str.w	lr, [r1, #8]
  4032f0:	604e      	str	r6, [r1, #4]
  4032f2:	50e2      	str	r2, [r4, r3]
  4032f4:	f000 fa38 	bl	403768 <__malloc_unlock>
  4032f8:	3408      	adds	r4, #8
  4032fa:	e6dd      	b.n	4030b8 <_malloc_r+0x18c>
  4032fc:	687b      	ldr	r3, [r7, #4]
  4032fe:	e679      	b.n	402ff4 <_malloc_r+0xc8>
  403300:	f108 0801 	add.w	r8, r8, #1
  403304:	f018 0f03 	tst.w	r8, #3
  403308:	f10c 0c08 	add.w	ip, ip, #8
  40330c:	f47f ae85 	bne.w	40301a <_malloc_r+0xee>
  403310:	e02d      	b.n	40336e <_malloc_r+0x442>
  403312:	68dc      	ldr	r4, [r3, #12]
  403314:	42a3      	cmp	r3, r4
  403316:	bf08      	it	eq
  403318:	3002      	addeq	r0, #2
  40331a:	f43f ae3e 	beq.w	402f9a <_malloc_r+0x6e>
  40331e:	e6bb      	b.n	403098 <_malloc_r+0x16c>
  403320:	4419      	add	r1, r3
  403322:	461c      	mov	r4, r3
  403324:	684a      	ldr	r2, [r1, #4]
  403326:	68db      	ldr	r3, [r3, #12]
  403328:	f854 6f08 	ldr.w	r6, [r4, #8]!
  40332c:	f042 0201 	orr.w	r2, r2, #1
  403330:	604a      	str	r2, [r1, #4]
  403332:	4628      	mov	r0, r5
  403334:	60f3      	str	r3, [r6, #12]
  403336:	609e      	str	r6, [r3, #8]
  403338:	f000 fa16 	bl	403768 <__malloc_unlock>
  40333c:	e6bc      	b.n	4030b8 <_malloc_r+0x18c>
  40333e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  403342:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  403346:	00c3      	lsls	r3, r0, #3
  403348:	e612      	b.n	402f70 <_malloc_r+0x44>
  40334a:	099a      	lsrs	r2, r3, #6
  40334c:	f102 0139 	add.w	r1, r2, #57	; 0x39
  403350:	00c9      	lsls	r1, r1, #3
  403352:	3238      	adds	r2, #56	; 0x38
  403354:	e7a4      	b.n	4032a0 <_malloc_r+0x374>
  403356:	42bc      	cmp	r4, r7
  403358:	d054      	beq.n	403404 <_malloc_r+0x4d8>
  40335a:	68bc      	ldr	r4, [r7, #8]
  40335c:	6862      	ldr	r2, [r4, #4]
  40335e:	f022 0203 	bic.w	r2, r2, #3
  403362:	e75d      	b.n	403220 <_malloc_r+0x2f4>
  403364:	f859 3908 	ldr.w	r3, [r9], #-8
  403368:	4599      	cmp	r9, r3
  40336a:	f040 8086 	bne.w	40347a <_malloc_r+0x54e>
  40336e:	f010 0f03 	tst.w	r0, #3
  403372:	f100 30ff 	add.w	r0, r0, #4294967295
  403376:	d1f5      	bne.n	403364 <_malloc_r+0x438>
  403378:	687b      	ldr	r3, [r7, #4]
  40337a:	ea23 0304 	bic.w	r3, r3, r4
  40337e:	607b      	str	r3, [r7, #4]
  403380:	0064      	lsls	r4, r4, #1
  403382:	429c      	cmp	r4, r3
  403384:	f63f aec7 	bhi.w	403116 <_malloc_r+0x1ea>
  403388:	2c00      	cmp	r4, #0
  40338a:	f43f aec4 	beq.w	403116 <_malloc_r+0x1ea>
  40338e:	421c      	tst	r4, r3
  403390:	4640      	mov	r0, r8
  403392:	f47f ae3e 	bne.w	403012 <_malloc_r+0xe6>
  403396:	0064      	lsls	r4, r4, #1
  403398:	421c      	tst	r4, r3
  40339a:	f100 0004 	add.w	r0, r0, #4
  40339e:	d0fa      	beq.n	403396 <_malloc_r+0x46a>
  4033a0:	e637      	b.n	403012 <_malloc_r+0xe6>
  4033a2:	468c      	mov	ip, r1
  4033a4:	e78c      	b.n	4032c0 <_malloc_r+0x394>
  4033a6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4033aa:	d815      	bhi.n	4033d8 <_malloc_r+0x4ac>
  4033ac:	0bf3      	lsrs	r3, r6, #15
  4033ae:	f103 0078 	add.w	r0, r3, #120	; 0x78
  4033b2:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4033b6:	00c3      	lsls	r3, r0, #3
  4033b8:	e5da      	b.n	402f70 <_malloc_r+0x44>
  4033ba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4033be:	e6ed      	b.n	40319c <_malloc_r+0x270>
  4033c0:	687b      	ldr	r3, [r7, #4]
  4033c2:	1092      	asrs	r2, r2, #2
  4033c4:	2101      	movs	r1, #1
  4033c6:	fa01 f202 	lsl.w	r2, r1, r2
  4033ca:	4313      	orrs	r3, r2
  4033cc:	607b      	str	r3, [r7, #4]
  4033ce:	4662      	mov	r2, ip
  4033d0:	e779      	b.n	4032c6 <_malloc_r+0x39a>
  4033d2:	2301      	movs	r3, #1
  4033d4:	6053      	str	r3, [r2, #4]
  4033d6:	e729      	b.n	40322c <_malloc_r+0x300>
  4033d8:	f240 5254 	movw	r2, #1364	; 0x554
  4033dc:	4293      	cmp	r3, r2
  4033de:	d822      	bhi.n	403426 <_malloc_r+0x4fa>
  4033e0:	0cb3      	lsrs	r3, r6, #18
  4033e2:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4033e6:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4033ea:	00c3      	lsls	r3, r0, #3
  4033ec:	e5c0      	b.n	402f70 <_malloc_r+0x44>
  4033ee:	f103 0b10 	add.w	fp, r3, #16
  4033f2:	e6ae      	b.n	403152 <_malloc_r+0x226>
  4033f4:	2a54      	cmp	r2, #84	; 0x54
  4033f6:	d829      	bhi.n	40344c <_malloc_r+0x520>
  4033f8:	0b1a      	lsrs	r2, r3, #12
  4033fa:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4033fe:	00c9      	lsls	r1, r1, #3
  403400:	326e      	adds	r2, #110	; 0x6e
  403402:	e74d      	b.n	4032a0 <_malloc_r+0x374>
  403404:	4b20      	ldr	r3, [pc, #128]	; (403488 <_malloc_r+0x55c>)
  403406:	6819      	ldr	r1, [r3, #0]
  403408:	4459      	add	r1, fp
  40340a:	6019      	str	r1, [r3, #0]
  40340c:	e6b2      	b.n	403174 <_malloc_r+0x248>
  40340e:	f3ca 000b 	ubfx	r0, sl, #0, #12
  403412:	2800      	cmp	r0, #0
  403414:	f47f aeae 	bne.w	403174 <_malloc_r+0x248>
  403418:	eb08 030b 	add.w	r3, r8, fp
  40341c:	68ba      	ldr	r2, [r7, #8]
  40341e:	f043 0301 	orr.w	r3, r3, #1
  403422:	6053      	str	r3, [r2, #4]
  403424:	e6ee      	b.n	403204 <_malloc_r+0x2d8>
  403426:	207f      	movs	r0, #127	; 0x7f
  403428:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  40342c:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  403430:	e59e      	b.n	402f70 <_malloc_r+0x44>
  403432:	f104 0108 	add.w	r1, r4, #8
  403436:	4628      	mov	r0, r5
  403438:	9300      	str	r3, [sp, #0]
  40343a:	f7ff fa63 	bl	402904 <_free_r>
  40343e:	9b00      	ldr	r3, [sp, #0]
  403440:	6819      	ldr	r1, [r3, #0]
  403442:	e6df      	b.n	403204 <_malloc_r+0x2d8>
  403444:	2001      	movs	r0, #1
  403446:	f04f 0900 	mov.w	r9, #0
  40344a:	e6bc      	b.n	4031c6 <_malloc_r+0x29a>
  40344c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403450:	d805      	bhi.n	40345e <_malloc_r+0x532>
  403452:	0bda      	lsrs	r2, r3, #15
  403454:	f102 0178 	add.w	r1, r2, #120	; 0x78
  403458:	00c9      	lsls	r1, r1, #3
  40345a:	3277      	adds	r2, #119	; 0x77
  40345c:	e720      	b.n	4032a0 <_malloc_r+0x374>
  40345e:	f240 5154 	movw	r1, #1364	; 0x554
  403462:	428a      	cmp	r2, r1
  403464:	d805      	bhi.n	403472 <_malloc_r+0x546>
  403466:	0c9a      	lsrs	r2, r3, #18
  403468:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  40346c:	00c9      	lsls	r1, r1, #3
  40346e:	327c      	adds	r2, #124	; 0x7c
  403470:	e716      	b.n	4032a0 <_malloc_r+0x374>
  403472:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  403476:	227e      	movs	r2, #126	; 0x7e
  403478:	e712      	b.n	4032a0 <_malloc_r+0x374>
  40347a:	687b      	ldr	r3, [r7, #4]
  40347c:	e780      	b.n	403380 <_malloc_r+0x454>
  40347e:	08f0      	lsrs	r0, r6, #3
  403480:	f106 0308 	add.w	r3, r6, #8
  403484:	e600      	b.n	403088 <_malloc_r+0x15c>
  403486:	bf00      	nop
  403488:	20000a88 	.word	0x20000a88

0040348c <__ascii_mbtowc>:
  40348c:	b082      	sub	sp, #8
  40348e:	b149      	cbz	r1, 4034a4 <__ascii_mbtowc+0x18>
  403490:	b15a      	cbz	r2, 4034aa <__ascii_mbtowc+0x1e>
  403492:	b16b      	cbz	r3, 4034b0 <__ascii_mbtowc+0x24>
  403494:	7813      	ldrb	r3, [r2, #0]
  403496:	600b      	str	r3, [r1, #0]
  403498:	7812      	ldrb	r2, [r2, #0]
  40349a:	1c10      	adds	r0, r2, #0
  40349c:	bf18      	it	ne
  40349e:	2001      	movne	r0, #1
  4034a0:	b002      	add	sp, #8
  4034a2:	4770      	bx	lr
  4034a4:	a901      	add	r1, sp, #4
  4034a6:	2a00      	cmp	r2, #0
  4034a8:	d1f3      	bne.n	403492 <__ascii_mbtowc+0x6>
  4034aa:	4610      	mov	r0, r2
  4034ac:	b002      	add	sp, #8
  4034ae:	4770      	bx	lr
  4034b0:	f06f 0001 	mvn.w	r0, #1
  4034b4:	e7f4      	b.n	4034a0 <__ascii_mbtowc+0x14>
  4034b6:	bf00      	nop
	...

004034c0 <memchr>:
  4034c0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4034c4:	2a10      	cmp	r2, #16
  4034c6:	db2b      	blt.n	403520 <memchr+0x60>
  4034c8:	f010 0f07 	tst.w	r0, #7
  4034cc:	d008      	beq.n	4034e0 <memchr+0x20>
  4034ce:	f810 3b01 	ldrb.w	r3, [r0], #1
  4034d2:	3a01      	subs	r2, #1
  4034d4:	428b      	cmp	r3, r1
  4034d6:	d02d      	beq.n	403534 <memchr+0x74>
  4034d8:	f010 0f07 	tst.w	r0, #7
  4034dc:	b342      	cbz	r2, 403530 <memchr+0x70>
  4034de:	d1f6      	bne.n	4034ce <memchr+0xe>
  4034e0:	b4f0      	push	{r4, r5, r6, r7}
  4034e2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4034e6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4034ea:	f022 0407 	bic.w	r4, r2, #7
  4034ee:	f07f 0700 	mvns.w	r7, #0
  4034f2:	2300      	movs	r3, #0
  4034f4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4034f8:	3c08      	subs	r4, #8
  4034fa:	ea85 0501 	eor.w	r5, r5, r1
  4034fe:	ea86 0601 	eor.w	r6, r6, r1
  403502:	fa85 f547 	uadd8	r5, r5, r7
  403506:	faa3 f587 	sel	r5, r3, r7
  40350a:	fa86 f647 	uadd8	r6, r6, r7
  40350e:	faa5 f687 	sel	r6, r5, r7
  403512:	b98e      	cbnz	r6, 403538 <memchr+0x78>
  403514:	d1ee      	bne.n	4034f4 <memchr+0x34>
  403516:	bcf0      	pop	{r4, r5, r6, r7}
  403518:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40351c:	f002 0207 	and.w	r2, r2, #7
  403520:	b132      	cbz	r2, 403530 <memchr+0x70>
  403522:	f810 3b01 	ldrb.w	r3, [r0], #1
  403526:	3a01      	subs	r2, #1
  403528:	ea83 0301 	eor.w	r3, r3, r1
  40352c:	b113      	cbz	r3, 403534 <memchr+0x74>
  40352e:	d1f8      	bne.n	403522 <memchr+0x62>
  403530:	2000      	movs	r0, #0
  403532:	4770      	bx	lr
  403534:	3801      	subs	r0, #1
  403536:	4770      	bx	lr
  403538:	2d00      	cmp	r5, #0
  40353a:	bf06      	itte	eq
  40353c:	4635      	moveq	r5, r6
  40353e:	3803      	subeq	r0, #3
  403540:	3807      	subne	r0, #7
  403542:	f015 0f01 	tst.w	r5, #1
  403546:	d107      	bne.n	403558 <memchr+0x98>
  403548:	3001      	adds	r0, #1
  40354a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40354e:	bf02      	ittt	eq
  403550:	3001      	addeq	r0, #1
  403552:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  403556:	3001      	addeq	r0, #1
  403558:	bcf0      	pop	{r4, r5, r6, r7}
  40355a:	3801      	subs	r0, #1
  40355c:	4770      	bx	lr
  40355e:	bf00      	nop

00403560 <memcpy>:
  403560:	4684      	mov	ip, r0
  403562:	ea41 0300 	orr.w	r3, r1, r0
  403566:	f013 0303 	ands.w	r3, r3, #3
  40356a:	d16d      	bne.n	403648 <memcpy+0xe8>
  40356c:	3a40      	subs	r2, #64	; 0x40
  40356e:	d341      	bcc.n	4035f4 <memcpy+0x94>
  403570:	f851 3b04 	ldr.w	r3, [r1], #4
  403574:	f840 3b04 	str.w	r3, [r0], #4
  403578:	f851 3b04 	ldr.w	r3, [r1], #4
  40357c:	f840 3b04 	str.w	r3, [r0], #4
  403580:	f851 3b04 	ldr.w	r3, [r1], #4
  403584:	f840 3b04 	str.w	r3, [r0], #4
  403588:	f851 3b04 	ldr.w	r3, [r1], #4
  40358c:	f840 3b04 	str.w	r3, [r0], #4
  403590:	f851 3b04 	ldr.w	r3, [r1], #4
  403594:	f840 3b04 	str.w	r3, [r0], #4
  403598:	f851 3b04 	ldr.w	r3, [r1], #4
  40359c:	f840 3b04 	str.w	r3, [r0], #4
  4035a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4035a4:	f840 3b04 	str.w	r3, [r0], #4
  4035a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4035ac:	f840 3b04 	str.w	r3, [r0], #4
  4035b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4035b4:	f840 3b04 	str.w	r3, [r0], #4
  4035b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4035bc:	f840 3b04 	str.w	r3, [r0], #4
  4035c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4035c4:	f840 3b04 	str.w	r3, [r0], #4
  4035c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4035cc:	f840 3b04 	str.w	r3, [r0], #4
  4035d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4035d4:	f840 3b04 	str.w	r3, [r0], #4
  4035d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4035dc:	f840 3b04 	str.w	r3, [r0], #4
  4035e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4035e4:	f840 3b04 	str.w	r3, [r0], #4
  4035e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4035ec:	f840 3b04 	str.w	r3, [r0], #4
  4035f0:	3a40      	subs	r2, #64	; 0x40
  4035f2:	d2bd      	bcs.n	403570 <memcpy+0x10>
  4035f4:	3230      	adds	r2, #48	; 0x30
  4035f6:	d311      	bcc.n	40361c <memcpy+0xbc>
  4035f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4035fc:	f840 3b04 	str.w	r3, [r0], #4
  403600:	f851 3b04 	ldr.w	r3, [r1], #4
  403604:	f840 3b04 	str.w	r3, [r0], #4
  403608:	f851 3b04 	ldr.w	r3, [r1], #4
  40360c:	f840 3b04 	str.w	r3, [r0], #4
  403610:	f851 3b04 	ldr.w	r3, [r1], #4
  403614:	f840 3b04 	str.w	r3, [r0], #4
  403618:	3a10      	subs	r2, #16
  40361a:	d2ed      	bcs.n	4035f8 <memcpy+0x98>
  40361c:	320c      	adds	r2, #12
  40361e:	d305      	bcc.n	40362c <memcpy+0xcc>
  403620:	f851 3b04 	ldr.w	r3, [r1], #4
  403624:	f840 3b04 	str.w	r3, [r0], #4
  403628:	3a04      	subs	r2, #4
  40362a:	d2f9      	bcs.n	403620 <memcpy+0xc0>
  40362c:	3204      	adds	r2, #4
  40362e:	d008      	beq.n	403642 <memcpy+0xe2>
  403630:	07d2      	lsls	r2, r2, #31
  403632:	bf1c      	itt	ne
  403634:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403638:	f800 3b01 	strbne.w	r3, [r0], #1
  40363c:	d301      	bcc.n	403642 <memcpy+0xe2>
  40363e:	880b      	ldrh	r3, [r1, #0]
  403640:	8003      	strh	r3, [r0, #0]
  403642:	4660      	mov	r0, ip
  403644:	4770      	bx	lr
  403646:	bf00      	nop
  403648:	2a08      	cmp	r2, #8
  40364a:	d313      	bcc.n	403674 <memcpy+0x114>
  40364c:	078b      	lsls	r3, r1, #30
  40364e:	d08d      	beq.n	40356c <memcpy+0xc>
  403650:	f010 0303 	ands.w	r3, r0, #3
  403654:	d08a      	beq.n	40356c <memcpy+0xc>
  403656:	f1c3 0304 	rsb	r3, r3, #4
  40365a:	1ad2      	subs	r2, r2, r3
  40365c:	07db      	lsls	r3, r3, #31
  40365e:	bf1c      	itt	ne
  403660:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403664:	f800 3b01 	strbne.w	r3, [r0], #1
  403668:	d380      	bcc.n	40356c <memcpy+0xc>
  40366a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40366e:	f820 3b02 	strh.w	r3, [r0], #2
  403672:	e77b      	b.n	40356c <memcpy+0xc>
  403674:	3a04      	subs	r2, #4
  403676:	d3d9      	bcc.n	40362c <memcpy+0xcc>
  403678:	3a01      	subs	r2, #1
  40367a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40367e:	f800 3b01 	strb.w	r3, [r0], #1
  403682:	d2f9      	bcs.n	403678 <memcpy+0x118>
  403684:	780b      	ldrb	r3, [r1, #0]
  403686:	7003      	strb	r3, [r0, #0]
  403688:	784b      	ldrb	r3, [r1, #1]
  40368a:	7043      	strb	r3, [r0, #1]
  40368c:	788b      	ldrb	r3, [r1, #2]
  40368e:	7083      	strb	r3, [r0, #2]
  403690:	4660      	mov	r0, ip
  403692:	4770      	bx	lr

00403694 <memmove>:
  403694:	4288      	cmp	r0, r1
  403696:	b5f0      	push	{r4, r5, r6, r7, lr}
  403698:	d90d      	bls.n	4036b6 <memmove+0x22>
  40369a:	188b      	adds	r3, r1, r2
  40369c:	4298      	cmp	r0, r3
  40369e:	d20a      	bcs.n	4036b6 <memmove+0x22>
  4036a0:	1884      	adds	r4, r0, r2
  4036a2:	2a00      	cmp	r2, #0
  4036a4:	d051      	beq.n	40374a <memmove+0xb6>
  4036a6:	4622      	mov	r2, r4
  4036a8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4036ac:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4036b0:	4299      	cmp	r1, r3
  4036b2:	d1f9      	bne.n	4036a8 <memmove+0x14>
  4036b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4036b6:	2a0f      	cmp	r2, #15
  4036b8:	d948      	bls.n	40374c <memmove+0xb8>
  4036ba:	ea41 0300 	orr.w	r3, r1, r0
  4036be:	079b      	lsls	r3, r3, #30
  4036c0:	d146      	bne.n	403750 <memmove+0xbc>
  4036c2:	f100 0410 	add.w	r4, r0, #16
  4036c6:	f101 0310 	add.w	r3, r1, #16
  4036ca:	4615      	mov	r5, r2
  4036cc:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4036d0:	f844 6c10 	str.w	r6, [r4, #-16]
  4036d4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4036d8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4036dc:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4036e0:	f844 6c08 	str.w	r6, [r4, #-8]
  4036e4:	3d10      	subs	r5, #16
  4036e6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4036ea:	f844 6c04 	str.w	r6, [r4, #-4]
  4036ee:	2d0f      	cmp	r5, #15
  4036f0:	f103 0310 	add.w	r3, r3, #16
  4036f4:	f104 0410 	add.w	r4, r4, #16
  4036f8:	d8e8      	bhi.n	4036cc <memmove+0x38>
  4036fa:	f1a2 0310 	sub.w	r3, r2, #16
  4036fe:	f023 030f 	bic.w	r3, r3, #15
  403702:	f002 0e0f 	and.w	lr, r2, #15
  403706:	3310      	adds	r3, #16
  403708:	f1be 0f03 	cmp.w	lr, #3
  40370c:	4419      	add	r1, r3
  40370e:	4403      	add	r3, r0
  403710:	d921      	bls.n	403756 <memmove+0xc2>
  403712:	1f1e      	subs	r6, r3, #4
  403714:	460d      	mov	r5, r1
  403716:	4674      	mov	r4, lr
  403718:	3c04      	subs	r4, #4
  40371a:	f855 7b04 	ldr.w	r7, [r5], #4
  40371e:	f846 7f04 	str.w	r7, [r6, #4]!
  403722:	2c03      	cmp	r4, #3
  403724:	d8f8      	bhi.n	403718 <memmove+0x84>
  403726:	f1ae 0404 	sub.w	r4, lr, #4
  40372a:	f024 0403 	bic.w	r4, r4, #3
  40372e:	3404      	adds	r4, #4
  403730:	4421      	add	r1, r4
  403732:	4423      	add	r3, r4
  403734:	f002 0203 	and.w	r2, r2, #3
  403738:	b162      	cbz	r2, 403754 <memmove+0xc0>
  40373a:	3b01      	subs	r3, #1
  40373c:	440a      	add	r2, r1
  40373e:	f811 4b01 	ldrb.w	r4, [r1], #1
  403742:	f803 4f01 	strb.w	r4, [r3, #1]!
  403746:	428a      	cmp	r2, r1
  403748:	d1f9      	bne.n	40373e <memmove+0xaa>
  40374a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40374c:	4603      	mov	r3, r0
  40374e:	e7f3      	b.n	403738 <memmove+0xa4>
  403750:	4603      	mov	r3, r0
  403752:	e7f2      	b.n	40373a <memmove+0xa6>
  403754:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403756:	4672      	mov	r2, lr
  403758:	e7ee      	b.n	403738 <memmove+0xa4>
  40375a:	bf00      	nop

0040375c <__malloc_lock>:
  40375c:	4801      	ldr	r0, [pc, #4]	; (403764 <__malloc_lock+0x8>)
  40375e:	f7ff bb61 	b.w	402e24 <__retarget_lock_acquire_recursive>
  403762:	bf00      	nop
  403764:	20002ae4 	.word	0x20002ae4

00403768 <__malloc_unlock>:
  403768:	4801      	ldr	r0, [pc, #4]	; (403770 <__malloc_unlock+0x8>)
  40376a:	f7ff bb5d 	b.w	402e28 <__retarget_lock_release_recursive>
  40376e:	bf00      	nop
  403770:	20002ae4 	.word	0x20002ae4

00403774 <_realloc_r>:
  403774:	2900      	cmp	r1, #0
  403776:	f000 8095 	beq.w	4038a4 <_realloc_r+0x130>
  40377a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40377e:	460d      	mov	r5, r1
  403780:	4616      	mov	r6, r2
  403782:	b083      	sub	sp, #12
  403784:	4680      	mov	r8, r0
  403786:	f106 070b 	add.w	r7, r6, #11
  40378a:	f7ff ffe7 	bl	40375c <__malloc_lock>
  40378e:	f855 ec04 	ldr.w	lr, [r5, #-4]
  403792:	2f16      	cmp	r7, #22
  403794:	f02e 0403 	bic.w	r4, lr, #3
  403798:	f1a5 0908 	sub.w	r9, r5, #8
  40379c:	d83c      	bhi.n	403818 <_realloc_r+0xa4>
  40379e:	2210      	movs	r2, #16
  4037a0:	4617      	mov	r7, r2
  4037a2:	42be      	cmp	r6, r7
  4037a4:	d83d      	bhi.n	403822 <_realloc_r+0xae>
  4037a6:	4294      	cmp	r4, r2
  4037a8:	da43      	bge.n	403832 <_realloc_r+0xbe>
  4037aa:	4bc4      	ldr	r3, [pc, #784]	; (403abc <_realloc_r+0x348>)
  4037ac:	6899      	ldr	r1, [r3, #8]
  4037ae:	eb09 0004 	add.w	r0, r9, r4
  4037b2:	4288      	cmp	r0, r1
  4037b4:	f000 80b4 	beq.w	403920 <_realloc_r+0x1ac>
  4037b8:	6843      	ldr	r3, [r0, #4]
  4037ba:	f023 0101 	bic.w	r1, r3, #1
  4037be:	4401      	add	r1, r0
  4037c0:	6849      	ldr	r1, [r1, #4]
  4037c2:	07c9      	lsls	r1, r1, #31
  4037c4:	d54c      	bpl.n	403860 <_realloc_r+0xec>
  4037c6:	f01e 0f01 	tst.w	lr, #1
  4037ca:	f000 809b 	beq.w	403904 <_realloc_r+0x190>
  4037ce:	4631      	mov	r1, r6
  4037d0:	4640      	mov	r0, r8
  4037d2:	f7ff fbab 	bl	402f2c <_malloc_r>
  4037d6:	4606      	mov	r6, r0
  4037d8:	2800      	cmp	r0, #0
  4037da:	d03a      	beq.n	403852 <_realloc_r+0xde>
  4037dc:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4037e0:	f023 0301 	bic.w	r3, r3, #1
  4037e4:	444b      	add	r3, r9
  4037e6:	f1a0 0208 	sub.w	r2, r0, #8
  4037ea:	429a      	cmp	r2, r3
  4037ec:	f000 8121 	beq.w	403a32 <_realloc_r+0x2be>
  4037f0:	1f22      	subs	r2, r4, #4
  4037f2:	2a24      	cmp	r2, #36	; 0x24
  4037f4:	f200 8107 	bhi.w	403a06 <_realloc_r+0x292>
  4037f8:	2a13      	cmp	r2, #19
  4037fa:	f200 80db 	bhi.w	4039b4 <_realloc_r+0x240>
  4037fe:	4603      	mov	r3, r0
  403800:	462a      	mov	r2, r5
  403802:	6811      	ldr	r1, [r2, #0]
  403804:	6019      	str	r1, [r3, #0]
  403806:	6851      	ldr	r1, [r2, #4]
  403808:	6059      	str	r1, [r3, #4]
  40380a:	6892      	ldr	r2, [r2, #8]
  40380c:	609a      	str	r2, [r3, #8]
  40380e:	4629      	mov	r1, r5
  403810:	4640      	mov	r0, r8
  403812:	f7ff f877 	bl	402904 <_free_r>
  403816:	e01c      	b.n	403852 <_realloc_r+0xde>
  403818:	f027 0707 	bic.w	r7, r7, #7
  40381c:	2f00      	cmp	r7, #0
  40381e:	463a      	mov	r2, r7
  403820:	dabf      	bge.n	4037a2 <_realloc_r+0x2e>
  403822:	2600      	movs	r6, #0
  403824:	230c      	movs	r3, #12
  403826:	4630      	mov	r0, r6
  403828:	f8c8 3000 	str.w	r3, [r8]
  40382c:	b003      	add	sp, #12
  40382e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403832:	462e      	mov	r6, r5
  403834:	1be3      	subs	r3, r4, r7
  403836:	2b0f      	cmp	r3, #15
  403838:	d81e      	bhi.n	403878 <_realloc_r+0x104>
  40383a:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40383e:	f003 0301 	and.w	r3, r3, #1
  403842:	4323      	orrs	r3, r4
  403844:	444c      	add	r4, r9
  403846:	f8c9 3004 	str.w	r3, [r9, #4]
  40384a:	6863      	ldr	r3, [r4, #4]
  40384c:	f043 0301 	orr.w	r3, r3, #1
  403850:	6063      	str	r3, [r4, #4]
  403852:	4640      	mov	r0, r8
  403854:	f7ff ff88 	bl	403768 <__malloc_unlock>
  403858:	4630      	mov	r0, r6
  40385a:	b003      	add	sp, #12
  40385c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403860:	f023 0303 	bic.w	r3, r3, #3
  403864:	18e1      	adds	r1, r4, r3
  403866:	4291      	cmp	r1, r2
  403868:	db1f      	blt.n	4038aa <_realloc_r+0x136>
  40386a:	68c3      	ldr	r3, [r0, #12]
  40386c:	6882      	ldr	r2, [r0, #8]
  40386e:	462e      	mov	r6, r5
  403870:	60d3      	str	r3, [r2, #12]
  403872:	460c      	mov	r4, r1
  403874:	609a      	str	r2, [r3, #8]
  403876:	e7dd      	b.n	403834 <_realloc_r+0xc0>
  403878:	f8d9 2004 	ldr.w	r2, [r9, #4]
  40387c:	eb09 0107 	add.w	r1, r9, r7
  403880:	f002 0201 	and.w	r2, r2, #1
  403884:	444c      	add	r4, r9
  403886:	f043 0301 	orr.w	r3, r3, #1
  40388a:	4317      	orrs	r7, r2
  40388c:	f8c9 7004 	str.w	r7, [r9, #4]
  403890:	604b      	str	r3, [r1, #4]
  403892:	6863      	ldr	r3, [r4, #4]
  403894:	f043 0301 	orr.w	r3, r3, #1
  403898:	3108      	adds	r1, #8
  40389a:	6063      	str	r3, [r4, #4]
  40389c:	4640      	mov	r0, r8
  40389e:	f7ff f831 	bl	402904 <_free_r>
  4038a2:	e7d6      	b.n	403852 <_realloc_r+0xde>
  4038a4:	4611      	mov	r1, r2
  4038a6:	f7ff bb41 	b.w	402f2c <_malloc_r>
  4038aa:	f01e 0f01 	tst.w	lr, #1
  4038ae:	d18e      	bne.n	4037ce <_realloc_r+0x5a>
  4038b0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4038b4:	eba9 0a01 	sub.w	sl, r9, r1
  4038b8:	f8da 1004 	ldr.w	r1, [sl, #4]
  4038bc:	f021 0103 	bic.w	r1, r1, #3
  4038c0:	440b      	add	r3, r1
  4038c2:	4423      	add	r3, r4
  4038c4:	4293      	cmp	r3, r2
  4038c6:	db25      	blt.n	403914 <_realloc_r+0x1a0>
  4038c8:	68c2      	ldr	r2, [r0, #12]
  4038ca:	6881      	ldr	r1, [r0, #8]
  4038cc:	4656      	mov	r6, sl
  4038ce:	60ca      	str	r2, [r1, #12]
  4038d0:	6091      	str	r1, [r2, #8]
  4038d2:	f8da 100c 	ldr.w	r1, [sl, #12]
  4038d6:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4038da:	1f22      	subs	r2, r4, #4
  4038dc:	2a24      	cmp	r2, #36	; 0x24
  4038de:	60c1      	str	r1, [r0, #12]
  4038e0:	6088      	str	r0, [r1, #8]
  4038e2:	f200 8094 	bhi.w	403a0e <_realloc_r+0x29a>
  4038e6:	2a13      	cmp	r2, #19
  4038e8:	d96f      	bls.n	4039ca <_realloc_r+0x256>
  4038ea:	6829      	ldr	r1, [r5, #0]
  4038ec:	f8ca 1008 	str.w	r1, [sl, #8]
  4038f0:	6869      	ldr	r1, [r5, #4]
  4038f2:	f8ca 100c 	str.w	r1, [sl, #12]
  4038f6:	2a1b      	cmp	r2, #27
  4038f8:	f200 80a2 	bhi.w	403a40 <_realloc_r+0x2cc>
  4038fc:	3508      	adds	r5, #8
  4038fe:	f10a 0210 	add.w	r2, sl, #16
  403902:	e063      	b.n	4039cc <_realloc_r+0x258>
  403904:	f855 3c08 	ldr.w	r3, [r5, #-8]
  403908:	eba9 0a03 	sub.w	sl, r9, r3
  40390c:	f8da 1004 	ldr.w	r1, [sl, #4]
  403910:	f021 0103 	bic.w	r1, r1, #3
  403914:	1863      	adds	r3, r4, r1
  403916:	4293      	cmp	r3, r2
  403918:	f6ff af59 	blt.w	4037ce <_realloc_r+0x5a>
  40391c:	4656      	mov	r6, sl
  40391e:	e7d8      	b.n	4038d2 <_realloc_r+0x15e>
  403920:	6841      	ldr	r1, [r0, #4]
  403922:	f021 0b03 	bic.w	fp, r1, #3
  403926:	44a3      	add	fp, r4
  403928:	f107 0010 	add.w	r0, r7, #16
  40392c:	4583      	cmp	fp, r0
  40392e:	da56      	bge.n	4039de <_realloc_r+0x26a>
  403930:	f01e 0f01 	tst.w	lr, #1
  403934:	f47f af4b 	bne.w	4037ce <_realloc_r+0x5a>
  403938:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40393c:	eba9 0a01 	sub.w	sl, r9, r1
  403940:	f8da 1004 	ldr.w	r1, [sl, #4]
  403944:	f021 0103 	bic.w	r1, r1, #3
  403948:	448b      	add	fp, r1
  40394a:	4558      	cmp	r0, fp
  40394c:	dce2      	bgt.n	403914 <_realloc_r+0x1a0>
  40394e:	4656      	mov	r6, sl
  403950:	f8da 100c 	ldr.w	r1, [sl, #12]
  403954:	f856 0f08 	ldr.w	r0, [r6, #8]!
  403958:	1f22      	subs	r2, r4, #4
  40395a:	2a24      	cmp	r2, #36	; 0x24
  40395c:	60c1      	str	r1, [r0, #12]
  40395e:	6088      	str	r0, [r1, #8]
  403960:	f200 808f 	bhi.w	403a82 <_realloc_r+0x30e>
  403964:	2a13      	cmp	r2, #19
  403966:	f240 808a 	bls.w	403a7e <_realloc_r+0x30a>
  40396a:	6829      	ldr	r1, [r5, #0]
  40396c:	f8ca 1008 	str.w	r1, [sl, #8]
  403970:	6869      	ldr	r1, [r5, #4]
  403972:	f8ca 100c 	str.w	r1, [sl, #12]
  403976:	2a1b      	cmp	r2, #27
  403978:	f200 808a 	bhi.w	403a90 <_realloc_r+0x31c>
  40397c:	3508      	adds	r5, #8
  40397e:	f10a 0210 	add.w	r2, sl, #16
  403982:	6829      	ldr	r1, [r5, #0]
  403984:	6011      	str	r1, [r2, #0]
  403986:	6869      	ldr	r1, [r5, #4]
  403988:	6051      	str	r1, [r2, #4]
  40398a:	68a9      	ldr	r1, [r5, #8]
  40398c:	6091      	str	r1, [r2, #8]
  40398e:	eb0a 0107 	add.w	r1, sl, r7
  403992:	ebab 0207 	sub.w	r2, fp, r7
  403996:	f042 0201 	orr.w	r2, r2, #1
  40399a:	6099      	str	r1, [r3, #8]
  40399c:	604a      	str	r2, [r1, #4]
  40399e:	f8da 3004 	ldr.w	r3, [sl, #4]
  4039a2:	f003 0301 	and.w	r3, r3, #1
  4039a6:	431f      	orrs	r7, r3
  4039a8:	4640      	mov	r0, r8
  4039aa:	f8ca 7004 	str.w	r7, [sl, #4]
  4039ae:	f7ff fedb 	bl	403768 <__malloc_unlock>
  4039b2:	e751      	b.n	403858 <_realloc_r+0xe4>
  4039b4:	682b      	ldr	r3, [r5, #0]
  4039b6:	6003      	str	r3, [r0, #0]
  4039b8:	686b      	ldr	r3, [r5, #4]
  4039ba:	6043      	str	r3, [r0, #4]
  4039bc:	2a1b      	cmp	r2, #27
  4039be:	d82d      	bhi.n	403a1c <_realloc_r+0x2a8>
  4039c0:	f100 0308 	add.w	r3, r0, #8
  4039c4:	f105 0208 	add.w	r2, r5, #8
  4039c8:	e71b      	b.n	403802 <_realloc_r+0x8e>
  4039ca:	4632      	mov	r2, r6
  4039cc:	6829      	ldr	r1, [r5, #0]
  4039ce:	6011      	str	r1, [r2, #0]
  4039d0:	6869      	ldr	r1, [r5, #4]
  4039d2:	6051      	str	r1, [r2, #4]
  4039d4:	68a9      	ldr	r1, [r5, #8]
  4039d6:	6091      	str	r1, [r2, #8]
  4039d8:	461c      	mov	r4, r3
  4039da:	46d1      	mov	r9, sl
  4039dc:	e72a      	b.n	403834 <_realloc_r+0xc0>
  4039de:	eb09 0107 	add.w	r1, r9, r7
  4039e2:	ebab 0b07 	sub.w	fp, fp, r7
  4039e6:	f04b 0201 	orr.w	r2, fp, #1
  4039ea:	6099      	str	r1, [r3, #8]
  4039ec:	604a      	str	r2, [r1, #4]
  4039ee:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4039f2:	f003 0301 	and.w	r3, r3, #1
  4039f6:	431f      	orrs	r7, r3
  4039f8:	4640      	mov	r0, r8
  4039fa:	f845 7c04 	str.w	r7, [r5, #-4]
  4039fe:	f7ff feb3 	bl	403768 <__malloc_unlock>
  403a02:	462e      	mov	r6, r5
  403a04:	e728      	b.n	403858 <_realloc_r+0xe4>
  403a06:	4629      	mov	r1, r5
  403a08:	f7ff fe44 	bl	403694 <memmove>
  403a0c:	e6ff      	b.n	40380e <_realloc_r+0x9a>
  403a0e:	4629      	mov	r1, r5
  403a10:	4630      	mov	r0, r6
  403a12:	461c      	mov	r4, r3
  403a14:	46d1      	mov	r9, sl
  403a16:	f7ff fe3d 	bl	403694 <memmove>
  403a1a:	e70b      	b.n	403834 <_realloc_r+0xc0>
  403a1c:	68ab      	ldr	r3, [r5, #8]
  403a1e:	6083      	str	r3, [r0, #8]
  403a20:	68eb      	ldr	r3, [r5, #12]
  403a22:	60c3      	str	r3, [r0, #12]
  403a24:	2a24      	cmp	r2, #36	; 0x24
  403a26:	d017      	beq.n	403a58 <_realloc_r+0x2e4>
  403a28:	f100 0310 	add.w	r3, r0, #16
  403a2c:	f105 0210 	add.w	r2, r5, #16
  403a30:	e6e7      	b.n	403802 <_realloc_r+0x8e>
  403a32:	f850 3c04 	ldr.w	r3, [r0, #-4]
  403a36:	f023 0303 	bic.w	r3, r3, #3
  403a3a:	441c      	add	r4, r3
  403a3c:	462e      	mov	r6, r5
  403a3e:	e6f9      	b.n	403834 <_realloc_r+0xc0>
  403a40:	68a9      	ldr	r1, [r5, #8]
  403a42:	f8ca 1010 	str.w	r1, [sl, #16]
  403a46:	68e9      	ldr	r1, [r5, #12]
  403a48:	f8ca 1014 	str.w	r1, [sl, #20]
  403a4c:	2a24      	cmp	r2, #36	; 0x24
  403a4e:	d00c      	beq.n	403a6a <_realloc_r+0x2f6>
  403a50:	3510      	adds	r5, #16
  403a52:	f10a 0218 	add.w	r2, sl, #24
  403a56:	e7b9      	b.n	4039cc <_realloc_r+0x258>
  403a58:	692b      	ldr	r3, [r5, #16]
  403a5a:	6103      	str	r3, [r0, #16]
  403a5c:	696b      	ldr	r3, [r5, #20]
  403a5e:	6143      	str	r3, [r0, #20]
  403a60:	f105 0218 	add.w	r2, r5, #24
  403a64:	f100 0318 	add.w	r3, r0, #24
  403a68:	e6cb      	b.n	403802 <_realloc_r+0x8e>
  403a6a:	692a      	ldr	r2, [r5, #16]
  403a6c:	f8ca 2018 	str.w	r2, [sl, #24]
  403a70:	696a      	ldr	r2, [r5, #20]
  403a72:	f8ca 201c 	str.w	r2, [sl, #28]
  403a76:	3518      	adds	r5, #24
  403a78:	f10a 0220 	add.w	r2, sl, #32
  403a7c:	e7a6      	b.n	4039cc <_realloc_r+0x258>
  403a7e:	4632      	mov	r2, r6
  403a80:	e77f      	b.n	403982 <_realloc_r+0x20e>
  403a82:	4629      	mov	r1, r5
  403a84:	4630      	mov	r0, r6
  403a86:	9301      	str	r3, [sp, #4]
  403a88:	f7ff fe04 	bl	403694 <memmove>
  403a8c:	9b01      	ldr	r3, [sp, #4]
  403a8e:	e77e      	b.n	40398e <_realloc_r+0x21a>
  403a90:	68a9      	ldr	r1, [r5, #8]
  403a92:	f8ca 1010 	str.w	r1, [sl, #16]
  403a96:	68e9      	ldr	r1, [r5, #12]
  403a98:	f8ca 1014 	str.w	r1, [sl, #20]
  403a9c:	2a24      	cmp	r2, #36	; 0x24
  403a9e:	d003      	beq.n	403aa8 <_realloc_r+0x334>
  403aa0:	3510      	adds	r5, #16
  403aa2:	f10a 0218 	add.w	r2, sl, #24
  403aa6:	e76c      	b.n	403982 <_realloc_r+0x20e>
  403aa8:	692a      	ldr	r2, [r5, #16]
  403aaa:	f8ca 2018 	str.w	r2, [sl, #24]
  403aae:	696a      	ldr	r2, [r5, #20]
  403ab0:	f8ca 201c 	str.w	r2, [sl, #28]
  403ab4:	3518      	adds	r5, #24
  403ab6:	f10a 0220 	add.w	r2, sl, #32
  403aba:	e762      	b.n	403982 <_realloc_r+0x20e>
  403abc:	200005d8 	.word	0x200005d8

00403ac0 <_sbrk_r>:
  403ac0:	b538      	push	{r3, r4, r5, lr}
  403ac2:	4c07      	ldr	r4, [pc, #28]	; (403ae0 <_sbrk_r+0x20>)
  403ac4:	2300      	movs	r3, #0
  403ac6:	4605      	mov	r5, r0
  403ac8:	4608      	mov	r0, r1
  403aca:	6023      	str	r3, [r4, #0]
  403acc:	f7fc ffba 	bl	400a44 <_sbrk>
  403ad0:	1c43      	adds	r3, r0, #1
  403ad2:	d000      	beq.n	403ad6 <_sbrk_r+0x16>
  403ad4:	bd38      	pop	{r3, r4, r5, pc}
  403ad6:	6823      	ldr	r3, [r4, #0]
  403ad8:	2b00      	cmp	r3, #0
  403ada:	d0fb      	beq.n	403ad4 <_sbrk_r+0x14>
  403adc:	602b      	str	r3, [r5, #0]
  403ade:	bd38      	pop	{r3, r4, r5, pc}
  403ae0:	20002af8 	.word	0x20002af8

00403ae4 <__sread>:
  403ae4:	b510      	push	{r4, lr}
  403ae6:	460c      	mov	r4, r1
  403ae8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403aec:	f000 f9d8 	bl	403ea0 <_read_r>
  403af0:	2800      	cmp	r0, #0
  403af2:	db03      	blt.n	403afc <__sread+0x18>
  403af4:	6d23      	ldr	r3, [r4, #80]	; 0x50
  403af6:	4403      	add	r3, r0
  403af8:	6523      	str	r3, [r4, #80]	; 0x50
  403afa:	bd10      	pop	{r4, pc}
  403afc:	89a3      	ldrh	r3, [r4, #12]
  403afe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  403b02:	81a3      	strh	r3, [r4, #12]
  403b04:	bd10      	pop	{r4, pc}
  403b06:	bf00      	nop

00403b08 <__swrite>:
  403b08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403b0c:	4616      	mov	r6, r2
  403b0e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  403b12:	461f      	mov	r7, r3
  403b14:	05d3      	lsls	r3, r2, #23
  403b16:	460c      	mov	r4, r1
  403b18:	4605      	mov	r5, r0
  403b1a:	d507      	bpl.n	403b2c <__swrite+0x24>
  403b1c:	2200      	movs	r2, #0
  403b1e:	2302      	movs	r3, #2
  403b20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403b24:	f000 f9a6 	bl	403e74 <_lseek_r>
  403b28:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403b2c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403b30:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  403b34:	81a2      	strh	r2, [r4, #12]
  403b36:	463b      	mov	r3, r7
  403b38:	4632      	mov	r2, r6
  403b3a:	4628      	mov	r0, r5
  403b3c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403b40:	f000 b822 	b.w	403b88 <_write_r>

00403b44 <__sseek>:
  403b44:	b510      	push	{r4, lr}
  403b46:	460c      	mov	r4, r1
  403b48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403b4c:	f000 f992 	bl	403e74 <_lseek_r>
  403b50:	89a3      	ldrh	r3, [r4, #12]
  403b52:	1c42      	adds	r2, r0, #1
  403b54:	bf0e      	itee	eq
  403b56:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  403b5a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  403b5e:	6520      	strne	r0, [r4, #80]	; 0x50
  403b60:	81a3      	strh	r3, [r4, #12]
  403b62:	bd10      	pop	{r4, pc}

00403b64 <__sclose>:
  403b64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403b68:	f000 b8ea 	b.w	403d40 <_close_r>

00403b6c <__ascii_wctomb>:
  403b6c:	b121      	cbz	r1, 403b78 <__ascii_wctomb+0xc>
  403b6e:	2aff      	cmp	r2, #255	; 0xff
  403b70:	d804      	bhi.n	403b7c <__ascii_wctomb+0x10>
  403b72:	700a      	strb	r2, [r1, #0]
  403b74:	2001      	movs	r0, #1
  403b76:	4770      	bx	lr
  403b78:	4608      	mov	r0, r1
  403b7a:	4770      	bx	lr
  403b7c:	238a      	movs	r3, #138	; 0x8a
  403b7e:	6003      	str	r3, [r0, #0]
  403b80:	f04f 30ff 	mov.w	r0, #4294967295
  403b84:	4770      	bx	lr
  403b86:	bf00      	nop

00403b88 <_write_r>:
  403b88:	b570      	push	{r4, r5, r6, lr}
  403b8a:	460d      	mov	r5, r1
  403b8c:	4c08      	ldr	r4, [pc, #32]	; (403bb0 <_write_r+0x28>)
  403b8e:	4611      	mov	r1, r2
  403b90:	4606      	mov	r6, r0
  403b92:	461a      	mov	r2, r3
  403b94:	4628      	mov	r0, r5
  403b96:	2300      	movs	r3, #0
  403b98:	6023      	str	r3, [r4, #0]
  403b9a:	f7fc ff7b 	bl	400a94 <_write>
  403b9e:	1c43      	adds	r3, r0, #1
  403ba0:	d000      	beq.n	403ba4 <_write_r+0x1c>
  403ba2:	bd70      	pop	{r4, r5, r6, pc}
  403ba4:	6823      	ldr	r3, [r4, #0]
  403ba6:	2b00      	cmp	r3, #0
  403ba8:	d0fb      	beq.n	403ba2 <_write_r+0x1a>
  403baa:	6033      	str	r3, [r6, #0]
  403bac:	bd70      	pop	{r4, r5, r6, pc}
  403bae:	bf00      	nop
  403bb0:	20002af8 	.word	0x20002af8

00403bb4 <__swsetup_r>:
  403bb4:	b538      	push	{r3, r4, r5, lr}
  403bb6:	4b30      	ldr	r3, [pc, #192]	; (403c78 <__swsetup_r+0xc4>)
  403bb8:	681b      	ldr	r3, [r3, #0]
  403bba:	4605      	mov	r5, r0
  403bbc:	460c      	mov	r4, r1
  403bbe:	b113      	cbz	r3, 403bc6 <__swsetup_r+0x12>
  403bc0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  403bc2:	2a00      	cmp	r2, #0
  403bc4:	d038      	beq.n	403c38 <__swsetup_r+0x84>
  403bc6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403bca:	b293      	uxth	r3, r2
  403bcc:	0718      	lsls	r0, r3, #28
  403bce:	d50c      	bpl.n	403bea <__swsetup_r+0x36>
  403bd0:	6920      	ldr	r0, [r4, #16]
  403bd2:	b1a8      	cbz	r0, 403c00 <__swsetup_r+0x4c>
  403bd4:	f013 0201 	ands.w	r2, r3, #1
  403bd8:	d01e      	beq.n	403c18 <__swsetup_r+0x64>
  403bda:	6963      	ldr	r3, [r4, #20]
  403bdc:	2200      	movs	r2, #0
  403bde:	425b      	negs	r3, r3
  403be0:	61a3      	str	r3, [r4, #24]
  403be2:	60a2      	str	r2, [r4, #8]
  403be4:	b1f0      	cbz	r0, 403c24 <__swsetup_r+0x70>
  403be6:	2000      	movs	r0, #0
  403be8:	bd38      	pop	{r3, r4, r5, pc}
  403bea:	06d9      	lsls	r1, r3, #27
  403bec:	d53c      	bpl.n	403c68 <__swsetup_r+0xb4>
  403bee:	0758      	lsls	r0, r3, #29
  403bf0:	d426      	bmi.n	403c40 <__swsetup_r+0x8c>
  403bf2:	6920      	ldr	r0, [r4, #16]
  403bf4:	f042 0308 	orr.w	r3, r2, #8
  403bf8:	81a3      	strh	r3, [r4, #12]
  403bfa:	b29b      	uxth	r3, r3
  403bfc:	2800      	cmp	r0, #0
  403bfe:	d1e9      	bne.n	403bd4 <__swsetup_r+0x20>
  403c00:	f403 7220 	and.w	r2, r3, #640	; 0x280
  403c04:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  403c08:	d0e4      	beq.n	403bd4 <__swsetup_r+0x20>
  403c0a:	4628      	mov	r0, r5
  403c0c:	4621      	mov	r1, r4
  403c0e:	f7ff f93b 	bl	402e88 <__smakebuf_r>
  403c12:	89a3      	ldrh	r3, [r4, #12]
  403c14:	6920      	ldr	r0, [r4, #16]
  403c16:	e7dd      	b.n	403bd4 <__swsetup_r+0x20>
  403c18:	0799      	lsls	r1, r3, #30
  403c1a:	bf58      	it	pl
  403c1c:	6962      	ldrpl	r2, [r4, #20]
  403c1e:	60a2      	str	r2, [r4, #8]
  403c20:	2800      	cmp	r0, #0
  403c22:	d1e0      	bne.n	403be6 <__swsetup_r+0x32>
  403c24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403c28:	061a      	lsls	r2, r3, #24
  403c2a:	d5dd      	bpl.n	403be8 <__swsetup_r+0x34>
  403c2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403c30:	81a3      	strh	r3, [r4, #12]
  403c32:	f04f 30ff 	mov.w	r0, #4294967295
  403c36:	bd38      	pop	{r3, r4, r5, pc}
  403c38:	4618      	mov	r0, r3
  403c3a:	f7fe fdc1 	bl	4027c0 <__sinit>
  403c3e:	e7c2      	b.n	403bc6 <__swsetup_r+0x12>
  403c40:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403c42:	b151      	cbz	r1, 403c5a <__swsetup_r+0xa6>
  403c44:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403c48:	4299      	cmp	r1, r3
  403c4a:	d004      	beq.n	403c56 <__swsetup_r+0xa2>
  403c4c:	4628      	mov	r0, r5
  403c4e:	f7fe fe59 	bl	402904 <_free_r>
  403c52:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403c56:	2300      	movs	r3, #0
  403c58:	6323      	str	r3, [r4, #48]	; 0x30
  403c5a:	2300      	movs	r3, #0
  403c5c:	6920      	ldr	r0, [r4, #16]
  403c5e:	6063      	str	r3, [r4, #4]
  403c60:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  403c64:	6020      	str	r0, [r4, #0]
  403c66:	e7c5      	b.n	403bf4 <__swsetup_r+0x40>
  403c68:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  403c6c:	2309      	movs	r3, #9
  403c6e:	602b      	str	r3, [r5, #0]
  403c70:	f04f 30ff 	mov.w	r0, #4294967295
  403c74:	81a2      	strh	r2, [r4, #12]
  403c76:	bd38      	pop	{r3, r4, r5, pc}
  403c78:	20000038 	.word	0x20000038

00403c7c <__register_exitproc>:
  403c7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403c80:	4d2c      	ldr	r5, [pc, #176]	; (403d34 <__register_exitproc+0xb8>)
  403c82:	4606      	mov	r6, r0
  403c84:	6828      	ldr	r0, [r5, #0]
  403c86:	4698      	mov	r8, r3
  403c88:	460f      	mov	r7, r1
  403c8a:	4691      	mov	r9, r2
  403c8c:	f7ff f8ca 	bl	402e24 <__retarget_lock_acquire_recursive>
  403c90:	4b29      	ldr	r3, [pc, #164]	; (403d38 <__register_exitproc+0xbc>)
  403c92:	681c      	ldr	r4, [r3, #0]
  403c94:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  403c98:	2b00      	cmp	r3, #0
  403c9a:	d03e      	beq.n	403d1a <__register_exitproc+0x9e>
  403c9c:	685a      	ldr	r2, [r3, #4]
  403c9e:	2a1f      	cmp	r2, #31
  403ca0:	dc1c      	bgt.n	403cdc <__register_exitproc+0x60>
  403ca2:	f102 0e01 	add.w	lr, r2, #1
  403ca6:	b176      	cbz	r6, 403cc6 <__register_exitproc+0x4a>
  403ca8:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  403cac:	2401      	movs	r4, #1
  403cae:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  403cb2:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  403cb6:	4094      	lsls	r4, r2
  403cb8:	4320      	orrs	r0, r4
  403cba:	2e02      	cmp	r6, #2
  403cbc:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  403cc0:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  403cc4:	d023      	beq.n	403d0e <__register_exitproc+0x92>
  403cc6:	3202      	adds	r2, #2
  403cc8:	f8c3 e004 	str.w	lr, [r3, #4]
  403ccc:	6828      	ldr	r0, [r5, #0]
  403cce:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  403cd2:	f7ff f8a9 	bl	402e28 <__retarget_lock_release_recursive>
  403cd6:	2000      	movs	r0, #0
  403cd8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403cdc:	4b17      	ldr	r3, [pc, #92]	; (403d3c <__register_exitproc+0xc0>)
  403cde:	b30b      	cbz	r3, 403d24 <__register_exitproc+0xa8>
  403ce0:	f44f 70c8 	mov.w	r0, #400	; 0x190
  403ce4:	f7ff f91a 	bl	402f1c <malloc>
  403ce8:	4603      	mov	r3, r0
  403cea:	b1d8      	cbz	r0, 403d24 <__register_exitproc+0xa8>
  403cec:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  403cf0:	6002      	str	r2, [r0, #0]
  403cf2:	2100      	movs	r1, #0
  403cf4:	6041      	str	r1, [r0, #4]
  403cf6:	460a      	mov	r2, r1
  403cf8:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  403cfc:	f04f 0e01 	mov.w	lr, #1
  403d00:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  403d04:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  403d08:	2e00      	cmp	r6, #0
  403d0a:	d0dc      	beq.n	403cc6 <__register_exitproc+0x4a>
  403d0c:	e7cc      	b.n	403ca8 <__register_exitproc+0x2c>
  403d0e:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  403d12:	430c      	orrs	r4, r1
  403d14:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  403d18:	e7d5      	b.n	403cc6 <__register_exitproc+0x4a>
  403d1a:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  403d1e:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  403d22:	e7bb      	b.n	403c9c <__register_exitproc+0x20>
  403d24:	6828      	ldr	r0, [r5, #0]
  403d26:	f7ff f87f 	bl	402e28 <__retarget_lock_release_recursive>
  403d2a:	f04f 30ff 	mov.w	r0, #4294967295
  403d2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403d32:	bf00      	nop
  403d34:	20000468 	.word	0x20000468
  403d38:	00403f80 	.word	0x00403f80
  403d3c:	00402f1d 	.word	0x00402f1d

00403d40 <_close_r>:
  403d40:	b538      	push	{r3, r4, r5, lr}
  403d42:	4c07      	ldr	r4, [pc, #28]	; (403d60 <_close_r+0x20>)
  403d44:	2300      	movs	r3, #0
  403d46:	4605      	mov	r5, r0
  403d48:	4608      	mov	r0, r1
  403d4a:	6023      	str	r3, [r4, #0]
  403d4c:	f7fc fe96 	bl	400a7c <_close>
  403d50:	1c43      	adds	r3, r0, #1
  403d52:	d000      	beq.n	403d56 <_close_r+0x16>
  403d54:	bd38      	pop	{r3, r4, r5, pc}
  403d56:	6823      	ldr	r3, [r4, #0]
  403d58:	2b00      	cmp	r3, #0
  403d5a:	d0fb      	beq.n	403d54 <_close_r+0x14>
  403d5c:	602b      	str	r3, [r5, #0]
  403d5e:	bd38      	pop	{r3, r4, r5, pc}
  403d60:	20002af8 	.word	0x20002af8

00403d64 <_fclose_r>:
  403d64:	b570      	push	{r4, r5, r6, lr}
  403d66:	b159      	cbz	r1, 403d80 <_fclose_r+0x1c>
  403d68:	4605      	mov	r5, r0
  403d6a:	460c      	mov	r4, r1
  403d6c:	b110      	cbz	r0, 403d74 <_fclose_r+0x10>
  403d6e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403d70:	2b00      	cmp	r3, #0
  403d72:	d03c      	beq.n	403dee <_fclose_r+0x8a>
  403d74:	6e63      	ldr	r3, [r4, #100]	; 0x64
  403d76:	07d8      	lsls	r0, r3, #31
  403d78:	d505      	bpl.n	403d86 <_fclose_r+0x22>
  403d7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403d7e:	b92b      	cbnz	r3, 403d8c <_fclose_r+0x28>
  403d80:	2600      	movs	r6, #0
  403d82:	4630      	mov	r0, r6
  403d84:	bd70      	pop	{r4, r5, r6, pc}
  403d86:	89a3      	ldrh	r3, [r4, #12]
  403d88:	0599      	lsls	r1, r3, #22
  403d8a:	d53c      	bpl.n	403e06 <_fclose_r+0xa2>
  403d8c:	4621      	mov	r1, r4
  403d8e:	4628      	mov	r0, r5
  403d90:	f7fe fc1e 	bl	4025d0 <__sflush_r>
  403d94:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  403d96:	4606      	mov	r6, r0
  403d98:	b133      	cbz	r3, 403da8 <_fclose_r+0x44>
  403d9a:	69e1      	ldr	r1, [r4, #28]
  403d9c:	4628      	mov	r0, r5
  403d9e:	4798      	blx	r3
  403da0:	2800      	cmp	r0, #0
  403da2:	bfb8      	it	lt
  403da4:	f04f 36ff 	movlt.w	r6, #4294967295
  403da8:	89a3      	ldrh	r3, [r4, #12]
  403daa:	061a      	lsls	r2, r3, #24
  403dac:	d422      	bmi.n	403df4 <_fclose_r+0x90>
  403dae:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403db0:	b141      	cbz	r1, 403dc4 <_fclose_r+0x60>
  403db2:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403db6:	4299      	cmp	r1, r3
  403db8:	d002      	beq.n	403dc0 <_fclose_r+0x5c>
  403dba:	4628      	mov	r0, r5
  403dbc:	f7fe fda2 	bl	402904 <_free_r>
  403dc0:	2300      	movs	r3, #0
  403dc2:	6323      	str	r3, [r4, #48]	; 0x30
  403dc4:	6c61      	ldr	r1, [r4, #68]	; 0x44
  403dc6:	b121      	cbz	r1, 403dd2 <_fclose_r+0x6e>
  403dc8:	4628      	mov	r0, r5
  403dca:	f7fe fd9b 	bl	402904 <_free_r>
  403dce:	2300      	movs	r3, #0
  403dd0:	6463      	str	r3, [r4, #68]	; 0x44
  403dd2:	f7fe fd21 	bl	402818 <__sfp_lock_acquire>
  403dd6:	6e63      	ldr	r3, [r4, #100]	; 0x64
  403dd8:	2200      	movs	r2, #0
  403dda:	07db      	lsls	r3, r3, #31
  403ddc:	81a2      	strh	r2, [r4, #12]
  403dde:	d50e      	bpl.n	403dfe <_fclose_r+0x9a>
  403de0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403de2:	f7ff f81d 	bl	402e20 <__retarget_lock_close_recursive>
  403de6:	f7fe fd1d 	bl	402824 <__sfp_lock_release>
  403dea:	4630      	mov	r0, r6
  403dec:	bd70      	pop	{r4, r5, r6, pc}
  403dee:	f7fe fce7 	bl	4027c0 <__sinit>
  403df2:	e7bf      	b.n	403d74 <_fclose_r+0x10>
  403df4:	6921      	ldr	r1, [r4, #16]
  403df6:	4628      	mov	r0, r5
  403df8:	f7fe fd84 	bl	402904 <_free_r>
  403dfc:	e7d7      	b.n	403dae <_fclose_r+0x4a>
  403dfe:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403e00:	f7ff f812 	bl	402e28 <__retarget_lock_release_recursive>
  403e04:	e7ec      	b.n	403de0 <_fclose_r+0x7c>
  403e06:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403e08:	f7ff f80c 	bl	402e24 <__retarget_lock_acquire_recursive>
  403e0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403e10:	2b00      	cmp	r3, #0
  403e12:	d1bb      	bne.n	403d8c <_fclose_r+0x28>
  403e14:	6e66      	ldr	r6, [r4, #100]	; 0x64
  403e16:	f016 0601 	ands.w	r6, r6, #1
  403e1a:	d1b1      	bne.n	403d80 <_fclose_r+0x1c>
  403e1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403e1e:	f7ff f803 	bl	402e28 <__retarget_lock_release_recursive>
  403e22:	4630      	mov	r0, r6
  403e24:	bd70      	pop	{r4, r5, r6, pc}
  403e26:	bf00      	nop

00403e28 <_fstat_r>:
  403e28:	b538      	push	{r3, r4, r5, lr}
  403e2a:	460b      	mov	r3, r1
  403e2c:	4c07      	ldr	r4, [pc, #28]	; (403e4c <_fstat_r+0x24>)
  403e2e:	4605      	mov	r5, r0
  403e30:	4611      	mov	r1, r2
  403e32:	4618      	mov	r0, r3
  403e34:	2300      	movs	r3, #0
  403e36:	6023      	str	r3, [r4, #0]
  403e38:	f7fc fe23 	bl	400a82 <_fstat>
  403e3c:	1c43      	adds	r3, r0, #1
  403e3e:	d000      	beq.n	403e42 <_fstat_r+0x1a>
  403e40:	bd38      	pop	{r3, r4, r5, pc}
  403e42:	6823      	ldr	r3, [r4, #0]
  403e44:	2b00      	cmp	r3, #0
  403e46:	d0fb      	beq.n	403e40 <_fstat_r+0x18>
  403e48:	602b      	str	r3, [r5, #0]
  403e4a:	bd38      	pop	{r3, r4, r5, pc}
  403e4c:	20002af8 	.word	0x20002af8

00403e50 <_isatty_r>:
  403e50:	b538      	push	{r3, r4, r5, lr}
  403e52:	4c07      	ldr	r4, [pc, #28]	; (403e70 <_isatty_r+0x20>)
  403e54:	2300      	movs	r3, #0
  403e56:	4605      	mov	r5, r0
  403e58:	4608      	mov	r0, r1
  403e5a:	6023      	str	r3, [r4, #0]
  403e5c:	f7fc fe16 	bl	400a8c <_isatty>
  403e60:	1c43      	adds	r3, r0, #1
  403e62:	d000      	beq.n	403e66 <_isatty_r+0x16>
  403e64:	bd38      	pop	{r3, r4, r5, pc}
  403e66:	6823      	ldr	r3, [r4, #0]
  403e68:	2b00      	cmp	r3, #0
  403e6a:	d0fb      	beq.n	403e64 <_isatty_r+0x14>
  403e6c:	602b      	str	r3, [r5, #0]
  403e6e:	bd38      	pop	{r3, r4, r5, pc}
  403e70:	20002af8 	.word	0x20002af8

00403e74 <_lseek_r>:
  403e74:	b570      	push	{r4, r5, r6, lr}
  403e76:	460d      	mov	r5, r1
  403e78:	4c08      	ldr	r4, [pc, #32]	; (403e9c <_lseek_r+0x28>)
  403e7a:	4611      	mov	r1, r2
  403e7c:	4606      	mov	r6, r0
  403e7e:	461a      	mov	r2, r3
  403e80:	4628      	mov	r0, r5
  403e82:	2300      	movs	r3, #0
  403e84:	6023      	str	r3, [r4, #0]
  403e86:	f7fc fe03 	bl	400a90 <_lseek>
  403e8a:	1c43      	adds	r3, r0, #1
  403e8c:	d000      	beq.n	403e90 <_lseek_r+0x1c>
  403e8e:	bd70      	pop	{r4, r5, r6, pc}
  403e90:	6823      	ldr	r3, [r4, #0]
  403e92:	2b00      	cmp	r3, #0
  403e94:	d0fb      	beq.n	403e8e <_lseek_r+0x1a>
  403e96:	6033      	str	r3, [r6, #0]
  403e98:	bd70      	pop	{r4, r5, r6, pc}
  403e9a:	bf00      	nop
  403e9c:	20002af8 	.word	0x20002af8

00403ea0 <_read_r>:
  403ea0:	b570      	push	{r4, r5, r6, lr}
  403ea2:	460d      	mov	r5, r1
  403ea4:	4c08      	ldr	r4, [pc, #32]	; (403ec8 <_read_r+0x28>)
  403ea6:	4611      	mov	r1, r2
  403ea8:	4606      	mov	r6, r0
  403eaa:	461a      	mov	r2, r3
  403eac:	4628      	mov	r0, r5
  403eae:	2300      	movs	r3, #0
  403eb0:	6023      	str	r3, [r4, #0]
  403eb2:	f7fc fe17 	bl	400ae4 <_read>
  403eb6:	1c43      	adds	r3, r0, #1
  403eb8:	d000      	beq.n	403ebc <_read_r+0x1c>
  403eba:	bd70      	pop	{r4, r5, r6, pc}
  403ebc:	6823      	ldr	r3, [r4, #0]
  403ebe:	2b00      	cmp	r3, #0
  403ec0:	d0fb      	beq.n	403eba <_read_r+0x1a>
  403ec2:	6033      	str	r3, [r6, #0]
  403ec4:	bd70      	pop	{r4, r5, r6, pc}
  403ec6:	bf00      	nop
  403ec8:	20002af8 	.word	0x20002af8
  403ecc:	69647541 	.word	0x69647541
  403ed0:	6f43206f 	.word	0x6f43206f
  403ed4:	20636564 	.word	0x20636564
  403ed8:	74696e49 	.word	0x74696e49
  403edc:	696c6169 	.word	0x696c6169
  403ee0:	0d64657a 	.word	0x0d64657a
  403ee4:	0000000a 	.word	0x0000000a
  403ee8:	43533249 	.word	0x43533249
  403eec:	696e4920 	.word	0x696e4920
  403ef0:	6c616974 	.word	0x6c616974
  403ef4:	64657a69 	.word	0x64657a69
  403ef8:	00000a0d 	.word	0x00000a0d
  403efc:	2c757066 	.word	0x2c757066
  403f00:	0d642520 	.word	0x0d642520
  403f04:	0000000a 	.word	0x0000000a
  403f08:	6f420a0d 	.word	0x6f420a0d
  403f0c:	5f647261 	.word	0x5f647261
  403f10:	74696e49 	.word	0x74696e49
  403f14:	63757320 	.word	0x63757320
  403f18:	73736563 	.word	0x73736563
  403f1c:	0d6c7566 	.word	0x0d6c7566
  403f20:	776f4e0a 	.word	0x776f4e0a
  403f24:	61747320 	.word	0x61747320
  403f28:	6e697472 	.word	0x6e697472
  403f2c:	72702067 	.word	0x72702067
  403f30:	6172676f 	.word	0x6172676f
  403f34:	000a0d6d 	.word	0x000a0d6d
  403f38:	20495754 	.word	0x20495754
  403f3c:	74696e49 	.word	0x74696e49
  403f40:	696c6169 	.word	0x696c6169
  403f44:	0d64657a 	.word	0x0d64657a
  403f48:	0000000a 	.word	0x0000000a

00403f4c <Representation.14388>:
  403f4c:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  403f5c:	00000000 54524155 696e4920 6c616974     ....UART Initial
  403f6c:	64657a69 74697720 72702068 66746e69     ized with printf
  403f7c:	0000000d                                ....

00403f80 <_global_impure_ptr>:
  403f80:	20000040 00000043 49534f50 00000058     @.. C...POSIX...
  403f90:	00000000 0000002e                       ........

00403f98 <_ctype_>:
  403f98:	20202000 20202020 28282020 20282828     .         ((((( 
  403fa8:	20202020 20202020 20202020 20202020                     
  403fb8:	10108820 10101010 10101010 10101010      ...............
  403fc8:	04040410 04040404 10040404 10101010     ................
  403fd8:	41411010 41414141 01010101 01010101     ..AAAAAA........
  403fe8:	01010101 01010101 01010101 10101010     ................
  403ff8:	42421010 42424242 02020202 02020202     ..BBBBBB........
  404008:	02020202 02020202 02020202 10101010     ................
  404018:	00000020 00000000 00000000 00000000      ...............
	...

0040409c <_init>:
  40409c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40409e:	bf00      	nop
  4040a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4040a2:	bc08      	pop	{r3}
  4040a4:	469e      	mov	lr, r3
  4040a6:	4770      	bx	lr

004040a8 <__init_array_start>:
  4040a8:	004025b1 	.word	0x004025b1

004040ac <__frame_dummy_init_array_entry>:
  4040ac:	0040012d                                -.@.

004040b0 <_fini>:
  4040b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4040b2:	bf00      	nop
  4040b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4040b6:	bc08      	pop	{r3}
  4040b8:	469e      	mov	lr, r3
  4040ba:	4770      	bx	lr

004040bc <__fini_array_start>:
  4040bc:	00400109 	.word	0x00400109
