{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1507833762737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1507833762738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 12 14:42:42 2017 " "Processing started: Thu Oct 12 14:42:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1507833762738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1507833762738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3_1 -c Lab3_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3_1 -c Lab3_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1507833762738 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1507833762952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab3_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Lab3_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab3_1-behavior_Lab3 " "Found design unit 1: Lab3_1-behavior_Lab3" {  } { { "Lab3_1.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab3/Lab_1/Lab3_1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507833771106 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab3_1 " "Found entity 1: Lab3_1" {  } { { "Lab3_1.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab3/Lab_1/Lab3_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507833771106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507833771106 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3_1 " "Elaborating entity \"Lab3_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1507833771153 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE Lab3_1.vhd(30) " "VHDL warning at Lab3_1.vhd(30): comparison between unequal length operands always returns FALSE" {  } { { "Lab3_1.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab3/Lab_1/Lab3_1.vhd" 30 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1507833771154 "|Lab3_1"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE Lab3_1.vhd(32) " "VHDL warning at Lab3_1.vhd(32): comparison between unequal length operands always returns FALSE" {  } { { "Lab3_1.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab3/Lab_1/Lab3_1.vhd" 32 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1507833771154 "|Lab3_1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output\[4\] VCC " "Pin \"output\[4\]\" is stuck at VCC" {  } { { "Lab3_1.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab3/Lab_1/Lab3_1.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1507833771897 "|Lab3_1|output[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[6\] VCC " "Pin \"output\[6\]\" is stuck at VCC" {  } { { "Lab3_1.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab3/Lab_1/Lab3_1.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1507833771897 "|Lab3_1|output[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[7\] GND " "Pin \"output\[7\]\" is stuck at GND" {  } { { "Lab3_1.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab3/Lab_1/Lab3_1.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1507833771897 "|Lab3_1|output[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1507833771897 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1507833771966 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1507833772436 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1507833772436 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[3\] " "No output dependent on input pin \"input\[3\]\"" {  } { { "Lab3_1.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab3/Lab_1/Lab3_1.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1507833773552 "|Lab3_1|input[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[4\] " "No output dependent on input pin \"input\[4\]\"" {  } { { "Lab3_1.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab3/Lab_1/Lab3_1.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1507833773552 "|Lab3_1|input[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[5\] " "No output dependent on input pin \"input\[5\]\"" {  } { { "Lab3_1.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab3/Lab_1/Lab3_1.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1507833773552 "|Lab3_1|input[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[6\] " "No output dependent on input pin \"input\[6\]\"" {  } { { "Lab3_1.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab3/Lab_1/Lab3_1.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1507833773552 "|Lab3_1|input[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[7\] " "No output dependent on input pin \"input\[7\]\"" {  } { { "Lab3_1.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab3/Lab_1/Lab3_1.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1507833773552 "|Lab3_1|input[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1507833773552 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1507833773562 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1507833773562 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1507833773562 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1507833773562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1069 " "Peak virtual memory: 1069 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1507833773570 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 12 14:42:53 2017 " "Processing ended: Thu Oct 12 14:42:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1507833773570 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1507833773570 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1507833773570 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1507833773570 ""}
