Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct 10 17:00:29 2019
| Host         : DESKTOP-DD43441 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RGB_LED_timing_summary_routed.rpt -pb RGB_LED_timing_summary_routed.pb -rpx RGB_LED_timing_summary_routed.rpx -warn_on_violation
| Design       : RGB_LED
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.244        0.000                      0                   88        0.132        0.000                      0                   88        3.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.244        0.000                      0                   88        0.132        0.000                      0                   88        3.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.244ns  (required time - arrival time)
  Source:                 time_slow_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 1.254ns (33.653%)  route 2.472ns (66.347%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          2.056     6.130    clk_IBUF_BUFG
    SLICE_X107Y101       FDRE                                         r  time_slow_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y101       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  time_slow_reg[3]/Q
                         net (fo=9, routed)           1.472     8.057    time_slow_reg[3]
    SLICE_X106Y99        LUT4 (Prop_lut4_I2_O)        0.124     8.181 r  led_i_18/O
                         net (fo=1, routed)           0.000     8.181    led_i_18_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.731 r  led_reg_i_3/CO[3]
                         net (fo=1, routed)           1.001     9.732    led2
    SLICE_X107Y100       LUT3 (Prop_lut3_I2_O)        0.124     9.856 r  led_i_1/O
                         net (fo=1, routed)           0.000     9.856    led0
    SLICE_X107Y100       FDRE                                         r  led_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.858    13.623    clk_IBUF_BUFG
    SLICE_X107Y100       FDRE                                         r  led_reg/C
                         clock pessimism              0.482    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X107Y100       FDRE (Setup_fdre_C_D)        0.031    14.100    led_reg
  -------------------------------------------------------------------
                         required time                         14.100    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                  4.244    

Slack (MET) :             4.718ns  (required time - arrival time)
  Source:                 time_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.827ns  (logic 0.766ns (27.093%)  route 2.061ns (72.907%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          2.056     6.130    clk_IBUF_BUFG
    SLICE_X108Y100       FDRE                                         r  time_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y100       FDRE (Prop_fdre_C_Q)         0.518     6.648 r  time_count_reg[0]/Q
                         net (fo=12, routed)          0.868     7.516    time_count_reg[0]
    SLICE_X107Y99        LUT5 (Prop_lut5_I2_O)        0.124     7.640 r  time_count[7]_i_4/O
                         net (fo=2, routed)           0.719     8.359    time_count[7]_i_4_n_0
    SLICE_X107Y100       LUT4 (Prop_lut4_I2_O)        0.124     8.483 r  time_count[7]_i_3/O
                         net (fo=1, routed)           0.474     8.957    p_0_in[7]
    SLICE_X106Y99        FDRE                                         r  time_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.684    13.448    clk_IBUF_BUFG
    SLICE_X106Y99        FDRE                                         r  time_count_reg[7]/C
                         clock pessimism              0.323    13.771    
                         clock uncertainty           -0.035    13.736    
    SLICE_X106Y99        FDRE (Setup_fdre_C_D)       -0.061    13.675    time_count_reg[7]
  -------------------------------------------------------------------
                         required time                         13.675    
                         arrival time                          -8.957    
  -------------------------------------------------------------------
                         slack                                  4.718    

Slack (MET) :             4.852ns  (required time - arrival time)
  Source:                 time_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.485ns  (logic 0.670ns (26.962%)  route 1.815ns (73.038%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          2.056     6.130    clk_IBUF_BUFG
    SLICE_X108Y100       FDRE                                         r  time_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y100       FDRE (Prop_fdre_C_Q)         0.518     6.648 r  time_count_reg[0]/Q
                         net (fo=12, routed)          1.134     7.782    time_count_reg[0]
    SLICE_X107Y101       LUT4 (Prop_lut4_I2_O)        0.152     7.934 r  time_count[3]_i_1/O
                         net (fo=1, routed)           0.681     8.615    p_0_in[3]
    SLICE_X106Y99        FDRE                                         r  time_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.684    13.448    clk_IBUF_BUFG
    SLICE_X106Y99        FDRE                                         r  time_count_reg[3]/C
                         clock pessimism              0.323    13.771    
                         clock uncertainty           -0.035    13.736    
    SLICE_X106Y99        FDRE (Setup_fdre_C_D)       -0.269    13.467    time_count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.467    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  4.852    

Slack (MET) :             4.935ns  (required time - arrival time)
  Source:                 FSM_sequential_cstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 0.642ns (28.634%)  route 1.600ns (71.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          2.056     6.130    clk_IBUF_BUFG
    SLICE_X108Y102       FDRE                                         r  FSM_sequential_cstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDRE (Prop_fdre_C_Q)         0.518     6.648 f  FSM_sequential_cstate_reg[0]/Q
                         net (fo=7, routed)           0.873     7.521    cstate[0]
    SLICE_X108Y101       LUT2 (Prop_lut2_I1_O)        0.124     7.645 r  time_count[7]_i_1/O
                         net (fo=28, routed)          0.727     8.372    time_fast0
    SLICE_X106Y99        FDRE                                         r  time_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.684    13.448    clk_IBUF_BUFG
    SLICE_X106Y99        FDRE                                         r  time_count_reg[3]/C
                         clock pessimism              0.323    13.771    
                         clock uncertainty           -0.035    13.736    
    SLICE_X106Y99        FDRE (Setup_fdre_C_R)       -0.429    13.307    time_count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.307    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                  4.935    

Slack (MET) :             4.935ns  (required time - arrival time)
  Source:                 FSM_sequential_cstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 0.642ns (28.634%)  route 1.600ns (71.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          2.056     6.130    clk_IBUF_BUFG
    SLICE_X108Y102       FDRE                                         r  FSM_sequential_cstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDRE (Prop_fdre_C_Q)         0.518     6.648 f  FSM_sequential_cstate_reg[0]/Q
                         net (fo=7, routed)           0.873     7.521    cstate[0]
    SLICE_X108Y101       LUT2 (Prop_lut2_I1_O)        0.124     7.645 r  time_count[7]_i_1/O
                         net (fo=28, routed)          0.727     8.372    time_fast0
    SLICE_X106Y99        FDRE                                         r  time_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.684    13.448    clk_IBUF_BUFG
    SLICE_X106Y99        FDRE                                         r  time_count_reg[4]/C
                         clock pessimism              0.323    13.771    
                         clock uncertainty           -0.035    13.736    
    SLICE_X106Y99        FDRE (Setup_fdre_C_R)       -0.429    13.307    time_count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.307    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                  4.935    

Slack (MET) :             4.935ns  (required time - arrival time)
  Source:                 FSM_sequential_cstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 0.642ns (28.634%)  route 1.600ns (71.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          2.056     6.130    clk_IBUF_BUFG
    SLICE_X108Y102       FDRE                                         r  FSM_sequential_cstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDRE (Prop_fdre_C_Q)         0.518     6.648 f  FSM_sequential_cstate_reg[0]/Q
                         net (fo=7, routed)           0.873     7.521    cstate[0]
    SLICE_X108Y101       LUT2 (Prop_lut2_I1_O)        0.124     7.645 r  time_count[7]_i_1/O
                         net (fo=28, routed)          0.727     8.372    time_fast0
    SLICE_X106Y99        FDRE                                         r  time_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.684    13.448    clk_IBUF_BUFG
    SLICE_X106Y99        FDRE                                         r  time_count_reg[7]/C
                         clock pessimism              0.323    13.771    
                         clock uncertainty           -0.035    13.736    
    SLICE_X106Y99        FDRE (Setup_fdre_C_R)       -0.429    13.307    time_count_reg[7]
  -------------------------------------------------------------------
                         required time                         13.307    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                  4.935    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 FSM_sequential_cstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.238ns  (logic 0.642ns (28.689%)  route 1.596ns (71.311%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          2.056     6.130    clk_IBUF_BUFG
    SLICE_X108Y102       FDRE                                         r  FSM_sequential_cstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDRE (Prop_fdre_C_Q)         0.518     6.648 f  FSM_sequential_cstate_reg[0]/Q
                         net (fo=7, routed)           0.873     7.521    cstate[0]
    SLICE_X108Y101       LUT2 (Prop_lut2_I1_O)        0.124     7.645 r  time_count[7]_i_1/O
                         net (fo=28, routed)          0.723     8.367    time_fast0
    SLICE_X107Y99        FDRE                                         r  time_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.684    13.448    clk_IBUF_BUFG
    SLICE_X107Y99        FDRE                                         r  time_count_reg[1]/C
                         clock pessimism              0.323    13.771    
                         clock uncertainty           -0.035    13.736    
    SLICE_X107Y99        FDRE (Setup_fdre_C_R)       -0.429    13.307    time_count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.307    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 FSM_sequential_cstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.238ns  (logic 0.642ns (28.689%)  route 1.596ns (71.311%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          2.056     6.130    clk_IBUF_BUFG
    SLICE_X108Y102       FDRE                                         r  FSM_sequential_cstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDRE (Prop_fdre_C_Q)         0.518     6.648 f  FSM_sequential_cstate_reg[0]/Q
                         net (fo=7, routed)           0.873     7.521    cstate[0]
    SLICE_X108Y101       LUT2 (Prop_lut2_I1_O)        0.124     7.645 r  time_count[7]_i_1/O
                         net (fo=28, routed)          0.723     8.367    time_fast0
    SLICE_X107Y99        FDRE                                         r  time_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.684    13.448    clk_IBUF_BUFG
    SLICE_X107Y99        FDRE                                         r  time_count_reg[2]/C
                         clock pessimism              0.323    13.771    
                         clock uncertainty           -0.035    13.736    
    SLICE_X107Y99        FDRE (Setup_fdre_C_R)       -0.429    13.307    time_count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.307    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 FSM_sequential_cstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.238ns  (logic 0.642ns (28.689%)  route 1.596ns (71.311%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          2.056     6.130    clk_IBUF_BUFG
    SLICE_X108Y102       FDRE                                         r  FSM_sequential_cstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDRE (Prop_fdre_C_Q)         0.518     6.648 f  FSM_sequential_cstate_reg[0]/Q
                         net (fo=7, routed)           0.873     7.521    cstate[0]
    SLICE_X108Y101       LUT2 (Prop_lut2_I1_O)        0.124     7.645 r  time_count[7]_i_1/O
                         net (fo=28, routed)          0.723     8.367    time_fast0
    SLICE_X107Y99        FDRE                                         r  time_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.684    13.448    clk_IBUF_BUFG
    SLICE_X107Y99        FDRE                                         r  time_count_reg[5]/C
                         clock pessimism              0.323    13.771    
                         clock uncertainty           -0.035    13.736    
    SLICE_X107Y99        FDRE (Setup_fdre_C_R)       -0.429    13.307    time_count_reg[5]
  -------------------------------------------------------------------
                         required time                         13.307    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 FSM_sequential_cstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.238ns  (logic 0.642ns (28.689%)  route 1.596ns (71.311%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          2.056     6.130    clk_IBUF_BUFG
    SLICE_X108Y102       FDRE                                         r  FSM_sequential_cstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDRE (Prop_fdre_C_Q)         0.518     6.648 f  FSM_sequential_cstate_reg[0]/Q
                         net (fo=7, routed)           0.873     7.521    cstate[0]
    SLICE_X108Y101       LUT2 (Prop_lut2_I1_O)        0.124     7.645 r  time_count[7]_i_1/O
                         net (fo=28, routed)          0.723     8.367    time_fast0
    SLICE_X107Y99        FDRE                                         r  time_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.684    13.448    clk_IBUF_BUFG
    SLICE_X107Y99        FDRE                                         r  time_count_reg[6]/C
                         clock pessimism              0.323    13.771    
                         clock uncertainty           -0.035    13.736    
    SLICE_X107Y99        FDRE (Setup_fdre_C_R)       -0.429    13.307    time_count_reg[6]
  -------------------------------------------------------------------
                         required time                         13.307    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                  4.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 time_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.210ns (49.769%)  route 0.212ns (50.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.718     1.805    clk_IBUF_BUFG
    SLICE_X108Y100       FDRE                                         r  time_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y100       FDRE (Prop_fdre_C_Q)         0.164     1.969 r  time_count_reg[0]/Q
                         net (fo=12, routed)          0.212     2.181    time_count_reg[0]
    SLICE_X107Y99        LUT3 (Prop_lut3_I1_O)        0.046     2.227 r  time_count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.227    p_0_in[2]
    SLICE_X107Y99        FDRE                                         r  time_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.906     2.248    clk_IBUF_BUFG
    SLICE_X107Y99        FDRE                                         r  time_count_reg[2]/C
                         clock pessimism             -0.261     1.987    
    SLICE_X107Y99        FDRE (Hold_fdre_C_D)         0.107     2.094    time_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 time_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inverse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.231ns (39.575%)  route 0.353ns (60.425%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.636     1.722    clk_IBUF_BUFG
    SLICE_X107Y99        FDRE                                         r  time_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDRE (Prop_fdre_C_Q)         0.141     1.863 f  time_count_reg[1]/Q
                         net (fo=11, routed)          0.188     2.051    time_count_reg[1]
    SLICE_X107Y101       LUT4 (Prop_lut4_I1_O)        0.045     2.096 r  inverse_i_3/O
                         net (fo=1, routed)           0.165     2.261    inverse_i_3_n_0
    SLICE_X107Y100       LUT5 (Prop_lut5_I2_O)        0.045     2.306 r  inverse_i_1/O
                         net (fo=1, routed)           0.000     2.306    inverse_i_1_n_0
    SLICE_X107Y100       FDRE                                         r  inverse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.992     2.334    clk_IBUF_BUFG
    SLICE_X107Y100       FDRE                                         r  inverse_reg/C
                         clock pessimism             -0.261     2.073    
    SLICE_X107Y100       FDRE (Hold_fdre_C_D)         0.091     2.164    inverse_reg
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 time_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.650%)  route 0.212ns (50.350%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.718     1.805    clk_IBUF_BUFG
    SLICE_X108Y100       FDRE                                         r  time_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y100       FDRE (Prop_fdre_C_Q)         0.164     1.969 r  time_count_reg[0]/Q
                         net (fo=12, routed)          0.212     2.181    time_count_reg[0]
    SLICE_X107Y99        LUT2 (Prop_lut2_I1_O)        0.045     2.226 r  time_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.226    p_0_in[1]
    SLICE_X107Y99        FDRE                                         r  time_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.906     2.248    clk_IBUF_BUFG
    SLICE_X107Y99        FDRE                                         r  time_count_reg[1]/C
                         clock pessimism             -0.261     1.987    
    SLICE_X107Y99        FDRE (Hold_fdre_C_D)         0.091     2.078    time_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 time_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.475%)  route 0.074ns (28.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.636     1.722    clk_IBUF_BUFG
    SLICE_X106Y99        FDRE                                         r  time_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y99        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  time_count_reg[4]/Q
                         net (fo=8, routed)           0.074     1.937    time_count_reg[4]
    SLICE_X107Y99        LUT6 (Prop_lut6_I5_O)        0.045     1.982 r  time_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.982    p_0_in[5]
    SLICE_X107Y99        FDRE                                         r  time_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.906     2.248    clk_IBUF_BUFG
    SLICE_X107Y99        FDRE                                         r  time_count_reg[5]/C
                         clock pessimism             -0.513     1.735    
    SLICE_X107Y99        FDRE (Hold_fdre_C_D)         0.092     1.827    time_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 time_slow_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_slow_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.718     1.805    clk_IBUF_BUFG
    SLICE_X107Y102       FDRE                                         r  time_slow_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y102       FDRE (Prop_fdre_C_Q)         0.141     1.946 f  time_slow_reg[0]/Q
                         net (fo=12, routed)          0.168     2.114    time_slow_reg[0]
    SLICE_X107Y102       LUT1 (Prop_lut1_I0_O)        0.045     2.159 r  time_slow[0]_i_1/O
                         net (fo=1, routed)           0.000     2.159    time_slow[0]_i_1_n_0
    SLICE_X107Y102       FDRE                                         r  time_slow_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.992     2.334    clk_IBUF_BUFG
    SLICE_X107Y102       FDRE                                         r  time_slow_reg[0]/C
                         clock pessimism             -0.530     1.805    
    SLICE_X107Y102       FDRE (Hold_fdre_C_D)         0.091     1.896    time_slow_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 time_fast_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_fast_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.718     1.805    clk_IBUF_BUFG
    SLICE_X109Y101       FDRE                                         r  time_fast_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  time_fast_reg[7]/Q
                         net (fo=2, routed)           0.119     2.065    time_fast_reg[7]
    SLICE_X109Y101       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.173 r  time_fast_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.173    time_fast_reg[4]_i_1_n_4
    SLICE_X109Y101       FDRE                                         r  time_fast_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.992     2.334    clk_IBUF_BUFG
    SLICE_X109Y101       FDRE                                         r  time_fast_reg[7]/C
                         clock pessimism             -0.530     1.805    
    SLICE_X109Y101       FDRE (Hold_fdre_C_D)         0.105     1.910    time_fast_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 FSM_sequential_cstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_sequential_cstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.718     1.805    clk_IBUF_BUFG
    SLICE_X108Y102       FDRE                                         r  FSM_sequential_cstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDRE (Prop_fdre_C_Q)         0.164     1.969 f  FSM_sequential_cstate_reg[0]/Q
                         net (fo=7, routed)           0.187     2.156    cstate[0]
    SLICE_X108Y102       LUT5 (Prop_lut5_I2_O)        0.043     2.199 r  FSM_sequential_cstate[1]_i_1/O
                         net (fo=1, routed)           0.000     2.199    FSM_sequential_cstate[1]_i_1_n_0
    SLICE_X108Y102       FDRE                                         r  FSM_sequential_cstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.992     2.334    clk_IBUF_BUFG
    SLICE_X108Y102       FDRE                                         r  FSM_sequential_cstate_reg[1]/C
                         clock pessimism             -0.530     1.805    
    SLICE_X108Y102       FDRE (Hold_fdre_C_D)         0.131     1.936    FSM_sequential_cstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 time_fast_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_fast_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.718     1.805    clk_IBUF_BUFG
    SLICE_X109Y102       FDRE                                         r  time_fast_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y102       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  time_fast_reg[11]/Q
                         net (fo=2, routed)           0.120     2.066    time_fast_reg[11]
    SLICE_X109Y102       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.174 r  time_fast_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.174    time_fast_reg[8]_i_1_n_4
    SLICE_X109Y102       FDRE                                         r  time_fast_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.992     2.334    clk_IBUF_BUFG
    SLICE_X109Y102       FDRE                                         r  time_fast_reg[11]/C
                         clock pessimism             -0.530     1.805    
    SLICE_X109Y102       FDRE (Hold_fdre_C_D)         0.105     1.910    time_fast_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 time_fast_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_fast_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.718     1.805    clk_IBUF_BUFG
    SLICE_X109Y100       FDRE                                         r  time_fast_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  time_fast_reg[3]/Q
                         net (fo=2, routed)           0.120     2.066    time_fast_reg[3]
    SLICE_X109Y100       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.174 r  time_fast_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.174    time_fast_reg[0]_i_2_n_4
    SLICE_X109Y100       FDRE                                         r  time_fast_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.992     2.334    clk_IBUF_BUFG
    SLICE_X109Y100       FDRE                                         r  time_fast_reg[3]/C
                         clock pessimism             -0.530     1.805    
    SLICE_X109Y100       FDRE (Hold_fdre_C_D)         0.105     1.910    time_fast_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 time_fast_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_fast_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.718     1.805    clk_IBUF_BUFG
    SLICE_X109Y101       FDRE                                         r  time_fast_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  time_fast_reg[4]/Q
                         net (fo=2, routed)           0.116     2.062    time_fast_reg[4]
    SLICE_X109Y101       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.177 r  time_fast_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.177    time_fast_reg[4]_i_1_n_7
    SLICE_X109Y101       FDRE                                         r  time_fast_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.992     2.334    clk_IBUF_BUFG
    SLICE_X109Y101       FDRE                                         r  time_fast_reg[4]/C
                         clock pessimism             -0.530     1.805    
    SLICE_X109Y101       FDRE (Hold_fdre_C_D)         0.105     1.910    time_fast_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y102  FSM_sequential_cstate_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y102  FSM_sequential_cstate_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y100  inverse_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y100  led_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y100  time_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y99   time_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y99   time_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X106Y99   time_count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X106Y99   time_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y102  FSM_sequential_cstate_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y102  FSM_sequential_cstate_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y100  inverse_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y100  led_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y100  time_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y100  time_fast_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y102  time_fast_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y102  time_fast_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y100  time_fast_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y100  time_fast_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y102  FSM_sequential_cstate_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y102  FSM_sequential_cstate_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y100  inverse_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y100  led_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y100  time_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y99   time_count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y99   time_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y99   time_count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y99   time_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y99   time_count_reg[3]/C



