

================================================================
== Vitis HLS Report for 'tensor_weight_y'
================================================================
* Date:           Fri Dec 13 11:12:59 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.360 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2684931|  2684931|  26.849 ms|  26.849 ms|  2684931|  2684931|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                   Loop Name                   |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER  |  2684929|  2684929|         8|          6|          1|  447488|       yes|
        +-----------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1221|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    36|        0|      360|    -|
|Memory               |       32|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      402|    -|
|Register             |        -|     -|      659|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       32|    36|      659|     1983|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        2|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+---+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |mul_32s_19ns_51_1_1_U89   |mul_32s_19ns_51_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_19ns_51_1_1_U90   |mul_32s_19ns_51_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_19ns_51_1_1_U91   |mul_32s_19ns_51_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_19ns_51_1_1_U92   |mul_32s_19ns_51_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_19ns_51_1_1_U93   |mul_32s_19ns_51_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_19ns_51_1_1_U94   |mul_32s_19ns_51_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_19ns_51_1_1_U95   |mul_32s_19ns_51_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_19ns_51_1_1_U96   |mul_32s_19ns_51_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_19ns_51_1_1_U97   |mul_32s_19ns_51_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_19ns_51_1_1_U98   |mul_32s_19ns_51_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_19ns_51_1_1_U99   |mul_32s_19ns_51_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_19ns_51_1_1_U100  |mul_32s_19ns_51_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_19ns_51_1_1_U101  |mul_32s_19ns_51_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_19ns_51_1_1_U102  |mul_32s_19ns_51_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_19ns_51_1_1_U103  |mul_32s_19ns_51_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_19ns_51_1_1_U104  |mul_32s_19ns_51_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_19ns_51_1_1_U105  |mul_32s_19ns_51_1_1  |        0|   2|  0|  20|    0|
    |mul_32s_19ns_51_1_1_U106  |mul_32s_19ns_51_1_1  |        0|   2|  0|  20|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |Total                     |                     |        0|  36|  0| 360|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+-------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |                      Module                     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |buf_val_val_V_U    |tensor_weight_y_buf_val_val_V_RAM_S2P_BRAM_1R1W  |       16|  0|   0|    0|  6144|   32|     1|       196608|
    |buf_val_val_V_1_U  |tensor_weight_y_buf_val_val_V_RAM_S2P_BRAM_1R1W  |       16|  0|   0|    0|  6144|   32|     1|       196608|
    +-------------------+-------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                                                 |       32|  0|   0|    0| 12288|   64|     2|       393216|
    +-------------------+-------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln265_1_fu_388_p2              |         +|   0|  0|  26|          19|           1|
    |add_ln265_fu_397_p2                |         +|   0|  0|  16|           9|           1|
    |add_ln267_fu_525_p2                |         +|   0|  0|  18|          11|           1|
    |add_ln911_1_fu_711_p2              |         +|   0|  0|  20|          13|           2|
    |add_ln911_2_fu_810_p2              |         +|   0|  0|  20|          13|           3|
    |add_ln911_3_fu_909_p2              |         +|   0|  0|  20|          13|           3|
    |add_ln911_fu_612_p2                |         +|   0|  0|  20|          13|           2|
    |ret_V_10_fu_992_p2                 |         +|   0|  0|  58|          51|          51|
    |ret_V_11_fu_1080_p2                |         +|   0|  0|  58|          51|          51|
    |ret_V_1_fu_661_p2                  |         +|   0|  0|  58|          51|          51|
    |ret_V_2_fu_760_p2                  |         +|   0|  0|  58|          51|          51|
    |ret_V_3_fu_859_p2                  |         +|   0|  0|  58|          51|          51|
    |ret_V_4_fu_958_p2                  |         +|   0|  0|  58|          51|          51|
    |ret_V_5_fu_1046_p2                 |         +|   0|  0|  58|          51|          51|
    |ret_V_6_fu_1166_p2                 |         +|   0|  0|  58|          51|          51|
    |ret_V_7_fu_695_p2                  |         +|   0|  0|  58|          51|          51|
    |ret_V_8_fu_794_p2                  |         +|   0|  0|  58|          51|          51|
    |ret_V_9_fu_893_p2                  |         +|   0|  0|  58|          51|          51|
    |ret_V_fu_1132_p2                   |         +|   0|  0|  58|          51|          51|
    |sub_ln911_fu_513_p2                |         -|   0|  0|  20|          13|          13|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage1_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_condition_1065                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_174                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_180                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_291                   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state1_pp0_iter0_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter0_stage1  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter0_stage2  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter0_stage3  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state5_pp0_iter0_stage4  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state6_pp0_iter0_stage5  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state7_pp0_iter1_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op117_load_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op79_read_state2      |       and|   0|  0|   2|           1|           1|
    |sel_tmp_fu_376_p2                  |       and|   0|  0|   2|           1|           1|
    |sel_tmp_mid1_fu_471_p2             |       and|   0|  0|   2|           1|           1|
    |cmp56_i3_fu_457_p2                 |      icmp|   0|  0|  11|           9|           1|
    |cmp56_i_mid1_fu_451_p2             |      icmp|   0|  0|  11|           9|           1|
    |cmp6_i_fu_354_p2                   |      icmp|   0|  0|  11|           9|           8|
    |cmp6_i_mid1_fu_421_p2              |      icmp|   0|  0|  11|           9|           8|
    |icmp24_fu_445_p2                   |      icmp|   0|  0|  11|           8|           1|
    |icmp_fu_370_p2                     |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln265_fu_382_p2               |      icmp|   0|  0|  14|          19|          18|
    |icmp_ln267_fu_403_p2               |      icmp|   0|  0|  12|          11|          12|
    |ap_block_pp0                       |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001          |        or|   0|  0|   2|           1|           1|
    |or_ln911_fu_546_p2                 |        or|   0|  0|  13|          13|           1|
    |acc_val_V_10_fu_1188_p3            |    select|   0|  0|  32|           1|          32|
    |acc_val_V_11_fu_1182_p3            |    select|   0|  0|  32|           1|          32|
    |acc_val_V_6_fu_1212_p3             |    select|   0|  0|  32|           1|          32|
    |acc_val_V_7_fu_1206_p3             |    select|   0|  0|  32|           1|          32|
    |acc_val_V_8_fu_1200_p3             |    select|   0|  0|  32|           1|          32|
    |acc_val_V_9_fu_1194_p3             |    select|   0|  0|  32|           1|          32|
    |select_ln265_1_fu_427_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln265_2_fu_463_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln265_3_fu_477_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln265_4_fu_485_p3           |    select|   0|  0|   9|           1|           9|
    |select_ln265_fu_409_p3             |    select|   0|  0|  11|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|1221|         843|         916|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  37|          7|    1|          7|
    |ap_done_int                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_tmp_val_V_24_phi_fu_264_p4      |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_tmp_val_V_25_reg_273  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_tmp_val_V_26_reg_285  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_tmp_val_V_27_reg_297  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_tmp_val_V_28_reg_309  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_tmp_val_V_29_reg_321  |   9|          2|   32|         64|
    |ap_sig_allocacmp_c_load                    |   9|          2|   11|         22|
    |ap_sig_allocacmp_indvar_flatten_load       |   9|          2|   19|         38|
    |ap_sig_allocacmp_r_1                       |   9|          2|    9|         18|
    |buf_val_val_V_1_address0                   |  37|          7|   13|         91|
    |buf_val_val_V_1_address1                   |  37|          7|   13|         91|
    |buf_val_val_V_1_d1                         |  37|          7|   32|        224|
    |buf_val_val_V_address0                     |  37|          7|   13|         91|
    |buf_val_val_V_address1                     |  37|          7|   13|         91|
    |c_fu_122                                   |   9|          2|   11|         22|
    |indvar_flatten_fu_130                      |   9|          2|   19|         38|
    |out_product_blk_n                          |   9|          2|    1|          2|
    |r_fu_126                                   |   9|          2|    9|         18|
    |real_start                                 |   9|          2|    1|          2|
    |tensor_y_blk_n                             |   9|          2|    1|          2|
    |tmp_val_V_24_reg_260                       |   9|          2|   32|         64|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 402|         82|  394|       1213|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |acc_val_V_1_reg_1359                       |  32|   0|   32|          0|
    |acc_val_V_2_reg_1376                       |  32|   0|   32|          0|
    |acc_val_V_3_reg_1393                       |  32|   0|   32|          0|
    |acc_val_V_4_reg_1410                       |  32|   0|   32|          0|
    |acc_val_V_5_reg_1415                       |  32|   0|   32|          0|
    |ap_CS_fsm                                  |   6|   0|    6|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_tmp_val_V_25_reg_273  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_tmp_val_V_26_reg_285  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_tmp_val_V_27_reg_297  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_tmp_val_V_28_reg_309  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_tmp_val_V_29_reg_321  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tmp_val_V_29_reg_321  |  32|   0|   32|          0|
    |buf_val_val_V_1_addr_1_reg_1306            |  12|   0|   13|          1|
    |buf_val_val_V_1_addr_2_reg_1353            |  12|   0|   13|          1|
    |buf_val_val_V_1_addr_3_reg_1370            |  12|   0|   13|          1|
    |buf_val_val_V_1_addr_4_reg_1387            |  12|   0|   13|          1|
    |buf_val_val_V_1_addr_5_reg_1404            |  12|   0|   13|          1|
    |buf_val_val_V_1_addr_reg_1294              |  12|   0|   13|          1|
    |buf_val_val_V_addr_1_reg_1300              |  12|   0|   13|          1|
    |buf_val_val_V_addr_2_reg_1347              |  12|   0|   13|          1|
    |buf_val_val_V_addr_3_reg_1364              |  12|   0|   13|          1|
    |buf_val_val_V_addr_4_reg_1381              |  12|   0|   13|          1|
    |buf_val_val_V_addr_5_reg_1398              |  12|   0|   13|          1|
    |buf_val_val_V_addr_reg_1288                |  12|   0|   13|          1|
    |c_fu_122                                   |  11|   0|   11|          0|
    |icmp_ln265_reg_1257                        |   1|   0|    1|          0|
    |indvar_flatten_fu_130                      |  19|   0|   19|          0|
    |r_fu_126                                   |   9|   0|    9|          0|
    |select_ln265_1_reg_1261                    |   1|   0|    1|          0|
    |select_ln265_2_reg_1265                    |   1|   0|    1|          0|
    |select_ln265_2_reg_1265_pp0_iter1_reg      |   1|   0|    1|          0|
    |select_ln265_3_reg_1269                    |   1|   0|    1|          0|
    |select_ln265_3_reg_1269_pp0_iter1_reg      |   1|   0|    1|          0|
    |start_once_reg                             |   1|   0|    1|          0|
    |sub_ln911_reg_1279                         |  12|   0|   13|          1|
    |tmp_val_V_24_reg_260                       |  32|   0|   32|          0|
    |tmp_val_V_30_reg_1312                      |  32|   0|   32|          0|
    |tmp_val_V_36_reg_1317                      |  32|   0|   32|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 659|   0|  672|         13|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  tensor_weight_y|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  tensor_weight_y|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  tensor_weight_y|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  tensor_weight_y|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  tensor_weight_y|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  tensor_weight_y|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  tensor_weight_y|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  tensor_weight_y|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  tensor_weight_y|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  tensor_weight_y|  return value|
|out_product_dout            |   in|  192|     ap_fifo|      out_product|       pointer|
|out_product_num_data_valid  |   in|   11|     ap_fifo|      out_product|       pointer|
|out_product_fifo_cap        |   in|   11|     ap_fifo|      out_product|       pointer|
|out_product_empty_n         |   in|    1|     ap_fifo|      out_product|       pointer|
|out_product_read            |  out|    1|     ap_fifo|      out_product|       pointer|
|tensor_y_din                |  out|  192|     ap_fifo|         tensor_y|       pointer|
|tensor_y_num_data_valid     |   in|   11|     ap_fifo|         tensor_y|       pointer|
|tensor_y_fifo_cap           |   in|   11|     ap_fifo|         tensor_y|       pointer|
|tensor_y_full_n             |   in|    1|     ap_fifo|         tensor_y|       pointer|
|tensor_y_write              |  out|    1|     ap_fifo|         tensor_y|       pointer|
+----------------------------+-----+-----+------------+-----------------+--------------+

