{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714446668291 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714446668296 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 21:11:08 2024 " "Processing started: Mon Apr 29 21:11:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714446668296 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714446668296 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart -c uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714446668296 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714446669113 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714446669113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/spi_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_pll " "Found entity 1: spi_pll" {  } { { "v/spi_pll.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v/spi_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714446680287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714446680287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-Behavior " "Found design unit 1: debounce-Behavior" {  } { { "debounce.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/debounce.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714446680774 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/debounce.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714446680774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714446680774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-logic " "Found design unit 1: uart-logic" {  } { { "uart.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/uart.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714446680779 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/uart.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714446680779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714446680779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de10_lite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de10_lite-Structural " "Found design unit 1: de10_lite-Structural" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10_lite.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714446680786 ""} { "Info" "ISGN_ENTITY_NAME" "1 de10_lite " "Found entity 1: de10_lite" {  } { { "de10_lite.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/de10_lite.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714446680786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714446680786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_control-rtl " "Found design unit 1: display_control-rtl" {  } { { "display_control.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/display_control.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714446680792 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_control " "Found entity 1: display_control" {  } { { "display_control.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/display_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714446680792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714446680792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaycontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displaycontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayController-Behavioral " "Found design unit 1: DisplayController-Behavioral" {  } { { "DisplayController.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714446680797 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayController " "Found entity 1: DisplayController" {  } { { "DisplayController.vhd" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/DisplayController.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714446680797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714446680797 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "spi_param.h spi_ee_config.v(13) " "Verilog HDL File I/O error at spi_ee_config.v(13): can't open Verilog Design File \"spi_param.h\"" {  } { { "v2/spi_ee_config.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v2/spi_ee_config.v" 13 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714446680805 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "spi_ee_config spi_ee_config.v(1) " "Ignored design unit \"spi_ee_config\" at spi_ee_config.v(1) due to previous errors" {  } { { "v2/spi_ee_config.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v2/spi_ee_config.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1714446680805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v2/spi_ee_config.v 0 0 " "Found 0 design units, including 0 entities, in source file v2/spi_ee_config.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714446680807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v2/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v2/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_delay " "Found entity 1: reset_delay" {  } { { "v2/reset_delay.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v2/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714446680813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714446680813 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "spi_param.h spi_controller.v(13) " "Verilog HDL File I/O error at spi_controller.v(13): can't open Verilog Design File \"spi_param.h\"" {  } { { "v2/spi_controller.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v2/spi_controller.v" 13 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714446680826 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "spi_controller spi_controller.v(1) " "Ignored design unit \"spi_controller\" at spi_controller.v(1) due to previous errors" {  } { { "v2/spi_controller.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v2/spi_controller.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1714446680827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v2/spi_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file v2/spi_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714446680827 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 led_driver.v(44) " "Verilog HDL Expression warning at led_driver.v(44): truncated literal to match 3 bits" {  } { { "v2/led_driver.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v2/led_driver.v" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1714446680832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v2/led_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file v2/led_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_driver " "Found entity 1: led_driver" {  } { { "v2/led_driver.v" "" { Text "C:/Users/Felipe/Desktop/FPGAS/Uart_Digikey (3)/Uart_Digikey/v2/led_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714446680835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714446680835 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714446680971 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 29 21:11:20 2024 " "Processing ended: Mon Apr 29 21:11:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714446680971 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714446680971 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714446680971 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714446680971 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714446681680 ""}
