-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.2
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dut_calc_svd is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    strm_in_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    strm_in_V_empty_n : IN STD_LOGIC;
    strm_in_V_read : OUT STD_LOGIC;
    strm_out_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    strm_out_V_full_n : IN STD_LOGIC;
    strm_out_V_write : OUT STD_LOGIC );
end;


architecture behav of dut_calc_svd is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_ST_pp0_stg0_fsm_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000010";
    constant ap_ST_pp0_stg1_fsm_2 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000100";
    constant ap_ST_pp0_stg2_fsm_3 : STD_LOGIC_VECTOR (13 downto 0) := "00000000001000";
    constant ap_ST_pp0_stg3_fsm_4 : STD_LOGIC_VECTOR (13 downto 0) := "00000000010000";
    constant ap_ST_pp0_stg4_fsm_5 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100000";
    constant ap_ST_pp0_stg5_fsm_6 : STD_LOGIC_VECTOR (13 downto 0) := "00000001000000";
    constant ap_ST_pp0_stg6_fsm_7 : STD_LOGIC_VECTOR (13 downto 0) := "00000010000000";
    constant ap_ST_pp0_stg7_fsm_8 : STD_LOGIC_VECTOR (13 downto 0) := "00000100000000";
    constant ap_ST_pp0_stg8_fsm_9 : STD_LOGIC_VECTOR (13 downto 0) := "00001000000000";
    constant ap_ST_pp0_stg9_fsm_10 : STD_LOGIC_VECTOR (13 downto 0) := "00010000000000";
    constant ap_ST_pp0_stg10_fsm_11 : STD_LOGIC_VECTOR (13 downto 0) := "00100000000000";
    constant ap_ST_pp0_stg11_fsm_12 : STD_LOGIC_VECTOR (13 downto 0) := "01000000000000";
    constant ap_ST_st181_fsm_13 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_32 : STD_LOGIC_VECTOR (5 downto 0) := "110010";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_31 : BOOLEAN;
    signal strm_in_V_blk_n : STD_LOGIC;
    signal ap_sig_cseq_ST_pp0_stg1_fsm_2 : STD_LOGIC;
    signal ap_sig_50 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it4 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it5 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it6 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it7 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it8 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it9 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it10 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it11 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it12 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it13 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it14 : STD_LOGIC := '0';
    signal exitcond_reg_403 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg2_fsm_3 : STD_LOGIC;
    signal ap_sig_92 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg3_fsm_4 : STD_LOGIC;
    signal ap_sig_102 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg4_fsm_5 : STD_LOGIC;
    signal ap_sig_112 : BOOLEAN;
    signal strm_out_V_blk_n : STD_LOGIC;
    signal ap_sig_cseq_ST_pp0_stg11_fsm_12 : STD_LOGIC;
    signal ap_sig_123 : BOOLEAN;
    signal ap_reg_ppstg_exitcond_reg_403_pp0_iter13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg0_fsm_1 : STD_LOGIC;
    signal ap_sig_134 : BOOLEAN;
    signal ap_reg_ppstg_exitcond_reg_403_pp0_iter14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg5_fsm_6 : STD_LOGIC;
    signal ap_sig_158 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg6_fsm_7 : STD_LOGIC;
    signal ap_sig_168 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg7_fsm_8 : STD_LOGIC;
    signal ap_sig_178 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg8_fsm_9 : STD_LOGIC;
    signal ap_sig_188 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg9_fsm_10 : STD_LOGIC;
    signal ap_sig_198 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg10_fsm_11 : STD_LOGIC;
    signal ap_sig_208 : BOOLEAN;
    signal proc_reg_90 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_107_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_136 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_220 : BOOLEAN;
    signal ap_sig_228 : BOOLEAN;
    signal ap_reg_ppstg_exitcond_reg_403_pp0_iter12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_238 : BOOLEAN;
    signal grp_fu_111_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_143 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_149 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_115_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_155 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_exitcond_reg_403_pp0_iter11 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_161 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_119_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_166 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_177 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond_fu_183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_403_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_403_pp0_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_403_pp0_iter3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_403_pp0_iter4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_403_pp0_iter5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_403_pp0_iter6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_403_pp0_iter7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_403_pp0_iter8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_403_pp0_iter9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_403_pp0_iter10 : STD_LOGIC_VECTOR (0 downto 0);
    signal proc_1_fu_189_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal proc_1_reg_407 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_20_reg_412 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_412_pp0_iter1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_412_pp0_iter2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_412_pp0_iter3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_412_pp0_iter4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_412_pp0_iter5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_412_pp0_iter6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_412_pp0_iter7 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_412_pp0_iter8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_412_pp0_iter9 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_412_pp0_iter10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_20_reg_412_pp0_iter11 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_reg_419 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_21_reg_419_pp0_iter1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_21_reg_419_pp0_iter2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_21_reg_419_pp0_iter3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_21_reg_419_pp0_iter4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_21_reg_419_pp0_iter5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_21_reg_419_pp0_iter6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_21_reg_419_pp0_iter7 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_21_reg_419_pp0_iter8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_21_reg_419_pp0_iter9 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_21_reg_419_pp0_iter10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_21_reg_419_pp0_iter11 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_22_reg_426 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_22_reg_426_pp0_iter1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_22_reg_426_pp0_iter2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_22_reg_426_pp0_iter3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_22_reg_426_pp0_iter4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_22_reg_426_pp0_iter5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_22_reg_426_pp0_iter6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_22_reg_426_pp0_iter7 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_22_reg_426_pp0_iter8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_22_reg_426_pp0_iter9 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_22_reg_426_pp0_iter10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_22_reg_426_pp0_iter11 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_reg_433 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_433_pp0_iter1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_433_pp0_iter2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_433_pp0_iter3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_433_pp0_iter4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_433_pp0_iter5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_433_pp0_iter6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_433_pp0_iter7 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_433_pp0_iter8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_433_pp0_iter9 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_433_pp0_iter10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_23_reg_433_pp0_iter11 : STD_LOGIC_VECTOR (31 downto 0);
    signal u1_1_reg_440 : STD_LOGIC_VECTOR (31 downto 0);
    signal cosA_half_reg_445 : STD_LOGIC_VECTOR (31 downto 0);
    signal sinA_half_reg_452 : STD_LOGIC_VECTOR (31 downto 0);
    signal cosB_half_reg_459 : STD_LOGIC_VECTOR (31 downto 0);
    signal sinB_half_reg_465 : STD_LOGIC_VECTOR (31 downto 0);
    signal a2_assign_1_fu_204_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a2_assign_fu_218_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_reg_481 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i1_reg_486 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_i3_reg_491 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_i_reg_496 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_i1_reg_501 : STD_LOGIC_VECTOR (31 downto 0);
    signal vz_int_1_reg_506 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_vz_int_1_reg_506_pp0_iter12 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_vz_int_1_reg_506_pp0_iter13 : STD_LOGIC_VECTOR (31 downto 0);
    signal vy_int_1_reg_515 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_vy_int_1_reg_515_pp0_iter12 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_vy_int_1_reg_515_pp0_iter13 : STD_LOGIC_VECTOR (31 downto 0);
    signal vy_int_fu_232_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal vy_int_reg_523 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_vy_int_reg_523_pp0_iter12 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_vy_int_reg_523_pp0_iter13 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_13_reg_530 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_13_reg_530_pp0_iter12 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_13_reg_530_pp0_iter13 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_reg_537 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_14_reg_537_pp0_iter12 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_14_reg_537_pp0_iter13 : STD_LOGIC_VECTOR (31 downto 0);
    signal uy_int_fu_246_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal uy_int_reg_544 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_uy_int_reg_544_pp0_iter13 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_i6_reg_550 : STD_LOGIC_VECTOR (31 downto 0);
    signal z_out1_reg_555 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_out_int_reg_560 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_123_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_567 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i7_reg_572 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_i9_reg_577 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_fu_286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_582 : STD_LOGIC_VECTOR (0 downto 0);
    signal w_out_3_fu_301_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_out_3_reg_588 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_write_assign_9_to_int_fu_308_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_write_assign_9_to_int_reg_593 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_fu_344_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_598 : STD_LOGIC_VECTOR (0 downto 0);
    signal vx_int_fu_387_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal vx_int_reg_605 : STD_LOGIC_VECTOR (31 downto 0);
    signal vy_int_2_fu_392_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal vy_int_2_reg_610 : STD_LOGIC_VECTOR (31 downto 0);
    signal vz_int_fu_397_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal vz_int_reg_615 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dut_calc_angle_float_float_s_fu_101_A_r : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dut_calc_angle_float_float_s_fu_101_A_i : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dut_calc_angle_float_float_s_fu_101_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dut_calc_angle_float_float_s_fu_101_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dut_calc_angle_float_float_s_fu_101_ap_ce : STD_LOGIC;
    signal proc_phi_fu_94_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal z_out_3_fu_359_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal vw_int_3_fu_380_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_107_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_107_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_111_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_111_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_115_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_115_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_119_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_119_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_123_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_to_int_fu_195_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_neg_fu_198_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_to_int_fu_209_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_neg_fu_212_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal vy_int_to_int_fu_223_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal vy_int_neg_fu_226_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal uy_int_to_int_fu_237_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal uy_int_neg_fu_240_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_write_assign_6_to_int_fu_251_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_254_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_264_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs_fu_274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs_fu_268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal w_out_neg_fu_291_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal w_out_fu_297_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_312_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_fu_322_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs3_fu_332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs2_fu_326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal z_out_neg_fu_350_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal z_out_fu_355_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal vw_int_to_int_fu_367_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal vw_int_neg_fu_370_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal vw_int_fu_376_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_107_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_107_ce : STD_LOGIC;
    signal grp_fu_111_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_111_ce : STD_LOGIC;
    signal grp_fu_115_ce : STD_LOGIC;
    signal grp_fu_119_ce : STD_LOGIC;
    signal ap_sig_cseq_ST_st181_fsm_13 : STD_LOGIC;
    signal ap_sig_847 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_sig_897 : BOOLEAN;

    component dut_calc_angle_float_float_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        A_r : IN STD_LOGIC_VECTOR (31 downto 0);
        A_i : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component dut_faddfsub_32ns_32ns_32_5_full_dsp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dut_fmul_32ns_32ns_32_4_max_dsp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dut_fcmp_32ns_32ns_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    grp_dut_calc_angle_float_float_s_fu_101 : component dut_calc_angle_float_float_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        A_r => grp_dut_calc_angle_float_float_s_fu_101_A_r,
        A_i => grp_dut_calc_angle_float_float_s_fu_101_A_i,
        ap_return_0 => grp_dut_calc_angle_float_float_s_fu_101_ap_return_0,
        ap_return_1 => grp_dut_calc_angle_float_float_s_fu_101_ap_return_1,
        ap_ce => grp_dut_calc_angle_float_float_s_fu_101_ap_ce);

    dut_faddfsub_32ns_32ns_32_5_full_dsp_U19 : component dut_faddfsub_32ns_32ns_32_5_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_107_p0,
        din1 => grp_fu_107_p1,
        opcode => grp_fu_107_opcode,
        ce => grp_fu_107_ce,
        dout => grp_fu_107_p2);

    dut_faddfsub_32ns_32ns_32_5_full_dsp_U20 : component dut_faddfsub_32ns_32ns_32_5_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_111_p0,
        din1 => grp_fu_111_p1,
        opcode => grp_fu_111_opcode,
        ce => grp_fu_111_ce,
        dout => grp_fu_111_p2);

    dut_fmul_32ns_32ns_32_4_max_dsp_U21 : component dut_fmul_32ns_32ns_32_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_115_p0,
        din1 => grp_fu_115_p1,
        ce => grp_fu_115_ce,
        dout => grp_fu_115_p2);

    dut_fmul_32ns_32ns_32_4_max_dsp_U22 : component dut_fmul_32ns_32ns_32_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_119_p0,
        din1 => grp_fu_119_p1,
        ce => grp_fu_119_ce,
        dout => grp_fu_119_p2);

    dut_fcmp_32ns_32ns_1_1_U23 : component dut_fcmp_32ns_32ns_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din0 => grp_fu_123_p0,
        din1 => ap_const_lv32_0,
        opcode => ap_const_lv5_4,
        dout => grp_fu_123_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_238)) and not((ap_const_lv1_0 = exitcond_fu_183_p2)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((exitcond_reg_403 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and ap_sig_238)))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
                elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and ap_sig_238)) and not((exitcond_reg_403 = ap_const_lv1_0))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and ap_sig_238)))) then 
                    ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and ap_sig_238)))) then 
                    ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and ap_sig_238)))) then 
                    ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and ap_sig_238)))) then 
                    ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and ap_sig_238)))) then 
                    ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and ap_sig_238)))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and ap_sig_238)))) then 
                    ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and ap_sig_238)))) then 
                    ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and ap_sig_238)))) then 
                    ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and ap_sig_238)))) then 
                    ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and ap_sig_238)))) then 
                    ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and ap_sig_238)))) then 
                    ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and ap_sig_238)))) then 
                    ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
                end if; 
            end if;
        end if;
    end process;


    proc_reg_90_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond_reg_403 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_238)))) then 
                proc_reg_90 <= proc_1_reg_407;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                proc_reg_90 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_238)))) then
                ap_reg_ppstg_exitcond_reg_403_pp0_iter1 <= exitcond_reg_403;
                ap_reg_ppstg_exitcond_reg_403_pp0_iter10 <= ap_reg_ppstg_exitcond_reg_403_pp0_iter9;
                ap_reg_ppstg_exitcond_reg_403_pp0_iter11 <= ap_reg_ppstg_exitcond_reg_403_pp0_iter10;
                ap_reg_ppstg_exitcond_reg_403_pp0_iter12 <= ap_reg_ppstg_exitcond_reg_403_pp0_iter11;
                ap_reg_ppstg_exitcond_reg_403_pp0_iter13 <= ap_reg_ppstg_exitcond_reg_403_pp0_iter12;
                ap_reg_ppstg_exitcond_reg_403_pp0_iter14 <= ap_reg_ppstg_exitcond_reg_403_pp0_iter13;
                ap_reg_ppstg_exitcond_reg_403_pp0_iter2 <= ap_reg_ppstg_exitcond_reg_403_pp0_iter1;
                ap_reg_ppstg_exitcond_reg_403_pp0_iter3 <= ap_reg_ppstg_exitcond_reg_403_pp0_iter2;
                ap_reg_ppstg_exitcond_reg_403_pp0_iter4 <= ap_reg_ppstg_exitcond_reg_403_pp0_iter3;
                ap_reg_ppstg_exitcond_reg_403_pp0_iter5 <= ap_reg_ppstg_exitcond_reg_403_pp0_iter4;
                ap_reg_ppstg_exitcond_reg_403_pp0_iter6 <= ap_reg_ppstg_exitcond_reg_403_pp0_iter5;
                ap_reg_ppstg_exitcond_reg_403_pp0_iter7 <= ap_reg_ppstg_exitcond_reg_403_pp0_iter6;
                ap_reg_ppstg_exitcond_reg_403_pp0_iter8 <= ap_reg_ppstg_exitcond_reg_403_pp0_iter7;
                ap_reg_ppstg_exitcond_reg_403_pp0_iter9 <= ap_reg_ppstg_exitcond_reg_403_pp0_iter8;
                exitcond_reg_403 <= exitcond_fu_183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220)))) then
                ap_reg_ppstg_tmp_13_reg_530_pp0_iter12 <= tmp_13_reg_530;
                ap_reg_ppstg_tmp_13_reg_530_pp0_iter13 <= ap_reg_ppstg_tmp_13_reg_530_pp0_iter12;
                ap_reg_ppstg_tmp_14_reg_537_pp0_iter12 <= tmp_14_reg_537;
                ap_reg_ppstg_tmp_14_reg_537_pp0_iter13 <= ap_reg_ppstg_tmp_14_reg_537_pp0_iter12;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228))))) then
                ap_reg_ppstg_tmp_20_reg_412_pp0_iter1 <= tmp_20_reg_412;
                ap_reg_ppstg_tmp_20_reg_412_pp0_iter10 <= ap_reg_ppstg_tmp_20_reg_412_pp0_iter9;
                ap_reg_ppstg_tmp_20_reg_412_pp0_iter11 <= ap_reg_ppstg_tmp_20_reg_412_pp0_iter10;
                ap_reg_ppstg_tmp_20_reg_412_pp0_iter2 <= ap_reg_ppstg_tmp_20_reg_412_pp0_iter1;
                ap_reg_ppstg_tmp_20_reg_412_pp0_iter3 <= ap_reg_ppstg_tmp_20_reg_412_pp0_iter2;
                ap_reg_ppstg_tmp_20_reg_412_pp0_iter4 <= ap_reg_ppstg_tmp_20_reg_412_pp0_iter3;
                ap_reg_ppstg_tmp_20_reg_412_pp0_iter5 <= ap_reg_ppstg_tmp_20_reg_412_pp0_iter4;
                ap_reg_ppstg_tmp_20_reg_412_pp0_iter6 <= ap_reg_ppstg_tmp_20_reg_412_pp0_iter5;
                ap_reg_ppstg_tmp_20_reg_412_pp0_iter7 <= ap_reg_ppstg_tmp_20_reg_412_pp0_iter6;
                ap_reg_ppstg_tmp_20_reg_412_pp0_iter8 <= ap_reg_ppstg_tmp_20_reg_412_pp0_iter7;
                ap_reg_ppstg_tmp_20_reg_412_pp0_iter9 <= ap_reg_ppstg_tmp_20_reg_412_pp0_iter8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228))))) then
                ap_reg_ppstg_tmp_21_reg_419_pp0_iter1 <= tmp_21_reg_419;
                ap_reg_ppstg_tmp_21_reg_419_pp0_iter10 <= ap_reg_ppstg_tmp_21_reg_419_pp0_iter9;
                ap_reg_ppstg_tmp_21_reg_419_pp0_iter11 <= ap_reg_ppstg_tmp_21_reg_419_pp0_iter10;
                ap_reg_ppstg_tmp_21_reg_419_pp0_iter2 <= ap_reg_ppstg_tmp_21_reg_419_pp0_iter1;
                ap_reg_ppstg_tmp_21_reg_419_pp0_iter3 <= ap_reg_ppstg_tmp_21_reg_419_pp0_iter2;
                ap_reg_ppstg_tmp_21_reg_419_pp0_iter4 <= ap_reg_ppstg_tmp_21_reg_419_pp0_iter3;
                ap_reg_ppstg_tmp_21_reg_419_pp0_iter5 <= ap_reg_ppstg_tmp_21_reg_419_pp0_iter4;
                ap_reg_ppstg_tmp_21_reg_419_pp0_iter6 <= ap_reg_ppstg_tmp_21_reg_419_pp0_iter5;
                ap_reg_ppstg_tmp_21_reg_419_pp0_iter7 <= ap_reg_ppstg_tmp_21_reg_419_pp0_iter6;
                ap_reg_ppstg_tmp_21_reg_419_pp0_iter8 <= ap_reg_ppstg_tmp_21_reg_419_pp0_iter7;
                ap_reg_ppstg_tmp_21_reg_419_pp0_iter9 <= ap_reg_ppstg_tmp_21_reg_419_pp0_iter8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228))))) then
                ap_reg_ppstg_tmp_22_reg_426_pp0_iter1 <= tmp_22_reg_426;
                ap_reg_ppstg_tmp_22_reg_426_pp0_iter10 <= ap_reg_ppstg_tmp_22_reg_426_pp0_iter9;
                ap_reg_ppstg_tmp_22_reg_426_pp0_iter11 <= ap_reg_ppstg_tmp_22_reg_426_pp0_iter10;
                ap_reg_ppstg_tmp_22_reg_426_pp0_iter2 <= ap_reg_ppstg_tmp_22_reg_426_pp0_iter1;
                ap_reg_ppstg_tmp_22_reg_426_pp0_iter3 <= ap_reg_ppstg_tmp_22_reg_426_pp0_iter2;
                ap_reg_ppstg_tmp_22_reg_426_pp0_iter4 <= ap_reg_ppstg_tmp_22_reg_426_pp0_iter3;
                ap_reg_ppstg_tmp_22_reg_426_pp0_iter5 <= ap_reg_ppstg_tmp_22_reg_426_pp0_iter4;
                ap_reg_ppstg_tmp_22_reg_426_pp0_iter6 <= ap_reg_ppstg_tmp_22_reg_426_pp0_iter5;
                ap_reg_ppstg_tmp_22_reg_426_pp0_iter7 <= ap_reg_ppstg_tmp_22_reg_426_pp0_iter6;
                ap_reg_ppstg_tmp_22_reg_426_pp0_iter8 <= ap_reg_ppstg_tmp_22_reg_426_pp0_iter7;
                ap_reg_ppstg_tmp_22_reg_426_pp0_iter9 <= ap_reg_ppstg_tmp_22_reg_426_pp0_iter8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228))))) then
                ap_reg_ppstg_tmp_23_reg_433_pp0_iter1 <= tmp_23_reg_433;
                ap_reg_ppstg_tmp_23_reg_433_pp0_iter10 <= ap_reg_ppstg_tmp_23_reg_433_pp0_iter9;
                ap_reg_ppstg_tmp_23_reg_433_pp0_iter11 <= ap_reg_ppstg_tmp_23_reg_433_pp0_iter10;
                ap_reg_ppstg_tmp_23_reg_433_pp0_iter2 <= ap_reg_ppstg_tmp_23_reg_433_pp0_iter1;
                ap_reg_ppstg_tmp_23_reg_433_pp0_iter3 <= ap_reg_ppstg_tmp_23_reg_433_pp0_iter2;
                ap_reg_ppstg_tmp_23_reg_433_pp0_iter4 <= ap_reg_ppstg_tmp_23_reg_433_pp0_iter3;
                ap_reg_ppstg_tmp_23_reg_433_pp0_iter5 <= ap_reg_ppstg_tmp_23_reg_433_pp0_iter4;
                ap_reg_ppstg_tmp_23_reg_433_pp0_iter6 <= ap_reg_ppstg_tmp_23_reg_433_pp0_iter5;
                ap_reg_ppstg_tmp_23_reg_433_pp0_iter7 <= ap_reg_ppstg_tmp_23_reg_433_pp0_iter6;
                ap_reg_ppstg_tmp_23_reg_433_pp0_iter8 <= ap_reg_ppstg_tmp_23_reg_433_pp0_iter7;
                ap_reg_ppstg_tmp_23_reg_433_pp0_iter9 <= ap_reg_ppstg_tmp_23_reg_433_pp0_iter8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220)))) then
                ap_reg_ppstg_uy_int_reg_544_pp0_iter13 <= uy_int_reg_544;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220)))) then
                ap_reg_ppstg_vy_int_1_reg_515_pp0_iter12 <= vy_int_1_reg_515;
                ap_reg_ppstg_vy_int_1_reg_515_pp0_iter13 <= ap_reg_ppstg_vy_int_1_reg_515_pp0_iter12;
                ap_reg_ppstg_vz_int_1_reg_506_pp0_iter12 <= vz_int_1_reg_506;
                ap_reg_ppstg_vz_int_1_reg_506_pp0_iter13 <= ap_reg_ppstg_vz_int_1_reg_506_pp0_iter12;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220)))) then
                ap_reg_ppstg_vy_int_reg_523_pp0_iter12 <= vy_int_reg_523;
                ap_reg_ppstg_vy_int_reg_523_pp0_iter13 <= ap_reg_ppstg_vy_int_reg_523_pp0_iter12;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter14) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228))))) then
                c_write_assign_9_to_int_reg_593 <= c_write_assign_9_to_int_fu_308_p1;
                tmp_10_reg_598 <= tmp_10_fu_344_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it10) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter10))) then
                cosA_half_reg_445 <= grp_dut_calc_angle_float_float_s_fu_101_ap_return_0;
                sinA_half_reg_452 <= grp_dut_calc_angle_float_float_s_fu_101_ap_return_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it10) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter10))) then
                cosB_half_reg_459 <= grp_dut_calc_angle_float_float_s_fu_101_ap_return_0;
                sinB_half_reg_465 <= grp_dut_calc_angle_float_float_s_fu_101_ap_return_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_238)))) then
                proc_1_reg_407 <= proc_1_fu_189_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_403 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter12)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_238))))) then
                reg_136 <= grp_fu_107_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_403 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and ap_sig_238))))) then
                reg_143 <= grp_fu_111_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_403 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter12)))) then
                reg_149 <= grp_fu_107_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter11)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter12)))) then
                reg_155 <= grp_fu_115_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter12)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and ap_sig_238)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter11)))) then
                reg_161 <= grp_fu_115_p2;
                reg_166 <= grp_fu_119_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter12)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_238)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter11)))) then
                reg_171 <= grp_fu_115_p2;
                reg_177 <= grp_fu_119_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter11))) then
                tmp_13_reg_530 <= grp_fu_107_p2;
                tmp_14_reg_537 <= grp_fu_111_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_403 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228))))) then
                tmp_20_reg_412 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_403 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228))))) then
                tmp_21_reg_419 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_403 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228))))) then
                tmp_22_reg_426 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_403 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228))))) then
                tmp_23_reg_433 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter11))) then
                tmp_3_i1_reg_501 <= grp_fu_119_p2;
                tmp_3_i_reg_496 <= grp_fu_115_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter11))) then
                tmp_3_i3_reg_491 <= grp_fu_119_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter12))) then
                tmp_3_i6_reg_550 <= grp_fu_115_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220)))) then
                tmp_3_i9_reg_577 <= grp_fu_119_p2;
                tmp_i7_reg_572 <= grp_fu_115_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter13) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228))))) then
                tmp_5_reg_567 <= grp_fu_123_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220)))) then
                tmp_6_reg_582 <= tmp_6_fu_286_p2;
                w_out_3_reg_588 <= w_out_3_fu_301_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter11))) then
                tmp_i1_reg_486 <= grp_fu_119_p2;
                tmp_i_reg_481 <= grp_fu_115_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_403 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220)))) then
                u1_1_reg_440 <= grp_fu_111_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter12))) then
                uy_int_reg_544 <= uy_int_fu_246_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220)))) then
                vx_int_reg_605 <= vx_int_fu_387_p3;
                vy_int_2_reg_610 <= vy_int_2_fu_392_p3;
                vz_int_reg_615 <= vz_int_fu_397_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter11))) then
                vy_int_1_reg_515 <= grp_fu_111_p2;
                vz_int_1_reg_506 <= grp_fu_107_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter11))) then
                vy_int_reg_523 <= vy_int_fu_232_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter13) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228))))) then
                w_out_int_reg_560 <= grp_fu_107_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and ap_sig_238)))) then
                z_out1_reg_555 <= grp_fu_107_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it13, ap_reg_ppiten_pp0_it14, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_220, ap_sig_228, ap_sig_238, exitcond_fu_183_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_pp0_stg0_fsm_1 => 
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_238)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_238)) and not((ap_const_lv1_0 = exitcond_fu_183_p2)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg1_fsm_2;
                elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_238)) and not((ap_const_lv1_0 = exitcond_fu_183_p2)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))) then
                    ap_NS_fsm <= ap_ST_st181_fsm_13;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                end if;
            when ap_ST_pp0_stg1_fsm_2 => 
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228)))) then
                    ap_NS_fsm <= ap_ST_pp0_stg2_fsm_3;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg1_fsm_2;
                end if;
            when ap_ST_pp0_stg2_fsm_3 => 
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228)))) then
                    ap_NS_fsm <= ap_ST_pp0_stg3_fsm_4;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg2_fsm_3;
                end if;
            when ap_ST_pp0_stg3_fsm_4 => 
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228)))) then
                    ap_NS_fsm <= ap_ST_pp0_stg4_fsm_5;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg3_fsm_4;
                end if;
            when ap_ST_pp0_stg4_fsm_5 => 
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228)))) then
                    ap_NS_fsm <= ap_ST_pp0_stg5_fsm_6;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg4_fsm_5;
                end if;
            when ap_ST_pp0_stg5_fsm_6 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))) then
                    ap_NS_fsm <= ap_ST_pp0_stg6_fsm_7;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg5_fsm_6;
                end if;
            when ap_ST_pp0_stg6_fsm_7 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))) then
                    ap_NS_fsm <= ap_ST_pp0_stg7_fsm_8;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg6_fsm_7;
                end if;
            when ap_ST_pp0_stg7_fsm_8 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))) then
                    ap_NS_fsm <= ap_ST_pp0_stg8_fsm_9;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg7_fsm_8;
                end if;
            when ap_ST_pp0_stg8_fsm_9 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))) then
                    ap_NS_fsm <= ap_ST_pp0_stg9_fsm_10;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg8_fsm_9;
                end if;
            when ap_ST_pp0_stg9_fsm_10 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))) then
                    ap_NS_fsm <= ap_ST_pp0_stg10_fsm_11;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg9_fsm_10;
                end if;
            when ap_ST_pp0_stg10_fsm_11 => 
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it13)))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg11_fsm_12;
                elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it13)))) then
                    ap_NS_fsm <= ap_ST_st181_fsm_13;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg10_fsm_11;
                end if;
            when ap_ST_pp0_stg11_fsm_12 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and ap_sig_238))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg11_fsm_12;
                end if;
            when ap_ST_st181_fsm_13 => 
                ap_NS_fsm <= ap_ST_st1_fsm_0;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXX";
        end case;
    end process;
    a2_assign_1_fu_204_p1 <= tmp_9_neg_fu_198_p2;
    a2_assign_fu_218_p1 <= tmp_8_neg_fu_212_p2;

    ap_done_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0, ap_sig_cseq_ST_st181_fsm_13)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0)) or (ap_const_logic_1 = ap_sig_cseq_ST_st181_fsm_13))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_sig_cseq_ST_st181_fsm_13)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st181_fsm_13)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_102_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_102 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    ap_sig_112_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_112 <= (ap_const_lv1_1 = ap_CS_fsm(5 downto 5));
    end process;


    ap_sig_123_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_123 <= (ap_const_lv1_1 = ap_CS_fsm(12 downto 12));
    end process;


    ap_sig_134_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_134 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_158_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_158 <= (ap_const_lv1_1 = ap_CS_fsm(6 downto 6));
    end process;


    ap_sig_168_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_168 <= (ap_const_lv1_1 = ap_CS_fsm(7 downto 7));
    end process;


    ap_sig_178_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_178 <= (ap_const_lv1_1 = ap_CS_fsm(8 downto 8));
    end process;


    ap_sig_188_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_188 <= (ap_const_lv1_1 = ap_CS_fsm(9 downto 9));
    end process;


    ap_sig_198_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_198 <= (ap_const_lv1_1 = ap_CS_fsm(10 downto 10));
    end process;


    ap_sig_208_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_208 <= (ap_const_lv1_1 = ap_CS_fsm(11 downto 11));
    end process;


    ap_sig_220_assign_proc : process(strm_out_V_full_n, ap_reg_ppstg_exitcond_reg_403_pp0_iter14)
    begin
                ap_sig_220 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter14) and (strm_out_V_full_n = ap_const_logic_0));
    end process;


    ap_sig_228_assign_proc : process(strm_in_V_empty_n, exitcond_reg_403)
    begin
                ap_sig_228 <= ((exitcond_reg_403 = ap_const_lv1_0) and (strm_in_V_empty_n = ap_const_logic_0));
    end process;


    ap_sig_238_assign_proc : process(strm_out_V_full_n, ap_reg_ppstg_exitcond_reg_403_pp0_iter13)
    begin
                ap_sig_238 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter13) and (strm_out_V_full_n = ap_const_logic_0));
    end process;


    ap_sig_31_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_31 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_50_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_50 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_847_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_847 <= (ap_const_lv1_1 = ap_CS_fsm(13 downto 13));
    end process;


    ap_sig_897_assign_proc : process(ap_reg_ppiten_pp0_it0, exitcond_reg_403)
    begin
                ap_sig_897 <= ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_403 = ap_const_lv1_0));
    end process;


    ap_sig_92_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_92 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    ap_sig_cseq_ST_pp0_stg0_fsm_1_assign_proc : process(ap_sig_134)
    begin
        if (ap_sig_134) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg10_fsm_11_assign_proc : process(ap_sig_208)
    begin
        if (ap_sig_208) then 
            ap_sig_cseq_ST_pp0_stg10_fsm_11 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg10_fsm_11 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg11_fsm_12_assign_proc : process(ap_sig_123)
    begin
        if (ap_sig_123) then 
            ap_sig_cseq_ST_pp0_stg11_fsm_12 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg11_fsm_12 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg1_fsm_2_assign_proc : process(ap_sig_50)
    begin
        if (ap_sig_50) then 
            ap_sig_cseq_ST_pp0_stg1_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg1_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg2_fsm_3_assign_proc : process(ap_sig_92)
    begin
        if (ap_sig_92) then 
            ap_sig_cseq_ST_pp0_stg2_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg2_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg3_fsm_4_assign_proc : process(ap_sig_102)
    begin
        if (ap_sig_102) then 
            ap_sig_cseq_ST_pp0_stg3_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg3_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg4_fsm_5_assign_proc : process(ap_sig_112)
    begin
        if (ap_sig_112) then 
            ap_sig_cseq_ST_pp0_stg4_fsm_5 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg4_fsm_5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg5_fsm_6_assign_proc : process(ap_sig_158)
    begin
        if (ap_sig_158) then 
            ap_sig_cseq_ST_pp0_stg5_fsm_6 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg5_fsm_6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg6_fsm_7_assign_proc : process(ap_sig_168)
    begin
        if (ap_sig_168) then 
            ap_sig_cseq_ST_pp0_stg6_fsm_7 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg6_fsm_7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg7_fsm_8_assign_proc : process(ap_sig_178)
    begin
        if (ap_sig_178) then 
            ap_sig_cseq_ST_pp0_stg7_fsm_8 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg7_fsm_8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg8_fsm_9_assign_proc : process(ap_sig_188)
    begin
        if (ap_sig_188) then 
            ap_sig_cseq_ST_pp0_stg8_fsm_9 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg8_fsm_9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg9_fsm_10_assign_proc : process(ap_sig_198)
    begin
        if (ap_sig_198) then 
            ap_sig_cseq_ST_pp0_stg9_fsm_10 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg9_fsm_10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st181_fsm_13_assign_proc : process(ap_sig_847)
    begin
        if (ap_sig_847) then 
            ap_sig_cseq_ST_st181_fsm_13 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st181_fsm_13 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_31)
    begin
        if (ap_sig_31) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;

    c_write_assign_6_to_int_fu_251_p1 <= w_out_int_reg_560;
    c_write_assign_9_to_int_fu_308_p1 <= reg_136;
    exitcond_fu_183_p2 <= "1" when (proc_phi_fu_94_p4 = ap_const_lv6_32) else "0";

    grp_dut_calc_angle_float_float_s_fu_101_A_i_assign_proc : process(ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg10_fsm_11, reg_136, reg_143, ap_sig_897)
    begin
        if (ap_sig_897) then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12)) then 
                grp_dut_calc_angle_float_float_s_fu_101_A_i <= reg_143;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11)) then 
                grp_dut_calc_angle_float_float_s_fu_101_A_i <= reg_136;
            else 
                grp_dut_calc_angle_float_float_s_fu_101_A_i <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_dut_calc_angle_float_float_s_fu_101_A_i <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dut_calc_angle_float_float_s_fu_101_A_r_assign_proc : process(ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg10_fsm_11, reg_149, u1_1_reg_440, ap_sig_897)
    begin
        if (ap_sig_897) then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12)) then 
                grp_dut_calc_angle_float_float_s_fu_101_A_r <= u1_1_reg_440;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11)) then 
                grp_dut_calc_angle_float_float_s_fu_101_A_r <= reg_149;
            else 
                grp_dut_calc_angle_float_float_s_fu_101_A_r <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_dut_calc_angle_float_float_s_fu_101_A_r <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dut_calc_angle_float_float_s_fu_101_ap_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it13, ap_reg_ppiten_pp0_it14, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_220, ap_sig_228, ap_sig_238)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_238))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and ap_sig_238))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))))) then 
            grp_dut_calc_angle_float_float_s_fu_101_ap_ce <= ap_const_logic_1;
        else 
            grp_dut_calc_angle_float_float_s_fu_101_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_107_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it13, ap_reg_ppiten_pp0_it14, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_220, ap_sig_228, ap_sig_238)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_238))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and ap_sig_238))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))))) then 
            grp_fu_107_ce <= ap_const_logic_1;
        else 
            grp_fu_107_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_107_opcode_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it11, ap_reg_ppiten_pp0_it12, ap_reg_ppiten_pp0_it13, ap_reg_ppiten_pp0_it14, exitcond_reg_403, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_reg_ppstg_exitcond_reg_403_pp0_iter13, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_220, ap_sig_228, ap_reg_ppstg_exitcond_reg_403_pp0_iter12, ap_sig_238, ap_reg_ppstg_exitcond_reg_403_pp0_iter11)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_403 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220)))) then 
            grp_fu_107_opcode <= ap_const_lv2_1;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_238)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter11)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_403 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter11)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter11)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter12)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter12)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter12)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))))) then 
            grp_fu_107_opcode <= ap_const_lv2_0;
        else 
            grp_fu_107_opcode <= "XX";
        end if; 
    end process;


    grp_fu_107_p0_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it11, ap_reg_ppiten_pp0_it12, ap_reg_ppiten_pp0_it13, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg10_fsm_11, reg_155, reg_161, reg_171, tmp_22_reg_426, tmp_23_reg_433, tmp_i_reg_481, tmp_i7_reg_572)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9))) then 
            grp_fu_107_p0 <= tmp_i7_reg_572;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11))) then 
            grp_fu_107_p0 <= reg_155;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12))) then 
            grp_fu_107_p0 <= reg_171;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8)))) then 
            grp_fu_107_p0 <= reg_161;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)))) then 
            grp_fu_107_p0 <= tmp_i_reg_481;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            grp_fu_107_p0 <= tmp_23_reg_433;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            grp_fu_107_p0 <= tmp_22_reg_426;
        else 
            grp_fu_107_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_107_p1_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it11, ap_reg_ppiten_pp0_it12, ap_reg_ppiten_pp0_it13, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg10_fsm_11, reg_155, reg_166, reg_177, tmp_20_reg_412, tmp_21_reg_419, tmp_3_i_reg_496, tmp_3_i6_reg_550, tmp_3_i9_reg_577)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9))) then 
            grp_fu_107_p1 <= tmp_3_i9_reg_577;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11))) then 
            grp_fu_107_p1 <= tmp_3_i6_reg_550;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12))) then 
            grp_fu_107_p1 <= reg_177;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8)))) then 
            grp_fu_107_p1 <= reg_166;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            grp_fu_107_p1 <= tmp_3_i_reg_496;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            grp_fu_107_p1 <= reg_155;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            grp_fu_107_p1 <= tmp_20_reg_412;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            grp_fu_107_p1 <= tmp_21_reg_419;
        else 
            grp_fu_107_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_111_ce_assign_proc : process(ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it13, ap_reg_ppiten_pp0_it14, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_220, ap_sig_228, ap_sig_238)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and ap_sig_238))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))))) then 
            grp_fu_111_ce <= ap_const_logic_1;
        else 
            grp_fu_111_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_111_opcode_assign_proc : process(ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it11, ap_reg_ppiten_pp0_it12, ap_reg_ppiten_pp0_it14, exitcond_reg_403, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_220, ap_sig_228, ap_reg_ppstg_exitcond_reg_403_pp0_iter12, ap_reg_ppstg_exitcond_reg_403_pp0_iter11)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_403 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228))))) then 
            grp_fu_111_opcode <= ap_const_lv2_1;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter11)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter11)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter12)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_403 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))))) then 
            grp_fu_111_opcode <= ap_const_lv2_0;
        else 
            grp_fu_111_opcode <= "XX";
        end if; 
    end process;


    grp_fu_111_p0_assign_proc : process(ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it11, ap_reg_ppiten_pp0_it12, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, reg_171, tmp_22_reg_426, tmp_23_reg_433, tmp_i1_reg_486)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8))) then 
            grp_fu_111_p0 <= reg_171;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)))) then 
            grp_fu_111_p0 <= tmp_i1_reg_486;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            grp_fu_111_p0 <= tmp_23_reg_433;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            grp_fu_111_p0 <= tmp_22_reg_426;
        else 
            grp_fu_111_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_111_p1_assign_proc : process(ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it11, ap_reg_ppiten_pp0_it12, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, reg_177, tmp_20_reg_412, tmp_21_reg_419, tmp_3_i3_reg_491, tmp_3_i1_reg_501)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8))) then 
            grp_fu_111_p1 <= reg_177;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            grp_fu_111_p1 <= tmp_3_i1_reg_501;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            grp_fu_111_p1 <= tmp_3_i3_reg_491;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            grp_fu_111_p1 <= tmp_20_reg_412;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            grp_fu_111_p1 <= tmp_21_reg_419;
        else 
            grp_fu_111_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_115_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it13, ap_reg_ppiten_pp0_it14, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_220, ap_sig_228, ap_sig_238)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_238))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and ap_sig_238))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))))) then 
            grp_fu_115_ce <= ap_const_logic_1;
        else 
            grp_fu_115_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_115_p0_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it10, ap_reg_ppiten_pp0_it11, ap_reg_ppiten_pp0_it12, ap_reg_ppiten_pp0_it13, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_reg_ppstg_tmp_20_reg_412_pp0_iter11, ap_reg_ppstg_tmp_22_reg_426_pp0_iter11, cosA_half_reg_445, sinA_half_reg_452, a2_assign_1_fu_204_p1, tmp_13_reg_530, ap_reg_ppstg_tmp_14_reg_537_pp0_iter12, uy_int_fu_246_p1)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            grp_fu_115_p0 <= ap_reg_ppstg_tmp_14_reg_537_pp0_iter12;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            grp_fu_115_p0 <= uy_int_fu_246_p1;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            grp_fu_115_p0 <= tmp_13_reg_530;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3)))) then 
            grp_fu_115_p0 <= ap_reg_ppstg_tmp_22_reg_426_pp0_iter11;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9)))) then 
            grp_fu_115_p0 <= ap_reg_ppstg_tmp_20_reg_412_pp0_iter11;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            grp_fu_115_p0 <= sinA_half_reg_452;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it10) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12))) then 
            grp_fu_115_p0 <= a2_assign_1_fu_204_p1;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it10) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11))) then 
            grp_fu_115_p0 <= cosA_half_reg_445;
        else 
            grp_fu_115_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_115_p1_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it10, ap_reg_ppiten_pp0_it11, ap_reg_ppiten_pp0_it12, ap_reg_ppiten_pp0_it13, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, reg_136, reg_149, cosB_half_reg_459, sinB_half_reg_465, vz_int_1_reg_506, vy_int_1_reg_515, z_out1_reg_555)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            grp_fu_115_p1 <= z_out1_reg_555;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7))) then 
            grp_fu_115_p1 <= reg_149;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            grp_fu_115_p1 <= reg_136;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3)))) then 
            grp_fu_115_p1 <= vy_int_1_reg_515;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10)))) then 
            grp_fu_115_p1 <= vz_int_1_reg_506;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it10) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)))) then 
            grp_fu_115_p1 <= sinB_half_reg_465;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it10) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11))) then 
            grp_fu_115_p1 <= cosB_half_reg_459;
        else 
            grp_fu_115_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_119_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it13, ap_reg_ppiten_pp0_it14, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_220, ap_sig_228, ap_sig_238)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_238))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and ap_sig_238))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))))) then 
            grp_fu_119_ce <= ap_const_logic_1;
        else 
            grp_fu_119_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_119_p0_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it10, ap_reg_ppiten_pp0_it11, ap_reg_ppiten_pp0_it12, ap_reg_ppiten_pp0_it13, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_reg_ppstg_tmp_21_reg_419_pp0_iter11, ap_reg_ppstg_tmp_23_reg_433_pp0_iter11, cosA_half_reg_445, sinA_half_reg_452, a2_assign_fu_218_p1, ap_reg_ppstg_tmp_13_reg_530_pp0_iter12)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            grp_fu_119_p0 <= ap_reg_ppstg_tmp_13_reg_530_pp0_iter12;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3)))) then 
            grp_fu_119_p0 <= ap_reg_ppstg_tmp_23_reg_433_pp0_iter11;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9)))) then 
            grp_fu_119_p0 <= ap_reg_ppstg_tmp_21_reg_419_pp0_iter11;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            grp_fu_119_p0 <= a2_assign_fu_218_p1;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it10) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12))) then 
            grp_fu_119_p0 <= cosA_half_reg_445;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it10) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11))) then 
            grp_fu_119_p0 <= sinA_half_reg_452;
        else 
            grp_fu_119_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_119_p1_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it10, ap_reg_ppiten_pp0_it11, ap_reg_ppiten_pp0_it12, ap_reg_ppiten_pp0_it13, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, reg_143, cosB_half_reg_459, sinB_half_reg_465, vz_int_1_reg_506, vy_int_fu_232_p1, vy_int_reg_523)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            grp_fu_119_p1 <= reg_143;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it12)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3)))) then 
            grp_fu_119_p1 <= vz_int_1_reg_506;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10))) then 
            grp_fu_119_p1 <= vy_int_reg_523;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9))) then 
            grp_fu_119_p1 <= vy_int_fu_232_p1;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it10) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)))) then 
            grp_fu_119_p1 <= sinB_half_reg_465;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it10) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11))) then 
            grp_fu_119_p1 <= cosB_half_reg_459;
        else 
            grp_fu_119_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_123_p0_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it13, ap_reg_ppiten_pp0_it14, ap_sig_cseq_ST_pp0_stg3_fsm_4, reg_136, w_out_int_reg_560)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14))) then 
            grp_fu_123_p0 <= reg_136;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            grp_fu_123_p0 <= w_out_int_reg_560;
        else 
            grp_fu_123_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    notlhs2_fu_326_p2 <= "0" when (tmp_7_fu_312_p4 = ap_const_lv8_FF) else "1";
    notlhs_fu_268_p2 <= "0" when (tmp_4_fu_254_p4 = ap_const_lv8_FF) else "1";
    notrhs3_fu_332_p2 <= "1" when (tmp_2_fu_322_p1 = ap_const_lv23_0) else "0";
    notrhs_fu_274_p2 <= "1" when (tmp_fu_264_p1 = ap_const_lv23_0) else "0";
    proc_1_fu_189_p2 <= std_logic_vector(unsigned(proc_phi_fu_94_p4) + unsigned(ap_const_lv6_1));

    proc_phi_fu_94_p4_assign_proc : process(ap_reg_ppiten_pp0_it1, exitcond_reg_403, ap_sig_cseq_ST_pp0_stg0_fsm_1, proc_reg_90, proc_1_reg_407)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond_reg_403 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            proc_phi_fu_94_p4 <= proc_1_reg_407;
        else 
            proc_phi_fu_94_p4 <= proc_reg_90;
        end if; 
    end process;


    strm_in_V_blk_n_assign_proc : process(strm_in_V_empty_n, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, exitcond_reg_403, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_403 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_403 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_403 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_403 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)))) then 
            strm_in_V_blk_n <= strm_in_V_empty_n;
        else 
            strm_in_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    strm_in_V_read_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it14, exitcond_reg_403, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_220, ap_sig_228)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_403 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_403 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_403 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_reg_403 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228)))))) then 
            strm_in_V_read <= ap_const_logic_1;
        else 
            strm_in_V_read <= ap_const_logic_0;
        end if; 
    end process;


    strm_out_V_blk_n_assign_proc : process(strm_out_V_full_n, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it13, ap_reg_ppiten_pp0_it14, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_reg_ppstg_exitcond_reg_403_pp0_iter13, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppstg_exitcond_reg_403_pp0_iter14, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter13)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter14)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter14)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter14)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter14)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11)))) then 
            strm_out_V_blk_n <= strm_out_V_full_n;
        else 
            strm_out_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    strm_out_V_din_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it13, ap_reg_ppiten_pp0_it14, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_reg_ppstg_exitcond_reg_403_pp0_iter13, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppstg_exitcond_reg_403_pp0_iter14, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_220, ap_sig_228, ap_sig_238, ap_reg_ppstg_tmp_13_reg_530_pp0_iter13, ap_reg_ppstg_tmp_14_reg_537_pp0_iter13, ap_reg_ppstg_uy_int_reg_544_pp0_iter13, w_out_3_reg_588, vx_int_reg_605, vy_int_2_reg_610, vz_int_reg_615, z_out_3_fu_359_p3, vw_int_3_fu_380_p3)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220)))) then 
            strm_out_V_din <= vz_int_reg_615;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220)))) then 
            strm_out_V_din <= vx_int_reg_605;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220)))) then 
            strm_out_V_din <= vy_int_2_reg_610;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220)))) then 
            strm_out_V_din <= vw_int_3_fu_380_p3;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220)))) then 
            strm_out_V_din <= ap_reg_ppstg_uy_int_reg_544_pp0_iter13;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter14) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228))))) then 
            strm_out_V_din <= ap_reg_ppstg_tmp_14_reg_537_pp0_iter13;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter14) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))))) then 
            strm_out_V_din <= ap_reg_ppstg_tmp_13_reg_530_pp0_iter13;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter14) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228))))) then 
            strm_out_V_din <= z_out_3_fu_359_p3;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_238))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter14) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228)))))) then 
            strm_out_V_din <= ap_const_lv32_0;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter13) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and ap_sig_238)))) then 
            strm_out_V_din <= w_out_3_reg_588;
        else 
            strm_out_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    strm_out_V_write_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it13, ap_reg_ppiten_pp0_it14, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_reg_ppstg_exitcond_reg_403_pp0_iter13, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppstg_exitcond_reg_403_pp0_iter14, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_220, ap_sig_228, ap_sig_238)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_238))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter13) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and ap_sig_238))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter14) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter14) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter14) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter14) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_228)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_403_pp0_iter14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and ap_sig_220))))) then 
            strm_out_V_write <= ap_const_logic_1;
        else 
            strm_out_V_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_10_fu_344_p2 <= (tmp_8_fu_338_p2 and grp_fu_123_p2);
    tmp_2_fu_322_p1 <= c_write_assign_9_to_int_fu_308_p1(23 - 1 downto 0);
    tmp_3_fu_280_p2 <= (notrhs_fu_274_p2 or notlhs_fu_268_p2);
    tmp_4_fu_254_p4 <= c_write_assign_6_to_int_fu_251_p1(30 downto 23);
    tmp_6_fu_286_p2 <= (tmp_3_fu_280_p2 and tmp_5_reg_567);
    tmp_7_fu_312_p4 <= c_write_assign_9_to_int_fu_308_p1(30 downto 23);
    tmp_8_fu_338_p2 <= (notrhs3_fu_332_p2 or notlhs2_fu_326_p2);
    tmp_8_neg_fu_212_p2 <= (tmp_8_to_int_fu_209_p1 xor ap_const_lv32_80000000);
    tmp_8_to_int_fu_209_p1 <= cosA_half_reg_445;
    tmp_9_neg_fu_198_p2 <= (tmp_9_to_int_fu_195_p1 xor ap_const_lv32_80000000);
    tmp_9_to_int_fu_195_p1 <= sinA_half_reg_452;
    tmp_fu_264_p1 <= c_write_assign_6_to_int_fu_251_p1(23 - 1 downto 0);
    uy_int_fu_246_p1 <= uy_int_neg_fu_240_p2;
    uy_int_neg_fu_240_p2 <= (uy_int_to_int_fu_237_p1 xor ap_const_lv32_80000000);
    uy_int_to_int_fu_237_p1 <= tmp_14_reg_537;
    vw_int_3_fu_380_p3 <= 
        vw_int_fu_376_p1 when (tmp_6_reg_582(0) = '1') else 
        ap_reg_ppstg_vz_int_1_reg_506_pp0_iter13;
    vw_int_fu_376_p1 <= vw_int_neg_fu_370_p2;
    vw_int_neg_fu_370_p2 <= (vw_int_to_int_fu_367_p1 xor ap_const_lv32_80000000);
    vw_int_to_int_fu_367_p1 <= ap_reg_ppstg_vz_int_1_reg_506_pp0_iter13;
    vx_int_fu_387_p3 <= 
        ap_reg_ppstg_vy_int_1_reg_515_pp0_iter13 when (tmp_6_reg_582(0) = '1') else 
        ap_reg_ppstg_vy_int_reg_523_pp0_iter13;
    vy_int_2_fu_392_p3 <= 
        ap_reg_ppstg_vy_int_reg_523_pp0_iter13 when (tmp_10_reg_598(0) = '1') else 
        ap_reg_ppstg_vy_int_1_reg_515_pp0_iter13;
    vy_int_fu_232_p1 <= vy_int_neg_fu_226_p2;
    vy_int_neg_fu_226_p2 <= (vy_int_to_int_fu_223_p1 xor ap_const_lv32_80000000);
    vy_int_to_int_fu_223_p1 <= vy_int_1_reg_515;
    vz_int_fu_397_p3 <= 
        vw_int_fu_376_p1 when (tmp_10_reg_598(0) = '1') else 
        ap_reg_ppstg_vz_int_1_reg_506_pp0_iter13;
    w_out_3_fu_301_p3 <= 
        w_out_fu_297_p1 when (tmp_6_fu_286_p2(0) = '1') else 
        w_out_int_reg_560;
    w_out_fu_297_p1 <= w_out_neg_fu_291_p2;
    w_out_neg_fu_291_p2 <= (c_write_assign_6_to_int_fu_251_p1 xor ap_const_lv32_80000000);
    z_out_3_fu_359_p3 <= 
        z_out_fu_355_p1 when (tmp_10_reg_598(0) = '1') else 
        reg_136;
    z_out_fu_355_p1 <= z_out_neg_fu_350_p2;
    z_out_neg_fu_350_p2 <= (c_write_assign_9_to_int_reg_593 xor ap_const_lv32_80000000);
end behav;
