#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001ee136abe20 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 32;
 .timescale 0 0;
v000001ee13722db0_0 .net "PC", 31 0, v000001ee136e1d00_0;  1 drivers
v000001ee13724750_0 .var "clk", 0 0;
v000001ee13724890_0 .net "clkout", 0 0, L_000001ee136edf40;  1 drivers
v000001ee13724930_0 .net "cycles_consumed", 31 0, v000001ee137247f0_0;  1 drivers
v000001ee13723b70_0 .var "rst", 0 0;
S_000001ee136c0df0 .scope module, "cpu" "SC_CPU" 2 38, 3 1 0, S_000001ee136abe20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001ee136c0f80 .param/l "RType" 0 4 2, C4<000000>;
P_000001ee136c0fb8 .param/l "add" 0 4 5, C4<100000>;
P_000001ee136c0ff0 .param/l "addi" 0 4 8, C4<001000>;
P_000001ee136c1028 .param/l "addu" 0 4 5, C4<100001>;
P_000001ee136c1060 .param/l "and_" 0 4 5, C4<100100>;
P_000001ee136c1098 .param/l "andi" 0 4 8, C4<001100>;
P_000001ee136c10d0 .param/l "beq" 0 4 10, C4<000100>;
P_000001ee136c1108 .param/l "bne" 0 4 10, C4<000101>;
P_000001ee136c1140 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001ee136c1178 .param/l "j" 0 4 12, C4<000010>;
P_000001ee136c11b0 .param/l "jal" 0 4 12, C4<000011>;
P_000001ee136c11e8 .param/l "jr" 0 4 6, C4<001000>;
P_000001ee136c1220 .param/l "lw" 0 4 8, C4<100011>;
P_000001ee136c1258 .param/l "nor_" 0 4 5, C4<100111>;
P_000001ee136c1290 .param/l "or_" 0 4 5, C4<100101>;
P_000001ee136c12c8 .param/l "ori" 0 4 8, C4<001101>;
P_000001ee136c1300 .param/l "sgt" 0 4 6, C4<101011>;
P_000001ee136c1338 .param/l "sll" 0 4 6, C4<000000>;
P_000001ee136c1370 .param/l "slt" 0 4 5, C4<101010>;
P_000001ee136c13a8 .param/l "slti" 0 4 8, C4<101010>;
P_000001ee136c13e0 .param/l "srl" 0 4 6, C4<000010>;
P_000001ee136c1418 .param/l "sub" 0 4 5, C4<100010>;
P_000001ee136c1450 .param/l "subu" 0 4 5, C4<100011>;
P_000001ee136c1488 .param/l "sw" 0 4 8, C4<101011>;
P_000001ee136c14c0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001ee136c14f8 .param/l "xori" 0 4 8, C4<001110>;
L_000001ee136ee330 .functor NOT 1, v000001ee13723b70_0, C4<0>, C4<0>, C4<0>;
L_000001ee136ede60 .functor NOT 1, v000001ee13723b70_0, C4<0>, C4<0>, C4<0>;
L_000001ee136ee170 .functor NOT 1, v000001ee13723b70_0, C4<0>, C4<0>, C4<0>;
L_000001ee136ee480 .functor NOT 1, v000001ee13723b70_0, C4<0>, C4<0>, C4<0>;
L_000001ee136eeb80 .functor NOT 1, v000001ee13723b70_0, C4<0>, C4<0>, C4<0>;
L_000001ee136ee100 .functor NOT 1, v000001ee13723b70_0, C4<0>, C4<0>, C4<0>;
L_000001ee136ee2c0 .functor NOT 1, v000001ee13723b70_0, C4<0>, C4<0>, C4<0>;
L_000001ee136ee020 .functor NOT 1, v000001ee13723b70_0, C4<0>, C4<0>, C4<0>;
L_000001ee136edf40 .functor OR 1, v000001ee13724750_0, v000001ee136b39a0_0, C4<0>, C4<0>;
L_000001ee136ee3a0 .functor OR 1, L_000001ee137721e0, L_000001ee13772280, C4<0>, C4<0>;
L_000001ee136edfb0 .functor AND 1, L_000001ee13771420, L_000001ee137716a0, C4<1>, C4<1>;
L_000001ee136ee800 .functor NOT 1, v000001ee13723b70_0, C4<0>, C4<0>, C4<0>;
L_000001ee136ee250 .functor OR 1, L_000001ee13772500, L_000001ee13772780, C4<0>, C4<0>;
L_000001ee136eecd0 .functor OR 1, L_000001ee136ee250, L_000001ee13771740, C4<0>, C4<0>;
L_000001ee136ee870 .functor OR 1, L_000001ee13770fc0, L_000001ee13782e00, C4<0>, C4<0>;
L_000001ee136ee790 .functor AND 1, L_000001ee13770ca0, L_000001ee136ee870, C4<1>, C4<1>;
L_000001ee136ee640 .functor OR 1, L_000001ee13783c60, L_000001ee13782ea0, C4<0>, C4<0>;
L_000001ee136ee4f0 .functor AND 1, L_000001ee13783bc0, L_000001ee136ee640, C4<1>, C4<1>;
L_000001ee136ee8e0 .functor NOT 1, L_000001ee136edf40, C4<0>, C4<0>, C4<0>;
v000001ee136e3420_0 .net "ALUOp", 3 0, v000001ee136b3220_0;  1 drivers
v000001ee136e1800_0 .net "ALUResult", 31 0, v000001ee136e3060_0;  1 drivers
v000001ee136e1e40_0 .net "ALUSrc", 0 0, v000001ee136b4800_0;  1 drivers
v000001ee136ed260_0 .net "ALUin2", 31 0, L_000001ee137842a0;  1 drivers
v000001ee136ecae0_0 .net "MemReadEn", 0 0, v000001ee136b2e60_0;  1 drivers
v000001ee136eba00_0 .net "MemWriteEn", 0 0, v000001ee136b49e0_0;  1 drivers
v000001ee136ec360_0 .net "MemtoReg", 0 0, v000001ee136b43a0_0;  1 drivers
v000001ee136ebfa0_0 .net "PC", 31 0, v000001ee136e1d00_0;  alias, 1 drivers
v000001ee136ecfe0_0 .net "PCPlus1", 31 0, L_000001ee13771920;  1 drivers
v000001ee136eca40_0 .net "PCsrc", 0 0, v000001ee136e1760_0;  1 drivers
v000001ee136ed080_0 .net "RegDst", 0 0, v000001ee136b4580_0;  1 drivers
v000001ee136eb8c0_0 .net "RegWriteEn", 0 0, v000001ee136b3fe0_0;  1 drivers
v000001ee136ebb40_0 .net "WriteRegister", 4 0, L_000001ee13772140;  1 drivers
v000001ee136ec180_0 .net *"_ivl_0", 0 0, L_000001ee136ee330;  1 drivers
L_000001ee13724c80 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ee136eb640_0 .net/2u *"_ivl_10", 4 0, L_000001ee13724c80;  1 drivers
L_000001ee13725070 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ee136ed1c0_0 .net *"_ivl_101", 15 0, L_000001ee13725070;  1 drivers
v000001ee136ec220_0 .net *"_ivl_102", 31 0, L_000001ee13771ec0;  1 drivers
L_000001ee137250b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ee136ebc80_0 .net *"_ivl_105", 25 0, L_000001ee137250b8;  1 drivers
L_000001ee13725100 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ee136ec860_0 .net/2u *"_ivl_106", 31 0, L_000001ee13725100;  1 drivers
v000001ee136ebaa0_0 .net *"_ivl_108", 0 0, L_000001ee13771420;  1 drivers
L_000001ee13725148 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001ee136ec2c0_0 .net/2u *"_ivl_110", 5 0, L_000001ee13725148;  1 drivers
v000001ee136ed3a0_0 .net *"_ivl_112", 0 0, L_000001ee137716a0;  1 drivers
v000001ee136ecd60_0 .net *"_ivl_115", 0 0, L_000001ee136edfb0;  1 drivers
v000001ee136ebd20_0 .net *"_ivl_116", 47 0, L_000001ee13770e80;  1 drivers
L_000001ee13725190 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ee136ecb80_0 .net *"_ivl_119", 15 0, L_000001ee13725190;  1 drivers
L_000001ee13724cc8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ee136ec900_0 .net/2u *"_ivl_12", 5 0, L_000001ee13724cc8;  1 drivers
v000001ee136ebbe0_0 .net *"_ivl_120", 47 0, L_000001ee137719c0;  1 drivers
L_000001ee137251d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ee136ed300_0 .net *"_ivl_123", 15 0, L_000001ee137251d8;  1 drivers
v000001ee136ec040_0 .net *"_ivl_125", 0 0, L_000001ee13772460;  1 drivers
v000001ee136eb820_0 .net *"_ivl_126", 31 0, L_000001ee137717e0;  1 drivers
v000001ee136ecc20_0 .net *"_ivl_128", 47 0, L_000001ee13770de0;  1 drivers
v000001ee136ed440_0 .net *"_ivl_130", 47 0, L_000001ee13771100;  1 drivers
v000001ee136ebdc0_0 .net *"_ivl_132", 47 0, L_000001ee137723c0;  1 drivers
v000001ee136ec400_0 .net *"_ivl_134", 47 0, L_000001ee137711a0;  1 drivers
v000001ee136ec7c0_0 .net *"_ivl_14", 0 0, L_000001ee13723cb0;  1 drivers
v000001ee136eccc0_0 .net *"_ivl_140", 0 0, L_000001ee136ee800;  1 drivers
L_000001ee13725268 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ee136ec0e0_0 .net/2u *"_ivl_142", 31 0, L_000001ee13725268;  1 drivers
L_000001ee13725340 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001ee136ec9a0_0 .net/2u *"_ivl_146", 5 0, L_000001ee13725340;  1 drivers
v000001ee136ece00_0 .net *"_ivl_148", 0 0, L_000001ee13772500;  1 drivers
L_000001ee13725388 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001ee136ecea0_0 .net/2u *"_ivl_150", 5 0, L_000001ee13725388;  1 drivers
v000001ee136eb960_0 .net *"_ivl_152", 0 0, L_000001ee13772780;  1 drivers
v000001ee136ed4e0_0 .net *"_ivl_155", 0 0, L_000001ee136ee250;  1 drivers
L_000001ee137253d0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001ee136ecf40_0 .net/2u *"_ivl_156", 5 0, L_000001ee137253d0;  1 drivers
v000001ee136ec4a0_0 .net *"_ivl_158", 0 0, L_000001ee13771740;  1 drivers
L_000001ee13724d10 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001ee136ebf00_0 .net/2u *"_ivl_16", 4 0, L_000001ee13724d10;  1 drivers
v000001ee136ebe60_0 .net *"_ivl_161", 0 0, L_000001ee136eecd0;  1 drivers
L_000001ee13725418 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ee136ed120_0 .net/2u *"_ivl_162", 15 0, L_000001ee13725418;  1 drivers
v000001ee136ec540_0 .net *"_ivl_164", 31 0, L_000001ee13772000;  1 drivers
v000001ee136ec5e0_0 .net *"_ivl_167", 0 0, L_000001ee137725a0;  1 drivers
v000001ee136ec680_0 .net *"_ivl_168", 15 0, L_000001ee13770f20;  1 drivers
v000001ee136eb6e0_0 .net *"_ivl_170", 31 0, L_000001ee137726e0;  1 drivers
v000001ee136ec720_0 .net *"_ivl_174", 31 0, L_000001ee13772b40;  1 drivers
L_000001ee13725460 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ee136eb780_0 .net *"_ivl_177", 25 0, L_000001ee13725460;  1 drivers
L_000001ee137254a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ee137217a0_0 .net/2u *"_ivl_178", 31 0, L_000001ee137254a8;  1 drivers
v000001ee13721b60_0 .net *"_ivl_180", 0 0, L_000001ee13770ca0;  1 drivers
L_000001ee137254f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ee13721200_0 .net/2u *"_ivl_182", 5 0, L_000001ee137254f0;  1 drivers
v000001ee13722100_0 .net *"_ivl_184", 0 0, L_000001ee13770fc0;  1 drivers
L_000001ee13725538 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ee13721020_0 .net/2u *"_ivl_186", 5 0, L_000001ee13725538;  1 drivers
v000001ee137210c0_0 .net *"_ivl_188", 0 0, L_000001ee13782e00;  1 drivers
v000001ee13721980_0 .net *"_ivl_19", 4 0, L_000001ee13722c70;  1 drivers
v000001ee13721660_0 .net *"_ivl_191", 0 0, L_000001ee136ee870;  1 drivers
v000001ee13721700_0 .net *"_ivl_193", 0 0, L_000001ee136ee790;  1 drivers
L_000001ee13725580 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ee13720c60_0 .net/2u *"_ivl_194", 5 0, L_000001ee13725580;  1 drivers
v000001ee13721a20_0 .net *"_ivl_196", 0 0, L_000001ee137838a0;  1 drivers
L_000001ee137255c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ee13721480_0 .net/2u *"_ivl_198", 31 0, L_000001ee137255c8;  1 drivers
L_000001ee13724c38 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ee13721520_0 .net/2u *"_ivl_2", 5 0, L_000001ee13724c38;  1 drivers
v000001ee137226a0_0 .net *"_ivl_20", 4 0, L_000001ee13724a70;  1 drivers
v000001ee13722420_0 .net *"_ivl_200", 31 0, L_000001ee13783d00;  1 drivers
v000001ee13721160_0 .net *"_ivl_204", 31 0, L_000001ee13784340;  1 drivers
L_000001ee13725610 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ee13722880_0 .net *"_ivl_207", 25 0, L_000001ee13725610;  1 drivers
L_000001ee13725658 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ee13721ca0_0 .net/2u *"_ivl_208", 31 0, L_000001ee13725658;  1 drivers
v000001ee137215c0_0 .net *"_ivl_210", 0 0, L_000001ee13783bc0;  1 drivers
L_000001ee137256a0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ee13721c00_0 .net/2u *"_ivl_212", 5 0, L_000001ee137256a0;  1 drivers
v000001ee13720da0_0 .net *"_ivl_214", 0 0, L_000001ee13783c60;  1 drivers
L_000001ee137256e8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ee13721fc0_0 .net/2u *"_ivl_216", 5 0, L_000001ee137256e8;  1 drivers
v000001ee137212a0_0 .net *"_ivl_218", 0 0, L_000001ee13782ea0;  1 drivers
v000001ee13722a60_0 .net *"_ivl_221", 0 0, L_000001ee136ee640;  1 drivers
v000001ee13721d40_0 .net *"_ivl_223", 0 0, L_000001ee136ee4f0;  1 drivers
L_000001ee13725730 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ee13722740_0 .net/2u *"_ivl_224", 5 0, L_000001ee13725730;  1 drivers
v000001ee13721de0_0 .net *"_ivl_226", 0 0, L_000001ee13783800;  1 drivers
v000001ee13721340_0 .net *"_ivl_228", 31 0, L_000001ee13783940;  1 drivers
v000001ee13720f80_0 .net *"_ivl_24", 0 0, L_000001ee136ee170;  1 drivers
L_000001ee13724d58 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ee13722380_0 .net/2u *"_ivl_26", 4 0, L_000001ee13724d58;  1 drivers
v000001ee13721840_0 .net *"_ivl_29", 4 0, L_000001ee13723710;  1 drivers
v000001ee13720d00_0 .net *"_ivl_32", 0 0, L_000001ee136ee480;  1 drivers
L_000001ee13724da0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ee13721e80_0 .net/2u *"_ivl_34", 4 0, L_000001ee13724da0;  1 drivers
v000001ee13721f20_0 .net *"_ivl_37", 4 0, L_000001ee13723ad0;  1 drivers
v000001ee137213e0_0 .net *"_ivl_40", 0 0, L_000001ee136eeb80;  1 drivers
L_000001ee13724de8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ee137222e0_0 .net/2u *"_ivl_42", 15 0, L_000001ee13724de8;  1 drivers
v000001ee13722060_0 .net *"_ivl_45", 15 0, L_000001ee13771240;  1 drivers
v000001ee137221a0_0 .net *"_ivl_48", 0 0, L_000001ee136ee100;  1 drivers
v000001ee13722920_0 .net *"_ivl_5", 5 0, L_000001ee137249d0;  1 drivers
L_000001ee13724e30 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ee13722240_0 .net/2u *"_ivl_50", 36 0, L_000001ee13724e30;  1 drivers
L_000001ee13724e78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ee137218e0_0 .net/2u *"_ivl_52", 31 0, L_000001ee13724e78;  1 drivers
v000001ee137227e0_0 .net *"_ivl_55", 4 0, L_000001ee13772820;  1 drivers
v000001ee13721ac0_0 .net *"_ivl_56", 36 0, L_000001ee13771060;  1 drivers
v000001ee137224c0_0 .net *"_ivl_58", 36 0, L_000001ee13770d40;  1 drivers
v000001ee13722560_0 .net *"_ivl_62", 0 0, L_000001ee136ee2c0;  1 drivers
L_000001ee13724ec0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ee13722600_0 .net/2u *"_ivl_64", 5 0, L_000001ee13724ec0;  1 drivers
v000001ee137229c0_0 .net *"_ivl_67", 5 0, L_000001ee137720a0;  1 drivers
v000001ee13722b00_0 .net *"_ivl_70", 0 0, L_000001ee136ee020;  1 drivers
L_000001ee13724f08 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ee13720e40_0 .net/2u *"_ivl_72", 57 0, L_000001ee13724f08;  1 drivers
L_000001ee13724f50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ee13720ee0_0 .net/2u *"_ivl_74", 31 0, L_000001ee13724f50;  1 drivers
v000001ee13723df0_0 .net *"_ivl_77", 25 0, L_000001ee13772960;  1 drivers
v000001ee13723c10_0 .net *"_ivl_78", 57 0, L_000001ee137712e0;  1 drivers
v000001ee13724250_0 .net *"_ivl_8", 0 0, L_000001ee136ede60;  1 drivers
v000001ee13724b10_0 .net *"_ivl_80", 57 0, L_000001ee13771560;  1 drivers
L_000001ee13724f98 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ee13724070_0 .net/2u *"_ivl_84", 31 0, L_000001ee13724f98;  1 drivers
L_000001ee13724fe0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ee137242f0_0 .net/2u *"_ivl_88", 5 0, L_000001ee13724fe0;  1 drivers
v000001ee13724110_0 .net *"_ivl_90", 0 0, L_000001ee137721e0;  1 drivers
L_000001ee13725028 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ee13723e90_0 .net/2u *"_ivl_92", 5 0, L_000001ee13725028;  1 drivers
v000001ee13723170_0 .net *"_ivl_94", 0 0, L_000001ee13772280;  1 drivers
v000001ee137230d0_0 .net *"_ivl_97", 0 0, L_000001ee136ee3a0;  1 drivers
v000001ee13723210_0 .net *"_ivl_98", 47 0, L_000001ee13771e20;  1 drivers
v000001ee137232b0_0 .net "adderResult", 31 0, L_000001ee137714c0;  1 drivers
v000001ee137241b0_0 .net "address", 31 0, L_000001ee13771600;  1 drivers
v000001ee13724570_0 .net "clk", 0 0, L_000001ee136edf40;  alias, 1 drivers
v000001ee137247f0_0 .var "cycles_consumed", 31 0;
v000001ee13723350_0 .net "extImm", 31 0, L_000001ee137728c0;  1 drivers
v000001ee13723850_0 .net "funct", 5 0, L_000001ee13772320;  1 drivers
v000001ee13723d50_0 .net "hlt", 0 0, v000001ee136b39a0_0;  1 drivers
v000001ee13724390_0 .net "imm", 15 0, L_000001ee13772640;  1 drivers
v000001ee137235d0_0 .net "immediate", 31 0, L_000001ee13784700;  1 drivers
v000001ee13723f30_0 .net "input_clk", 0 0, v000001ee13724750_0;  1 drivers
v000001ee13723fd0_0 .net "instruction", 31 0, L_000001ee13772a00;  1 drivers
v000001ee13724430_0 .net "memoryReadData", 31 0, v000001ee136e31a0_0;  1 drivers
v000001ee13722ef0_0 .net "nextPC", 31 0, L_000001ee13771a60;  1 drivers
v000001ee137233f0_0 .net "opcode", 5 0, L_000001ee13723530;  1 drivers
v000001ee137244d0_0 .net "rd", 4 0, L_000001ee13723670;  1 drivers
v000001ee13723490_0 .net "readData1", 31 0, L_000001ee136eebf0;  1 drivers
v000001ee13723030_0 .net "readData1_w", 31 0, L_000001ee13782f40;  1 drivers
v000001ee13724610_0 .net "readData2", 31 0, L_000001ee136ee1e0;  1 drivers
v000001ee13722e50_0 .net "rs", 4 0, L_000001ee137237b0;  1 drivers
v000001ee13722f90_0 .net "rst", 0 0, v000001ee13723b70_0;  1 drivers
v000001ee137246b0_0 .net "rt", 4 0, L_000001ee13771880;  1 drivers
v000001ee13723a30_0 .net "shamt", 31 0, L_000001ee13771c40;  1 drivers
v000001ee137238f0_0 .net "wire_instruction", 31 0, L_000001ee136ee5d0;  1 drivers
v000001ee13723990_0 .net "writeData", 31 0, L_000001ee13783580;  1 drivers
v000001ee13722d10_0 .net "zero", 0 0, L_000001ee13783da0;  1 drivers
L_000001ee137249d0 .part L_000001ee13772a00, 26, 6;
L_000001ee13723530 .functor MUXZ 6, L_000001ee137249d0, L_000001ee13724c38, L_000001ee136ee330, C4<>;
L_000001ee13723cb0 .cmp/eq 6, L_000001ee13723530, L_000001ee13724cc8;
L_000001ee13722c70 .part L_000001ee13772a00, 11, 5;
L_000001ee13724a70 .functor MUXZ 5, L_000001ee13722c70, L_000001ee13724d10, L_000001ee13723cb0, C4<>;
L_000001ee13723670 .functor MUXZ 5, L_000001ee13724a70, L_000001ee13724c80, L_000001ee136ede60, C4<>;
L_000001ee13723710 .part L_000001ee13772a00, 21, 5;
L_000001ee137237b0 .functor MUXZ 5, L_000001ee13723710, L_000001ee13724d58, L_000001ee136ee170, C4<>;
L_000001ee13723ad0 .part L_000001ee13772a00, 16, 5;
L_000001ee13771880 .functor MUXZ 5, L_000001ee13723ad0, L_000001ee13724da0, L_000001ee136ee480, C4<>;
L_000001ee13771240 .part L_000001ee13772a00, 0, 16;
L_000001ee13772640 .functor MUXZ 16, L_000001ee13771240, L_000001ee13724de8, L_000001ee136eeb80, C4<>;
L_000001ee13772820 .part L_000001ee13772a00, 6, 5;
L_000001ee13771060 .concat [ 5 32 0 0], L_000001ee13772820, L_000001ee13724e78;
L_000001ee13770d40 .functor MUXZ 37, L_000001ee13771060, L_000001ee13724e30, L_000001ee136ee100, C4<>;
L_000001ee13771c40 .part L_000001ee13770d40, 0, 32;
L_000001ee137720a0 .part L_000001ee13772a00, 0, 6;
L_000001ee13772320 .functor MUXZ 6, L_000001ee137720a0, L_000001ee13724ec0, L_000001ee136ee2c0, C4<>;
L_000001ee13772960 .part L_000001ee13772a00, 0, 26;
L_000001ee137712e0 .concat [ 26 32 0 0], L_000001ee13772960, L_000001ee13724f50;
L_000001ee13771560 .functor MUXZ 58, L_000001ee137712e0, L_000001ee13724f08, L_000001ee136ee020, C4<>;
L_000001ee13771600 .part L_000001ee13771560, 0, 32;
L_000001ee13771920 .arith/sum 32, v000001ee136e1d00_0, L_000001ee13724f98;
L_000001ee137721e0 .cmp/eq 6, L_000001ee13723530, L_000001ee13724fe0;
L_000001ee13772280 .cmp/eq 6, L_000001ee13723530, L_000001ee13725028;
L_000001ee13771e20 .concat [ 32 16 0 0], L_000001ee13771600, L_000001ee13725070;
L_000001ee13771ec0 .concat [ 6 26 0 0], L_000001ee13723530, L_000001ee137250b8;
L_000001ee13771420 .cmp/eq 32, L_000001ee13771ec0, L_000001ee13725100;
L_000001ee137716a0 .cmp/eq 6, L_000001ee13772320, L_000001ee13725148;
L_000001ee13770e80 .concat [ 32 16 0 0], L_000001ee136eebf0, L_000001ee13725190;
L_000001ee137719c0 .concat [ 32 16 0 0], v000001ee136e1d00_0, L_000001ee137251d8;
L_000001ee13772460 .part L_000001ee13772640, 15, 1;
LS_000001ee137717e0_0_0 .concat [ 1 1 1 1], L_000001ee13772460, L_000001ee13772460, L_000001ee13772460, L_000001ee13772460;
LS_000001ee137717e0_0_4 .concat [ 1 1 1 1], L_000001ee13772460, L_000001ee13772460, L_000001ee13772460, L_000001ee13772460;
LS_000001ee137717e0_0_8 .concat [ 1 1 1 1], L_000001ee13772460, L_000001ee13772460, L_000001ee13772460, L_000001ee13772460;
LS_000001ee137717e0_0_12 .concat [ 1 1 1 1], L_000001ee13772460, L_000001ee13772460, L_000001ee13772460, L_000001ee13772460;
LS_000001ee137717e0_0_16 .concat [ 1 1 1 1], L_000001ee13772460, L_000001ee13772460, L_000001ee13772460, L_000001ee13772460;
LS_000001ee137717e0_0_20 .concat [ 1 1 1 1], L_000001ee13772460, L_000001ee13772460, L_000001ee13772460, L_000001ee13772460;
LS_000001ee137717e0_0_24 .concat [ 1 1 1 1], L_000001ee13772460, L_000001ee13772460, L_000001ee13772460, L_000001ee13772460;
LS_000001ee137717e0_0_28 .concat [ 1 1 1 1], L_000001ee13772460, L_000001ee13772460, L_000001ee13772460, L_000001ee13772460;
LS_000001ee137717e0_1_0 .concat [ 4 4 4 4], LS_000001ee137717e0_0_0, LS_000001ee137717e0_0_4, LS_000001ee137717e0_0_8, LS_000001ee137717e0_0_12;
LS_000001ee137717e0_1_4 .concat [ 4 4 4 4], LS_000001ee137717e0_0_16, LS_000001ee137717e0_0_20, LS_000001ee137717e0_0_24, LS_000001ee137717e0_0_28;
L_000001ee137717e0 .concat [ 16 16 0 0], LS_000001ee137717e0_1_0, LS_000001ee137717e0_1_4;
L_000001ee13770de0 .concat [ 16 32 0 0], L_000001ee13772640, L_000001ee137717e0;
L_000001ee13771100 .arith/sum 48, L_000001ee137719c0, L_000001ee13770de0;
L_000001ee137723c0 .functor MUXZ 48, L_000001ee13771100, L_000001ee13770e80, L_000001ee136edfb0, C4<>;
L_000001ee137711a0 .functor MUXZ 48, L_000001ee137723c0, L_000001ee13771e20, L_000001ee136ee3a0, C4<>;
L_000001ee137714c0 .part L_000001ee137711a0, 0, 32;
L_000001ee13771a60 .functor MUXZ 32, L_000001ee13771920, L_000001ee137714c0, v000001ee136e1760_0, C4<>;
L_000001ee13772a00 .functor MUXZ 32, L_000001ee136ee5d0, L_000001ee13725268, L_000001ee136ee800, C4<>;
L_000001ee13772500 .cmp/eq 6, L_000001ee13723530, L_000001ee13725340;
L_000001ee13772780 .cmp/eq 6, L_000001ee13723530, L_000001ee13725388;
L_000001ee13771740 .cmp/eq 6, L_000001ee13723530, L_000001ee137253d0;
L_000001ee13772000 .concat [ 16 16 0 0], L_000001ee13772640, L_000001ee13725418;
L_000001ee137725a0 .part L_000001ee13772640, 15, 1;
LS_000001ee13770f20_0_0 .concat [ 1 1 1 1], L_000001ee137725a0, L_000001ee137725a0, L_000001ee137725a0, L_000001ee137725a0;
LS_000001ee13770f20_0_4 .concat [ 1 1 1 1], L_000001ee137725a0, L_000001ee137725a0, L_000001ee137725a0, L_000001ee137725a0;
LS_000001ee13770f20_0_8 .concat [ 1 1 1 1], L_000001ee137725a0, L_000001ee137725a0, L_000001ee137725a0, L_000001ee137725a0;
LS_000001ee13770f20_0_12 .concat [ 1 1 1 1], L_000001ee137725a0, L_000001ee137725a0, L_000001ee137725a0, L_000001ee137725a0;
L_000001ee13770f20 .concat [ 4 4 4 4], LS_000001ee13770f20_0_0, LS_000001ee13770f20_0_4, LS_000001ee13770f20_0_8, LS_000001ee13770f20_0_12;
L_000001ee137726e0 .concat [ 16 16 0 0], L_000001ee13772640, L_000001ee13770f20;
L_000001ee137728c0 .functor MUXZ 32, L_000001ee137726e0, L_000001ee13772000, L_000001ee136eecd0, C4<>;
L_000001ee13772b40 .concat [ 6 26 0 0], L_000001ee13723530, L_000001ee13725460;
L_000001ee13770ca0 .cmp/eq 32, L_000001ee13772b40, L_000001ee137254a8;
L_000001ee13770fc0 .cmp/eq 6, L_000001ee13772320, L_000001ee137254f0;
L_000001ee13782e00 .cmp/eq 6, L_000001ee13772320, L_000001ee13725538;
L_000001ee137838a0 .cmp/eq 6, L_000001ee13723530, L_000001ee13725580;
L_000001ee13783d00 .functor MUXZ 32, L_000001ee137728c0, L_000001ee137255c8, L_000001ee137838a0, C4<>;
L_000001ee13784700 .functor MUXZ 32, L_000001ee13783d00, L_000001ee13771c40, L_000001ee136ee790, C4<>;
L_000001ee13784340 .concat [ 6 26 0 0], L_000001ee13723530, L_000001ee13725610;
L_000001ee13783bc0 .cmp/eq 32, L_000001ee13784340, L_000001ee13725658;
L_000001ee13783c60 .cmp/eq 6, L_000001ee13772320, L_000001ee137256a0;
L_000001ee13782ea0 .cmp/eq 6, L_000001ee13772320, L_000001ee137256e8;
L_000001ee13783800 .cmp/eq 6, L_000001ee13723530, L_000001ee13725730;
L_000001ee13783940 .functor MUXZ 32, L_000001ee136eebf0, v000001ee136e1d00_0, L_000001ee13783800, C4<>;
L_000001ee13782f40 .functor MUXZ 32, L_000001ee13783940, L_000001ee136ee1e0, L_000001ee136ee4f0, C4<>;
S_000001ee136ac140 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001ee136c0df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001ee136a9f90 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001ee136ee410 .functor NOT 1, v000001ee136b4800_0, C4<0>, C4<0>, C4<0>;
v000001ee136b2fa0_0 .net *"_ivl_0", 0 0, L_000001ee136ee410;  1 drivers
v000001ee136b3d60_0 .net "in1", 31 0, L_000001ee136ee1e0;  alias, 1 drivers
v000001ee136b3180_0 .net "in2", 31 0, L_000001ee13784700;  alias, 1 drivers
v000001ee136b3e00_0 .net "out", 31 0, L_000001ee137842a0;  alias, 1 drivers
v000001ee136b3ea0_0 .net "s", 0 0, v000001ee136b4800_0;  alias, 1 drivers
L_000001ee137842a0 .functor MUXZ 32, L_000001ee13784700, L_000001ee136ee1e0, L_000001ee136ee410, C4<>;
S_000001ee136ac2d0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001ee136c0df0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001ee13720090 .param/l "RType" 0 4 2, C4<000000>;
P_000001ee137200c8 .param/l "add" 0 4 5, C4<100000>;
P_000001ee13720100 .param/l "addi" 0 4 8, C4<001000>;
P_000001ee13720138 .param/l "addu" 0 4 5, C4<100001>;
P_000001ee13720170 .param/l "and_" 0 4 5, C4<100100>;
P_000001ee137201a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001ee137201e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001ee13720218 .param/l "bne" 0 4 10, C4<000101>;
P_000001ee13720250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001ee13720288 .param/l "j" 0 4 12, C4<000010>;
P_000001ee137202c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001ee137202f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001ee13720330 .param/l "lw" 0 4 8, C4<100011>;
P_000001ee13720368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001ee137203a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001ee137203d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001ee13720410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001ee13720448 .param/l "sll" 0 4 6, C4<000000>;
P_000001ee13720480 .param/l "slt" 0 4 5, C4<101010>;
P_000001ee137204b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001ee137204f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001ee13720528 .param/l "sub" 0 4 5, C4<100010>;
P_000001ee13720560 .param/l "subu" 0 4 5, C4<100011>;
P_000001ee13720598 .param/l "sw" 0 4 8, C4<101011>;
P_000001ee137205d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001ee13720608 .param/l "xori" 0 4 8, C4<001110>;
v000001ee136b3220_0 .var "ALUOp", 3 0;
v000001ee136b4800_0 .var "ALUSrc", 0 0;
v000001ee136b2e60_0 .var "MemReadEn", 0 0;
v000001ee136b49e0_0 .var "MemWriteEn", 0 0;
v000001ee136b43a0_0 .var "MemtoReg", 0 0;
v000001ee136b4580_0 .var "RegDst", 0 0;
v000001ee136b3fe0_0 .var "RegWriteEn", 0 0;
v000001ee136b4080_0 .net "funct", 5 0, L_000001ee13772320;  alias, 1 drivers
v000001ee136b39a0_0 .var "hlt", 0 0;
v000001ee136b4120_0 .net "opcode", 5 0, L_000001ee13723530;  alias, 1 drivers
v000001ee136b3360_0 .net "rst", 0 0, v000001ee13723b70_0;  alias, 1 drivers
E_000001ee136aa150 .event anyedge, v000001ee136b3360_0, v000001ee136b4120_0, v000001ee136b4080_0;
S_000001ee13653290 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001ee136c0df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001ee136aa2d0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001ee136ee5d0 .functor BUFZ 32, L_000001ee13772aa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ee136b41c0_0 .net "Data_Out", 31 0, L_000001ee136ee5d0;  alias, 1 drivers
v000001ee136b4260 .array "InstMem", 2047 0, 31 0;
v000001ee136b48a0_0 .net *"_ivl_0", 31 0, L_000001ee13772aa0;  1 drivers
v000001ee136b3680_0 .net *"_ivl_3", 10 0, L_000001ee13771380;  1 drivers
v000001ee136b4940_0 .net *"_ivl_4", 12 0, L_000001ee13771ce0;  1 drivers
L_000001ee13725220 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ee136b4300_0 .net *"_ivl_7", 1 0, L_000001ee13725220;  1 drivers
v000001ee136b3400_0 .net "addr", 31 0, v000001ee136e1d00_0;  alias, 1 drivers
v000001ee136b44e0_0 .var/i "i", 31 0;
L_000001ee13772aa0 .array/port v000001ee136b4260, L_000001ee13771ce0;
L_000001ee13771380 .part v000001ee136e1d00_0, 0, 11;
L_000001ee13771ce0 .concat [ 11 2 0 0], L_000001ee13771380, L_000001ee13725220;
S_000001ee13653420 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001ee136c0df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001ee136eebf0 .functor BUFZ 32, L_000001ee13771b00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ee136ee1e0 .functor BUFZ 32, L_000001ee13771d80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ee136b4440_0 .net *"_ivl_0", 31 0, L_000001ee13771b00;  1 drivers
v000001ee136b2b40_0 .net *"_ivl_10", 6 0, L_000001ee13771f60;  1 drivers
L_000001ee137252f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ee13694da0_0 .net *"_ivl_13", 1 0, L_000001ee137252f8;  1 drivers
v000001ee13695980_0 .net *"_ivl_2", 6 0, L_000001ee13771ba0;  1 drivers
L_000001ee137252b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ee136e2c00_0 .net *"_ivl_5", 1 0, L_000001ee137252b0;  1 drivers
v000001ee136e28e0_0 .net *"_ivl_8", 31 0, L_000001ee13771d80;  1 drivers
v000001ee136e27a0_0 .net "clk", 0 0, L_000001ee136edf40;  alias, 1 drivers
v000001ee136e2ca0_0 .var/i "i", 31 0;
v000001ee136e2ac0_0 .net "readData1", 31 0, L_000001ee136eebf0;  alias, 1 drivers
v000001ee136e1ee0_0 .net "readData2", 31 0, L_000001ee136ee1e0;  alias, 1 drivers
v000001ee136e20c0_0 .net "readRegister1", 4 0, L_000001ee137237b0;  alias, 1 drivers
v000001ee136e32e0_0 .net "readRegister2", 4 0, L_000001ee13771880;  alias, 1 drivers
v000001ee136e2980 .array "registers", 31 0, 31 0;
v000001ee136e1da0_0 .net "rst", 0 0, v000001ee13723b70_0;  alias, 1 drivers
v000001ee136e2a20_0 .net "we", 0 0, v000001ee136b3fe0_0;  alias, 1 drivers
v000001ee136e19e0_0 .net "writeData", 31 0, L_000001ee13783580;  alias, 1 drivers
v000001ee136e1f80_0 .net "writeRegister", 4 0, L_000001ee13772140;  alias, 1 drivers
E_000001ee136aabd0/0 .event negedge, v000001ee136b3360_0;
E_000001ee136aabd0/1 .event posedge, v000001ee136e27a0_0;
E_000001ee136aabd0 .event/or E_000001ee136aabd0/0, E_000001ee136aabd0/1;
L_000001ee13771b00 .array/port v000001ee136e2980, L_000001ee13771ba0;
L_000001ee13771ba0 .concat [ 5 2 0 0], L_000001ee137237b0, L_000001ee137252b0;
L_000001ee13771d80 .array/port v000001ee136e2980, L_000001ee13771f60;
L_000001ee13771f60 .concat [ 5 2 0 0], L_000001ee13771880, L_000001ee137252f8;
S_000001ee136029c0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001ee13653420;
 .timescale 0 0;
v000001ee136b37c0_0 .var/i "i", 31 0;
S_000001ee13602b50 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001ee136c0df0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001ee136aa310 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001ee136eeb10 .functor NOT 1, v000001ee136b4580_0, C4<0>, C4<0>, C4<0>;
v000001ee136e2200_0 .net *"_ivl_0", 0 0, L_000001ee136eeb10;  1 drivers
v000001ee136e2840_0 .net "in1", 4 0, L_000001ee13771880;  alias, 1 drivers
v000001ee136e2020_0 .net "in2", 4 0, L_000001ee13723670;  alias, 1 drivers
v000001ee136e2660_0 .net "out", 4 0, L_000001ee13772140;  alias, 1 drivers
v000001ee136e1a80_0 .net "s", 0 0, v000001ee136b4580_0;  alias, 1 drivers
L_000001ee13772140 .functor MUXZ 5, L_000001ee13723670, L_000001ee13771880, L_000001ee136eeb10, C4<>;
S_000001ee13651810 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001ee136c0df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001ee136aa950 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001ee136ee950 .functor NOT 1, v000001ee136b43a0_0, C4<0>, C4<0>, C4<0>;
v000001ee136e1940_0 .net *"_ivl_0", 0 0, L_000001ee136ee950;  1 drivers
v000001ee136e2b60_0 .net "in1", 31 0, v000001ee136e3060_0;  alias, 1 drivers
v000001ee136e1620_0 .net "in2", 31 0, v000001ee136e31a0_0;  alias, 1 drivers
v000001ee136e18a0_0 .net "out", 31 0, L_000001ee13783580;  alias, 1 drivers
v000001ee136e2f20_0 .net "s", 0 0, v000001ee136b43a0_0;  alias, 1 drivers
L_000001ee13783580 .functor MUXZ 32, v000001ee136e31a0_0, v000001ee136e3060_0, L_000001ee136ee950, C4<>;
S_000001ee136519a0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001ee136c0df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001ee1363b9a0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001ee1363b9d8 .param/l "AND" 0 9 12, C4<0010>;
P_000001ee1363ba10 .param/l "NOR" 0 9 12, C4<0101>;
P_000001ee1363ba48 .param/l "OR" 0 9 12, C4<0011>;
P_000001ee1363ba80 .param/l "SGT" 0 9 12, C4<0111>;
P_000001ee1363bab8 .param/l "SLL" 0 9 12, C4<1000>;
P_000001ee1363baf0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001ee1363bb28 .param/l "SRL" 0 9 12, C4<1001>;
P_000001ee1363bb60 .param/l "SUB" 0 9 12, C4<0001>;
P_000001ee1363bb98 .param/l "XOR" 0 9 12, C4<0100>;
P_000001ee1363bbd0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001ee1363bc08 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001ee13725778 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ee136e2520_0 .net/2u *"_ivl_0", 31 0, L_000001ee13725778;  1 drivers
v000001ee136e1bc0_0 .net "opSel", 3 0, v000001ee136b3220_0;  alias, 1 drivers
v000001ee136e2fc0_0 .net "operand1", 31 0, L_000001ee13782f40;  alias, 1 drivers
v000001ee136e1c60_0 .net "operand2", 31 0, L_000001ee137842a0;  alias, 1 drivers
v000001ee136e3060_0 .var "result", 31 0;
v000001ee136e2340_0 .net "zero", 0 0, L_000001ee13783da0;  alias, 1 drivers
E_000001ee136aa350 .event anyedge, v000001ee136b3220_0, v000001ee136e2fc0_0, v000001ee136b3e00_0;
L_000001ee13783da0 .cmp/eq 32, v000001ee136e3060_0, L_000001ee13725778;
S_000001ee1363bc50 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001ee136c0df0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001ee13720650 .param/l "RType" 0 4 2, C4<000000>;
P_000001ee13720688 .param/l "add" 0 4 5, C4<100000>;
P_000001ee137206c0 .param/l "addi" 0 4 8, C4<001000>;
P_000001ee137206f8 .param/l "addu" 0 4 5, C4<100001>;
P_000001ee13720730 .param/l "and_" 0 4 5, C4<100100>;
P_000001ee13720768 .param/l "andi" 0 4 8, C4<001100>;
P_000001ee137207a0 .param/l "beq" 0 4 10, C4<000100>;
P_000001ee137207d8 .param/l "bne" 0 4 10, C4<000101>;
P_000001ee13720810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001ee13720848 .param/l "j" 0 4 12, C4<000010>;
P_000001ee13720880 .param/l "jal" 0 4 12, C4<000011>;
P_000001ee137208b8 .param/l "jr" 0 4 6, C4<001000>;
P_000001ee137208f0 .param/l "lw" 0 4 8, C4<100011>;
P_000001ee13720928 .param/l "nor_" 0 4 5, C4<100111>;
P_000001ee13720960 .param/l "or_" 0 4 5, C4<100101>;
P_000001ee13720998 .param/l "ori" 0 4 8, C4<001101>;
P_000001ee137209d0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001ee13720a08 .param/l "sll" 0 4 6, C4<000000>;
P_000001ee13720a40 .param/l "slt" 0 4 5, C4<101010>;
P_000001ee13720a78 .param/l "slti" 0 4 8, C4<101010>;
P_000001ee13720ab0 .param/l "srl" 0 4 6, C4<000010>;
P_000001ee13720ae8 .param/l "sub" 0 4 5, C4<100010>;
P_000001ee13720b20 .param/l "subu" 0 4 5, C4<100011>;
P_000001ee13720b58 .param/l "sw" 0 4 8, C4<101011>;
P_000001ee13720b90 .param/l "xor_" 0 4 5, C4<100110>;
P_000001ee13720bc8 .param/l "xori" 0 4 8, C4<001110>;
v000001ee136e1760_0 .var "PCsrc", 0 0;
v000001ee136e3100_0 .net "funct", 5 0, L_000001ee13772320;  alias, 1 drivers
v000001ee136e2d40_0 .net "opcode", 5 0, L_000001ee13723530;  alias, 1 drivers
v000001ee136e22a0_0 .net "operand1", 31 0, L_000001ee136eebf0;  alias, 1 drivers
v000001ee136e2de0_0 .net "operand2", 31 0, L_000001ee137842a0;  alias, 1 drivers
v000001ee136e23e0_0 .net "rst", 0 0, v000001ee13723b70_0;  alias, 1 drivers
E_000001ee136aac90/0 .event anyedge, v000001ee136b3360_0, v000001ee136b4120_0, v000001ee136e2ac0_0, v000001ee136b3e00_0;
E_000001ee136aac90/1 .event anyedge, v000001ee136b4080_0;
E_000001ee136aac90 .event/or E_000001ee136aac90/0, E_000001ee136aac90/1;
S_000001ee13683dd0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001ee136c0df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001ee136e2160 .array "DataMem", 2047 0, 31 0;
v000001ee136e2e80_0 .net "address", 31 0, v000001ee136e3060_0;  alias, 1 drivers
v000001ee136e2480_0 .net "clock", 0 0, L_000001ee136ee8e0;  1 drivers
v000001ee136e25c0_0 .net "data", 31 0, L_000001ee136ee1e0;  alias, 1 drivers
v000001ee136e2700_0 .var/i "i", 31 0;
v000001ee136e31a0_0 .var "q", 31 0;
v000001ee136e34c0_0 .net "rden", 0 0, v000001ee136b2e60_0;  alias, 1 drivers
v000001ee136e3240_0 .net "wren", 0 0, v000001ee136b49e0_0;  alias, 1 drivers
E_000001ee136aa810 .event posedge, v000001ee136e2480_0;
S_000001ee13683f60 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001ee136c0df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001ee136aab90 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001ee136e1b20_0 .net "PCin", 31 0, L_000001ee13771a60;  alias, 1 drivers
v000001ee136e1d00_0 .var "PCout", 31 0;
v000001ee136e16c0_0 .net "clk", 0 0, L_000001ee136edf40;  alias, 1 drivers
v000001ee136e3380_0 .net "rst", 0 0, v000001ee13723b70_0;  alias, 1 drivers
    .scope S_000001ee1363bc50;
T_0 ;
    %wait E_000001ee136aac90;
    %load/vec4 v000001ee136e23e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee136e1760_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ee136e2d40_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001ee136e22a0_0;
    %load/vec4 v000001ee136e2de0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001ee136e2d40_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001ee136e22a0_0;
    %load/vec4 v000001ee136e2de0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001ee136e2d40_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001ee136e2d40_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001ee136e2d40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001ee136e3100_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001ee136e1760_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001ee13683f60;
T_1 ;
    %wait E_000001ee136aabd0;
    %load/vec4 v000001ee136e3380_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001ee136e1d00_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001ee136e1b20_0;
    %assign/vec4 v000001ee136e1d00_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ee13653290;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ee136b44e0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001ee136b44e0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ee136b44e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ee136b4260, 0, 4;
    %load/vec4 v000001ee136b44e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ee136b44e0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ee136b4260, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ee136b4260, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ee136b4260, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ee136b4260, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ee136b4260, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ee136b4260, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ee136b4260, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ee136b4260, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ee136b4260, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ee136b4260, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ee136b4260, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ee136b4260, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ee136b4260, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ee136b4260, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ee136b4260, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ee136b4260, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ee136b4260, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ee136b4260, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ee136b4260, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001ee136ac2d0;
T_3 ;
    %wait E_000001ee136aa150;
    %load/vec4 v000001ee136b3360_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001ee136b39a0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001ee136b3220_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ee136b4800_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ee136b3fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ee136b49e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ee136b43a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ee136b2e60_0, 0;
    %assign/vec4 v000001ee136b4580_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001ee136b39a0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001ee136b3220_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001ee136b4800_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ee136b3fe0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ee136b49e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ee136b43a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ee136b2e60_0, 0, 1;
    %store/vec4 v000001ee136b4580_0, 0, 1;
    %load/vec4 v000001ee136b4120_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee136b39a0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee136b4580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee136b3fe0_0, 0;
    %load/vec4 v000001ee136b4080_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ee136b3220_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ee136b3220_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ee136b3220_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ee136b3220_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ee136b3220_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ee136b3220_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ee136b3220_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ee136b3220_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ee136b3220_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ee136b3220_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee136b4800_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ee136b3220_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee136b4800_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ee136b3220_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ee136b3220_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee136b3fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee136b4580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee136b4800_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee136b3fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee136b4580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee136b4800_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ee136b3220_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee136b3fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee136b4800_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ee136b3220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee136b3fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee136b4800_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ee136b3220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee136b3fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee136b4800_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ee136b3220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee136b3fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee136b4800_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee136b2e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee136b3fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee136b4800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee136b43a0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee136b49e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee136b4800_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ee136b3220_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ee136b3220_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001ee13653420;
T_4 ;
    %wait E_000001ee136aabd0;
    %fork t_1, S_000001ee136029c0;
    %jmp t_0;
    .scope S_000001ee136029c0;
t_1 ;
    %load/vec4 v000001ee136e1da0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ee136b37c0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001ee136b37c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ee136b37c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ee136e2980, 0, 4;
    %load/vec4 v000001ee136b37c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ee136b37c0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001ee136e2a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001ee136e19e0_0;
    %load/vec4 v000001ee136e1f80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ee136e2980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ee136e2980, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001ee13653420;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ee13653420;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ee136e2ca0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001ee136e2ca0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001ee136e2ca0_0;
    %ix/getv/s 4, v000001ee136e2ca0_0;
    %load/vec4a v000001ee136e2980, 4;
    %ix/getv/s 4, v000001ee136e2ca0_0;
    %load/vec4a v000001ee136e2980, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001ee136e2ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ee136e2ca0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001ee136519a0;
T_6 ;
    %wait E_000001ee136aa350;
    %load/vec4 v000001ee136e1bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001ee136e3060_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001ee136e2fc0_0;
    %load/vec4 v000001ee136e1c60_0;
    %add;
    %assign/vec4 v000001ee136e3060_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001ee136e2fc0_0;
    %load/vec4 v000001ee136e1c60_0;
    %sub;
    %assign/vec4 v000001ee136e3060_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001ee136e2fc0_0;
    %load/vec4 v000001ee136e1c60_0;
    %and;
    %assign/vec4 v000001ee136e3060_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001ee136e2fc0_0;
    %load/vec4 v000001ee136e1c60_0;
    %or;
    %assign/vec4 v000001ee136e3060_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001ee136e2fc0_0;
    %load/vec4 v000001ee136e1c60_0;
    %xor;
    %assign/vec4 v000001ee136e3060_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001ee136e2fc0_0;
    %load/vec4 v000001ee136e1c60_0;
    %or;
    %inv;
    %assign/vec4 v000001ee136e3060_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001ee136e2fc0_0;
    %load/vec4 v000001ee136e1c60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001ee136e3060_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001ee136e1c60_0;
    %load/vec4 v000001ee136e2fc0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001ee136e3060_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001ee136e2fc0_0;
    %ix/getv 4, v000001ee136e1c60_0;
    %shiftl 4;
    %assign/vec4 v000001ee136e3060_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001ee136e2fc0_0;
    %ix/getv 4, v000001ee136e1c60_0;
    %shiftr 4;
    %assign/vec4 v000001ee136e3060_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001ee13683dd0;
T_7 ;
    %wait E_000001ee136aa810;
    %load/vec4 v000001ee136e34c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001ee136e2e80_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v000001ee136e2160, 4;
    %assign/vec4 v000001ee136e31a0_0, 0;
T_7.0 ;
    %load/vec4 v000001ee136e3240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001ee136e25c0_0;
    %ix/getv 3, v000001ee136e2e80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ee136e2160, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001ee13683dd0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ee136e2700_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001ee136e2700_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ee136e2700_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ee136e2160, 0, 4;
    %load/vec4 v000001ee136e2700_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ee136e2700_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ee136e2160, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001ee13683dd0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ee136e2700_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001ee136e2700_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001ee136e2700_0;
    %load/vec4a v000001ee136e2160, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001ee136e2700_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001ee136e2700_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ee136e2700_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001ee136c0df0;
T_10 ;
    %wait E_000001ee136aabd0;
    %load/vec4 v000001ee13722f90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ee137247f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001ee137247f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001ee137247f0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001ee136abe20;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ee13724750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ee13723b70_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001ee136abe20;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001ee13724750_0;
    %inv;
    %assign/vec4 v000001ee13724750_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001ee136abe20;
T_13 ;
    %vpi_call 2 46 "$dumpfile", "./DataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ee13723b70_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ee13723b70_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 60 "$display", "Number of cycles consumed: %d", v000001ee13724930_0 {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
