=====
SETUP
0.311
17.652
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n154_s4
8.122
8.639
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s8
10.024
10.477
u_z80/n279_s17
11.711
12.173
u_z80/n279_s13
12.175
12.628
u_z80/n279_s8
13.312
13.882
u_z80/n279_s5
14.054
14.507
u_z80/d_Z_1_s
15.482
15.935
w_sdram_d_1_s0
17.190
17.652
u_sdram/ff_wdata_1_s0
17.652
=====
SETUP
0.357
17.605
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n154_s4
8.122
8.639
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s8
10.024
10.477
u_z80/n279_s17
11.711
12.173
u_z80/n279_s13
12.175
12.628
u_z80/n279_s8
13.312
13.882
u_z80/n279_s5
14.054
14.507
u_z80/d_Z_3_s
15.487
16.004
w_sdram_d_3_s0
17.234
17.605
u_sdram/ff_wdata_3_s0
17.605
=====
SETUP
0.371
17.592
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n154_s4
8.122
8.639
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s8
10.024
10.477
u_z80/n279_s17
11.711
12.173
u_z80/n279_s13
12.175
12.628
u_z80/n279_s8
13.312
13.882
u_z80/n279_s5
14.054
14.507
u_z80/d_Z_3_s
15.487
16.004
u_ppi/u_ppi_0/ff_port_a_3_s0
17.592
=====
SETUP
0.376
17.587
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n154_s4
8.122
8.639
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s8
10.024
10.477
u_z80/n279_s17
11.711
12.173
u_z80/n279_s13
12.175
12.628
u_z80/n279_s8
13.312
13.882
u_z80/n279_s5
14.054
14.507
u_z80/d_Z_3_s
15.487
16.004
u_ppi/u_ppi_0/ff_port_c_3_s0
17.587
=====
SETUP
0.401
17.561
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n154_s4
8.122
8.639
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s8
10.024
10.477
u_z80/n279_s17
11.711
12.173
u_z80/n279_s13
12.175
12.628
u_z80/n279_s8
13.312
13.882
u_z80/n279_s5
14.054
14.507
u_z80/d_Z_0_s
15.487
16.004
w_sdram_d_0_s0
17.099
17.561
u_sdram/ff_wdata_0_s0
17.561
=====
SETUP
0.422
17.541
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n154_s4
8.122
8.639
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s8
10.024
10.477
u_z80/n279_s17
11.711
12.173
u_z80/n279_s13
12.175
12.628
u_z80/n279_s8
13.312
13.882
u_z80/n279_s5
14.054
14.507
u_z80/d_Z_6_s
15.487
16.004
w_sdram_d_6_s0
16.971
17.541
u_sdram/ff_wdata_6_s0
17.541
=====
SETUP
0.462
17.500
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n154_s4
8.122
8.639
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s8
10.024
10.477
u_z80/n279_s17
11.711
12.173
u_z80/n279_s13
12.175
12.628
u_z80/n279_s8
13.312
13.882
u_z80/n279_s5
14.054
14.507
u_z80/d_Z_2_s
15.482
15.935
w_sdram_d_2_s0
16.930
17.500
u_sdram/ff_wdata_2_s0
17.500
=====
SETUP
0.281
17.703
17.985
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n154_s4
8.122
8.639
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s8
10.024
10.477
u_z80/n279_s17
11.711
12.173
u_z80/n279_s13
12.175
12.628
u_z80/n279_s8
13.312
13.882
u_z80/n279_s5
14.054
14.507
u_z80/d_Z_3_s
15.487
16.004
u_z80/ff_dinst_3_s0
17.703
=====
SETUP
0.616
17.347
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n154_s4
8.122
8.639
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s8
10.024
10.477
u_z80/n279_s17
11.711
12.173
u_z80/n279_s13
12.175
12.628
u_z80/n279_s8
13.312
13.882
u_z80/n279_s5
14.054
14.507
u_z80/d_Z_6_s
15.487
16.004
u_ppi/u_ppi_0/ff_port_c_6_s0
17.347
=====
SETUP
0.710
17.253
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n154_s4
8.122
8.639
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s8
10.024
10.477
u_z80/n279_s17
11.711
12.173
u_z80/n279_s13
12.175
12.628
u_z80/n279_s8
13.312
13.882
u_z80/n279_s5
14.054
14.507
u_z80/d_Z_1_s
15.482
15.935
u_ppi/u_ppi_0/ff_port_a_1_s0
17.253
=====
SETUP
0.726
17.237
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n154_s4
8.122
8.639
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s8
10.024
10.477
u_z80/n279_s17
11.711
12.173
u_z80/n279_s13
12.175
12.628
u_z80/n279_s8
13.312
13.882
u_z80/n279_s5
14.054
14.507
u_z80/d_Z_2_s
15.482
15.935
u_ppi/u_ppi_0/ff_port_c_2_s0
17.237
=====
SETUP
0.752
17.211
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n154_s4
8.122
8.639
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s8
10.024
10.477
u_z80/n279_s17
11.711
12.173
u_z80/n279_s13
12.175
12.628
u_z80/n279_s8
13.312
13.882
u_z80/n279_s5
14.054
14.507
u_z80/d_Z_7_s
15.219
15.672
w_sdram_d_7_s0
16.662
17.211
u_sdram/ff_wdata_7_s0
17.211
=====
SETUP
0.766
17.197
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n154_s4
8.122
8.639
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s8
10.024
10.477
u_z80/n279_s17
11.711
12.173
u_z80/n279_s13
12.175
12.628
u_z80/n279_s8
13.312
13.882
u_z80/n279_s5
14.054
14.507
u_z80/d_Z_2_s
15.482
15.935
u_ppi/u_ppi_0/ff_port_a_2_s0
17.197
=====
SETUP
0.842
17.121
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n154_s4
8.122
8.639
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s8
10.024
10.477
u_z80/n279_s17
11.711
12.173
u_z80/n279_s13
12.175
12.628
u_z80/n279_s8
13.312
13.882
u_z80/n279_s5
14.054
14.507
u_z80/d_Z_5_s
15.311
15.682
w_sdram_d_5_s0
16.750
17.121
u_sdram/ff_wdata_5_s0
17.121
=====
SETUP
0.850
17.113
17.963
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n154_s4
8.122
8.639
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s8
10.024
10.477
u_z80/n279_s17
11.711
12.173
u_z80/n279_s13
12.175
12.628
u_z80/n279_s8
13.312
13.882
u_z80/n279_s5
14.054
14.507
u_z80/d_Z_0_s
15.487
16.004
u_ppi/u_ppi_0/ff_port_c_0_s0
17.113
=====
SETUP
0.522
17.462
17.985
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n154_s4
8.122
8.639
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s8
10.024
10.477
u_z80/n279_s17
11.711
12.173
u_z80/n279_s13
12.175
12.628
u_z80/n279_s8
13.312
13.882
u_z80/n279_s5
14.054
14.507
u_z80/d_Z_2_s
15.482
15.935
u_z80/ff_dinst_2_s0
17.462
=====
SETUP
0.559
17.425
17.985
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n154_s4
8.122
8.639
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s8
10.024
10.477
u_z80/n279_s17
11.711
12.173
u_z80/n279_s13
12.175
12.628
u_z80/n279_s8
13.312
13.882
u_z80/n279_s5
14.054
14.507
u_z80/d_Z_7_s
15.219
15.672
u_z80/ff_dinst_7_s0
17.425
=====
SETUP
0.638
17.347
17.985
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n154_s4
8.122
8.639
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s8
10.024
10.477
u_z80/n279_s17
11.711
12.173
u_z80/n279_s13
12.175
12.628
u_z80/n279_s8
13.312
13.882
u_z80/n279_s5
14.054
14.507
u_z80/d_Z_6_s
15.487
16.004
u_z80/ff_di_reg_6_s0
17.347
=====
SETUP
0.685
17.300
17.985
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n154_s4
8.122
8.639
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s8
10.024
10.477
u_z80/n279_s17
11.711
12.173
u_z80/n279_s13
12.175
12.628
u_z80/n279_s8
13.312
13.882
u_z80/n279_s5
14.054
14.507
u_z80/d_Z_1_s
15.482
15.935
u_z80/ff_dinst_1_s0
17.300
=====
SETUP
0.711
17.273
17.985
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n154_s4
8.122
8.639
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s8
10.024
10.477
u_z80/n279_s17
11.711
12.173
u_z80/n279_s13
12.175
12.628
u_z80/n279_s8
13.312
13.882
u_z80/n279_s5
14.054
14.507
u_z80/d_Z_2_s
15.482
15.935
u_z80/ff_di_reg_2_s0
17.273
=====
SETUP
0.740
17.245
17.985
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n154_s4
8.122
8.639
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s8
10.024
10.477
u_z80/n279_s17
11.711
12.173
u_z80/n279_s13
12.175
12.628
u_z80/n279_s8
13.312
13.882
u_z80/n279_s5
14.054
14.507
u_z80/d_Z_6_s
15.487
16.004
u_z80/ff_dinst_6_s0
17.245
=====
SETUP
0.752
17.232
17.985
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n154_s4
8.122
8.639
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s8
10.024
10.477
u_z80/n279_s17
11.711
12.173
u_z80/n279_s13
12.175
12.628
u_z80/n279_s8
13.312
13.882
u_z80/n279_s5
14.054
14.507
u_z80/d_Z_4_s
15.311
15.682
u_z80/ff_dinst_4_s0
17.232
=====
SETUP
0.785
17.199
17.985
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n154_s4
8.122
8.639
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s8
10.024
10.477
u_z80/n279_s17
11.711
12.173
u_z80/n279_s13
12.175
12.628
u_z80/n279_s8
13.312
13.882
u_z80/n279_s5
14.054
14.507
u_z80/d_Z_0_s
15.487
16.004
u_z80/ff_dinst_0_s0
17.199
=====
SETUP
0.824
17.160
17.985
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n154_s4
8.122
8.639
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s8
10.024
10.477
u_z80/n279_s17
11.711
12.173
u_z80/n279_s13
12.175
12.628
u_z80/n279_s8
13.312
13.882
u_z80/n279_s5
14.054
14.507
u_z80/d_Z_5_s
15.311
15.682
u_z80/ff_dinst_5_s0
17.160
=====
SETUP
0.830
17.155
17.985
u_z80/u_cz80/ir_3_s0
6.375
6.607
u_z80/u_cz80/n154_s4
8.122
8.639
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s8
10.024
10.477
u_z80/n279_s17
11.711
12.173
u_z80/n279_s13
12.175
12.628
u_z80/n279_s8
13.312
13.882
u_z80/n279_s5
14.054
14.507
u_z80/d_Z_3_s
15.487
16.004
u_z80/ff_di_reg_3_s0
17.155
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_7_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_6_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_5_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_4_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_3_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_2_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_1_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.199
6.063
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_4_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.063
=====
HOLD
0.199
6.063
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_13_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.063
=====
HOLD
0.203
6.067
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_7_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.067
=====
HOLD
0.205
5.937
5.733
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_7_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
5.937
=====
HOLD
0.205
5.937
5.733
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_5_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
5.937
=====
HOLD
0.205
5.937
5.733
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_address_8_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
5.937
=====
HOLD
0.205
5.937
5.733
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_address_1_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
5.937
=====
HOLD
0.207
5.940
5.733
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_address_3_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
5.940
=====
HOLD
0.207
5.940
5.733
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_address_9_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
5.940
=====
HOLD
0.208
6.071
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_14_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.071
=====
HOLD
0.208
6.071
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_14_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.071
=====
HOLD
0.215
6.078
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_6_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.078
=====
HOLD
0.215
6.078
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_5_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.078
