vendor_name = ModelSim
source_file = 1, D:/FinalProject/bad-guy.txt
source_file = 1, D:/FinalProject/laser.txt
source_file = 1, D:/FinalProject/image.txt
source_file = 1, D:/FinalProject/ram.sv
source_file = 1, D:/FinalProject/lab8.sdc
source_file = 1, D:/FinalProject/vga_clk.qip
source_file = 1, D:/FinalProject/vga_clk.v
source_file = 1, D:/FinalProject/VGA_controller.sv
source_file = 1, D:/FinalProject/user_ship.sv
source_file = 1, D:/FinalProject/lab8.sv
source_file = 1, D:/FinalProject/hpi_io_intf.sv
source_file = 1, D:/FinalProject/HexDriver.sv
source_file = 1, D:/FinalProject/Color_Mapper.sv
source_file = 1, D:/FinalProject/ball.sv
source_file = 1, D:/FinalProject/sprite_rom.sv
source_file = 1, D:/FinalProject/nios_system.sopcinfo
source_file = 1, D:/FinalProject/nios_system.qsys
source_file = 1, D:/FinalProject/lab8.sof
source_file = 1, D:/FinalProject/lab8.cdf
source_file = 1, D:/FinalProject/enemy-ship.sv
source_file = 1, D:/FinalProject/laser.sv
source_file = 1, D:/FinalProject/game_controller.sv
source_file = 1, D:/FinalProject/signal_controller.sv
source_file = 1, D:/FinalProject/galaga_logo.sv
source_file = 1, D:/FinalProject/hit_controller.sv
source_file = 1, D:/FinalProject/eship_row.sv
source_file = 1, D:/FinalProject/boss.sv
source_file = 1, D:/FinalProject/hit_controller_boss.sv
source_file = 1, D:/FinalProject/testbench.sv
source_file = 1, d:/finalproject/db/ip/nios_system/nios_system.v
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/altera_avalon_sc_fifo.v
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/altera_avalon_st_clock_crosser.v
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/altera_avalon_st_handshake_clock_crosser.v
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/altera_merlin_arbitrator.sv
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/altera_merlin_master_agent.sv
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/altera_merlin_master_translator.sv
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/altera_merlin_slave_agent.sv
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/altera_merlin_slave_translator.sv
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/altera_reset_controller.sdc
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/altera_reset_controller.v
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/altera_reset_synchronizer.v
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/altera_std_synchronizer_nocut.v
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/nios_system_irq_mapper.sv
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/nios_system_jtag_uart_0.v
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/nios_system_keycode.v
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/nios_system_mm_interconnect_0.v
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_demux.sv
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux.sv
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router.sv
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_001.sv
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_002.sv
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_router_003.sv
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_demux.sv
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux.sv
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0.v
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.sdc
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu.v
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_tck.v
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_ociram_default_contents.mif
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_rf_ram_a.mif
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_rf_ram_b.mif
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/nios_system_nios2_gen2_0_cpu_test_bench.v
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/nios_system_onchip_memory2_0.hex
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/nios_system_onchip_memory2_0.v
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/nios_system_otg_hpi_address.v
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/nios_system_otg_hpi_cs.v
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/nios_system_otg_hpi_data.v
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/nios_system_sdram.v
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/nios_system_sdram_pll.v
source_file = 1, d:/finalproject/db/ip/nios_system/submodules/nios_system_sysid_qsys_0.v
source_file = 1, D:/FinalProject/db/lab8.cbx.xml
design_name = signal_controller
instance = comp, \start~output , start~output, signal_controller, 1
instance = comp, \play~output , play~output, signal_controller, 1
instance = comp, \gameover~output , gameover~output, signal_controller, 1
instance = comp, \win~output , win~output, signal_controller, 1
instance = comp, \boss_logo~output , boss_logo~output, signal_controller, 1
instance = comp, \boss_fight~output , boss_fight~output, signal_controller, 1
instance = comp, \Clk~input , Clk~input, signal_controller, 1
instance = comp, \Clk~inputclkctrl , Clk~inputclkctrl, signal_controller, 1
instance = comp, \keycode[4]~input , keycode[4]~input, signal_controller, 1
instance = comp, \keycode[7]~input , keycode[7]~input, signal_controller, 1
instance = comp, \keycode[5]~input , keycode[5]~input, signal_controller, 1
instance = comp, \keycode[6]~input , keycode[6]~input, signal_controller, 1
instance = comp, \Equal0~0 , Equal0~0, signal_controller, 1
instance = comp, \Reset~input , Reset~input, signal_controller, 1
instance = comp, \keycode[0]~input , keycode[0]~input, signal_controller, 1
instance = comp, \keycode[1]~input , keycode[1]~input, signal_controller, 1
instance = comp, \keycode[3]~input , keycode[3]~input, signal_controller, 1
instance = comp, \keycode[2]~input , keycode[2]~input, signal_controller, 1
instance = comp, \Equal0~1 , Equal0~1, signal_controller, 1
instance = comp, \state~17 , state~17, signal_controller, 1
instance = comp, \killed_all1~input , killed_all1~input, signal_controller, 1
instance = comp, \state~13 , state~13, signal_controller, 1
instance = comp, \died~input , died~input, signal_controller, 1
instance = comp, \state~14 , state~14, signal_controller, 1
instance = comp, \state~15 , state~15, signal_controller, 1
instance = comp, \state.PLAY , state.PLAY, signal_controller, 1
instance = comp, \killed_all2~input , killed_all2~input, signal_controller, 1
instance = comp, \state~21 , state~21, signal_controller, 1
instance = comp, \state.BOSS_LOGO , state.BOSS_LOGO, signal_controller, 1
instance = comp, \state~19 , state~19, signal_controller, 1
instance = comp, \state~22 , state~22, signal_controller, 1
instance = comp, \state.BOSS_FIGHT , state.BOSS_FIGHT, signal_controller, 1
instance = comp, \state~16 , state~16, signal_controller, 1
instance = comp, \state~18 , state~18, signal_controller, 1
instance = comp, \state.GAMEOVER , state.GAMEOVER, signal_controller, 1
instance = comp, \state~20 , state~20, signal_controller, 1
instance = comp, \state.WIN , state.WIN, signal_controller, 1
instance = comp, \state~11 , state~11, signal_controller, 1
instance = comp, \state~12 , state~12, signal_controller, 1
instance = comp, \state.START , state.START, signal_controller, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
