{
    "code": "module TopModule (\n    input logic clk,       // Clock signal, active on rising edge\n    input logic reset,     // Synchronous active-high reset\n    input logic j,         // J input, affects state transition\n    input logic k,         // K input, affects state transition\n    output logic out       // Output, changes based on state\n);\n\n    typedef enum logic [0:0] {\n        OFF = 1'b0,\n        ON  = 1'b1\n    } state_t;\n\n    state_t state;\n\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            state <= OFF;\n        end else begin\n            case (state)\n                OFF: begin\n                    if (j) begin\n                        state <= ON;\n                    end\n                end\n                ON: begin\n                    if (k) begin\n                        state <= OFF;\n                    end\n                end\n            endcase\n        end\n    end\n\n    always_comb begin\n        case (state)\n            OFF: out = 1'b0;\n            ON:  out = 1'b1;\n        endcase\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}