Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:/Altera/Projects/BCD/qsys/ --output-directory=D:/Altera/Projects/BCD/qsys/bcd/ --report-file=bsf:D:/Altera/Projects/BCD/qsys/bcd.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C8Q208C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/Altera/Projects/BCD/qsys/bcd.qsys
Progress: Loading qsys/bcd.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding master_0 [altera_jtag_avalon_master 13.0]
Progress: Parameterizing module master_0
Progress: Adding BCD_0 [BCD 1.0]
Progress: Parameterizing module BCD_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:/Altera/Projects/BCD/qsys/ --output-directory=D:/Altera/Projects/BCD/qsys/bcd/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:D:/Altera/Projects/BCD/qsys/bcd.sopcinfo --report-file=html:D:/Altera/Projects/BCD/qsys/bcd.html --report-file=qip:D:/Altera/Projects/BCD/qsys/bcd/synthesis/bcd.qip --report-file=cmp:D:/Altera/Projects/BCD/qsys/bcd.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C8Q208C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/Altera/Projects/BCD/qsys/bcd.qsys --language=VHDL
Progress: Loading qsys/bcd.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding master_0 [altera_jtag_avalon_master 13.0]
Progress: Parameterizing module master_0
Progress: Adding BCD_0 [BCD 1.0]
Progress: Parameterizing module BCD_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: bcd: Generating bcd "bcd" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 3 modules, 5 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 5 modules, 11 connections
Info: reset_adaptation_transform: After transform: 6 modules, 13 connections
Info: merlin_mm_transform: After transform: 6 modules, 13 connections
Info: pipeline_bridge_swap_transform: After transform: 10 modules, 24 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 10 modules, 24 connections
Info: reset_adaptation_transform: After transform: 11 modules, 26 connections
Info: merlin_mm_transform: After transform: 11 modules, 26 connections
Info: master_0: "bcd" instantiated altera_jtag_avalon_master "master_0"
Info: BCD_0: "bcd" instantiated BCD "BCD_0"
Info: master_0_master_translator: "bcd" instantiated altera_merlin_master_translator "master_0_master_translator"
Info: BCD_0_avmm_translator: "bcd" instantiated altera_merlin_slave_translator "BCD_0_avmm_translator"
Info: rst_controller: "bcd" instantiated altera_reset_controller "rst_controller"
Info: jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: Starting generation. 
Info: timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info: fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: Starting generation. 
Info: b2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: Starting generation. 
Info: p2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info: bcd: Done bcd" with 14 modules, 30 files, 287837 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
