Analysis & Synthesis report for CYX_SC_CPU_nanoMIPS
Fri May 08 17:12:23 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: CYX_RegFile:RegFile_inst
 14. Parameter Settings for User Entity Instance: CYX_MUX:MUX_inst8
 15. Parameter Settings for User Entity Instance: CYX_MUX:MUX_inst7
 16. Parameter Settings for User Entity Instance: CYX_MUX:MUX_inst6
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages
 20. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 08 17:12:23 2020       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; CYX_SC_CPU_nanoMIPS                         ;
; Top-level Entity Name              ; CYX_SC_CPU_nanoMIPS                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,770                                       ;
;     Total combinational functions  ; 1,133                                       ;
;     Dedicated logic registers      ; 766                                         ;
; Total registers                    ; 766                                         ;
; Total pins                         ; 208                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+------------------------------------------------------------------+---------------------+---------------------+
; Option                                                           ; Setting             ; Default Value       ;
+------------------------------------------------------------------+---------------------+---------------------+
; Top-level entity name                                            ; CYX_SC_CPU_nanoMIPS ; CYX_SC_CPU_nanoMIPS ;
; Family name                                                      ; Cyclone IV E        ; Cyclone V           ;
; Use smart compilation                                            ; Off                 ; Off                 ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                  ; On                  ;
; Enable compact report table                                      ; Off                 ; Off                 ;
; Restructure Multiplexers                                         ; Auto                ; Auto                ;
; Create Debugging Nodes for IP Cores                              ; Off                 ; Off                 ;
; Preserve fewer node names                                        ; On                  ; On                  ;
; Intel FPGA IP Evaluation Mode                                    ; Enable              ; Enable              ;
; Verilog Version                                                  ; Verilog_2001        ; Verilog_2001        ;
; VHDL Version                                                     ; VHDL_1993           ; VHDL_1993           ;
; State Machine Processing                                         ; Auto                ; Auto                ;
; Safe State Machine                                               ; Off                 ; Off                 ;
; Extract Verilog State Machines                                   ; On                  ; On                  ;
; Extract VHDL State Machines                                      ; On                  ; On                  ;
; Ignore Verilog initial constructs                                ; Off                 ; Off                 ;
; Iteration limit for constant Verilog loops                       ; 5000                ; 5000                ;
; Iteration limit for non-constant Verilog loops                   ; 250                 ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                  ; On                  ;
; Infer RAMs from Raw Logic                                        ; On                  ; On                  ;
; Parallel Synthesis                                               ; On                  ; On                  ;
; DSP Block Balancing                                              ; Auto                ; Auto                ;
; NOT Gate Push-Back                                               ; On                  ; On                  ;
; Power-Up Don't Care                                              ; On                  ; On                  ;
; Remove Redundant Logic Cells                                     ; Off                 ; Off                 ;
; Remove Duplicate Registers                                       ; On                  ; On                  ;
; Ignore CARRY Buffers                                             ; Off                 ; Off                 ;
; Ignore CASCADE Buffers                                           ; Off                 ; Off                 ;
; Ignore GLOBAL Buffers                                            ; Off                 ; Off                 ;
; Ignore ROW GLOBAL Buffers                                        ; Off                 ; Off                 ;
; Ignore LCELL Buffers                                             ; Off                 ; Off                 ;
; Ignore SOFT Buffers                                              ; On                  ; On                  ;
; Limit AHDL Integers to 32 Bits                                   ; Off                 ; Off                 ;
; Optimization Technique                                           ; Balanced            ; Balanced            ;
; Carry Chain Length                                               ; 70                  ; 70                  ;
; Auto Carry Chains                                                ; On                  ; On                  ;
; Auto Open-Drain Pins                                             ; On                  ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                 ; Off                 ;
; Auto ROM Replacement                                             ; On                  ; On                  ;
; Auto RAM Replacement                                             ; On                  ; On                  ;
; Auto DSP Block Replacement                                       ; On                  ; On                  ;
; Auto Shift Register Replacement                                  ; Auto                ; Auto                ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                ; Auto                ;
; Auto Clock Enable Replacement                                    ; On                  ; On                  ;
; Strict RAM Replacement                                           ; Off                 ; Off                 ;
; Allow Synchronous Control Signals                                ; On                  ; On                  ;
; Force Use of Synchronous Clear Signals                           ; Off                 ; Off                 ;
; Auto RAM Block Balancing                                         ; On                  ; On                  ;
; Auto RAM to Logic Cell Conversion                                ; Off                 ; Off                 ;
; Auto Resource Sharing                                            ; Off                 ; Off                 ;
; Allow Any RAM Size For Recognition                               ; Off                 ; Off                 ;
; Allow Any ROM Size For Recognition                               ; Off                 ; Off                 ;
; Allow Any Shift Register Size For Recognition                    ; Off                 ; Off                 ;
; Use LogicLock Constraints during Resource Balancing              ; On                  ; On                  ;
; Ignore translate_off and synthesis_off directives                ; Off                 ; Off                 ;
; Timing-Driven Synthesis                                          ; On                  ; On                  ;
; Report Parameter Settings                                        ; On                  ; On                  ;
; Report Source Assignments                                        ; On                  ; On                  ;
; Report Connectivity Checks                                       ; On                  ; On                  ;
; Ignore Maximum Fan-Out Assignments                               ; Off                 ; Off                 ;
; Synchronization Register Chain Length                            ; 2                   ; 2                   ;
; Power Optimization During Synthesis                              ; Normal compilation  ; Normal compilation  ;
; HDL message level                                                ; Level2              ; Level2              ;
; Suppress Register Optimization Related Messages                  ; Off                 ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                 ; 100                 ;
; Clock MUX Protection                                             ; On                  ; On                  ;
; Auto Gated Clock Conversion                                      ; Off                 ; Off                 ;
; Block Design Naming                                              ; Auto                ; Auto                ;
; SDC constraint protection                                        ; Off                 ; Off                 ;
; Synthesis Effort                                                 ; Auto                ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                  ; On                  ;
; Pre-Mapping Resynthesis Optimization                             ; Off                 ; Off                 ;
; Analysis & Synthesis Message Level                               ; Medium              ; Medium              ;
; Disable Register Merging Across Hierarchies                      ; Auto                ; Auto                ;
; Resource Aware Inference For Block RAM                           ; On                  ; On                  ;
+------------------------------------------------------------------+---------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                            ; Library ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; CYX_SC_CPU_nanoMIPS.bdf          ; yes             ; User Block Diagram/Schematic File  ; C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_SC_CPU_nanoMIPS.bdf ;         ;
; ALU_Core.v                       ; yes             ; User Verilog HDL File              ; C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/ALU_Core.v              ;         ;
; CYX_RegFile.v                    ; yes             ; User Verilog HDL File              ; C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_RegFile.v           ;         ;
; CYX_Inst_Fetch.v                 ; yes             ; User Verilog HDL File              ; C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Inst_Fetch.v        ;         ;
; CYX_Controller.v                 ; yes             ; User Verilog HDL File              ; C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v        ;         ;
; CYX_MUX.v                        ; yes             ; User Verilog HDL File              ; C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_MUX.v               ;         ;
; CYX_Extender16.v                 ; yes             ; User Verilog HDL File              ; C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Extender16.v        ;         ;
; CYX_VRAM.v                       ; yes             ; User Verilog HDL File              ; C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_VRAM.v              ;         ;
; CYX_VROM.v                       ; yes             ; User Verilog HDL File              ; C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_VROM.v              ;         ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,770     ;
;                                             ;           ;
; Total combinational functions               ; 1133      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 781       ;
;     -- 3 input functions                    ; 249       ;
;     -- <=2 input functions                  ; 103       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1013      ;
;     -- arithmetic mode                      ; 120       ;
;                                             ;           ;
; Total registers                             ; 766       ;
;     -- Dedicated logic registers            ; 766       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 208       ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 766       ;
; Total fan-out                               ; 6740      ;
; Average fan-out                             ; 2.91      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                         ;
+--------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node           ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                  ; Entity Name         ; Library Name ;
+--------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------+---------------------+--------------+
; |CYX_SC_CPU_nanoMIPS                 ; 1133 (0)            ; 766 (0)                   ; 0           ; 0            ; 0       ; 0         ; 208  ; 0            ; |CYX_SC_CPU_nanoMIPS                                 ; CYX_SC_CPU_nanoMIPS ; work         ;
;    |ALU_Core:ALU_inst|               ; 162 (162)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|ALU_Core:ALU_inst               ; ALU_Core            ; work         ;
;    |CYX_Controller:Controller_inst2| ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|CYX_Controller:Controller_inst2 ; CYX_Controller      ; work         ;
;    |CYX_Inst_Fetch:Inst_Fetch_inst3| ; 101 (101)           ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|CYX_Inst_Fetch:Inst_Fetch_inst3 ; CYX_Inst_Fetch      ; work         ;
;    |CYX_MUX:MUX_inst6|               ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|CYX_MUX:MUX_inst6               ; CYX_MUX             ; work         ;
;    |CYX_MUX:MUX_inst7|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|CYX_MUX:MUX_inst7               ; CYX_MUX             ; work         ;
;    |CYX_MUX:MUX_inst8|               ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|CYX_MUX:MUX_inst8               ; CYX_MUX             ; work         ;
;    |CYX_RegFile:RegFile_inst|        ; 327 (327)           ; 224 (224)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|CYX_RegFile:RegFile_inst        ; CYX_RegFile         ; work         ;
;    |CYX_VRAM:VRAM_inst11|            ; 417 (417)           ; 512 (512)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|CYX_VRAM:VRAM_inst11            ; CYX_VRAM            ; work         ;
;    |CYX_VROM:VROM_inst10|            ; 49 (49)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CYX_SC_CPU_nanoMIPS|CYX_VROM:VROM_inst10            ; CYX_VROM            ; work         ;
+--------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                     ;
+-----------------------------------------------------+------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                      ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------------------------+------------------------+
; CYX_Controller:Controller_inst2|ALUctr[1]           ; CYX_Controller:Controller_inst2|WideOr10 ; yes                    ;
; CYX_Controller:Controller_inst2|ALUctr[0]           ; CYX_Controller:Controller_inst2|WideOr10 ; yes                    ;
; CYX_Controller:Controller_inst2|ALUsrc              ; CYX_Controller:Controller_inst2|WideOr10 ; yes                    ;
; CYX_Controller:Controller_inst2|ALUctr[2]           ; CYX_Controller:Controller_inst2|WideOr10 ; yes                    ;
; CYX_Controller:Controller_inst2|MemWr               ; CYX_Controller:Controller_inst2|WideOr10 ; yes                    ;
; CYX_Controller:Controller_inst2|MemtoReg            ; CYX_Controller:Controller_inst2|WideOr10 ; yes                    ;
; CYX_Controller:Controller_inst2|RegWr               ; CYX_Controller:Controller_inst2|WideOr10 ; yes                    ;
; CYX_Controller:Controller_inst2|RegDst              ; CYX_Controller:Controller_inst2|WideOr10 ; yes                    ;
; CYX_Controller:Controller_inst2|jump                ; CYX_Controller:Controller_inst2|WideOr10 ; yes                    ;
; CYX_Controller:Controller_inst2|nPC_sel             ; CYX_Controller:Controller_inst2|WideOr10 ; yes                    ;
; Number of user-specified and inferred latches = 10  ;                                          ;                        ;
+-----------------------------------------------------+------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                         ;
+----------------------------------------+---------------------------------------------------+
; Register name                          ; Reason for Removal                                ;
+----------------------------------------+---------------------------------------------------+
; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[1]  ; Merged with CYX_Inst_Fetch:Inst_Fetch_inst3|PC[0] ;
; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[0]  ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][31]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][30]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][29]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][28]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][27]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][26]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][25]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][24]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][23]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][22]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][21]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][20]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][19]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][18]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][17]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][16]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][15]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][14]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][13]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][12]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][11]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][10]   ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][9]    ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][8]    ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][7]    ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][6]    ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][5]    ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][4]    ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][3]    ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][2]    ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][1]    ; Stuck at GND due to stuck port data_in            ;
; CYX_RegFile:RegFile_inst|regs[0][0]    ; Stuck at VCC due to stuck port data_in            ;
; Total Number of Removed Registers = 34 ;                                                   ;
+----------------------------------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                  ;
+---------------------------------------+---------------------------+--------------------------------------------------------------------------+
; Register name                         ; Reason for Removal        ; Registers Removed due to This Register                                   ;
+---------------------------------------+---------------------------+--------------------------------------------------------------------------+
; CYX_Inst_Fetch:Inst_Fetch_inst3|PC[0] ; Stuck at GND              ; CYX_RegFile:RegFile_inst|regs[0][4], CYX_RegFile:RegFile_inst|regs[0][0] ;
;                                       ; due to stuck port data_in ;                                                                          ;
+---------------------------------------+---------------------------+--------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 766   ;
; Number of registers using Synchronous Clear  ; 12    ;
; Number of registers using Synchronous Load   ; 14    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 736   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |CYX_SC_CPU_nanoMIPS|CYX_Inst_Fetch:Inst_Fetch_inst3|PC[9]     ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |CYX_SC_CPU_nanoMIPS|CYX_Inst_Fetch:Inst_Fetch_inst3|PC[7]     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CYX_SC_CPU_nanoMIPS|CYX_RegFile:RegFile_inst|regs[0][10]      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |CYX_SC_CPU_nanoMIPS|ALU_Core:ALU_inst|B_31bit[15]             ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |CYX_SC_CPU_nanoMIPS|ALU_Core:ALU_inst|Mux2                    ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |CYX_SC_CPU_nanoMIPS|CYX_RegFile:RegFile_inst|Mux51            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |CYX_SC_CPU_nanoMIPS|CYX_RegFile:RegFile_inst|Mux12            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |CYX_SC_CPU_nanoMIPS|CYX_Controller:Controller_inst2|Selector1 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CYX_RegFile:RegFile_inst ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; REGNUM         ; 8     ; Signed Integer                               ;
; REG0_DATA      ; 1     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CYX_MUX:MUX_inst8 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 31    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CYX_MUX:MUX_inst7 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 4     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CYX_MUX:MUX_inst6 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 31    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 208                         ;
; cycloneiii_ff         ; 766                         ;
;     ENA               ; 736                         ;
;     SCLR              ; 12                          ;
;     SLD               ; 14                          ;
;     plain             ; 4                           ;
; cycloneiii_lcell_comb ; 1135                        ;
;     arith             ; 120                         ;
;         2 data inputs ; 57                          ;
;         3 data inputs ; 63                          ;
;     normal            ; 1015                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 40                          ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 186                         ;
;         4 data inputs ; 781                         ;
;                       ;                             ;
; Max LUT depth         ; 22.10                       ;
; Average LUT depth     ; 13.74                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Fri May 08 17:12:01 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CYX_SC_CPU_nanoMIPS -c CYX_SC_CPU_nanoMIPS
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10463): Verilog HDL Declaration warning at Digits_Display.v(49): "do" is SystemVerilog-2005 keyword File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/Digits_Display.v Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file digits_display.v
    Info (12023): Found entity 1: Digit_decoder File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/Digits_Display.v Line: 44
    Info (12023): Found entity 2: Digits_Display File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/Digits_Display.v Line: 131
Info (12021): Found 1 design units, including 1 entities, in source file cyx_sc_cpu_nanomips.bdf
    Info (12023): Found entity 1: CYX_SC_CPU_nanoMIPS
Info (12021): Found 1 design units, including 1 entities, in source file alu_core.v
    Info (12023): Found entity 1: ALU_Core File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/ALU_Core.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file cyx_regfile.v
    Info (12023): Found entity 1: CYX_RegFile File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_RegFile.v Line: 23
Warning (10229): Verilog HDL Expression warning at CYX_Inst_Fetch.v(41): truncated literal to match 14 bits File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Inst_Fetch.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file cyx_inst_fetch.v
    Info (12023): Found entity 1: CYX_Inst_Fetch File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Inst_Fetch.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file cyx_controller.v
    Info (12023): Found entity 1: CYX_Controller File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file cyx_mux.v
    Info (12023): Found entity 1: CYX_MUX File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_MUX.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file cyx_extender16.v
    Info (12023): Found entity 1: CYX_Extender16 File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Extender16.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file cyx_vram.v
    Info (12023): Found entity 1: CYX_VRAM File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_VRAM.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file cyx_vrom.v
    Info (12023): Found entity 1: CYX_VROM File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_VROM.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file cyx_sc_cpu_nanomips_tb.v
    Info (12023): Found entity 1: CYX_SC_CPU_nanoMIPS_tb File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_SC_CPU_nanoMIPS_tb.v Line: 23
Info (12127): Elaborating entity "CYX_SC_CPU_nanoMIPS" for the top level hierarchy
Info (12128): Elaborating entity "ALU_Core" for hierarchy "ALU_Core:ALU_inst"
Info (12128): Elaborating entity "CYX_RegFile" for hierarchy "CYX_RegFile:RegFile_inst"
Warning (10855): Verilog HDL warning at CYX_RegFile.v(44): initial value for variable regs should be constant File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_RegFile.v Line: 44
Info (12128): Elaborating entity "CYX_Controller" for hierarchy "CYX_Controller:Controller_inst2"
Warning (10036): Verilog HDL or VHDL warning at CYX_Controller.v(42): object "shamt" assigned a value but never read File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 42
Warning (10270): Verilog HDL Case Statement warning at CYX_Controller.v(50): incomplete case statement has no default case item File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 50
Warning (10240): Verilog HDL Always Construct warning at CYX_Controller.v(50): inferring latch(es) for variable "RegDst", which holds its previous value in one or more paths through the always construct File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 50
Warning (10240): Verilog HDL Always Construct warning at CYX_Controller.v(50): inferring latch(es) for variable "RegWr", which holds its previous value in one or more paths through the always construct File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 50
Warning (10240): Verilog HDL Always Construct warning at CYX_Controller.v(50): inferring latch(es) for variable "ExtOp", which holds its previous value in one or more paths through the always construct File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 50
Warning (10240): Verilog HDL Always Construct warning at CYX_Controller.v(50): inferring latch(es) for variable "ALUsrc", which holds its previous value in one or more paths through the always construct File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 50
Warning (10240): Verilog HDL Always Construct warning at CYX_Controller.v(50): inferring latch(es) for variable "MemWr", which holds its previous value in one or more paths through the always construct File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 50
Warning (10240): Verilog HDL Always Construct warning at CYX_Controller.v(50): inferring latch(es) for variable "MemtoReg", which holds its previous value in one or more paths through the always construct File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 50
Warning (10240): Verilog HDL Always Construct warning at CYX_Controller.v(50): inferring latch(es) for variable "jump", which holds its previous value in one or more paths through the always construct File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 50
Warning (10240): Verilog HDL Always Construct warning at CYX_Controller.v(50): inferring latch(es) for variable "nPC_sel", which holds its previous value in one or more paths through the always construct File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 50
Warning (10240): Verilog HDL Always Construct warning at CYX_Controller.v(50): inferring latch(es) for variable "ALUctr", which holds its previous value in one or more paths through the always construct File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 50
Info (10041): Inferred latch for "ALUctr[0]" at CYX_Controller.v(50) File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 50
Info (10041): Inferred latch for "ALUctr[1]" at CYX_Controller.v(50) File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 50
Info (10041): Inferred latch for "ALUctr[2]" at CYX_Controller.v(50) File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 50
Info (10041): Inferred latch for "ALUctr[3]" at CYX_Controller.v(50) File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 50
Info (10041): Inferred latch for "nPC_sel" at CYX_Controller.v(50) File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 50
Info (10041): Inferred latch for "jump" at CYX_Controller.v(50) File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 50
Info (10041): Inferred latch for "MemtoReg" at CYX_Controller.v(50) File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 50
Info (10041): Inferred latch for "MemWr" at CYX_Controller.v(50) File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 50
Info (10041): Inferred latch for "ALUsrc" at CYX_Controller.v(50) File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 50
Info (10041): Inferred latch for "ExtOp" at CYX_Controller.v(50) File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 50
Info (10041): Inferred latch for "RegWr" at CYX_Controller.v(50) File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 50
Info (10041): Inferred latch for "RegDst" at CYX_Controller.v(50) File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 50
Info (12128): Elaborating entity "CYX_VROM" for hierarchy "CYX_VROM:VROM_inst10"
Warning (10762): Verilog HDL Case Statement warning at CYX_VROM.v(31): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_VROM.v Line: 31
Info (12128): Elaborating entity "CYX_Inst_Fetch" for hierarchy "CYX_Inst_Fetch:Inst_Fetch_inst3"
Info (12128): Elaborating entity "CYX_MUX" for hierarchy "CYX_MUX:MUX_inst8"
Info (12128): Elaborating entity "CYX_VRAM" for hierarchy "CYX_VRAM:VRAM_inst11"
Info (12128): Elaborating entity "CYX_MUX" for hierarchy "CYX_MUX:MUX_inst7"
Info (12128): Elaborating entity "CYX_Extender16" for hierarchy "CYX_Extender16:Extender_inst"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "CYX_VRAM:VRAM_inst11|regs" is uninferred due to asynchronous read logic File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_VRAM.v Line: 33
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/db/CYX_SC_CPU_nanoMIPS.ram0_CYX_VRAM_965bf8a2.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (13012): Latch CYX_Controller:Controller_inst2|ALUctr[1] has unsafe behavior File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CYX_VROM:VROM_inst10|WideOr1 File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_VROM.v Line: 31
Warning (13012): Latch CYX_Controller:Controller_inst2|ALUctr[0] has unsafe behavior File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CYX_VROM:VROM_inst10|WideOr1 File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_VROM.v Line: 31
Warning (13012): Latch CYX_Controller:Controller_inst2|ALUsrc has unsafe behavior File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 30
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CYX_VROM:VROM_inst10|WideOr0 File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_VROM.v Line: 31
Warning (13012): Latch CYX_Controller:Controller_inst2|ALUctr[2] has unsafe behavior File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CYX_Inst_Fetch:Inst_Fetch_inst3|PC[28] File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Inst_Fetch.v Line: 45
Warning (13012): Latch CYX_Controller:Controller_inst2|MemWr has unsafe behavior File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CYX_Inst_Fetch:Inst_Fetch_inst3|PC[28] File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Inst_Fetch.v Line: 45
Warning (13012): Latch CYX_Controller:Controller_inst2|MemtoReg has unsafe behavior File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CYX_VROM:VROM_inst10|WideOr1 File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_VROM.v Line: 31
Warning (13012): Latch CYX_Controller:Controller_inst2|RegWr has unsafe behavior File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CYX_VROM:VROM_inst10|WideOr0 File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_VROM.v Line: 31
Warning (13012): Latch CYX_Controller:Controller_inst2|RegDst has unsafe behavior File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CYX_VROM:VROM_inst10|WideOr1 File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_VROM.v Line: 31
Warning (13012): Latch CYX_Controller:Controller_inst2|jump has unsafe behavior File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 35
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CYX_VROM:VROM_inst10|WideOr1 File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_VROM.v Line: 31
Warning (13012): Latch CYX_Controller:Controller_inst2|nPC_sel has unsafe behavior File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 34
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CYX_VROM:VROM_inst10|WideOr1 File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_VROM.v Line: 31
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Instruction[30]" is stuck at GND
    Warning (13410): Pin "Instruction[25]" is stuck at GND
    Warning (13410): Pin "Instruction[24]" is stuck at GND
    Warning (13410): Pin "Instruction[20]" is stuck at GND
    Warning (13410): Pin "Instruction[19]" is stuck at GND
    Warning (13410): Pin "Instruction[15]" is stuck at GND
    Warning (13410): Pin "Instruction[14]" is stuck at GND
    Warning (13410): Pin "Instruction[10]" is stuck at GND
    Warning (13410): Pin "Instruction[9]" is stuck at GND
    Warning (13410): Pin "Instruction[8]" is stuck at GND
    Warning (13410): Pin "Instruction[7]" is stuck at GND
    Warning (13410): Pin "Instruction[6]" is stuck at GND
    Warning (13410): Pin "Instruction[4]" is stuck at GND
    Warning (13410): Pin "Inst_Addr[1]" is stuck at GND
    Warning (13410): Pin "Inst_Addr[0]" is stuck at GND
    Warning (13410): Pin "rs[4]" is stuck at GND
    Warning (13410): Pin "rs[3]" is stuck at GND
    Warning (13410): Pin "rt[4]" is stuck at GND
    Warning (13410): Pin "rt[3]" is stuck at GND
    Warning (13410): Pin "rd[4]" is stuck at GND
    Warning (13410): Pin "rd[3]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Warning (14026): LATCH primitive "CYX_Controller:Controller_inst2|ALUsrc" is permanently enabled File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 30
Warning (14026): LATCH primitive "CYX_Controller:Controller_inst2|ALUctr[1]" is permanently enabled File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 50
Warning (14026): LATCH primitive "CYX_Controller:Controller_inst2|ALUctr[2]" is permanently enabled File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 50
Warning (14026): LATCH primitive "CYX_Controller:Controller_inst2|ALUctr[0]" is permanently enabled File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 50
Warning (14026): LATCH primitive "CYX_Controller:Controller_inst2|MemWr" is permanently enabled File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 32
Warning (14026): LATCH primitive "CYX_Controller:Controller_inst2|MemtoReg" is permanently enabled File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 33
Warning (14026): LATCH primitive "CYX_Controller:Controller_inst2|RegWr" is permanently enabled File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 28
Warning (14026): LATCH primitive "CYX_Controller:Controller_inst2|RegDst" is permanently enabled File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 27
Warning (14026): LATCH primitive "CYX_Controller:Controller_inst2|nPC_sel" is permanently enabled File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 34
Warning (14026): LATCH primitive "CYX_Controller:Controller_inst2|jump" is permanently enabled File: C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/CYX_Controller.v Line: 35
Info (144001): Generated suppressed messages file C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/output_files/CYX_SC_CPU_nanoMIPS.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2042 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 207 output pins
    Info (21061): Implemented 1834 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings
    Info: Peak virtual memory: 4777 megabytes
    Info: Processing ended: Fri May 08 17:12:23 2020
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:33


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/jarrycyx/OneDrive/+ACademia/Computer Principles and Applications/Ex3/CYX_SC_CPU_nanoMIPS_VirtualRAMROM/output_files/CYX_SC_CPU_nanoMIPS.map.smsg.


