* ******************************************************************************

* iCEcube Placer

* Version:            2016.02.27810

* Build Date:         Jan 28 2016 17:49:09

* File Generated:     Aug 29 2017 20:01:59

* Purpose:            

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Executing : C:\lscc\iCEcube2.2016.02\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen --outdir C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer\FunctionGen_pl.sdc
I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen
SDC file             - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/chris/OneDrive/HW_Projects/FuncGen/SynthesizerFiles/FunctionGen/FunctionGen_Implmnt\sbt\netlist\oadb-FunctionGen/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2016.02\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for i_mosi_in, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for i_sclk_in, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for i_ss_in, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	209
    Number of DFFs      	:	183
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	88
    Number of RAMs      	:	7
    Number of ROMs      	:	6
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	52
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	4
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	57
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.2 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB
Warning-1035: Removing timing arc from pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]_LC_171/in1" to pin "async_fifo_inst.wr_ptr_counter_inst.count_RNI44I82[10]_LC_171/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	268
    Number of DFFs      	:	183
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	88

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	104
        LUT, DFF and CARRY	:	79
    Combinational LogicCells
        Only LUT         	:	85
        CARRY Only       	:	9
        LUT with CARRY   	:	0
    LogicCells                  :	277/1280
    PLBs                        :	41/160
    BRAMs                       :	13/16
    IOs and GBIOs               :	5/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 32.0 (sec)

Final Design Statistics
    Number of LUTs      	:	268
    Number of DFFs      	:	183
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	88
    Number of RAMs      	:	7
    Number of ROMs      	:	6
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	277/1280
    PLBs                        :	80/160
    BRAMs                       :	13/16
    IOs and GBIOs               :	5/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREA | Frequency: 83.26 MHz | Target: 19.88 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTCOREB | Frequency: 146.94 MHz | Target: 9.94 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 19.88 MHz
Clock: FunctionGen_pll_inst.FunctionGen_pll_inst/PLLOUTGLOBALB | Frequency: N/A | Target: 9.94 MHz
Clock: FunctionGen|dds_clk_derived_clock | Frequency: N/A | Target: 12.00 MHz
Clock: FunctionGen|r_Clock | Frequency: N/A | Target: 12.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 34.4 sec.

