# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
# Date created = 18:57:25  November 26, 2021
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		simple_ram_test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY simple_ram_test
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "18:57:25  NOVEMBER 26, 2021"
set_global_assignment -name LAST_QUARTUS_VERSION "18.0.0 Standard Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_Y2 -to clock
set_location_assignment PIN_G18 -to hex0[6]
set_location_assignment PIN_F22 -to hex0[5]
set_location_assignment PIN_E17 -to hex0[4]
set_location_assignment PIN_L26 -to hex0[3]
set_location_assignment PIN_L25 -to hex0[2]
set_location_assignment PIN_J22 -to hex0[1]
set_location_assignment PIN_H22 -to hex0[0]
set_location_assignment PIN_M24 -to hex1[6]
set_location_assignment PIN_Y22 -to hex1[5]
set_location_assignment PIN_W21 -to hex1[4]
set_location_assignment PIN_W22 -to hex1[3]
set_location_assignment PIN_W25 -to hex1[2]
set_location_assignment PIN_U23 -to hex1[1]
set_location_assignment PIN_U24 -to hex1[0]
set_location_assignment PIN_M23 -to reset
set_location_assignment PIN_R24 -to io_write
set_global_assignment -name ENABLE_OCT_DONE OFF
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_WEAK_PULLUP "AS INPUT TRI-STATED"
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_location_assignment PIN_AB25 -to io_switches[9]
set_location_assignment PIN_AC25 -to io_switches[8]
set_location_assignment PIN_AB26 -to io_switches[7]
set_location_assignment PIN_AD26 -to io_switches[6]
set_location_assignment PIN_AC26 -to io_switches[5]
set_location_assignment PIN_AB27 -to io_switches[4]
set_location_assignment PIN_AD27 -to io_switches[3]
set_location_assignment PIN_AC27 -to io_switches[2]
set_location_assignment PIN_AC28 -to io_switches[1]
set_location_assignment PIN_AB28 -to io_switches[0]
set_location_assignment PIN_Y7 -to io_sdram_addr[12]
set_location_assignment PIN_AA5 -to io_sdram_addr[11]
set_location_assignment PIN_R5 -to io_sdram_addr[10]
set_location_assignment PIN_Y6 -to io_sdram_addr[9]
set_location_assignment PIN_Y5 -to io_sdram_addr[8]
set_location_assignment PIN_AA7 -to io_sdram_addr[7]
set_location_assignment PIN_W7 -to io_sdram_addr[6]
set_location_assignment PIN_W8 -to io_sdram_addr[5]
set_location_assignment PIN_V5 -to io_sdram_addr[4]
set_location_assignment PIN_P1 -to io_sdram_addr[3]
set_location_assignment PIN_U8 -to io_sdram_addr[2]
set_location_assignment PIN_V8 -to io_sdram_addr[1]
set_location_assignment PIN_R6 -to io_sdram_addr[0]
set_location_assignment PIN_AC2 -to io_sdram_data[15]
set_location_assignment PIN_AB3 -to io_sdram_data[14]
set_location_assignment PIN_AC1 -to io_sdram_data[13]
set_location_assignment PIN_AB2 -to io_sdram_data[12]
set_location_assignment PIN_AA3 -to io_sdram_data[11]
set_location_assignment PIN_AB1 -to io_sdram_data[10]
set_location_assignment PIN_Y4 -to io_sdram_data[9]
set_location_assignment PIN_Y3 -to io_sdram_data[8]
set_location_assignment PIN_U3 -to io_sdram_data[7]
set_location_assignment PIN_V1 -to io_sdram_data[6]
set_location_assignment PIN_V2 -to io_sdram_data[5]
set_location_assignment PIN_V3 -to io_sdram_data[4]
set_location_assignment PIN_W1 -to io_sdram_data[3]
set_location_assignment PIN_V4 -to io_sdram_data[2]
set_location_assignment PIN_W2 -to io_sdram_data[1]
set_location_assignment PIN_W3 -to io_sdram_data[0]
set_location_assignment PIN_U2 -to io_sdram_dqm[0]
set_location_assignment PIN_W4 -to io_sdram_dqm[1]
set_location_assignment PIN_R4 -to io_sdram_bank[1]
set_location_assignment PIN_U7 -to io_sdram_bank[0]
set_location_assignment PIN_V7 -to io_sdram_cas_n
set_location_assignment PIN_AA6 -to io_sdram_cke
set_location_assignment PIN_AE5 -to io_sdram_clk
set_location_assignment PIN_T4 -to io_sdram_cs_n
set_location_assignment PIN_U6 -to io_sdram_ras_n
set_location_assignment PIN_V6 -to io_sdram_we_n
set_location_assignment PIN_F19 -to stall
set_location_assignment PIN_G19 -to idle
set_location_assignment PIN_Y23 -to io_switches[17]
set_location_assignment PIN_Y24 -to io_switches[16]
set_location_assignment PIN_AA22 -to io_switches[15]
set_location_assignment PIN_AA23 -to io_switches[14]
set_location_assignment PIN_AA24 -to io_switches[13]
set_location_assignment PIN_AB23 -to io_switches[12]
set_location_assignment PIN_AB24 -to io_switches[11]
set_location_assignment PIN_AC24 -to io_switches[10]
set_location_assignment PIN_N8 -to io_sdram_dqm[3]
set_location_assignment PIN_K8 -to io_sdram_dqm[2]
set_location_assignment PIN_U1 -to io_sdram_data[31]
set_location_assignment PIN_U4 -to io_sdram_data[30]
set_location_assignment PIN_T3 -to io_sdram_data[29]
set_location_assignment PIN_R3 -to io_sdram_data[28]
set_location_assignment PIN_R2 -to io_sdram_data[27]
set_location_assignment PIN_R1 -to io_sdram_data[26]
set_location_assignment PIN_R7 -to io_sdram_data[25]
set_location_assignment PIN_U5 -to io_sdram_data[24]
set_location_assignment PIN_L7 -to io_sdram_data[23]
set_location_assignment PIN_M7 -to io_sdram_data[22]
set_location_assignment PIN_M4 -to io_sdram_data[21]
set_location_assignment PIN_N4 -to io_sdram_data[20]
set_location_assignment PIN_N3 -to io_sdram_data[19]
set_location_assignment PIN_P2 -to io_sdram_data[18]
set_location_assignment PIN_L8 -to io_sdram_data[17]
set_location_assignment PIN_M8 -to io_sdram_data[16]
set_global_assignment -name SYSTEMVERILOG_FILE ../../generated/fpga_test_de2_115/wishbone.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../generated/fpga_test_de2_115/wbuart_with_ihex.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../generated/fpga_test_de2_115/wbuart_with_buffer.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../generated/fpga_test_de2_115/wb_master_breakout.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../generated/fpga_test_de2_115/uart_tx.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../generated/fpga_test_de2_115/uart_rx.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../generated/fpga_test_de2_115/ihex.sv
set_global_assignment -name VERILOG_FILE ../../generated/fpga_test_de2_115/TestWBMaster.v
set_global_assignment -name SYSTEMVERILOG_FILE simple_ram_test.sv
set_global_assignment -name VERILOG_FILE sseg.v
set_location_assignment PIN_AA25 -to hex2[6]
set_location_assignment PIN_AA26 -to hex2[5]
set_location_assignment PIN_Y25 -to hex2[4]
set_location_assignment PIN_W26 -to hex2[3]
set_location_assignment PIN_Y26 -to hex2[2]
set_location_assignment PIN_W27 -to hex2[1]
set_location_assignment PIN_W28 -to hex2[0]
set_location_assignment PIN_V21 -to hex3[6]
set_location_assignment PIN_U21 -to hex3[5]
set_location_assignment PIN_AB20 -to hex3[4]
set_location_assignment PIN_AA21 -to hex3[3]
set_location_assignment PIN_AD24 -to hex3[2]
set_location_assignment PIN_AF23 -to hex3[1]
set_location_assignment PIN_Y19 -to hex3[0]
set_location_assignment PIN_AB19 -to hex4[6]
set_location_assignment PIN_AA19 -to hex4[5]
set_location_assignment PIN_AG21 -to hex4[4]
set_location_assignment PIN_AH21 -to hex4[3]
set_location_assignment PIN_AE19 -to hex4[2]
set_location_assignment PIN_AF19 -to hex4[1]
set_location_assignment PIN_AE18 -to hex4[0]
set_location_assignment PIN_AD18 -to hex5[6]
set_location_assignment PIN_AC18 -to hex5[5]
set_location_assignment PIN_AB18 -to hex5[4]
set_location_assignment PIN_AH19 -to hex5[3]
set_location_assignment PIN_AG19 -to hex5[2]
set_location_assignment PIN_AF18 -to hex5[1]
set_location_assignment PIN_AH18 -to hex5[0]
set_location_assignment PIN_AA17 -to hex6[6]
set_location_assignment PIN_AB16 -to hex6[5]
set_location_assignment PIN_AA16 -to hex6[4]
set_location_assignment PIN_AB17 -to hex6[3]
set_location_assignment PIN_AB15 -to hex6[2]
set_location_assignment PIN_AA15 -to hex6[1]
set_location_assignment PIN_AC17 -to hex6[0]
set_location_assignment PIN_AD17 -to hex7[6]
set_location_assignment PIN_AE17 -to hex7[5]
set_location_assignment PIN_AG17 -to hex7[4]
set_location_assignment PIN_AH17 -to hex7[3]
set_location_assignment PIN_AF17 -to hex7[2]
set_location_assignment PIN_AG18 -to hex7[1]
set_location_assignment PIN_AA14 -to hex7[0]
set_location_assignment PIN_G12 -to rx
set_location_assignment PIN_G9 -to tx
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top