{
  "module_name": "qcom,gcc-sdm660.h",
  "hash_id": "e9c1d15ca98e0b34bc55f7b7ebed7f237f6e56666cc224766c27d5e3aeb76c92",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/qcom,gcc-sdm660.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_MSM_GCC_660_H\n#define _DT_BINDINGS_CLK_MSM_GCC_660_H\n\n#define BLSP1_QUP1_I2C_APPS_CLK_SRC\t\t0\n#define BLSP1_QUP1_SPI_APPS_CLK_SRC\t\t1\n#define BLSP1_QUP2_I2C_APPS_CLK_SRC\t\t2\n#define BLSP1_QUP2_SPI_APPS_CLK_SRC\t\t3\n#define BLSP1_QUP3_I2C_APPS_CLK_SRC\t\t4\n#define BLSP1_QUP3_SPI_APPS_CLK_SRC\t\t5\n#define BLSP1_QUP4_I2C_APPS_CLK_SRC\t\t6\n#define BLSP1_QUP4_SPI_APPS_CLK_SRC\t\t7\n#define BLSP1_UART1_APPS_CLK_SRC\t\t8\n#define BLSP1_UART2_APPS_CLK_SRC\t\t9\n#define BLSP2_QUP1_I2C_APPS_CLK_SRC\t\t10\n#define BLSP2_QUP1_SPI_APPS_CLK_SRC\t\t11\n#define BLSP2_QUP2_I2C_APPS_CLK_SRC\t\t12\n#define BLSP2_QUP2_SPI_APPS_CLK_SRC\t\t13\n#define BLSP2_QUP3_I2C_APPS_CLK_SRC\t\t14\n#define BLSP2_QUP3_SPI_APPS_CLK_SRC\t\t15\n#define BLSP2_QUP4_I2C_APPS_CLK_SRC\t\t16\n#define BLSP2_QUP4_SPI_APPS_CLK_SRC\t\t17\n#define BLSP2_UART1_APPS_CLK_SRC\t\t18\n#define BLSP2_UART2_APPS_CLK_SRC\t\t19\n#define GCC_AGGRE2_UFS_AXI_CLK\t\t\t20\n#define GCC_AGGRE2_USB3_AXI_CLK\t\t\t21\n#define GCC_BIMC_GFX_CLK\t\t\t22\n#define GCC_BIMC_HMSS_AXI_CLK\t\t\t23\n#define GCC_BIMC_MSS_Q6_AXI_CLK\t\t\t24\n#define GCC_BLSP1_AHB_CLK\t\t\t25\n#define GCC_BLSP1_QUP1_I2C_APPS_CLK\t\t26\n#define GCC_BLSP1_QUP1_SPI_APPS_CLK\t\t27\n#define GCC_BLSP1_QUP2_I2C_APPS_CLK\t\t28\n#define GCC_BLSP1_QUP2_SPI_APPS_CLK\t\t29\n#define GCC_BLSP1_QUP3_I2C_APPS_CLK\t\t30\n#define GCC_BLSP1_QUP3_SPI_APPS_CLK\t\t31\n#define GCC_BLSP1_QUP4_I2C_APPS_CLK\t\t32\n#define GCC_BLSP1_QUP4_SPI_APPS_CLK\t\t33\n#define GCC_BLSP1_UART1_APPS_CLK\t\t34\n#define GCC_BLSP1_UART2_APPS_CLK\t\t35\n#define GCC_BLSP2_AHB_CLK\t\t\t36\n#define GCC_BLSP2_QUP1_I2C_APPS_CLK\t\t37\n#define GCC_BLSP2_QUP1_SPI_APPS_CLK\t\t38\n#define GCC_BLSP2_QUP2_I2C_APPS_CLK\t\t39\n#define GCC_BLSP2_QUP2_SPI_APPS_CLK\t\t40\n#define GCC_BLSP2_QUP3_I2C_APPS_CLK\t\t41\n#define GCC_BLSP2_QUP3_SPI_APPS_CLK\t\t42\n#define GCC_BLSP2_QUP4_I2C_APPS_CLK\t\t43\n#define GCC_BLSP2_QUP4_SPI_APPS_CLK\t\t44\n#define GCC_BLSP2_UART1_APPS_CLK\t\t45\n#define GCC_BLSP2_UART2_APPS_CLK\t\t46\n#define GCC_BOOT_ROM_AHB_CLK\t\t\t47\n#define GCC_CFG_NOC_USB2_AXI_CLK\t\t48\n#define GCC_CFG_NOC_USB3_AXI_CLK\t\t49\n#define GCC_DCC_AHB_CLK\t\t\t\t50\n#define GCC_GP1_CLK\t\t\t\t51\n#define GCC_GP2_CLK\t\t\t\t52\n#define GCC_GP3_CLK\t\t\t\t53\n#define GCC_GPU_BIMC_GFX_CLK\t\t\t54\n#define GCC_GPU_CFG_AHB_CLK\t\t\t55\n#define GCC_GPU_GPLL0_CLK\t\t\t56\n#define GCC_GPU_GPLL0_DIV_CLK\t\t\t57\n#define GCC_HMSS_DVM_BUS_CLK\t\t\t58\n#define GCC_HMSS_RBCPR_CLK\t\t\t59\n#define GCC_MMSS_GPLL0_CLK\t\t\t60\n#define GCC_MMSS_GPLL0_DIV_CLK\t\t\t61\n#define GCC_MMSS_NOC_CFG_AHB_CLK\t\t62\n#define GCC_MMSS_SYS_NOC_AXI_CLK\t\t63\n#define GCC_MSS_CFG_AHB_CLK\t\t\t64\n#define GCC_MSS_GPLL0_DIV_CLK\t\t\t65\n#define GCC_MSS_MNOC_BIMC_AXI_CLK\t\t66\n#define GCC_MSS_Q6_BIMC_AXI_CLK\t\t\t67\n#define GCC_MSS_SNOC_AXI_CLK\t\t\t68\n#define GCC_PDM2_CLK\t\t\t\t69\n#define GCC_PDM_AHB_CLK\t\t\t\t70\n#define GCC_PRNG_AHB_CLK\t\t\t71\n#define GCC_QSPI_AHB_CLK\t\t\t72\n#define GCC_QSPI_SER_CLK\t\t\t73\n#define GCC_SDCC1_AHB_CLK\t\t\t74\n#define GCC_SDCC1_APPS_CLK\t\t\t75\n#define GCC_SDCC1_ICE_CORE_CLK\t\t\t76\n#define GCC_SDCC2_AHB_CLK\t\t\t77\n#define GCC_SDCC2_APPS_CLK\t\t\t78\n#define GCC_UFS_AHB_CLK\t\t\t\t79\n#define GCC_UFS_AXI_CLK\t\t\t\t80\n#define GCC_UFS_CLKREF_CLK\t\t\t81\n#define GCC_UFS_ICE_CORE_CLK\t\t\t82\n#define GCC_UFS_PHY_AUX_CLK\t\t\t83\n#define GCC_UFS_RX_SYMBOL_0_CLK\t\t\t84\n#define GCC_UFS_RX_SYMBOL_1_CLK\t\t\t85\n#define GCC_UFS_TX_SYMBOL_0_CLK\t\t\t86\n#define GCC_UFS_UNIPRO_CORE_CLK\t\t\t87\n#define GCC_USB20_MASTER_CLK\t\t\t88\n#define GCC_USB20_MOCK_UTMI_CLK\t\t\t89\n#define GCC_USB20_SLEEP_CLK\t\t\t90\n#define GCC_USB30_MASTER_CLK\t\t\t91\n#define GCC_USB30_MOCK_UTMI_CLK\t\t\t92\n#define GCC_USB30_SLEEP_CLK\t\t\t93\n#define GCC_USB3_CLKREF_CLK\t\t\t94\n#define GCC_USB3_PHY_AUX_CLK\t\t\t95\n#define GCC_USB3_PHY_PIPE_CLK\t\t\t96\n#define GCC_USB_PHY_CFG_AHB2PHY_CLK\t\t97\n#define GP1_CLK_SRC\t\t\t\t98\n#define GP2_CLK_SRC\t\t\t\t99\n#define GP3_CLK_SRC\t\t\t\t100\n#define GPLL0\t\t\t\t\t101\n#define GPLL0_EARLY\t\t\t\t102\n#define GPLL1\t\t\t\t\t103\n#define GPLL1_EARLY\t\t\t\t104\n#define GPLL4\t\t\t\t\t105\n#define GPLL4_EARLY\t\t\t\t106\n#define HMSS_GPLL0_CLK_SRC\t\t\t107\n#define HMSS_GPLL4_CLK_SRC\t\t\t108\n#define HMSS_RBCPR_CLK_SRC\t\t\t109\n#define PDM2_CLK_SRC\t\t\t\t110\n#define QSPI_SER_CLK_SRC\t\t\t111\n#define SDCC1_APPS_CLK_SRC\t\t\t112\n#define SDCC1_ICE_CORE_CLK_SRC\t\t\t113\n#define SDCC2_APPS_CLK_SRC\t\t\t114\n#define UFS_AXI_CLK_SRC\t\t\t\t115\n#define UFS_ICE_CORE_CLK_SRC\t\t\t116\n#define UFS_PHY_AUX_CLK_SRC\t\t\t117\n#define UFS_UNIPRO_CORE_CLK_SRC\t\t\t118\n#define USB20_MASTER_CLK_SRC\t\t\t119\n#define USB20_MOCK_UTMI_CLK_SRC\t\t\t120\n#define USB30_MASTER_CLK_SRC\t\t\t121\n#define USB30_MOCK_UTMI_CLK_SRC\t\t\t122\n#define USB3_PHY_AUX_CLK_SRC\t\t\t123\n#define GPLL0_OUT_MSSCC\t\t\t\t124\n#define GCC_UFS_AXI_HW_CTL_CLK\t\t\t125\n#define GCC_UFS_ICE_CORE_HW_CTL_CLK\t\t126\n#define GCC_UFS_PHY_AUX_HW_CTL_CLK\t\t127\n#define GCC_UFS_UNIPRO_CORE_HW_CTL_CLK\t\t128\n#define GCC_RX0_USB2_CLKREF_CLK\t\t\t129\n#define GCC_RX1_USB2_CLKREF_CLK\t\t\t130\n\n#define PCIE_0_GDSC\t0\n#define UFS_GDSC\t1\n#define USB_30_GDSC\t2\n\n#define GCC_QUSB2PHY_PRIM_BCR\t\t0\n#define GCC_QUSB2PHY_SEC_BCR\t\t1\n#define GCC_UFS_BCR\t\t\t2\n#define GCC_USB3_DP_PHY_BCR\t\t3\n#define GCC_USB3_PHY_BCR\t\t4\n#define GCC_USB3PHY_PHY_BCR\t\t5\n#define GCC_USB_20_BCR                  6\n#define GCC_USB_30_BCR\t\t\t7\n#define GCC_USB_PHY_CFG_AHB2PHY_BCR\t8\n#define GCC_MSS_RESTART\t\t\t9\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}