/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [14:0] _05_;
  wire [11:0] _06_;
  wire [12:0] _07_;
  reg [7:0] _08_;
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [14:0] celloutsig_0_13z;
  wire [9:0] celloutsig_0_15z;
  wire [14:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_21z;
  wire [11:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [14:0] celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [15:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [21:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [18:0] celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [17:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [35:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = ~(celloutsig_1_8z[14] & celloutsig_1_2z[7]);
  assign celloutsig_1_15z = ~(celloutsig_1_9z & celloutsig_1_13z[14]);
  assign celloutsig_1_0z = ~((in_data[107] | in_data[164]) & in_data[111]);
  assign celloutsig_0_3z = ~((celloutsig_0_0z | in_data[37]) & (celloutsig_0_0z | celloutsig_0_2z));
  assign celloutsig_0_5z = ~((_00_ | celloutsig_0_4z) & (celloutsig_0_3z | celloutsig_0_2z));
  assign celloutsig_1_9z = ~((_01_ | celloutsig_1_1z[4]) & (celloutsig_1_3z | _02_));
  assign celloutsig_0_8z = ~((celloutsig_0_2z | celloutsig_0_0z) & (celloutsig_0_6z | in_data[27]));
  assign celloutsig_0_4z = celloutsig_0_3z | ~(celloutsig_0_3z);
  assign celloutsig_1_12z = celloutsig_1_1z[10] | ~(celloutsig_1_9z);
  assign celloutsig_0_6z = celloutsig_0_5z | ~(in_data[4]);
  assign celloutsig_0_24z = _04_ | ~(celloutsig_0_22z[8]);
  assign celloutsig_1_2z = celloutsig_1_1z[8:0] + celloutsig_1_1z[18:10];
  assign celloutsig_0_7z = { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z } + { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_13z = in_data[75:61] + { celloutsig_0_10z[0], celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_22z = { celloutsig_0_17z[9:0], celloutsig_0_21z, celloutsig_0_8z } + celloutsig_0_17z[14:3];
  reg [14:0] _24_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _24_ <= 15'h0000;
    else _24_ <= { in_data[120:107], celloutsig_1_5z };
  assign { _01_, _05_[13:1], _02_ } = _24_;
  reg [12:0] _25_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _25_ <= 13'h0000;
    else _25_ <= { in_data[60:49], celloutsig_0_0z };
  assign { _07_[12:7], _00_, _07_[5:0] } = _25_;
  reg [11:0] _26_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _26_ <= 12'h000;
    else _26_ <= { in_data[36:27], celloutsig_0_3z, celloutsig_0_9z };
  assign { _06_[11:9], _03_, _06_[7:2], _04_, _06_[0] } = _26_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _08_ <= 8'h00;
    else _08_ <= { celloutsig_0_11z[5:0], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_37z = { celloutsig_0_15z[7], celloutsig_0_24z, celloutsig_0_21z } / { 1'h1, celloutsig_0_22z[2:1] };
  assign celloutsig_1_13z = in_data[130:115] / { 1'h1, celloutsig_1_1z[14:0] };
  assign celloutsig_1_18z = { celloutsig_1_1z[10:7], celloutsig_1_11z, celloutsig_1_12z } === { celloutsig_1_1z[14:10], celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_17z[21:20], celloutsig_1_14z, celloutsig_1_3z } === { celloutsig_1_4z[10], celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_9z };
  assign celloutsig_0_46z = { celloutsig_0_13z[9:1], celloutsig_0_30z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_26z } % { 1'h1, _07_[10:7], _00_, _07_[5:2], celloutsig_0_40z, celloutsig_0_37z, celloutsig_0_2z };
  assign celloutsig_1_1z = { in_data[151:135], celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[183:169], celloutsig_1_0z, celloutsig_1_0z, in_data[96] };
  assign celloutsig_0_11z = in_data[68:60] % { 1'h1, _07_[9:7], _00_, _07_[5:4], celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_1_4z = - in_data[165:148];
  assign celloutsig_1_8z = - { celloutsig_1_4z[16:0], celloutsig_1_1z };
  assign celloutsig_1_3z = in_data[188:182] !== in_data[110:104];
  assign celloutsig_0_26z = { _07_[10:7], _00_, _07_[5:1] } !== { celloutsig_0_15z[6], celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_6z };
  assign celloutsig_1_6z = ~ in_data[138:135];
  assign celloutsig_0_0z = | in_data[10:7];
  assign celloutsig_0_40z = | celloutsig_0_13z[10:2];
  assign celloutsig_0_54z = | celloutsig_0_17z[11:1];
  assign celloutsig_1_11z = | { celloutsig_1_4z[16:6], celloutsig_1_6z };
  assign celloutsig_1_16z = | { celloutsig_1_8z[10:8], celloutsig_1_11z, celloutsig_1_3z };
  assign celloutsig_0_9z = | { in_data[92:90], celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_12z = | { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_19z = | in_data[42:24];
  assign celloutsig_0_21z = | { celloutsig_0_15z[7:6], celloutsig_0_6z, celloutsig_0_19z };
  assign celloutsig_0_30z = ^ { _08_[6], celloutsig_0_0z, celloutsig_0_21z };
  assign celloutsig_1_5z = ^ in_data[131:129];
  assign celloutsig_0_2z = ^ in_data[41:28];
  assign celloutsig_0_53z = celloutsig_0_10z >> celloutsig_0_46z[8:2];
  assign celloutsig_0_10z = { in_data[64:61], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z } >> { in_data[11:9], celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_1_17z = { in_data[137], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_16z } >>> { celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_15z };
  assign celloutsig_0_15z = { _07_[10:7], _00_, _07_[5:4], celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_5z } ^ { celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_17z = { _06_[11:9], _03_, _06_[7:2], _04_, _06_[0], celloutsig_0_7z } ^ { _06_[0], celloutsig_0_2z, _07_[12:7], _00_, _07_[5:0] };
  assign { _05_[14], _05_[0] } = { _01_, _02_ };
  assign { _06_[8], _06_[1] } = { _03_, _04_ };
  assign _07_[6] = _00_;
  assign { out_data[128], out_data[96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z, celloutsig_0_54z };
endmodule
