# Reading C:/intelFPGA/16.1/Modelsim/modelsim_ase/tcl/vsim/pref.tcl
# do PipelinedProcessor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/16.1/Modelsim/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Register {C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Register/Register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:41 on Oct 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Register" C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Register/Register.v 
# -- Compiling module Register
# 
# Top level modules:
# 	Register
# End time: 22:10:41 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Mux3by1 {C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Mux3by1/Mux3by1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:41 on Oct 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Mux3by1" C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Mux3by1/Mux3by1.v 
# -- Compiling module Mux3by1
# 
# Top level modules:
# 	Mux3by1
# End time: 22:10:41 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Mux2by1 {C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Mux2by1/Mux2by1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:41 on Oct 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Mux2by1" C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Mux2by1/Mux2by1.v 
# -- Compiling module Mux2by1
# 
# Top level modules:
# 	Mux2by1
# End time: 22:10:41 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MainDecoder {C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MainDecoder/MainDecoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:42 on Oct 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MainDecoder" C:/Users/PC/Desktop/fyd/SingleCycleProcessor/MainDecoder/MainDecoder.v 
# -- Compiling module MainDecoder
# 
# Top level modules:
# 	MainDecoder
# End time: 22:10:42 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/PC/Desktop/fyd/SingleCycleProcessor/FF32 {C:/Users/PC/Desktop/fyd/SingleCycleProcessor/FF32/FF32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:42 on Oct 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/PC/Desktop/fyd/SingleCycleProcessor/FF32" C:/Users/PC/Desktop/fyd/SingleCycleProcessor/FF32/FF32.v 
# -- Compiling module FF32
# 
# Top level modules:
# 	FF32
# End time: 22:10:42 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Extend {C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Extend/Extend.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:42 on Oct 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Extend" C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Extend/Extend.v 
# -- Compiling module Extend
# 
# Top level modules:
# 	Extend
# End time: 22:10:42 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory {C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory/RAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:42 on Oct 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory" C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory/RAM.v 
# -- Compiling module RAM
# 
# Top level modules:
# 	RAM
# End time: 22:10:42 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory {C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory/DataMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:42 on Oct 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory" C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory/DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 22:10:42 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/PC/Desktop/fyd/SingleCycleProcessor/AluDecoder {C:/Users/PC/Desktop/fyd/SingleCycleProcessor/AluDecoder/AluDecoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:42 on Oct 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/PC/Desktop/fyd/SingleCycleProcessor/AluDecoder" C:/Users/PC/Desktop/fyd/SingleCycleProcessor/AluDecoder/AluDecoder.v 
# -- Compiling module AluDecoder
# 
# Top level modules:
# 	AluDecoder
# End time: 22:10:42 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction\ Memory {C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction Memory/InstructionMemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:42 on Oct 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction Memory" C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction Memory/InstructionMemory.v 
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# End time: 22:10:42 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction\ Memory {C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction Memory/INST.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:42 on Oct 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction Memory" C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction Memory/INST.v 
# -- Compiling module INST
# 
# Top level modules:
# 	INST
# End time: 22:10:42 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/PC/Desktop/fyd/SingleCycleProcessor/ALU {C:/Users/PC/Desktop/fyd/SingleCycleProcessor/ALU/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:42 on Oct 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/PC/Desktop/fyd/SingleCycleProcessor/ALU" C:/Users/PC/Desktop/fyd/SingleCycleProcessor/ALU/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 22:10:43 on Oct 11,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Adder {C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Adder/Adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:43 on Oct 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Adder" C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Adder/Adder.v 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 22:10:43 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/PC/Desktop/fyd/PipelinedProcessor {C:/Users/PC/Desktop/fyd/PipelinedProcessor/Controller1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:43 on Oct 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/PC/Desktop/fyd/PipelinedProcessor" C:/Users/PC/Desktop/fyd/PipelinedProcessor/Controller1.v 
# -- Compiling module Controller1
# 
# Top level modules:
# 	Controller1
# End time: 22:10:43 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/PC/Desktop/fyd/PipelinedProcessor {C:/Users/PC/Desktop/fyd/PipelinedProcessor/PipelinedProcessor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:43 on Oct 11,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/PC/Desktop/fyd/PipelinedProcessor" C:/Users/PC/Desktop/fyd/PipelinedProcessor/PipelinedProcessor.v 
# -- Compiling module PipelinedProcessor
# 
# Top level modules:
# 	PipelinedProcessor
# End time: 22:10:43 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.PipelinedProcessor
# vsim work.PipelinedProcessor 
# Start time: 22:11:18 on Oct 11,2024
# Loading work.PipelinedProcessor
# Loading work.Mux2by1
# Loading work.FF32
# Loading work.InstructionMemory
# Loading work.INST
# ** Error: (vsim-3033) C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction Memory/INST.v(59): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor/IM/INST_inst0 File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction Memory/INST.v
#         Searched libraries:
#             C:/Users/PC/Desktop/fyd/PipelinedProcessor/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction Memory/INST.v(59): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor/IM/INST_inst1 File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction Memory/INST.v
#         Searched libraries:
#             C:/Users/PC/Desktop/fyd/PipelinedProcessor/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction Memory/INST.v(59): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor/IM/INST_inst2 File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction Memory/INST.v
#         Searched libraries:
#             C:/Users/PC/Desktop/fyd/PipelinedProcessor/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction Memory/INST.v(59): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor/IM/INST_inst3 File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/Instruction Memory/INST.v
#         Searched libraries:
#             C:/Users/PC/Desktop/fyd/PipelinedProcessor/simulation/modelsim/rtl_work
# ** Error: (vsim-3037) C:/Users/PC/Desktop/fyd/PipelinedProcessor/PipelinedProcessor.v(33): Missing instance name in instantiation of 'Adder'.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/PipelinedProcessor.v
# Loading work.Controller1
# Loading work.MainDecoder
# Loading work.AluDecoder
# Loading work.Register
# Loading work.Extend
# Loading work.ALU
# ** Error: (vsim-3037) C:/Users/PC/Desktop/fyd/PipelinedProcessor/PipelinedProcessor.v(52): Missing instance name in instantiation of 'Adder'.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor File: C:/Users/PC/Desktop/fyd/PipelinedProcessor/PipelinedProcessor.v
# Loading work.DataMemory
# Loading work.RAM
# ** Error: (vsim-3033) C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory/RAM.v(63): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor/DM/RAM_inst0 File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory/RAM.v
#         Searched libraries:
#             C:/Users/PC/Desktop/fyd/PipelinedProcessor/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory/RAM.v(63): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor/DM/RAM_inst1 File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory/RAM.v
#         Searched libraries:
#             C:/Users/PC/Desktop/fyd/PipelinedProcessor/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory/RAM.v(63): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor/DM/RAM_inst2 File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory/RAM.v
#         Searched libraries:
#             C:/Users/PC/Desktop/fyd/PipelinedProcessor/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory/RAM.v(63): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /PipelinedProcessor/DM/RAM_inst3 File: C:/Users/PC/Desktop/fyd/SingleCycleProcessor/DataMemory/RAM.v
#         Searched libraries:
#             C:/Users/PC/Desktop/fyd/PipelinedProcessor/simulation/modelsim/rtl_work
# Loading work.Mux3by1
# Error loading design
# End time: 22:11:18 on Oct 11,2024, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
project open C:/Users/PC/Desktop/fyd/SingleCycleProcessor/SCPF/SCPF
# reading C:/intelFPGA/16.1/Modelsim/modelsim_ase/win32aloem/../modelsim.ini
# Loading project SCPF
