# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do mux21_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Mux21 {C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Mux21/mux21.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux21
# 
# Top level modules:
# 	mux21
# 
# vlog -vlog01compat -work work +incdir+C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Mux21 {C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Mux21/test_mux.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module test_mux
# 
# Top level modules:
# 	test_mux
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  test_mux
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps test_mux 
# Loading work.test_mux
# Loading sgate_ver.mux21
# ** Warning: (vsim-3015) C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Mux21/test_mux.v(6): [PCDPC] - Port size (1 or 1) does not match connection size (8) for port 'dataa'. The port definition is at: C:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/sgate.v(190).
# 
#         Region: /test_mux/gate
# ** Warning: (vsim-3015) C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Mux21/test_mux.v(6): [PCDPC] - Port size (1 or 1) does not match connection size (8) for port 'datab'. The port definition is at: C:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/sgate.v(190).
# 
#         Region: /test_mux/gate
# ** Warning: (vsim-3015) C:/marinaSD/PROCESSADOR/Aula-9-Lab-AOC1_marina-bernardes-diniz/Mux21/test_mux.v(6): [PCDPC] - Port size (1 or 1) does not match connection size (8) for port 'dataout'. The port definition is at: C:/altera/13.0sp1/modelsim_ase/win32aloem/../altera/verilog/src/sgate.v(190).
# 
#         Region: /test_mux/gate
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Testando MUX...
#  sinal = 0     a = 00101101  b = 00101110  saida 1 = zzzzzzz1 
#  sinal = 1     a = 10100101  b = 01001110  saida 1 = zzzzzzz0 
#  sinal = 0     a = 10111001  b = 00111111  saida 1 = zzzzzzz1 
#  sinal = 1     a = 00111000  b = 00100001  saida 1 = zzzzzzz1 
