{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732730358211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732730358211 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 14:59:18 2024 " "Processing started: Wed Nov 27 14:59:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732730358211 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732730358211 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SAD -c SAD " "Command: quartus_map --read_settings_files=on --write_settings_files=off SAD -c SAD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732730358212 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1732730358316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sad.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_sad.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sad " "Found entity 1: tb_sad" {  } { { "tb_sad.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/tb_sad.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732730358368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732730358368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_tree.v 1 1 " "Found 1 design units, including 1 entities, in source file sum_tree.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum_tree " "Found entity 1: sum_tree" {  } { { "sum_tree.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/sum_tree.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732730358368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732730358368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "differences.v 1 1 " "Found 1 design units, including 1 entities, in source file differences.v" { { "Info" "ISGN_ENTITY_NAME" "1 differences " "Found entity 1: differences" {  } { { "differences.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/differences.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732730358369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732730358369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "absolute.v 1 1 " "Found 1 design units, including 1 entities, in source file absolute.v" { { "Info" "ISGN_ENTITY_NAME" "1 absolute " "Found entity 1: absolute" {  } { { "absolute.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/absolute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732730358369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732730358369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SAD.v 1 1 " "Found 1 design units, including 1 entities, in source file SAD.v" { { "Info" "ISGN_ENTITY_NAME" "1 SAD " "Found entity 1: SAD" {  } { { "SAD.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732730358370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732730358370 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SAD " "Elaborating entity \"SAD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1732730358414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "differences differences:D " "Elaborating entity \"differences\" for hierarchy \"differences:D\"" {  } { { "SAD.v" "D" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732730358416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "absolute absolute:A " "Elaborating entity \"absolute\" for hierarchy \"absolute:A\"" {  } { { "SAD.v" "A" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732730358417 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 absolute.v(6) " "Verilog HDL assignment warning at absolute.v(6): truncated value with size 9 to match size of target (8)" {  } { { "absolute.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/absolute.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732730358418 "|SAD|absolute:A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 absolute.v(7) " "Verilog HDL assignment warning at absolute.v(7): truncated value with size 9 to match size of target (8)" {  } { { "absolute.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/absolute.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732730358418 "|SAD|absolute:A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 absolute.v(8) " "Verilog HDL assignment warning at absolute.v(8): truncated value with size 9 to match size of target (8)" {  } { { "absolute.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/absolute.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732730358418 "|SAD|absolute:A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 absolute.v(9) " "Verilog HDL assignment warning at absolute.v(9): truncated value with size 9 to match size of target (8)" {  } { { "absolute.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/absolute.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1732730358418 "|SAD|absolute:A"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_tree sum_tree:S " "Elaborating entity \"sum_tree\" for hierarchy \"sum_tree:S\"" {  } { { "SAD.v" "S" { Text "/home/gme/guilherme.manske/quartus/Verilog/SAD_modules/SAD.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732730358418 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1732730358670 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1732730358794 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732730358794 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "174 " "Implemented 174 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "64 " "Implemented 64 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1732730358824 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1732730358824 ""} { "Info" "ICUT_CUT_TM_LCELLS" "100 " "Implemented 100 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1732730358824 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1732730358824 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "402 " "Peak virtual memory: 402 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732730358829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 14:59:18 2024 " "Processing ended: Wed Nov 27 14:59:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732730358829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732730358829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732730358829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732730358829 ""}
