<annotationInfo>
<item  id="10" filename="ex3int.c" linenumber="9" name="x" contextFuncName="ex3" moduleName="ex3" rtlName="ex3_sdiv_32s_32nsbkb_U1" latency="35" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="11" filename="ex3int.c" linenumber="10" name="y" contextFuncName="ex3" moduleName="ex3" rtlName="y_fu_41_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="12" filename="ex3int.c" linenumber="11" name="z" contextFuncName="ex3" moduleName="ex3" rtlName="z_fu_45_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
<item  id="13" filename="ex3int.c" linenumber="12" name="add_ln12" contextFuncName="ex3" moduleName="ex3" rtlName="c" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week5/homework"><\/item>
</annotationInfo>
