<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ICH_MISR_EL2</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">ICH_MISR_EL2, Interrupt Controller Maintenance Interrupt State Register</h1><p>The ICH_MISR_EL2 characteristics are:</p><h2>Purpose</h2>
          <p>Indicates which maintenance interrupts are asserted.</p>
        <p>This 
        register
       is part of:</p><ul><li>The GIC system registers functional group.</li><li>The Virtualization registers functional group.</li><li>The GIC host interface control registers functional group.</li></ul><h2>Configuration</h2><p>AArch64 System register ICH_MISR_EL2
                is architecturally mapped to
              AArch32 System register <a href="AArch32-ich_misr.html">ICH_MISR</a>.
          </p>
          <p>If EL2 is not implemented, this register is <span class="arm-defined-word">RES0</span> from EL3.</p>
        <h2>Attributes</h2>
          <p>ICH_MISR_EL2 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The ICH_MISR_EL2 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#VGrp1D">VGrp1D</a></td><td class="lr" colspan="1"><a href="#VGrp1E">VGrp1E</a></td><td class="lr" colspan="1"><a href="#VGrp0D">VGrp0D</a></td><td class="lr" colspan="1"><a href="#VGrp0E">VGrp0E</a></td><td class="lr" colspan="1"><a href="#NP">NP</a></td><td class="lr" colspan="1"><a href="#LRENP">LRENP</a></td><td class="lr" colspan="1"><a href="#U">U</a></td><td class="lr" colspan="1"><a href="#EOI">EOI</a></td></tr></tbody></table><h4 id="0">
                Bits [31:8]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="VGrp1D">VGrp1D, bit [7]
              </h4>
              <p>vPE Group 1 Disabled.</p>
            <table class="valuetable"><tr><th>VGrp1D</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>vPE Group 1 Disabled maintenance interrupt not asserted.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>vPE Group 1 Disabled maintenance interrupt asserted.</p>
                </td></tr></table>
              <p>This maintenance interrupt is asserted when <a href="AArch64-ich_hcr_el2.html">ICH_HCR_EL2</a>.VGrp1DIE==1 and <a href="AArch64-ich_vmcr_el2.html">ICH_VMCR_EL2</a>.VENG1==is 0.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="VGrp1E">VGrp1E, bit [6]
              </h4>
              <p>vPE Group 1 Enabled.</p>
            <table class="valuetable"><tr><th>VGrp1E</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>vPE Group 1 Enabled maintenance interrupt not asserted.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>vPE Group 1 Enabled maintenance interrupt asserted.</p>
                </td></tr></table>
              <p>This maintenance interrupt is asserted when <a href="AArch64-ich_hcr_el2.html">ICH_HCR_EL2</a>.VGrp1EIE==1 and <a href="AArch64-ich_vmcr_el2.html">ICH_VMCR_EL2</a>.VENG1==is 1.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="VGrp0D">VGrp0D, bit [5]
              </h4>
              <p>vPE Group 0 Disabled.</p>
            <table class="valuetable"><tr><th>VGrp0D</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>vPE Group 0 Disabled maintenance interrupt not asserted.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>vPE Group 0 Disabled maintenance interrupt asserted.</p>
                </td></tr></table>
              <p>This maintenance interrupt is asserted when <a href="AArch64-ich_hcr_el2.html">ICH_HCR_EL2</a>.VGrp0DIE==1 and <a href="AArch64-ich_vmcr_el2.html">ICH_VMCR_EL2</a>.VENG0==0.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="VGrp0E">VGrp0E, bit [4]
              </h4>
              <p>vPE Group 0 Enabled.</p>
            <table class="valuetable"><tr><th>VGrp0E</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>vPE Group 0 Enabled maintenance interrupt not asserted.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>vPE Group 0 Enabled maintenance interrupt asserted.</p>
                </td></tr></table>
              <p>This maintenance interrupt is asserted when <a href="AArch64-ich_hcr_el2.html">ICH_HCR_EL2</a>.VGrp0EIE==1 and <a href="AArch64-ich_vmcr_el2.html">ICH_VMCR_EL2</a>.VENG0==1.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="NP">NP, bit [3]
              </h4>
              <p>No Pending.</p>
            <table class="valuetable"><tr><th>NP</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>No Pending maintenance interrupt not asserted.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>No Pending maintenance interrupt asserted.</p>
                </td></tr></table>
              <p>This maintenance interrupt is asserted when <a href="AArch64-ich_hcr_el2.html">ICH_HCR_EL2</a>.NPIE==1 and no List register is in pending state.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="LRENP">LRENP, bit [2]
              </h4>
              <p>List Register Entry Not Present.</p>
            <table class="valuetable"><tr><th>LRENP</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>List Register Entry Not Present maintenance interrupt not asserted.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>List Register Entry Not Present maintenance interrupt asserted.</p>
                </td></tr></table>
              <p>This maintenance interrupt is asserted when <a href="AArch64-ich_hcr_el2.html">ICH_HCR_EL2</a>.LRENPIE==1 and <a href="AArch64-ich_hcr_el2.html">ICH_HCR_EL2</a>.EOIcount is non-zero.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="U">U, bit [1]
              </h4>
              <p>Underflow.</p>
            <table class="valuetable"><tr><th>U</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Underflow maintenance interrupt not asserted.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Underflow maintenance interrupt asserted.</p>
                </td></tr></table>
              <p>This maintenance interrupt is asserted when <a href="AArch64-ich_hcr_el2.html">ICH_HCR_EL2</a>.UIE==1 and zero or one of the List register entries are marked as a valid interrupt, that is, if the corresponding <a href="AArch64-ich_lrn_el2.html">ICH_LR&lt;n&gt;_EL2</a>.State bits do not equal <span class="hexnumber">0x0</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="EOI">EOI, bit [0]
              </h4>
              <p>End Of Interrupt.</p>
            <table class="valuetable"><tr><th>EOI</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>End Of Interrupt maintenance interrupt not asserted.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>End Of Interrupt maintenance interrupt asserted.</p>
                </td></tr></table>
              <p>This maintenance interrupt is asserted when at least one bit in <a href="AArch64-ich_eisr_el2.html">ICH_EISR_EL2</a> is 1.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><div class="text_after_fields">
            <p>The U and NP bits do not include the status of any pending/active <span class="xref">VSET</span> packets because these bits control generation of interrupts that allow software management of the contents of the List Registers (which are not affected by <span class="xref">VSET</span> packets).</p>
          </div><div class="access_mechanisms"><h2>Accessing the ICH_MISR_EL2</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRS with the following syntax:</p><p class="asm-code">MRS  &lt;Xt&gt;, &lt;systemreg&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;systemreg&gt;
      </th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>ICH_MISR_EL2</td><td>100</td><td>1100</td><td>1011</td><td>010</td></tr></table></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th class="accessibility_control" colspan="2">
            Control
          </th><th colspan="4">
          Accessibility
        </th></tr><tr><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>
        -
      </td><td>
        n/a
      </td><td>RO</td></tr><tr><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        -
      </td><td>RO</td><td>RO</td></tr><tr><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RO</td><td>RO</td></tr></table><p><p>This table applies to all instructions that can access this register.</p></p><h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section D1.13.2 (Synchronous exception prioritization) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i>. Subject to the prioritization rules, the following traps and enables are applicable when 
            accessing this register.
          </p></div><p>
            In both Security states, and not dependent on other configuration bits:
          </p><ul><li><p>If <a href="AArch64-icc_sre_el2.html">ICC_SRE_EL2</a>.SRE==0, read accesses to this register from EL2 are trapped to EL2.</p></li><li><p>If <a href="AArch64-icc_sre_el3.html">ICC_SRE_EL3</a>.SRE==0, read accesses to this register from EL3 are trapped to EL3.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
