// Seed: 3066958179
module module_0;
endmodule
module module_1 (
    output tri1  id_0,
    input  tri1  id_1,
    input  tri0  id_2,
    input  tri   id_3,
    input  tri   id_4,
    input  wire  id_5,
    input  tri0  id_6,
    input  wand  id_7,
    output logic id_8
);
  final id_8 <= 1'b0 == id_5;
  always @(posedge 1 or id_1 or 1 or negedge id_7) id_0 = 1 !== 1;
  initial @(1) $display("");
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  module_0();
  initial id_4 <= id_2;
endmodule
