{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 28 20:42:48 2013 " "Info: Processing started: Mon Jan 28 20:42:48 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C1 c1 part5.v(12) " "Info (10281): Verilog HDL Declaration information at part5.v(12): object \"C1\" differs only in case from object \"c1\" in the same scope" {  } { { "part5.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part5.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C2 c2 part5.v(13) " "Info (10281): Verilog HDL Declaration information at part5.v(13): object \"C2\" differs only in case from object \"c2\" in the same scope" {  } { { "part5.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part5.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C3 c3 part5.v(14) " "Info (10281): Verilog HDL Declaration information at part5.v(14): object \"C3\" differs only in case from object \"c3\" in the same scope" {  } { { "part5.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part5.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C4 c4 part5.v(30) " "Info (10281): Verilog HDL Declaration information at part5.v(30): object \"C4\" differs only in case from object \"c4\" in the same scope" {  } { { "part5.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part5.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c5 C5 part5.v(39) " "Info (10281): Verilog HDL Declaration information at part5.v(39): object \"c5\" differs only in case from object \"C5\" in the same scope" {  } { { "part5.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part5.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.v 8 8 " "Info (12021): Found 8 design units, including 8 entities, in source file part5.v" { { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Info (12023): Found entity 1: part5" {  } { { "part5.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 FullAdder " "Info (12023): Found entity 2: FullAdder" {  } { { "part5.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part5.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 Comparator " "Info (12023): Found entity 3: Comparator" {  } { { "part5.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part5.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 ComparatorS " "Info (12023): Found entity 4: ComparatorS" {  } { { "part5.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part5.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 CircuitA " "Info (12023): Found entity 5: CircuitA" {  } { { "part5.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part5.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 mux4bit2to1 " "Info (12023): Found entity 6: mux4bit2to1" {  } { { "part5.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part5.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 CircuitB " "Info (12023): Found entity 7: CircuitB" {  } { { "part5.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part5.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 decoder_7seq " "Info (12023): Found entity 8: decoder_7seq" {  } { { "part5.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part5.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "part5 " "Info (12127): Elaborating entity \"part5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 part5.v(7) " "Warning (10230): Verilog HDL assignment warning at part5.v(7): truncated value with size 17 to match size of target (16)" {  } { { "part5.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part5.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 part5.v(15) " "Warning (10230): Verilog HDL assignment warning at part5.v(15): truncated value with size 4 to match size of target (1)" {  } { { "part5.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part5.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..0\] part5.v(4) " "Warning (10034): Output port \"LEDG\[7..0\]\" at part5.v(4) has no driver" {  } { { "part5.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part5.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator Comparator:C0 " "Info (12128): Elaborating entity \"Comparator\" for hierarchy \"Comparator:C0\"" {  } { { "part5.v" "C0" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part5.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder FullAdder:F0 " "Info (12128): Elaborating entity \"FullAdder\" for hierarchy \"FullAdder:F0\"" {  } { { "part5.v" "F0" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part5.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ComparatorS ComparatorS:C4 " "Info (12128): Elaborating entity \"ComparatorS\" for hierarchy \"ComparatorS:C4\"" {  } { { "part5.v" "C4" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part5.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CircuitA CircuitA:A0 " "Info (12128): Elaborating entity \"CircuitA\" for hierarchy \"CircuitA:A0\"" {  } { { "part5.v" "A0" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part5.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4bit2to1 mux4bit2to1:MUX0 " "Info (12128): Elaborating entity \"mux4bit2to1\" for hierarchy \"mux4bit2to1:MUX0\"" {  } { { "part5.v" "MUX0" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part5.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_7seq decoder_7seq:D0 " "Info (12128): Elaborating entity \"decoder_7seq\" for hierarchy \"decoder_7seq:D0\"" {  } { { "part5.v" "D0" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part5.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CircuitB CircuitB:B0 " "Info (12128): Elaborating entity \"CircuitB\" for hierarchy \"CircuitB:B0\"" {  } { { "part5.v" "B0" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part5.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Warning (13410): Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "part5.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Warning (13410): Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "part5.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning (13410): Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "part5.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "part5.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "part5.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "part5.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "part5.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "part5.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Warning (13410): Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "part5.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Warning (13410): Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "part5.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Warning (13410): Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "part5.v" "" { Text "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part5.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part5.map.smsg " "Info (144001): Generated suppressed messages file J:/Users/OwenLJNSSD/Desktop/CSC258Labs/lab2/part5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "111 " "Info (21057): Implemented 111 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Info (21058): Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Info (21059): Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Info (21061): Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "293 " "Info: Peak virtual memory: 293 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 28 20:42:50 2013 " "Info: Processing ended: Mon Jan 28 20:42:50 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
