{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1414262467050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1414262467050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 25 14:41:06 2014 " "Processing started: Sat Oct 25 14:41:06 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1414262467050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1414262467050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Labfourwtf -c Labfourwtf " "Command: quartus_map --read_settings_files=on --write_settings_files=off Labfourwtf -c Labfourwtf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1414262467050 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1414262467728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/lab4works/lcd_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/lab4works/lcd_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Display-a " "Found design unit 1: LCD_Display-a" {  } { { "../../../../../../altera/Lab4works/LCD_Display.vhd" "" { Text "C:/altera/Lab4works/LCD_Display.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414262468409 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "../../../../../../altera/Lab4works/LCD_Display.vhd" "" { Text "C:/altera/Lab4works/LCD_Display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414262468409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414262468409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/lab4works/clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/lab4works/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "../../../../../../altera/Lab4works/CLK_DIV.VHD" "" { Text "C:/altera/Lab4works/CLK_DIV.VHD" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414262468414 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../../../../../../altera/Lab4works/CLK_DIV.VHD" "" { Text "C:/altera/Lab4works/CLK_DIV.VHD" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414262468414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414262468414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/lab2/sevensegmentled/hexdigit.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/lab2/sevensegmentled/hexdigit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexdigit " "Found entity 1: hexdigit" {  } { { "../../../../../../altera/Lab2/SevenSegmentLED/hexdigit.v" "" { Text "C:/altera/Lab2/SevenSegmentLED/hexdigit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414262468419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414262468419 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "regfileboard.v(94) " "Verilog HDL Module Instantiation warning at regfileboard.v(94): ignored dangling comma in List of Port Connections" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 94 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1414262468423 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "regfileboard.v(134) " "Verilog HDL information at regfileboard.v(134): always construct contains both blocking and non-blocking assignments" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 134 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1414262468424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/lab4/regfileboard.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/lab4/regfileboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfileboard " "Found entity 1: regfileboard" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414262468424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414262468424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/lab4/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/lab4/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile32x32 " "Found entity 1: regfile32x32" {  } { { "../../../../../../altera/Lab4/regfile.v" "" { Text "C:/altera/Lab4/regfile.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414262468428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414262468428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramlpm.v 1 1 " "Found 1 design units, including 1 entities, in source file ramlpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramlpm " "Found entity 1: ramlpm" {  } { { "ramlpm.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ramlpm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414262468433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414262468433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romlmp.v 1 1 " "Found 1 design units, including 1 entities, in source file romlmp.v" { { "Info" "ISGN_ENTITY_NAME" "1 romlmp " "Found entity 1: romlmp" {  } { { "romlmp.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/romlmp.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414262468438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414262468438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pccounter.v 1 1 " "Found 1 design units, including 1 entities, in source file pccounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcCounter " "Found entity 1: pcCounter" {  } { { "pcCounter.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/pcCounter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414262468442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414262468442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeif_id.v 1 1 " "Found 1 design units, including 1 entities, in source file writeif_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 writeIF_ID " "Found entity 1: writeIF_ID" {  } { { "writeIF_ID.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeIF_ID.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414262468446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414262468446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeregister.v 1 1 " "Found 1 design units, including 1 entities, in source file writeregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 writeRegister " "Found entity 1: writeRegister" {  } { { "writeRegister.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeRegister.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414262468451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414262468451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeid_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file writeid_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 writeID_EX " "Found entity 1: writeID_EX" {  } { { "writeID_EX.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414262468455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414262468455 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "writeEX_MEM.v(13) " "Verilog HDL information at writeEX_MEM.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "writeEX_MEM.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1414262468459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file writeex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 writeEX_MEM " "Found entity 1: writeEX_MEM" {  } { { "writeEX_MEM.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414262468459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414262468459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writemem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file writemem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 writeMem_WB " "Found entity 1: writeMem_WB" {  } { { "writeMem_WB.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414262468463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414262468463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414262468467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414262468467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset.v 1 1 " "Found 1 design units, including 1 entities, in source file reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset " "Found entity 1: Reset" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414262468472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414262468472 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(65) " "Verilog HDL Instantiation warning at regfileboard.v(65): instance has no name" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 65 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414262468475 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(80) " "Verilog HDL Instantiation warning at regfileboard.v(80): instance has no name" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 80 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414262468475 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(83) " "Verilog HDL Instantiation warning at regfileboard.v(83): instance has no name" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 83 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414262468475 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(91) " "Verilog HDL Instantiation warning at regfileboard.v(91): instance has no name" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 91 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414262468476 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(94) " "Verilog HDL Instantiation warning at regfileboard.v(94): instance has no name" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 94 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414262468476 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(96) " "Verilog HDL Instantiation warning at regfileboard.v(96): instance has no name" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 96 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414262468476 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(98) " "Verilog HDL Instantiation warning at regfileboard.v(98): instance has no name" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 98 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414262468476 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(100) " "Verilog HDL Instantiation warning at regfileboard.v(100): instance has no name" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 100 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414262468477 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(106) " "Verilog HDL Instantiation warning at regfileboard.v(106): instance has no name" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 106 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414262468477 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(132) " "Verilog HDL Instantiation warning at regfileboard.v(132): instance has no name" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 132 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414262468477 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(156) " "Verilog HDL Instantiation warning at regfileboard.v(156): instance has no name" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 156 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414262468478 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(157) " "Verilog HDL Instantiation warning at regfileboard.v(157): instance has no name" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 157 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414262468478 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(158) " "Verilog HDL Instantiation warning at regfileboard.v(158): instance has no name" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 158 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414262468478 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(159) " "Verilog HDL Instantiation warning at regfileboard.v(159): instance has no name" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 159 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414262468478 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(162) " "Verilog HDL Instantiation warning at regfileboard.v(162): instance has no name" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 162 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414262468478 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(163) " "Verilog HDL Instantiation warning at regfileboard.v(163): instance has no name" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 163 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414262468478 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(166) " "Verilog HDL Instantiation warning at regfileboard.v(166): instance has no name" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 166 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414262468478 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(167) " "Verilog HDL Instantiation warning at regfileboard.v(167): instance has no name" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 167 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414262468479 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regfileboard.v(179) " "Verilog HDL Instantiation warning at regfileboard.v(179): instance has no name" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 179 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1414262468479 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regfileboard " "Elaborating entity \"regfileboard\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1414262468565 ""}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "clock regfileboard.v(134) " "Verilog HDL Event Control warning at regfileboard.v(134): posedge or negedge of vector \"clock\" depends solely on its least-significant bit" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 134 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Quartus II" 0 -1 1414262468571 "|regfileboard"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..1\] regfileboard.v(9) " "Output port \"LEDG\[7..1\]\" at regfileboard.v(9) has no driver" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1414262468571 "|regfileboard"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR regfileboard.v(10) " "Output port \"LEDR\" at regfileboard.v(10) has no driver" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "" { Text "C:/altera/Lab4/regfileboard.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1414262468571 "|regfileboard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:comb_3 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:comb_3\"" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "comb_3" { Text "C:/altera/Lab4/regfileboard.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414262468574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile32x32 regfile32x32:comb_37 " "Elaborating entity \"regfile32x32\" for hierarchy \"regfile32x32:comb_37\"" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "comb_37" { Text "C:/altera/Lab4/regfileboard.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414262468579 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 regfile.v(35) " "Verilog HDL assignment warning at regfile.v(35): truncated value with size 32 to match size of target (16)" {  } { { "../../../../../../altera/Lab4/regfile.v" "" { Text "C:/altera/Lab4/regfile.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1414262468597 "|regfileboard|regfile32x32:comb_37"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeMem_WB writeMem_WB:comb_38 " "Elaborating entity \"writeMem_WB\" for hierarchy \"writeMem_WB:comb_38\"" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "comb_38" { Text "C:/altera/Lab4/regfileboard.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414262468600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramlpm ramlpm:comb_39 " "Elaborating entity \"ramlpm\" for hierarchy \"ramlpm:comb_39\"" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "comb_39" { Text "C:/altera/Lab4/regfileboard.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414262468604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ramlpm:comb_39\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ramlpm:comb_39\|altsyncram:altsyncram_component\"" {  } { { "ramlpm.v" "altsyncram_component" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ramlpm.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414262468655 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ramlpm:comb_39\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ramlpm:comb_39\|altsyncram:altsyncram_component\"" {  } { { "ramlpm.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ramlpm.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262468657 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ramlpm:comb_39\|altsyncram:altsyncram_component " "Instantiated megafunction \"ramlpm:comb_39\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414262468658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414262468658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../datamem.mif " "Parameter \"init_file\" = \"../datamem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414262468658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414262468658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414262468658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414262468658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414262468658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414262468658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414262468658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414262468658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414262468658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414262468658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414262468658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414262468658 ""}  } { { "ramlpm.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ramlpm.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1414262468658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fdc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fdc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fdc1 " "Found entity 1: altsyncram_fdc1" {  } { { "db/altsyncram_fdc1.tdf" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/db/altsyncram_fdc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414262468746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414262468746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fdc1 ramlpm:comb_39\|altsyncram:altsyncram_component\|altsyncram_fdc1:auto_generated " "Elaborating entity \"altsyncram_fdc1\" for hierarchy \"ramlpm:comb_39\|altsyncram:altsyncram_component\|altsyncram_fdc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414262468748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeEX_MEM writeEX_MEM:comb_40 " "Elaborating entity \"writeEX_MEM\" for hierarchy \"writeEX_MEM:comb_40\"" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "comb_40" { Text "C:/altera/Lab4/regfileboard.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414262468756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:comb_41 " "Elaborating entity \"ALU\" for hierarchy \"ALU:comb_41\"" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "comb_41" { Text "C:/altera/Lab4/regfileboard.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414262468760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeID_EX writeID_EX:comb_42 " "Elaborating entity \"writeID_EX\" for hierarchy \"writeID_EX:comb_42\"" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "comb_42" { Text "C:/altera/Lab4/regfileboard.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414262468764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeIF_ID writeIF_ID:comb_43 " "Elaborating entity \"writeIF_ID\" for hierarchy \"writeIF_ID:comb_43\"" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "comb_43" { Text "C:/altera/Lab4/regfileboard.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414262468768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romlmp romlmp:comb_44 " "Elaborating entity \"romlmp\" for hierarchy \"romlmp:comb_44\"" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "comb_44" { Text "C:/altera/Lab4/regfileboard.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414262468772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram romlmp:comb_44\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"romlmp:comb_44\|altsyncram:altsyncram_component\"" {  } { { "romlmp.v" "altsyncram_component" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/romlmp.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414262468781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "romlmp:comb_44\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"romlmp:comb_44\|altsyncram:altsyncram_component\"" {  } { { "romlmp.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/romlmp.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262468783 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "romlmp:comb_44\|altsyncram:altsyncram_component " "Instantiated megafunction \"romlmp:comb_44\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414262468783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414262468783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../instrmem.mif " "Parameter \"init_file\" = \"../instrmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414262468783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414262468783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414262468783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414262468783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414262468783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414262468783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414262468783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414262468783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414262468783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414262468783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414262468783 ""}  } { { "romlmp.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/romlmp.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1414262468783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2f71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2f71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2f71 " "Found entity 1: altsyncram_2f71" {  } { { "db/altsyncram_2f71.tdf" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/db/altsyncram_2f71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414262468869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414262468869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2f71 romlmp:comb_44\|altsyncram:altsyncram_component\|altsyncram_2f71:auto_generated " "Elaborating entity \"altsyncram_2f71\" for hierarchy \"romlmp:comb_44\|altsyncram:altsyncram_component\|altsyncram_2f71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414262468871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset Reset:comb_45 " "Elaborating entity \"Reset\" for hierarchy \"Reset:comb_45\"" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "comb_45" { Text "C:/altera/Lab4/regfileboard.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414262468878 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_mem_in reset.v(26) " "Verilog HDL Always Construct warning at reset.v(26): inferring latch(es) for variable \"data_mem_in\", which holds its previous value in one or more paths through the always construct" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1414262468881 "|regfileboard|Reset:comb_45"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_mem_addr reset.v(26) " "Verilog HDL Always Construct warning at reset.v(26): inferring latch(es) for variable \"data_mem_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1414262468881 "|regfileboard|Reset:comb_45"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_mem reset.v(26) " "Verilog HDL Always Construct warning at reset.v(26): inferring latch(es) for variable \"rd_mem\", which holds its previous value in one or more paths through the always construct" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1414262468882 "|regfileboard|Reset:comb_45"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WB_data reset.v(26) " "Verilog HDL Always Construct warning at reset.v(26): inferring latch(es) for variable \"WB_data\", which holds its previous value in one or more paths through the always construct" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1414262468882 "|regfileboard|Reset:comb_45"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WB_addr reset.v(26) " "Verilog HDL Always Construct warning at reset.v(26): inferring latch(es) for variable \"WB_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1414262468882 "|regfileboard|Reset:comb_45"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_1 reset.v(26) " "Verilog HDL Always Construct warning at reset.v(26): inferring latch(es) for variable \"ALU_1\", which holds its previous value in one or more paths through the always construct" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1414262468882 "|regfileboard|Reset:comb_45"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_2 reset.v(26) " "Verilog HDL Always Construct warning at reset.v(26): inferring latch(es) for variable \"ALU_2\", which holds its previous value in one or more paths through the always construct" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1414262468882 "|regfileboard|Reset:comb_45"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "save_data_mem reset.v(26) " "Verilog HDL Always Construct warning at reset.v(26): inferring latch(es) for variable \"save_data_mem\", which holds its previous value in one or more paths through the always construct" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1414262468882 "|regfileboard|Reset:comb_45"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "EX_OUT_1 reset.v(26) " "Verilog HDL Always Construct warning at reset.v(26): inferring latch(es) for variable \"EX_OUT_1\", which holds its previous value in one or more paths through the always construct" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1414262468883 "|regfileboard|Reset:comb_45"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "EX_OUT_2 reset.v(26) " "Verilog HDL Always Construct warning at reset.v(26): inferring latch(es) for variable \"EX_OUT_2\", which holds its previous value in one or more paths through the always construct" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1414262468883 "|regfileboard|Reset:comb_45"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_ex reset.v(26) " "Verilog HDL Always Construct warning at reset.v(26): inferring latch(es) for variable \"rd_ex\", which holds its previous value in one or more paths through the always construct" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1414262468883 "|regfileboard|Reset:comb_45"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out_1 reset.v(26) " "Verilog HDL Always Construct warning at reset.v(26): inferring latch(es) for variable \"data_out_1\", which holds its previous value in one or more paths through the always construct" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1414262468883 "|regfileboard|Reset:comb_45"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out_2 reset.v(26) " "Verilog HDL Always Construct warning at reset.v(26): inferring latch(es) for variable \"data_out_2\", which holds its previous value in one or more paths through the always construct" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1414262468883 "|regfileboard|Reset:comb_45"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_inst reset.v(26) " "Verilog HDL Always Construct warning at reset.v(26): inferring latch(es) for variable \"rd_inst\", which holds its previous value in one or more paths through the always construct" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1414262468883 "|regfileboard|Reset:comb_45"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs reset.v(26) " "Verilog HDL Always Construct warning at reset.v(26): inferring latch(es) for variable \"rs\", which holds its previous value in one or more paths through the always construct" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1414262468883 "|regfileboard|Reset:comb_45"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rt reset.v(26) " "Verilog HDL Always Construct warning at reset.v(26): inferring latch(es) for variable \"rt\", which holds its previous value in one or more paths through the always construct" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1414262468884 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt\[0\] reset.v(26) " "Inferred latch for \"rt\[0\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468887 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt\[1\] reset.v(26) " "Inferred latch for \"rt\[1\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468887 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt\[2\] reset.v(26) " "Inferred latch for \"rt\[2\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468887 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt\[3\] reset.v(26) " "Inferred latch for \"rt\[3\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468887 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt\[4\] reset.v(26) " "Inferred latch for \"rt\[4\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468887 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs\[0\] reset.v(26) " "Inferred latch for \"rs\[0\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468887 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs\[1\] reset.v(26) " "Inferred latch for \"rs\[1\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468887 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs\[2\] reset.v(26) " "Inferred latch for \"rs\[2\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468887 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs\[3\] reset.v(26) " "Inferred latch for \"rs\[3\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468887 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs\[4\] reset.v(26) " "Inferred latch for \"rs\[4\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468888 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_inst\[0\] reset.v(26) " "Inferred latch for \"rd_inst\[0\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468888 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_inst\[1\] reset.v(26) " "Inferred latch for \"rd_inst\[1\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468888 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_inst\[2\] reset.v(26) " "Inferred latch for \"rd_inst\[2\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468888 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_inst\[3\] reset.v(26) " "Inferred latch for \"rd_inst\[3\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468888 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_inst\[4\] reset.v(26) " "Inferred latch for \"rd_inst\[4\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468888 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2\[0\] reset.v(26) " "Inferred latch for \"data_out_2\[0\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468888 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2\[1\] reset.v(26) " "Inferred latch for \"data_out_2\[1\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468888 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2\[2\] reset.v(26) " "Inferred latch for \"data_out_2\[2\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468889 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2\[3\] reset.v(26) " "Inferred latch for \"data_out_2\[3\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468889 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2\[4\] reset.v(26) " "Inferred latch for \"data_out_2\[4\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468889 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2\[5\] reset.v(26) " "Inferred latch for \"data_out_2\[5\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468889 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2\[6\] reset.v(26) " "Inferred latch for \"data_out_2\[6\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468889 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2\[7\] reset.v(26) " "Inferred latch for \"data_out_2\[7\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468889 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2\[8\] reset.v(26) " "Inferred latch for \"data_out_2\[8\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468889 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2\[9\] reset.v(26) " "Inferred latch for \"data_out_2\[9\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468889 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2\[10\] reset.v(26) " "Inferred latch for \"data_out_2\[10\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468889 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2\[11\] reset.v(26) " "Inferred latch for \"data_out_2\[11\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468890 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2\[12\] reset.v(26) " "Inferred latch for \"data_out_2\[12\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468890 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2\[13\] reset.v(26) " "Inferred latch for \"data_out_2\[13\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468890 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2\[14\] reset.v(26) " "Inferred latch for \"data_out_2\[14\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468890 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2\[15\] reset.v(26) " "Inferred latch for \"data_out_2\[15\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468890 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2\[16\] reset.v(26) " "Inferred latch for \"data_out_2\[16\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468890 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2\[17\] reset.v(26) " "Inferred latch for \"data_out_2\[17\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468890 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2\[18\] reset.v(26) " "Inferred latch for \"data_out_2\[18\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468890 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2\[19\] reset.v(26) " "Inferred latch for \"data_out_2\[19\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468890 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2\[20\] reset.v(26) " "Inferred latch for \"data_out_2\[20\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468891 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2\[21\] reset.v(26) " "Inferred latch for \"data_out_2\[21\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468891 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2\[22\] reset.v(26) " "Inferred latch for \"data_out_2\[22\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468891 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2\[23\] reset.v(26) " "Inferred latch for \"data_out_2\[23\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468891 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2\[24\] reset.v(26) " "Inferred latch for \"data_out_2\[24\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468891 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2\[25\] reset.v(26) " "Inferred latch for \"data_out_2\[25\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468891 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2\[26\] reset.v(26) " "Inferred latch for \"data_out_2\[26\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468891 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2\[27\] reset.v(26) " "Inferred latch for \"data_out_2\[27\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468891 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2\[28\] reset.v(26) " "Inferred latch for \"data_out_2\[28\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468891 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2\[29\] reset.v(26) " "Inferred latch for \"data_out_2\[29\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468892 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2\[30\] reset.v(26) " "Inferred latch for \"data_out_2\[30\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468892 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2\[31\] reset.v(26) " "Inferred latch for \"data_out_2\[31\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468892 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1\[0\] reset.v(26) " "Inferred latch for \"data_out_1\[0\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468892 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1\[1\] reset.v(26) " "Inferred latch for \"data_out_1\[1\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468892 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1\[2\] reset.v(26) " "Inferred latch for \"data_out_1\[2\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468892 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1\[3\] reset.v(26) " "Inferred latch for \"data_out_1\[3\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468892 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1\[4\] reset.v(26) " "Inferred latch for \"data_out_1\[4\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468892 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1\[5\] reset.v(26) " "Inferred latch for \"data_out_1\[5\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468892 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1\[6\] reset.v(26) " "Inferred latch for \"data_out_1\[6\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468893 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1\[7\] reset.v(26) " "Inferred latch for \"data_out_1\[7\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468893 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1\[8\] reset.v(26) " "Inferred latch for \"data_out_1\[8\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468893 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1\[9\] reset.v(26) " "Inferred latch for \"data_out_1\[9\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468893 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1\[10\] reset.v(26) " "Inferred latch for \"data_out_1\[10\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468893 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1\[11\] reset.v(26) " "Inferred latch for \"data_out_1\[11\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468893 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1\[12\] reset.v(26) " "Inferred latch for \"data_out_1\[12\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468893 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1\[13\] reset.v(26) " "Inferred latch for \"data_out_1\[13\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468893 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1\[14\] reset.v(26) " "Inferred latch for \"data_out_1\[14\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468894 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1\[15\] reset.v(26) " "Inferred latch for \"data_out_1\[15\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468894 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1\[16\] reset.v(26) " "Inferred latch for \"data_out_1\[16\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468894 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1\[17\] reset.v(26) " "Inferred latch for \"data_out_1\[17\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468894 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1\[18\] reset.v(26) " "Inferred latch for \"data_out_1\[18\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468894 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1\[19\] reset.v(26) " "Inferred latch for \"data_out_1\[19\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468894 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1\[20\] reset.v(26) " "Inferred latch for \"data_out_1\[20\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468894 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1\[21\] reset.v(26) " "Inferred latch for \"data_out_1\[21\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468894 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1\[22\] reset.v(26) " "Inferred latch for \"data_out_1\[22\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468894 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1\[23\] reset.v(26) " "Inferred latch for \"data_out_1\[23\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468895 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1\[24\] reset.v(26) " "Inferred latch for \"data_out_1\[24\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468895 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1\[25\] reset.v(26) " "Inferred latch for \"data_out_1\[25\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468895 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1\[26\] reset.v(26) " "Inferred latch for \"data_out_1\[26\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468895 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1\[27\] reset.v(26) " "Inferred latch for \"data_out_1\[27\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468895 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1\[28\] reset.v(26) " "Inferred latch for \"data_out_1\[28\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468895 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1\[29\] reset.v(26) " "Inferred latch for \"data_out_1\[29\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468895 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1\[30\] reset.v(26) " "Inferred latch for \"data_out_1\[30\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468895 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1\[31\] reset.v(26) " "Inferred latch for \"data_out_1\[31\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468895 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ex\[0\] reset.v(26) " "Inferred latch for \"rd_ex\[0\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468896 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ex\[1\] reset.v(26) " "Inferred latch for \"rd_ex\[1\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468896 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ex\[2\] reset.v(26) " "Inferred latch for \"rd_ex\[2\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468896 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ex\[3\] reset.v(26) " "Inferred latch for \"rd_ex\[3\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468896 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_ex\[4\] reset.v(26) " "Inferred latch for \"rd_ex\[4\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468896 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_2\[0\] reset.v(26) " "Inferred latch for \"EX_OUT_2\[0\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468896 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_2\[1\] reset.v(26) " "Inferred latch for \"EX_OUT_2\[1\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468896 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_2\[2\] reset.v(26) " "Inferred latch for \"EX_OUT_2\[2\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468896 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_2\[3\] reset.v(26) " "Inferred latch for \"EX_OUT_2\[3\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468897 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_2\[4\] reset.v(26) " "Inferred latch for \"EX_OUT_2\[4\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468897 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_2\[5\] reset.v(26) " "Inferred latch for \"EX_OUT_2\[5\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468897 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_2\[6\] reset.v(26) " "Inferred latch for \"EX_OUT_2\[6\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468897 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_2\[7\] reset.v(26) " "Inferred latch for \"EX_OUT_2\[7\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468897 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_2\[8\] reset.v(26) " "Inferred latch for \"EX_OUT_2\[8\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468897 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_2\[9\] reset.v(26) " "Inferred latch for \"EX_OUT_2\[9\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468897 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_2\[10\] reset.v(26) " "Inferred latch for \"EX_OUT_2\[10\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468897 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_2\[11\] reset.v(26) " "Inferred latch for \"EX_OUT_2\[11\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468898 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_2\[12\] reset.v(26) " "Inferred latch for \"EX_OUT_2\[12\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468898 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_2\[13\] reset.v(26) " "Inferred latch for \"EX_OUT_2\[13\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468898 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_2\[14\] reset.v(26) " "Inferred latch for \"EX_OUT_2\[14\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468898 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_2\[15\] reset.v(26) " "Inferred latch for \"EX_OUT_2\[15\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468898 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_2\[16\] reset.v(26) " "Inferred latch for \"EX_OUT_2\[16\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468898 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_2\[17\] reset.v(26) " "Inferred latch for \"EX_OUT_2\[17\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468898 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_2\[18\] reset.v(26) " "Inferred latch for \"EX_OUT_2\[18\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468898 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_2\[19\] reset.v(26) " "Inferred latch for \"EX_OUT_2\[19\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468899 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_2\[20\] reset.v(26) " "Inferred latch for \"EX_OUT_2\[20\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468899 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_2\[21\] reset.v(26) " "Inferred latch for \"EX_OUT_2\[21\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468899 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_2\[22\] reset.v(26) " "Inferred latch for \"EX_OUT_2\[22\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468899 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_2\[23\] reset.v(26) " "Inferred latch for \"EX_OUT_2\[23\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468899 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_2\[24\] reset.v(26) " "Inferred latch for \"EX_OUT_2\[24\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468899 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_2\[25\] reset.v(26) " "Inferred latch for \"EX_OUT_2\[25\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468899 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_2\[26\] reset.v(26) " "Inferred latch for \"EX_OUT_2\[26\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468899 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_2\[27\] reset.v(26) " "Inferred latch for \"EX_OUT_2\[27\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468899 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_2\[28\] reset.v(26) " "Inferred latch for \"EX_OUT_2\[28\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468900 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_2\[29\] reset.v(26) " "Inferred latch for \"EX_OUT_2\[29\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468900 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_2\[30\] reset.v(26) " "Inferred latch for \"EX_OUT_2\[30\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468900 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_2\[31\] reset.v(26) " "Inferred latch for \"EX_OUT_2\[31\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468900 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_1\[0\] reset.v(26) " "Inferred latch for \"EX_OUT_1\[0\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468900 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_1\[1\] reset.v(26) " "Inferred latch for \"EX_OUT_1\[1\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468900 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_1\[2\] reset.v(26) " "Inferred latch for \"EX_OUT_1\[2\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468900 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_1\[3\] reset.v(26) " "Inferred latch for \"EX_OUT_1\[3\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468900 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_1\[4\] reset.v(26) " "Inferred latch for \"EX_OUT_1\[4\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468901 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_1\[5\] reset.v(26) " "Inferred latch for \"EX_OUT_1\[5\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468901 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_1\[6\] reset.v(26) " "Inferred latch for \"EX_OUT_1\[6\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468901 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_1\[7\] reset.v(26) " "Inferred latch for \"EX_OUT_1\[7\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468901 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_1\[8\] reset.v(26) " "Inferred latch for \"EX_OUT_1\[8\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468901 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_1\[9\] reset.v(26) " "Inferred latch for \"EX_OUT_1\[9\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468901 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_1\[10\] reset.v(26) " "Inferred latch for \"EX_OUT_1\[10\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468901 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_1\[11\] reset.v(26) " "Inferred latch for \"EX_OUT_1\[11\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468901 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_1\[12\] reset.v(26) " "Inferred latch for \"EX_OUT_1\[12\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468901 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_1\[13\] reset.v(26) " "Inferred latch for \"EX_OUT_1\[13\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468902 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_1\[14\] reset.v(26) " "Inferred latch for \"EX_OUT_1\[14\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468902 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_1\[15\] reset.v(26) " "Inferred latch for \"EX_OUT_1\[15\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468902 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_1\[16\] reset.v(26) " "Inferred latch for \"EX_OUT_1\[16\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468902 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_1\[17\] reset.v(26) " "Inferred latch for \"EX_OUT_1\[17\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468902 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_1\[18\] reset.v(26) " "Inferred latch for \"EX_OUT_1\[18\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468902 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_1\[19\] reset.v(26) " "Inferred latch for \"EX_OUT_1\[19\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468902 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_1\[20\] reset.v(26) " "Inferred latch for \"EX_OUT_1\[20\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468902 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_1\[21\] reset.v(26) " "Inferred latch for \"EX_OUT_1\[21\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468902 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_1\[22\] reset.v(26) " "Inferred latch for \"EX_OUT_1\[22\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468903 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_1\[23\] reset.v(26) " "Inferred latch for \"EX_OUT_1\[23\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468903 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_1\[24\] reset.v(26) " "Inferred latch for \"EX_OUT_1\[24\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468903 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_1\[25\] reset.v(26) " "Inferred latch for \"EX_OUT_1\[25\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468903 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_1\[26\] reset.v(26) " "Inferred latch for \"EX_OUT_1\[26\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468903 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_1\[27\] reset.v(26) " "Inferred latch for \"EX_OUT_1\[27\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468903 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_1\[28\] reset.v(26) " "Inferred latch for \"EX_OUT_1\[28\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468903 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_1\[29\] reset.v(26) " "Inferred latch for \"EX_OUT_1\[29\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468903 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_1\[30\] reset.v(26) " "Inferred latch for \"EX_OUT_1\[30\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468903 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EX_OUT_1\[31\] reset.v(26) " "Inferred latch for \"EX_OUT_1\[31\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468904 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_data_mem\[0\] reset.v(26) " "Inferred latch for \"save_data_mem\[0\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468904 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_data_mem\[1\] reset.v(26) " "Inferred latch for \"save_data_mem\[1\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468904 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_data_mem\[2\] reset.v(26) " "Inferred latch for \"save_data_mem\[2\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468904 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_data_mem\[3\] reset.v(26) " "Inferred latch for \"save_data_mem\[3\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468904 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_data_mem\[4\] reset.v(26) " "Inferred latch for \"save_data_mem\[4\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468904 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_data_mem\[5\] reset.v(26) " "Inferred latch for \"save_data_mem\[5\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468904 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_data_mem\[6\] reset.v(26) " "Inferred latch for \"save_data_mem\[6\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468904 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_data_mem\[7\] reset.v(26) " "Inferred latch for \"save_data_mem\[7\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468904 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_data_mem\[8\] reset.v(26) " "Inferred latch for \"save_data_mem\[8\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468905 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_data_mem\[9\] reset.v(26) " "Inferred latch for \"save_data_mem\[9\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468905 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_data_mem\[10\] reset.v(26) " "Inferred latch for \"save_data_mem\[10\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468905 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_data_mem\[11\] reset.v(26) " "Inferred latch for \"save_data_mem\[11\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468905 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_data_mem\[12\] reset.v(26) " "Inferred latch for \"save_data_mem\[12\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468905 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_data_mem\[13\] reset.v(26) " "Inferred latch for \"save_data_mem\[13\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468905 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_data_mem\[14\] reset.v(26) " "Inferred latch for \"save_data_mem\[14\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468905 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_data_mem\[15\] reset.v(26) " "Inferred latch for \"save_data_mem\[15\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468905 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_data_mem\[16\] reset.v(26) " "Inferred latch for \"save_data_mem\[16\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468905 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_data_mem\[17\] reset.v(26) " "Inferred latch for \"save_data_mem\[17\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468906 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_data_mem\[18\] reset.v(26) " "Inferred latch for \"save_data_mem\[18\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468906 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_data_mem\[19\] reset.v(26) " "Inferred latch for \"save_data_mem\[19\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468906 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_data_mem\[20\] reset.v(26) " "Inferred latch for \"save_data_mem\[20\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468906 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_data_mem\[21\] reset.v(26) " "Inferred latch for \"save_data_mem\[21\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468906 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_data_mem\[22\] reset.v(26) " "Inferred latch for \"save_data_mem\[22\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468906 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_data_mem\[23\] reset.v(26) " "Inferred latch for \"save_data_mem\[23\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468906 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_data_mem\[24\] reset.v(26) " "Inferred latch for \"save_data_mem\[24\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468906 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_data_mem\[25\] reset.v(26) " "Inferred latch for \"save_data_mem\[25\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468906 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_data_mem\[26\] reset.v(26) " "Inferred latch for \"save_data_mem\[26\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468907 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_data_mem\[27\] reset.v(26) " "Inferred latch for \"save_data_mem\[27\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468907 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_data_mem\[28\] reset.v(26) " "Inferred latch for \"save_data_mem\[28\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468907 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_data_mem\[29\] reset.v(26) " "Inferred latch for \"save_data_mem\[29\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468907 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_data_mem\[30\] reset.v(26) " "Inferred latch for \"save_data_mem\[30\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468907 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save_data_mem\[31\] reset.v(26) " "Inferred latch for \"save_data_mem\[31\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468907 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_2\[0\] reset.v(26) " "Inferred latch for \"ALU_2\[0\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468907 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_2\[1\] reset.v(26) " "Inferred latch for \"ALU_2\[1\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468907 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_2\[2\] reset.v(26) " "Inferred latch for \"ALU_2\[2\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468907 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_2\[3\] reset.v(26) " "Inferred latch for \"ALU_2\[3\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468908 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_2\[4\] reset.v(26) " "Inferred latch for \"ALU_2\[4\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468908 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_2\[5\] reset.v(26) " "Inferred latch for \"ALU_2\[5\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468908 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_2\[6\] reset.v(26) " "Inferred latch for \"ALU_2\[6\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468908 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_2\[7\] reset.v(26) " "Inferred latch for \"ALU_2\[7\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468908 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_2\[8\] reset.v(26) " "Inferred latch for \"ALU_2\[8\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468908 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_2\[9\] reset.v(26) " "Inferred latch for \"ALU_2\[9\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468908 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_2\[10\] reset.v(26) " "Inferred latch for \"ALU_2\[10\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468908 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_2\[11\] reset.v(26) " "Inferred latch for \"ALU_2\[11\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468909 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_2\[12\] reset.v(26) " "Inferred latch for \"ALU_2\[12\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468909 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_2\[13\] reset.v(26) " "Inferred latch for \"ALU_2\[13\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468909 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_2\[14\] reset.v(26) " "Inferred latch for \"ALU_2\[14\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468909 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_2\[15\] reset.v(26) " "Inferred latch for \"ALU_2\[15\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468909 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_2\[16\] reset.v(26) " "Inferred latch for \"ALU_2\[16\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468909 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_2\[17\] reset.v(26) " "Inferred latch for \"ALU_2\[17\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468909 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_2\[18\] reset.v(26) " "Inferred latch for \"ALU_2\[18\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468909 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_2\[19\] reset.v(26) " "Inferred latch for \"ALU_2\[19\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468910 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_2\[20\] reset.v(26) " "Inferred latch for \"ALU_2\[20\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468910 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_2\[21\] reset.v(26) " "Inferred latch for \"ALU_2\[21\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468910 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_2\[22\] reset.v(26) " "Inferred latch for \"ALU_2\[22\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468910 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_2\[23\] reset.v(26) " "Inferred latch for \"ALU_2\[23\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468910 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_2\[24\] reset.v(26) " "Inferred latch for \"ALU_2\[24\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468910 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_2\[25\] reset.v(26) " "Inferred latch for \"ALU_2\[25\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468910 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_2\[26\] reset.v(26) " "Inferred latch for \"ALU_2\[26\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468910 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_2\[27\] reset.v(26) " "Inferred latch for \"ALU_2\[27\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468910 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_2\[28\] reset.v(26) " "Inferred latch for \"ALU_2\[28\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468911 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_2\[29\] reset.v(26) " "Inferred latch for \"ALU_2\[29\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468911 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_2\[30\] reset.v(26) " "Inferred latch for \"ALU_2\[30\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468911 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_2\[31\] reset.v(26) " "Inferred latch for \"ALU_2\[31\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468911 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_1\[0\] reset.v(26) " "Inferred latch for \"ALU_1\[0\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468911 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_1\[1\] reset.v(26) " "Inferred latch for \"ALU_1\[1\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468911 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_1\[2\] reset.v(26) " "Inferred latch for \"ALU_1\[2\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468911 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_1\[3\] reset.v(26) " "Inferred latch for \"ALU_1\[3\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468911 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_1\[4\] reset.v(26) " "Inferred latch for \"ALU_1\[4\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468912 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_1\[5\] reset.v(26) " "Inferred latch for \"ALU_1\[5\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468912 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_1\[6\] reset.v(26) " "Inferred latch for \"ALU_1\[6\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468912 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_1\[7\] reset.v(26) " "Inferred latch for \"ALU_1\[7\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468912 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_1\[8\] reset.v(26) " "Inferred latch for \"ALU_1\[8\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468912 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_1\[9\] reset.v(26) " "Inferred latch for \"ALU_1\[9\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468912 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_1\[10\] reset.v(26) " "Inferred latch for \"ALU_1\[10\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468912 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_1\[11\] reset.v(26) " "Inferred latch for \"ALU_1\[11\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468912 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_1\[12\] reset.v(26) " "Inferred latch for \"ALU_1\[12\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468912 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_1\[13\] reset.v(26) " "Inferred latch for \"ALU_1\[13\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468913 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_1\[14\] reset.v(26) " "Inferred latch for \"ALU_1\[14\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468913 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_1\[15\] reset.v(26) " "Inferred latch for \"ALU_1\[15\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468913 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_1\[16\] reset.v(26) " "Inferred latch for \"ALU_1\[16\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468913 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_1\[17\] reset.v(26) " "Inferred latch for \"ALU_1\[17\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468913 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_1\[18\] reset.v(26) " "Inferred latch for \"ALU_1\[18\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468913 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_1\[19\] reset.v(26) " "Inferred latch for \"ALU_1\[19\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468913 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_1\[20\] reset.v(26) " "Inferred latch for \"ALU_1\[20\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468913 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_1\[21\] reset.v(26) " "Inferred latch for \"ALU_1\[21\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468914 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_1\[22\] reset.v(26) " "Inferred latch for \"ALU_1\[22\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468914 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_1\[23\] reset.v(26) " "Inferred latch for \"ALU_1\[23\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468914 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_1\[24\] reset.v(26) " "Inferred latch for \"ALU_1\[24\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468914 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_1\[25\] reset.v(26) " "Inferred latch for \"ALU_1\[25\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468914 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_1\[26\] reset.v(26) " "Inferred latch for \"ALU_1\[26\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468914 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_1\[27\] reset.v(26) " "Inferred latch for \"ALU_1\[27\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468914 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_1\[28\] reset.v(26) " "Inferred latch for \"ALU_1\[28\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468914 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_1\[29\] reset.v(26) " "Inferred latch for \"ALU_1\[29\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468914 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_1\[30\] reset.v(26) " "Inferred latch for \"ALU_1\[30\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468915 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_1\[31\] reset.v(26) " "Inferred latch for \"ALU_1\[31\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468915 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_addr\[0\] reset.v(26) " "Inferred latch for \"WB_addr\[0\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468915 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_addr\[1\] reset.v(26) " "Inferred latch for \"WB_addr\[1\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468915 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_addr\[2\] reset.v(26) " "Inferred latch for \"WB_addr\[2\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468915 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_addr\[3\] reset.v(26) " "Inferred latch for \"WB_addr\[3\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468915 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_addr\[4\] reset.v(26) " "Inferred latch for \"WB_addr\[4\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468915 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_data\[0\] reset.v(26) " "Inferred latch for \"WB_data\[0\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468916 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_data\[1\] reset.v(26) " "Inferred latch for \"WB_data\[1\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468916 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_data\[2\] reset.v(26) " "Inferred latch for \"WB_data\[2\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468916 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_data\[3\] reset.v(26) " "Inferred latch for \"WB_data\[3\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468916 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_data\[4\] reset.v(26) " "Inferred latch for \"WB_data\[4\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468916 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_data\[5\] reset.v(26) " "Inferred latch for \"WB_data\[5\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468916 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_data\[6\] reset.v(26) " "Inferred latch for \"WB_data\[6\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468916 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_data\[7\] reset.v(26) " "Inferred latch for \"WB_data\[7\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468916 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_data\[8\] reset.v(26) " "Inferred latch for \"WB_data\[8\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468916 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_data\[9\] reset.v(26) " "Inferred latch for \"WB_data\[9\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468917 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_data\[10\] reset.v(26) " "Inferred latch for \"WB_data\[10\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468917 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_data\[11\] reset.v(26) " "Inferred latch for \"WB_data\[11\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468917 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_data\[12\] reset.v(26) " "Inferred latch for \"WB_data\[12\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468917 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_data\[13\] reset.v(26) " "Inferred latch for \"WB_data\[13\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468917 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_data\[14\] reset.v(26) " "Inferred latch for \"WB_data\[14\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468917 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_data\[15\] reset.v(26) " "Inferred latch for \"WB_data\[15\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468917 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_data\[16\] reset.v(26) " "Inferred latch for \"WB_data\[16\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468917 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_data\[17\] reset.v(26) " "Inferred latch for \"WB_data\[17\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468918 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_data\[18\] reset.v(26) " "Inferred latch for \"WB_data\[18\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468918 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_data\[19\] reset.v(26) " "Inferred latch for \"WB_data\[19\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468918 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_data\[20\] reset.v(26) " "Inferred latch for \"WB_data\[20\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468918 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_data\[21\] reset.v(26) " "Inferred latch for \"WB_data\[21\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468918 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_data\[22\] reset.v(26) " "Inferred latch for \"WB_data\[22\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468918 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_data\[23\] reset.v(26) " "Inferred latch for \"WB_data\[23\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468918 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_data\[24\] reset.v(26) " "Inferred latch for \"WB_data\[24\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468918 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_data\[25\] reset.v(26) " "Inferred latch for \"WB_data\[25\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468918 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_data\[26\] reset.v(26) " "Inferred latch for \"WB_data\[26\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468919 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_data\[27\] reset.v(26) " "Inferred latch for \"WB_data\[27\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468919 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_data\[28\] reset.v(26) " "Inferred latch for \"WB_data\[28\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468919 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_data\[29\] reset.v(26) " "Inferred latch for \"WB_data\[29\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468919 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_data\[30\] reset.v(26) " "Inferred latch for \"WB_data\[30\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468919 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_data\[31\] reset.v(26) " "Inferred latch for \"WB_data\[31\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468919 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_mem\[0\] reset.v(26) " "Inferred latch for \"rd_mem\[0\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468919 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_mem\[1\] reset.v(26) " "Inferred latch for \"rd_mem\[1\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468919 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_mem\[2\] reset.v(26) " "Inferred latch for \"rd_mem\[2\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468920 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_mem\[3\] reset.v(26) " "Inferred latch for \"rd_mem\[3\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468920 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_mem\[4\] reset.v(26) " "Inferred latch for \"rd_mem\[4\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468920 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_addr\[0\] reset.v(26) " "Inferred latch for \"data_mem_addr\[0\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468920 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_addr\[1\] reset.v(26) " "Inferred latch for \"data_mem_addr\[1\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468920 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_addr\[2\] reset.v(26) " "Inferred latch for \"data_mem_addr\[2\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468920 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_addr\[3\] reset.v(26) " "Inferred latch for \"data_mem_addr\[3\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468920 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_addr\[4\] reset.v(26) " "Inferred latch for \"data_mem_addr\[4\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468920 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_addr\[5\] reset.v(26) " "Inferred latch for \"data_mem_addr\[5\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468920 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_addr\[6\] reset.v(26) " "Inferred latch for \"data_mem_addr\[6\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468921 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_addr\[7\] reset.v(26) " "Inferred latch for \"data_mem_addr\[7\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468921 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_addr\[8\] reset.v(26) " "Inferred latch for \"data_mem_addr\[8\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468921 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_addr\[9\] reset.v(26) " "Inferred latch for \"data_mem_addr\[9\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468921 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_addr\[10\] reset.v(26) " "Inferred latch for \"data_mem_addr\[10\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468921 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_addr\[11\] reset.v(26) " "Inferred latch for \"data_mem_addr\[11\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468921 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_addr\[12\] reset.v(26) " "Inferred latch for \"data_mem_addr\[12\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468921 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_addr\[13\] reset.v(26) " "Inferred latch for \"data_mem_addr\[13\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468921 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_addr\[14\] reset.v(26) " "Inferred latch for \"data_mem_addr\[14\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468922 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_addr\[15\] reset.v(26) " "Inferred latch for \"data_mem_addr\[15\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468922 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_addr\[16\] reset.v(26) " "Inferred latch for \"data_mem_addr\[16\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468922 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_addr\[17\] reset.v(26) " "Inferred latch for \"data_mem_addr\[17\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468922 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_addr\[18\] reset.v(26) " "Inferred latch for \"data_mem_addr\[18\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468922 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_addr\[19\] reset.v(26) " "Inferred latch for \"data_mem_addr\[19\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468922 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_addr\[20\] reset.v(26) " "Inferred latch for \"data_mem_addr\[20\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468922 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_addr\[21\] reset.v(26) " "Inferred latch for \"data_mem_addr\[21\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468922 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_addr\[22\] reset.v(26) " "Inferred latch for \"data_mem_addr\[22\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468923 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_addr\[23\] reset.v(26) " "Inferred latch for \"data_mem_addr\[23\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468923 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_addr\[24\] reset.v(26) " "Inferred latch for \"data_mem_addr\[24\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468923 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_addr\[25\] reset.v(26) " "Inferred latch for \"data_mem_addr\[25\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468923 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_addr\[26\] reset.v(26) " "Inferred latch for \"data_mem_addr\[26\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468923 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_addr\[27\] reset.v(26) " "Inferred latch for \"data_mem_addr\[27\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468923 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_addr\[28\] reset.v(26) " "Inferred latch for \"data_mem_addr\[28\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468923 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_addr\[29\] reset.v(26) " "Inferred latch for \"data_mem_addr\[29\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468923 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_addr\[30\] reset.v(26) " "Inferred latch for \"data_mem_addr\[30\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468924 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_addr\[31\] reset.v(26) " "Inferred latch for \"data_mem_addr\[31\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468924 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_in\[0\] reset.v(26) " "Inferred latch for \"data_mem_in\[0\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468924 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_in\[1\] reset.v(26) " "Inferred latch for \"data_mem_in\[1\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468924 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_in\[2\] reset.v(26) " "Inferred latch for \"data_mem_in\[2\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468924 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_in\[3\] reset.v(26) " "Inferred latch for \"data_mem_in\[3\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468924 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_in\[4\] reset.v(26) " "Inferred latch for \"data_mem_in\[4\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468924 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_in\[5\] reset.v(26) " "Inferred latch for \"data_mem_in\[5\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468924 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_in\[6\] reset.v(26) " "Inferred latch for \"data_mem_in\[6\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468924 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_in\[7\] reset.v(26) " "Inferred latch for \"data_mem_in\[7\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468925 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_in\[8\] reset.v(26) " "Inferred latch for \"data_mem_in\[8\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468925 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_in\[9\] reset.v(26) " "Inferred latch for \"data_mem_in\[9\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468925 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_in\[10\] reset.v(26) " "Inferred latch for \"data_mem_in\[10\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468925 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_in\[11\] reset.v(26) " "Inferred latch for \"data_mem_in\[11\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468925 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_in\[12\] reset.v(26) " "Inferred latch for \"data_mem_in\[12\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468925 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_in\[13\] reset.v(26) " "Inferred latch for \"data_mem_in\[13\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468925 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_in\[14\] reset.v(26) " "Inferred latch for \"data_mem_in\[14\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468925 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_in\[15\] reset.v(26) " "Inferred latch for \"data_mem_in\[15\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468926 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_in\[16\] reset.v(26) " "Inferred latch for \"data_mem_in\[16\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468926 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_in\[17\] reset.v(26) " "Inferred latch for \"data_mem_in\[17\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468926 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_in\[18\] reset.v(26) " "Inferred latch for \"data_mem_in\[18\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468926 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_in\[19\] reset.v(26) " "Inferred latch for \"data_mem_in\[19\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468926 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_in\[20\] reset.v(26) " "Inferred latch for \"data_mem_in\[20\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468926 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_in\[21\] reset.v(26) " "Inferred latch for \"data_mem_in\[21\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468926 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_in\[22\] reset.v(26) " "Inferred latch for \"data_mem_in\[22\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468926 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_in\[23\] reset.v(26) " "Inferred latch for \"data_mem_in\[23\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468927 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_in\[24\] reset.v(26) " "Inferred latch for \"data_mem_in\[24\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468927 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_in\[25\] reset.v(26) " "Inferred latch for \"data_mem_in\[25\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468927 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_in\[26\] reset.v(26) " "Inferred latch for \"data_mem_in\[26\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468927 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_in\[27\] reset.v(26) " "Inferred latch for \"data_mem_in\[27\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468927 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_in\[28\] reset.v(26) " "Inferred latch for \"data_mem_in\[28\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468927 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_in\[29\] reset.v(26) " "Inferred latch for \"data_mem_in\[29\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468927 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_in\[30\] reset.v(26) " "Inferred latch for \"data_mem_in\[30\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468927 "|regfileboard|Reset:comb_45"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_mem_in\[31\] reset.v(26) " "Inferred latch for \"data_mem_in\[31\]\" at reset.v(26)" {  } { { "reset.v" "" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468928 "|regfileboard|Reset:comb_45"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdigit hexdigit:comb_694 " "Elaborating entity \"hexdigit\" for hierarchy \"hexdigit:comb_694\"" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "comb_694" { Text "C:/altera/Lab4/regfileboard.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414262468961 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out hexdigit.v(9) " "Verilog HDL Always Construct warning at hexdigit.v(9): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../../../../../../altera/Lab2/SevenSegmentLED/hexdigit.v" "" { Text "C:/altera/Lab2/SevenSegmentLED/hexdigit.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1414262468962 "|regfileboard|hexdigit:comb_660"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] hexdigit.v(12) " "Inferred latch for \"out\[0\]\" at hexdigit.v(12)" {  } { { "../../../../../../altera/Lab2/SevenSegmentLED/hexdigit.v" "" { Text "C:/altera/Lab2/SevenSegmentLED/hexdigit.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468963 "|regfileboard|hexdigit:comb_660"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] hexdigit.v(12) " "Inferred latch for \"out\[1\]\" at hexdigit.v(12)" {  } { { "../../../../../../altera/Lab2/SevenSegmentLED/hexdigit.v" "" { Text "C:/altera/Lab2/SevenSegmentLED/hexdigit.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468963 "|regfileboard|hexdigit:comb_660"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] hexdigit.v(12) " "Inferred latch for \"out\[2\]\" at hexdigit.v(12)" {  } { { "../../../../../../altera/Lab2/SevenSegmentLED/hexdigit.v" "" { Text "C:/altera/Lab2/SevenSegmentLED/hexdigit.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468963 "|regfileboard|hexdigit:comb_660"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] hexdigit.v(12) " "Inferred latch for \"out\[3\]\" at hexdigit.v(12)" {  } { { "../../../../../../altera/Lab2/SevenSegmentLED/hexdigit.v" "" { Text "C:/altera/Lab2/SevenSegmentLED/hexdigit.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468963 "|regfileboard|hexdigit:comb_660"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] hexdigit.v(12) " "Inferred latch for \"out\[4\]\" at hexdigit.v(12)" {  } { { "../../../../../../altera/Lab2/SevenSegmentLED/hexdigit.v" "" { Text "C:/altera/Lab2/SevenSegmentLED/hexdigit.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468963 "|regfileboard|hexdigit:comb_660"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] hexdigit.v(12) " "Inferred latch for \"out\[5\]\" at hexdigit.v(12)" {  } { { "../../../../../../altera/Lab2/SevenSegmentLED/hexdigit.v" "" { Text "C:/altera/Lab2/SevenSegmentLED/hexdigit.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468963 "|regfileboard|hexdigit:comb_660"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] hexdigit.v(12) " "Inferred latch for \"out\[6\]\" at hexdigit.v(12)" {  } { { "../../../../../../altera/Lab2/SevenSegmentLED/hexdigit.v" "" { Text "C:/altera/Lab2/SevenSegmentLED/hexdigit.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414262468963 "|regfileboard|hexdigit:comb_660"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display LCD_Display:comb_702 " "Elaborating entity \"LCD_Display\" for hierarchy \"LCD_Display:comb_702\"" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "comb_702" { Text "C:/altera/Lab4/regfileboard.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414262468984 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[1\] " "Net \"pc\[1\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "pc\[1\]" { Text "C:/altera/Lab4/regfileboard.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414262469227 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[0\] " "Net \"pc\[0\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "pc\[0\]" { Text "C:/altera/Lab4/regfileboard.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414262469227 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414262469227 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[1\] " "Net \"pc\[1\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "pc\[1\]" { Text "C:/altera/Lab4/regfileboard.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414262469228 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[0\] " "Net \"pc\[0\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "pc\[0\]" { Text "C:/altera/Lab4/regfileboard.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414262469228 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414262469228 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[1\] " "Net \"pc\[1\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "pc\[1\]" { Text "C:/altera/Lab4/regfileboard.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414262469230 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[0\] " "Net \"pc\[0\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "pc\[0\]" { Text "C:/altera/Lab4/regfileboard.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414262469230 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414262469230 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[1\] " "Net \"pc\[1\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "pc\[1\]" { Text "C:/altera/Lab4/regfileboard.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414262469231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[0\] " "Net \"pc\[0\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "pc\[0\]" { Text "C:/altera/Lab4/regfileboard.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414262469231 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414262469231 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[1\] " "Net \"pc\[1\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "pc\[1\]" { Text "C:/altera/Lab4/regfileboard.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414262469233 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[0\] " "Net \"pc\[0\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "pc\[0\]" { Text "C:/altera/Lab4/regfileboard.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414262469233 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414262469233 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[1\] " "Net \"pc\[1\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "pc\[1\]" { Text "C:/altera/Lab4/regfileboard.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414262469235 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[0\] " "Net \"pc\[0\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "pc\[0\]" { Text "C:/altera/Lab4/regfileboard.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414262469235 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414262469235 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[1\] " "Net \"pc\[1\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "pc\[1\]" { Text "C:/altera/Lab4/regfileboard.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414262469236 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[0\] " "Net \"pc\[0\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "pc\[0\]" { Text "C:/altera/Lab4/regfileboard.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414262469236 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414262469236 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[1\] " "Net \"pc\[1\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "pc\[1\]" { Text "C:/altera/Lab4/regfileboard.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414262469239 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[0\] " "Net \"pc\[0\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "pc\[0\]" { Text "C:/altera/Lab4/regfileboard.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414262469239 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414262469239 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[1\] " "Net \"pc\[1\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "pc\[1\]" { Text "C:/altera/Lab4/regfileboard.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414262469240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[0\] " "Net \"pc\[0\]\" is missing source, defaulting to GND" {  } { { "../../../../../../altera/Lab4/regfileboard.v" "pc\[0\]" { Text "C:/altera/Lab4/regfileboard.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414262469240 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1414262469240 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "rs\[4\] regfile32x32:comb_37\|read_address_1\[4\] " "Net \"rs\[4\]\", which fans out to \"regfile32x32:comb_37\|read_address_1\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeIF_ID:comb_43\|rs\[4\] " "Net is fed by \"writeIF_ID:comb_43\|rs\[4\]\"" {  } { { "writeIF_ID.v" "rs\[4\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeIF_ID.v" 10 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469339 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|rs\[4\] " "Net is fed by \"Reset:comb_45\|rs\[4\]\"" {  } { { "reset.v" "rs\[4\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469339 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "rs\[4\]" { Text "C:/altera/Lab4/regfileboard.v" 43 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "read_address_1\[4\]" { Text "C:/altera/Lab4/regfile.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469339 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "rs\[3\] regfile32x32:comb_37\|read_address_1\[3\] " "Net \"rs\[3\]\", which fans out to \"regfile32x32:comb_37\|read_address_1\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeIF_ID:comb_43\|rs\[3\] " "Net is fed by \"writeIF_ID:comb_43\|rs\[3\]\"" {  } { { "writeIF_ID.v" "rs\[3\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeIF_ID.v" 10 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469340 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|rs\[3\] " "Net is fed by \"Reset:comb_45\|rs\[3\]\"" {  } { { "reset.v" "rs\[3\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469340 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "rs\[3\]" { Text "C:/altera/Lab4/regfileboard.v" 43 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "read_address_1\[3\]" { Text "C:/altera/Lab4/regfile.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469340 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "rs\[2\] regfile32x32:comb_37\|read_address_1\[2\] " "Net \"rs\[2\]\", which fans out to \"regfile32x32:comb_37\|read_address_1\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeIF_ID:comb_43\|rs\[2\] " "Net is fed by \"writeIF_ID:comb_43\|rs\[2\]\"" {  } { { "writeIF_ID.v" "rs\[2\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeIF_ID.v" 10 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469340 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|rs\[2\] " "Net is fed by \"Reset:comb_45\|rs\[2\]\"" {  } { { "reset.v" "rs\[2\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469340 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "rs\[2\]" { Text "C:/altera/Lab4/regfileboard.v" 43 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "read_address_1\[2\]" { Text "C:/altera/Lab4/regfile.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469340 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "rs\[1\] regfile32x32:comb_37\|read_address_1\[1\] " "Net \"rs\[1\]\", which fans out to \"regfile32x32:comb_37\|read_address_1\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeIF_ID:comb_43\|rs\[1\] " "Net is fed by \"writeIF_ID:comb_43\|rs\[1\]\"" {  } { { "writeIF_ID.v" "rs\[1\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeIF_ID.v" 10 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469340 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|rs\[1\] " "Net is fed by \"Reset:comb_45\|rs\[1\]\"" {  } { { "reset.v" "rs\[1\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469340 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "rs\[1\]" { Text "C:/altera/Lab4/regfileboard.v" 43 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "read_address_1\[1\]" { Text "C:/altera/Lab4/regfile.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469340 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "rs\[0\] regfile32x32:comb_37\|read_address_1\[0\] " "Net \"rs\[0\]\", which fans out to \"regfile32x32:comb_37\|read_address_1\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeIF_ID:comb_43\|rs\[0\] " "Net is fed by \"writeIF_ID:comb_43\|rs\[0\]\"" {  } { { "writeIF_ID.v" "rs\[0\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeIF_ID.v" 10 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469340 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|rs\[0\] " "Net is fed by \"Reset:comb_45\|rs\[0\]\"" {  } { { "reset.v" "rs\[0\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469340 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "rs\[0\]" { Text "C:/altera/Lab4/regfileboard.v" 43 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "read_address_1\[0\]" { Text "C:/altera/Lab4/regfile.v" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469340 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "rt\[4\] regfile32x32:comb_37\|read_address_2\[4\] " "Net \"rt\[4\]\", which fans out to \"regfile32x32:comb_37\|read_address_2\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeIF_ID:comb_43\|rt\[4\] " "Net is fed by \"writeIF_ID:comb_43\|rt\[4\]\"" {  } { { "writeIF_ID.v" "rt\[4\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeIF_ID.v" 10 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469340 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|rt\[4\] " "Net is fed by \"Reset:comb_45\|rt\[4\]\"" {  } { { "reset.v" "rt\[4\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469340 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "rt\[4\]" { Text "C:/altera/Lab4/regfileboard.v" 44 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "read_address_2\[4\]" { Text "C:/altera/Lab4/regfile.v" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469340 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "rt\[3\] regfile32x32:comb_37\|read_address_2\[3\] " "Net \"rt\[3\]\", which fans out to \"regfile32x32:comb_37\|read_address_2\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeIF_ID:comb_43\|rt\[3\] " "Net is fed by \"writeIF_ID:comb_43\|rt\[3\]\"" {  } { { "writeIF_ID.v" "rt\[3\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeIF_ID.v" 10 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469341 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|rt\[3\] " "Net is fed by \"Reset:comb_45\|rt\[3\]\"" {  } { { "reset.v" "rt\[3\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469341 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "rt\[3\]" { Text "C:/altera/Lab4/regfileboard.v" 44 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "read_address_2\[3\]" { Text "C:/altera/Lab4/regfile.v" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469341 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "rt\[2\] regfile32x32:comb_37\|read_address_2\[2\] " "Net \"rt\[2\]\", which fans out to \"regfile32x32:comb_37\|read_address_2\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeIF_ID:comb_43\|rt\[2\] " "Net is fed by \"writeIF_ID:comb_43\|rt\[2\]\"" {  } { { "writeIF_ID.v" "rt\[2\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeIF_ID.v" 10 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469341 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|rt\[2\] " "Net is fed by \"Reset:comb_45\|rt\[2\]\"" {  } { { "reset.v" "rt\[2\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469341 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "rt\[2\]" { Text "C:/altera/Lab4/regfileboard.v" 44 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "read_address_2\[2\]" { Text "C:/altera/Lab4/regfile.v" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469341 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "rt\[1\] regfile32x32:comb_37\|read_address_2\[1\] " "Net \"rt\[1\]\", which fans out to \"regfile32x32:comb_37\|read_address_2\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeIF_ID:comb_43\|rt\[1\] " "Net is fed by \"writeIF_ID:comb_43\|rt\[1\]\"" {  } { { "writeIF_ID.v" "rt\[1\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeIF_ID.v" 10 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469341 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|rt\[1\] " "Net is fed by \"Reset:comb_45\|rt\[1\]\"" {  } { { "reset.v" "rt\[1\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469341 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "rt\[1\]" { Text "C:/altera/Lab4/regfileboard.v" 44 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "read_address_2\[1\]" { Text "C:/altera/Lab4/regfile.v" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469341 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "rt\[0\] regfile32x32:comb_37\|read_address_2\[0\] " "Net \"rt\[0\]\", which fans out to \"regfile32x32:comb_37\|read_address_2\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeIF_ID:comb_43\|rt\[0\] " "Net is fed by \"writeIF_ID:comb_43\|rt\[0\]\"" {  } { { "writeIF_ID.v" "rt\[0\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeIF_ID.v" 10 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469341 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|rt\[0\] " "Net is fed by \"Reset:comb_45\|rt\[0\]\"" {  } { { "reset.v" "rt\[0\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469341 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "rt\[0\]" { Text "C:/altera/Lab4/regfileboard.v" 44 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "read_address_2\[0\]" { Text "C:/altera/Lab4/regfile.v" 11 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469341 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "rd_inst\[4\] writeID_EX:comb_42\|rd\[4\] " "Net \"rd_inst\[4\]\", which fans out to \"writeID_EX:comb_42\|rd\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeIF_ID:comb_43\|rd\[4\] " "Net is fed by \"writeIF_ID:comb_43\|rd\[4\]\"" {  } { { "writeIF_ID.v" "rd\[4\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeIF_ID.v" 10 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469341 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|rd_inst\[4\] " "Net is fed by \"Reset:comb_45\|rd_inst\[4\]\"" {  } { { "reset.v" "rd_inst\[4\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469341 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "rd_inst\[4\]" { Text "C:/altera/Lab4/regfileboard.v" 45 -1 0 } } { "writeID_EX.v" "rd\[4\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469341 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "rd_inst\[3\] writeID_EX:comb_42\|rd\[3\] " "Net \"rd_inst\[3\]\", which fans out to \"writeID_EX:comb_42\|rd\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeIF_ID:comb_43\|rd\[3\] " "Net is fed by \"writeIF_ID:comb_43\|rd\[3\]\"" {  } { { "writeIF_ID.v" "rd\[3\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeIF_ID.v" 10 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469341 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|rd_inst\[3\] " "Net is fed by \"Reset:comb_45\|rd_inst\[3\]\"" {  } { { "reset.v" "rd_inst\[3\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469341 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "rd_inst\[3\]" { Text "C:/altera/Lab4/regfileboard.v" 45 -1 0 } } { "writeID_EX.v" "rd\[3\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469341 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "rd_inst\[2\] writeID_EX:comb_42\|rd\[2\] " "Net \"rd_inst\[2\]\", which fans out to \"writeID_EX:comb_42\|rd\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeIF_ID:comb_43\|rd\[2\] " "Net is fed by \"writeIF_ID:comb_43\|rd\[2\]\"" {  } { { "writeIF_ID.v" "rd\[2\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeIF_ID.v" 10 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469342 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|rd_inst\[2\] " "Net is fed by \"Reset:comb_45\|rd_inst\[2\]\"" {  } { { "reset.v" "rd_inst\[2\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469342 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "rd_inst\[2\]" { Text "C:/altera/Lab4/regfileboard.v" 45 -1 0 } } { "writeID_EX.v" "rd\[2\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469342 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "rd_inst\[1\] writeID_EX:comb_42\|rd\[1\] " "Net \"rd_inst\[1\]\", which fans out to \"writeID_EX:comb_42\|rd\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeIF_ID:comb_43\|rd\[1\] " "Net is fed by \"writeIF_ID:comb_43\|rd\[1\]\"" {  } { { "writeIF_ID.v" "rd\[1\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeIF_ID.v" 10 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469342 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|rd_inst\[1\] " "Net is fed by \"Reset:comb_45\|rd_inst\[1\]\"" {  } { { "reset.v" "rd_inst\[1\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469342 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "rd_inst\[1\]" { Text "C:/altera/Lab4/regfileboard.v" 45 -1 0 } } { "writeID_EX.v" "rd\[1\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469342 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "rd_inst\[0\] writeID_EX:comb_42\|rd\[0\] " "Net \"rd_inst\[0\]\", which fans out to \"writeID_EX:comb_42\|rd\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeIF_ID:comb_43\|rd\[0\] " "Net is fed by \"writeIF_ID:comb_43\|rd\[0\]\"" {  } { { "writeIF_ID.v" "rd\[0\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeIF_ID.v" 10 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469342 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|rd_inst\[0\] " "Net is fed by \"Reset:comb_45\|rd_inst\[0\]\"" {  } { { "reset.v" "rd_inst\[0\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469342 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "rd_inst\[0\]" { Text "C:/altera/Lab4/regfileboard.v" 45 -1 0 } } { "writeID_EX.v" "rd\[0\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469342 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_1\[31\] writeID_EX:comb_42\|data_out1\[31\] " "Net \"data_out_1\[31\]\", which fans out to \"writeID_EX:comb_42\|data_out1\[31\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_1\[31\] " "Net is fed by \"regfile32x32:comb_37\|data_out_1\[31\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_1\[31\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469342 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_1\[31\] " "Net is fed by \"Reset:comb_45\|data_out_1\[31\]\"" {  } { { "reset.v" "data_out_1\[31\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469342 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_1\[31\]" { Text "C:/altera/Lab4/regfileboard.v" 48 -1 0 } } { "writeID_EX.v" "data_out1\[31\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469342 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_1\[30\] writeID_EX:comb_42\|data_out1\[30\] " "Net \"data_out_1\[30\]\", which fans out to \"writeID_EX:comb_42\|data_out1\[30\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_1\[30\] " "Net is fed by \"regfile32x32:comb_37\|data_out_1\[30\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_1\[30\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469342 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_1\[30\] " "Net is fed by \"Reset:comb_45\|data_out_1\[30\]\"" {  } { { "reset.v" "data_out_1\[30\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469342 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_1\[30\]" { Text "C:/altera/Lab4/regfileboard.v" 48 -1 0 } } { "writeID_EX.v" "data_out1\[30\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469342 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_1\[29\] writeID_EX:comb_42\|data_out1\[29\] " "Net \"data_out_1\[29\]\", which fans out to \"writeID_EX:comb_42\|data_out1\[29\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_1\[29\] " "Net is fed by \"regfile32x32:comb_37\|data_out_1\[29\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_1\[29\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469343 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_1\[29\] " "Net is fed by \"Reset:comb_45\|data_out_1\[29\]\"" {  } { { "reset.v" "data_out_1\[29\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469343 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_1\[29\]" { Text "C:/altera/Lab4/regfileboard.v" 48 -1 0 } } { "writeID_EX.v" "data_out1\[29\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469343 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_1\[28\] writeID_EX:comb_42\|data_out1\[28\] " "Net \"data_out_1\[28\]\", which fans out to \"writeID_EX:comb_42\|data_out1\[28\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_1\[28\] " "Net is fed by \"regfile32x32:comb_37\|data_out_1\[28\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_1\[28\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469343 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_1\[28\] " "Net is fed by \"Reset:comb_45\|data_out_1\[28\]\"" {  } { { "reset.v" "data_out_1\[28\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469343 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_1\[28\]" { Text "C:/altera/Lab4/regfileboard.v" 48 -1 0 } } { "writeID_EX.v" "data_out1\[28\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469343 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_1\[27\] writeID_EX:comb_42\|data_out1\[27\] " "Net \"data_out_1\[27\]\", which fans out to \"writeID_EX:comb_42\|data_out1\[27\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_1\[27\] " "Net is fed by \"regfile32x32:comb_37\|data_out_1\[27\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_1\[27\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469343 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_1\[27\] " "Net is fed by \"Reset:comb_45\|data_out_1\[27\]\"" {  } { { "reset.v" "data_out_1\[27\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469343 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_1\[27\]" { Text "C:/altera/Lab4/regfileboard.v" 48 -1 0 } } { "writeID_EX.v" "data_out1\[27\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469343 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_1\[26\] writeID_EX:comb_42\|data_out1\[26\] " "Net \"data_out_1\[26\]\", which fans out to \"writeID_EX:comb_42\|data_out1\[26\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_1\[26\] " "Net is fed by \"regfile32x32:comb_37\|data_out_1\[26\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_1\[26\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469343 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_1\[26\] " "Net is fed by \"Reset:comb_45\|data_out_1\[26\]\"" {  } { { "reset.v" "data_out_1\[26\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469343 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_1\[26\]" { Text "C:/altera/Lab4/regfileboard.v" 48 -1 0 } } { "writeID_EX.v" "data_out1\[26\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469343 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_1\[25\] writeID_EX:comb_42\|data_out1\[25\] " "Net \"data_out_1\[25\]\", which fans out to \"writeID_EX:comb_42\|data_out1\[25\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_1\[25\] " "Net is fed by \"regfile32x32:comb_37\|data_out_1\[25\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_1\[25\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469343 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_1\[25\] " "Net is fed by \"Reset:comb_45\|data_out_1\[25\]\"" {  } { { "reset.v" "data_out_1\[25\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469343 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_1\[25\]" { Text "C:/altera/Lab4/regfileboard.v" 48 -1 0 } } { "writeID_EX.v" "data_out1\[25\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469343 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_1\[24\] writeID_EX:comb_42\|data_out1\[24\] " "Net \"data_out_1\[24\]\", which fans out to \"writeID_EX:comb_42\|data_out1\[24\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_1\[24\] " "Net is fed by \"regfile32x32:comb_37\|data_out_1\[24\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_1\[24\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469343 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_1\[24\] " "Net is fed by \"Reset:comb_45\|data_out_1\[24\]\"" {  } { { "reset.v" "data_out_1\[24\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469343 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_1\[24\]" { Text "C:/altera/Lab4/regfileboard.v" 48 -1 0 } } { "writeID_EX.v" "data_out1\[24\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469343 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_1\[23\] writeID_EX:comb_42\|data_out1\[23\] " "Net \"data_out_1\[23\]\", which fans out to \"writeID_EX:comb_42\|data_out1\[23\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_1\[23\] " "Net is fed by \"regfile32x32:comb_37\|data_out_1\[23\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_1\[23\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469344 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_1\[23\] " "Net is fed by \"Reset:comb_45\|data_out_1\[23\]\"" {  } { { "reset.v" "data_out_1\[23\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469344 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_1\[23\]" { Text "C:/altera/Lab4/regfileboard.v" 48 -1 0 } } { "writeID_EX.v" "data_out1\[23\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469344 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_1\[22\] writeID_EX:comb_42\|data_out1\[22\] " "Net \"data_out_1\[22\]\", which fans out to \"writeID_EX:comb_42\|data_out1\[22\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_1\[22\] " "Net is fed by \"regfile32x32:comb_37\|data_out_1\[22\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_1\[22\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469344 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_1\[22\] " "Net is fed by \"Reset:comb_45\|data_out_1\[22\]\"" {  } { { "reset.v" "data_out_1\[22\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469344 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_1\[22\]" { Text "C:/altera/Lab4/regfileboard.v" 48 -1 0 } } { "writeID_EX.v" "data_out1\[22\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469344 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_1\[21\] writeID_EX:comb_42\|data_out1\[21\] " "Net \"data_out_1\[21\]\", which fans out to \"writeID_EX:comb_42\|data_out1\[21\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_1\[21\] " "Net is fed by \"regfile32x32:comb_37\|data_out_1\[21\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_1\[21\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469344 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_1\[21\] " "Net is fed by \"Reset:comb_45\|data_out_1\[21\]\"" {  } { { "reset.v" "data_out_1\[21\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469344 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_1\[21\]" { Text "C:/altera/Lab4/regfileboard.v" 48 -1 0 } } { "writeID_EX.v" "data_out1\[21\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469344 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_1\[20\] writeID_EX:comb_42\|data_out1\[20\] " "Net \"data_out_1\[20\]\", which fans out to \"writeID_EX:comb_42\|data_out1\[20\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_1\[20\] " "Net is fed by \"regfile32x32:comb_37\|data_out_1\[20\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_1\[20\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469344 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_1\[20\] " "Net is fed by \"Reset:comb_45\|data_out_1\[20\]\"" {  } { { "reset.v" "data_out_1\[20\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469344 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_1\[20\]" { Text "C:/altera/Lab4/regfileboard.v" 48 -1 0 } } { "writeID_EX.v" "data_out1\[20\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469344 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_1\[19\] writeID_EX:comb_42\|data_out1\[19\] " "Net \"data_out_1\[19\]\", which fans out to \"writeID_EX:comb_42\|data_out1\[19\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_1\[19\] " "Net is fed by \"regfile32x32:comb_37\|data_out_1\[19\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_1\[19\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469344 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_1\[19\] " "Net is fed by \"Reset:comb_45\|data_out_1\[19\]\"" {  } { { "reset.v" "data_out_1\[19\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469344 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_1\[19\]" { Text "C:/altera/Lab4/regfileboard.v" 48 -1 0 } } { "writeID_EX.v" "data_out1\[19\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469344 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_1\[18\] writeID_EX:comb_42\|data_out1\[18\] " "Net \"data_out_1\[18\]\", which fans out to \"writeID_EX:comb_42\|data_out1\[18\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_1\[18\] " "Net is fed by \"regfile32x32:comb_37\|data_out_1\[18\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_1\[18\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469345 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_1\[18\] " "Net is fed by \"Reset:comb_45\|data_out_1\[18\]\"" {  } { { "reset.v" "data_out_1\[18\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469345 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_1\[18\]" { Text "C:/altera/Lab4/regfileboard.v" 48 -1 0 } } { "writeID_EX.v" "data_out1\[18\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469345 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_1\[17\] writeID_EX:comb_42\|data_out1\[17\] " "Net \"data_out_1\[17\]\", which fans out to \"writeID_EX:comb_42\|data_out1\[17\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_1\[17\] " "Net is fed by \"regfile32x32:comb_37\|data_out_1\[17\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_1\[17\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469345 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_1\[17\] " "Net is fed by \"Reset:comb_45\|data_out_1\[17\]\"" {  } { { "reset.v" "data_out_1\[17\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469345 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_1\[17\]" { Text "C:/altera/Lab4/regfileboard.v" 48 -1 0 } } { "writeID_EX.v" "data_out1\[17\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469345 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_1\[16\] writeID_EX:comb_42\|data_out1\[16\] " "Net \"data_out_1\[16\]\", which fans out to \"writeID_EX:comb_42\|data_out1\[16\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_1\[16\] " "Net is fed by \"regfile32x32:comb_37\|data_out_1\[16\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_1\[16\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469345 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_1\[16\] " "Net is fed by \"Reset:comb_45\|data_out_1\[16\]\"" {  } { { "reset.v" "data_out_1\[16\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469345 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_1\[16\]" { Text "C:/altera/Lab4/regfileboard.v" 48 -1 0 } } { "writeID_EX.v" "data_out1\[16\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469345 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_1\[15\] writeID_EX:comb_42\|data_out1\[15\] " "Net \"data_out_1\[15\]\", which fans out to \"writeID_EX:comb_42\|data_out1\[15\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_1\[15\] " "Net is fed by \"regfile32x32:comb_37\|data_out_1\[15\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_1\[15\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469345 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_1\[15\] " "Net is fed by \"Reset:comb_45\|data_out_1\[15\]\"" {  } { { "reset.v" "data_out_1\[15\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469345 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_1\[15\]" { Text "C:/altera/Lab4/regfileboard.v" 48 -1 0 } } { "writeID_EX.v" "data_out1\[15\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469345 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_1\[14\] writeID_EX:comb_42\|data_out1\[14\] " "Net \"data_out_1\[14\]\", which fans out to \"writeID_EX:comb_42\|data_out1\[14\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_1\[14\] " "Net is fed by \"regfile32x32:comb_37\|data_out_1\[14\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_1\[14\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469345 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_1\[14\] " "Net is fed by \"Reset:comb_45\|data_out_1\[14\]\"" {  } { { "reset.v" "data_out_1\[14\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469345 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_1\[14\]" { Text "C:/altera/Lab4/regfileboard.v" 48 -1 0 } } { "writeID_EX.v" "data_out1\[14\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469345 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_1\[13\] writeID_EX:comb_42\|data_out1\[13\] " "Net \"data_out_1\[13\]\", which fans out to \"writeID_EX:comb_42\|data_out1\[13\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_1\[13\] " "Net is fed by \"regfile32x32:comb_37\|data_out_1\[13\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_1\[13\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469346 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_1\[13\] " "Net is fed by \"Reset:comb_45\|data_out_1\[13\]\"" {  } { { "reset.v" "data_out_1\[13\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469346 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_1\[13\]" { Text "C:/altera/Lab4/regfileboard.v" 48 -1 0 } } { "writeID_EX.v" "data_out1\[13\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469346 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_1\[12\] writeID_EX:comb_42\|data_out1\[12\] " "Net \"data_out_1\[12\]\", which fans out to \"writeID_EX:comb_42\|data_out1\[12\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_1\[12\] " "Net is fed by \"regfile32x32:comb_37\|data_out_1\[12\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_1\[12\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469346 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_1\[12\] " "Net is fed by \"Reset:comb_45\|data_out_1\[12\]\"" {  } { { "reset.v" "data_out_1\[12\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469346 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_1\[12\]" { Text "C:/altera/Lab4/regfileboard.v" 48 -1 0 } } { "writeID_EX.v" "data_out1\[12\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469346 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_1\[11\] writeID_EX:comb_42\|data_out1\[11\] " "Net \"data_out_1\[11\]\", which fans out to \"writeID_EX:comb_42\|data_out1\[11\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_1\[11\] " "Net is fed by \"regfile32x32:comb_37\|data_out_1\[11\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_1\[11\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469346 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_1\[11\] " "Net is fed by \"Reset:comb_45\|data_out_1\[11\]\"" {  } { { "reset.v" "data_out_1\[11\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469346 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_1\[11\]" { Text "C:/altera/Lab4/regfileboard.v" 48 -1 0 } } { "writeID_EX.v" "data_out1\[11\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469346 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_1\[10\] writeID_EX:comb_42\|data_out1\[10\] " "Net \"data_out_1\[10\]\", which fans out to \"writeID_EX:comb_42\|data_out1\[10\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_1\[10\] " "Net is fed by \"regfile32x32:comb_37\|data_out_1\[10\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_1\[10\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469346 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_1\[10\] " "Net is fed by \"Reset:comb_45\|data_out_1\[10\]\"" {  } { { "reset.v" "data_out_1\[10\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469346 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_1\[10\]" { Text "C:/altera/Lab4/regfileboard.v" 48 -1 0 } } { "writeID_EX.v" "data_out1\[10\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469346 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_1\[9\] writeID_EX:comb_42\|data_out1\[9\] " "Net \"data_out_1\[9\]\", which fans out to \"writeID_EX:comb_42\|data_out1\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_1\[9\] " "Net is fed by \"regfile32x32:comb_37\|data_out_1\[9\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_1\[9\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469346 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_1\[9\] " "Net is fed by \"Reset:comb_45\|data_out_1\[9\]\"" {  } { { "reset.v" "data_out_1\[9\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469346 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_1\[9\]" { Text "C:/altera/Lab4/regfileboard.v" 48 -1 0 } } { "writeID_EX.v" "data_out1\[9\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469346 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_1\[8\] writeID_EX:comb_42\|data_out1\[8\] " "Net \"data_out_1\[8\]\", which fans out to \"writeID_EX:comb_42\|data_out1\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_1\[8\] " "Net is fed by \"regfile32x32:comb_37\|data_out_1\[8\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_1\[8\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469346 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_1\[8\] " "Net is fed by \"Reset:comb_45\|data_out_1\[8\]\"" {  } { { "reset.v" "data_out_1\[8\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469346 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_1\[8\]" { Text "C:/altera/Lab4/regfileboard.v" 48 -1 0 } } { "writeID_EX.v" "data_out1\[8\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469346 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_1\[7\] writeID_EX:comb_42\|data_out1\[7\] " "Net \"data_out_1\[7\]\", which fans out to \"writeID_EX:comb_42\|data_out1\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_1\[7\] " "Net is fed by \"regfile32x32:comb_37\|data_out_1\[7\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_1\[7\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469347 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_1\[7\] " "Net is fed by \"Reset:comb_45\|data_out_1\[7\]\"" {  } { { "reset.v" "data_out_1\[7\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469347 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_1\[7\]" { Text "C:/altera/Lab4/regfileboard.v" 48 -1 0 } } { "writeID_EX.v" "data_out1\[7\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469347 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_1\[6\] writeID_EX:comb_42\|data_out1\[6\] " "Net \"data_out_1\[6\]\", which fans out to \"writeID_EX:comb_42\|data_out1\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_1\[6\] " "Net is fed by \"regfile32x32:comb_37\|data_out_1\[6\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_1\[6\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469347 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_1\[6\] " "Net is fed by \"Reset:comb_45\|data_out_1\[6\]\"" {  } { { "reset.v" "data_out_1\[6\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469347 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_1\[6\]" { Text "C:/altera/Lab4/regfileboard.v" 48 -1 0 } } { "writeID_EX.v" "data_out1\[6\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469347 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_1\[5\] writeID_EX:comb_42\|data_out1\[5\] " "Net \"data_out_1\[5\]\", which fans out to \"writeID_EX:comb_42\|data_out1\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_1\[5\] " "Net is fed by \"regfile32x32:comb_37\|data_out_1\[5\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_1\[5\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469347 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_1\[5\] " "Net is fed by \"Reset:comb_45\|data_out_1\[5\]\"" {  } { { "reset.v" "data_out_1\[5\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469347 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_1\[5\]" { Text "C:/altera/Lab4/regfileboard.v" 48 -1 0 } } { "writeID_EX.v" "data_out1\[5\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469347 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_1\[4\] writeID_EX:comb_42\|data_out1\[4\] " "Net \"data_out_1\[4\]\", which fans out to \"writeID_EX:comb_42\|data_out1\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_1\[4\] " "Net is fed by \"regfile32x32:comb_37\|data_out_1\[4\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_1\[4\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469347 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_1\[4\] " "Net is fed by \"Reset:comb_45\|data_out_1\[4\]\"" {  } { { "reset.v" "data_out_1\[4\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469347 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_1\[4\]" { Text "C:/altera/Lab4/regfileboard.v" 48 -1 0 } } { "writeID_EX.v" "data_out1\[4\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469347 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_1\[3\] writeID_EX:comb_42\|data_out1\[3\] " "Net \"data_out_1\[3\]\", which fans out to \"writeID_EX:comb_42\|data_out1\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_1\[3\] " "Net is fed by \"regfile32x32:comb_37\|data_out_1\[3\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_1\[3\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469347 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_1\[3\] " "Net is fed by \"Reset:comb_45\|data_out_1\[3\]\"" {  } { { "reset.v" "data_out_1\[3\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469347 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_1\[3\]" { Text "C:/altera/Lab4/regfileboard.v" 48 -1 0 } } { "writeID_EX.v" "data_out1\[3\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469347 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_1\[2\] writeID_EX:comb_42\|data_out1\[2\] " "Net \"data_out_1\[2\]\", which fans out to \"writeID_EX:comb_42\|data_out1\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_1\[2\] " "Net is fed by \"regfile32x32:comb_37\|data_out_1\[2\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_1\[2\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469348 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_1\[2\] " "Net is fed by \"Reset:comb_45\|data_out_1\[2\]\"" {  } { { "reset.v" "data_out_1\[2\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469348 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_1\[2\]" { Text "C:/altera/Lab4/regfileboard.v" 48 -1 0 } } { "writeID_EX.v" "data_out1\[2\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469348 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_1\[1\] writeID_EX:comb_42\|data_out1\[1\] " "Net \"data_out_1\[1\]\", which fans out to \"writeID_EX:comb_42\|data_out1\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_1\[1\] " "Net is fed by \"regfile32x32:comb_37\|data_out_1\[1\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_1\[1\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469348 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_1\[1\] " "Net is fed by \"Reset:comb_45\|data_out_1\[1\]\"" {  } { { "reset.v" "data_out_1\[1\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469348 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_1\[1\]" { Text "C:/altera/Lab4/regfileboard.v" 48 -1 0 } } { "writeID_EX.v" "data_out1\[1\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469348 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_1\[0\] writeID_EX:comb_42\|data_out1\[0\] " "Net \"data_out_1\[0\]\", which fans out to \"writeID_EX:comb_42\|data_out1\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_1\[0\] " "Net is fed by \"regfile32x32:comb_37\|data_out_1\[0\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_1\[0\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469348 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_1\[0\] " "Net is fed by \"Reset:comb_45\|data_out_1\[0\]\"" {  } { { "reset.v" "data_out_1\[0\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469348 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_1\[0\]" { Text "C:/altera/Lab4/regfileboard.v" 48 -1 0 } } { "writeID_EX.v" "data_out1\[0\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469348 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_2\[31\] writeID_EX:comb_42\|data_out2\[31\] " "Net \"data_out_2\[31\]\", which fans out to \"writeID_EX:comb_42\|data_out2\[31\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_2\[31\] " "Net is fed by \"regfile32x32:comb_37\|data_out_2\[31\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_2\[31\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469348 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_2\[31\] " "Net is fed by \"Reset:comb_45\|data_out_2\[31\]\"" {  } { { "reset.v" "data_out_2\[31\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469348 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_2\[31\]" { Text "C:/altera/Lab4/regfileboard.v" 49 -1 0 } } { "writeID_EX.v" "data_out2\[31\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469348 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_2\[30\] writeID_EX:comb_42\|data_out2\[30\] " "Net \"data_out_2\[30\]\", which fans out to \"writeID_EX:comb_42\|data_out2\[30\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_2\[30\] " "Net is fed by \"regfile32x32:comb_37\|data_out_2\[30\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_2\[30\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469348 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_2\[30\] " "Net is fed by \"Reset:comb_45\|data_out_2\[30\]\"" {  } { { "reset.v" "data_out_2\[30\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469348 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_2\[30\]" { Text "C:/altera/Lab4/regfileboard.v" 49 -1 0 } } { "writeID_EX.v" "data_out2\[30\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469348 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_2\[29\] writeID_EX:comb_42\|data_out2\[29\] " "Net \"data_out_2\[29\]\", which fans out to \"writeID_EX:comb_42\|data_out2\[29\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_2\[29\] " "Net is fed by \"regfile32x32:comb_37\|data_out_2\[29\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_2\[29\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469348 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_2\[29\] " "Net is fed by \"Reset:comb_45\|data_out_2\[29\]\"" {  } { { "reset.v" "data_out_2\[29\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469348 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_2\[29\]" { Text "C:/altera/Lab4/regfileboard.v" 49 -1 0 } } { "writeID_EX.v" "data_out2\[29\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469348 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_2\[28\] writeID_EX:comb_42\|data_out2\[28\] " "Net \"data_out_2\[28\]\", which fans out to \"writeID_EX:comb_42\|data_out2\[28\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_2\[28\] " "Net is fed by \"regfile32x32:comb_37\|data_out_2\[28\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_2\[28\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469349 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_2\[28\] " "Net is fed by \"Reset:comb_45\|data_out_2\[28\]\"" {  } { { "reset.v" "data_out_2\[28\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469349 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_2\[28\]" { Text "C:/altera/Lab4/regfileboard.v" 49 -1 0 } } { "writeID_EX.v" "data_out2\[28\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469349 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_2\[27\] writeID_EX:comb_42\|data_out2\[27\] " "Net \"data_out_2\[27\]\", which fans out to \"writeID_EX:comb_42\|data_out2\[27\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_2\[27\] " "Net is fed by \"regfile32x32:comb_37\|data_out_2\[27\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_2\[27\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469349 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_2\[27\] " "Net is fed by \"Reset:comb_45\|data_out_2\[27\]\"" {  } { { "reset.v" "data_out_2\[27\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469349 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_2\[27\]" { Text "C:/altera/Lab4/regfileboard.v" 49 -1 0 } } { "writeID_EX.v" "data_out2\[27\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469349 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_2\[26\] writeID_EX:comb_42\|data_out2\[26\] " "Net \"data_out_2\[26\]\", which fans out to \"writeID_EX:comb_42\|data_out2\[26\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_2\[26\] " "Net is fed by \"regfile32x32:comb_37\|data_out_2\[26\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_2\[26\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469349 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_2\[26\] " "Net is fed by \"Reset:comb_45\|data_out_2\[26\]\"" {  } { { "reset.v" "data_out_2\[26\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469349 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_2\[26\]" { Text "C:/altera/Lab4/regfileboard.v" 49 -1 0 } } { "writeID_EX.v" "data_out2\[26\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469349 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_2\[25\] writeID_EX:comb_42\|data_out2\[25\] " "Net \"data_out_2\[25\]\", which fans out to \"writeID_EX:comb_42\|data_out2\[25\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_2\[25\] " "Net is fed by \"regfile32x32:comb_37\|data_out_2\[25\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_2\[25\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469349 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_2\[25\] " "Net is fed by \"Reset:comb_45\|data_out_2\[25\]\"" {  } { { "reset.v" "data_out_2\[25\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469349 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_2\[25\]" { Text "C:/altera/Lab4/regfileboard.v" 49 -1 0 } } { "writeID_EX.v" "data_out2\[25\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469349 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_2\[24\] writeID_EX:comb_42\|data_out2\[24\] " "Net \"data_out_2\[24\]\", which fans out to \"writeID_EX:comb_42\|data_out2\[24\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_2\[24\] " "Net is fed by \"regfile32x32:comb_37\|data_out_2\[24\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_2\[24\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469349 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_2\[24\] " "Net is fed by \"Reset:comb_45\|data_out_2\[24\]\"" {  } { { "reset.v" "data_out_2\[24\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469349 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_2\[24\]" { Text "C:/altera/Lab4/regfileboard.v" 49 -1 0 } } { "writeID_EX.v" "data_out2\[24\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469349 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_2\[23\] writeID_EX:comb_42\|data_out2\[23\] " "Net \"data_out_2\[23\]\", which fans out to \"writeID_EX:comb_42\|data_out2\[23\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_2\[23\] " "Net is fed by \"regfile32x32:comb_37\|data_out_2\[23\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_2\[23\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469350 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_2\[23\] " "Net is fed by \"Reset:comb_45\|data_out_2\[23\]\"" {  } { { "reset.v" "data_out_2\[23\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469350 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_2\[23\]" { Text "C:/altera/Lab4/regfileboard.v" 49 -1 0 } } { "writeID_EX.v" "data_out2\[23\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469350 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_2\[22\] writeID_EX:comb_42\|data_out2\[22\] " "Net \"data_out_2\[22\]\", which fans out to \"writeID_EX:comb_42\|data_out2\[22\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_2\[22\] " "Net is fed by \"regfile32x32:comb_37\|data_out_2\[22\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_2\[22\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469350 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_2\[22\] " "Net is fed by \"Reset:comb_45\|data_out_2\[22\]\"" {  } { { "reset.v" "data_out_2\[22\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469350 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_2\[22\]" { Text "C:/altera/Lab4/regfileboard.v" 49 -1 0 } } { "writeID_EX.v" "data_out2\[22\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469350 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_2\[21\] writeID_EX:comb_42\|data_out2\[21\] " "Net \"data_out_2\[21\]\", which fans out to \"writeID_EX:comb_42\|data_out2\[21\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_2\[21\] " "Net is fed by \"regfile32x32:comb_37\|data_out_2\[21\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_2\[21\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469350 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_2\[21\] " "Net is fed by \"Reset:comb_45\|data_out_2\[21\]\"" {  } { { "reset.v" "data_out_2\[21\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469350 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_2\[21\]" { Text "C:/altera/Lab4/regfileboard.v" 49 -1 0 } } { "writeID_EX.v" "data_out2\[21\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469350 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_2\[20\] writeID_EX:comb_42\|data_out2\[20\] " "Net \"data_out_2\[20\]\", which fans out to \"writeID_EX:comb_42\|data_out2\[20\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_2\[20\] " "Net is fed by \"regfile32x32:comb_37\|data_out_2\[20\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_2\[20\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469350 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_2\[20\] " "Net is fed by \"Reset:comb_45\|data_out_2\[20\]\"" {  } { { "reset.v" "data_out_2\[20\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469350 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_2\[20\]" { Text "C:/altera/Lab4/regfileboard.v" 49 -1 0 } } { "writeID_EX.v" "data_out2\[20\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469350 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_2\[19\] writeID_EX:comb_42\|data_out2\[19\] " "Net \"data_out_2\[19\]\", which fans out to \"writeID_EX:comb_42\|data_out2\[19\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_2\[19\] " "Net is fed by \"regfile32x32:comb_37\|data_out_2\[19\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_2\[19\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469350 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_2\[19\] " "Net is fed by \"Reset:comb_45\|data_out_2\[19\]\"" {  } { { "reset.v" "data_out_2\[19\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469350 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_2\[19\]" { Text "C:/altera/Lab4/regfileboard.v" 49 -1 0 } } { "writeID_EX.v" "data_out2\[19\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469350 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_2\[18\] writeID_EX:comb_42\|data_out2\[18\] " "Net \"data_out_2\[18\]\", which fans out to \"writeID_EX:comb_42\|data_out2\[18\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_2\[18\] " "Net is fed by \"regfile32x32:comb_37\|data_out_2\[18\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_2\[18\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469350 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_2\[18\] " "Net is fed by \"Reset:comb_45\|data_out_2\[18\]\"" {  } { { "reset.v" "data_out_2\[18\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469350 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_2\[18\]" { Text "C:/altera/Lab4/regfileboard.v" 49 -1 0 } } { "writeID_EX.v" "data_out2\[18\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469350 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_2\[17\] writeID_EX:comb_42\|data_out2\[17\] " "Net \"data_out_2\[17\]\", which fans out to \"writeID_EX:comb_42\|data_out2\[17\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_2\[17\] " "Net is fed by \"regfile32x32:comb_37\|data_out_2\[17\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_2\[17\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469351 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_2\[17\] " "Net is fed by \"Reset:comb_45\|data_out_2\[17\]\"" {  } { { "reset.v" "data_out_2\[17\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469351 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_2\[17\]" { Text "C:/altera/Lab4/regfileboard.v" 49 -1 0 } } { "writeID_EX.v" "data_out2\[17\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469351 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_2\[16\] writeID_EX:comb_42\|data_out2\[16\] " "Net \"data_out_2\[16\]\", which fans out to \"writeID_EX:comb_42\|data_out2\[16\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_2\[16\] " "Net is fed by \"regfile32x32:comb_37\|data_out_2\[16\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_2\[16\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469351 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_2\[16\] " "Net is fed by \"Reset:comb_45\|data_out_2\[16\]\"" {  } { { "reset.v" "data_out_2\[16\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469351 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_2\[16\]" { Text "C:/altera/Lab4/regfileboard.v" 49 -1 0 } } { "writeID_EX.v" "data_out2\[16\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469351 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_2\[15\] writeID_EX:comb_42\|data_out2\[15\] " "Net \"data_out_2\[15\]\", which fans out to \"writeID_EX:comb_42\|data_out2\[15\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_2\[15\] " "Net is fed by \"regfile32x32:comb_37\|data_out_2\[15\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_2\[15\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469351 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_2\[15\] " "Net is fed by \"Reset:comb_45\|data_out_2\[15\]\"" {  } { { "reset.v" "data_out_2\[15\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469351 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_2\[15\]" { Text "C:/altera/Lab4/regfileboard.v" 49 -1 0 } } { "writeID_EX.v" "data_out2\[15\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469351 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_2\[14\] writeID_EX:comb_42\|data_out2\[14\] " "Net \"data_out_2\[14\]\", which fans out to \"writeID_EX:comb_42\|data_out2\[14\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_2\[14\] " "Net is fed by \"regfile32x32:comb_37\|data_out_2\[14\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_2\[14\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469351 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_2\[14\] " "Net is fed by \"Reset:comb_45\|data_out_2\[14\]\"" {  } { { "reset.v" "data_out_2\[14\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469351 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_2\[14\]" { Text "C:/altera/Lab4/regfileboard.v" 49 -1 0 } } { "writeID_EX.v" "data_out2\[14\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469351 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_2\[13\] writeID_EX:comb_42\|data_out2\[13\] " "Net \"data_out_2\[13\]\", which fans out to \"writeID_EX:comb_42\|data_out2\[13\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_2\[13\] " "Net is fed by \"regfile32x32:comb_37\|data_out_2\[13\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_2\[13\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469351 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_2\[13\] " "Net is fed by \"Reset:comb_45\|data_out_2\[13\]\"" {  } { { "reset.v" "data_out_2\[13\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469351 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_2\[13\]" { Text "C:/altera/Lab4/regfileboard.v" 49 -1 0 } } { "writeID_EX.v" "data_out2\[13\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469351 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_2\[12\] writeID_EX:comb_42\|data_out2\[12\] " "Net \"data_out_2\[12\]\", which fans out to \"writeID_EX:comb_42\|data_out2\[12\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_2\[12\] " "Net is fed by \"regfile32x32:comb_37\|data_out_2\[12\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_2\[12\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469352 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_2\[12\] " "Net is fed by \"Reset:comb_45\|data_out_2\[12\]\"" {  } { { "reset.v" "data_out_2\[12\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469352 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_2\[12\]" { Text "C:/altera/Lab4/regfileboard.v" 49 -1 0 } } { "writeID_EX.v" "data_out2\[12\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469352 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_2\[11\] writeID_EX:comb_42\|data_out2\[11\] " "Net \"data_out_2\[11\]\", which fans out to \"writeID_EX:comb_42\|data_out2\[11\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_2\[11\] " "Net is fed by \"regfile32x32:comb_37\|data_out_2\[11\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_2\[11\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469352 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_2\[11\] " "Net is fed by \"Reset:comb_45\|data_out_2\[11\]\"" {  } { { "reset.v" "data_out_2\[11\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469352 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_2\[11\]" { Text "C:/altera/Lab4/regfileboard.v" 49 -1 0 } } { "writeID_EX.v" "data_out2\[11\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469352 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_2\[10\] writeID_EX:comb_42\|data_out2\[10\] " "Net \"data_out_2\[10\]\", which fans out to \"writeID_EX:comb_42\|data_out2\[10\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_2\[10\] " "Net is fed by \"regfile32x32:comb_37\|data_out_2\[10\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_2\[10\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469352 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_2\[10\] " "Net is fed by \"Reset:comb_45\|data_out_2\[10\]\"" {  } { { "reset.v" "data_out_2\[10\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469352 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_2\[10\]" { Text "C:/altera/Lab4/regfileboard.v" 49 -1 0 } } { "writeID_EX.v" "data_out2\[10\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469352 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_2\[9\] writeID_EX:comb_42\|data_out2\[9\] " "Net \"data_out_2\[9\]\", which fans out to \"writeID_EX:comb_42\|data_out2\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_2\[9\] " "Net is fed by \"regfile32x32:comb_37\|data_out_2\[9\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_2\[9\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469352 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_2\[9\] " "Net is fed by \"Reset:comb_45\|data_out_2\[9\]\"" {  } { { "reset.v" "data_out_2\[9\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469352 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_2\[9\]" { Text "C:/altera/Lab4/regfileboard.v" 49 -1 0 } } { "writeID_EX.v" "data_out2\[9\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469352 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_2\[8\] writeID_EX:comb_42\|data_out2\[8\] " "Net \"data_out_2\[8\]\", which fans out to \"writeID_EX:comb_42\|data_out2\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_2\[8\] " "Net is fed by \"regfile32x32:comb_37\|data_out_2\[8\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_2\[8\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469352 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_2\[8\] " "Net is fed by \"Reset:comb_45\|data_out_2\[8\]\"" {  } { { "reset.v" "data_out_2\[8\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469352 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_2\[8\]" { Text "C:/altera/Lab4/regfileboard.v" 49 -1 0 } } { "writeID_EX.v" "data_out2\[8\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469352 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_2\[7\] writeID_EX:comb_42\|data_out2\[7\] " "Net \"data_out_2\[7\]\", which fans out to \"writeID_EX:comb_42\|data_out2\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_2\[7\] " "Net is fed by \"regfile32x32:comb_37\|data_out_2\[7\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_2\[7\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469353 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_2\[7\] " "Net is fed by \"Reset:comb_45\|data_out_2\[7\]\"" {  } { { "reset.v" "data_out_2\[7\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469353 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_2\[7\]" { Text "C:/altera/Lab4/regfileboard.v" 49 -1 0 } } { "writeID_EX.v" "data_out2\[7\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469353 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_2\[6\] writeID_EX:comb_42\|data_out2\[6\] " "Net \"data_out_2\[6\]\", which fans out to \"writeID_EX:comb_42\|data_out2\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_2\[6\] " "Net is fed by \"regfile32x32:comb_37\|data_out_2\[6\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_2\[6\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469353 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_2\[6\] " "Net is fed by \"Reset:comb_45\|data_out_2\[6\]\"" {  } { { "reset.v" "data_out_2\[6\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469353 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_2\[6\]" { Text "C:/altera/Lab4/regfileboard.v" 49 -1 0 } } { "writeID_EX.v" "data_out2\[6\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469353 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_2\[5\] writeID_EX:comb_42\|data_out2\[5\] " "Net \"data_out_2\[5\]\", which fans out to \"writeID_EX:comb_42\|data_out2\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_2\[5\] " "Net is fed by \"regfile32x32:comb_37\|data_out_2\[5\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_2\[5\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469353 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_2\[5\] " "Net is fed by \"Reset:comb_45\|data_out_2\[5\]\"" {  } { { "reset.v" "data_out_2\[5\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469353 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_2\[5\]" { Text "C:/altera/Lab4/regfileboard.v" 49 -1 0 } } { "writeID_EX.v" "data_out2\[5\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469353 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_2\[4\] writeID_EX:comb_42\|data_out2\[4\] " "Net \"data_out_2\[4\]\", which fans out to \"writeID_EX:comb_42\|data_out2\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_2\[4\] " "Net is fed by \"regfile32x32:comb_37\|data_out_2\[4\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_2\[4\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469353 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_2\[4\] " "Net is fed by \"Reset:comb_45\|data_out_2\[4\]\"" {  } { { "reset.v" "data_out_2\[4\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469353 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_2\[4\]" { Text "C:/altera/Lab4/regfileboard.v" 49 -1 0 } } { "writeID_EX.v" "data_out2\[4\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469353 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_2\[3\] writeID_EX:comb_42\|data_out2\[3\] " "Net \"data_out_2\[3\]\", which fans out to \"writeID_EX:comb_42\|data_out2\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_2\[3\] " "Net is fed by \"regfile32x32:comb_37\|data_out_2\[3\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_2\[3\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469353 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_2\[3\] " "Net is fed by \"Reset:comb_45\|data_out_2\[3\]\"" {  } { { "reset.v" "data_out_2\[3\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469353 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_2\[3\]" { Text "C:/altera/Lab4/regfileboard.v" 49 -1 0 } } { "writeID_EX.v" "data_out2\[3\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469353 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_2\[2\] writeID_EX:comb_42\|data_out2\[2\] " "Net \"data_out_2\[2\]\", which fans out to \"writeID_EX:comb_42\|data_out2\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_2\[2\] " "Net is fed by \"regfile32x32:comb_37\|data_out_2\[2\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_2\[2\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469353 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_2\[2\] " "Net is fed by \"Reset:comb_45\|data_out_2\[2\]\"" {  } { { "reset.v" "data_out_2\[2\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469353 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_2\[2\]" { Text "C:/altera/Lab4/regfileboard.v" 49 -1 0 } } { "writeID_EX.v" "data_out2\[2\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469353 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_2\[1\] writeID_EX:comb_42\|data_out2\[1\] " "Net \"data_out_2\[1\]\", which fans out to \"writeID_EX:comb_42\|data_out2\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_2\[1\] " "Net is fed by \"regfile32x32:comb_37\|data_out_2\[1\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_2\[1\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469354 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_2\[1\] " "Net is fed by \"Reset:comb_45\|data_out_2\[1\]\"" {  } { { "reset.v" "data_out_2\[1\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469354 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_2\[1\]" { Text "C:/altera/Lab4/regfileboard.v" 49 -1 0 } } { "writeID_EX.v" "data_out2\[1\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469354 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_out_2\[0\] writeID_EX:comb_42\|data_out2\[0\] " "Net \"data_out_2\[0\]\", which fans out to \"writeID_EX:comb_42\|data_out2\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "regfile32x32:comb_37\|data_out_2\[0\] " "Net is fed by \"regfile32x32:comb_37\|data_out_2\[0\]\"" {  } { { "../../../../../../altera/Lab4/regfile.v" "data_out_2\[0\]" { Text "C:/altera/Lab4/regfile.v" 49 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469354 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_out_2\[0\] " "Net is fed by \"Reset:comb_45\|data_out_2\[0\]\"" {  } { { "reset.v" "data_out_2\[0\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469354 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_out_2\[0\]" { Text "C:/altera/Lab4/regfileboard.v" 49 -1 0 } } { "writeID_EX.v" "data_out2\[0\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469354 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_1\[31\] ALU:comb_41\|d1\[31\] " "Net \"ALU_1\[31\]\", which fans out to \"ALU:comb_41\|d1\[31\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_1\[31\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_1\[31\]\"" {  } { { "writeID_EX.v" "exec_data_1\[31\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469354 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_1\[31\] " "Net is fed by \"Reset:comb_45\|ALU_1\[31\]\"" {  } { { "reset.v" "ALU_1\[31\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469354 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_1\[31\]" { Text "C:/altera/Lab4/regfileboard.v" 51 -1 0 } } { "ALU.v" "d1\[31\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469354 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_1\[30\] ALU:comb_41\|d1\[30\] " "Net \"ALU_1\[30\]\", which fans out to \"ALU:comb_41\|d1\[30\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_1\[30\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_1\[30\]\"" {  } { { "writeID_EX.v" "exec_data_1\[30\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469354 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_1\[30\] " "Net is fed by \"Reset:comb_45\|ALU_1\[30\]\"" {  } { { "reset.v" "ALU_1\[30\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469354 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_1\[30\]" { Text "C:/altera/Lab4/regfileboard.v" 51 -1 0 } } { "ALU.v" "d1\[30\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469354 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_1\[29\] ALU:comb_41\|d1\[29\] " "Net \"ALU_1\[29\]\", which fans out to \"ALU:comb_41\|d1\[29\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_1\[29\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_1\[29\]\"" {  } { { "writeID_EX.v" "exec_data_1\[29\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469354 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_1\[29\] " "Net is fed by \"Reset:comb_45\|ALU_1\[29\]\"" {  } { { "reset.v" "ALU_1\[29\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469354 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_1\[29\]" { Text "C:/altera/Lab4/regfileboard.v" 51 -1 0 } } { "ALU.v" "d1\[29\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469354 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_1\[28\] ALU:comb_41\|d1\[28\] " "Net \"ALU_1\[28\]\", which fans out to \"ALU:comb_41\|d1\[28\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_1\[28\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_1\[28\]\"" {  } { { "writeID_EX.v" "exec_data_1\[28\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469355 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_1\[28\] " "Net is fed by \"Reset:comb_45\|ALU_1\[28\]\"" {  } { { "reset.v" "ALU_1\[28\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469355 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_1\[28\]" { Text "C:/altera/Lab4/regfileboard.v" 51 -1 0 } } { "ALU.v" "d1\[28\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469354 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_1\[27\] ALU:comb_41\|d1\[27\] " "Net \"ALU_1\[27\]\", which fans out to \"ALU:comb_41\|d1\[27\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_1\[27\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_1\[27\]\"" {  } { { "writeID_EX.v" "exec_data_1\[27\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469355 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_1\[27\] " "Net is fed by \"Reset:comb_45\|ALU_1\[27\]\"" {  } { { "reset.v" "ALU_1\[27\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469355 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_1\[27\]" { Text "C:/altera/Lab4/regfileboard.v" 51 -1 0 } } { "ALU.v" "d1\[27\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469355 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_1\[26\] ALU:comb_41\|d1\[26\] " "Net \"ALU_1\[26\]\", which fans out to \"ALU:comb_41\|d1\[26\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_1\[26\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_1\[26\]\"" {  } { { "writeID_EX.v" "exec_data_1\[26\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469355 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_1\[26\] " "Net is fed by \"Reset:comb_45\|ALU_1\[26\]\"" {  } { { "reset.v" "ALU_1\[26\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469355 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_1\[26\]" { Text "C:/altera/Lab4/regfileboard.v" 51 -1 0 } } { "ALU.v" "d1\[26\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469355 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_1\[25\] ALU:comb_41\|d1\[25\] " "Net \"ALU_1\[25\]\", which fans out to \"ALU:comb_41\|d1\[25\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_1\[25\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_1\[25\]\"" {  } { { "writeID_EX.v" "exec_data_1\[25\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469355 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_1\[25\] " "Net is fed by \"Reset:comb_45\|ALU_1\[25\]\"" {  } { { "reset.v" "ALU_1\[25\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469355 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_1\[25\]" { Text "C:/altera/Lab4/regfileboard.v" 51 -1 0 } } { "ALU.v" "d1\[25\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469355 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_1\[24\] ALU:comb_41\|d1\[24\] " "Net \"ALU_1\[24\]\", which fans out to \"ALU:comb_41\|d1\[24\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_1\[24\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_1\[24\]\"" {  } { { "writeID_EX.v" "exec_data_1\[24\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469355 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_1\[24\] " "Net is fed by \"Reset:comb_45\|ALU_1\[24\]\"" {  } { { "reset.v" "ALU_1\[24\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469355 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_1\[24\]" { Text "C:/altera/Lab4/regfileboard.v" 51 -1 0 } } { "ALU.v" "d1\[24\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469355 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_1\[23\] ALU:comb_41\|d1\[23\] " "Net \"ALU_1\[23\]\", which fans out to \"ALU:comb_41\|d1\[23\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_1\[23\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_1\[23\]\"" {  } { { "writeID_EX.v" "exec_data_1\[23\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469355 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_1\[23\] " "Net is fed by \"Reset:comb_45\|ALU_1\[23\]\"" {  } { { "reset.v" "ALU_1\[23\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469355 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_1\[23\]" { Text "C:/altera/Lab4/regfileboard.v" 51 -1 0 } } { "ALU.v" "d1\[23\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469355 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_1\[22\] ALU:comb_41\|d1\[22\] " "Net \"ALU_1\[22\]\", which fans out to \"ALU:comb_41\|d1\[22\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_1\[22\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_1\[22\]\"" {  } { { "writeID_EX.v" "exec_data_1\[22\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469356 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_1\[22\] " "Net is fed by \"Reset:comb_45\|ALU_1\[22\]\"" {  } { { "reset.v" "ALU_1\[22\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469356 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_1\[22\]" { Text "C:/altera/Lab4/regfileboard.v" 51 -1 0 } } { "ALU.v" "d1\[22\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469356 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_1\[21\] ALU:comb_41\|d1\[21\] " "Net \"ALU_1\[21\]\", which fans out to \"ALU:comb_41\|d1\[21\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_1\[21\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_1\[21\]\"" {  } { { "writeID_EX.v" "exec_data_1\[21\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469356 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_1\[21\] " "Net is fed by \"Reset:comb_45\|ALU_1\[21\]\"" {  } { { "reset.v" "ALU_1\[21\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469356 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_1\[21\]" { Text "C:/altera/Lab4/regfileboard.v" 51 -1 0 } } { "ALU.v" "d1\[21\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469356 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_1\[20\] ALU:comb_41\|d1\[20\] " "Net \"ALU_1\[20\]\", which fans out to \"ALU:comb_41\|d1\[20\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_1\[20\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_1\[20\]\"" {  } { { "writeID_EX.v" "exec_data_1\[20\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469356 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_1\[20\] " "Net is fed by \"Reset:comb_45\|ALU_1\[20\]\"" {  } { { "reset.v" "ALU_1\[20\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469356 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_1\[20\]" { Text "C:/altera/Lab4/regfileboard.v" 51 -1 0 } } { "ALU.v" "d1\[20\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469356 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_1\[19\] ALU:comb_41\|d1\[19\] " "Net \"ALU_1\[19\]\", which fans out to \"ALU:comb_41\|d1\[19\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_1\[19\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_1\[19\]\"" {  } { { "writeID_EX.v" "exec_data_1\[19\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469356 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_1\[19\] " "Net is fed by \"Reset:comb_45\|ALU_1\[19\]\"" {  } { { "reset.v" "ALU_1\[19\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469356 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_1\[19\]" { Text "C:/altera/Lab4/regfileboard.v" 51 -1 0 } } { "ALU.v" "d1\[19\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469356 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_1\[18\] ALU:comb_41\|d1\[18\] " "Net \"ALU_1\[18\]\", which fans out to \"ALU:comb_41\|d1\[18\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_1\[18\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_1\[18\]\"" {  } { { "writeID_EX.v" "exec_data_1\[18\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469356 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_1\[18\] " "Net is fed by \"Reset:comb_45\|ALU_1\[18\]\"" {  } { { "reset.v" "ALU_1\[18\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469356 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_1\[18\]" { Text "C:/altera/Lab4/regfileboard.v" 51 -1 0 } } { "ALU.v" "d1\[18\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469356 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_1\[17\] ALU:comb_41\|d1\[17\] " "Net \"ALU_1\[17\]\", which fans out to \"ALU:comb_41\|d1\[17\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_1\[17\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_1\[17\]\"" {  } { { "writeID_EX.v" "exec_data_1\[17\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469356 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_1\[17\] " "Net is fed by \"Reset:comb_45\|ALU_1\[17\]\"" {  } { { "reset.v" "ALU_1\[17\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469356 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_1\[17\]" { Text "C:/altera/Lab4/regfileboard.v" 51 -1 0 } } { "ALU.v" "d1\[17\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469356 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_1\[16\] ALU:comb_41\|d1\[16\] " "Net \"ALU_1\[16\]\", which fans out to \"ALU:comb_41\|d1\[16\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_1\[16\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_1\[16\]\"" {  } { { "writeID_EX.v" "exec_data_1\[16\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469357 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_1\[16\] " "Net is fed by \"Reset:comb_45\|ALU_1\[16\]\"" {  } { { "reset.v" "ALU_1\[16\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469357 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_1\[16\]" { Text "C:/altera/Lab4/regfileboard.v" 51 -1 0 } } { "ALU.v" "d1\[16\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469357 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_1\[15\] ALU:comb_41\|d1\[15\] " "Net \"ALU_1\[15\]\", which fans out to \"ALU:comb_41\|d1\[15\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_1\[15\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_1\[15\]\"" {  } { { "writeID_EX.v" "exec_data_1\[15\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469357 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_1\[15\] " "Net is fed by \"Reset:comb_45\|ALU_1\[15\]\"" {  } { { "reset.v" "ALU_1\[15\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469357 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_1\[15\]" { Text "C:/altera/Lab4/regfileboard.v" 51 -1 0 } } { "ALU.v" "d1\[15\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469357 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_1\[14\] ALU:comb_41\|d1\[14\] " "Net \"ALU_1\[14\]\", which fans out to \"ALU:comb_41\|d1\[14\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_1\[14\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_1\[14\]\"" {  } { { "writeID_EX.v" "exec_data_1\[14\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469357 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_1\[14\] " "Net is fed by \"Reset:comb_45\|ALU_1\[14\]\"" {  } { { "reset.v" "ALU_1\[14\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469357 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_1\[14\]" { Text "C:/altera/Lab4/regfileboard.v" 51 -1 0 } } { "ALU.v" "d1\[14\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469357 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_1\[13\] ALU:comb_41\|d1\[13\] " "Net \"ALU_1\[13\]\", which fans out to \"ALU:comb_41\|d1\[13\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_1\[13\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_1\[13\]\"" {  } { { "writeID_EX.v" "exec_data_1\[13\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469357 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_1\[13\] " "Net is fed by \"Reset:comb_45\|ALU_1\[13\]\"" {  } { { "reset.v" "ALU_1\[13\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469357 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_1\[13\]" { Text "C:/altera/Lab4/regfileboard.v" 51 -1 0 } } { "ALU.v" "d1\[13\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469357 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_1\[12\] ALU:comb_41\|d1\[12\] " "Net \"ALU_1\[12\]\", which fans out to \"ALU:comb_41\|d1\[12\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_1\[12\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_1\[12\]\"" {  } { { "writeID_EX.v" "exec_data_1\[12\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469357 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_1\[12\] " "Net is fed by \"Reset:comb_45\|ALU_1\[12\]\"" {  } { { "reset.v" "ALU_1\[12\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469357 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_1\[12\]" { Text "C:/altera/Lab4/regfileboard.v" 51 -1 0 } } { "ALU.v" "d1\[12\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469357 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_1\[11\] ALU:comb_41\|d1\[11\] " "Net \"ALU_1\[11\]\", which fans out to \"ALU:comb_41\|d1\[11\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_1\[11\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_1\[11\]\"" {  } { { "writeID_EX.v" "exec_data_1\[11\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469357 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_1\[11\] " "Net is fed by \"Reset:comb_45\|ALU_1\[11\]\"" {  } { { "reset.v" "ALU_1\[11\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469357 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_1\[11\]" { Text "C:/altera/Lab4/regfileboard.v" 51 -1 0 } } { "ALU.v" "d1\[11\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469357 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_1\[10\] ALU:comb_41\|d1\[10\] " "Net \"ALU_1\[10\]\", which fans out to \"ALU:comb_41\|d1\[10\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_1\[10\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_1\[10\]\"" {  } { { "writeID_EX.v" "exec_data_1\[10\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469358 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_1\[10\] " "Net is fed by \"Reset:comb_45\|ALU_1\[10\]\"" {  } { { "reset.v" "ALU_1\[10\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469358 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_1\[10\]" { Text "C:/altera/Lab4/regfileboard.v" 51 -1 0 } } { "ALU.v" "d1\[10\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469358 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_1\[9\] ALU:comb_41\|d1\[9\] " "Net \"ALU_1\[9\]\", which fans out to \"ALU:comb_41\|d1\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_1\[9\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_1\[9\]\"" {  } { { "writeID_EX.v" "exec_data_1\[9\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469358 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_1\[9\] " "Net is fed by \"Reset:comb_45\|ALU_1\[9\]\"" {  } { { "reset.v" "ALU_1\[9\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469358 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_1\[9\]" { Text "C:/altera/Lab4/regfileboard.v" 51 -1 0 } } { "ALU.v" "d1\[9\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469358 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_1\[8\] ALU:comb_41\|d1\[8\] " "Net \"ALU_1\[8\]\", which fans out to \"ALU:comb_41\|d1\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_1\[8\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_1\[8\]\"" {  } { { "writeID_EX.v" "exec_data_1\[8\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469358 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_1\[8\] " "Net is fed by \"Reset:comb_45\|ALU_1\[8\]\"" {  } { { "reset.v" "ALU_1\[8\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469358 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_1\[8\]" { Text "C:/altera/Lab4/regfileboard.v" 51 -1 0 } } { "ALU.v" "d1\[8\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469358 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_1\[7\] ALU:comb_41\|d1\[7\] " "Net \"ALU_1\[7\]\", which fans out to \"ALU:comb_41\|d1\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_1\[7\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_1\[7\]\"" {  } { { "writeID_EX.v" "exec_data_1\[7\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469358 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_1\[7\] " "Net is fed by \"Reset:comb_45\|ALU_1\[7\]\"" {  } { { "reset.v" "ALU_1\[7\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469358 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_1\[7\]" { Text "C:/altera/Lab4/regfileboard.v" 51 -1 0 } } { "ALU.v" "d1\[7\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469358 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_1\[6\] ALU:comb_41\|d1\[6\] " "Net \"ALU_1\[6\]\", which fans out to \"ALU:comb_41\|d1\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_1\[6\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_1\[6\]\"" {  } { { "writeID_EX.v" "exec_data_1\[6\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469358 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_1\[6\] " "Net is fed by \"Reset:comb_45\|ALU_1\[6\]\"" {  } { { "reset.v" "ALU_1\[6\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469358 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_1\[6\]" { Text "C:/altera/Lab4/regfileboard.v" 51 -1 0 } } { "ALU.v" "d1\[6\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469358 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_1\[5\] ALU:comb_41\|d1\[5\] " "Net \"ALU_1\[5\]\", which fans out to \"ALU:comb_41\|d1\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_1\[5\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_1\[5\]\"" {  } { { "writeID_EX.v" "exec_data_1\[5\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469359 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_1\[5\] " "Net is fed by \"Reset:comb_45\|ALU_1\[5\]\"" {  } { { "reset.v" "ALU_1\[5\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469359 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_1\[5\]" { Text "C:/altera/Lab4/regfileboard.v" 51 -1 0 } } { "ALU.v" "d1\[5\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469359 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_1\[4\] ALU:comb_41\|d1\[4\] " "Net \"ALU_1\[4\]\", which fans out to \"ALU:comb_41\|d1\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_1\[4\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_1\[4\]\"" {  } { { "writeID_EX.v" "exec_data_1\[4\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469359 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_1\[4\] " "Net is fed by \"Reset:comb_45\|ALU_1\[4\]\"" {  } { { "reset.v" "ALU_1\[4\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469359 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_1\[4\]" { Text "C:/altera/Lab4/regfileboard.v" 51 -1 0 } } { "ALU.v" "d1\[4\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469359 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_1\[3\] ALU:comb_41\|d1\[3\] " "Net \"ALU_1\[3\]\", which fans out to \"ALU:comb_41\|d1\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_1\[3\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_1\[3\]\"" {  } { { "writeID_EX.v" "exec_data_1\[3\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469359 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_1\[3\] " "Net is fed by \"Reset:comb_45\|ALU_1\[3\]\"" {  } { { "reset.v" "ALU_1\[3\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469359 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_1\[3\]" { Text "C:/altera/Lab4/regfileboard.v" 51 -1 0 } } { "ALU.v" "d1\[3\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469359 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_1\[2\] ALU:comb_41\|d1\[2\] " "Net \"ALU_1\[2\]\", which fans out to \"ALU:comb_41\|d1\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_1\[2\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_1\[2\]\"" {  } { { "writeID_EX.v" "exec_data_1\[2\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469359 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_1\[2\] " "Net is fed by \"Reset:comb_45\|ALU_1\[2\]\"" {  } { { "reset.v" "ALU_1\[2\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469359 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_1\[2\]" { Text "C:/altera/Lab4/regfileboard.v" 51 -1 0 } } { "ALU.v" "d1\[2\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469359 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_1\[1\] ALU:comb_41\|d1\[1\] " "Net \"ALU_1\[1\]\", which fans out to \"ALU:comb_41\|d1\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_1\[1\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_1\[1\]\"" {  } { { "writeID_EX.v" "exec_data_1\[1\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469359 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_1\[1\] " "Net is fed by \"Reset:comb_45\|ALU_1\[1\]\"" {  } { { "reset.v" "ALU_1\[1\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469359 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_1\[1\]" { Text "C:/altera/Lab4/regfileboard.v" 51 -1 0 } } { "ALU.v" "d1\[1\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469359 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_1\[0\] ALU:comb_41\|d1\[0\] " "Net \"ALU_1\[0\]\", which fans out to \"ALU:comb_41\|d1\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_1\[0\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_1\[0\]\"" {  } { { "writeID_EX.v" "exec_data_1\[0\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469359 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_1\[0\] " "Net is fed by \"Reset:comb_45\|ALU_1\[0\]\"" {  } { { "reset.v" "ALU_1\[0\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469359 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_1\[0\]" { Text "C:/altera/Lab4/regfileboard.v" 51 -1 0 } } { "ALU.v" "d1\[0\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469359 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_2\[31\] ALU:comb_41\|d2\[31\] " "Net \"ALU_2\[31\]\", which fans out to \"ALU:comb_41\|d2\[31\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_2\[31\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_2\[31\]\"" {  } { { "writeID_EX.v" "exec_data_2\[31\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469360 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_2\[31\] " "Net is fed by \"Reset:comb_45\|ALU_2\[31\]\"" {  } { { "reset.v" "ALU_2\[31\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469360 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_2\[31\]" { Text "C:/altera/Lab4/regfileboard.v" 52 -1 0 } } { "ALU.v" "d2\[31\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469360 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_2\[30\] ALU:comb_41\|d2\[30\] " "Net \"ALU_2\[30\]\", which fans out to \"ALU:comb_41\|d2\[30\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_2\[30\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_2\[30\]\"" {  } { { "writeID_EX.v" "exec_data_2\[30\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469360 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_2\[30\] " "Net is fed by \"Reset:comb_45\|ALU_2\[30\]\"" {  } { { "reset.v" "ALU_2\[30\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469360 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_2\[30\]" { Text "C:/altera/Lab4/regfileboard.v" 52 -1 0 } } { "ALU.v" "d2\[30\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469360 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_2\[29\] ALU:comb_41\|d2\[29\] " "Net \"ALU_2\[29\]\", which fans out to \"ALU:comb_41\|d2\[29\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_2\[29\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_2\[29\]\"" {  } { { "writeID_EX.v" "exec_data_2\[29\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469360 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_2\[29\] " "Net is fed by \"Reset:comb_45\|ALU_2\[29\]\"" {  } { { "reset.v" "ALU_2\[29\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469360 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_2\[29\]" { Text "C:/altera/Lab4/regfileboard.v" 52 -1 0 } } { "ALU.v" "d2\[29\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469360 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_2\[28\] ALU:comb_41\|d2\[28\] " "Net \"ALU_2\[28\]\", which fans out to \"ALU:comb_41\|d2\[28\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_2\[28\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_2\[28\]\"" {  } { { "writeID_EX.v" "exec_data_2\[28\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469360 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_2\[28\] " "Net is fed by \"Reset:comb_45\|ALU_2\[28\]\"" {  } { { "reset.v" "ALU_2\[28\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469360 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_2\[28\]" { Text "C:/altera/Lab4/regfileboard.v" 52 -1 0 } } { "ALU.v" "d2\[28\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469360 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_2\[27\] ALU:comb_41\|d2\[27\] " "Net \"ALU_2\[27\]\", which fans out to \"ALU:comb_41\|d2\[27\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_2\[27\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_2\[27\]\"" {  } { { "writeID_EX.v" "exec_data_2\[27\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469360 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_2\[27\] " "Net is fed by \"Reset:comb_45\|ALU_2\[27\]\"" {  } { { "reset.v" "ALU_2\[27\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469360 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_2\[27\]" { Text "C:/altera/Lab4/regfileboard.v" 52 -1 0 } } { "ALU.v" "d2\[27\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469360 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_2\[26\] ALU:comb_41\|d2\[26\] " "Net \"ALU_2\[26\]\", which fans out to \"ALU:comb_41\|d2\[26\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_2\[26\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_2\[26\]\"" {  } { { "writeID_EX.v" "exec_data_2\[26\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469360 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_2\[26\] " "Net is fed by \"Reset:comb_45\|ALU_2\[26\]\"" {  } { { "reset.v" "ALU_2\[26\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469360 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_2\[26\]" { Text "C:/altera/Lab4/regfileboard.v" 52 -1 0 } } { "ALU.v" "d2\[26\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469360 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_2\[25\] ALU:comb_41\|d2\[25\] " "Net \"ALU_2\[25\]\", which fans out to \"ALU:comb_41\|d2\[25\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_2\[25\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_2\[25\]\"" {  } { { "writeID_EX.v" "exec_data_2\[25\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469361 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_2\[25\] " "Net is fed by \"Reset:comb_45\|ALU_2\[25\]\"" {  } { { "reset.v" "ALU_2\[25\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469361 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_2\[25\]" { Text "C:/altera/Lab4/regfileboard.v" 52 -1 0 } } { "ALU.v" "d2\[25\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469361 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_2\[24\] ALU:comb_41\|d2\[24\] " "Net \"ALU_2\[24\]\", which fans out to \"ALU:comb_41\|d2\[24\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_2\[24\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_2\[24\]\"" {  } { { "writeID_EX.v" "exec_data_2\[24\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469361 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_2\[24\] " "Net is fed by \"Reset:comb_45\|ALU_2\[24\]\"" {  } { { "reset.v" "ALU_2\[24\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469361 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_2\[24\]" { Text "C:/altera/Lab4/regfileboard.v" 52 -1 0 } } { "ALU.v" "d2\[24\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469361 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_2\[23\] ALU:comb_41\|d2\[23\] " "Net \"ALU_2\[23\]\", which fans out to \"ALU:comb_41\|d2\[23\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_2\[23\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_2\[23\]\"" {  } { { "writeID_EX.v" "exec_data_2\[23\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469361 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_2\[23\] " "Net is fed by \"Reset:comb_45\|ALU_2\[23\]\"" {  } { { "reset.v" "ALU_2\[23\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469361 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_2\[23\]" { Text "C:/altera/Lab4/regfileboard.v" 52 -1 0 } } { "ALU.v" "d2\[23\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469361 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_2\[22\] ALU:comb_41\|d2\[22\] " "Net \"ALU_2\[22\]\", which fans out to \"ALU:comb_41\|d2\[22\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_2\[22\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_2\[22\]\"" {  } { { "writeID_EX.v" "exec_data_2\[22\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469361 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_2\[22\] " "Net is fed by \"Reset:comb_45\|ALU_2\[22\]\"" {  } { { "reset.v" "ALU_2\[22\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469361 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_2\[22\]" { Text "C:/altera/Lab4/regfileboard.v" 52 -1 0 } } { "ALU.v" "d2\[22\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469361 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_2\[21\] ALU:comb_41\|d2\[21\] " "Net \"ALU_2\[21\]\", which fans out to \"ALU:comb_41\|d2\[21\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_2\[21\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_2\[21\]\"" {  } { { "writeID_EX.v" "exec_data_2\[21\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469361 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_2\[21\] " "Net is fed by \"Reset:comb_45\|ALU_2\[21\]\"" {  } { { "reset.v" "ALU_2\[21\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469361 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_2\[21\]" { Text "C:/altera/Lab4/regfileboard.v" 52 -1 0 } } { "ALU.v" "d2\[21\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469361 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_2\[20\] ALU:comb_41\|d2\[20\] " "Net \"ALU_2\[20\]\", which fans out to \"ALU:comb_41\|d2\[20\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_2\[20\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_2\[20\]\"" {  } { { "writeID_EX.v" "exec_data_2\[20\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469362 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_2\[20\] " "Net is fed by \"Reset:comb_45\|ALU_2\[20\]\"" {  } { { "reset.v" "ALU_2\[20\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469362 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_2\[20\]" { Text "C:/altera/Lab4/regfileboard.v" 52 -1 0 } } { "ALU.v" "d2\[20\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469362 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_2\[19\] ALU:comb_41\|d2\[19\] " "Net \"ALU_2\[19\]\", which fans out to \"ALU:comb_41\|d2\[19\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_2\[19\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_2\[19\]\"" {  } { { "writeID_EX.v" "exec_data_2\[19\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469362 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_2\[19\] " "Net is fed by \"Reset:comb_45\|ALU_2\[19\]\"" {  } { { "reset.v" "ALU_2\[19\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469362 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_2\[19\]" { Text "C:/altera/Lab4/regfileboard.v" 52 -1 0 } } { "ALU.v" "d2\[19\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469362 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_2\[18\] ALU:comb_41\|d2\[18\] " "Net \"ALU_2\[18\]\", which fans out to \"ALU:comb_41\|d2\[18\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_2\[18\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_2\[18\]\"" {  } { { "writeID_EX.v" "exec_data_2\[18\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469362 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_2\[18\] " "Net is fed by \"Reset:comb_45\|ALU_2\[18\]\"" {  } { { "reset.v" "ALU_2\[18\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469362 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_2\[18\]" { Text "C:/altera/Lab4/regfileboard.v" 52 -1 0 } } { "ALU.v" "d2\[18\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469362 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_2\[17\] ALU:comb_41\|d2\[17\] " "Net \"ALU_2\[17\]\", which fans out to \"ALU:comb_41\|d2\[17\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_2\[17\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_2\[17\]\"" {  } { { "writeID_EX.v" "exec_data_2\[17\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469362 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_2\[17\] " "Net is fed by \"Reset:comb_45\|ALU_2\[17\]\"" {  } { { "reset.v" "ALU_2\[17\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469362 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_2\[17\]" { Text "C:/altera/Lab4/regfileboard.v" 52 -1 0 } } { "ALU.v" "d2\[17\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469362 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_2\[16\] ALU:comb_41\|d2\[16\] " "Net \"ALU_2\[16\]\", which fans out to \"ALU:comb_41\|d2\[16\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_2\[16\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_2\[16\]\"" {  } { { "writeID_EX.v" "exec_data_2\[16\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469362 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_2\[16\] " "Net is fed by \"Reset:comb_45\|ALU_2\[16\]\"" {  } { { "reset.v" "ALU_2\[16\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469362 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_2\[16\]" { Text "C:/altera/Lab4/regfileboard.v" 52 -1 0 } } { "ALU.v" "d2\[16\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469362 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_2\[15\] ALU:comb_41\|d2\[15\] " "Net \"ALU_2\[15\]\", which fans out to \"ALU:comb_41\|d2\[15\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_2\[15\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_2\[15\]\"" {  } { { "writeID_EX.v" "exec_data_2\[15\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469362 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_2\[15\] " "Net is fed by \"Reset:comb_45\|ALU_2\[15\]\"" {  } { { "reset.v" "ALU_2\[15\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469362 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_2\[15\]" { Text "C:/altera/Lab4/regfileboard.v" 52 -1 0 } } { "ALU.v" "d2\[15\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469362 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_2\[14\] ALU:comb_41\|d2\[14\] " "Net \"ALU_2\[14\]\", which fans out to \"ALU:comb_41\|d2\[14\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_2\[14\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_2\[14\]\"" {  } { { "writeID_EX.v" "exec_data_2\[14\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469363 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_2\[14\] " "Net is fed by \"Reset:comb_45\|ALU_2\[14\]\"" {  } { { "reset.v" "ALU_2\[14\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469363 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_2\[14\]" { Text "C:/altera/Lab4/regfileboard.v" 52 -1 0 } } { "ALU.v" "d2\[14\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469363 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_2\[13\] ALU:comb_41\|d2\[13\] " "Net \"ALU_2\[13\]\", which fans out to \"ALU:comb_41\|d2\[13\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_2\[13\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_2\[13\]\"" {  } { { "writeID_EX.v" "exec_data_2\[13\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469363 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_2\[13\] " "Net is fed by \"Reset:comb_45\|ALU_2\[13\]\"" {  } { { "reset.v" "ALU_2\[13\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469363 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_2\[13\]" { Text "C:/altera/Lab4/regfileboard.v" 52 -1 0 } } { "ALU.v" "d2\[13\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469363 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_2\[12\] ALU:comb_41\|d2\[12\] " "Net \"ALU_2\[12\]\", which fans out to \"ALU:comb_41\|d2\[12\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_2\[12\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_2\[12\]\"" {  } { { "writeID_EX.v" "exec_data_2\[12\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469363 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_2\[12\] " "Net is fed by \"Reset:comb_45\|ALU_2\[12\]\"" {  } { { "reset.v" "ALU_2\[12\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469363 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_2\[12\]" { Text "C:/altera/Lab4/regfileboard.v" 52 -1 0 } } { "ALU.v" "d2\[12\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469363 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_2\[11\] ALU:comb_41\|d2\[11\] " "Net \"ALU_2\[11\]\", which fans out to \"ALU:comb_41\|d2\[11\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_2\[11\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_2\[11\]\"" {  } { { "writeID_EX.v" "exec_data_2\[11\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469363 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_2\[11\] " "Net is fed by \"Reset:comb_45\|ALU_2\[11\]\"" {  } { { "reset.v" "ALU_2\[11\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469363 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_2\[11\]" { Text "C:/altera/Lab4/regfileboard.v" 52 -1 0 } } { "ALU.v" "d2\[11\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469363 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_2\[10\] ALU:comb_41\|d2\[10\] " "Net \"ALU_2\[10\]\", which fans out to \"ALU:comb_41\|d2\[10\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_2\[10\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_2\[10\]\"" {  } { { "writeID_EX.v" "exec_data_2\[10\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469363 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_2\[10\] " "Net is fed by \"Reset:comb_45\|ALU_2\[10\]\"" {  } { { "reset.v" "ALU_2\[10\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469363 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_2\[10\]" { Text "C:/altera/Lab4/regfileboard.v" 52 -1 0 } } { "ALU.v" "d2\[10\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469363 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_2\[9\] ALU:comb_41\|d2\[9\] " "Net \"ALU_2\[9\]\", which fans out to \"ALU:comb_41\|d2\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_2\[9\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_2\[9\]\"" {  } { { "writeID_EX.v" "exec_data_2\[9\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469363 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_2\[9\] " "Net is fed by \"Reset:comb_45\|ALU_2\[9\]\"" {  } { { "reset.v" "ALU_2\[9\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469363 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_2\[9\]" { Text "C:/altera/Lab4/regfileboard.v" 52 -1 0 } } { "ALU.v" "d2\[9\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469363 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_2\[8\] ALU:comb_41\|d2\[8\] " "Net \"ALU_2\[8\]\", which fans out to \"ALU:comb_41\|d2\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_2\[8\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_2\[8\]\"" {  } { { "writeID_EX.v" "exec_data_2\[8\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469364 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_2\[8\] " "Net is fed by \"Reset:comb_45\|ALU_2\[8\]\"" {  } { { "reset.v" "ALU_2\[8\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469364 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_2\[8\]" { Text "C:/altera/Lab4/regfileboard.v" 52 -1 0 } } { "ALU.v" "d2\[8\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469364 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_2\[7\] ALU:comb_41\|d2\[7\] " "Net \"ALU_2\[7\]\", which fans out to \"ALU:comb_41\|d2\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_2\[7\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_2\[7\]\"" {  } { { "writeID_EX.v" "exec_data_2\[7\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469364 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_2\[7\] " "Net is fed by \"Reset:comb_45\|ALU_2\[7\]\"" {  } { { "reset.v" "ALU_2\[7\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469364 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_2\[7\]" { Text "C:/altera/Lab4/regfileboard.v" 52 -1 0 } } { "ALU.v" "d2\[7\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469364 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_2\[6\] ALU:comb_41\|d2\[6\] " "Net \"ALU_2\[6\]\", which fans out to \"ALU:comb_41\|d2\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_2\[6\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_2\[6\]\"" {  } { { "writeID_EX.v" "exec_data_2\[6\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469364 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_2\[6\] " "Net is fed by \"Reset:comb_45\|ALU_2\[6\]\"" {  } { { "reset.v" "ALU_2\[6\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469364 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_2\[6\]" { Text "C:/altera/Lab4/regfileboard.v" 52 -1 0 } } { "ALU.v" "d2\[6\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469364 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_2\[5\] ALU:comb_41\|d2\[5\] " "Net \"ALU_2\[5\]\", which fans out to \"ALU:comb_41\|d2\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_2\[5\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_2\[5\]\"" {  } { { "writeID_EX.v" "exec_data_2\[5\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469364 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_2\[5\] " "Net is fed by \"Reset:comb_45\|ALU_2\[5\]\"" {  } { { "reset.v" "ALU_2\[5\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469364 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_2\[5\]" { Text "C:/altera/Lab4/regfileboard.v" 52 -1 0 } } { "ALU.v" "d2\[5\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469364 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_2\[4\] ALU:comb_41\|d2\[4\] " "Net \"ALU_2\[4\]\", which fans out to \"ALU:comb_41\|d2\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_2\[4\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_2\[4\]\"" {  } { { "writeID_EX.v" "exec_data_2\[4\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469364 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_2\[4\] " "Net is fed by \"Reset:comb_45\|ALU_2\[4\]\"" {  } { { "reset.v" "ALU_2\[4\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469364 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_2\[4\]" { Text "C:/altera/Lab4/regfileboard.v" 52 -1 0 } } { "ALU.v" "d2\[4\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469364 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_2\[3\] ALU:comb_41\|d2\[3\] " "Net \"ALU_2\[3\]\", which fans out to \"ALU:comb_41\|d2\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_2\[3\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_2\[3\]\"" {  } { { "writeID_EX.v" "exec_data_2\[3\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469365 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_2\[3\] " "Net is fed by \"Reset:comb_45\|ALU_2\[3\]\"" {  } { { "reset.v" "ALU_2\[3\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469365 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_2\[3\]" { Text "C:/altera/Lab4/regfileboard.v" 52 -1 0 } } { "ALU.v" "d2\[3\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469365 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_2\[2\] ALU:comb_41\|d2\[2\] " "Net \"ALU_2\[2\]\", which fans out to \"ALU:comb_41\|d2\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_2\[2\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_2\[2\]\"" {  } { { "writeID_EX.v" "exec_data_2\[2\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469365 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_2\[2\] " "Net is fed by \"Reset:comb_45\|ALU_2\[2\]\"" {  } { { "reset.v" "ALU_2\[2\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469365 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_2\[2\]" { Text "C:/altera/Lab4/regfileboard.v" 52 -1 0 } } { "ALU.v" "d2\[2\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469365 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_2\[1\] ALU:comb_41\|d2\[1\] " "Net \"ALU_2\[1\]\", which fans out to \"ALU:comb_41\|d2\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_2\[1\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_2\[1\]\"" {  } { { "writeID_EX.v" "exec_data_2\[1\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469365 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_2\[1\] " "Net is fed by \"Reset:comb_45\|ALU_2\[1\]\"" {  } { { "reset.v" "ALU_2\[1\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469365 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_2\[1\]" { Text "C:/altera/Lab4/regfileboard.v" 52 -1 0 } } { "ALU.v" "d2\[1\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469365 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALU_2\[0\] ALU:comb_41\|d2\[0\] " "Net \"ALU_2\[0\]\", which fans out to \"ALU:comb_41\|d2\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_data_2\[0\] " "Net is fed by \"writeID_EX:comb_42\|exec_data_2\[0\]\"" {  } { { "writeID_EX.v" "exec_data_2\[0\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469365 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|ALU_2\[0\] " "Net is fed by \"Reset:comb_45\|ALU_2\[0\]\"" {  } { { "reset.v" "ALU_2\[0\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469365 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "ALU_2\[0\]" { Text "C:/altera/Lab4/regfileboard.v" 52 -1 0 } } { "ALU.v" "d2\[0\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469365 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "EX_OUT_2\[31\] writeEX_MEM:comb_40\|ex_data_2\[31\] " "Net \"EX_OUT_2\[31\]\", which fans out to \"writeEX_MEM:comb_40\|ex_data_2\[31\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ALU:comb_41\|outd2\[31\] " "Net is fed by \"ALU:comb_41\|outd2\[31\]\"" {  } { { "ALU.v" "outd2\[31\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469365 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|EX_OUT_2\[31\] " "Net is fed by \"Reset:comb_45\|EX_OUT_2\[31\]\"" {  } { { "reset.v" "EX_OUT_2\[31\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469365 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "EX_OUT_2\[31\]" { Text "C:/altera/Lab4/regfileboard.v" 54 -1 0 } } { "writeEX_MEM.v" "ex_data_2\[31\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469365 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "EX_OUT_2\[30\] writeEX_MEM:comb_40\|ex_data_2\[30\] " "Net \"EX_OUT_2\[30\]\", which fans out to \"writeEX_MEM:comb_40\|ex_data_2\[30\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ALU:comb_41\|outd2\[30\] " "Net is fed by \"ALU:comb_41\|outd2\[30\]\"" {  } { { "ALU.v" "outd2\[30\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469366 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|EX_OUT_2\[30\] " "Net is fed by \"Reset:comb_45\|EX_OUT_2\[30\]\"" {  } { { "reset.v" "EX_OUT_2\[30\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469366 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "EX_OUT_2\[30\]" { Text "C:/altera/Lab4/regfileboard.v" 54 -1 0 } } { "writeEX_MEM.v" "ex_data_2\[30\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469366 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "EX_OUT_2\[29\] writeEX_MEM:comb_40\|ex_data_2\[29\] " "Net \"EX_OUT_2\[29\]\", which fans out to \"writeEX_MEM:comb_40\|ex_data_2\[29\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ALU:comb_41\|outd2\[29\] " "Net is fed by \"ALU:comb_41\|outd2\[29\]\"" {  } { { "ALU.v" "outd2\[29\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469366 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|EX_OUT_2\[29\] " "Net is fed by \"Reset:comb_45\|EX_OUT_2\[29\]\"" {  } { { "reset.v" "EX_OUT_2\[29\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469366 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "EX_OUT_2\[29\]" { Text "C:/altera/Lab4/regfileboard.v" 54 -1 0 } } { "writeEX_MEM.v" "ex_data_2\[29\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469366 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "EX_OUT_2\[28\] writeEX_MEM:comb_40\|ex_data_2\[28\] " "Net \"EX_OUT_2\[28\]\", which fans out to \"writeEX_MEM:comb_40\|ex_data_2\[28\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ALU:comb_41\|outd2\[28\] " "Net is fed by \"ALU:comb_41\|outd2\[28\]\"" {  } { { "ALU.v" "outd2\[28\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469366 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|EX_OUT_2\[28\] " "Net is fed by \"Reset:comb_45\|EX_OUT_2\[28\]\"" {  } { { "reset.v" "EX_OUT_2\[28\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469366 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "EX_OUT_2\[28\]" { Text "C:/altera/Lab4/regfileboard.v" 54 -1 0 } } { "writeEX_MEM.v" "ex_data_2\[28\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469366 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "EX_OUT_2\[27\] writeEX_MEM:comb_40\|ex_data_2\[27\] " "Net \"EX_OUT_2\[27\]\", which fans out to \"writeEX_MEM:comb_40\|ex_data_2\[27\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ALU:comb_41\|outd2\[27\] " "Net is fed by \"ALU:comb_41\|outd2\[27\]\"" {  } { { "ALU.v" "outd2\[27\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469366 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|EX_OUT_2\[27\] " "Net is fed by \"Reset:comb_45\|EX_OUT_2\[27\]\"" {  } { { "reset.v" "EX_OUT_2\[27\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469366 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "EX_OUT_2\[27\]" { Text "C:/altera/Lab4/regfileboard.v" 54 -1 0 } } { "writeEX_MEM.v" "ex_data_2\[27\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469366 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "EX_OUT_2\[26\] writeEX_MEM:comb_40\|ex_data_2\[26\] " "Net \"EX_OUT_2\[26\]\", which fans out to \"writeEX_MEM:comb_40\|ex_data_2\[26\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ALU:comb_41\|outd2\[26\] " "Net is fed by \"ALU:comb_41\|outd2\[26\]\"" {  } { { "ALU.v" "outd2\[26\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469366 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|EX_OUT_2\[26\] " "Net is fed by \"Reset:comb_45\|EX_OUT_2\[26\]\"" {  } { { "reset.v" "EX_OUT_2\[26\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469366 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "EX_OUT_2\[26\]" { Text "C:/altera/Lab4/regfileboard.v" 54 -1 0 } } { "writeEX_MEM.v" "ex_data_2\[26\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469366 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "EX_OUT_2\[25\] writeEX_MEM:comb_40\|ex_data_2\[25\] " "Net \"EX_OUT_2\[25\]\", which fans out to \"writeEX_MEM:comb_40\|ex_data_2\[25\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ALU:comb_41\|outd2\[25\] " "Net is fed by \"ALU:comb_41\|outd2\[25\]\"" {  } { { "ALU.v" "outd2\[25\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469366 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|EX_OUT_2\[25\] " "Net is fed by \"Reset:comb_45\|EX_OUT_2\[25\]\"" {  } { { "reset.v" "EX_OUT_2\[25\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469366 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "EX_OUT_2\[25\]" { Text "C:/altera/Lab4/regfileboard.v" 54 -1 0 } } { "writeEX_MEM.v" "ex_data_2\[25\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469366 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "EX_OUT_2\[24\] writeEX_MEM:comb_40\|ex_data_2\[24\] " "Net \"EX_OUT_2\[24\]\", which fans out to \"writeEX_MEM:comb_40\|ex_data_2\[24\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ALU:comb_41\|outd2\[24\] " "Net is fed by \"ALU:comb_41\|outd2\[24\]\"" {  } { { "ALU.v" "outd2\[24\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469367 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|EX_OUT_2\[24\] " "Net is fed by \"Reset:comb_45\|EX_OUT_2\[24\]\"" {  } { { "reset.v" "EX_OUT_2\[24\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469367 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "EX_OUT_2\[24\]" { Text "C:/altera/Lab4/regfileboard.v" 54 -1 0 } } { "writeEX_MEM.v" "ex_data_2\[24\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469367 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "EX_OUT_2\[23\] writeEX_MEM:comb_40\|ex_data_2\[23\] " "Net \"EX_OUT_2\[23\]\", which fans out to \"writeEX_MEM:comb_40\|ex_data_2\[23\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ALU:comb_41\|outd2\[23\] " "Net is fed by \"ALU:comb_41\|outd2\[23\]\"" {  } { { "ALU.v" "outd2\[23\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469367 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|EX_OUT_2\[23\] " "Net is fed by \"Reset:comb_45\|EX_OUT_2\[23\]\"" {  } { { "reset.v" "EX_OUT_2\[23\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469367 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "EX_OUT_2\[23\]" { Text "C:/altera/Lab4/regfileboard.v" 54 -1 0 } } { "writeEX_MEM.v" "ex_data_2\[23\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469367 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "EX_OUT_2\[22\] writeEX_MEM:comb_40\|ex_data_2\[22\] " "Net \"EX_OUT_2\[22\]\", which fans out to \"writeEX_MEM:comb_40\|ex_data_2\[22\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ALU:comb_41\|outd2\[22\] " "Net is fed by \"ALU:comb_41\|outd2\[22\]\"" {  } { { "ALU.v" "outd2\[22\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469367 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|EX_OUT_2\[22\] " "Net is fed by \"Reset:comb_45\|EX_OUT_2\[22\]\"" {  } { { "reset.v" "EX_OUT_2\[22\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469367 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "EX_OUT_2\[22\]" { Text "C:/altera/Lab4/regfileboard.v" 54 -1 0 } } { "writeEX_MEM.v" "ex_data_2\[22\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469367 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "EX_OUT_2\[21\] writeEX_MEM:comb_40\|ex_data_2\[21\] " "Net \"EX_OUT_2\[21\]\", which fans out to \"writeEX_MEM:comb_40\|ex_data_2\[21\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ALU:comb_41\|outd2\[21\] " "Net is fed by \"ALU:comb_41\|outd2\[21\]\"" {  } { { "ALU.v" "outd2\[21\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469367 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|EX_OUT_2\[21\] " "Net is fed by \"Reset:comb_45\|EX_OUT_2\[21\]\"" {  } { { "reset.v" "EX_OUT_2\[21\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469367 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "EX_OUT_2\[21\]" { Text "C:/altera/Lab4/regfileboard.v" 54 -1 0 } } { "writeEX_MEM.v" "ex_data_2\[21\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469367 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "EX_OUT_2\[20\] writeEX_MEM:comb_40\|ex_data_2\[20\] " "Net \"EX_OUT_2\[20\]\", which fans out to \"writeEX_MEM:comb_40\|ex_data_2\[20\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ALU:comb_41\|outd2\[20\] " "Net is fed by \"ALU:comb_41\|outd2\[20\]\"" {  } { { "ALU.v" "outd2\[20\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469367 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|EX_OUT_2\[20\] " "Net is fed by \"Reset:comb_45\|EX_OUT_2\[20\]\"" {  } { { "reset.v" "EX_OUT_2\[20\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469367 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "EX_OUT_2\[20\]" { Text "C:/altera/Lab4/regfileboard.v" 54 -1 0 } } { "writeEX_MEM.v" "ex_data_2\[20\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469367 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "EX_OUT_2\[19\] writeEX_MEM:comb_40\|ex_data_2\[19\] " "Net \"EX_OUT_2\[19\]\", which fans out to \"writeEX_MEM:comb_40\|ex_data_2\[19\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ALU:comb_41\|outd2\[19\] " "Net is fed by \"ALU:comb_41\|outd2\[19\]\"" {  } { { "ALU.v" "outd2\[19\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469368 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|EX_OUT_2\[19\] " "Net is fed by \"Reset:comb_45\|EX_OUT_2\[19\]\"" {  } { { "reset.v" "EX_OUT_2\[19\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469368 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "EX_OUT_2\[19\]" { Text "C:/altera/Lab4/regfileboard.v" 54 -1 0 } } { "writeEX_MEM.v" "ex_data_2\[19\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469368 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "EX_OUT_2\[18\] writeEX_MEM:comb_40\|ex_data_2\[18\] " "Net \"EX_OUT_2\[18\]\", which fans out to \"writeEX_MEM:comb_40\|ex_data_2\[18\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ALU:comb_41\|outd2\[18\] " "Net is fed by \"ALU:comb_41\|outd2\[18\]\"" {  } { { "ALU.v" "outd2\[18\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469368 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|EX_OUT_2\[18\] " "Net is fed by \"Reset:comb_45\|EX_OUT_2\[18\]\"" {  } { { "reset.v" "EX_OUT_2\[18\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469368 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "EX_OUT_2\[18\]" { Text "C:/altera/Lab4/regfileboard.v" 54 -1 0 } } { "writeEX_MEM.v" "ex_data_2\[18\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469368 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "EX_OUT_2\[17\] writeEX_MEM:comb_40\|ex_data_2\[17\] " "Net \"EX_OUT_2\[17\]\", which fans out to \"writeEX_MEM:comb_40\|ex_data_2\[17\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ALU:comb_41\|outd2\[17\] " "Net is fed by \"ALU:comb_41\|outd2\[17\]\"" {  } { { "ALU.v" "outd2\[17\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469368 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|EX_OUT_2\[17\] " "Net is fed by \"Reset:comb_45\|EX_OUT_2\[17\]\"" {  } { { "reset.v" "EX_OUT_2\[17\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469368 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "EX_OUT_2\[17\]" { Text "C:/altera/Lab4/regfileboard.v" 54 -1 0 } } { "writeEX_MEM.v" "ex_data_2\[17\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469368 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "EX_OUT_2\[16\] writeEX_MEM:comb_40\|ex_data_2\[16\] " "Net \"EX_OUT_2\[16\]\", which fans out to \"writeEX_MEM:comb_40\|ex_data_2\[16\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ALU:comb_41\|outd2\[16\] " "Net is fed by \"ALU:comb_41\|outd2\[16\]\"" {  } { { "ALU.v" "outd2\[16\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469368 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|EX_OUT_2\[16\] " "Net is fed by \"Reset:comb_45\|EX_OUT_2\[16\]\"" {  } { { "reset.v" "EX_OUT_2\[16\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469368 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "EX_OUT_2\[16\]" { Text "C:/altera/Lab4/regfileboard.v" 54 -1 0 } } { "writeEX_MEM.v" "ex_data_2\[16\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469368 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "EX_OUT_2\[15\] writeEX_MEM:comb_40\|ex_data_2\[15\] " "Net \"EX_OUT_2\[15\]\", which fans out to \"writeEX_MEM:comb_40\|ex_data_2\[15\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ALU:comb_41\|outd2\[15\] " "Net is fed by \"ALU:comb_41\|outd2\[15\]\"" {  } { { "ALU.v" "outd2\[15\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469368 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|EX_OUT_2\[15\] " "Net is fed by \"Reset:comb_45\|EX_OUT_2\[15\]\"" {  } { { "reset.v" "EX_OUT_2\[15\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469368 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "EX_OUT_2\[15\]" { Text "C:/altera/Lab4/regfileboard.v" 54 -1 0 } } { "writeEX_MEM.v" "ex_data_2\[15\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469368 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "EX_OUT_2\[14\] writeEX_MEM:comb_40\|ex_data_2\[14\] " "Net \"EX_OUT_2\[14\]\", which fans out to \"writeEX_MEM:comb_40\|ex_data_2\[14\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ALU:comb_41\|outd2\[14\] " "Net is fed by \"ALU:comb_41\|outd2\[14\]\"" {  } { { "ALU.v" "outd2\[14\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469368 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|EX_OUT_2\[14\] " "Net is fed by \"Reset:comb_45\|EX_OUT_2\[14\]\"" {  } { { "reset.v" "EX_OUT_2\[14\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469368 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "EX_OUT_2\[14\]" { Text "C:/altera/Lab4/regfileboard.v" 54 -1 0 } } { "writeEX_MEM.v" "ex_data_2\[14\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469368 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "EX_OUT_2\[13\] writeEX_MEM:comb_40\|ex_data_2\[13\] " "Net \"EX_OUT_2\[13\]\", which fans out to \"writeEX_MEM:comb_40\|ex_data_2\[13\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ALU:comb_41\|outd2\[13\] " "Net is fed by \"ALU:comb_41\|outd2\[13\]\"" {  } { { "ALU.v" "outd2\[13\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469369 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|EX_OUT_2\[13\] " "Net is fed by \"Reset:comb_45\|EX_OUT_2\[13\]\"" {  } { { "reset.v" "EX_OUT_2\[13\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469369 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "EX_OUT_2\[13\]" { Text "C:/altera/Lab4/regfileboard.v" 54 -1 0 } } { "writeEX_MEM.v" "ex_data_2\[13\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469369 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "EX_OUT_2\[12\] writeEX_MEM:comb_40\|ex_data_2\[12\] " "Net \"EX_OUT_2\[12\]\", which fans out to \"writeEX_MEM:comb_40\|ex_data_2\[12\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ALU:comb_41\|outd2\[12\] " "Net is fed by \"ALU:comb_41\|outd2\[12\]\"" {  } { { "ALU.v" "outd2\[12\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469369 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|EX_OUT_2\[12\] " "Net is fed by \"Reset:comb_45\|EX_OUT_2\[12\]\"" {  } { { "reset.v" "EX_OUT_2\[12\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469369 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "EX_OUT_2\[12\]" { Text "C:/altera/Lab4/regfileboard.v" 54 -1 0 } } { "writeEX_MEM.v" "ex_data_2\[12\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469369 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "EX_OUT_2\[11\] writeEX_MEM:comb_40\|ex_data_2\[11\] " "Net \"EX_OUT_2\[11\]\", which fans out to \"writeEX_MEM:comb_40\|ex_data_2\[11\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ALU:comb_41\|outd2\[11\] " "Net is fed by \"ALU:comb_41\|outd2\[11\]\"" {  } { { "ALU.v" "outd2\[11\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469369 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|EX_OUT_2\[11\] " "Net is fed by \"Reset:comb_45\|EX_OUT_2\[11\]\"" {  } { { "reset.v" "EX_OUT_2\[11\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469369 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "EX_OUT_2\[11\]" { Text "C:/altera/Lab4/regfileboard.v" 54 -1 0 } } { "writeEX_MEM.v" "ex_data_2\[11\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469369 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "EX_OUT_2\[10\] writeEX_MEM:comb_40\|ex_data_2\[10\] " "Net \"EX_OUT_2\[10\]\", which fans out to \"writeEX_MEM:comb_40\|ex_data_2\[10\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ALU:comb_41\|outd2\[10\] " "Net is fed by \"ALU:comb_41\|outd2\[10\]\"" {  } { { "ALU.v" "outd2\[10\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469369 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|EX_OUT_2\[10\] " "Net is fed by \"Reset:comb_45\|EX_OUT_2\[10\]\"" {  } { { "reset.v" "EX_OUT_2\[10\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469369 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "EX_OUT_2\[10\]" { Text "C:/altera/Lab4/regfileboard.v" 54 -1 0 } } { "writeEX_MEM.v" "ex_data_2\[10\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469369 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "EX_OUT_2\[9\] writeEX_MEM:comb_40\|ex_data_2\[9\] " "Net \"EX_OUT_2\[9\]\", which fans out to \"writeEX_MEM:comb_40\|ex_data_2\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ALU:comb_41\|outd2\[9\] " "Net is fed by \"ALU:comb_41\|outd2\[9\]\"" {  } { { "ALU.v" "outd2\[9\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469369 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|EX_OUT_2\[9\] " "Net is fed by \"Reset:comb_45\|EX_OUT_2\[9\]\"" {  } { { "reset.v" "EX_OUT_2\[9\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469369 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "EX_OUT_2\[9\]" { Text "C:/altera/Lab4/regfileboard.v" 54 -1 0 } } { "writeEX_MEM.v" "ex_data_2\[9\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469369 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "EX_OUT_2\[8\] writeEX_MEM:comb_40\|ex_data_2\[8\] " "Net \"EX_OUT_2\[8\]\", which fans out to \"writeEX_MEM:comb_40\|ex_data_2\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ALU:comb_41\|outd2\[8\] " "Net is fed by \"ALU:comb_41\|outd2\[8\]\"" {  } { { "ALU.v" "outd2\[8\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469369 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|EX_OUT_2\[8\] " "Net is fed by \"Reset:comb_45\|EX_OUT_2\[8\]\"" {  } { { "reset.v" "EX_OUT_2\[8\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469369 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "EX_OUT_2\[8\]" { Text "C:/altera/Lab4/regfileboard.v" 54 -1 0 } } { "writeEX_MEM.v" "ex_data_2\[8\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469369 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "EX_OUT_2\[7\] writeEX_MEM:comb_40\|ex_data_2\[7\] " "Net \"EX_OUT_2\[7\]\", which fans out to \"writeEX_MEM:comb_40\|ex_data_2\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ALU:comb_41\|outd2\[7\] " "Net is fed by \"ALU:comb_41\|outd2\[7\]\"" {  } { { "ALU.v" "outd2\[7\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469370 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|EX_OUT_2\[7\] " "Net is fed by \"Reset:comb_45\|EX_OUT_2\[7\]\"" {  } { { "reset.v" "EX_OUT_2\[7\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469370 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "EX_OUT_2\[7\]" { Text "C:/altera/Lab4/regfileboard.v" 54 -1 0 } } { "writeEX_MEM.v" "ex_data_2\[7\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469370 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "EX_OUT_2\[6\] writeEX_MEM:comb_40\|ex_data_2\[6\] " "Net \"EX_OUT_2\[6\]\", which fans out to \"writeEX_MEM:comb_40\|ex_data_2\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ALU:comb_41\|outd2\[6\] " "Net is fed by \"ALU:comb_41\|outd2\[6\]\"" {  } { { "ALU.v" "outd2\[6\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469370 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|EX_OUT_2\[6\] " "Net is fed by \"Reset:comb_45\|EX_OUT_2\[6\]\"" {  } { { "reset.v" "EX_OUT_2\[6\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469370 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "EX_OUT_2\[6\]" { Text "C:/altera/Lab4/regfileboard.v" 54 -1 0 } } { "writeEX_MEM.v" "ex_data_2\[6\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469370 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "EX_OUT_2\[5\] writeEX_MEM:comb_40\|ex_data_2\[5\] " "Net \"EX_OUT_2\[5\]\", which fans out to \"writeEX_MEM:comb_40\|ex_data_2\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ALU:comb_41\|outd2\[5\] " "Net is fed by \"ALU:comb_41\|outd2\[5\]\"" {  } { { "ALU.v" "outd2\[5\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469370 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|EX_OUT_2\[5\] " "Net is fed by \"Reset:comb_45\|EX_OUT_2\[5\]\"" {  } { { "reset.v" "EX_OUT_2\[5\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469370 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "EX_OUT_2\[5\]" { Text "C:/altera/Lab4/regfileboard.v" 54 -1 0 } } { "writeEX_MEM.v" "ex_data_2\[5\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469370 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "EX_OUT_2\[4\] writeEX_MEM:comb_40\|ex_data_2\[4\] " "Net \"EX_OUT_2\[4\]\", which fans out to \"writeEX_MEM:comb_40\|ex_data_2\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ALU:comb_41\|outd2\[4\] " "Net is fed by \"ALU:comb_41\|outd2\[4\]\"" {  } { { "ALU.v" "outd2\[4\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469370 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|EX_OUT_2\[4\] " "Net is fed by \"Reset:comb_45\|EX_OUT_2\[4\]\"" {  } { { "reset.v" "EX_OUT_2\[4\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469370 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "EX_OUT_2\[4\]" { Text "C:/altera/Lab4/regfileboard.v" 54 -1 0 } } { "writeEX_MEM.v" "ex_data_2\[4\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469370 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "EX_OUT_2\[3\] writeEX_MEM:comb_40\|ex_data_2\[3\] " "Net \"EX_OUT_2\[3\]\", which fans out to \"writeEX_MEM:comb_40\|ex_data_2\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ALU:comb_41\|outd2\[3\] " "Net is fed by \"ALU:comb_41\|outd2\[3\]\"" {  } { { "ALU.v" "outd2\[3\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469370 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|EX_OUT_2\[3\] " "Net is fed by \"Reset:comb_45\|EX_OUT_2\[3\]\"" {  } { { "reset.v" "EX_OUT_2\[3\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469370 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "EX_OUT_2\[3\]" { Text "C:/altera/Lab4/regfileboard.v" 54 -1 0 } } { "writeEX_MEM.v" "ex_data_2\[3\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469370 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "EX_OUT_2\[2\] writeEX_MEM:comb_40\|ex_data_2\[2\] " "Net \"EX_OUT_2\[2\]\", which fans out to \"writeEX_MEM:comb_40\|ex_data_2\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ALU:comb_41\|outd2\[2\] " "Net is fed by \"ALU:comb_41\|outd2\[2\]\"" {  } { { "ALU.v" "outd2\[2\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469371 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|EX_OUT_2\[2\] " "Net is fed by \"Reset:comb_45\|EX_OUT_2\[2\]\"" {  } { { "reset.v" "EX_OUT_2\[2\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469371 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "EX_OUT_2\[2\]" { Text "C:/altera/Lab4/regfileboard.v" 54 -1 0 } } { "writeEX_MEM.v" "ex_data_2\[2\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469371 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "EX_OUT_2\[1\] writeEX_MEM:comb_40\|ex_data_2\[1\] " "Net \"EX_OUT_2\[1\]\", which fans out to \"writeEX_MEM:comb_40\|ex_data_2\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ALU:comb_41\|outd2\[1\] " "Net is fed by \"ALU:comb_41\|outd2\[1\]\"" {  } { { "ALU.v" "outd2\[1\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469371 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|EX_OUT_2\[1\] " "Net is fed by \"Reset:comb_45\|EX_OUT_2\[1\]\"" {  } { { "reset.v" "EX_OUT_2\[1\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469371 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "EX_OUT_2\[1\]" { Text "C:/altera/Lab4/regfileboard.v" 54 -1 0 } } { "writeEX_MEM.v" "ex_data_2\[1\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469371 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "EX_OUT_2\[0\] writeEX_MEM:comb_40\|ex_data_2\[0\] " "Net \"EX_OUT_2\[0\]\", which fans out to \"writeEX_MEM:comb_40\|ex_data_2\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ALU:comb_41\|outd2\[0\] " "Net is fed by \"ALU:comb_41\|outd2\[0\]\"" {  } { { "ALU.v" "outd2\[0\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/ALU.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469371 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|EX_OUT_2\[0\] " "Net is fed by \"Reset:comb_45\|EX_OUT_2\[0\]\"" {  } { { "reset.v" "EX_OUT_2\[0\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469371 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "EX_OUT_2\[0\]" { Text "C:/altera/Lab4/regfileboard.v" 54 -1 0 } } { "writeEX_MEM.v" "ex_data_2\[0\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469371 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "rd_ex\[4\] writeEX_MEM:comb_40\|rd_ex\[4\] " "Net \"rd_ex\[4\]\", which fans out to \"writeEX_MEM:comb_40\|rd_ex\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_rd\[4\] " "Net is fed by \"writeID_EX:comb_42\|exec_rd\[4\]\"" {  } { { "writeID_EX.v" "exec_rd\[4\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469371 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|rd_ex\[4\] " "Net is fed by \"Reset:comb_45\|rd_ex\[4\]\"" {  } { { "reset.v" "rd_ex\[4\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469371 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "rd_ex\[4\]" { Text "C:/altera/Lab4/regfileboard.v" 55 -1 0 } } { "writeEX_MEM.v" "rd_ex\[4\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469371 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "rd_ex\[3\] writeEX_MEM:comb_40\|rd_ex\[3\] " "Net \"rd_ex\[3\]\", which fans out to \"writeEX_MEM:comb_40\|rd_ex\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_rd\[3\] " "Net is fed by \"writeID_EX:comb_42\|exec_rd\[3\]\"" {  } { { "writeID_EX.v" "exec_rd\[3\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469371 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|rd_ex\[3\] " "Net is fed by \"Reset:comb_45\|rd_ex\[3\]\"" {  } { { "reset.v" "rd_ex\[3\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469371 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "rd_ex\[3\]" { Text "C:/altera/Lab4/regfileboard.v" 55 -1 0 } } { "writeEX_MEM.v" "rd_ex\[3\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469371 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "rd_ex\[2\] writeEX_MEM:comb_40\|rd_ex\[2\] " "Net \"rd_ex\[2\]\", which fans out to \"writeEX_MEM:comb_40\|rd_ex\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_rd\[2\] " "Net is fed by \"writeID_EX:comb_42\|exec_rd\[2\]\"" {  } { { "writeID_EX.v" "exec_rd\[2\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469371 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|rd_ex\[2\] " "Net is fed by \"Reset:comb_45\|rd_ex\[2\]\"" {  } { { "reset.v" "rd_ex\[2\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469371 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "rd_ex\[2\]" { Text "C:/altera/Lab4/regfileboard.v" 55 -1 0 } } { "writeEX_MEM.v" "rd_ex\[2\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469371 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "rd_ex\[1\] writeEX_MEM:comb_40\|rd_ex\[1\] " "Net \"rd_ex\[1\]\", which fans out to \"writeEX_MEM:comb_40\|rd_ex\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_rd\[1\] " "Net is fed by \"writeID_EX:comb_42\|exec_rd\[1\]\"" {  } { { "writeID_EX.v" "exec_rd\[1\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469372 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|rd_ex\[1\] " "Net is fed by \"Reset:comb_45\|rd_ex\[1\]\"" {  } { { "reset.v" "rd_ex\[1\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469372 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "rd_ex\[1\]" { Text "C:/altera/Lab4/regfileboard.v" 55 -1 0 } } { "writeEX_MEM.v" "rd_ex\[1\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469372 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "rd_ex\[0\] writeEX_MEM:comb_40\|rd_ex\[0\] " "Net \"rd_ex\[0\]\", which fans out to \"writeEX_MEM:comb_40\|rd_ex\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeID_EX:comb_42\|exec_rd\[0\] " "Net is fed by \"writeID_EX:comb_42\|exec_rd\[0\]\"" {  } { { "writeID_EX.v" "exec_rd\[0\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeID_EX.v" 12 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469372 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|rd_ex\[0\] " "Net is fed by \"Reset:comb_45\|rd_ex\[0\]\"" {  } { { "reset.v" "rd_ex\[0\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469372 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "rd_ex\[0\]" { Text "C:/altera/Lab4/regfileboard.v" 55 -1 0 } } { "writeEX_MEM.v" "rd_ex\[0\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469372 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_mem_addr\[31\] writeMem_WB:comb_38\|d2\[31\] " "Net \"data_mem_addr\[31\]\", which fans out to \"writeMem_WB:comb_38\|d2\[31\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeEX_MEM:comb_40\|mem_addr\[31\] " "Net is fed by \"writeEX_MEM:comb_40\|mem_addr\[31\]\"" {  } { { "writeEX_MEM.v" "mem_addr\[31\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469372 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_mem_addr\[31\] " "Net is fed by \"Reset:comb_45\|data_mem_addr\[31\]\"" {  } { { "reset.v" "data_mem_addr\[31\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469372 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_mem_addr\[31\]" { Text "C:/altera/Lab4/regfileboard.v" 57 -1 0 } } { "writeMem_WB.v" "d2\[31\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469372 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_mem_addr\[30\] writeMem_WB:comb_38\|d2\[30\] " "Net \"data_mem_addr\[30\]\", which fans out to \"writeMem_WB:comb_38\|d2\[30\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeEX_MEM:comb_40\|mem_addr\[30\] " "Net is fed by \"writeEX_MEM:comb_40\|mem_addr\[30\]\"" {  } { { "writeEX_MEM.v" "mem_addr\[30\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469372 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_mem_addr\[30\] " "Net is fed by \"Reset:comb_45\|data_mem_addr\[30\]\"" {  } { { "reset.v" "data_mem_addr\[30\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469372 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_mem_addr\[30\]" { Text "C:/altera/Lab4/regfileboard.v" 57 -1 0 } } { "writeMem_WB.v" "d2\[30\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469372 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_mem_addr\[29\] writeMem_WB:comb_38\|d2\[29\] " "Net \"data_mem_addr\[29\]\", which fans out to \"writeMem_WB:comb_38\|d2\[29\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeEX_MEM:comb_40\|mem_addr\[29\] " "Net is fed by \"writeEX_MEM:comb_40\|mem_addr\[29\]\"" {  } { { "writeEX_MEM.v" "mem_addr\[29\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469372 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_mem_addr\[29\] " "Net is fed by \"Reset:comb_45\|data_mem_addr\[29\]\"" {  } { { "reset.v" "data_mem_addr\[29\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469372 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_mem_addr\[29\]" { Text "C:/altera/Lab4/regfileboard.v" 57 -1 0 } } { "writeMem_WB.v" "d2\[29\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469372 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_mem_addr\[28\] writeMem_WB:comb_38\|d2\[28\] " "Net \"data_mem_addr\[28\]\", which fans out to \"writeMem_WB:comb_38\|d2\[28\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeEX_MEM:comb_40\|mem_addr\[28\] " "Net is fed by \"writeEX_MEM:comb_40\|mem_addr\[28\]\"" {  } { { "writeEX_MEM.v" "mem_addr\[28\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469373 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_mem_addr\[28\] " "Net is fed by \"Reset:comb_45\|data_mem_addr\[28\]\"" {  } { { "reset.v" "data_mem_addr\[28\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469373 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_mem_addr\[28\]" { Text "C:/altera/Lab4/regfileboard.v" 57 -1 0 } } { "writeMem_WB.v" "d2\[28\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469373 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_mem_addr\[27\] writeMem_WB:comb_38\|d2\[27\] " "Net \"data_mem_addr\[27\]\", which fans out to \"writeMem_WB:comb_38\|d2\[27\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeEX_MEM:comb_40\|mem_addr\[27\] " "Net is fed by \"writeEX_MEM:comb_40\|mem_addr\[27\]\"" {  } { { "writeEX_MEM.v" "mem_addr\[27\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469373 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_mem_addr\[27\] " "Net is fed by \"Reset:comb_45\|data_mem_addr\[27\]\"" {  } { { "reset.v" "data_mem_addr\[27\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469373 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_mem_addr\[27\]" { Text "C:/altera/Lab4/regfileboard.v" 57 -1 0 } } { "writeMem_WB.v" "d2\[27\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469373 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_mem_addr\[26\] writeMem_WB:comb_38\|d2\[26\] " "Net \"data_mem_addr\[26\]\", which fans out to \"writeMem_WB:comb_38\|d2\[26\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeEX_MEM:comb_40\|mem_addr\[26\] " "Net is fed by \"writeEX_MEM:comb_40\|mem_addr\[26\]\"" {  } { { "writeEX_MEM.v" "mem_addr\[26\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469373 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_mem_addr\[26\] " "Net is fed by \"Reset:comb_45\|data_mem_addr\[26\]\"" {  } { { "reset.v" "data_mem_addr\[26\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469373 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_mem_addr\[26\]" { Text "C:/altera/Lab4/regfileboard.v" 57 -1 0 } } { "writeMem_WB.v" "d2\[26\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469373 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_mem_addr\[25\] writeMem_WB:comb_38\|d2\[25\] " "Net \"data_mem_addr\[25\]\", which fans out to \"writeMem_WB:comb_38\|d2\[25\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeEX_MEM:comb_40\|mem_addr\[25\] " "Net is fed by \"writeEX_MEM:comb_40\|mem_addr\[25\]\"" {  } { { "writeEX_MEM.v" "mem_addr\[25\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469373 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_mem_addr\[25\] " "Net is fed by \"Reset:comb_45\|data_mem_addr\[25\]\"" {  } { { "reset.v" "data_mem_addr\[25\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469373 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_mem_addr\[25\]" { Text "C:/altera/Lab4/regfileboard.v" 57 -1 0 } } { "writeMem_WB.v" "d2\[25\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469373 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_mem_addr\[24\] writeMem_WB:comb_38\|d2\[24\] " "Net \"data_mem_addr\[24\]\", which fans out to \"writeMem_WB:comb_38\|d2\[24\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeEX_MEM:comb_40\|mem_addr\[24\] " "Net is fed by \"writeEX_MEM:comb_40\|mem_addr\[24\]\"" {  } { { "writeEX_MEM.v" "mem_addr\[24\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469373 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_mem_addr\[24\] " "Net is fed by \"Reset:comb_45\|data_mem_addr\[24\]\"" {  } { { "reset.v" "data_mem_addr\[24\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469373 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_mem_addr\[24\]" { Text "C:/altera/Lab4/regfileboard.v" 57 -1 0 } } { "writeMem_WB.v" "d2\[24\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469373 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_mem_addr\[23\] writeMem_WB:comb_38\|d2\[23\] " "Net \"data_mem_addr\[23\]\", which fans out to \"writeMem_WB:comb_38\|d2\[23\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeEX_MEM:comb_40\|mem_addr\[23\] " "Net is fed by \"writeEX_MEM:comb_40\|mem_addr\[23\]\"" {  } { { "writeEX_MEM.v" "mem_addr\[23\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469374 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_mem_addr\[23\] " "Net is fed by \"Reset:comb_45\|data_mem_addr\[23\]\"" {  } { { "reset.v" "data_mem_addr\[23\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469374 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_mem_addr\[23\]" { Text "C:/altera/Lab4/regfileboard.v" 57 -1 0 } } { "writeMem_WB.v" "d2\[23\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469374 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_mem_addr\[22\] writeMem_WB:comb_38\|d2\[22\] " "Net \"data_mem_addr\[22\]\", which fans out to \"writeMem_WB:comb_38\|d2\[22\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeEX_MEM:comb_40\|mem_addr\[22\] " "Net is fed by \"writeEX_MEM:comb_40\|mem_addr\[22\]\"" {  } { { "writeEX_MEM.v" "mem_addr\[22\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469374 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_mem_addr\[22\] " "Net is fed by \"Reset:comb_45\|data_mem_addr\[22\]\"" {  } { { "reset.v" "data_mem_addr\[22\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469374 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_mem_addr\[22\]" { Text "C:/altera/Lab4/regfileboard.v" 57 -1 0 } } { "writeMem_WB.v" "d2\[22\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469374 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_mem_addr\[21\] writeMem_WB:comb_38\|d2\[21\] " "Net \"data_mem_addr\[21\]\", which fans out to \"writeMem_WB:comb_38\|d2\[21\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeEX_MEM:comb_40\|mem_addr\[21\] " "Net is fed by \"writeEX_MEM:comb_40\|mem_addr\[21\]\"" {  } { { "writeEX_MEM.v" "mem_addr\[21\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469374 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_mem_addr\[21\] " "Net is fed by \"Reset:comb_45\|data_mem_addr\[21\]\"" {  } { { "reset.v" "data_mem_addr\[21\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469374 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_mem_addr\[21\]" { Text "C:/altera/Lab4/regfileboard.v" 57 -1 0 } } { "writeMem_WB.v" "d2\[21\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469374 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_mem_addr\[20\] writeMem_WB:comb_38\|d2\[20\] " "Net \"data_mem_addr\[20\]\", which fans out to \"writeMem_WB:comb_38\|d2\[20\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeEX_MEM:comb_40\|mem_addr\[20\] " "Net is fed by \"writeEX_MEM:comb_40\|mem_addr\[20\]\"" {  } { { "writeEX_MEM.v" "mem_addr\[20\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469374 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_mem_addr\[20\] " "Net is fed by \"Reset:comb_45\|data_mem_addr\[20\]\"" {  } { { "reset.v" "data_mem_addr\[20\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469374 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_mem_addr\[20\]" { Text "C:/altera/Lab4/regfileboard.v" 57 -1 0 } } { "writeMem_WB.v" "d2\[20\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469374 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_mem_addr\[19\] writeMem_WB:comb_38\|d2\[19\] " "Net \"data_mem_addr\[19\]\", which fans out to \"writeMem_WB:comb_38\|d2\[19\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeEX_MEM:comb_40\|mem_addr\[19\] " "Net is fed by \"writeEX_MEM:comb_40\|mem_addr\[19\]\"" {  } { { "writeEX_MEM.v" "mem_addr\[19\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469374 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_mem_addr\[19\] " "Net is fed by \"Reset:comb_45\|data_mem_addr\[19\]\"" {  } { { "reset.v" "data_mem_addr\[19\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469374 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_mem_addr\[19\]" { Text "C:/altera/Lab4/regfileboard.v" 57 -1 0 } } { "writeMem_WB.v" "d2\[19\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469374 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_mem_addr\[18\] writeMem_WB:comb_38\|d2\[18\] " "Net \"data_mem_addr\[18\]\", which fans out to \"writeMem_WB:comb_38\|d2\[18\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeEX_MEM:comb_40\|mem_addr\[18\] " "Net is fed by \"writeEX_MEM:comb_40\|mem_addr\[18\]\"" {  } { { "writeEX_MEM.v" "mem_addr\[18\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469374 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_mem_addr\[18\] " "Net is fed by \"Reset:comb_45\|data_mem_addr\[18\]\"" {  } { { "reset.v" "data_mem_addr\[18\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469374 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_mem_addr\[18\]" { Text "C:/altera/Lab4/regfileboard.v" 57 -1 0 } } { "writeMem_WB.v" "d2\[18\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469374 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_mem_addr\[17\] writeMem_WB:comb_38\|d2\[17\] " "Net \"data_mem_addr\[17\]\", which fans out to \"writeMem_WB:comb_38\|d2\[17\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeEX_MEM:comb_40\|mem_addr\[17\] " "Net is fed by \"writeEX_MEM:comb_40\|mem_addr\[17\]\"" {  } { { "writeEX_MEM.v" "mem_addr\[17\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469375 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_mem_addr\[17\] " "Net is fed by \"Reset:comb_45\|data_mem_addr\[17\]\"" {  } { { "reset.v" "data_mem_addr\[17\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469375 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_mem_addr\[17\]" { Text "C:/altera/Lab4/regfileboard.v" 57 -1 0 } } { "writeMem_WB.v" "d2\[17\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469375 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_mem_addr\[16\] writeMem_WB:comb_38\|d2\[16\] " "Net \"data_mem_addr\[16\]\", which fans out to \"writeMem_WB:comb_38\|d2\[16\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeEX_MEM:comb_40\|mem_addr\[16\] " "Net is fed by \"writeEX_MEM:comb_40\|mem_addr\[16\]\"" {  } { { "writeEX_MEM.v" "mem_addr\[16\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469375 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_mem_addr\[16\] " "Net is fed by \"Reset:comb_45\|data_mem_addr\[16\]\"" {  } { { "reset.v" "data_mem_addr\[16\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469375 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_mem_addr\[16\]" { Text "C:/altera/Lab4/regfileboard.v" 57 -1 0 } } { "writeMem_WB.v" "d2\[16\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469375 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_mem_addr\[15\] writeMem_WB:comb_38\|d2\[15\] " "Net \"data_mem_addr\[15\]\", which fans out to \"writeMem_WB:comb_38\|d2\[15\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeEX_MEM:comb_40\|mem_addr\[15\] " "Net is fed by \"writeEX_MEM:comb_40\|mem_addr\[15\]\"" {  } { { "writeEX_MEM.v" "mem_addr\[15\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469375 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_mem_addr\[15\] " "Net is fed by \"Reset:comb_45\|data_mem_addr\[15\]\"" {  } { { "reset.v" "data_mem_addr\[15\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469375 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_mem_addr\[15\]" { Text "C:/altera/Lab4/regfileboard.v" 57 -1 0 } } { "writeMem_WB.v" "d2\[15\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469375 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_mem_addr\[14\] writeMem_WB:comb_38\|d2\[14\] " "Net \"data_mem_addr\[14\]\", which fans out to \"writeMem_WB:comb_38\|d2\[14\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeEX_MEM:comb_40\|mem_addr\[14\] " "Net is fed by \"writeEX_MEM:comb_40\|mem_addr\[14\]\"" {  } { { "writeEX_MEM.v" "mem_addr\[14\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469375 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_mem_addr\[14\] " "Net is fed by \"Reset:comb_45\|data_mem_addr\[14\]\"" {  } { { "reset.v" "data_mem_addr\[14\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469375 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_mem_addr\[14\]" { Text "C:/altera/Lab4/regfileboard.v" 57 -1 0 } } { "writeMem_WB.v" "d2\[14\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469375 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_mem_addr\[13\] writeMem_WB:comb_38\|d2\[13\] " "Net \"data_mem_addr\[13\]\", which fans out to \"writeMem_WB:comb_38\|d2\[13\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeEX_MEM:comb_40\|mem_addr\[13\] " "Net is fed by \"writeEX_MEM:comb_40\|mem_addr\[13\]\"" {  } { { "writeEX_MEM.v" "mem_addr\[13\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469375 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_mem_addr\[13\] " "Net is fed by \"Reset:comb_45\|data_mem_addr\[13\]\"" {  } { { "reset.v" "data_mem_addr\[13\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469375 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_mem_addr\[13\]" { Text "C:/altera/Lab4/regfileboard.v" 57 -1 0 } } { "writeMem_WB.v" "d2\[13\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469375 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_mem_addr\[12\] writeMem_WB:comb_38\|d2\[12\] " "Net \"data_mem_addr\[12\]\", which fans out to \"writeMem_WB:comb_38\|d2\[12\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeEX_MEM:comb_40\|mem_addr\[12\] " "Net is fed by \"writeEX_MEM:comb_40\|mem_addr\[12\]\"" {  } { { "writeEX_MEM.v" "mem_addr\[12\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469376 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_mem_addr\[12\] " "Net is fed by \"Reset:comb_45\|data_mem_addr\[12\]\"" {  } { { "reset.v" "data_mem_addr\[12\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469376 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_mem_addr\[12\]" { Text "C:/altera/Lab4/regfileboard.v" 57 -1 0 } } { "writeMem_WB.v" "d2\[12\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469376 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_mem_addr\[11\] writeMem_WB:comb_38\|d2\[11\] " "Net \"data_mem_addr\[11\]\", which fans out to \"writeMem_WB:comb_38\|d2\[11\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeEX_MEM:comb_40\|mem_addr\[11\] " "Net is fed by \"writeEX_MEM:comb_40\|mem_addr\[11\]\"" {  } { { "writeEX_MEM.v" "mem_addr\[11\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469376 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_mem_addr\[11\] " "Net is fed by \"Reset:comb_45\|data_mem_addr\[11\]\"" {  } { { "reset.v" "data_mem_addr\[11\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469376 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_mem_addr\[11\]" { Text "C:/altera/Lab4/regfileboard.v" 57 -1 0 } } { "writeMem_WB.v" "d2\[11\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469376 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_mem_addr\[10\] writeMem_WB:comb_38\|d2\[10\] " "Net \"data_mem_addr\[10\]\", which fans out to \"writeMem_WB:comb_38\|d2\[10\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeEX_MEM:comb_40\|mem_addr\[10\] " "Net is fed by \"writeEX_MEM:comb_40\|mem_addr\[10\]\"" {  } { { "writeEX_MEM.v" "mem_addr\[10\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469376 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_mem_addr\[10\] " "Net is fed by \"Reset:comb_45\|data_mem_addr\[10\]\"" {  } { { "reset.v" "data_mem_addr\[10\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469376 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_mem_addr\[10\]" { Text "C:/altera/Lab4/regfileboard.v" 57 -1 0 } } { "writeMem_WB.v" "d2\[10\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469376 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_mem_addr\[9\] writeMem_WB:comb_38\|d2\[9\] " "Net \"data_mem_addr\[9\]\", which fans out to \"writeMem_WB:comb_38\|d2\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeEX_MEM:comb_40\|mem_addr\[9\] " "Net is fed by \"writeEX_MEM:comb_40\|mem_addr\[9\]\"" {  } { { "writeEX_MEM.v" "mem_addr\[9\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469376 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_mem_addr\[9\] " "Net is fed by \"Reset:comb_45\|data_mem_addr\[9\]\"" {  } { { "reset.v" "data_mem_addr\[9\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469376 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_mem_addr\[9\]" { Text "C:/altera/Lab4/regfileboard.v" 57 -1 0 } } { "writeMem_WB.v" "d2\[9\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469376 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_mem_addr\[8\] writeMem_WB:comb_38\|d2\[8\] " "Net \"data_mem_addr\[8\]\", which fans out to \"writeMem_WB:comb_38\|d2\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeEX_MEM:comb_40\|mem_addr\[8\] " "Net is fed by \"writeEX_MEM:comb_40\|mem_addr\[8\]\"" {  } { { "writeEX_MEM.v" "mem_addr\[8\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469376 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_mem_addr\[8\] " "Net is fed by \"Reset:comb_45\|data_mem_addr\[8\]\"" {  } { { "reset.v" "data_mem_addr\[8\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469376 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_mem_addr\[8\]" { Text "C:/altera/Lab4/regfileboard.v" 57 -1 0 } } { "writeMem_WB.v" "d2\[8\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469376 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_mem_addr\[7\] writeMem_WB:comb_38\|d2\[7\] " "Net \"data_mem_addr\[7\]\", which fans out to \"writeMem_WB:comb_38\|d2\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeEX_MEM:comb_40\|mem_addr\[7\] " "Net is fed by \"writeEX_MEM:comb_40\|mem_addr\[7\]\"" {  } { { "writeEX_MEM.v" "mem_addr\[7\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469377 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_mem_addr\[7\] " "Net is fed by \"Reset:comb_45\|data_mem_addr\[7\]\"" {  } { { "reset.v" "data_mem_addr\[7\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469377 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_mem_addr\[7\]" { Text "C:/altera/Lab4/regfileboard.v" 57 -1 0 } } { "writeMem_WB.v" "d2\[7\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469377 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_mem_addr\[6\] writeMem_WB:comb_38\|d2\[6\] " "Net \"data_mem_addr\[6\]\", which fans out to \"writeMem_WB:comb_38\|d2\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeEX_MEM:comb_40\|mem_addr\[6\] " "Net is fed by \"writeEX_MEM:comb_40\|mem_addr\[6\]\"" {  } { { "writeEX_MEM.v" "mem_addr\[6\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469377 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_mem_addr\[6\] " "Net is fed by \"Reset:comb_45\|data_mem_addr\[6\]\"" {  } { { "reset.v" "data_mem_addr\[6\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469377 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_mem_addr\[6\]" { Text "C:/altera/Lab4/regfileboard.v" 57 -1 0 } } { "writeMem_WB.v" "d2\[6\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469377 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_mem_addr\[5\] writeMem_WB:comb_38\|d2\[5\] " "Net \"data_mem_addr\[5\]\", which fans out to \"writeMem_WB:comb_38\|d2\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeEX_MEM:comb_40\|mem_addr\[5\] " "Net is fed by \"writeEX_MEM:comb_40\|mem_addr\[5\]\"" {  } { { "writeEX_MEM.v" "mem_addr\[5\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469377 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_mem_addr\[5\] " "Net is fed by \"Reset:comb_45\|data_mem_addr\[5\]\"" {  } { { "reset.v" "data_mem_addr\[5\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469377 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_mem_addr\[5\]" { Text "C:/altera/Lab4/regfileboard.v" 57 -1 0 } } { "writeMem_WB.v" "d2\[5\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469377 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_mem_addr\[4\] writeMem_WB:comb_38\|d2\[4\] " "Net \"data_mem_addr\[4\]\", which fans out to \"writeMem_WB:comb_38\|d2\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeEX_MEM:comb_40\|mem_addr\[4\] " "Net is fed by \"writeEX_MEM:comb_40\|mem_addr\[4\]\"" {  } { { "writeEX_MEM.v" "mem_addr\[4\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469377 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_mem_addr\[4\] " "Net is fed by \"Reset:comb_45\|data_mem_addr\[4\]\"" {  } { { "reset.v" "data_mem_addr\[4\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469377 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_mem_addr\[4\]" { Text "C:/altera/Lab4/regfileboard.v" 57 -1 0 } } { "writeMem_WB.v" "d2\[4\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469377 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_mem_addr\[3\] writeMem_WB:comb_38\|d2\[3\] " "Net \"data_mem_addr\[3\]\", which fans out to \"writeMem_WB:comb_38\|d2\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeEX_MEM:comb_40\|mem_addr\[3\] " "Net is fed by \"writeEX_MEM:comb_40\|mem_addr\[3\]\"" {  } { { "writeEX_MEM.v" "mem_addr\[3\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469377 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_mem_addr\[3\] " "Net is fed by \"Reset:comb_45\|data_mem_addr\[3\]\"" {  } { { "reset.v" "data_mem_addr\[3\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469377 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_mem_addr\[3\]" { Text "C:/altera/Lab4/regfileboard.v" 57 -1 0 } } { "writeMem_WB.v" "d2\[3\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469377 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_mem_addr\[2\] writeMem_WB:comb_38\|d2\[2\] " "Net \"data_mem_addr\[2\]\", which fans out to \"writeMem_WB:comb_38\|d2\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeEX_MEM:comb_40\|mem_addr\[2\] " "Net is fed by \"writeEX_MEM:comb_40\|mem_addr\[2\]\"" {  } { { "writeEX_MEM.v" "mem_addr\[2\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469377 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_mem_addr\[2\] " "Net is fed by \"Reset:comb_45\|data_mem_addr\[2\]\"" {  } { { "reset.v" "data_mem_addr\[2\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469377 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_mem_addr\[2\]" { Text "C:/altera/Lab4/regfileboard.v" 57 -1 0 } } { "writeMem_WB.v" "d2\[2\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469377 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_mem_addr\[1\] writeMem_WB:comb_38\|d2\[1\] " "Net \"data_mem_addr\[1\]\", which fans out to \"writeMem_WB:comb_38\|d2\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeEX_MEM:comb_40\|mem_addr\[1\] " "Net is fed by \"writeEX_MEM:comb_40\|mem_addr\[1\]\"" {  } { { "writeEX_MEM.v" "mem_addr\[1\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469378 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_mem_addr\[1\] " "Net is fed by \"Reset:comb_45\|data_mem_addr\[1\]\"" {  } { { "reset.v" "data_mem_addr\[1\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469378 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_mem_addr\[1\]" { Text "C:/altera/Lab4/regfileboard.v" 57 -1 0 } } { "writeMem_WB.v" "d2\[1\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469378 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "data_mem_addr\[0\] writeMem_WB:comb_38\|d2\[0\] " "Net \"data_mem_addr\[0\]\", which fans out to \"writeMem_WB:comb_38\|d2\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeEX_MEM:comb_40\|mem_addr\[0\] " "Net is fed by \"writeEX_MEM:comb_40\|mem_addr\[0\]\"" {  } { { "writeEX_MEM.v" "mem_addr\[0\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469378 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|data_mem_addr\[0\] " "Net is fed by \"Reset:comb_45\|data_mem_addr\[0\]\"" {  } { { "reset.v" "data_mem_addr\[0\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469378 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "data_mem_addr\[0\]" { Text "C:/altera/Lab4/regfileboard.v" 57 -1 0 } } { "writeMem_WB.v" "d2\[0\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469378 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "rd_mem\[4\] writeMem_WB:comb_38\|rd\[4\] " "Net \"rd_mem\[4\]\", which fans out to \"writeMem_WB:comb_38\|rd\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeEX_MEM:comb_40\|rd_mem\[4\] " "Net is fed by \"writeEX_MEM:comb_40\|rd_mem\[4\]\"" {  } { { "writeEX_MEM.v" "rd_mem\[4\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469379 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|rd_mem\[4\] " "Net is fed by \"Reset:comb_45\|rd_mem\[4\]\"" {  } { { "reset.v" "rd_mem\[4\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469379 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "rd_mem\[4\]" { Text "C:/altera/Lab4/regfileboard.v" 58 -1 0 } } { "writeMem_WB.v" "rd\[4\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469379 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "rd_mem\[3\] writeMem_WB:comb_38\|rd\[3\] " "Net \"rd_mem\[3\]\", which fans out to \"writeMem_WB:comb_38\|rd\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeEX_MEM:comb_40\|rd_mem\[3\] " "Net is fed by \"writeEX_MEM:comb_40\|rd_mem\[3\]\"" {  } { { "writeEX_MEM.v" "rd_mem\[3\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469413 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|rd_mem\[3\] " "Net is fed by \"Reset:comb_45\|rd_mem\[3\]\"" {  } { { "reset.v" "rd_mem\[3\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469413 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "rd_mem\[3\]" { Text "C:/altera/Lab4/regfileboard.v" 58 -1 0 } } { "writeMem_WB.v" "rd\[3\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469413 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "rd_mem\[2\] writeMem_WB:comb_38\|rd\[2\] " "Net \"rd_mem\[2\]\", which fans out to \"writeMem_WB:comb_38\|rd\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeEX_MEM:comb_40\|rd_mem\[2\] " "Net is fed by \"writeEX_MEM:comb_40\|rd_mem\[2\]\"" {  } { { "writeEX_MEM.v" "rd_mem\[2\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469414 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|rd_mem\[2\] " "Net is fed by \"Reset:comb_45\|rd_mem\[2\]\"" {  } { { "reset.v" "rd_mem\[2\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469414 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "rd_mem\[2\]" { Text "C:/altera/Lab4/regfileboard.v" 58 -1 0 } } { "writeMem_WB.v" "rd\[2\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469414 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "rd_mem\[1\] writeMem_WB:comb_38\|rd\[1\] " "Net \"rd_mem\[1\]\", which fans out to \"writeMem_WB:comb_38\|rd\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeEX_MEM:comb_40\|rd_mem\[1\] " "Net is fed by \"writeEX_MEM:comb_40\|rd_mem\[1\]\"" {  } { { "writeEX_MEM.v" "rd_mem\[1\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469414 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|rd_mem\[1\] " "Net is fed by \"Reset:comb_45\|rd_mem\[1\]\"" {  } { { "reset.v" "rd_mem\[1\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469414 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "rd_mem\[1\]" { Text "C:/altera/Lab4/regfileboard.v" 58 -1 0 } } { "writeMem_WB.v" "rd\[1\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469414 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "rd_mem\[0\] writeMem_WB:comb_38\|rd\[0\] " "Net \"rd_mem\[0\]\", which fans out to \"writeMem_WB:comb_38\|rd\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeEX_MEM:comb_40\|rd_mem\[0\] " "Net is fed by \"writeEX_MEM:comb_40\|rd_mem\[0\]\"" {  } { { "writeEX_MEM.v" "rd_mem\[0\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeEX_MEM.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469414 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|rd_mem\[0\] " "Net is fed by \"Reset:comb_45\|rd_mem\[0\]\"" {  } { { "reset.v" "rd_mem\[0\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469414 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "rd_mem\[0\]" { Text "C:/altera/Lab4/regfileboard.v" 58 -1 0 } } { "writeMem_WB.v" "rd\[0\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469414 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "WB_data\[31\] regfile32x32:comb_37\|write_data_in\[31\] " "Net \"WB_data\[31\]\", which fans out to \"regfile32x32:comb_37\|write_data_in\[31\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeMem_WB:comb_38\|d2_WB\[31\] " "Net is fed by \"writeMem_WB:comb_38\|d2_WB\[31\]\"" {  } { { "writeMem_WB.v" "d2_WB\[31\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469414 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|WB_data\[31\] " "Net is fed by \"Reset:comb_45\|WB_data\[31\]\"" {  } { { "reset.v" "WB_data\[31\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469414 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "WB_data\[31\]" { Text "C:/altera/Lab4/regfileboard.v" 59 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "write_data_in\[31\]" { Text "C:/altera/Lab4/regfile.v" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469414 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "WB_data\[30\] regfile32x32:comb_37\|write_data_in\[30\] " "Net \"WB_data\[30\]\", which fans out to \"regfile32x32:comb_37\|write_data_in\[30\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeMem_WB:comb_38\|d2_WB\[30\] " "Net is fed by \"writeMem_WB:comb_38\|d2_WB\[30\]\"" {  } { { "writeMem_WB.v" "d2_WB\[30\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469414 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|WB_data\[30\] " "Net is fed by \"Reset:comb_45\|WB_data\[30\]\"" {  } { { "reset.v" "WB_data\[30\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469414 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "WB_data\[30\]" { Text "C:/altera/Lab4/regfileboard.v" 59 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "write_data_in\[30\]" { Text "C:/altera/Lab4/regfile.v" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469414 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "WB_data\[29\] regfile32x32:comb_37\|write_data_in\[29\] " "Net \"WB_data\[29\]\", which fans out to \"regfile32x32:comb_37\|write_data_in\[29\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeMem_WB:comb_38\|d2_WB\[29\] " "Net is fed by \"writeMem_WB:comb_38\|d2_WB\[29\]\"" {  } { { "writeMem_WB.v" "d2_WB\[29\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469415 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|WB_data\[29\] " "Net is fed by \"Reset:comb_45\|WB_data\[29\]\"" {  } { { "reset.v" "WB_data\[29\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469415 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "WB_data\[29\]" { Text "C:/altera/Lab4/regfileboard.v" 59 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "write_data_in\[29\]" { Text "C:/altera/Lab4/regfile.v" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469415 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "WB_data\[28\] regfile32x32:comb_37\|write_data_in\[28\] " "Net \"WB_data\[28\]\", which fans out to \"regfile32x32:comb_37\|write_data_in\[28\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeMem_WB:comb_38\|d2_WB\[28\] " "Net is fed by \"writeMem_WB:comb_38\|d2_WB\[28\]\"" {  } { { "writeMem_WB.v" "d2_WB\[28\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469415 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|WB_data\[28\] " "Net is fed by \"Reset:comb_45\|WB_data\[28\]\"" {  } { { "reset.v" "WB_data\[28\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469415 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "WB_data\[28\]" { Text "C:/altera/Lab4/regfileboard.v" 59 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "write_data_in\[28\]" { Text "C:/altera/Lab4/regfile.v" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469415 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "WB_data\[27\] regfile32x32:comb_37\|write_data_in\[27\] " "Net \"WB_data\[27\]\", which fans out to \"regfile32x32:comb_37\|write_data_in\[27\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeMem_WB:comb_38\|d2_WB\[27\] " "Net is fed by \"writeMem_WB:comb_38\|d2_WB\[27\]\"" {  } { { "writeMem_WB.v" "d2_WB\[27\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469415 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|WB_data\[27\] " "Net is fed by \"Reset:comb_45\|WB_data\[27\]\"" {  } { { "reset.v" "WB_data\[27\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469415 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "WB_data\[27\]" { Text "C:/altera/Lab4/regfileboard.v" 59 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "write_data_in\[27\]" { Text "C:/altera/Lab4/regfile.v" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469415 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "WB_data\[26\] regfile32x32:comb_37\|write_data_in\[26\] " "Net \"WB_data\[26\]\", which fans out to \"regfile32x32:comb_37\|write_data_in\[26\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeMem_WB:comb_38\|d2_WB\[26\] " "Net is fed by \"writeMem_WB:comb_38\|d2_WB\[26\]\"" {  } { { "writeMem_WB.v" "d2_WB\[26\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469415 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|WB_data\[26\] " "Net is fed by \"Reset:comb_45\|WB_data\[26\]\"" {  } { { "reset.v" "WB_data\[26\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469415 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "WB_data\[26\]" { Text "C:/altera/Lab4/regfileboard.v" 59 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "write_data_in\[26\]" { Text "C:/altera/Lab4/regfile.v" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469415 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "WB_data\[25\] regfile32x32:comb_37\|write_data_in\[25\] " "Net \"WB_data\[25\]\", which fans out to \"regfile32x32:comb_37\|write_data_in\[25\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeMem_WB:comb_38\|d2_WB\[25\] " "Net is fed by \"writeMem_WB:comb_38\|d2_WB\[25\]\"" {  } { { "writeMem_WB.v" "d2_WB\[25\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469415 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|WB_data\[25\] " "Net is fed by \"Reset:comb_45\|WB_data\[25\]\"" {  } { { "reset.v" "WB_data\[25\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469415 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "WB_data\[25\]" { Text "C:/altera/Lab4/regfileboard.v" 59 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "write_data_in\[25\]" { Text "C:/altera/Lab4/regfile.v" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469415 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "WB_data\[24\] regfile32x32:comb_37\|write_data_in\[24\] " "Net \"WB_data\[24\]\", which fans out to \"regfile32x32:comb_37\|write_data_in\[24\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeMem_WB:comb_38\|d2_WB\[24\] " "Net is fed by \"writeMem_WB:comb_38\|d2_WB\[24\]\"" {  } { { "writeMem_WB.v" "d2_WB\[24\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469415 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|WB_data\[24\] " "Net is fed by \"Reset:comb_45\|WB_data\[24\]\"" {  } { { "reset.v" "WB_data\[24\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469415 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "WB_data\[24\]" { Text "C:/altera/Lab4/regfileboard.v" 59 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "write_data_in\[24\]" { Text "C:/altera/Lab4/regfile.v" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469415 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "WB_data\[23\] regfile32x32:comb_37\|write_data_in\[23\] " "Net \"WB_data\[23\]\", which fans out to \"regfile32x32:comb_37\|write_data_in\[23\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeMem_WB:comb_38\|d2_WB\[23\] " "Net is fed by \"writeMem_WB:comb_38\|d2_WB\[23\]\"" {  } { { "writeMem_WB.v" "d2_WB\[23\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469416 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|WB_data\[23\] " "Net is fed by \"Reset:comb_45\|WB_data\[23\]\"" {  } { { "reset.v" "WB_data\[23\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469416 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "WB_data\[23\]" { Text "C:/altera/Lab4/regfileboard.v" 59 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "write_data_in\[23\]" { Text "C:/altera/Lab4/regfile.v" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469416 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "WB_data\[22\] regfile32x32:comb_37\|write_data_in\[22\] " "Net \"WB_data\[22\]\", which fans out to \"regfile32x32:comb_37\|write_data_in\[22\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeMem_WB:comb_38\|d2_WB\[22\] " "Net is fed by \"writeMem_WB:comb_38\|d2_WB\[22\]\"" {  } { { "writeMem_WB.v" "d2_WB\[22\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469416 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|WB_data\[22\] " "Net is fed by \"Reset:comb_45\|WB_data\[22\]\"" {  } { { "reset.v" "WB_data\[22\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469416 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "WB_data\[22\]" { Text "C:/altera/Lab4/regfileboard.v" 59 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "write_data_in\[22\]" { Text "C:/altera/Lab4/regfile.v" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469416 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "WB_data\[21\] regfile32x32:comb_37\|write_data_in\[21\] " "Net \"WB_data\[21\]\", which fans out to \"regfile32x32:comb_37\|write_data_in\[21\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeMem_WB:comb_38\|d2_WB\[21\] " "Net is fed by \"writeMem_WB:comb_38\|d2_WB\[21\]\"" {  } { { "writeMem_WB.v" "d2_WB\[21\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469416 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|WB_data\[21\] " "Net is fed by \"Reset:comb_45\|WB_data\[21\]\"" {  } { { "reset.v" "WB_data\[21\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469416 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "WB_data\[21\]" { Text "C:/altera/Lab4/regfileboard.v" 59 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "write_data_in\[21\]" { Text "C:/altera/Lab4/regfile.v" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469416 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "WB_data\[20\] regfile32x32:comb_37\|write_data_in\[20\] " "Net \"WB_data\[20\]\", which fans out to \"regfile32x32:comb_37\|write_data_in\[20\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeMem_WB:comb_38\|d2_WB\[20\] " "Net is fed by \"writeMem_WB:comb_38\|d2_WB\[20\]\"" {  } { { "writeMem_WB.v" "d2_WB\[20\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469416 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|WB_data\[20\] " "Net is fed by \"Reset:comb_45\|WB_data\[20\]\"" {  } { { "reset.v" "WB_data\[20\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469416 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "WB_data\[20\]" { Text "C:/altera/Lab4/regfileboard.v" 59 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "write_data_in\[20\]" { Text "C:/altera/Lab4/regfile.v" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469416 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "WB_data\[19\] regfile32x32:comb_37\|write_data_in\[19\] " "Net \"WB_data\[19\]\", which fans out to \"regfile32x32:comb_37\|write_data_in\[19\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeMem_WB:comb_38\|d2_WB\[19\] " "Net is fed by \"writeMem_WB:comb_38\|d2_WB\[19\]\"" {  } { { "writeMem_WB.v" "d2_WB\[19\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469416 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|WB_data\[19\] " "Net is fed by \"Reset:comb_45\|WB_data\[19\]\"" {  } { { "reset.v" "WB_data\[19\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469416 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "WB_data\[19\]" { Text "C:/altera/Lab4/regfileboard.v" 59 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "write_data_in\[19\]" { Text "C:/altera/Lab4/regfile.v" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469416 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "WB_data\[18\] regfile32x32:comb_37\|write_data_in\[18\] " "Net \"WB_data\[18\]\", which fans out to \"regfile32x32:comb_37\|write_data_in\[18\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeMem_WB:comb_38\|d2_WB\[18\] " "Net is fed by \"writeMem_WB:comb_38\|d2_WB\[18\]\"" {  } { { "writeMem_WB.v" "d2_WB\[18\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469417 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|WB_data\[18\] " "Net is fed by \"Reset:comb_45\|WB_data\[18\]\"" {  } { { "reset.v" "WB_data\[18\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469417 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "WB_data\[18\]" { Text "C:/altera/Lab4/regfileboard.v" 59 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "write_data_in\[18\]" { Text "C:/altera/Lab4/regfile.v" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469417 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "WB_data\[17\] regfile32x32:comb_37\|write_data_in\[17\] " "Net \"WB_data\[17\]\", which fans out to \"regfile32x32:comb_37\|write_data_in\[17\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeMem_WB:comb_38\|d2_WB\[17\] " "Net is fed by \"writeMem_WB:comb_38\|d2_WB\[17\]\"" {  } { { "writeMem_WB.v" "d2_WB\[17\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469417 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|WB_data\[17\] " "Net is fed by \"Reset:comb_45\|WB_data\[17\]\"" {  } { { "reset.v" "WB_data\[17\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469417 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "WB_data\[17\]" { Text "C:/altera/Lab4/regfileboard.v" 59 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "write_data_in\[17\]" { Text "C:/altera/Lab4/regfile.v" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469417 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "WB_data\[16\] regfile32x32:comb_37\|write_data_in\[16\] " "Net \"WB_data\[16\]\", which fans out to \"regfile32x32:comb_37\|write_data_in\[16\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeMem_WB:comb_38\|d2_WB\[16\] " "Net is fed by \"writeMem_WB:comb_38\|d2_WB\[16\]\"" {  } { { "writeMem_WB.v" "d2_WB\[16\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469417 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|WB_data\[16\] " "Net is fed by \"Reset:comb_45\|WB_data\[16\]\"" {  } { { "reset.v" "WB_data\[16\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469417 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "WB_data\[16\]" { Text "C:/altera/Lab4/regfileboard.v" 59 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "write_data_in\[16\]" { Text "C:/altera/Lab4/regfile.v" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469417 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "WB_data\[15\] regfile32x32:comb_37\|write_data_in\[15\] " "Net \"WB_data\[15\]\", which fans out to \"regfile32x32:comb_37\|write_data_in\[15\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeMem_WB:comb_38\|d2_WB\[15\] " "Net is fed by \"writeMem_WB:comb_38\|d2_WB\[15\]\"" {  } { { "writeMem_WB.v" "d2_WB\[15\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469417 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|WB_data\[15\] " "Net is fed by \"Reset:comb_45\|WB_data\[15\]\"" {  } { { "reset.v" "WB_data\[15\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469417 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "WB_data\[15\]" { Text "C:/altera/Lab4/regfileboard.v" 59 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "write_data_in\[15\]" { Text "C:/altera/Lab4/regfile.v" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469417 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "WB_data\[14\] regfile32x32:comb_37\|write_data_in\[14\] " "Net \"WB_data\[14\]\", which fans out to \"regfile32x32:comb_37\|write_data_in\[14\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeMem_WB:comb_38\|d2_WB\[14\] " "Net is fed by \"writeMem_WB:comb_38\|d2_WB\[14\]\"" {  } { { "writeMem_WB.v" "d2_WB\[14\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469417 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|WB_data\[14\] " "Net is fed by \"Reset:comb_45\|WB_data\[14\]\"" {  } { { "reset.v" "WB_data\[14\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469417 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "WB_data\[14\]" { Text "C:/altera/Lab4/regfileboard.v" 59 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "write_data_in\[14\]" { Text "C:/altera/Lab4/regfile.v" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469417 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "WB_data\[13\] regfile32x32:comb_37\|write_data_in\[13\] " "Net \"WB_data\[13\]\", which fans out to \"regfile32x32:comb_37\|write_data_in\[13\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeMem_WB:comb_38\|d2_WB\[13\] " "Net is fed by \"writeMem_WB:comb_38\|d2_WB\[13\]\"" {  } { { "writeMem_WB.v" "d2_WB\[13\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469418 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|WB_data\[13\] " "Net is fed by \"Reset:comb_45\|WB_data\[13\]\"" {  } { { "reset.v" "WB_data\[13\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469418 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "WB_data\[13\]" { Text "C:/altera/Lab4/regfileboard.v" 59 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "write_data_in\[13\]" { Text "C:/altera/Lab4/regfile.v" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469418 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "WB_data\[12\] regfile32x32:comb_37\|write_data_in\[12\] " "Net \"WB_data\[12\]\", which fans out to \"regfile32x32:comb_37\|write_data_in\[12\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeMem_WB:comb_38\|d2_WB\[12\] " "Net is fed by \"writeMem_WB:comb_38\|d2_WB\[12\]\"" {  } { { "writeMem_WB.v" "d2_WB\[12\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469418 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|WB_data\[12\] " "Net is fed by \"Reset:comb_45\|WB_data\[12\]\"" {  } { { "reset.v" "WB_data\[12\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469418 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "WB_data\[12\]" { Text "C:/altera/Lab4/regfileboard.v" 59 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "write_data_in\[12\]" { Text "C:/altera/Lab4/regfile.v" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469418 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "WB_data\[11\] regfile32x32:comb_37\|write_data_in\[11\] " "Net \"WB_data\[11\]\", which fans out to \"regfile32x32:comb_37\|write_data_in\[11\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeMem_WB:comb_38\|d2_WB\[11\] " "Net is fed by \"writeMem_WB:comb_38\|d2_WB\[11\]\"" {  } { { "writeMem_WB.v" "d2_WB\[11\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469418 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|WB_data\[11\] " "Net is fed by \"Reset:comb_45\|WB_data\[11\]\"" {  } { { "reset.v" "WB_data\[11\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469418 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "WB_data\[11\]" { Text "C:/altera/Lab4/regfileboard.v" 59 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "write_data_in\[11\]" { Text "C:/altera/Lab4/regfile.v" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469418 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "WB_data\[10\] regfile32x32:comb_37\|write_data_in\[10\] " "Net \"WB_data\[10\]\", which fans out to \"regfile32x32:comb_37\|write_data_in\[10\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeMem_WB:comb_38\|d2_WB\[10\] " "Net is fed by \"writeMem_WB:comb_38\|d2_WB\[10\]\"" {  } { { "writeMem_WB.v" "d2_WB\[10\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469418 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|WB_data\[10\] " "Net is fed by \"Reset:comb_45\|WB_data\[10\]\"" {  } { { "reset.v" "WB_data\[10\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469418 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "WB_data\[10\]" { Text "C:/altera/Lab4/regfileboard.v" 59 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "write_data_in\[10\]" { Text "C:/altera/Lab4/regfile.v" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469418 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "WB_data\[9\] regfile32x32:comb_37\|write_data_in\[9\] " "Net \"WB_data\[9\]\", which fans out to \"regfile32x32:comb_37\|write_data_in\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeMem_WB:comb_38\|d2_WB\[9\] " "Net is fed by \"writeMem_WB:comb_38\|d2_WB\[9\]\"" {  } { { "writeMem_WB.v" "d2_WB\[9\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469418 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|WB_data\[9\] " "Net is fed by \"Reset:comb_45\|WB_data\[9\]\"" {  } { { "reset.v" "WB_data\[9\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469418 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "WB_data\[9\]" { Text "C:/altera/Lab4/regfileboard.v" 59 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "write_data_in\[9\]" { Text "C:/altera/Lab4/regfile.v" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469418 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "WB_data\[8\] regfile32x32:comb_37\|write_data_in\[8\] " "Net \"WB_data\[8\]\", which fans out to \"regfile32x32:comb_37\|write_data_in\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeMem_WB:comb_38\|d2_WB\[8\] " "Net is fed by \"writeMem_WB:comb_38\|d2_WB\[8\]\"" {  } { { "writeMem_WB.v" "d2_WB\[8\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469419 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|WB_data\[8\] " "Net is fed by \"Reset:comb_45\|WB_data\[8\]\"" {  } { { "reset.v" "WB_data\[8\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469419 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "WB_data\[8\]" { Text "C:/altera/Lab4/regfileboard.v" 59 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "write_data_in\[8\]" { Text "C:/altera/Lab4/regfile.v" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469419 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "WB_data\[7\] regfile32x32:comb_37\|write_data_in\[7\] " "Net \"WB_data\[7\]\", which fans out to \"regfile32x32:comb_37\|write_data_in\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeMem_WB:comb_38\|d2_WB\[7\] " "Net is fed by \"writeMem_WB:comb_38\|d2_WB\[7\]\"" {  } { { "writeMem_WB.v" "d2_WB\[7\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469419 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|WB_data\[7\] " "Net is fed by \"Reset:comb_45\|WB_data\[7\]\"" {  } { { "reset.v" "WB_data\[7\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469419 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "WB_data\[7\]" { Text "C:/altera/Lab4/regfileboard.v" 59 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "write_data_in\[7\]" { Text "C:/altera/Lab4/regfile.v" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469419 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "WB_data\[6\] regfile32x32:comb_37\|write_data_in\[6\] " "Net \"WB_data\[6\]\", which fans out to \"regfile32x32:comb_37\|write_data_in\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeMem_WB:comb_38\|d2_WB\[6\] " "Net is fed by \"writeMem_WB:comb_38\|d2_WB\[6\]\"" {  } { { "writeMem_WB.v" "d2_WB\[6\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469419 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|WB_data\[6\] " "Net is fed by \"Reset:comb_45\|WB_data\[6\]\"" {  } { { "reset.v" "WB_data\[6\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469419 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "WB_data\[6\]" { Text "C:/altera/Lab4/regfileboard.v" 59 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "write_data_in\[6\]" { Text "C:/altera/Lab4/regfile.v" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469419 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "WB_data\[5\] regfile32x32:comb_37\|write_data_in\[5\] " "Net \"WB_data\[5\]\", which fans out to \"regfile32x32:comb_37\|write_data_in\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeMem_WB:comb_38\|d2_WB\[5\] " "Net is fed by \"writeMem_WB:comb_38\|d2_WB\[5\]\"" {  } { { "writeMem_WB.v" "d2_WB\[5\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469419 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|WB_data\[5\] " "Net is fed by \"Reset:comb_45\|WB_data\[5\]\"" {  } { { "reset.v" "WB_data\[5\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469419 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "WB_data\[5\]" { Text "C:/altera/Lab4/regfileboard.v" 59 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "write_data_in\[5\]" { Text "C:/altera/Lab4/regfile.v" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469419 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "WB_data\[4\] regfile32x32:comb_37\|write_data_in\[4\] " "Net \"WB_data\[4\]\", which fans out to \"regfile32x32:comb_37\|write_data_in\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeMem_WB:comb_38\|d2_WB\[4\] " "Net is fed by \"writeMem_WB:comb_38\|d2_WB\[4\]\"" {  } { { "writeMem_WB.v" "d2_WB\[4\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469419 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|WB_data\[4\] " "Net is fed by \"Reset:comb_45\|WB_data\[4\]\"" {  } { { "reset.v" "WB_data\[4\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469419 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "WB_data\[4\]" { Text "C:/altera/Lab4/regfileboard.v" 59 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "write_data_in\[4\]" { Text "C:/altera/Lab4/regfile.v" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469419 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "WB_data\[3\] regfile32x32:comb_37\|write_data_in\[3\] " "Net \"WB_data\[3\]\", which fans out to \"regfile32x32:comb_37\|write_data_in\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeMem_WB:comb_38\|d2_WB\[3\] " "Net is fed by \"writeMem_WB:comb_38\|d2_WB\[3\]\"" {  } { { "writeMem_WB.v" "d2_WB\[3\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469419 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|WB_data\[3\] " "Net is fed by \"Reset:comb_45\|WB_data\[3\]\"" {  } { { "reset.v" "WB_data\[3\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469419 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "WB_data\[3\]" { Text "C:/altera/Lab4/regfileboard.v" 59 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "write_data_in\[3\]" { Text "C:/altera/Lab4/regfile.v" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469419 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "WB_data\[2\] regfile32x32:comb_37\|write_data_in\[2\] " "Net \"WB_data\[2\]\", which fans out to \"regfile32x32:comb_37\|write_data_in\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeMem_WB:comb_38\|d2_WB\[2\] " "Net is fed by \"writeMem_WB:comb_38\|d2_WB\[2\]\"" {  } { { "writeMem_WB.v" "d2_WB\[2\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469420 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|WB_data\[2\] " "Net is fed by \"Reset:comb_45\|WB_data\[2\]\"" {  } { { "reset.v" "WB_data\[2\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469420 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "WB_data\[2\]" { Text "C:/altera/Lab4/regfileboard.v" 59 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "write_data_in\[2\]" { Text "C:/altera/Lab4/regfile.v" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469420 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "WB_data\[1\] regfile32x32:comb_37\|write_data_in\[1\] " "Net \"WB_data\[1\]\", which fans out to \"regfile32x32:comb_37\|write_data_in\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeMem_WB:comb_38\|d2_WB\[1\] " "Net is fed by \"writeMem_WB:comb_38\|d2_WB\[1\]\"" {  } { { "writeMem_WB.v" "d2_WB\[1\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469420 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|WB_data\[1\] " "Net is fed by \"Reset:comb_45\|WB_data\[1\]\"" {  } { { "reset.v" "WB_data\[1\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469420 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "WB_data\[1\]" { Text "C:/altera/Lab4/regfileboard.v" 59 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "write_data_in\[1\]" { Text "C:/altera/Lab4/regfile.v" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469420 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "WB_data\[0\] regfile32x32:comb_37\|write_data_in\[0\] " "Net \"WB_data\[0\]\", which fans out to \"regfile32x32:comb_37\|write_data_in\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeMem_WB:comb_38\|d2_WB\[0\] " "Net is fed by \"writeMem_WB:comb_38\|d2_WB\[0\]\"" {  } { { "writeMem_WB.v" "d2_WB\[0\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469420 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|WB_data\[0\] " "Net is fed by \"Reset:comb_45\|WB_data\[0\]\"" {  } { { "reset.v" "WB_data\[0\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469420 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "WB_data\[0\]" { Text "C:/altera/Lab4/regfileboard.v" 59 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "write_data_in\[0\]" { Text "C:/altera/Lab4/regfile.v" 12 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469420 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "WB_addr\[4\] regfile32x32:comb_37\|write_address\[4\] " "Net \"WB_addr\[4\]\", which fans out to \"regfile32x32:comb_37\|write_address\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeMem_WB:comb_38\|rd_WB\[4\] " "Net is fed by \"writeMem_WB:comb_38\|rd_WB\[4\]\"" {  } { { "writeMem_WB.v" "rd_WB\[4\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469420 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|WB_addr\[4\] " "Net is fed by \"Reset:comb_45\|WB_addr\[4\]\"" {  } { { "reset.v" "WB_addr\[4\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469420 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "WB_addr\[4\]" { Text "C:/altera/Lab4/regfileboard.v" 60 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "write_address\[4\]" { Text "C:/altera/Lab4/regfile.v" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469420 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "WB_addr\[3\] regfile32x32:comb_37\|write_address\[3\] " "Net \"WB_addr\[3\]\", which fans out to \"regfile32x32:comb_37\|write_address\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeMem_WB:comb_38\|rd_WB\[3\] " "Net is fed by \"writeMem_WB:comb_38\|rd_WB\[3\]\"" {  } { { "writeMem_WB.v" "rd_WB\[3\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469421 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|WB_addr\[3\] " "Net is fed by \"Reset:comb_45\|WB_addr\[3\]\"" {  } { { "reset.v" "WB_addr\[3\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469421 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "WB_addr\[3\]" { Text "C:/altera/Lab4/regfileboard.v" 60 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "write_address\[3\]" { Text "C:/altera/Lab4/regfile.v" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469421 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "WB_addr\[2\] regfile32x32:comb_37\|write_address\[2\] " "Net \"WB_addr\[2\]\", which fans out to \"regfile32x32:comb_37\|write_address\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeMem_WB:comb_38\|rd_WB\[2\] " "Net is fed by \"writeMem_WB:comb_38\|rd_WB\[2\]\"" {  } { { "writeMem_WB.v" "rd_WB\[2\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469421 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|WB_addr\[2\] " "Net is fed by \"Reset:comb_45\|WB_addr\[2\]\"" {  } { { "reset.v" "WB_addr\[2\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469421 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "WB_addr\[2\]" { Text "C:/altera/Lab4/regfileboard.v" 60 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "write_address\[2\]" { Text "C:/altera/Lab4/regfile.v" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469421 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "WB_addr\[1\] regfile32x32:comb_37\|write_address\[1\] " "Net \"WB_addr\[1\]\", which fans out to \"regfile32x32:comb_37\|write_address\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeMem_WB:comb_38\|rd_WB\[1\] " "Net is fed by \"writeMem_WB:comb_38\|rd_WB\[1\]\"" {  } { { "writeMem_WB.v" "rd_WB\[1\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469421 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|WB_addr\[1\] " "Net is fed by \"Reset:comb_45\|WB_addr\[1\]\"" {  } { { "reset.v" "WB_addr\[1\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469421 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "WB_addr\[1\]" { Text "C:/altera/Lab4/regfileboard.v" 60 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "write_address\[1\]" { Text "C:/altera/Lab4/regfile.v" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469421 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "WB_addr\[0\] regfile32x32:comb_37\|write_address\[0\] " "Net \"WB_addr\[0\]\", which fans out to \"regfile32x32:comb_37\|write_address\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "writeMem_WB:comb_38\|rd_WB\[0\] " "Net is fed by \"writeMem_WB:comb_38\|rd_WB\[0\]\"" {  } { { "writeMem_WB.v" "rd_WB\[0\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/writeMem_WB.v" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469421 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Reset:comb_45\|WB_addr\[0\] " "Net is fed by \"Reset:comb_45\|WB_addr\[0\]\"" {  } { { "reset.v" "WB_addr\[0\]" { Text "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/reset.v" 26 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414262469421 ""}  } { { "../../../../../../altera/Lab4/regfileboard.v" "WB_addr\[0\]" { Text "C:/altera/Lab4/regfileboard.v" 60 -1 0 } } { "../../../../../../altera/Lab4/regfile.v" "write_address\[0\]" { Text "C:/altera/Lab4/regfile.v" 13 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1414262469421 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "18 " "18 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1414262469426 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/output_files/Labfourwtf.map.smsg " "Generated suppressed messages file C:/Users/Nick/Documents/GitHub/ECE473Project/ECE_473_Project/output_files/Labfourwtf.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1414262469665 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 762 s 70 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 762 errors, 70 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "388 " "Peak virtual memory: 388 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1414262469975 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 25 14:41:09 2014 " "Processing ended: Sat Oct 25 14:41:09 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1414262469975 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1414262469975 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1414262469975 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1414262469975 ""}
