
####################################################
# Sites
sites - DSP48_X1Y24 DSP48_X1Y25 DSP48_X1Y26 DSP48_X1Y27 DSP48_X1Y28 DSP48_X1Y29 DSP48_X1Y30 DSP48_X1Y31 DSP48_X1Y32 DSP48_X1Y33 DSP48_X1Y34 DSP48_X1Y35 DSP48_X2Y24 DSP48_X2Y25 DSP48_X2Y26 DSP48_X2Y27 DSP48_X2Y28 DSP48_X2Y29 DSP48_X2Y30 DSP48_X2Y31 DSP48_X2Y32 DSP48_X2Y33 DSP48_X2Y34 DSP48_X2Y35 RAMB18_X1Y24 RAMB18_X1Y25 RAMB18_X1Y26 RAMB18_X1Y27 RAMB18_X1Y28 RAMB18_X1Y29 RAMB18_X1Y30 RAMB18_X1Y31 RAMB18_X1Y32 RAMB18_X1Y33 RAMB18_X1Y34 RAMB18_X1Y35 RAMB18_X2Y24 RAMB18_X2Y25 RAMB18_X2Y26 RAMB18_X2Y27 RAMB18_X2Y28 RAMB18_X2Y29 RAMB18_X2Y30 RAMB18_X2Y31 RAMB18_X2Y32 RAMB18_X2Y33 RAMB18_X2Y34 RAMB18_X2Y35 RAMB36_X1Y12 RAMB36_X1Y13 RAMB36_X1Y14 RAMB36_X1Y15 RAMB36_X1Y16 RAMB36_X1Y17 RAMB36_X2Y12 RAMB36_X2Y13 RAMB36_X2Y14 RAMB36_X2Y15 RAMB36_X2Y16 RAMB36_X2Y17 SLICE_X52Y60 SLICE_X52Y61 SLICE_X52Y62 SLICE_X52Y63 SLICE_X52Y64 SLICE_X52Y65 SLICE_X52Y66 SLICE_X52Y67 SLICE_X52Y68 SLICE_X52Y69 SLICE_X52Y70 SLICE_X52Y71 SLICE_X52Y72 SLICE_X52Y73 SLICE_X52Y74 SLICE_X52Y75 SLICE_X52Y76 SLICE_X52Y77 SLICE_X52Y78 SLICE_X52Y79 SLICE_X52Y80 SLICE_X52Y81 SLICE_X52Y82 SLICE_X52Y83 SLICE_X52Y84 SLICE_X52Y85 SLICE_X52Y86 SLICE_X52Y87 SLICE_X52Y88 SLICE_X52Y89 SLICE_X53Y60 SLICE_X53Y61 SLICE_X53Y62 SLICE_X53Y63 SLICE_X53Y64 SLICE_X53Y65 SLICE_X53Y66 SLICE_X53Y67 SLICE_X53Y68 SLICE_X53Y69 SLICE_X53Y70 SLICE_X53Y71 SLICE_X53Y72 SLICE_X53Y73 SLICE_X53Y74 SLICE_X53Y75 SLICE_X53Y76 SLICE_X53Y77 SLICE_X53Y78 SLICE_X53Y79 SLICE_X53Y80 SLICE_X53Y81 SLICE_X53Y82 SLICE_X53Y83 SLICE_X53Y84 SLICE_X53Y85 SLICE_X53Y86 SLICE_X53Y87 SLICE_X53Y88 SLICE_X53Y89 SLICE_X54Y60 SLICE_X54Y61 SLICE_X54Y62 SLICE_X54Y63 SLICE_X54Y64 SLICE_X54Y65 SLICE_X54Y66 SLICE_X54Y67 SLICE_X54Y68 SLICE_X54Y69 SLICE_X54Y70 SLICE_X54Y71 SLICE_X54Y72 SLICE_X54Y73 SLICE_X54Y74 SLICE_X54Y75 SLICE_X54Y76 SLICE_X54Y77 SLICE_X54Y78 SLICE_X54Y79 SLICE_X54Y80 SLICE_X54Y81 SLICE_X54Y82 SLICE_X54Y83 SLICE_X54Y84 SLICE_X54Y85 SLICE_X54Y86 SLICE_X54Y87 SLICE_X54Y88 SLICE_X54Y89 SLICE_X55Y60 SLICE_X55Y61 SLICE_X55Y62 SLICE_X55Y63 SLICE_X55Y64 SLICE_X55Y65 SLICE_X55Y66 SLICE_X55Y67 SLICE_X55Y68 SLICE_X55Y69 SLICE_X55Y70 SLICE_X55Y71 SLICE_X55Y72 SLICE_X55Y73 SLICE_X55Y74 SLICE_X55Y75 SLICE_X55Y76 SLICE_X55Y77 SLICE_X55Y78 SLICE_X55Y79 SLICE_X55Y80 SLICE_X55Y81 SLICE_X55Y82 SLICE_X55Y83 SLICE_X55Y84 SLICE_X55Y85 SLICE_X55Y86 SLICE_X55Y87 SLICE_X55Y88 SLICE_X55Y89 SLICE_X56Y60 SLICE_X56Y61 SLICE_X56Y62 SLICE_X56Y63 SLICE_X56Y64 SLICE_X56Y65 SLICE_X56Y66 SLICE_X56Y67 SLICE_X56Y68 SLICE_X56Y69 SLICE_X56Y70 SLICE_X56Y71 SLICE_X56Y72 SLICE_X56Y73 SLICE_X56Y74 SLICE_X56Y75 SLICE_X56Y76 SLICE_X56Y77 SLICE_X56Y78 SLICE_X56Y79 SLICE_X56Y80 SLICE_X56Y81 SLICE_X56Y82 SLICE_X56Y83 SLICE_X56Y84 SLICE_X56Y85 SLICE_X56Y86 SLICE_X56Y87 SLICE_X56Y88 SLICE_X56Y89 SLICE_X57Y60 SLICE_X57Y61 SLICE_X57Y62 SLICE_X57Y63 SLICE_X57Y64 SLICE_X57Y65 SLICE_X57Y66 SLICE_X57Y67 SLICE_X57Y68 SLICE_X57Y69 SLICE_X57Y70 SLICE_X57Y71 SLICE_X57Y72 SLICE_X57Y73 SLICE_X57Y74 SLICE_X57Y75 SLICE_X57Y76 SLICE_X57Y77 SLICE_X57Y78 SLICE_X57Y79 SLICE_X57Y80 SLICE_X57Y81 SLICE_X57Y82 SLICE_X57Y83 SLICE_X57Y84 SLICE_X57Y85 SLICE_X57Y86 SLICE_X57Y87 SLICE_X57Y88 SLICE_X57Y89 SLICE_X58Y60 SLICE_X58Y61 SLICE_X58Y62 SLICE_X58Y63 SLICE_X58Y64 SLICE_X58Y65 SLICE_X58Y66 SLICE_X58Y67 SLICE_X58Y68 SLICE_X58Y69 SLICE_X58Y70 SLICE_X58Y71 SLICE_X58Y72 SLICE_X58Y73 SLICE_X58Y74 SLICE_X58Y75 SLICE_X58Y76 SLICE_X58Y77 SLICE_X58Y78 SLICE_X58Y79 SLICE_X58Y80 SLICE_X58Y81 SLICE_X58Y82 SLICE_X58Y83 SLICE_X58Y84 SLICE_X58Y85 SLICE_X58Y86 SLICE_X58Y87 SLICE_X58Y88 SLICE_X58Y89 SLICE_X59Y60 SLICE_X59Y61 SLICE_X59Y62 SLICE_X59Y63 SLICE_X59Y64 SLICE_X59Y65 SLICE_X59Y66 SLICE_X59Y67 SLICE_X59Y68 SLICE_X59Y69 SLICE_X59Y70 SLICE_X59Y71 SLICE_X59Y72 SLICE_X59Y73 SLICE_X59Y74 SLICE_X59Y75 SLICE_X59Y76 SLICE_X59Y77 SLICE_X59Y78 SLICE_X59Y79 SLICE_X59Y80 SLICE_X59Y81 SLICE_X59Y82 SLICE_X59Y83 SLICE_X59Y84 SLICE_X59Y85 SLICE_X59Y86 SLICE_X59Y87 SLICE_X59Y88 SLICE_X59Y89 SLICE_X60Y60 SLICE_X60Y61 SLICE_X60Y62 SLICE_X60Y63 SLICE_X60Y64 SLICE_X60Y65 SLICE_X60Y66 SLICE_X60Y67 SLICE_X60Y68 SLICE_X60Y69 SLICE_X60Y70 SLICE_X60Y71 SLICE_X60Y72 SLICE_X60Y73 SLICE_X60Y74 SLICE_X60Y75 SLICE_X60Y76 SLICE_X60Y77 SLICE_X60Y78 SLICE_X60Y79 SLICE_X60Y80 SLICE_X60Y81 SLICE_X60Y82 SLICE_X60Y83 SLICE_X60Y84 SLICE_X60Y85 SLICE_X60Y86 SLICE_X60Y87 SLICE_X60Y88 SLICE_X60Y89 SLICE_X61Y60 SLICE_X61Y61 SLICE_X61Y62 SLICE_X61Y63 SLICE_X61Y64 SLICE_X61Y65 SLICE_X61Y66 SLICE_X61Y67 SLICE_X61Y68 SLICE_X61Y69 SLICE_X61Y70 SLICE_X61Y71 SLICE_X61Y72 SLICE_X61Y73 SLICE_X61Y74 SLICE_X61Y75 SLICE_X61Y76 SLICE_X61Y77 SLICE_X61Y78 SLICE_X61Y79 SLICE_X61Y80 SLICE_X61Y81 SLICE_X61Y82 SLICE_X61Y83 SLICE_X61Y84 SLICE_X61Y85 SLICE_X61Y86 SLICE_X61Y87 SLICE_X61Y88 SLICE_X61Y89 SLICE_X62Y60 SLICE_X62Y61 SLICE_X62Y62 SLICE_X62Y63 SLICE_X62Y64 SLICE_X62Y65 SLICE_X62Y66 SLICE_X62Y67 SLICE_X62Y68 SLICE_X62Y69 SLICE_X62Y70 SLICE_X62Y71 SLICE_X62Y72 SLICE_X62Y73 SLICE_X62Y74 SLICE_X62Y75 SLICE_X62Y76 SLICE_X62Y77 SLICE_X62Y78 SLICE_X62Y79 SLICE_X62Y80 SLICE_X62Y81 SLICE_X62Y82 SLICE_X62Y83 SLICE_X62Y84 SLICE_X62Y85 SLICE_X62Y86 SLICE_X62Y87 SLICE_X62Y88 SLICE_X62Y89 SLICE_X63Y60 SLICE_X63Y61 SLICE_X63Y62 SLICE_X63Y63 SLICE_X63Y64 SLICE_X63Y65 SLICE_X63Y66 SLICE_X63Y67 SLICE_X63Y68 SLICE_X63Y69 SLICE_X63Y70 SLICE_X63Y71 SLICE_X63Y72 SLICE_X63Y73 SLICE_X63Y74 SLICE_X63Y75 SLICE_X63Y76 SLICE_X63Y77 SLICE_X63Y78 SLICE_X63Y79 SLICE_X63Y80 SLICE_X63Y81 SLICE_X63Y82 SLICE_X63Y83 SLICE_X63Y84 SLICE_X63Y85 SLICE_X63Y86 SLICE_X63Y87 SLICE_X63Y88 SLICE_X63Y89 SLICE_X64Y60 SLICE_X64Y61 SLICE_X64Y62 SLICE_X64Y63 SLICE_X64Y64 SLICE_X64Y65 SLICE_X64Y66 SLICE_X64Y67 SLICE_X64Y68 SLICE_X64Y69 SLICE_X64Y70 SLICE_X64Y71 SLICE_X64Y72 SLICE_X64Y73 SLICE_X64Y74 SLICE_X64Y75 SLICE_X64Y76 SLICE_X64Y77 SLICE_X64Y78 SLICE_X64Y79 SLICE_X64Y80 SLICE_X64Y81 SLICE_X64Y82 SLICE_X64Y83 SLICE_X64Y84 SLICE_X64Y85 SLICE_X64Y86 SLICE_X64Y87 SLICE_X64Y88 SLICE_X64Y89 SLICE_X65Y60 SLICE_X65Y61 SLICE_X65Y62 SLICE_X65Y63 SLICE_X65Y64 SLICE_X65Y65 SLICE_X65Y66 SLICE_X65Y67 SLICE_X65Y68 SLICE_X65Y69 SLICE_X65Y70 SLICE_X65Y71 SLICE_X65Y72 SLICE_X65Y73 SLICE_X65Y74 SLICE_X65Y75 SLICE_X65Y76 SLICE_X65Y77 SLICE_X65Y78 SLICE_X65Y79 SLICE_X65Y80 SLICE_X65Y81 SLICE_X65Y82 SLICE_X65Y83 SLICE_X65Y84 SLICE_X65Y85 SLICE_X65Y86 SLICE_X65Y87 SLICE_X65Y88 SLICE_X65Y89 SLICE_X66Y60 SLICE_X66Y61 SLICE_X66Y62 SLICE_X66Y63 SLICE_X66Y64 SLICE_X66Y65 SLICE_X66Y66 SLICE_X66Y67 SLICE_X66Y68 SLICE_X66Y69 SLICE_X66Y70 SLICE_X66Y71 SLICE_X66Y72 SLICE_X66Y73 SLICE_X66Y74 SLICE_X66Y75 SLICE_X66Y76 SLICE_X66Y77 SLICE_X66Y78 SLICE_X66Y79 SLICE_X66Y80 SLICE_X66Y81 SLICE_X66Y82 SLICE_X66Y83 SLICE_X66Y84 SLICE_X66Y85 SLICE_X66Y86 SLICE_X66Y87 SLICE_X66Y88 SLICE_X66Y89 SLICE_X67Y60 SLICE_X67Y61 SLICE_X67Y62 SLICE_X67Y63 SLICE_X67Y64 SLICE_X67Y65 SLICE_X67Y66 SLICE_X67Y67 SLICE_X67Y68 SLICE_X67Y69 SLICE_X67Y70 SLICE_X67Y71 SLICE_X67Y72 SLICE_X67Y73 SLICE_X67Y74 SLICE_X67Y75 SLICE_X67Y76 SLICE_X67Y77 SLICE_X67Y78 SLICE_X67Y79 SLICE_X67Y80 SLICE_X67Y81 SLICE_X67Y82 SLICE_X67Y83 SLICE_X67Y84 SLICE_X67Y85 SLICE_X67Y86 SLICE_X67Y87 SLICE_X67Y88 SLICE_X67Y89 SLICE_X68Y60 SLICE_X68Y61 SLICE_X68Y62 SLICE_X68Y63 SLICE_X68Y64 SLICE_X68Y65 SLICE_X68Y66 SLICE_X68Y67 SLICE_X68Y68 SLICE_X68Y69 SLICE_X68Y70 SLICE_X68Y71 SLICE_X68Y72 SLICE_X68Y73 SLICE_X68Y74 SLICE_X68Y75 SLICE_X68Y76 SLICE_X68Y77 SLICE_X68Y78 SLICE_X68Y79 SLICE_X68Y80 SLICE_X68Y81 SLICE_X68Y82 SLICE_X68Y83 SLICE_X68Y84 SLICE_X68Y85 SLICE_X68Y86 SLICE_X68Y87 SLICE_X68Y88 SLICE_X68Y89 SLICE_X69Y60 SLICE_X69Y61 SLICE_X69Y62 SLICE_X69Y63 SLICE_X69Y64 SLICE_X69Y65 SLICE_X69Y66 SLICE_X69Y67 SLICE_X69Y68 SLICE_X69Y69 SLICE_X69Y70 SLICE_X69Y71 SLICE_X69Y72 SLICE_X69Y73 SLICE_X69Y74 SLICE_X69Y75 SLICE_X69Y76 SLICE_X69Y77 SLICE_X69Y78 SLICE_X69Y79 SLICE_X69Y80 SLICE_X69Y81 SLICE_X69Y82 SLICE_X69Y83 SLICE_X69Y84 SLICE_X69Y85 SLICE_X69Y86 SLICE_X69Y87 SLICE_X69Y88 SLICE_X69Y89 SLICE_X70Y60 SLICE_X70Y61 SLICE_X70Y62 SLICE_X70Y63 SLICE_X70Y64 SLICE_X70Y65 SLICE_X70Y66 SLICE_X70Y67 SLICE_X70Y68 SLICE_X70Y69 SLICE_X70Y70 SLICE_X70Y71 SLICE_X70Y72 SLICE_X70Y73 SLICE_X70Y74 SLICE_X70Y75 SLICE_X70Y76 SLICE_X70Y77 SLICE_X70Y78 SLICE_X70Y79 SLICE_X70Y80 SLICE_X70Y81 SLICE_X70Y82 SLICE_X70Y83 SLICE_X70Y84 SLICE_X70Y85 SLICE_X70Y86 SLICE_X70Y87 SLICE_X70Y88 SLICE_X70Y89 SLICE_X71Y60 SLICE_X71Y61 SLICE_X71Y62 SLICE_X71Y63 SLICE_X71Y64 SLICE_X71Y65 SLICE_X71Y66 SLICE_X71Y67 SLICE_X71Y68 SLICE_X71Y69 SLICE_X71Y70 SLICE_X71Y71 SLICE_X71Y72 SLICE_X71Y73 SLICE_X71Y74 SLICE_X71Y75 SLICE_X71Y76 SLICE_X71Y77 SLICE_X71Y78 SLICE_X71Y79 SLICE_X71Y80 SLICE_X71Y81 SLICE_X71Y82 SLICE_X71Y83 SLICE_X71Y84 SLICE_X71Y85 SLICE_X71Y86 SLICE_X71Y87 SLICE_X71Y88 SLICE_X71Y89 SLICE_X72Y60 SLICE_X72Y61 SLICE_X72Y62 SLICE_X72Y63 SLICE_X72Y64 SLICE_X72Y65 SLICE_X72Y66 SLICE_X72Y67 SLICE_X72Y68 SLICE_X72Y69 SLICE_X72Y70 SLICE_X72Y71 SLICE_X72Y72 SLICE_X72Y73 SLICE_X72Y74 SLICE_X72Y75 SLICE_X72Y76 SLICE_X72Y77 SLICE_X72Y78 SLICE_X72Y79 SLICE_X72Y80 SLICE_X72Y81 SLICE_X72Y82 SLICE_X72Y83 SLICE_X72Y84 SLICE_X72Y85 SLICE_X72Y86 SLICE_X72Y87 SLICE_X72Y88 SLICE_X72Y89 SLICE_X73Y60 SLICE_X73Y61 SLICE_X73Y62 SLICE_X73Y63 SLICE_X73Y64 SLICE_X73Y65 SLICE_X73Y66 SLICE_X73Y67 SLICE_X73Y68 SLICE_X73Y69 SLICE_X73Y70 SLICE_X73Y71 SLICE_X73Y72 SLICE_X73Y73 SLICE_X73Y74 SLICE_X73Y75 SLICE_X73Y76 SLICE_X73Y77 SLICE_X73Y78 SLICE_X73Y79 SLICE_X73Y80 SLICE_X73Y81 SLICE_X73Y82 SLICE_X73Y83 SLICE_X73Y84 SLICE_X73Y85 SLICE_X73Y86 SLICE_X73Y87 SLICE_X73Y88 SLICE_X73Y89 SLICE_X74Y60 SLICE_X74Y61 SLICE_X74Y62 SLICE_X74Y63 SLICE_X74Y64 SLICE_X74Y65 SLICE_X74Y66 SLICE_X74Y67 SLICE_X74Y68 SLICE_X74Y69 SLICE_X74Y70 SLICE_X74Y71 SLICE_X74Y72 SLICE_X74Y73 SLICE_X74Y74 SLICE_X74Y75 SLICE_X74Y76 SLICE_X74Y77 SLICE_X74Y78 SLICE_X74Y79 SLICE_X74Y80 SLICE_X74Y81 SLICE_X74Y82 SLICE_X74Y83 SLICE_X74Y84 SLICE_X74Y85 SLICE_X74Y86 SLICE_X74Y87 SLICE_X74Y88 SLICE_X74Y89 SLICE_X75Y60 SLICE_X75Y61 SLICE_X75Y62 SLICE_X75Y63 SLICE_X75Y64 SLICE_X75Y65 SLICE_X75Y66 SLICE_X75Y67 SLICE_X75Y68 SLICE_X75Y69 SLICE_X75Y70 SLICE_X75Y71 SLICE_X75Y72 SLICE_X75Y73 SLICE_X75Y74 SLICE_X75Y75 SLICE_X75Y76 SLICE_X75Y77 SLICE_X75Y78 SLICE_X75Y79 SLICE_X75Y80 SLICE_X75Y81 SLICE_X75Y82 SLICE_X75Y83 SLICE_X75Y84 SLICE_X75Y85 SLICE_X75Y86 SLICE_X75Y87 SLICE_X75Y88 SLICE_X75Y89 SLICE_X76Y60 SLICE_X76Y61 SLICE_X76Y62 SLICE_X76Y63 SLICE_X76Y64 SLICE_X76Y65 SLICE_X76Y66 SLICE_X76Y67 SLICE_X76Y68 SLICE_X76Y69 SLICE_X76Y70 SLICE_X76Y71 SLICE_X76Y72 SLICE_X76Y73 SLICE_X76Y74 SLICE_X76Y75 SLICE_X76Y76 SLICE_X76Y77 SLICE_X76Y78 SLICE_X76Y79 SLICE_X76Y80 SLICE_X76Y81 SLICE_X76Y82 SLICE_X76Y83 SLICE_X76Y84 SLICE_X76Y85 SLICE_X76Y86 SLICE_X76Y87 SLICE_X76Y88 SLICE_X76Y89 SLICE_X77Y60 SLICE_X77Y61 SLICE_X77Y62 SLICE_X77Y63 SLICE_X77Y64 SLICE_X77Y65 SLICE_X77Y66 SLICE_X77Y67 SLICE_X77Y68 SLICE_X77Y69 SLICE_X77Y70 SLICE_X77Y71 SLICE_X77Y72 SLICE_X77Y73 SLICE_X77Y74 SLICE_X77Y75 SLICE_X77Y76 SLICE_X77Y77 SLICE_X77Y78 SLICE_X77Y79 SLICE_X77Y80 SLICE_X77Y81 SLICE_X77Y82 SLICE_X77Y83 SLICE_X77Y84 SLICE_X77Y85 SLICE_X77Y86 SLICE_X77Y87 SLICE_X77Y88 SLICE_X77Y89 SLICE_X78Y60 SLICE_X78Y61 SLICE_X78Y62 SLICE_X78Y63 SLICE_X78Y64 SLICE_X78Y65 SLICE_X78Y66 SLICE_X78Y67 SLICE_X78Y68 SLICE_X78Y69 SLICE_X78Y70 SLICE_X78Y71 SLICE_X78Y72 SLICE_X78Y73 SLICE_X78Y74 SLICE_X78Y75 SLICE_X78Y76 SLICE_X78Y77 SLICE_X78Y78 SLICE_X78Y79 SLICE_X78Y80 SLICE_X78Y81 SLICE_X78Y82 SLICE_X78Y83 SLICE_X78Y84 SLICE_X78Y85 SLICE_X78Y86 SLICE_X78Y87 SLICE_X78Y88 SLICE_X78Y89 SLICE_X79Y60 SLICE_X79Y61 SLICE_X79Y62 SLICE_X79Y63 SLICE_X79Y64 SLICE_X79Y65 SLICE_X79Y66 SLICE_X79Y67 SLICE_X79Y68 SLICE_X79Y69 SLICE_X79Y70 SLICE_X79Y71 SLICE_X79Y72 SLICE_X79Y73 SLICE_X79Y74 SLICE_X79Y75 SLICE_X79Y76 SLICE_X79Y77 SLICE_X79Y78 SLICE_X79Y79 SLICE_X79Y80 SLICE_X79Y81 SLICE_X79Y82 SLICE_X79Y83 SLICE_X79Y84 SLICE_X79Y85 SLICE_X79Y86 SLICE_X79Y87 SLICE_X79Y88 SLICE_X79Y89

####################################################
# Cells
blink_o_reg - 
nets: {blink_o blink_o_reg/Q}, {clk_i blink_o_reg/C}, {<const1> blink_o_reg/CE}, {blink_o_reg_i_1_n_4 blink_o_reg/D}, {rst_i blink_o_reg/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

blink_o_reg_i_1 - 
nets: { blink_o_reg_i_1/CO[3]}, { blink_o_reg_i_1/CO[2]}, { blink_o_reg_i_1/CO[1]}, { blink_o_reg_i_1/CO[0]}, {blink_o_reg_i_1_n_4 blink_o_reg_i_1/O[3]}, {blink_o_reg_i_1_n_5 blink_o_reg_i_1/O[2]}, {blink_o_reg_i_1_n_6 blink_o_reg_i_1/O[1]}, {blink_o_reg_i_1_n_7 blink_o_reg_i_1/O[0]}, {count_reg[27]_i_1_n_0 blink_o_reg_i_1/CI}, {<const0> blink_o_reg_i_1/CYINIT}, {<const0> blink_o_reg_i_1/DI[3]}, {<const0> blink_o_reg_i_1/DI[2]}, {<const0> blink_o_reg_i_1/DI[1]}, {<const0> blink_o_reg_i_1/DI[0]}, {count[31] blink_o_reg_i_1/S[3]}, {count[30] blink_o_reg_i_1/S[2]}, {count[29] blink_o_reg_i_1/S[1]}, {count[28] blink_o_reg_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X55Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

count[3]_i_5 - 
nets: {count[3]_i_5_n_0 count[3]_i_5/O}, {count[0] count[3]_i_5/I0}, {en_i count[3]_i_5/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X55Y80, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

count_reg[0] - 
nets: {count[0] count_reg[0]/Q}, {clk_i count_reg[0]/C}, {<const1> count_reg[0]/CE}, {count_reg[3]_i_1_n_7 count_reg[0]/D}, {rst_i count_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y80, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_reg[10] - 
nets: {count[10] count_reg[10]/Q}, {clk_i count_reg[10]/C}, {<const1> count_reg[10]/CE}, {count_reg[11]_i_1_n_5 count_reg[10]/D}, {rst_i count_reg[10]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y82, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_reg[11] - 
nets: {count[11] count_reg[11]/Q}, {clk_i count_reg[11]/C}, {<const1> count_reg[11]/CE}, {count_reg[11]_i_1_n_4 count_reg[11]/D}, {rst_i count_reg[11]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y82, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_reg[11]_i_1 - 
nets: {count_reg[11]_i_1_n_0 count_reg[11]_i_1/CO[3]}, { count_reg[11]_i_1/CO[2]}, { count_reg[11]_i_1/CO[1]}, { count_reg[11]_i_1/CO[0]}, {count_reg[11]_i_1_n_4 count_reg[11]_i_1/O[3]}, {count_reg[11]_i_1_n_5 count_reg[11]_i_1/O[2]}, {count_reg[11]_i_1_n_6 count_reg[11]_i_1/O[1]}, {count_reg[11]_i_1_n_7 count_reg[11]_i_1/O[0]}, {count_reg[7]_i_1_n_0 count_reg[11]_i_1/CI}, {<const0> count_reg[11]_i_1/CYINIT}, {<const0> count_reg[11]_i_1/DI[3]}, {<const0> count_reg[11]_i_1/DI[2]}, {<const0> count_reg[11]_i_1/DI[1]}, {<const0> count_reg[11]_i_1/DI[0]}, {count[11] count_reg[11]_i_1/S[3]}, {count[10] count_reg[11]_i_1/S[2]}, {count[9] count_reg[11]_i_1/S[1]}, {count[8] count_reg[11]_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X55Y82, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

count_reg[12] - 
nets: {count[12] count_reg[12]/Q}, {clk_i count_reg[12]/C}, {<const1> count_reg[12]/CE}, {count_reg[15]_i_1_n_7 count_reg[12]/D}, {rst_i count_reg[12]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y83, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_reg[13] - 
nets: {count[13] count_reg[13]/Q}, {clk_i count_reg[13]/C}, {<const1> count_reg[13]/CE}, {count_reg[15]_i_1_n_6 count_reg[13]/D}, {rst_i count_reg[13]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y83, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_reg[14] - 
nets: {count[14] count_reg[14]/Q}, {clk_i count_reg[14]/C}, {<const1> count_reg[14]/CE}, {count_reg[15]_i_1_n_5 count_reg[14]/D}, {rst_i count_reg[14]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y83, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_reg[15] - 
nets: {count[15] count_reg[15]/Q}, {clk_i count_reg[15]/C}, {<const1> count_reg[15]/CE}, {count_reg[15]_i_1_n_4 count_reg[15]/D}, {rst_i count_reg[15]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y83, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_reg[15]_i_1 - 
nets: {count_reg[15]_i_1_n_0 count_reg[15]_i_1/CO[3]}, { count_reg[15]_i_1/CO[2]}, { count_reg[15]_i_1/CO[1]}, { count_reg[15]_i_1/CO[0]}, {count_reg[15]_i_1_n_4 count_reg[15]_i_1/O[3]}, {count_reg[15]_i_1_n_5 count_reg[15]_i_1/O[2]}, {count_reg[15]_i_1_n_6 count_reg[15]_i_1/O[1]}, {count_reg[15]_i_1_n_7 count_reg[15]_i_1/O[0]}, {count_reg[11]_i_1_n_0 count_reg[15]_i_1/CI}, {<const0> count_reg[15]_i_1/CYINIT}, {<const0> count_reg[15]_i_1/DI[3]}, {<const0> count_reg[15]_i_1/DI[2]}, {<const0> count_reg[15]_i_1/DI[1]}, {<const0> count_reg[15]_i_1/DI[0]}, {count[15] count_reg[15]_i_1/S[3]}, {count[14] count_reg[15]_i_1/S[2]}, {count[13] count_reg[15]_i_1/S[1]}, {count[12] count_reg[15]_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X55Y83, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

count_reg[16] - 
nets: {count[16] count_reg[16]/Q}, {clk_i count_reg[16]/C}, {<const1> count_reg[16]/CE}, {count_reg[19]_i_1_n_7 count_reg[16]/D}, {rst_i count_reg[16]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_reg[17] - 
nets: {count[17] count_reg[17]/Q}, {clk_i count_reg[17]/C}, {<const1> count_reg[17]/CE}, {count_reg[19]_i_1_n_6 count_reg[17]/D}, {rst_i count_reg[17]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_reg[18] - 
nets: {count[18] count_reg[18]/Q}, {clk_i count_reg[18]/C}, {<const1> count_reg[18]/CE}, {count_reg[19]_i_1_n_5 count_reg[18]/D}, {rst_i count_reg[18]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_reg[19] - 
nets: {count[19] count_reg[19]/Q}, {clk_i count_reg[19]/C}, {<const1> count_reg[19]/CE}, {count_reg[19]_i_1_n_4 count_reg[19]/D}, {rst_i count_reg[19]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_reg[19]_i_1 - 
nets: {count_reg[19]_i_1_n_0 count_reg[19]_i_1/CO[3]}, { count_reg[19]_i_1/CO[2]}, { count_reg[19]_i_1/CO[1]}, { count_reg[19]_i_1/CO[0]}, {count_reg[19]_i_1_n_4 count_reg[19]_i_1/O[3]}, {count_reg[19]_i_1_n_5 count_reg[19]_i_1/O[2]}, {count_reg[19]_i_1_n_6 count_reg[19]_i_1/O[1]}, {count_reg[19]_i_1_n_7 count_reg[19]_i_1/O[0]}, {count_reg[15]_i_1_n_0 count_reg[19]_i_1/CI}, {<const0> count_reg[19]_i_1/CYINIT}, {<const0> count_reg[19]_i_1/DI[3]}, {<const0> count_reg[19]_i_1/DI[2]}, {<const0> count_reg[19]_i_1/DI[1]}, {<const0> count_reg[19]_i_1/DI[0]}, {count[19] count_reg[19]_i_1/S[3]}, {count[18] count_reg[19]_i_1/S[2]}, {count[17] count_reg[19]_i_1/S[1]}, {count[16] count_reg[19]_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X55Y84, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

count_reg[1] - 
nets: {count[1] count_reg[1]/Q}, {clk_i count_reg[1]/C}, {<const1> count_reg[1]/CE}, {count_reg[3]_i_1_n_6 count_reg[1]/D}, {rst_i count_reg[1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y80, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_reg[20] - 
nets: {count[20] count_reg[20]/Q}, {clk_i count_reg[20]/C}, {<const1> count_reg[20]/CE}, {count_reg[23]_i_1_n_7 count_reg[20]/D}, {rst_i count_reg[20]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_reg[21] - 
nets: {count[21] count_reg[21]/Q}, {clk_i count_reg[21]/C}, {<const1> count_reg[21]/CE}, {count_reg[23]_i_1_n_6 count_reg[21]/D}, {rst_i count_reg[21]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_reg[22] - 
nets: {count[22] count_reg[22]/Q}, {clk_i count_reg[22]/C}, {<const1> count_reg[22]/CE}, {count_reg[23]_i_1_n_5 count_reg[22]/D}, {rst_i count_reg[22]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_reg[23] - 
nets: {count[23] count_reg[23]/Q}, {clk_i count_reg[23]/C}, {<const1> count_reg[23]/CE}, {count_reg[23]_i_1_n_4 count_reg[23]/D}, {rst_i count_reg[23]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_reg[23]_i_1 - 
nets: {count_reg[23]_i_1_n_0 count_reg[23]_i_1/CO[3]}, { count_reg[23]_i_1/CO[2]}, { count_reg[23]_i_1/CO[1]}, { count_reg[23]_i_1/CO[0]}, {count_reg[23]_i_1_n_4 count_reg[23]_i_1/O[3]}, {count_reg[23]_i_1_n_5 count_reg[23]_i_1/O[2]}, {count_reg[23]_i_1_n_6 count_reg[23]_i_1/O[1]}, {count_reg[23]_i_1_n_7 count_reg[23]_i_1/O[0]}, {count_reg[19]_i_1_n_0 count_reg[23]_i_1/CI}, {<const0> count_reg[23]_i_1/CYINIT}, {<const0> count_reg[23]_i_1/DI[3]}, {<const0> count_reg[23]_i_1/DI[2]}, {<const0> count_reg[23]_i_1/DI[1]}, {<const0> count_reg[23]_i_1/DI[0]}, {count[23] count_reg[23]_i_1/S[3]}, {count[22] count_reg[23]_i_1/S[2]}, {count[21] count_reg[23]_i_1/S[1]}, {count[20] count_reg[23]_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X55Y85, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

count_reg[24] - 
nets: {count[24] count_reg[24]/Q}, {clk_i count_reg[24]/C}, {<const1> count_reg[24]/CE}, {count_reg[27]_i_1_n_7 count_reg[24]/D}, {rst_i count_reg[24]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_reg[25] - 
nets: {count[25] count_reg[25]/Q}, {clk_i count_reg[25]/C}, {<const1> count_reg[25]/CE}, {count_reg[27]_i_1_n_6 count_reg[25]/D}, {rst_i count_reg[25]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_reg[26] - 
nets: {count[26] count_reg[26]/Q}, {clk_i count_reg[26]/C}, {<const1> count_reg[26]/CE}, {count_reg[27]_i_1_n_5 count_reg[26]/D}, {rst_i count_reg[26]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_reg[27] - 
nets: {count[27] count_reg[27]/Q}, {clk_i count_reg[27]/C}, {<const1> count_reg[27]/CE}, {count_reg[27]_i_1_n_4 count_reg[27]/D}, {rst_i count_reg[27]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_reg[27]_i_1 - 
nets: {count_reg[27]_i_1_n_0 count_reg[27]_i_1/CO[3]}, { count_reg[27]_i_1/CO[2]}, { count_reg[27]_i_1/CO[1]}, { count_reg[27]_i_1/CO[0]}, {count_reg[27]_i_1_n_4 count_reg[27]_i_1/O[3]}, {count_reg[27]_i_1_n_5 count_reg[27]_i_1/O[2]}, {count_reg[27]_i_1_n_6 count_reg[27]_i_1/O[1]}, {count_reg[27]_i_1_n_7 count_reg[27]_i_1/O[0]}, {count_reg[23]_i_1_n_0 count_reg[27]_i_1/CI}, {<const0> count_reg[27]_i_1/CYINIT}, {<const0> count_reg[27]_i_1/DI[3]}, {<const0> count_reg[27]_i_1/DI[2]}, {<const0> count_reg[27]_i_1/DI[1]}, {<const0> count_reg[27]_i_1/DI[0]}, {count[27] count_reg[27]_i_1/S[3]}, {count[26] count_reg[27]_i_1/S[2]}, {count[25] count_reg[27]_i_1/S[1]}, {count[24] count_reg[27]_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X55Y86, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

count_reg[28] - 
nets: {count[28] count_reg[28]/Q}, {clk_i count_reg[28]/C}, {<const1> count_reg[28]/CE}, {blink_o_reg_i_1_n_7 count_reg[28]/D}, {rst_i count_reg[28]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_reg[29] - 
nets: {count[29] count_reg[29]/Q}, {clk_i count_reg[29]/C}, {<const1> count_reg[29]/CE}, {blink_o_reg_i_1_n_6 count_reg[29]/D}, {rst_i count_reg[29]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_reg[2] - 
nets: {count[2] count_reg[2]/Q}, {clk_i count_reg[2]/C}, {<const1> count_reg[2]/CE}, {count_reg[3]_i_1_n_5 count_reg[2]/D}, {rst_i count_reg[2]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y80, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_reg[30] - 
nets: {count[30] count_reg[30]/Q}, {clk_i count_reg[30]/C}, {<const1> count_reg[30]/CE}, {blink_o_reg_i_1_n_5 count_reg[30]/D}, {rst_i count_reg[30]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_reg[31] - 
nets: {count[31] count_reg[31]/Q}, {clk_i count_reg[31]/C}, {<const1> count_reg[31]/CE}, {blink_o_reg_i_1_n_4 count_reg[31]/D}, {rst_i count_reg[31]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y87, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_reg[3] - 
nets: {count[3] count_reg[3]/Q}, {clk_i count_reg[3]/C}, {<const1> count_reg[3]/CE}, {count_reg[3]_i_1_n_4 count_reg[3]/D}, {rst_i count_reg[3]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y80, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_reg[3]_i_1 - 
nets: {count_reg[3]_i_1_n_0 count_reg[3]_i_1/CO[3]}, { count_reg[3]_i_1/CO[2]}, { count_reg[3]_i_1/CO[1]}, { count_reg[3]_i_1/CO[0]}, {count_reg[3]_i_1_n_4 count_reg[3]_i_1/O[3]}, {count_reg[3]_i_1_n_5 count_reg[3]_i_1/O[2]}, {count_reg[3]_i_1_n_6 count_reg[3]_i_1/O[1]}, {count_reg[3]_i_1_n_7 count_reg[3]_i_1/O[0]}, {<const0> count_reg[3]_i_1/CI}, {<const0> count_reg[3]_i_1/CYINIT}, {<const0> count_reg[3]_i_1/DI[3]}, {<const0> count_reg[3]_i_1/DI[2]}, {<const0> count_reg[3]_i_1/DI[1]}, {count[0] count_reg[3]_i_1/DI[0]}, {count[3] count_reg[3]_i_1/S[3]}, {count[2] count_reg[3]_i_1/S[2]}, {count[1] count_reg[3]_i_1/S[1]}, {count[3]_i_5_n_0 count_reg[3]_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X55Y80, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

count_reg[4] - 
nets: {count[4] count_reg[4]/Q}, {clk_i count_reg[4]/C}, {<const1> count_reg[4]/CE}, {count_reg[7]_i_1_n_7 count_reg[4]/D}, {rst_i count_reg[4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y81, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_reg[5] - 
nets: {count[5] count_reg[5]/Q}, {clk_i count_reg[5]/C}, {<const1> count_reg[5]/CE}, {count_reg[7]_i_1_n_6 count_reg[5]/D}, {rst_i count_reg[5]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y81, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_reg[6] - 
nets: {count[6] count_reg[6]/Q}, {clk_i count_reg[6]/C}, {<const1> count_reg[6]/CE}, {count_reg[7]_i_1_n_5 count_reg[6]/D}, {rst_i count_reg[6]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y81, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_reg[7] - 
nets: {count[7] count_reg[7]/Q}, {clk_i count_reg[7]/C}, {<const1> count_reg[7]/CE}, {count_reg[7]_i_1_n_4 count_reg[7]/D}, {rst_i count_reg[7]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y81, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_reg[7]_i_1 - 
nets: {count_reg[7]_i_1_n_0 count_reg[7]_i_1/CO[3]}, { count_reg[7]_i_1/CO[2]}, { count_reg[7]_i_1/CO[1]}, { count_reg[7]_i_1/CO[0]}, {count_reg[7]_i_1_n_4 count_reg[7]_i_1/O[3]}, {count_reg[7]_i_1_n_5 count_reg[7]_i_1/O[2]}, {count_reg[7]_i_1_n_6 count_reg[7]_i_1/O[1]}, {count_reg[7]_i_1_n_7 count_reg[7]_i_1/O[0]}, {count_reg[3]_i_1_n_0 count_reg[7]_i_1/CI}, {<const0> count_reg[7]_i_1/CYINIT}, {<const0> count_reg[7]_i_1/DI[3]}, {<const0> count_reg[7]_i_1/DI[2]}, {<const0> count_reg[7]_i_1/DI[1]}, {<const0> count_reg[7]_i_1/DI[0]}, {count[7] count_reg[7]_i_1/S[3]}, {count[6] count_reg[7]_i_1/S[2]}, {count[5] count_reg[7]_i_1/S[1]}, {count[4] count_reg[7]_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X55Y81, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

count_reg[8] - 
nets: {count[8] count_reg[8]/Q}, {clk_i count_reg[8]/C}, {<const1> count_reg[8]/CE}, {count_reg[11]_i_1_n_7 count_reg[8]/D}, {rst_i count_reg[8]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y82, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

count_reg[9] - 
nets: {count[9] count_reg[9]/Q}, {clk_i count_reg[9]/C}, {<const1> count_reg[9]/CE}, {count_reg[11]_i_1_n_6 count_reg[9]/D}, {rst_i count_reg[9]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X55Y82, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 


####################################################
# Nets
Boundary Nets - 
blink_o, 
clk_i, 
en_i, 
rst_i, 

<const1> - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 34, 

blink_o_reg_i_1_n_4 - 
wires: CLBLM_R_X33Y87/CLBLM_BYP1 CLBLM_R_X33Y87/CLBLM_LOGIC_OUTS19 CLBLM_R_X33Y87/CLBLM_L_DMUX CLBLM_R_X33Y87/CLBLM_M_AX INT_L_X32Y88/EL1BEG0 INT_L_X32Y88/NW2END1 INT_R_X33Y87/BYP1 INT_R_X33Y87/BYP_ALT1 INT_R_X33Y87/EL1END_S3_0 INT_R_X33Y87/LOGIC_OUTS19 INT_R_X33Y87/NW2BEG1 INT_R_X33Y87/SL1END0 INT_R_X33Y88/EL1END0 INT_R_X33Y88/NW2A1 INT_R_X33Y88/SL1BEG0 
pips: CLBLM_R_X33Y87/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X33Y87/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X32Y88/INT_L.NW2END1->>EL1BEG0 INT_R_X33Y87/INT_R.BYP_ALT1->>BYP1 INT_R_X33Y87/INT_R.LOGIC_OUTS19->>NW2BEG1 INT_R_X33Y87/INT_R.SL1END0->>BYP_ALT1 INT_R_X33Y88/INT_R.EL1END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

blink_o_reg_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

blink_o_reg_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

blink_o_reg_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg[27]_i_1_n_0 - 
wires: CLBLM_R_X33Y86/CLBLM_L_COUT CLBLM_R_X33Y86/CLBLM_L_COUT_N CLBLM_R_X33Y87/CLBLM_L_CIN 
pips: CLBLM_R_X33Y86/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

<const0> - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 41, 

count[31] - 
wires: CLBLM_R_X33Y87/CLBLM_IMUX42 CLBLM_R_X33Y87/CLBLM_LOGIC_OUTS4 CLBLM_R_X33Y87/CLBLM_L_D6 CLBLM_R_X33Y87/CLBLM_M_AQ INT_L_X32Y86/ER1BEG1 INT_L_X32Y86/SW2END0 INT_R_X33Y86/ER1END1 INT_R_X33Y86/NR1BEG1 INT_R_X33Y86/SW2A0 INT_R_X33Y87/IMUX42 INT_R_X33Y87/LOGIC_OUTS4 INT_R_X33Y87/NR1END1 INT_R_X33Y87/SW2BEG0 
pips: CLBLM_R_X33Y87/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X33Y87/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X32Y86/INT_L.SW2END0->>ER1BEG1 INT_R_X33Y86/INT_R.ER1END1->>NR1BEG1 INT_R_X33Y87/INT_R.LOGIC_OUTS4->>SW2BEG0 INT_R_X33Y87/INT_R.NR1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count[30] - 
wires: CLBLM_R_X33Y87/CLBLM_IMUX34 CLBLM_R_X33Y87/CLBLM_LOGIC_OUTS2 CLBLM_R_X33Y87/CLBLM_L_C6 CLBLM_R_X33Y87/CLBLM_L_CQ INT_R_X33Y87/FAN_ALT7 INT_R_X33Y87/FAN_BOUNCE7 INT_R_X33Y87/IMUX34 INT_R_X33Y87/LOGIC_OUTS2 
pips: CLBLM_R_X33Y87/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X33Y87/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X33Y87/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X33Y87/INT_R.FAN_BOUNCE7->>IMUX34 INT_R_X33Y87/INT_R.LOGIC_OUTS2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count[29] - 
wires: CLBLM_R_X33Y87/CLBLM_IMUX13 CLBLM_R_X33Y87/CLBLM_LOGIC_OUTS1 CLBLM_R_X33Y87/CLBLM_L_B6 CLBLM_R_X33Y87/CLBLM_L_BQ INT_R_X33Y87/FAN_ALT3 INT_R_X33Y87/FAN_BOUNCE3 INT_R_X33Y87/IMUX13 INT_R_X33Y87/LOGIC_OUTS1 INT_R_X33Y87/NL1BEG0 INT_R_X33Y87/NL1END_S3_0 INT_R_X33Y88/NL1END0 
pips: CLBLM_R_X33Y87/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X33Y87/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X33Y87/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X33Y87/INT_R.FAN_BOUNCE3->>IMUX13 INT_R_X33Y87/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X33Y87/INT_R.NL1END_S3_0->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count[28] - 
wires: CLBLM_R_X33Y87/CLBLM_IMUX5 CLBLM_R_X33Y87/CLBLM_LOGIC_OUTS0 CLBLM_R_X33Y87/CLBLM_L_A6 CLBLM_R_X33Y87/CLBLM_L_AQ INT_R_X33Y87/IMUX5 INT_R_X33Y87/LOGIC_OUTS0 INT_R_X33Y87/NL1BEG_N3 
pips: CLBLM_R_X33Y87/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X33Y87/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X33Y87/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X33Y87/INT_R.NL1BEG_N3->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count[3]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count[0] - 
wires: CLBLM_R_X33Y80/CLBLM_BYP0 CLBLM_R_X33Y80/CLBLM_IMUX0 CLBLM_R_X33Y80/CLBLM_LOGIC_OUTS0 CLBLM_R_X33Y80/CLBLM_L_A3 CLBLM_R_X33Y80/CLBLM_L_AQ CLBLM_R_X33Y80/CLBLM_L_AX INT_R_X33Y80/BYP0 INT_R_X33Y80/BYP_ALT0 INT_R_X33Y80/IMUX0 INT_R_X33Y80/LOGIC_OUTS0 
pips: CLBLM_R_X33Y80/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X33Y80/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X33Y80/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X33Y80/INT_R.BYP_ALT0->>BYP0 INT_R_X33Y80/INT_R.LOGIC_OUTS0->>BYP_ALT0 INT_R_X33Y80/INT_R.LOGIC_OUTS0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

count_reg[3]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count[10] - 
wires: CLBLM_R_X33Y82/CLBLM_IMUX34 CLBLM_R_X33Y82/CLBLM_LOGIC_OUTS2 CLBLM_R_X33Y82/CLBLM_L_C6 CLBLM_R_X33Y82/CLBLM_L_CQ INT_R_X33Y82/FAN_ALT7 INT_R_X33Y82/FAN_BOUNCE7 INT_R_X33Y82/IMUX34 INT_R_X33Y82/LOGIC_OUTS2 
pips: CLBLM_R_X33Y82/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X33Y82/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X33Y82/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X33Y82/INT_R.FAN_BOUNCE7->>IMUX34 INT_R_X33Y82/INT_R.LOGIC_OUTS2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg[11]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count[11] - 
wires: CLBLM_R_X33Y82/CLBLM_IMUX42 CLBLM_R_X33Y82/CLBLM_LOGIC_OUTS3 CLBLM_R_X33Y82/CLBLM_L_D6 CLBLM_R_X33Y82/CLBLM_L_DQ INT_R_X33Y82/IMUX42 INT_R_X33Y82/LOGIC_OUTS3 INT_R_X33Y82/SR1BEG_S0 
pips: CLBLM_R_X33Y82/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X33Y82/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_R_X33Y82/INT_R.LOGIC_OUTS3->>SR1BEG_S0 INT_R_X33Y82/INT_R.SR1BEG_S0->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg[11]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg[11]_i_1_n_0 - 
wires: CLBLM_R_X33Y82/CLBLM_L_COUT CLBLM_R_X33Y82/CLBLM_L_COUT_N CLBLM_R_X33Y83/CLBLM_L_CIN 
pips: CLBLM_R_X33Y82/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg[11]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg[11]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg[7]_i_1_n_0 - 
wires: CLBLM_R_X33Y81/CLBLM_L_COUT CLBLM_R_X33Y81/CLBLM_L_COUT_N CLBLM_R_X33Y82/CLBLM_L_CIN 
pips: CLBLM_R_X33Y81/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count[9] - 
wires: CLBLM_R_X33Y82/CLBLM_IMUX13 CLBLM_R_X33Y82/CLBLM_LOGIC_OUTS1 CLBLM_R_X33Y82/CLBLM_L_B6 CLBLM_R_X33Y82/CLBLM_L_BQ INT_R_X33Y82/FAN_ALT3 INT_R_X33Y82/FAN_BOUNCE3 INT_R_X33Y82/IMUX13 INT_R_X33Y82/LOGIC_OUTS1 INT_R_X33Y82/NL1BEG0 INT_R_X33Y82/NL1END_S3_0 INT_R_X33Y83/NL1END0 
pips: CLBLM_R_X33Y82/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X33Y82/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X33Y82/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X33Y82/INT_R.FAN_BOUNCE3->>IMUX13 INT_R_X33Y82/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X33Y82/INT_R.NL1END_S3_0->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count[8] - 
wires: CLBLM_R_X33Y82/CLBLM_IMUX5 CLBLM_R_X33Y82/CLBLM_LOGIC_OUTS0 CLBLM_R_X33Y82/CLBLM_L_A6 CLBLM_R_X33Y82/CLBLM_L_AQ INT_R_X33Y82/IMUX5 INT_R_X33Y82/LOGIC_OUTS0 INT_R_X33Y82/NL1BEG_N3 
pips: CLBLM_R_X33Y82/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X33Y82/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X33Y82/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X33Y82/INT_R.NL1BEG_N3->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count[12] - 
wires: CLBLM_R_X33Y83/CLBLM_IMUX5 CLBLM_R_X33Y83/CLBLM_LOGIC_OUTS0 CLBLM_R_X33Y83/CLBLM_L_A6 CLBLM_R_X33Y83/CLBLM_L_AQ INT_R_X33Y83/IMUX5 INT_R_X33Y83/LOGIC_OUTS0 INT_R_X33Y83/NL1BEG_N3 
pips: CLBLM_R_X33Y83/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X33Y83/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X33Y83/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X33Y83/INT_R.NL1BEG_N3->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg[15]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count[13] - 
wires: CLBLM_R_X33Y83/CLBLM_IMUX13 CLBLM_R_X33Y83/CLBLM_LOGIC_OUTS1 CLBLM_R_X33Y83/CLBLM_L_B6 CLBLM_R_X33Y83/CLBLM_L_BQ INT_R_X33Y83/FAN_ALT3 INT_R_X33Y83/FAN_BOUNCE3 INT_R_X33Y83/IMUX13 INT_R_X33Y83/LOGIC_OUTS1 INT_R_X33Y83/NL1BEG0 INT_R_X33Y83/NL1END_S3_0 INT_R_X33Y84/NL1END0 
pips: CLBLM_R_X33Y83/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X33Y83/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X33Y83/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X33Y83/INT_R.FAN_BOUNCE3->>IMUX13 INT_R_X33Y83/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X33Y83/INT_R.NL1END_S3_0->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg[15]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count[14] - 
wires: CLBLM_R_X33Y83/CLBLM_IMUX34 CLBLM_R_X33Y83/CLBLM_LOGIC_OUTS2 CLBLM_R_X33Y83/CLBLM_L_C6 CLBLM_R_X33Y83/CLBLM_L_CQ INT_R_X33Y83/FAN_ALT7 INT_R_X33Y83/FAN_BOUNCE7 INT_R_X33Y83/IMUX34 INT_R_X33Y83/LOGIC_OUTS2 
pips: CLBLM_R_X33Y83/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X33Y83/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X33Y83/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X33Y83/INT_R.FAN_BOUNCE7->>IMUX34 INT_R_X33Y83/INT_R.LOGIC_OUTS2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg[15]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count[15] - 
wires: CLBLM_R_X33Y83/CLBLM_IMUX42 CLBLM_R_X33Y83/CLBLM_LOGIC_OUTS3 CLBLM_R_X33Y83/CLBLM_L_D6 CLBLM_R_X33Y83/CLBLM_L_DQ INT_R_X33Y83/IMUX42 INT_R_X33Y83/LOGIC_OUTS3 INT_R_X33Y83/SR1BEG_S0 
pips: CLBLM_R_X33Y83/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X33Y83/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_R_X33Y83/INT_R.LOGIC_OUTS3->>SR1BEG_S0 INT_R_X33Y83/INT_R.SR1BEG_S0->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg[15]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg[15]_i_1_n_0 - 
wires: CLBLM_R_X33Y83/CLBLM_L_COUT CLBLM_R_X33Y83/CLBLM_L_COUT_N CLBLM_R_X33Y84/CLBLM_L_CIN 
pips: CLBLM_R_X33Y83/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count[16] - 
wires: CLBLM_R_X33Y84/CLBLM_IMUX5 CLBLM_R_X33Y84/CLBLM_LOGIC_OUTS0 CLBLM_R_X33Y84/CLBLM_L_A6 CLBLM_R_X33Y84/CLBLM_L_AQ INT_R_X33Y84/IMUX5 INT_R_X33Y84/LOGIC_OUTS0 INT_R_X33Y84/NL1BEG_N3 
pips: CLBLM_R_X33Y84/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X33Y84/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X33Y84/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X33Y84/INT_R.NL1BEG_N3->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg[19]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count[17] - 
wires: CLBLM_R_X33Y84/CLBLM_IMUX13 CLBLM_R_X33Y84/CLBLM_LOGIC_OUTS1 CLBLM_R_X33Y84/CLBLM_L_B6 CLBLM_R_X33Y84/CLBLM_L_BQ INT_R_X33Y84/FAN_ALT3 INT_R_X33Y84/FAN_BOUNCE3 INT_R_X33Y84/IMUX13 INT_R_X33Y84/LOGIC_OUTS1 INT_R_X33Y84/NL1BEG0 INT_R_X33Y84/NL1END_S3_0 INT_R_X33Y85/NL1END0 
pips: CLBLM_R_X33Y84/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X33Y84/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X33Y84/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X33Y84/INT_R.FAN_BOUNCE3->>IMUX13 INT_R_X33Y84/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X33Y84/INT_R.NL1END_S3_0->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg[19]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count[18] - 
wires: CLBLM_R_X33Y84/CLBLM_IMUX34 CLBLM_R_X33Y84/CLBLM_LOGIC_OUTS2 CLBLM_R_X33Y84/CLBLM_L_C6 CLBLM_R_X33Y84/CLBLM_L_CQ INT_R_X33Y84/FAN_ALT7 INT_R_X33Y84/FAN_BOUNCE7 INT_R_X33Y84/IMUX34 INT_R_X33Y84/LOGIC_OUTS2 
pips: CLBLM_R_X33Y84/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X33Y84/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X33Y84/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X33Y84/INT_R.FAN_BOUNCE7->>IMUX34 INT_R_X33Y84/INT_R.LOGIC_OUTS2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg[19]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count[19] - 
wires: CLBLM_R_X33Y84/CLBLM_IMUX42 CLBLM_R_X33Y84/CLBLM_LOGIC_OUTS3 CLBLM_R_X33Y84/CLBLM_L_D6 CLBLM_R_X33Y84/CLBLM_L_DQ INT_R_X33Y84/IMUX42 INT_R_X33Y84/LOGIC_OUTS3 INT_R_X33Y84/SR1BEG_S0 
pips: CLBLM_R_X33Y84/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X33Y84/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_R_X33Y84/INT_R.LOGIC_OUTS3->>SR1BEG_S0 INT_R_X33Y84/INT_R.SR1BEG_S0->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg[19]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg[19]_i_1_n_0 - 
wires: CLBLM_R_X33Y84/CLBLM_L_COUT CLBLM_R_X33Y84/CLBLM_L_COUT_N CLBLM_R_X33Y85/CLBLM_L_CIN 
pips: CLBLM_R_X33Y84/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count[1] - 
wires: CLBLM_R_X33Y80/CLBLM_IMUX13 CLBLM_R_X33Y80/CLBLM_LOGIC_OUTS1 CLBLM_R_X33Y80/CLBLM_L_B6 CLBLM_R_X33Y80/CLBLM_L_BQ INT_R_X33Y80/FAN_ALT3 INT_R_X33Y80/FAN_BOUNCE3 INT_R_X33Y80/IMUX13 INT_R_X33Y80/LOGIC_OUTS1 INT_R_X33Y80/NL1BEG0 INT_R_X33Y80/NL1END_S3_0 INT_R_X33Y81/NL1END0 
pips: CLBLM_R_X33Y80/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X33Y80/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X33Y80/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X33Y80/INT_R.FAN_BOUNCE3->>IMUX13 INT_R_X33Y80/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X33Y80/INT_R.NL1END_S3_0->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg[3]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count[20] - 
wires: CLBLM_R_X33Y85/CLBLM_IMUX5 CLBLM_R_X33Y85/CLBLM_LOGIC_OUTS0 CLBLM_R_X33Y85/CLBLM_L_A6 CLBLM_R_X33Y85/CLBLM_L_AQ INT_R_X33Y85/IMUX5 INT_R_X33Y85/LOGIC_OUTS0 INT_R_X33Y85/NL1BEG_N3 
pips: CLBLM_R_X33Y85/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X33Y85/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X33Y85/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X33Y85/INT_R.NL1BEG_N3->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg[23]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count[21] - 
wires: CLBLM_R_X33Y85/CLBLM_IMUX13 CLBLM_R_X33Y85/CLBLM_LOGIC_OUTS1 CLBLM_R_X33Y85/CLBLM_L_B6 CLBLM_R_X33Y85/CLBLM_L_BQ INT_R_X33Y85/FAN_ALT3 INT_R_X33Y85/FAN_BOUNCE3 INT_R_X33Y85/IMUX13 INT_R_X33Y85/LOGIC_OUTS1 INT_R_X33Y85/NL1BEG0 INT_R_X33Y85/NL1END_S3_0 INT_R_X33Y86/NL1END0 
pips: CLBLM_R_X33Y85/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X33Y85/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X33Y85/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X33Y85/INT_R.FAN_BOUNCE3->>IMUX13 INT_R_X33Y85/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X33Y85/INT_R.NL1END_S3_0->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg[23]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count[22] - 
wires: CLBLM_R_X33Y85/CLBLM_IMUX34 CLBLM_R_X33Y85/CLBLM_LOGIC_OUTS2 CLBLM_R_X33Y85/CLBLM_L_C6 CLBLM_R_X33Y85/CLBLM_L_CQ INT_R_X33Y85/FAN_ALT7 INT_R_X33Y85/FAN_BOUNCE7 INT_R_X33Y85/IMUX34 INT_R_X33Y85/LOGIC_OUTS2 
pips: CLBLM_R_X33Y85/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X33Y85/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X33Y85/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X33Y85/INT_R.FAN_BOUNCE7->>IMUX34 INT_R_X33Y85/INT_R.LOGIC_OUTS2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg[23]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count[23] - 
wires: CLBLM_R_X33Y85/CLBLM_IMUX42 CLBLM_R_X33Y85/CLBLM_LOGIC_OUTS3 CLBLM_R_X33Y85/CLBLM_L_D6 CLBLM_R_X33Y85/CLBLM_L_DQ INT_R_X33Y85/IMUX42 INT_R_X33Y85/LOGIC_OUTS3 INT_R_X33Y85/SR1BEG_S0 
pips: CLBLM_R_X33Y85/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X33Y85/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_R_X33Y85/INT_R.LOGIC_OUTS3->>SR1BEG_S0 INT_R_X33Y85/INT_R.SR1BEG_S0->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg[23]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg[23]_i_1_n_0 - 
wires: CLBLM_R_X33Y85/CLBLM_L_COUT CLBLM_R_X33Y85/CLBLM_L_COUT_N CLBLM_R_X33Y86/CLBLM_L_CIN 
pips: CLBLM_R_X33Y85/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count[24] - 
wires: CLBLM_R_X33Y86/CLBLM_IMUX5 CLBLM_R_X33Y86/CLBLM_LOGIC_OUTS0 CLBLM_R_X33Y86/CLBLM_L_A6 CLBLM_R_X33Y86/CLBLM_L_AQ INT_R_X33Y86/IMUX5 INT_R_X33Y86/LOGIC_OUTS0 INT_R_X33Y86/NL1BEG_N3 
pips: CLBLM_R_X33Y86/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X33Y86/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X33Y86/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X33Y86/INT_R.NL1BEG_N3->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg[27]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count[25] - 
wires: CLBLM_R_X33Y86/CLBLM_IMUX13 CLBLM_R_X33Y86/CLBLM_LOGIC_OUTS1 CLBLM_R_X33Y86/CLBLM_L_B6 CLBLM_R_X33Y86/CLBLM_L_BQ INT_R_X33Y86/FAN_ALT3 INT_R_X33Y86/FAN_BOUNCE3 INT_R_X33Y86/IMUX13 INT_R_X33Y86/LOGIC_OUTS1 INT_R_X33Y86/NL1BEG0 INT_R_X33Y86/NL1END_S3_0 INT_R_X33Y87/NL1END0 
pips: CLBLM_R_X33Y86/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X33Y86/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X33Y86/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X33Y86/INT_R.FAN_BOUNCE3->>IMUX13 INT_R_X33Y86/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X33Y86/INT_R.NL1END_S3_0->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg[27]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count[26] - 
wires: CLBLM_R_X33Y86/CLBLM_IMUX34 CLBLM_R_X33Y86/CLBLM_LOGIC_OUTS2 CLBLM_R_X33Y86/CLBLM_L_C6 CLBLM_R_X33Y86/CLBLM_L_CQ INT_R_X33Y86/FAN_ALT7 INT_R_X33Y86/FAN_BOUNCE7 INT_R_X33Y86/IMUX34 INT_R_X33Y86/LOGIC_OUTS2 
pips: CLBLM_R_X33Y86/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X33Y86/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X33Y86/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X33Y86/INT_R.FAN_BOUNCE7->>IMUX34 INT_R_X33Y86/INT_R.LOGIC_OUTS2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg[27]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count[27] - 
wires: CLBLM_R_X33Y86/CLBLM_IMUX42 CLBLM_R_X33Y86/CLBLM_LOGIC_OUTS3 CLBLM_R_X33Y86/CLBLM_L_D6 CLBLM_R_X33Y86/CLBLM_L_DQ INT_R_X33Y86/IMUX42 INT_R_X33Y86/LOGIC_OUTS3 INT_R_X33Y86/SR1BEG_S0 
pips: CLBLM_R_X33Y86/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X33Y86/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_R_X33Y86/INT_R.LOGIC_OUTS3->>SR1BEG_S0 INT_R_X33Y86/INT_R.SR1BEG_S0->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg[27]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count[2] - 
wires: CLBLM_R_X33Y80/CLBLM_IMUX34 CLBLM_R_X33Y80/CLBLM_LOGIC_OUTS2 CLBLM_R_X33Y80/CLBLM_L_C6 CLBLM_R_X33Y80/CLBLM_L_CQ INT_R_X33Y80/FAN_ALT7 INT_R_X33Y80/FAN_BOUNCE7 INT_R_X33Y80/IMUX34 INT_R_X33Y80/LOGIC_OUTS2 
pips: CLBLM_R_X33Y80/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X33Y80/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X33Y80/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X33Y80/INT_R.FAN_BOUNCE7->>IMUX34 INT_R_X33Y80/INT_R.LOGIC_OUTS2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg[3]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count[3] - 
wires: CLBLM_R_X33Y80/CLBLM_IMUX42 CLBLM_R_X33Y80/CLBLM_LOGIC_OUTS3 CLBLM_R_X33Y80/CLBLM_L_D6 CLBLM_R_X33Y80/CLBLM_L_DQ INT_R_X33Y80/IMUX42 INT_R_X33Y80/LOGIC_OUTS3 INT_R_X33Y80/SR1BEG_S0 
pips: CLBLM_R_X33Y80/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X33Y80/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_R_X33Y80/INT_R.LOGIC_OUTS3->>SR1BEG_S0 INT_R_X33Y80/INT_R.SR1BEG_S0->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg[3]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg[3]_i_1_n_0 - 
wires: CLBLM_R_X33Y80/CLBLM_L_COUT CLBLM_R_X33Y80/CLBLM_L_COUT_N CLBLM_R_X33Y81/CLBLM_L_CIN 
pips: CLBLM_R_X33Y80/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count[4] - 
wires: CLBLM_R_X33Y81/CLBLM_IMUX5 CLBLM_R_X33Y81/CLBLM_LOGIC_OUTS0 CLBLM_R_X33Y81/CLBLM_L_A6 CLBLM_R_X33Y81/CLBLM_L_AQ INT_R_X33Y81/IMUX5 INT_R_X33Y81/LOGIC_OUTS0 INT_R_X33Y81/NL1BEG_N3 
pips: CLBLM_R_X33Y81/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X33Y81/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X33Y81/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X33Y81/INT_R.NL1BEG_N3->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg[7]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count[5] - 
wires: CLBLM_R_X33Y81/CLBLM_IMUX13 CLBLM_R_X33Y81/CLBLM_LOGIC_OUTS1 CLBLM_R_X33Y81/CLBLM_L_B6 CLBLM_R_X33Y81/CLBLM_L_BQ INT_R_X33Y81/FAN_ALT3 INT_R_X33Y81/FAN_BOUNCE3 INT_R_X33Y81/IMUX13 INT_R_X33Y81/LOGIC_OUTS1 INT_R_X33Y81/NL1BEG0 INT_R_X33Y81/NL1END_S3_0 INT_R_X33Y82/NL1END0 
pips: CLBLM_R_X33Y81/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X33Y81/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X33Y81/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X33Y81/INT_R.FAN_BOUNCE3->>IMUX13 INT_R_X33Y81/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X33Y81/INT_R.NL1END_S3_0->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg[7]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count[6] - 
wires: CLBLM_R_X33Y81/CLBLM_IMUX34 CLBLM_R_X33Y81/CLBLM_LOGIC_OUTS2 CLBLM_R_X33Y81/CLBLM_L_C6 CLBLM_R_X33Y81/CLBLM_L_CQ INT_R_X33Y81/FAN_ALT7 INT_R_X33Y81/FAN_BOUNCE7 INT_R_X33Y81/IMUX34 INT_R_X33Y81/LOGIC_OUTS2 
pips: CLBLM_R_X33Y81/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X33Y81/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X33Y81/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X33Y81/INT_R.FAN_BOUNCE7->>IMUX34 INT_R_X33Y81/INT_R.LOGIC_OUTS2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg[7]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count[7] - 
wires: CLBLM_R_X33Y81/CLBLM_IMUX42 CLBLM_R_X33Y81/CLBLM_LOGIC_OUTS3 CLBLM_R_X33Y81/CLBLM_L_D6 CLBLM_R_X33Y81/CLBLM_L_DQ INT_R_X33Y81/IMUX42 INT_R_X33Y81/LOGIC_OUTS3 INT_R_X33Y81/SR1BEG_S0 
pips: CLBLM_R_X33Y81/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X33Y81/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_R_X33Y81/INT_R.LOGIC_OUTS3->>SR1BEG_S0 INT_R_X33Y81/INT_R.SR1BEG_S0->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg[7]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 


####################################################
# Bels
SLICE_X55Y87/DFF - 
CLASS: bel, 
NAME: SLICE_X55Y87/DFF, 
TYPE: REG_INIT, 

SLICE_X55Y87/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X55Y87/CARRY4, 
TYPE: CARRY4, 

SLICE_X55Y80/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A4))+((~A3)*A4) , 
NAME: SLICE_X55Y80/A6LUT, 
TYPE: LUT6, 

SLICE_X55Y80/AFF - 
CLASS: bel, 
NAME: SLICE_X55Y80/AFF, 
TYPE: REG_INIT, 

SLICE_X55Y82/CFF - 
CLASS: bel, 
NAME: SLICE_X55Y82/CFF, 
TYPE: REG_INIT, 

SLICE_X55Y82/DFF - 
CLASS: bel, 
NAME: SLICE_X55Y82/DFF, 
TYPE: REG_INIT, 

SLICE_X55Y82/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X55Y82/CARRY4, 
TYPE: CARRY4, 

SLICE_X55Y83/AFF - 
CLASS: bel, 
NAME: SLICE_X55Y83/AFF, 
TYPE: REG_INIT, 

SLICE_X55Y83/BFF - 
CLASS: bel, 
NAME: SLICE_X55Y83/BFF, 
TYPE: REG_INIT, 

SLICE_X55Y83/CFF - 
CLASS: bel, 
NAME: SLICE_X55Y83/CFF, 
TYPE: REG_INIT, 

SLICE_X55Y83/DFF - 
CLASS: bel, 
NAME: SLICE_X55Y83/DFF, 
TYPE: REG_INIT, 

SLICE_X55Y83/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X55Y83/CARRY4, 
TYPE: CARRY4, 

SLICE_X55Y84/AFF - 
CLASS: bel, 
NAME: SLICE_X55Y84/AFF, 
TYPE: REG_INIT, 

SLICE_X55Y84/BFF - 
CLASS: bel, 
NAME: SLICE_X55Y84/BFF, 
TYPE: REG_INIT, 

SLICE_X55Y84/CFF - 
CLASS: bel, 
NAME: SLICE_X55Y84/CFF, 
TYPE: REG_INIT, 

SLICE_X55Y84/DFF - 
CLASS: bel, 
NAME: SLICE_X55Y84/DFF, 
TYPE: REG_INIT, 

SLICE_X55Y84/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X55Y84/CARRY4, 
TYPE: CARRY4, 

SLICE_X55Y80/BFF - 
CLASS: bel, 
NAME: SLICE_X55Y80/BFF, 
TYPE: REG_INIT, 

SLICE_X55Y85/AFF - 
CLASS: bel, 
NAME: SLICE_X55Y85/AFF, 
TYPE: REG_INIT, 

SLICE_X55Y85/BFF - 
CLASS: bel, 
NAME: SLICE_X55Y85/BFF, 
TYPE: REG_INIT, 

SLICE_X55Y85/CFF - 
CLASS: bel, 
NAME: SLICE_X55Y85/CFF, 
TYPE: REG_INIT, 

SLICE_X55Y85/DFF - 
CLASS: bel, 
NAME: SLICE_X55Y85/DFF, 
TYPE: REG_INIT, 

SLICE_X55Y85/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X55Y85/CARRY4, 
TYPE: CARRY4, 

SLICE_X55Y86/AFF - 
CLASS: bel, 
NAME: SLICE_X55Y86/AFF, 
TYPE: REG_INIT, 

SLICE_X55Y86/BFF - 
CLASS: bel, 
NAME: SLICE_X55Y86/BFF, 
TYPE: REG_INIT, 

SLICE_X55Y86/CFF - 
CLASS: bel, 
NAME: SLICE_X55Y86/CFF, 
TYPE: REG_INIT, 

SLICE_X55Y86/DFF - 
CLASS: bel, 
NAME: SLICE_X55Y86/DFF, 
TYPE: REG_INIT, 

SLICE_X55Y86/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X55Y86/CARRY4, 
TYPE: CARRY4, 

SLICE_X55Y87/AFF - 
CLASS: bel, 
NAME: SLICE_X55Y87/AFF, 
TYPE: REG_INIT, 

SLICE_X55Y87/BFF - 
CLASS: bel, 
NAME: SLICE_X55Y87/BFF, 
TYPE: REG_INIT, 

SLICE_X55Y80/CFF - 
CLASS: bel, 
NAME: SLICE_X55Y80/CFF, 
TYPE: REG_INIT, 

SLICE_X55Y87/CFF - 
CLASS: bel, 
NAME: SLICE_X55Y87/CFF, 
TYPE: REG_INIT, 

SLICE_X54Y87/AFF - 
CLASS: bel, 
NAME: SLICE_X54Y87/AFF, 
TYPE: REG_INIT, 

SLICE_X55Y80/DFF - 
CLASS: bel, 
NAME: SLICE_X55Y80/DFF, 
TYPE: REG_INIT, 

SLICE_X55Y80/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X55Y80/CARRY4, 
TYPE: CARRY4, 

SLICE_X55Y81/AFF - 
CLASS: bel, 
NAME: SLICE_X55Y81/AFF, 
TYPE: REG_INIT, 

SLICE_X55Y81/BFF - 
CLASS: bel, 
NAME: SLICE_X55Y81/BFF, 
TYPE: REG_INIT, 

SLICE_X55Y81/CFF - 
CLASS: bel, 
NAME: SLICE_X55Y81/CFF, 
TYPE: REG_INIT, 

SLICE_X55Y81/DFF - 
CLASS: bel, 
NAME: SLICE_X55Y81/DFF, 
TYPE: REG_INIT, 

SLICE_X55Y81/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X55Y81/CARRY4, 
TYPE: CARRY4, 

SLICE_X55Y82/AFF - 
CLASS: bel, 
NAME: SLICE_X55Y82/AFF, 
TYPE: REG_INIT, 

SLICE_X55Y82/BFF - 
CLASS: bel, 
NAME: SLICE_X55Y82/BFF, 
TYPE: REG_INIT, 

