// Seed: 2048354518
module module_0 (
    input supply1 id_0,
    output tri id_1,
    input tri1 id_2,
    output tri id_3,
    input wire id_4
);
  id_6(
      .id_0(1), .id_1(1), .id_2(id_1 == 1), .id_3(id_4 == 1), .id_4(id_2), .id_5(1)
  );
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    input supply1 id_2,
    input tri0 id_3,
    input uwire id_4,
    output wor id_5,
    output uwire id_6,
    input wire id_7,
    input uwire id_8,
    input tri1 id_9,
    output wire id_10
);
  supply1 id_12 = id_7;
  xor (id_6, id_0, id_2, id_9, id_12, id_7, id_3, id_4, id_8);
  module_0(
      id_8, id_10, id_8, id_5, id_0
  );
endmodule
