Time resolution is 1 ps
$finish called at time : 80 ns : File "D:/PJH/Github_clone/Haman3rd_PJH/Verilog/2024_04_29/2024_04_29.srcs/sim_1/new/Full_Adder_4bit_tb.v" Line 22
