# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../exercise1.srcs/sources_1/new/vote_calculator.vhd" \

vhdl2008 xil_defaultlib  \
"../../../../exercise1.srcs/sim_1/new/vote_calculator_test.vhd" \

# Do not sort compile order
nosort
