verilog work "ddc_edid.v"
