0.7
2020.2
May 22 2025
00:13:55
C:/Users/user/PI_controller_single_sided/PI_controller_single_sided.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
C:/Users/user/PI_controller_single_sided/PI_controller_single_sided.srcs/sources_1/new/PI_controller.v,1754965683,verilog,,C:/Users/user/PI_controller_single_sided/PI_controller_single_sided.srcs/sources_1/new/low_pass_filter.v,,PI_controller,,,../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/user/PI_controller_single_sided/PI_controller_single_sided.srcs/sources_1/new/PI_controller_testbench.v,1754965703,verilog,,,,PI_controller_testbench,,,../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/user/PI_controller_single_sided/PI_controller_single_sided.srcs/sources_1/new/low_pass_filter.v,1754839039,verilog,,C:/Users/user/PI_controller_single_sided/PI_controller_single_sided.srcs/sources_1/new/PI_controller_testbench.v,,low_pass_filter,,,../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
