{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1627504938525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1627504938535 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 28 16:42:17 2021 " "Processing started: Wed Jul 28 16:42:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1627504938535 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1627504938535 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dmux1x4 -c dmux1x4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off dmux1x4 -c dmux1x4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1627504938539 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1627504939632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmux1x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dmux1x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmux1x4-Arc_dmux1x4 " "Found design unit 1: dmux1x4-Arc_dmux1x4" {  } { { "dmux1x4.vhd" "" { Text "/home/thiago/VHDL/Dmux1x4/dmux1x4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627504941921 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmux1x4 " "Found entity 1: dmux1x4" {  } { { "dmux1x4.vhd" "" { Text "/home/thiago/VHDL/Dmux1x4/dmux1x4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627504941921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627504941921 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dmux1x4 " "Elaborating entity \"dmux1x4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1627504942189 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en dmux1x4.vhd(14) " "VHDL Process Statement warning at dmux1x4.vhd(14): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dmux1x4.vhd" "" { Text "/home/thiago/VHDL/Dmux1x4/dmux1x4.vhd" 14 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1627504942202 "|dmux1x4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y0 dmux1x4.vhd(12) " "VHDL Process Statement warning at dmux1x4.vhd(12): inferring latch(es) for signal or variable \"y0\", which holds its previous value in one or more paths through the process" {  } { { "dmux1x4.vhd" "" { Text "/home/thiago/VHDL/Dmux1x4/dmux1x4.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1627504942204 "|dmux1x4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y1 dmux1x4.vhd(12) " "VHDL Process Statement warning at dmux1x4.vhd(12): inferring latch(es) for signal or variable \"y1\", which holds its previous value in one or more paths through the process" {  } { { "dmux1x4.vhd" "" { Text "/home/thiago/VHDL/Dmux1x4/dmux1x4.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1627504942204 "|dmux1x4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y2 dmux1x4.vhd(12) " "VHDL Process Statement warning at dmux1x4.vhd(12): inferring latch(es) for signal or variable \"y2\", which holds its previous value in one or more paths through the process" {  } { { "dmux1x4.vhd" "" { Text "/home/thiago/VHDL/Dmux1x4/dmux1x4.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1627504942204 "|dmux1x4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y3 dmux1x4.vhd(12) " "VHDL Process Statement warning at dmux1x4.vhd(12): inferring latch(es) for signal or variable \"y3\", which holds its previous value in one or more paths through the process" {  } { { "dmux1x4.vhd" "" { Text "/home/thiago/VHDL/Dmux1x4/dmux1x4.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1627504942205 "|dmux1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y3 dmux1x4.vhd(12) " "Inferred latch for \"y3\" at dmux1x4.vhd(12)" {  } { { "dmux1x4.vhd" "" { Text "/home/thiago/VHDL/Dmux1x4/dmux1x4.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1627504942206 "|dmux1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2 dmux1x4.vhd(12) " "Inferred latch for \"y2\" at dmux1x4.vhd(12)" {  } { { "dmux1x4.vhd" "" { Text "/home/thiago/VHDL/Dmux1x4/dmux1x4.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1627504942207 "|dmux1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1 dmux1x4.vhd(12) " "Inferred latch for \"y1\" at dmux1x4.vhd(12)" {  } { { "dmux1x4.vhd" "" { Text "/home/thiago/VHDL/Dmux1x4/dmux1x4.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1627504942207 "|dmux1x4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y0 dmux1x4.vhd(12) " "Inferred latch for \"y0\" at dmux1x4.vhd(12)" {  } { { "dmux1x4.vhd" "" { Text "/home/thiago/VHDL/Dmux1x4/dmux1x4.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1627504942208 "|dmux1x4"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y2\$latch y0\$latch " "Duplicate LATCH primitive \"y2\$latch\" merged with LATCH primitive \"y0\$latch\"" {  } { { "dmux1x4.vhd" "" { Text "/home/thiago/VHDL/Dmux1x4/dmux1x4.vhd" 12 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627504943760 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "y3\$latch y1\$latch " "Duplicate LATCH primitive \"y3\$latch\" merged with LATCH primitive \"y1\$latch\"" {  } { { "dmux1x4.vhd" "" { Text "/home/thiago/VHDL/Dmux1x4/dmux1x4.vhd" 12 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1627504943760 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1627504943760 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1627504944662 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1627504944662 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1627504945015 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1627504945015 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1627504945015 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1627504945015 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "618 " "Peak virtual memory: 618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1627504945056 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 28 16:42:25 2021 " "Processing ended: Wed Jul 28 16:42:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1627504945056 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1627504945056 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1627504945056 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1627504945056 ""}
