{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1690396861822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690396861837 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 26 14:40:44 2023 " "Processing started: Wed Jul 26 14:40:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690396861837 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690396861837 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TOP_FPGA -c TOP_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off TOP_FPGA -c TOP_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690396861837 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1690396862834 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1690396862834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ele344/laboratoires/projet2_final/fichiers_vhdl/ual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ele344/laboratoires/projet2_final/fichiers_vhdl/ual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ual-rtl " "Found design unit 1: ual-rtl" {  } { { "../Fichiers_VHDL/ual.vhd" "" { Text "H:/ELE344/Laboratoires/Projet2_final/Fichiers_VHDL/ual.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690396872846 ""} { "Info" "ISGN_ENTITY_NAME" "1 ual " "Found entity 1: ual" {  } { { "../Fichiers_VHDL/ual.vhd" "" { Text "H:/ELE344/Laboratoires/Projet2_final/Fichiers_VHDL/ual.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690396872846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690396872846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ele344/laboratoires/projet2_final/fichiers_vhdl/top_fpga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ele344/laboratoires/projet2_final/fichiers_vhdl/top_fpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_fpga-rtl " "Found design unit 1: top_fpga-rtl" {  } { { "../Fichiers_VHDL/top_fpga.vhd" "" { Text "H:/ELE344/Laboratoires/Projet2_final/Fichiers_VHDL/top_fpga.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690396872950 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_fpga " "Found entity 1: top_fpga" {  } { { "../Fichiers_VHDL/top_fpga.vhd" "" { Text "H:/ELE344/Laboratoires/Projet2_final/Fichiers_VHDL/top_fpga.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690396872950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690396872950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ele344/laboratoires/projet2_final/fichiers_vhdl/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ele344/laboratoires/projet2_final/fichiers_vhdl/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP-structure_interne " "Found design unit 1: TOP-structure_interne" {  } { { "../Fichiers_VHDL/TOP.vhd" "" { Text "H:/ELE344/Laboratoires/Projet2_final/Fichiers_VHDL/TOP.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690396873055 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "../Fichiers_VHDL/TOP.vhd" "" { Text "H:/ELE344/Laboratoires/Projet2_final/Fichiers_VHDL/TOP.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690396873055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690396873055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ele344/laboratoires/projet2_final/fichiers_vhdl/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ele344/laboratoires/projet2_final/fichiers_vhdl/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-RegFile_arch " "Found design unit 1: RegFile-RegFile_arch" {  } { { "../Fichiers_VHDL/regfile.vhd" "" { Text "H:/ELE344/Laboratoires/Projet2_final/Fichiers_VHDL/regfile.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690396873190 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "../Fichiers_VHDL/regfile.vhd" "" { Text "H:/ELE344/Laboratoires/Projet2_final/Fichiers_VHDL/regfile.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690396873190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690396873190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ele344/laboratoires/projet2_final/fichiers_vhdl/mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ele344/laboratoires/projet2_final/fichiers_vhdl/mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS-structure_interne " "Found design unit 1: MIPS-structure_interne" {  } { { "../Fichiers_VHDL/MIPS.vhd" "" { Text "H:/ELE344/Laboratoires/Projet2_final/Fichiers_VHDL/MIPS.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690396873288 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "../Fichiers_VHDL/MIPS.vhd" "" { Text "H:/ELE344/Laboratoires/Projet2_final/Fichiers_VHDL/MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690396873288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690396873288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ele344/laboratoires/projet2_final/fichiers_vhdl/imem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ele344/laboratoires/projet2_final/fichiers_vhdl/imem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imem-imem_arch " "Found design unit 1: imem-imem_arch" {  } { { "../Fichiers_VHDL/imem.vhd" "" { Text "H:/ELE344/Laboratoires/Projet2_final/Fichiers_VHDL/imem.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690396873390 ""} { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "../Fichiers_VHDL/imem.vhd" "" { Text "H:/ELE344/Laboratoires/Projet2_final/Fichiers_VHDL/imem.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690396873390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690396873390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ele344/laboratoires/projet2_final/fichiers_vhdl/dmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ele344/laboratoires/projet2_final/fichiers_vhdl/dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem-dmem_arch " "Found design unit 1: dmem-dmem_arch" {  } { { "../Fichiers_VHDL/dmem.vhd" "" { Text "H:/ELE344/Laboratoires/Projet2_final/Fichiers_VHDL/dmem.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690396873499 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "../Fichiers_VHDL/dmem.vhd" "" { Text "H:/ELE344/Laboratoires/Projet2_final/Fichiers_VHDL/dmem.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690396873499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690396873499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ele344/laboratoires/projet2_final/fichiers_vhdl/dec7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ele344/laboratoires/projet2_final/fichiers_vhdl/dec7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec7seg-dec7seg_archi " "Found design unit 1: dec7seg-dec7seg_archi" {  } { { "../Fichiers_VHDL/dec7seg.vhd" "" { Text "H:/ELE344/Laboratoires/Projet2_final/Fichiers_VHDL/dec7seg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690396873630 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec7seg " "Found entity 1: dec7seg" {  } { { "../Fichiers_VHDL/dec7seg.vhd" "" { Text "H:/ELE344/Laboratoires/Projet2_final/Fichiers_VHDL/dec7seg.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690396873630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690396873630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ele344/laboratoires/projet2_final/fichiers_vhdl/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ele344/laboratoires/projet2_final/fichiers_vhdl/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-structure_interne " "Found design unit 1: datapath-structure_interne" {  } { { "../Fichiers_VHDL/datapath.vhd" "" { Text "H:/ELE344/Laboratoires/Projet2_final/Fichiers_VHDL/datapath.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690396873729 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../Fichiers_VHDL/datapath.vhd" "" { Text "H:/ELE344/Laboratoires/Projet2_final/Fichiers_VHDL/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690396873729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690396873729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ele344/laboratoires/projet2_final/fichiers_vhdl/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ele344/laboratoires/projet2_final/fichiers_vhdl/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-structure_interne " "Found design unit 1: controller-structure_interne" {  } { { "../Fichiers_VHDL/controller.vhd" "" { Text "H:/ELE344/Laboratoires/Projet2_final/Fichiers_VHDL/controller.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690396873843 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../Fichiers_VHDL/controller.vhd" "" { Text "H:/ELE344/Laboratoires/Projet2_final/Fichiers_VHDL/controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690396873843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690396873843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "H:/ELE344/Laboratoires/Projet2_final/TOP_FPGA/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690396873961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690396873961 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_fpga " "Elaborating entity \"top_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1690396874343 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "PC 24 32 top_fpga.vhd(34) " "VHDL Incomplete Partial Association warning at top_fpga.vhd(34): port or argument \"PC\" has 24/32 unassociated elements" {  } { { "../Fichiers_VHDL/top_fpga.vhd" "" { Text "H:/ELE344/Laboratoires/Projet2_final/Fichiers_VHDL/top_fpga.vhd" 34 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1690396874397 "|top_fpga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP TOP:DUT " "Elaborating entity \"TOP\" for hierarchy \"TOP:DUT\"" {  } { { "../Fichiers_VHDL/top_fpga.vhd" "DUT" { Text "H:/ELE344/Laboratoires/Projet2_final/Fichiers_VHDL/top_fpga.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690396874434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "imem TOP:DUT\|imem:imem A:imem_arch " "Elaborating entity \"imem\" using architecture \"A:imem_arch\" for hierarchy \"TOP:DUT\|imem:imem\"" {  } { { "../Fichiers_VHDL/TOP.vhd" "imem" { Text "H:/ELE344/Laboratoires/Projet2_final/Fichiers_VHDL/TOP.vhd" 40 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690396874506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MIPS TOP:DUT\|MIPS:MIPS A:structure_interne " "Elaborating entity \"MIPS\" using architecture \"A:structure_interne\" for hierarchy \"TOP:DUT\|MIPS:MIPS\"" {  } { { "../Fichiers_VHDL/TOP.vhd" "MIPS" { Text "H:/ELE344/Laboratoires/Projet2_final/Fichiers_VHDL/TOP.vhd" 52 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690396874590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "controller TOP:DUT\|MIPS:MIPS\|controller:controller A:structure_interne " "Elaborating entity \"controller\" using architecture \"A:structure_interne\" for hierarchy \"TOP:DUT\|MIPS:MIPS\|controller:controller\"" {  } { { "../Fichiers_VHDL/MIPS.vhd" "controller" { Text "H:/ELE344/Laboratoires/Projet2_final/Fichiers_VHDL/MIPS.vhd" 42 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690396874668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "datapath TOP:DUT\|MIPS:MIPS\|datapath:datapath A:structure_interne " "Elaborating entity \"datapath\" using architecture \"A:structure_interne\" for hierarchy \"TOP:DUT\|MIPS:MIPS\|datapath:datapath\"" {  } { { "../Fichiers_VHDL/MIPS.vhd" "datapath" { Text "H:/ELE344/Laboratoires/Projet2_final/Fichiers_VHDL/MIPS.vhd" 66 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690396874776 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sortie_zero datapath.vhd(46) " "Verilog HDL or VHDL warning at datapath.vhd(46): object \"sortie_zero\" assigned a value but never read" {  } { { "../Fichiers_VHDL/datapath.vhd" "" { Text "H:/ELE344/Laboratoires/Projet2_final/Fichiers_VHDL/datapath.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690396874824 "|top_fpga|TOP:DUT|MIPS:MIPS|datapath:datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RegFile TOP:DUT\|MIPS:MIPS\|datapath:datapath\|RegFile:registre A:regfile_arch " "Elaborating entity \"RegFile\" using architecture \"A:regfile_arch\" for hierarchy \"TOP:DUT\|MIPS:MIPS\|datapath:datapath\|RegFile:registre\"" {  } { { "../Fichiers_VHDL/datapath.vhd" "registre" { Text "H:/ELE344/Laboratoires/Projet2_final/Fichiers_VHDL/datapath.vhd" 63 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690396874850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ual TOP:DUT\|MIPS:MIPS\|datapath:datapath\|ual:ALU A:rtl " "Elaborating entity \"ual\" using architecture \"A:rtl\" for hierarchy \"TOP:DUT\|MIPS:MIPS\|datapath:datapath\|ual:ALU\"" {  } { { "../Fichiers_VHDL/datapath.vhd" "ALU" { Text "H:/ELE344/Laboratoires/Projet2_final/Fichiers_VHDL/datapath.vhd" 80 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690396874936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "dmem TOP:DUT\|dmem:dmem A:dmem_arch " "Elaborating entity \"dmem\" using architecture \"A:dmem_arch\" for hierarchy \"TOP:DUT\|dmem:dmem\"" {  } { { "../Fichiers_VHDL/TOP.vhd" "dmem" { Text "H:/ELE344/Laboratoires/Projet2_final/Fichiers_VHDL/TOP.vhd" 74 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690396875017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec7seg dec7seg:dec7seg_0 " "Elaborating entity \"dec7seg\" for hierarchy \"dec7seg:dec7seg_0\"" {  } { { "../Fichiers_VHDL/top_fpga.vhd" "dec7seg_0" { Text "H:/ELE344/Laboratoires/Projet2_final/Fichiers_VHDL/top_fpga.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690396875098 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "TOP:DUT\|MIPS:MIPS\|datapath:datapath\|RegFile:registre\|mem " "RAM logic \"TOP:DUT\|MIPS:MIPS\|datapath:datapath\|RegFile:registre\|mem\" is uninferred due to asynchronous read logic" {  } { { "../Fichiers_VHDL/regfile.vhd" "mem" { Text "H:/ELE344/Laboratoires/Projet2_final/Fichiers_VHDL/regfile.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690396876858 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "TOP:DUT\|dmem:dmem\|mem " "RAM logic \"TOP:DUT\|dmem:dmem\|mem\" is uninferred due to asynchronous read logic" {  } { { "../Fichiers_VHDL/dmem.vhd" "mem" { Text "H:/ELE344/Laboratoires/Projet2_final/Fichiers_VHDL/dmem.vhd" 29 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1690396876858 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1690396876858 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1690396884025 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "790 " "790 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1690396889971 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1690396892892 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690396892892 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7709 " "Implemented 7709 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1690396894853 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1690396894853 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7665 " "Implemented 7665 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1690396894853 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1690396894853 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690396895639 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 26 14:41:35 2023 " "Processing ended: Wed Jul 26 14:41:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690396895639 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690396895639 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690396895639 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1690396895639 ""}
