strict digraph "" {
	node [label="\N"];
	"473:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2ba5b77310>",
		clk_sens=True,
		fillcolor=gold,
		label="473:AL",
		sens="['MRxClk', 'RxReset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['r_PassAll', 'RxStatusWriteLatched_sync2', 'ReceivedPauseFrm', 'OpCodeOK', 'TypeLengthOK', 'RxReset', 'ByteCntEq16']"];
	"474:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2b845fdb90>",
		fillcolor=turquoise,
		label="474:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"473:AL" -> "474:BL"	 [cond="[]",
		lineno=None];
	"481:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2b845fdd90>",
		fillcolor=springgreen,
		label="481:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"482:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2b845fd610>",
		fillcolor=firebrick,
		label="482:NS
ReceivedPauseFrm <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2b845fd610>]",
		style=filled,
		typ=NonblockingSubstitution];
	"481:IF" -> "482:NS"	 [cond="['ByteCntEq16', 'TypeLengthOK', 'OpCodeOK']",
		label="(ByteCntEq16 & TypeLengthOK & OpCodeOK)",
		lineno=481];
	"476:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2b845fe190>",
		fillcolor=firebrick,
		label="476:NS
ReceivedPauseFrm <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2b845fe190>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_473:AL"	 [def_var="['ReceivedPauseFrm']",
		label="Leaf_473:AL"];
	"476:NS" -> "Leaf_473:AL"	 [cond="[]",
		lineno=None];
	"475:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2b845fd510>",
		fillcolor=springgreen,
		label="475:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"474:BL" -> "475:IF"	 [cond="[]",
		lineno=None];
	"478:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2b845fd310>",
		fillcolor=springgreen,
		label="478:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"478:IF" -> "481:IF"	 [cond="['RxStatusWriteLatched_sync2', 'r_PassAll', 'ReceivedPauseFrm', 'r_PassAll']",
		label="!((RxStatusWriteLatched_sync2 & r_PassAll | ReceivedPauseFrm & ~r_PassAll))",
		lineno=478];
	"479:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ba5b61d90>",
		fillcolor=firebrick,
		label="479:NS
ReceivedPauseFrm <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ba5b61d90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"478:IF" -> "479:NS"	 [cond="['RxStatusWriteLatched_sync2', 'r_PassAll', 'ReceivedPauseFrm', 'r_PassAll']",
		label="(RxStatusWriteLatched_sync2 & r_PassAll | ReceivedPauseFrm & ~r_PassAll)",
		lineno=478];
	"475:IF" -> "476:NS"	 [cond="['RxReset']",
		label=RxReset,
		lineno=475];
	"475:IF" -> "478:IF"	 [cond="['RxReset']",
		label="!(RxReset)",
		lineno=475];
	"479:NS" -> "Leaf_473:AL"	 [cond="[]",
		lineno=None];
	"482:NS" -> "Leaf_473:AL"	 [cond="[]",
		lineno=None];
}
