{ "Info" "0" "" "qar.tcl version #1" {  } {  } 0 0 "qar.tcl version #1" 0 0 "0" 0 0 1550868602984 ""}
{ "Info" "0" "" "Including '-use_file_set basic' by default" {  } {  } 0 0 "Including '-use_file_set basic' by default" 0 0 "0" 0 0 1550868603654 ""}
{ "Info" "0" "" "All project revisions will be stored in common archive lab6_toplevel_tmp_archive.qar" {  } {  } 0 0 "All project revisions will be stored in common archive lab6_toplevel_tmp_archive.qar" 0 0 "0" 0 0 1550868603654 ""}
{ "Info" "0" "" "Initializing files for 'lab6_toplevel' revision" {  } {  } 0 0 "Initializing files for 'lab6_toplevel' revision" 0 0 "0" 0 0 1550868603759 ""}
{ "Info" "0" "" "Running Analysis & Elaboration to discover source files" {  } {  } 0 0 "Running Analysis & Elaboration to discover source files" 0 0 "0" 0 0 1550868603778 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1550868606096 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1550868606096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "D:/ece385/git_repo/exp6/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550868615323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1550868615323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "D:/ece385/git_repo/exp6/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550868615335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1550868615335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcmux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCmux " "Found entity 1: PCmux" {  } { { "PCmux.sv" "" { Text "D:/ece385/git_repo/exp6/PCmux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550868615338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1550868615338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "D:/ece385/git_repo/exp6/PC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550868615341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1550868615341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "D:/ece385/git_repo/exp6/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550868615343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1550868615343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_16 " "Found entity 1: reg_16" {  } { { "reg_16.sv" "" { Text "D:/ece385/git_repo/exp6/reg_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550868615347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1550868615347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "D:/ece385/git_repo/exp6/tristate.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550868615349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1550868615349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "D:/ece385/git_repo/exp6/test_memory.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550868615352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1550868615352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "D:/ece385/git_repo/exp6/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550868615355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1550868615355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "D:/ece385/git_repo/exp6/slc3.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550868615358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1550868615358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "memory_contents.sv" "" { Text "D:/ece385/git_repo/exp6/memory_contents.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550868615360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1550868615360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "D:/ece385/git_repo/exp6/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550868615363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1550868615363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_toplevel " "Found entity 1: lab6_toplevel" {  } { { "lab6_toplevel.sv" "" { Text "D:/ece385/git_repo/exp6/lab6_toplevel.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550868615367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1550868615367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "D:/ece385/git_repo/exp6/ISDU.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550868615370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1550868615370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_21.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_21.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_21 " "Found entity 1: mux_21" {  } { { "mux_21.sv" "" { Text "D:/ece385/git_repo/exp6/mux_21.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550868615373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1550868615373 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6_toplevel " "Elaborating entity \"lab6_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1550868615466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slc3 slc3:my_slc " "Elaborating entity \"slc3\" for hierarchy \"slc3:my_slc\"" {  } { { "lab6_toplevel.sv" "my_slc" { Text "D:/ece385/git_repo/exp6/lab6_toplevel.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1550868615592 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ALU 0 slc3.sv(48) " "Net \"ALU\" at slc3.sv(48) has no driver or initial value, using a default initial value '0'" {  } { { "slc3.sv" "" { Text "D:/ece385/git_repo/exp6/slc3.sv" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1550868615606 "|lab6_toplevel|slc3:my_slc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BEN 0 slc3.sv(40) " "Net \"BEN\" at slc3.sv(40) has no driver or initial value, using a default initial value '0'" {  } { { "slc3.sv" "" { Text "D:/ece385/git_repo/exp6/slc3.sv" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1550868615606 "|lab6_toplevel|slc3:my_slc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED slc3.sv(22) " "Output port \"LED\" at slc3.sv(22) has no driver" {  } { { "slc3.sv" "" { Text "D:/ece385/git_repo/exp6/slc3.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1550868615606 "|lab6_toplevel|slc3:my_slc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver slc3:my_slc\|HexDriver:hex_driver3 " "Elaborating entity \"HexDriver\" for hierarchy \"slc3:my_slc\|HexDriver:hex_driver3\"" {  } { { "slc3.sv" "hex_driver3" { Text "D:/ece385/git_repo/exp6/slc3.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1550868615625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath slc3:my_slc\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"slc3:my_slc\|datapath:d0\"" {  } { { "slc3.sv" "d0" { Text "D:/ece385/git_repo/exp6/slc3.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1550868615641 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Data_Out datapath.sv(5) " "Verilog HDL Always Construct warning at datapath.sv(5): inferring latch(es) for variable \"Data_Out\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath.sv" "" { Text "D:/ece385/git_repo/exp6/datapath.sv" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1550868615641 "|lab6_toplevel|slc3:my_slc|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Out\[0\] datapath.sv(5) " "Inferred latch for \"Data_Out\[0\]\" at datapath.sv(5)" {  } { { "datapath.sv" "" { Text "D:/ece385/git_repo/exp6/datapath.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1550868615642 "|lab6_toplevel|slc3:my_slc|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Out\[1\] datapath.sv(5) " "Inferred latch for \"Data_Out\[1\]\" at datapath.sv(5)" {  } { { "datapath.sv" "" { Text "D:/ece385/git_repo/exp6/datapath.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1550868615642 "|lab6_toplevel|slc3:my_slc|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Out\[2\] datapath.sv(5) " "Inferred latch for \"Data_Out\[2\]\" at datapath.sv(5)" {  } { { "datapath.sv" "" { Text "D:/ece385/git_repo/exp6/datapath.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1550868615642 "|lab6_toplevel|slc3:my_slc|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Out\[3\] datapath.sv(5) " "Inferred latch for \"Data_Out\[3\]\" at datapath.sv(5)" {  } { { "datapath.sv" "" { Text "D:/ece385/git_repo/exp6/datapath.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1550868615642 "|lab6_toplevel|slc3:my_slc|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Out\[4\] datapath.sv(5) " "Inferred latch for \"Data_Out\[4\]\" at datapath.sv(5)" {  } { { "datapath.sv" "" { Text "D:/ece385/git_repo/exp6/datapath.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1550868615642 "|lab6_toplevel|slc3:my_slc|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Out\[5\] datapath.sv(5) " "Inferred latch for \"Data_Out\[5\]\" at datapath.sv(5)" {  } { { "datapath.sv" "" { Text "D:/ece385/git_repo/exp6/datapath.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1550868615642 "|lab6_toplevel|slc3:my_slc|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Out\[6\] datapath.sv(5) " "Inferred latch for \"Data_Out\[6\]\" at datapath.sv(5)" {  } { { "datapath.sv" "" { Text "D:/ece385/git_repo/exp6/datapath.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1550868615642 "|lab6_toplevel|slc3:my_slc|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Out\[7\] datapath.sv(5) " "Inferred latch for \"Data_Out\[7\]\" at datapath.sv(5)" {  } { { "datapath.sv" "" { Text "D:/ece385/git_repo/exp6/datapath.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1550868615642 "|lab6_toplevel|slc3:my_slc|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Out\[8\] datapath.sv(5) " "Inferred latch for \"Data_Out\[8\]\" at datapath.sv(5)" {  } { { "datapath.sv" "" { Text "D:/ece385/git_repo/exp6/datapath.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1550868615643 "|lab6_toplevel|slc3:my_slc|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Out\[9\] datapath.sv(5) " "Inferred latch for \"Data_Out\[9\]\" at datapath.sv(5)" {  } { { "datapath.sv" "" { Text "D:/ece385/git_repo/exp6/datapath.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1550868615643 "|lab6_toplevel|slc3:my_slc|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Out\[10\] datapath.sv(5) " "Inferred latch for \"Data_Out\[10\]\" at datapath.sv(5)" {  } { { "datapath.sv" "" { Text "D:/ece385/git_repo/exp6/datapath.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1550868615643 "|lab6_toplevel|slc3:my_slc|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Out\[11\] datapath.sv(5) " "Inferred latch for \"Data_Out\[11\]\" at datapath.sv(5)" {  } { { "datapath.sv" "" { Text "D:/ece385/git_repo/exp6/datapath.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1550868615643 "|lab6_toplevel|slc3:my_slc|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Out\[12\] datapath.sv(5) " "Inferred latch for \"Data_Out\[12\]\" at datapath.sv(5)" {  } { { "datapath.sv" "" { Text "D:/ece385/git_repo/exp6/datapath.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1550868615643 "|lab6_toplevel|slc3:my_slc|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Out\[13\] datapath.sv(5) " "Inferred latch for \"Data_Out\[13\]\" at datapath.sv(5)" {  } { { "datapath.sv" "" { Text "D:/ece385/git_repo/exp6/datapath.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1550868615643 "|lab6_toplevel|slc3:my_slc|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Out\[14\] datapath.sv(5) " "Inferred latch for \"Data_Out\[14\]\" at datapath.sv(5)" {  } { { "datapath.sv" "" { Text "D:/ece385/git_repo/exp6/datapath.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1550868615643 "|lab6_toplevel|slc3:my_slc|datapath:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Out\[15\] datapath.sv(5) " "Inferred latch for \"Data_Out\[15\]\" at datapath.sv(5)" {  } { { "datapath.sv" "" { Text "D:/ece385/git_repo/exp6/datapath.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1550868615643 "|lab6_toplevel|slc3:my_slc|datapath:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO slc3:my_slc\|Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"slc3:my_slc\|Mem2IO:memory_subsystem\"" {  } { { "slc3.sv" "memory_subsystem" { Text "D:/ece385/git_repo/exp6/slc3.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1550868615659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate slc3:my_slc\|tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"slc3:my_slc\|tristate:tr0\"" {  } { { "slc3.sv" "tr0" { Text "D:/ece385/git_repo/exp6/slc3.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1550868615677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU slc3:my_slc\|ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"slc3:my_slc\|ISDU:state_controller\"" {  } { { "slc3.sv" "state_controller" { Text "D:/ece385/git_repo/exp6/slc3.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1550868615693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCmux slc3:my_slc\|PCmux:mux_for_PC " "Elaborating entity \"PCmux\" for hierarchy \"slc3:my_slc\|PCmux:mux_for_PC\"" {  } { { "slc3.sv" "mux_for_PC" { Text "D:/ece385/git_repo/exp6/slc3.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1550868615710 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Data_Out PCmux.sv(5) " "Verilog HDL Always Construct warning at PCmux.sv(5): inferring latch(es) for variable \"Data_Out\", which holds its previous value in one or more paths through the always construct" {  } { { "PCmux.sv" "" { Text "D:/ece385/git_repo/exp6/PCmux.sv" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1550868615711 "|lab6_toplevel|slc3:my_slc|PCmux:mux_for_PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Out\[0\] PCmux.sv(5) " "Inferred latch for \"Data_Out\[0\]\" at PCmux.sv(5)" {  } { { "PCmux.sv" "" { Text "D:/ece385/git_repo/exp6/PCmux.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1550868615711 "|lab6_toplevel|slc3:my_slc|PCmux:mux_for_PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Out\[1\] PCmux.sv(5) " "Inferred latch for \"Data_Out\[1\]\" at PCmux.sv(5)" {  } { { "PCmux.sv" "" { Text "D:/ece385/git_repo/exp6/PCmux.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1550868615712 "|lab6_toplevel|slc3:my_slc|PCmux:mux_for_PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Out\[2\] PCmux.sv(5) " "Inferred latch for \"Data_Out\[2\]\" at PCmux.sv(5)" {  } { { "PCmux.sv" "" { Text "D:/ece385/git_repo/exp6/PCmux.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1550868615712 "|lab6_toplevel|slc3:my_slc|PCmux:mux_for_PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Out\[3\] PCmux.sv(5) " "Inferred latch for \"Data_Out\[3\]\" at PCmux.sv(5)" {  } { { "PCmux.sv" "" { Text "D:/ece385/git_repo/exp6/PCmux.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1550868615712 "|lab6_toplevel|slc3:my_slc|PCmux:mux_for_PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Out\[4\] PCmux.sv(5) " "Inferred latch for \"Data_Out\[4\]\" at PCmux.sv(5)" {  } { { "PCmux.sv" "" { Text "D:/ece385/git_repo/exp6/PCmux.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1550868615712 "|lab6_toplevel|slc3:my_slc|PCmux:mux_for_PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Out\[5\] PCmux.sv(5) " "Inferred latch for \"Data_Out\[5\]\" at PCmux.sv(5)" {  } { { "PCmux.sv" "" { Text "D:/ece385/git_repo/exp6/PCmux.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1550868615712 "|lab6_toplevel|slc3:my_slc|PCmux:mux_for_PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Out\[6\] PCmux.sv(5) " "Inferred latch for \"Data_Out\[6\]\" at PCmux.sv(5)" {  } { { "PCmux.sv" "" { Text "D:/ece385/git_repo/exp6/PCmux.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1550868615712 "|lab6_toplevel|slc3:my_slc|PCmux:mux_for_PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Out\[7\] PCmux.sv(5) " "Inferred latch for \"Data_Out\[7\]\" at PCmux.sv(5)" {  } { { "PCmux.sv" "" { Text "D:/ece385/git_repo/exp6/PCmux.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1550868615712 "|lab6_toplevel|slc3:my_slc|PCmux:mux_for_PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Out\[8\] PCmux.sv(5) " "Inferred latch for \"Data_Out\[8\]\" at PCmux.sv(5)" {  } { { "PCmux.sv" "" { Text "D:/ece385/git_repo/exp6/PCmux.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1550868615712 "|lab6_toplevel|slc3:my_slc|PCmux:mux_for_PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Out\[9\] PCmux.sv(5) " "Inferred latch for \"Data_Out\[9\]\" at PCmux.sv(5)" {  } { { "PCmux.sv" "" { Text "D:/ece385/git_repo/exp6/PCmux.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1550868615712 "|lab6_toplevel|slc3:my_slc|PCmux:mux_for_PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Out\[10\] PCmux.sv(5) " "Inferred latch for \"Data_Out\[10\]\" at PCmux.sv(5)" {  } { { "PCmux.sv" "" { Text "D:/ece385/git_repo/exp6/PCmux.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1550868615712 "|lab6_toplevel|slc3:my_slc|PCmux:mux_for_PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Out\[11\] PCmux.sv(5) " "Inferred latch for \"Data_Out\[11\]\" at PCmux.sv(5)" {  } { { "PCmux.sv" "" { Text "D:/ece385/git_repo/exp6/PCmux.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1550868615713 "|lab6_toplevel|slc3:my_slc|PCmux:mux_for_PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Out\[12\] PCmux.sv(5) " "Inferred latch for \"Data_Out\[12\]\" at PCmux.sv(5)" {  } { { "PCmux.sv" "" { Text "D:/ece385/git_repo/exp6/PCmux.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1550868615713 "|lab6_toplevel|slc3:my_slc|PCmux:mux_for_PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Out\[13\] PCmux.sv(5) " "Inferred latch for \"Data_Out\[13\]\" at PCmux.sv(5)" {  } { { "PCmux.sv" "" { Text "D:/ece385/git_repo/exp6/PCmux.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1550868615713 "|lab6_toplevel|slc3:my_slc|PCmux:mux_for_PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Out\[14\] PCmux.sv(5) " "Inferred latch for \"Data_Out\[14\]\" at PCmux.sv(5)" {  } { { "PCmux.sv" "" { Text "D:/ece385/git_repo/exp6/PCmux.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1550868615713 "|lab6_toplevel|slc3:my_slc|PCmux:mux_for_PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Out\[15\] PCmux.sv(5) " "Inferred latch for \"Data_Out\[15\]\" at PCmux.sv(5)" {  } { { "PCmux.sv" "" { Text "D:/ece385/git_repo/exp6/PCmux.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1550868615713 "|lab6_toplevel|slc3:my_slc|PCmux:mux_for_PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16 slc3:my_slc\|reg_16:PCREG " "Elaborating entity \"reg_16\" for hierarchy \"slc3:my_slc\|reg_16:PCREG\"" {  } { { "slc3.sv" "PCREG" { Text "D:/ece385/git_repo/exp6/slc3.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1550868615729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_21 slc3:my_slc\|mux_21:MDRMUX " "Elaborating entity \"mux_21\" for hierarchy \"slc3:my_slc\|mux_21:MDRMUX\"" {  } { { "slc3.sv" "MDRMUX" { Text "D:/ece385/git_repo/exp6/slc3.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1550868615750 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Data_Out mux_21.sv(5) " "Verilog HDL Always Construct warning at mux_21.sv(5): inferring latch(es) for variable \"Data_Out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_21.sv" "" { Text "D:/ece385/git_repo/exp6/mux_21.sv" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1550868615750 "|lab6_toplevel|slc3:my_slc|mux_21:MDRMUX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:my_test_memory " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:my_test_memory\"" {  } { { "lab6_toplevel.sv" "my_test_memory" { Text "D:/ece385/git_repo/exp6/lab6_toplevel.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1550868615768 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "actual_address test_memory.sv(42) " "Verilog HDL or VHDL warning at test_memory.sv(42): object \"actual_address\" assigned a value but never read" {  } { { "test_memory.sv" "" { Text "D:/ece385/git_repo/exp6/test_memory.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1550868615771 "|lab6_toplevel|test_memory:my_test_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_parser test_memory:my_test_memory\|memory_parser:parser " "Elaborating entity \"memory_parser\" for hierarchy \"test_memory:my_test_memory\|memory_parser:parser\"" {  } { { "test_memory.sv" "parser" { Text "D:/ece385/git_repo/exp6/test_memory.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1550868615818 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "memory_parser " "Entity \"memory_parser\" contains only dangling pins" {  } { { "test_memory.sv" "parser" { Text "D:/ece385/git_repo/exp6/test_memory.sv" 48 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Design Software" 0 -1 1550868615824 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab4_adders_toplevel 24 " "Ignored 24 assignments for entity \"lab4_adders_toplevel\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab4_adders_toplevel -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab4_adders_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550868616115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab4_adders_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab4_adders_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550868616115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab4_adders_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab4_adders_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550868616115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab4_adders_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab4_adders_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550868616115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab4_adders_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab4_adders_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550868616115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab4_adders_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab4_adders_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550868616115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity lab4_adders_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lab4_adders_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550868616115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab4_adders_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab4_adders_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550868616115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab4_adders_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab4_adders_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550868616115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab4_adders_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab4_adders_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550868616115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab4_adders_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab4_adders_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550868616115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab4_adders_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab4_adders_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550868616115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab4_adders_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab4_adders_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550868616115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab4_adders_toplevel -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab4_adders_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550868616115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab4_adders_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab4_adders_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550868616115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab4_adders_toplevel -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab4_adders_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550868616115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab4_adders_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab4_adders_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550868616115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab4_adders_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab4_adders_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550868616115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab4_adders_toplevel -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab4_adders_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550868616115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab4_adders_toplevel -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab4_adders_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550868616115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab4_adders_toplevel -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab4_adders_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550868616115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab4_adders_toplevel -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab4_adders_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550868616115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab4_adders_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab4_adders_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550868616115 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab4_adders_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab4_adders_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1550868616115 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1550868616115 ""}
{ "Info" "0" "" "File Set 'Source control' contains:" { { "Info" "0" "" "Project source and settings files" {  } {  } 0 0 "Project source and settings files" 0 0 "0" 0 0 1550868616988 ""} { "Info" "0" "" "Automatically detected source files" {  } {  } 0 0 "Automatically detected source files" 0 0 "0" 0 0 1550868616988 ""}  } {  } 0 0 "File Set 'Source control' contains:" 0 0 "0" 0 0 1550868616988 ""}
{ "Warning" "0" "" "Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver" {  } {  } 0 0 "Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver" 0 0 "0" 0 0 1550868617036 ""}
{ "Info" "0" "" "Archive will store files relative to the closest common parent directory" {  } {  } 0 0 "Archive will store files relative to the closest common parent directory" 0 0 "0" 0 0 1550868617115 ""}
{ "Info" "IPRJ_ARC_TCL_TCL_USING_COMMON_DIR" "D:/ece385/git_repo/exp6/ " "Using common directory D:/ece385/git_repo/exp6/" {  } {  } 0 13213 "Using common directory %1!s!" 0 0 "Design Software" 0 -1 1550868617139 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "0" 0 0 1550868617255 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "0" 0 0 1550868617255 ""}
{ "Info" "0" "" "Generated archive 'lab6_toplevel_tmp_archive.qar'" {  } {  } 0 0 "Generated archive 'lab6_toplevel_tmp_archive.qar'" 0 0 "0" 0 0 1550868617255 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "0" 0 0 1550868617255 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "0" 0 0 1550868617255 ""}
