{"vcs1":{"timestamp_begin":1695063283.743977353, "rt":0.54, "ut":0.29, "st":0.18}}
{"vcselab":{"timestamp_begin":1695063284.344429409, "rt":0.58, "ut":0.44, "st":0.08}}
{"link":{"timestamp_begin":1695063284.959399814, "rt":0.53, "ut":0.26, "st":0.27}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1695063283.171168424}
{"VCS_COMP_START_TIME": 1695063283.171168424}
{"VCS_COMP_END_TIME": 1695063286.326345647}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R hw2prob5.sv"}
{"vcs1": {"peak_mem": 336224}}
{"stitch_vcselab": {"peak_mem": 222564}}
