[View]
Entity=testbench_for_vga_timing_tb
Architecture=
TopLevelType=2
[file:.\src\top_level.bde]
Enabled=1
[file:.\..\vhdl_src\CRG.vhd]
Enabled=1
[file:.\compile\top_level.vhd]
Generated=TRUE
Enabled=1
[file:.\..\vhdl_src\VGA\VGA_Timing_640x480.vhd]
Enabled=1
[file:.\..\vhdl_src\VGA\VGA_Timer.vhd]
Enabled=1
[file:.\..\vhdl_src\VGA\g_counter.vhd]
Enabled=1
[file:.\TestBench\VGA_Timing_TB.vhd]
Enabled=1
[file:.\TestBench\VGA_Timing_TB_runtest.do]
Enabled=1
[file:.\src\vga_top.bde]
Enabled=1
[file:.\compile\vga_top.vhd]
Generated=TRUE
Enabled=1
[file:.\src\crap.bde]
Enabled=0
