{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707231221784 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707231221784 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb  6 17:53:41 2024 " "Processing started: Tue Feb  6 17:53:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707231221784 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707231221784 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Trigger -c Trigger " "Command: quartus_map --read_settings_files=on --write_settings_files=off Trigger -c Trigger" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707231221784 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707231222012 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707231222012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trigger.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Trigger " "Found entity 1: Trigger" {  } { { "Trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/Trigger.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707231228857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707231228857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d-trigger10.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d-trigger10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 D-Trigger10 " "Found entity 1: D-Trigger10" {  } { { "D-Trigger10.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/D-Trigger10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707231228858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707231228858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d-triggerwithrisingedge.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d-triggerwithrisingedge.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 D-TriggerWithRisingEdge " "Found entity 1: D-TriggerWithRisingEdge" {  } { { "D-TriggerWithRisingEdge.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/D-TriggerWithRisingEdge.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707231228859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707231228859 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Trigger " "Elaborating entity \"Trigger\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707231228886 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d-trigger.bdf 1 1 " "Using design file d-trigger.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 D-Trigger " "Found entity 1: D-Trigger" {  } { { "d-trigger.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/d-trigger.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707231228899 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1707231228899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D-Trigger D-Trigger:inst " "Elaborating entity \"D-Trigger\" for hierarchy \"D-Trigger:inst\"" {  } { { "Trigger.bdf" "inst" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/Trigger.bdf" { { -56 464 560 40 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707231228899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D-TriggerWithRisingEdge D-TriggerWithRisingEdge:inst3 " "Elaborating entity \"D-TriggerWithRisingEdge\" for hierarchy \"D-TriggerWithRisingEdge:inst3\"" {  } { { "Trigger.bdf" "inst3" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/Trigger.bdf" { { -56 328 424 40 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707231228900 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer.bdf 1 1 " "Using design file debouncer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/debouncer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707231228908 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1707231228908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:inst9 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:inst9\"" {  } { { "Trigger.bdf" "inst9" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/Trigger.bdf" { { 304 136 296 400 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707231228909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COMPARE debouncer:inst9\|LPM_COMPARE:inst5 " "Elaborating entity \"LPM_COMPARE\" for hierarchy \"debouncer:inst9\|LPM_COMPARE:inst5\"" {  } { { "debouncer.bdf" "inst5" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/debouncer.bdf" { { 376 536 664 504 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707231228923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "debouncer:inst9\|LPM_COMPARE:inst5 " "Elaborated megafunction instantiation \"debouncer:inst9\|LPM_COMPARE:inst5\"" {  } { { "debouncer.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/debouncer.bdf" { { 376 536 664 504 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707231228923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "debouncer:inst9\|LPM_COMPARE:inst5 " "Instantiated megafunction \"debouncer:inst9\|LPM_COMPARE:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "DATAB 1000000 " "Parameter \"DATAB\" = \"1000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707231228924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707231228924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 23 " "Parameter \"LPM_WIDTH\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707231228924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707231228924 ""}  } { { "debouncer.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/debouncer.bdf" { { 376 536 664 504 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707231228924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_mth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_mth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_mth " "Found entity 1: cmpr_mth" {  } { { "db/cmpr_mth.tdf" "" { Text "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/db/cmpr_mth.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707231228958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707231228958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_mth debouncer:inst9\|LPM_COMPARE:inst5\|cmpr_mth:auto_generated " "Elaborating entity \"cmpr_mth\" for hierarchy \"debouncer:inst9\|LPM_COMPARE:inst5\|cmpr_mth:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/intelfpga/22.1std/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707231228958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER debouncer:inst9\|LPM_COUNTER:inst4 " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"debouncer:inst9\|LPM_COUNTER:inst4\"" {  } { { "debouncer.bdf" "inst4" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/debouncer.bdf" { { 336 320 456 536 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707231228974 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "debouncer:inst9\|LPM_COUNTER:inst4 " "Elaborated megafunction instantiation \"debouncer:inst9\|LPM_COUNTER:inst4\"" {  } { { "debouncer.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/debouncer.bdf" { { 336 320 456 536 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707231228975 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "debouncer:inst9\|LPM_COUNTER:inst4 " "Instantiated megafunction \"debouncer:inst9\|LPM_COUNTER:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 23 " "Parameter \"LPM_WIDTH\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707231228975 ""}  } { { "debouncer.bdf" "" { Schematic "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/debouncer.bdf" { { 336 320 456 536 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707231228975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ig.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ig.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ig " "Found entity 1: cntr_0ig" {  } { { "db/cntr_0ig.tdf" "" { Text "D:/GITEA/GitHub/ES/pcbteach/Lesson_04/db/cntr_0ig.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707231229009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707231229009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ig debouncer:inst9\|LPM_COUNTER:inst4\|cntr_0ig:auto_generated " "Elaborating entity \"cntr_0ig\" for hierarchy \"debouncer:inst9\|LPM_COUNTER:inst4\|cntr_0ig:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/intelfpga/22.1std/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707231229009 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1707231229330 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1707231229643 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707231229643 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707231229666 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707231229666 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1707231229666 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707231229666 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707231229678 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb  6 17:53:49 2024 " "Processing ended: Tue Feb  6 17:53:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707231229678 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707231229678 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707231229678 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707231229678 ""}
