;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* Rec1 */
Rec1__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Rec1__0__MASK EQU 0x40
Rec1__0__PC EQU CYREG_PRT0_PC6
Rec1__0__PORT EQU 0
Rec1__0__SHIFT EQU 6
Rec1__AG EQU CYREG_PRT0_AG
Rec1__AMUX EQU CYREG_PRT0_AMUX
Rec1__BIE EQU CYREG_PRT0_BIE
Rec1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Rec1__BYP EQU CYREG_PRT0_BYP
Rec1__CTL EQU CYREG_PRT0_CTL
Rec1__DM0 EQU CYREG_PRT0_DM0
Rec1__DM1 EQU CYREG_PRT0_DM1
Rec1__DM2 EQU CYREG_PRT0_DM2
Rec1__DR EQU CYREG_PRT0_DR
Rec1__INP_DIS EQU CYREG_PRT0_INP_DIS
Rec1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Rec1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Rec1__LCD_EN EQU CYREG_PRT0_LCD_EN
Rec1__MASK EQU 0x40
Rec1__PORT EQU 0
Rec1__PRT EQU CYREG_PRT0_PRT
Rec1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Rec1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Rec1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Rec1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Rec1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Rec1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Rec1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Rec1__PS EQU CYREG_PRT0_PS
Rec1__SHIFT EQU 6
Rec1__SLW EQU CYREG_PRT0_SLW

/* Rec2 */
Rec2__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Rec2__0__MASK EQU 0x80
Rec2__0__PC EQU CYREG_PRT0_PC7
Rec2__0__PORT EQU 0
Rec2__0__SHIFT EQU 7
Rec2__AG EQU CYREG_PRT0_AG
Rec2__AMUX EQU CYREG_PRT0_AMUX
Rec2__BIE EQU CYREG_PRT0_BIE
Rec2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Rec2__BYP EQU CYREG_PRT0_BYP
Rec2__CTL EQU CYREG_PRT0_CTL
Rec2__DM0 EQU CYREG_PRT0_DM0
Rec2__DM1 EQU CYREG_PRT0_DM1
Rec2__DM2 EQU CYREG_PRT0_DM2
Rec2__DR EQU CYREG_PRT0_DR
Rec2__INP_DIS EQU CYREG_PRT0_INP_DIS
Rec2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Rec2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Rec2__LCD_EN EQU CYREG_PRT0_LCD_EN
Rec2__MASK EQU 0x80
Rec2__PORT EQU 0
Rec2__PRT EQU CYREG_PRT0_PRT
Rec2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Rec2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Rec2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Rec2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Rec2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Rec2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Rec2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Rec2__PS EQU CYREG_PRT0_PS
Rec2__SHIFT EQU 7
Rec2__SLW EQU CYREG_PRT0_SLW

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

/* Dis_A */
Dis_A__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Dis_A__0__MASK EQU 0x04
Dis_A__0__PC EQU CYREG_PRT2_PC2
Dis_A__0__PORT EQU 2
Dis_A__0__SHIFT EQU 2
Dis_A__AG EQU CYREG_PRT2_AG
Dis_A__AMUX EQU CYREG_PRT2_AMUX
Dis_A__BIE EQU CYREG_PRT2_BIE
Dis_A__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Dis_A__BYP EQU CYREG_PRT2_BYP
Dis_A__CTL EQU CYREG_PRT2_CTL
Dis_A__DM0 EQU CYREG_PRT2_DM0
Dis_A__DM1 EQU CYREG_PRT2_DM1
Dis_A__DM2 EQU CYREG_PRT2_DM2
Dis_A__DR EQU CYREG_PRT2_DR
Dis_A__INP_DIS EQU CYREG_PRT2_INP_DIS
Dis_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Dis_A__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Dis_A__LCD_EN EQU CYREG_PRT2_LCD_EN
Dis_A__MASK EQU 0x04
Dis_A__PORT EQU 2
Dis_A__PRT EQU CYREG_PRT2_PRT
Dis_A__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Dis_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Dis_A__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Dis_A__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Dis_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Dis_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Dis_A__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Dis_A__PS EQU CYREG_PRT2_PS
Dis_A__SHIFT EQU 2
Dis_A__SLW EQU CYREG_PRT2_SLW

/* Dis_B */
Dis_B__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Dis_B__0__MASK EQU 0x01
Dis_B__0__PC EQU CYREG_PRT2_PC0
Dis_B__0__PORT EQU 2
Dis_B__0__SHIFT EQU 0
Dis_B__AG EQU CYREG_PRT2_AG
Dis_B__AMUX EQU CYREG_PRT2_AMUX
Dis_B__BIE EQU CYREG_PRT2_BIE
Dis_B__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Dis_B__BYP EQU CYREG_PRT2_BYP
Dis_B__CTL EQU CYREG_PRT2_CTL
Dis_B__DM0 EQU CYREG_PRT2_DM0
Dis_B__DM1 EQU CYREG_PRT2_DM1
Dis_B__DM2 EQU CYREG_PRT2_DM2
Dis_B__DR EQU CYREG_PRT2_DR
Dis_B__INP_DIS EQU CYREG_PRT2_INP_DIS
Dis_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Dis_B__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Dis_B__LCD_EN EQU CYREG_PRT2_LCD_EN
Dis_B__MASK EQU 0x01
Dis_B__PORT EQU 2
Dis_B__PRT EQU CYREG_PRT2_PRT
Dis_B__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Dis_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Dis_B__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Dis_B__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Dis_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Dis_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Dis_B__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Dis_B__PS EQU CYREG_PRT2_PS
Dis_B__SHIFT EQU 0
Dis_B__SLW EQU CYREG_PRT2_SLW

/* Dis_C */
Dis_C__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
Dis_C__0__MASK EQU 0x10
Dis_C__0__PC EQU CYREG_PRT2_PC4
Dis_C__0__PORT EQU 2
Dis_C__0__SHIFT EQU 4
Dis_C__AG EQU CYREG_PRT2_AG
Dis_C__AMUX EQU CYREG_PRT2_AMUX
Dis_C__BIE EQU CYREG_PRT2_BIE
Dis_C__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Dis_C__BYP EQU CYREG_PRT2_BYP
Dis_C__CTL EQU CYREG_PRT2_CTL
Dis_C__DM0 EQU CYREG_PRT2_DM0
Dis_C__DM1 EQU CYREG_PRT2_DM1
Dis_C__DM2 EQU CYREG_PRT2_DM2
Dis_C__DR EQU CYREG_PRT2_DR
Dis_C__INP_DIS EQU CYREG_PRT2_INP_DIS
Dis_C__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Dis_C__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Dis_C__LCD_EN EQU CYREG_PRT2_LCD_EN
Dis_C__MASK EQU 0x10
Dis_C__PORT EQU 2
Dis_C__PRT EQU CYREG_PRT2_PRT
Dis_C__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Dis_C__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Dis_C__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Dis_C__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Dis_C__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Dis_C__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Dis_C__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Dis_C__PS EQU CYREG_PRT2_PS
Dis_C__SHIFT EQU 4
Dis_C__SLW EQU CYREG_PRT2_SLW

/* Dis_D */
Dis_D__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Dis_D__0__MASK EQU 0x40
Dis_D__0__PC EQU CYREG_PRT2_PC6
Dis_D__0__PORT EQU 2
Dis_D__0__SHIFT EQU 6
Dis_D__AG EQU CYREG_PRT2_AG
Dis_D__AMUX EQU CYREG_PRT2_AMUX
Dis_D__BIE EQU CYREG_PRT2_BIE
Dis_D__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Dis_D__BYP EQU CYREG_PRT2_BYP
Dis_D__CTL EQU CYREG_PRT2_CTL
Dis_D__DM0 EQU CYREG_PRT2_DM0
Dis_D__DM1 EQU CYREG_PRT2_DM1
Dis_D__DM2 EQU CYREG_PRT2_DM2
Dis_D__DR EQU CYREG_PRT2_DR
Dis_D__INP_DIS EQU CYREG_PRT2_INP_DIS
Dis_D__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Dis_D__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Dis_D__LCD_EN EQU CYREG_PRT2_LCD_EN
Dis_D__MASK EQU 0x40
Dis_D__PORT EQU 2
Dis_D__PRT EQU CYREG_PRT2_PRT
Dis_D__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Dis_D__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Dis_D__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Dis_D__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Dis_D__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Dis_D__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Dis_D__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Dis_D__PS EQU CYREG_PRT2_PS
Dis_D__SHIFT EQU 6
Dis_D__SLW EQU CYREG_PRT2_SLW

/* Dis_E */
Dis_E__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
Dis_E__0__MASK EQU 0x80
Dis_E__0__PC EQU CYREG_PRT2_PC7
Dis_E__0__PORT EQU 2
Dis_E__0__SHIFT EQU 7
Dis_E__AG EQU CYREG_PRT2_AG
Dis_E__AMUX EQU CYREG_PRT2_AMUX
Dis_E__BIE EQU CYREG_PRT2_BIE
Dis_E__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Dis_E__BYP EQU CYREG_PRT2_BYP
Dis_E__CTL EQU CYREG_PRT2_CTL
Dis_E__DM0 EQU CYREG_PRT2_DM0
Dis_E__DM1 EQU CYREG_PRT2_DM1
Dis_E__DM2 EQU CYREG_PRT2_DM2
Dis_E__DR EQU CYREG_PRT2_DR
Dis_E__INP_DIS EQU CYREG_PRT2_INP_DIS
Dis_E__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Dis_E__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Dis_E__LCD_EN EQU CYREG_PRT2_LCD_EN
Dis_E__MASK EQU 0x80
Dis_E__PORT EQU 2
Dis_E__PRT EQU CYREG_PRT2_PRT
Dis_E__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Dis_E__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Dis_E__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Dis_E__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Dis_E__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Dis_E__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Dis_E__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Dis_E__PS EQU CYREG_PRT2_PS
Dis_E__SHIFT EQU 7
Dis_E__SLW EQU CYREG_PRT2_SLW

/* Dis_F */
Dis_F__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Dis_F__0__MASK EQU 0x02
Dis_F__0__PC EQU CYREG_PRT2_PC1
Dis_F__0__PORT EQU 2
Dis_F__0__SHIFT EQU 1
Dis_F__AG EQU CYREG_PRT2_AG
Dis_F__AMUX EQU CYREG_PRT2_AMUX
Dis_F__BIE EQU CYREG_PRT2_BIE
Dis_F__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Dis_F__BYP EQU CYREG_PRT2_BYP
Dis_F__CTL EQU CYREG_PRT2_CTL
Dis_F__DM0 EQU CYREG_PRT2_DM0
Dis_F__DM1 EQU CYREG_PRT2_DM1
Dis_F__DM2 EQU CYREG_PRT2_DM2
Dis_F__DR EQU CYREG_PRT2_DR
Dis_F__INP_DIS EQU CYREG_PRT2_INP_DIS
Dis_F__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Dis_F__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Dis_F__LCD_EN EQU CYREG_PRT2_LCD_EN
Dis_F__MASK EQU 0x02
Dis_F__PORT EQU 2
Dis_F__PRT EQU CYREG_PRT2_PRT
Dis_F__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Dis_F__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Dis_F__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Dis_F__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Dis_F__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Dis_F__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Dis_F__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Dis_F__PS EQU CYREG_PRT2_PS
Dis_F__SHIFT EQU 1
Dis_F__SLW EQU CYREG_PRT2_SLW

/* Dis_G */
Dis_G__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Dis_G__0__MASK EQU 0x08
Dis_G__0__PC EQU CYREG_PRT2_PC3
Dis_G__0__PORT EQU 2
Dis_G__0__SHIFT EQU 3
Dis_G__AG EQU CYREG_PRT2_AG
Dis_G__AMUX EQU CYREG_PRT2_AMUX
Dis_G__BIE EQU CYREG_PRT2_BIE
Dis_G__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Dis_G__BYP EQU CYREG_PRT2_BYP
Dis_G__CTL EQU CYREG_PRT2_CTL
Dis_G__DM0 EQU CYREG_PRT2_DM0
Dis_G__DM1 EQU CYREG_PRT2_DM1
Dis_G__DM2 EQU CYREG_PRT2_DM2
Dis_G__DR EQU CYREG_PRT2_DR
Dis_G__INP_DIS EQU CYREG_PRT2_INP_DIS
Dis_G__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Dis_G__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Dis_G__LCD_EN EQU CYREG_PRT2_LCD_EN
Dis_G__MASK EQU 0x08
Dis_G__PORT EQU 2
Dis_G__PRT EQU CYREG_PRT2_PRT
Dis_G__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Dis_G__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Dis_G__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Dis_G__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Dis_G__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Dis_G__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Dis_G__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Dis_G__PS EQU CYREG_PRT2_PS
Dis_G__SHIFT EQU 3
Dis_G__SLW EQU CYREG_PRT2_SLW

/* PGA_1 */
PGA_1_SC__BST EQU CYREG_SC0_BST
PGA_1_SC__CLK EQU CYREG_SC0_CLK
PGA_1_SC__CMPINV EQU CYREG_SC_CMPINV
PGA_1_SC__CMPINV_MASK EQU 0x01
PGA_1_SC__CPTR EQU CYREG_SC_CPTR
PGA_1_SC__CPTR_MASK EQU 0x01
PGA_1_SC__CR0 EQU CYREG_SC0_CR0
PGA_1_SC__CR1 EQU CYREG_SC0_CR1
PGA_1_SC__CR2 EQU CYREG_SC0_CR2
PGA_1_SC__MSK EQU CYREG_SC_MSK
PGA_1_SC__MSK_MASK EQU 0x01
PGA_1_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
PGA_1_SC__PM_ACT_MSK EQU 0x01
PGA_1_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
PGA_1_SC__PM_STBY_MSK EQU 0x01
PGA_1_SC__SR EQU CYREG_SC_SR
PGA_1_SC__SR_MASK EQU 0x01
PGA_1_SC__SW0 EQU CYREG_SC0_SW0
PGA_1_SC__SW10 EQU CYREG_SC0_SW10
PGA_1_SC__SW2 EQU CYREG_SC0_SW2
PGA_1_SC__SW3 EQU CYREG_SC0_SW3
PGA_1_SC__SW4 EQU CYREG_SC0_SW4
PGA_1_SC__SW6 EQU CYREG_SC0_SW6
PGA_1_SC__SW7 EQU CYREG_SC0_SW7
PGA_1_SC__SW8 EQU CYREG_SC0_SW8
PGA_1_SC__WRK1 EQU CYREG_SC_WRK1
PGA_1_SC__WRK1_MASK EQU 0x01

/* isr_6 */
isr_6__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_6__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_6__INTC_MASK EQU 0x01
isr_6__INTC_NUMBER EQU 0
isr_6__INTC_PRIOR_NUM EQU 7
isr_6__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_6__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_6__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Buzzer */
Buzzer__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Buzzer__0__MASK EQU 0x08
Buzzer__0__PC EQU CYREG_PRT3_PC3
Buzzer__0__PORT EQU 3
Buzzer__0__SHIFT EQU 3
Buzzer__AG EQU CYREG_PRT3_AG
Buzzer__AMUX EQU CYREG_PRT3_AMUX
Buzzer__BIE EQU CYREG_PRT3_BIE
Buzzer__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Buzzer__BYP EQU CYREG_PRT3_BYP
Buzzer__CTL EQU CYREG_PRT3_CTL
Buzzer__DM0 EQU CYREG_PRT3_DM0
Buzzer__DM1 EQU CYREG_PRT3_DM1
Buzzer__DM2 EQU CYREG_PRT3_DM2
Buzzer__DR EQU CYREG_PRT3_DR
Buzzer__INP_DIS EQU CYREG_PRT3_INP_DIS
Buzzer__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Buzzer__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Buzzer__LCD_EN EQU CYREG_PRT3_LCD_EN
Buzzer__MASK EQU 0x08
Buzzer__PORT EQU 3
Buzzer__PRT EQU CYREG_PRT3_PRT
Buzzer__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Buzzer__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Buzzer__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Buzzer__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Buzzer__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Buzzer__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Buzzer__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Buzzer__PS EQU CYREG_PRT3_PS
Buzzer__SHIFT EQU 3
Buzzer__SLW EQU CYREG_PRT3_SLW

/* Comp_1 */
Comp_1_ctComp__CLK EQU CYREG_CMP3_CLK
Comp_1_ctComp__CMP_MASK EQU 0x08
Comp_1_ctComp__CMP_NUMBER EQU 3
Comp_1_ctComp__CR EQU CYREG_CMP3_CR
Comp_1_ctComp__LUT__CR EQU CYREG_LUT3_CR
Comp_1_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_1_ctComp__LUT__MSK_MASK EQU 0x08
Comp_1_ctComp__LUT__MSK_SHIFT EQU 3
Comp_1_ctComp__LUT__MX EQU CYREG_LUT3_MX
Comp_1_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_1_ctComp__LUT__SR_MASK EQU 0x08
Comp_1_ctComp__LUT__SR_SHIFT EQU 3
Comp_1_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_1_ctComp__PM_ACT_MSK EQU 0x08
Comp_1_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_1_ctComp__PM_STBY_MSK EQU 0x08
Comp_1_ctComp__SW0 EQU CYREG_CMP3_SW0
Comp_1_ctComp__SW2 EQU CYREG_CMP3_SW2
Comp_1_ctComp__SW3 EQU CYREG_CMP3_SW3
Comp_1_ctComp__SW4 EQU CYREG_CMP3_SW4
Comp_1_ctComp__SW6 EQU CYREG_CMP3_SW6
Comp_1_ctComp__TR0 EQU CYREG_CMP3_TR0
Comp_1_ctComp__TR1 EQU CYREG_CMP3_TR1
Comp_1_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP3_TR0
Comp_1_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
Comp_1_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP3_TR1
Comp_1_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
Comp_1_ctComp__WRK EQU CYREG_CMP_WRK
Comp_1_ctComp__WRK_MASK EQU 0x08
Comp_1_ctComp__WRK_SHIFT EQU 3

/* Dis_D1 */
Dis_D1__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Dis_D1__0__MASK EQU 0x80
Dis_D1__0__PC EQU CYREG_PRT1_PC7
Dis_D1__0__PORT EQU 1
Dis_D1__0__SHIFT EQU 7
Dis_D1__AG EQU CYREG_PRT1_AG
Dis_D1__AMUX EQU CYREG_PRT1_AMUX
Dis_D1__BIE EQU CYREG_PRT1_BIE
Dis_D1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Dis_D1__BYP EQU CYREG_PRT1_BYP
Dis_D1__CTL EQU CYREG_PRT1_CTL
Dis_D1__DM0 EQU CYREG_PRT1_DM0
Dis_D1__DM1 EQU CYREG_PRT1_DM1
Dis_D1__DM2 EQU CYREG_PRT1_DM2
Dis_D1__DR EQU CYREG_PRT1_DR
Dis_D1__INP_DIS EQU CYREG_PRT1_INP_DIS
Dis_D1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Dis_D1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Dis_D1__LCD_EN EQU CYREG_PRT1_LCD_EN
Dis_D1__MASK EQU 0x80
Dis_D1__PORT EQU 1
Dis_D1__PRT EQU CYREG_PRT1_PRT
Dis_D1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Dis_D1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Dis_D1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Dis_D1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Dis_D1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Dis_D1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Dis_D1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Dis_D1__PS EQU CYREG_PRT1_PS
Dis_D1__SHIFT EQU 7
Dis_D1__SLW EQU CYREG_PRT1_SLW

/* Dis_D2 */
Dis_D2__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
Dis_D2__0__MASK EQU 0x20
Dis_D2__0__PC EQU CYREG_PRT1_PC5
Dis_D2__0__PORT EQU 1
Dis_D2__0__SHIFT EQU 5
Dis_D2__AG EQU CYREG_PRT1_AG
Dis_D2__AMUX EQU CYREG_PRT1_AMUX
Dis_D2__BIE EQU CYREG_PRT1_BIE
Dis_D2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Dis_D2__BYP EQU CYREG_PRT1_BYP
Dis_D2__CTL EQU CYREG_PRT1_CTL
Dis_D2__DM0 EQU CYREG_PRT1_DM0
Dis_D2__DM1 EQU CYREG_PRT1_DM1
Dis_D2__DM2 EQU CYREG_PRT1_DM2
Dis_D2__DR EQU CYREG_PRT1_DR
Dis_D2__INP_DIS EQU CYREG_PRT1_INP_DIS
Dis_D2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Dis_D2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Dis_D2__LCD_EN EQU CYREG_PRT1_LCD_EN
Dis_D2__MASK EQU 0x20
Dis_D2__PORT EQU 1
Dis_D2__PRT EQU CYREG_PRT1_PRT
Dis_D2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Dis_D2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Dis_D2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Dis_D2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Dis_D2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Dis_D2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Dis_D2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Dis_D2__PS EQU CYREG_PRT1_PS
Dis_D2__SHIFT EQU 5
Dis_D2__SLW EQU CYREG_PRT1_SLW

/* Dis_D3 */
Dis_D3__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Dis_D3__0__MASK EQU 0x40
Dis_D3__0__PC EQU CYREG_PRT1_PC6
Dis_D3__0__PORT EQU 1
Dis_D3__0__SHIFT EQU 6
Dis_D3__AG EQU CYREG_PRT1_AG
Dis_D3__AMUX EQU CYREG_PRT1_AMUX
Dis_D3__BIE EQU CYREG_PRT1_BIE
Dis_D3__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Dis_D3__BYP EQU CYREG_PRT1_BYP
Dis_D3__CTL EQU CYREG_PRT1_CTL
Dis_D3__DM0 EQU CYREG_PRT1_DM0
Dis_D3__DM1 EQU CYREG_PRT1_DM1
Dis_D3__DM2 EQU CYREG_PRT1_DM2
Dis_D3__DR EQU CYREG_PRT1_DR
Dis_D3__INP_DIS EQU CYREG_PRT1_INP_DIS
Dis_D3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Dis_D3__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Dis_D3__LCD_EN EQU CYREG_PRT1_LCD_EN
Dis_D3__MASK EQU 0x40
Dis_D3__PORT EQU 1
Dis_D3__PRT EQU CYREG_PRT1_PRT
Dis_D3__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Dis_D3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Dis_D3__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Dis_D3__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Dis_D3__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Dis_D3__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Dis_D3__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Dis_D3__PS EQU CYREG_PRT1_PS
Dis_D3__SHIFT EQU 6
Dis_D3__SLW EQU CYREG_PRT1_SLW

/* Dis_D4 */
Dis_D4__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Dis_D4__0__MASK EQU 0x10
Dis_D4__0__PC EQU CYREG_PRT1_PC4
Dis_D4__0__PORT EQU 1
Dis_D4__0__SHIFT EQU 4
Dis_D4__AG EQU CYREG_PRT1_AG
Dis_D4__AMUX EQU CYREG_PRT1_AMUX
Dis_D4__BIE EQU CYREG_PRT1_BIE
Dis_D4__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Dis_D4__BYP EQU CYREG_PRT1_BYP
Dis_D4__CTL EQU CYREG_PRT1_CTL
Dis_D4__DM0 EQU CYREG_PRT1_DM0
Dis_D4__DM1 EQU CYREG_PRT1_DM1
Dis_D4__DM2 EQU CYREG_PRT1_DM2
Dis_D4__DR EQU CYREG_PRT1_DR
Dis_D4__INP_DIS EQU CYREG_PRT1_INP_DIS
Dis_D4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Dis_D4__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Dis_D4__LCD_EN EQU CYREG_PRT1_LCD_EN
Dis_D4__MASK EQU 0x10
Dis_D4__PORT EQU 1
Dis_D4__PRT EQU CYREG_PRT1_PRT
Dis_D4__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Dis_D4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Dis_D4__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Dis_D4__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Dis_D4__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Dis_D4__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Dis_D4__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Dis_D4__PS EQU CYREG_PRT1_PS
Dis_D4__SHIFT EQU 4
Dis_D4__SLW EQU CYREG_PRT1_SLW

/* Dis_DP */
Dis_DP__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Dis_DP__0__MASK EQU 0x20
Dis_DP__0__PC EQU CYREG_PRT2_PC5
Dis_DP__0__PORT EQU 2
Dis_DP__0__SHIFT EQU 5
Dis_DP__AG EQU CYREG_PRT2_AG
Dis_DP__AMUX EQU CYREG_PRT2_AMUX
Dis_DP__BIE EQU CYREG_PRT2_BIE
Dis_DP__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Dis_DP__BYP EQU CYREG_PRT2_BYP
Dis_DP__CTL EQU CYREG_PRT2_CTL
Dis_DP__DM0 EQU CYREG_PRT2_DM0
Dis_DP__DM1 EQU CYREG_PRT2_DM1
Dis_DP__DM2 EQU CYREG_PRT2_DM2
Dis_DP__DR EQU CYREG_PRT2_DR
Dis_DP__INP_DIS EQU CYREG_PRT2_INP_DIS
Dis_DP__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Dis_DP__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Dis_DP__LCD_EN EQU CYREG_PRT2_LCD_EN
Dis_DP__MASK EQU 0x20
Dis_DP__PORT EQU 2
Dis_DP__PRT EQU CYREG_PRT2_PRT
Dis_DP__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Dis_DP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Dis_DP__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Dis_DP__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Dis_DP__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Dis_DP__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Dis_DP__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Dis_DP__PS EQU CYREG_PRT2_PS
Dis_DP__SHIFT EQU 5
Dis_DP__SLW EQU CYREG_PRT2_SLW

/* OP_Out */
OP_Out__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
OP_Out__0__MASK EQU 0x01
OP_Out__0__PC EQU CYREG_PRT3_PC0
OP_Out__0__PORT EQU 3
OP_Out__0__SHIFT EQU 0
OP_Out__AG EQU CYREG_PRT3_AG
OP_Out__AMUX EQU CYREG_PRT3_AMUX
OP_Out__BIE EQU CYREG_PRT3_BIE
OP_Out__BIT_MASK EQU CYREG_PRT3_BIT_MASK
OP_Out__BYP EQU CYREG_PRT3_BYP
OP_Out__CTL EQU CYREG_PRT3_CTL
OP_Out__DM0 EQU CYREG_PRT3_DM0
OP_Out__DM1 EQU CYREG_PRT3_DM1
OP_Out__DM2 EQU CYREG_PRT3_DM2
OP_Out__DR EQU CYREG_PRT3_DR
OP_Out__INP_DIS EQU CYREG_PRT3_INP_DIS
OP_Out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
OP_Out__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
OP_Out__LCD_EN EQU CYREG_PRT3_LCD_EN
OP_Out__MASK EQU 0x01
OP_Out__PORT EQU 3
OP_Out__PRT EQU CYREG_PRT3_PRT
OP_Out__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
OP_Out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
OP_Out__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
OP_Out__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
OP_Out__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
OP_Out__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
OP_Out__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
OP_Out__PS EQU CYREG_PRT3_PS
OP_Out__SHIFT EQU 0
OP_Out__SLW EQU CYREG_PRT3_SLW
OP_Out_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
OP_Out_1__0__MASK EQU 0x02
OP_Out_1__0__PC EQU CYREG_PRT3_PC1
OP_Out_1__0__PORT EQU 3
OP_Out_1__0__SHIFT EQU 1
OP_Out_1__AG EQU CYREG_PRT3_AG
OP_Out_1__AMUX EQU CYREG_PRT3_AMUX
OP_Out_1__BIE EQU CYREG_PRT3_BIE
OP_Out_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
OP_Out_1__BYP EQU CYREG_PRT3_BYP
OP_Out_1__CTL EQU CYREG_PRT3_CTL
OP_Out_1__DM0 EQU CYREG_PRT3_DM0
OP_Out_1__DM1 EQU CYREG_PRT3_DM1
OP_Out_1__DM2 EQU CYREG_PRT3_DM2
OP_Out_1__DR EQU CYREG_PRT3_DR
OP_Out_1__INP_DIS EQU CYREG_PRT3_INP_DIS
OP_Out_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
OP_Out_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
OP_Out_1__LCD_EN EQU CYREG_PRT3_LCD_EN
OP_Out_1__MASK EQU 0x02
OP_Out_1__PORT EQU 3
OP_Out_1__PRT EQU CYREG_PRT3_PRT
OP_Out_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
OP_Out_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
OP_Out_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
OP_Out_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
OP_Out_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
OP_Out_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
OP_Out_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
OP_Out_1__PS EQU CYREG_PRT3_PS
OP_Out_1__SHIFT EQU 1
OP_Out_1__SLW EQU CYREG_PRT3_SLW

/* UART_1 */
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB11_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB11_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB11_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB11_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB11_ST
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB11_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB11_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB11_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB11_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB11_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB11_F1
UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB09_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB09_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB09_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB09_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB09_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB09_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB09_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB09_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB09_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB09_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB09_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB09_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x01
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x02
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x02

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x03
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x08
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x08

/* Opamp_1 */
Opamp_1_ABuf__CR EQU CYREG_OPAMP2_CR
Opamp_1_ABuf__MX EQU CYREG_OPAMP2_MX
Opamp_1_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_1_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_1_ABuf__PM_ACT_MSK EQU 0x04
Opamp_1_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_1_ABuf__PM_STBY_MSK EQU 0x04
Opamp_1_ABuf__RSVD EQU CYREG_OPAMP2_RSVD
Opamp_1_ABuf__SW EQU CYREG_OPAMP2_SW
Opamp_1_ABuf__TR0 EQU CYREG_OPAMP2_TR0
Opamp_1_ABuf__TR1 EQU CYREG_OPAMP2_TR1

/* Timer_1 */
Timer_1_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_1_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_1_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Timer_1_TimerUDB_rstSts_stsreg__1__POS EQU 1
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
Timer_1_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_1_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_1_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_1_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_1_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Timer_1_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
Timer_1_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Timer_1_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB05_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
Timer_1_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
Timer_1_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
Timer_1_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
Timer_1_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
Timer_1_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
Timer_1_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
Timer_1_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Timer_1_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
Timer_1_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
Timer_1_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
Timer_1_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
Timer_1_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
Timer_1_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
Timer_1_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
Timer_1_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
Timer_1_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
Timer_1_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Timer_1_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
Timer_1_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
Timer_1_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
Timer_1_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Timer_1_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL

/* Timer_2 */
Timer_2_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_2_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_2_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Timer_2_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
Timer_2_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_2_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_2_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_2_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_2_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_2_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB06_MSK
Timer_2_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Timer_2_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB06_ST
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
Timer_2_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
Timer_2_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
Timer_2_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
Timer_2_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
Timer_2_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Timer_2_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
Timer_2_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
Timer_2_TimerUDB_sT32_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
Timer_2_TimerUDB_sT32_timerdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
Timer_2_TimerUDB_sT32_timerdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
Timer_2_TimerUDB_sT32_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
Timer_2_TimerUDB_sT32_timerdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
Timer_2_TimerUDB_sT32_timerdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
Timer_2_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Timer_2_TimerUDB_sT32_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
Timer_2_TimerUDB_sT32_timerdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
Timer_2_TimerUDB_sT32_timerdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
Timer_2_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Timer_2_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Timer_2_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
Timer_2_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
Timer_2_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
Timer_2_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
Timer_2_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Timer_2_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
Timer_2_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
Timer_2_TimerUDB_sT32_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
Timer_2_TimerUDB_sT32_timerdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
Timer_2_TimerUDB_sT32_timerdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
Timer_2_TimerUDB_sT32_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
Timer_2_TimerUDB_sT32_timerdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
Timer_2_TimerUDB_sT32_timerdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
Timer_2_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Timer_2_TimerUDB_sT32_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
Timer_2_TimerUDB_sT32_timerdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
Timer_2_TimerUDB_sT32_timerdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
Timer_2_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Timer_2_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Timer_2_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Timer_2_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Timer_2_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Timer_2_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Timer_2_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Timer_2_TimerUDB_sT32_timerdp_u2__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Timer_2_TimerUDB_sT32_timerdp_u2__A0_REG EQU CYREG_B1_UDB06_A0
Timer_2_TimerUDB_sT32_timerdp_u2__A1_REG EQU CYREG_B1_UDB06_A1
Timer_2_TimerUDB_sT32_timerdp_u2__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Timer_2_TimerUDB_sT32_timerdp_u2__D0_REG EQU CYREG_B1_UDB06_D0
Timer_2_TimerUDB_sT32_timerdp_u2__D1_REG EQU CYREG_B1_UDB06_D1
Timer_2_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Timer_2_TimerUDB_sT32_timerdp_u2__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Timer_2_TimerUDB_sT32_timerdp_u2__F0_REG EQU CYREG_B1_UDB06_F0
Timer_2_TimerUDB_sT32_timerdp_u2__F1_REG EQU CYREG_B1_UDB06_F1
Timer_2_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
Timer_2_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
Timer_2_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
Timer_2_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
Timer_2_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Timer_2_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
Timer_2_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
Timer_2_TimerUDB_sT32_timerdp_u3__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
Timer_2_TimerUDB_sT32_timerdp_u3__A0_REG EQU CYREG_B1_UDB07_A0
Timer_2_TimerUDB_sT32_timerdp_u3__A1_REG EQU CYREG_B1_UDB07_A1
Timer_2_TimerUDB_sT32_timerdp_u3__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
Timer_2_TimerUDB_sT32_timerdp_u3__D0_REG EQU CYREG_B1_UDB07_D0
Timer_2_TimerUDB_sT32_timerdp_u3__D1_REG EQU CYREG_B1_UDB07_D1
Timer_2_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Timer_2_TimerUDB_sT32_timerdp_u3__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
Timer_2_TimerUDB_sT32_timerdp_u3__F0_REG EQU CYREG_B1_UDB07_F0
Timer_2_TimerUDB_sT32_timerdp_u3__F1_REG EQU CYREG_B1_UDB07_F1

/* VDAC8_1 */
VDAC8_1_viDAC8__CR0 EQU CYREG_DAC3_CR0
VDAC8_1_viDAC8__CR1 EQU CYREG_DAC3_CR1
VDAC8_1_viDAC8__D EQU CYREG_DAC3_D
VDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_1_viDAC8__PM_ACT_MSK EQU 0x08
VDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_1_viDAC8__PM_STBY_MSK EQU 0x08
VDAC8_1_viDAC8__STROBE EQU CYREG_DAC3_STROBE
VDAC8_1_viDAC8__SW0 EQU CYREG_DAC3_SW0
VDAC8_1_viDAC8__SW2 EQU CYREG_DAC3_SW2
VDAC8_1_viDAC8__SW3 EQU CYREG_DAC3_SW3
VDAC8_1_viDAC8__SW4 EQU CYREG_DAC3_SW4
VDAC8_1_viDAC8__TR EQU CYREG_DAC3_TR
VDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
VDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
VDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
VDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
VDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
VDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
VDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
VDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
VDAC8_1_viDAC8__TST EQU CYREG_DAC3_TST

/* Count7_1 */
Count7_1_Counter7__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Count7_1_Counter7__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Count7_1_Counter7__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Count7_1_Counter7__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Count7_1_Counter7__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Count7_1_Counter7__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Count7_1_Counter7__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Count7_1_Counter7__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Count7_1_Counter7__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Count7_1_Counter7__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Count7_1_Counter7__CONTROL_REG EQU CYREG_B0_UDB03_CTL
Count7_1_Counter7__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Count7_1_Counter7__COUNT_REG EQU CYREG_B0_UDB03_CTL
Count7_1_Counter7__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Count7_1_Counter7__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Count7_1_Counter7__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Count7_1_Counter7__PERIOD_REG EQU CYREG_B0_UDB03_MSK
Count7_1_Counter7_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Count7_1_Counter7_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
Count7_1_Counter7_ST__MASK_REG EQU CYREG_B0_UDB03_MSK
Count7_1_Counter7_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Count7_1_Counter7_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Count7_1_Counter7_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Count7_1_Counter7_ST__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
Count7_1_Counter7_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
Count7_1_Counter7_ST__STATUS_REG EQU CYREG_B0_UDB03_ST

/* LED1_Red */
LED1_Red__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
LED1_Red__0__MASK EQU 0x80
LED1_Red__0__PC EQU CYREG_PRT3_PC7
LED1_Red__0__PORT EQU 3
LED1_Red__0__SHIFT EQU 7
LED1_Red__AG EQU CYREG_PRT3_AG
LED1_Red__AMUX EQU CYREG_PRT3_AMUX
LED1_Red__BIE EQU CYREG_PRT3_BIE
LED1_Red__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LED1_Red__BYP EQU CYREG_PRT3_BYP
LED1_Red__CTL EQU CYREG_PRT3_CTL
LED1_Red__DM0 EQU CYREG_PRT3_DM0
LED1_Red__DM1 EQU CYREG_PRT3_DM1
LED1_Red__DM2 EQU CYREG_PRT3_DM2
LED1_Red__DR EQU CYREG_PRT3_DR
LED1_Red__INP_DIS EQU CYREG_PRT3_INP_DIS
LED1_Red__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LED1_Red__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LED1_Red__LCD_EN EQU CYREG_PRT3_LCD_EN
LED1_Red__MASK EQU 0x80
LED1_Red__PORT EQU 3
LED1_Red__PRT EQU CYREG_PRT3_PRT
LED1_Red__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LED1_Red__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LED1_Red__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LED1_Red__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LED1_Red__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LED1_Red__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LED1_Red__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LED1_Red__PS EQU CYREG_PRT3_PS
LED1_Red__SHIFT EQU 7
LED1_Red__SLW EQU CYREG_PRT3_SLW

/* isr_7Seg */
isr_7Seg__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_7Seg__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_7Seg__INTC_MASK EQU 0x02
isr_7Seg__INTC_NUMBER EQU 1
isr_7Seg__INTC_PRIOR_NUM EQU 6
isr_7Seg__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_7Seg__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_7Seg__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* TX1_Ultra */
TX1_Ultra__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
TX1_Ultra__0__MASK EQU 0x10
TX1_Ultra__0__PC EQU CYREG_PRT12_PC4
TX1_Ultra__0__PORT EQU 12
TX1_Ultra__0__SHIFT EQU 4
TX1_Ultra__AG EQU CYREG_PRT12_AG
TX1_Ultra__BIE EQU CYREG_PRT12_BIE
TX1_Ultra__BIT_MASK EQU CYREG_PRT12_BIT_MASK
TX1_Ultra__BYP EQU CYREG_PRT12_BYP
TX1_Ultra__DM0 EQU CYREG_PRT12_DM0
TX1_Ultra__DM1 EQU CYREG_PRT12_DM1
TX1_Ultra__DM2 EQU CYREG_PRT12_DM2
TX1_Ultra__DR EQU CYREG_PRT12_DR
TX1_Ultra__INP_DIS EQU CYREG_PRT12_INP_DIS
TX1_Ultra__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
TX1_Ultra__MASK EQU 0x10
TX1_Ultra__PORT EQU 12
TX1_Ultra__PRT EQU CYREG_PRT12_PRT
TX1_Ultra__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
TX1_Ultra__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
TX1_Ultra__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
TX1_Ultra__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
TX1_Ultra__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
TX1_Ultra__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
TX1_Ultra__PS EQU CYREG_PRT12_PS
TX1_Ultra__SHIFT EQU 4
TX1_Ultra__SIO_CFG EQU CYREG_PRT12_SIO_CFG
TX1_Ultra__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
TX1_Ultra__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
TX1_Ultra__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
TX1_Ultra__SLW EQU CYREG_PRT12_SLW

/* TX2_Ultra */
TX2_Ultra__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
TX2_Ultra__0__MASK EQU 0x20
TX2_Ultra__0__PC EQU CYREG_PRT12_PC5
TX2_Ultra__0__PORT EQU 12
TX2_Ultra__0__SHIFT EQU 5
TX2_Ultra__AG EQU CYREG_PRT12_AG
TX2_Ultra__BIE EQU CYREG_PRT12_BIE
TX2_Ultra__BIT_MASK EQU CYREG_PRT12_BIT_MASK
TX2_Ultra__BYP EQU CYREG_PRT12_BYP
TX2_Ultra__DM0 EQU CYREG_PRT12_DM0
TX2_Ultra__DM1 EQU CYREG_PRT12_DM1
TX2_Ultra__DM2 EQU CYREG_PRT12_DM2
TX2_Ultra__DR EQU CYREG_PRT12_DR
TX2_Ultra__INP_DIS EQU CYREG_PRT12_INP_DIS
TX2_Ultra__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
TX2_Ultra__MASK EQU 0x20
TX2_Ultra__PORT EQU 12
TX2_Ultra__PRT EQU CYREG_PRT12_PRT
TX2_Ultra__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
TX2_Ultra__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
TX2_Ultra__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
TX2_Ultra__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
TX2_Ultra__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
TX2_Ultra__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
TX2_Ultra__PS EQU CYREG_PRT12_PS
TX2_Ultra__SHIFT EQU 5
TX2_Ultra__SIO_CFG EQU CYREG_PRT12_SIO_CFG
TX2_Ultra__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
TX2_Ultra__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
TX2_Ultra__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
TX2_Ultra__SLW EQU CYREG_PRT12_SLW

/* LED3_Green */
LED3_Green__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
LED3_Green__0__MASK EQU 0x02
LED3_Green__0__PC EQU CYREG_PRT12_PC1
LED3_Green__0__PORT EQU 12
LED3_Green__0__SHIFT EQU 1
LED3_Green__AG EQU CYREG_PRT12_AG
LED3_Green__BIE EQU CYREG_PRT12_BIE
LED3_Green__BIT_MASK EQU CYREG_PRT12_BIT_MASK
LED3_Green__BYP EQU CYREG_PRT12_BYP
LED3_Green__DM0 EQU CYREG_PRT12_DM0
LED3_Green__DM1 EQU CYREG_PRT12_DM1
LED3_Green__DM2 EQU CYREG_PRT12_DM2
LED3_Green__DR EQU CYREG_PRT12_DR
LED3_Green__INP_DIS EQU CYREG_PRT12_INP_DIS
LED3_Green__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
LED3_Green__MASK EQU 0x02
LED3_Green__PORT EQU 12
LED3_Green__PRT EQU CYREG_PRT12_PRT
LED3_Green__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
LED3_Green__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
LED3_Green__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
LED3_Green__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
LED3_Green__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
LED3_Green__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
LED3_Green__PS EQU CYREG_PRT12_PS
LED3_Green__SHIFT EQU 1
LED3_Green__SIO_CFG EQU CYREG_PRT12_SIO_CFG
LED3_Green__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
LED3_Green__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
LED3_Green__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
LED3_Green__SLW EQU CYREG_PRT12_SLW

/* LED2_Yellow */
LED2_Yellow__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
LED2_Yellow__0__MASK EQU 0x40
LED2_Yellow__0__PC EQU CYREG_PRT3_PC6
LED2_Yellow__0__PORT EQU 3
LED2_Yellow__0__SHIFT EQU 6
LED2_Yellow__AG EQU CYREG_PRT3_AG
LED2_Yellow__AMUX EQU CYREG_PRT3_AMUX
LED2_Yellow__BIE EQU CYREG_PRT3_BIE
LED2_Yellow__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LED2_Yellow__BYP EQU CYREG_PRT3_BYP
LED2_Yellow__CTL EQU CYREG_PRT3_CTL
LED2_Yellow__DM0 EQU CYREG_PRT3_DM0
LED2_Yellow__DM1 EQU CYREG_PRT3_DM1
LED2_Yellow__DM2 EQU CYREG_PRT3_DM2
LED2_Yellow__DR EQU CYREG_PRT3_DR
LED2_Yellow__INP_DIS EQU CYREG_PRT3_INP_DIS
LED2_Yellow__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LED2_Yellow__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LED2_Yellow__LCD_EN EQU CYREG_PRT3_LCD_EN
LED2_Yellow__MASK EQU 0x40
LED2_Yellow__PORT EQU 3
LED2_Yellow__PRT EQU CYREG_PRT3_PRT
LED2_Yellow__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LED2_Yellow__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LED2_Yellow__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LED2_Yellow__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LED2_Yellow__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LED2_Yellow__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LED2_Yellow__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LED2_Yellow__PS EQU CYREG_PRT3_PS
LED2_Yellow__SHIFT EQU 6
LED2_Yellow__SLW EQU CYREG_PRT3_SLW

/* timer_clock */
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x00
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x01
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x01

/* Button_S3_Top */
Button_S3_Top__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Button_S3_Top__0__MASK EQU 0x08
Button_S3_Top__0__PC EQU CYREG_PRT0_PC3
Button_S3_Top__0__PORT EQU 0
Button_S3_Top__0__SHIFT EQU 3
Button_S3_Top__AG EQU CYREG_PRT0_AG
Button_S3_Top__AMUX EQU CYREG_PRT0_AMUX
Button_S3_Top__BIE EQU CYREG_PRT0_BIE
Button_S3_Top__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Button_S3_Top__BYP EQU CYREG_PRT0_BYP
Button_S3_Top__CTL EQU CYREG_PRT0_CTL
Button_S3_Top__DM0 EQU CYREG_PRT0_DM0
Button_S3_Top__DM1 EQU CYREG_PRT0_DM1
Button_S3_Top__DM2 EQU CYREG_PRT0_DM2
Button_S3_Top__DR EQU CYREG_PRT0_DR
Button_S3_Top__INP_DIS EQU CYREG_PRT0_INP_DIS
Button_S3_Top__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Button_S3_Top__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Button_S3_Top__LCD_EN EQU CYREG_PRT0_LCD_EN
Button_S3_Top__MASK EQU 0x08
Button_S3_Top__PORT EQU 0
Button_S3_Top__PRT EQU CYREG_PRT0_PRT
Button_S3_Top__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Button_S3_Top__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Button_S3_Top__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Button_S3_Top__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Button_S3_Top__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Button_S3_Top__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Button_S3_Top__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Button_S3_Top__PS EQU CYREG_PRT0_PS
Button_S3_Top__SHIFT EQU 3
Button_S3_Top__SLW EQU CYREG_PRT0_SLW
Button_S3_Top_State__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
Button_S3_Top_State__0__MASK EQU 0x08
Button_S3_Top_State__0__PC EQU CYREG_IO_PC_PRT15_PC3
Button_S3_Top_State__0__PORT EQU 15
Button_S3_Top_State__0__SHIFT EQU 3
Button_S3_Top_State__AG EQU CYREG_PRT15_AG
Button_S3_Top_State__AMUX EQU CYREG_PRT15_AMUX
Button_S3_Top_State__BIE EQU CYREG_PRT15_BIE
Button_S3_Top_State__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Button_S3_Top_State__BYP EQU CYREG_PRT15_BYP
Button_S3_Top_State__CTL EQU CYREG_PRT15_CTL
Button_S3_Top_State__DM0 EQU CYREG_PRT15_DM0
Button_S3_Top_State__DM1 EQU CYREG_PRT15_DM1
Button_S3_Top_State__DM2 EQU CYREG_PRT15_DM2
Button_S3_Top_State__DR EQU CYREG_PRT15_DR
Button_S3_Top_State__INP_DIS EQU CYREG_PRT15_INP_DIS
Button_S3_Top_State__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Button_S3_Top_State__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Button_S3_Top_State__LCD_EN EQU CYREG_PRT15_LCD_EN
Button_S3_Top_State__MASK EQU 0x08
Button_S3_Top_State__PORT EQU 15
Button_S3_Top_State__PRT EQU CYREG_PRT15_PRT
Button_S3_Top_State__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Button_S3_Top_State__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Button_S3_Top_State__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Button_S3_Top_State__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Button_S3_Top_State__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Button_S3_Top_State__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Button_S3_Top_State__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Button_S3_Top_State__PS EQU CYREG_PRT15_PS
Button_S3_Top_State__SHIFT EQU 3
Button_S3_Top_State__SLW EQU CYREG_PRT15_SLW

/* Control_Reg_1 */
Control_Reg_1_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB02_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Control_Reg_1_Sync_ctrl_reg__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB02_MSK

/* Button_S2_Left */
Button_S2_Left__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Button_S2_Left__0__MASK EQU 0x04
Button_S2_Left__0__PC EQU CYREG_PRT0_PC2
Button_S2_Left__0__PORT EQU 0
Button_S2_Left__0__SHIFT EQU 2
Button_S2_Left__AG EQU CYREG_PRT0_AG
Button_S2_Left__AMUX EQU CYREG_PRT0_AMUX
Button_S2_Left__BIE EQU CYREG_PRT0_BIE
Button_S2_Left__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Button_S2_Left__BYP EQU CYREG_PRT0_BYP
Button_S2_Left__CTL EQU CYREG_PRT0_CTL
Button_S2_Left__DM0 EQU CYREG_PRT0_DM0
Button_S2_Left__DM1 EQU CYREG_PRT0_DM1
Button_S2_Left__DM2 EQU CYREG_PRT0_DM2
Button_S2_Left__DR EQU CYREG_PRT0_DR
Button_S2_Left__INP_DIS EQU CYREG_PRT0_INP_DIS
Button_S2_Left__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Button_S2_Left__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Button_S2_Left__LCD_EN EQU CYREG_PRT0_LCD_EN
Button_S2_Left__MASK EQU 0x04
Button_S2_Left__PORT EQU 0
Button_S2_Left__PRT EQU CYREG_PRT0_PRT
Button_S2_Left__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Button_S2_Left__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Button_S2_Left__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Button_S2_Left__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Button_S2_Left__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Button_S2_Left__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Button_S2_Left__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Button_S2_Left__PS EQU CYREG_PRT0_PS
Button_S2_Left__SHIFT EQU 2
Button_S2_Left__SLW EQU CYREG_PRT0_SLW
Button_S2_Left_State__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
Button_S2_Left_State__0__MASK EQU 0x04
Button_S2_Left_State__0__PC EQU CYREG_PRT1_PC2
Button_S2_Left_State__0__PORT EQU 1
Button_S2_Left_State__0__SHIFT EQU 2
Button_S2_Left_State__AG EQU CYREG_PRT1_AG
Button_S2_Left_State__AMUX EQU CYREG_PRT1_AMUX
Button_S2_Left_State__BIE EQU CYREG_PRT1_BIE
Button_S2_Left_State__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Button_S2_Left_State__BYP EQU CYREG_PRT1_BYP
Button_S2_Left_State__CTL EQU CYREG_PRT1_CTL
Button_S2_Left_State__DM0 EQU CYREG_PRT1_DM0
Button_S2_Left_State__DM1 EQU CYREG_PRT1_DM1
Button_S2_Left_State__DM2 EQU CYREG_PRT1_DM2
Button_S2_Left_State__DR EQU CYREG_PRT1_DR
Button_S2_Left_State__INP_DIS EQU CYREG_PRT1_INP_DIS
Button_S2_Left_State__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Button_S2_Left_State__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Button_S2_Left_State__LCD_EN EQU CYREG_PRT1_LCD_EN
Button_S2_Left_State__MASK EQU 0x04
Button_S2_Left_State__PORT EQU 1
Button_S2_Left_State__PRT EQU CYREG_PRT1_PRT
Button_S2_Left_State__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Button_S2_Left_State__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Button_S2_Left_State__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Button_S2_Left_State__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Button_S2_Left_State__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Button_S2_Left_State__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Button_S2_Left_State__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Button_S2_Left_State__PS EQU CYREG_PRT1_PS
Button_S2_Left_State__SHIFT EQU 2
Button_S2_Left_State__SLW EQU CYREG_PRT1_SLW

/* Button_S4_Right */
Button_S4_Right__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Button_S4_Right__0__MASK EQU 0x10
Button_S4_Right__0__PC EQU CYREG_PRT0_PC4
Button_S4_Right__0__PORT EQU 0
Button_S4_Right__0__SHIFT EQU 4
Button_S4_Right__AG EQU CYREG_PRT0_AG
Button_S4_Right__AMUX EQU CYREG_PRT0_AMUX
Button_S4_Right__BIE EQU CYREG_PRT0_BIE
Button_S4_Right__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Button_S4_Right__BYP EQU CYREG_PRT0_BYP
Button_S4_Right__CTL EQU CYREG_PRT0_CTL
Button_S4_Right__DM0 EQU CYREG_PRT0_DM0
Button_S4_Right__DM1 EQU CYREG_PRT0_DM1
Button_S4_Right__DM2 EQU CYREG_PRT0_DM2
Button_S4_Right__DR EQU CYREG_PRT0_DR
Button_S4_Right__INP_DIS EQU CYREG_PRT0_INP_DIS
Button_S4_Right__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Button_S4_Right__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Button_S4_Right__LCD_EN EQU CYREG_PRT0_LCD_EN
Button_S4_Right__MASK EQU 0x10
Button_S4_Right__PORT EQU 0
Button_S4_Right__PRT EQU CYREG_PRT0_PRT
Button_S4_Right__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Button_S4_Right__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Button_S4_Right__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Button_S4_Right__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Button_S4_Right__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Button_S4_Right__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Button_S4_Right__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Button_S4_Right__PS EQU CYREG_PRT0_PS
Button_S4_Right__SHIFT EQU 4
Button_S4_Right__SLW EQU CYREG_PRT0_SLW
Button_S4_Right_State__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Button_S4_Right_State__0__MASK EQU 0x20
Button_S4_Right_State__0__PC EQU CYREG_PRT3_PC5
Button_S4_Right_State__0__PORT EQU 3
Button_S4_Right_State__0__SHIFT EQU 5
Button_S4_Right_State__AG EQU CYREG_PRT3_AG
Button_S4_Right_State__AMUX EQU CYREG_PRT3_AMUX
Button_S4_Right_State__BIE EQU CYREG_PRT3_BIE
Button_S4_Right_State__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Button_S4_Right_State__BYP EQU CYREG_PRT3_BYP
Button_S4_Right_State__CTL EQU CYREG_PRT3_CTL
Button_S4_Right_State__DM0 EQU CYREG_PRT3_DM0
Button_S4_Right_State__DM1 EQU CYREG_PRT3_DM1
Button_S4_Right_State__DM2 EQU CYREG_PRT3_DM2
Button_S4_Right_State__DR EQU CYREG_PRT3_DR
Button_S4_Right_State__INP_DIS EQU CYREG_PRT3_INP_DIS
Button_S4_Right_State__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Button_S4_Right_State__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Button_S4_Right_State__LCD_EN EQU CYREG_PRT3_LCD_EN
Button_S4_Right_State__MASK EQU 0x20
Button_S4_Right_State__PORT EQU 3
Button_S4_Right_State__PRT EQU CYREG_PRT3_PRT
Button_S4_Right_State__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Button_S4_Right_State__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Button_S4_Right_State__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Button_S4_Right_State__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Button_S4_Right_State__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Button_S4_Right_State__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Button_S4_Right_State__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Button_S4_Right_State__PS EQU CYREG_PRT3_PS
Button_S4_Right_State__SHIFT EQU 5
Button_S4_Right_State__SLW EQU CYREG_PRT3_SLW

/* Transmitter_Clk */
Transmitter_Clk__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Transmitter_Clk__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Transmitter_Clk__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Transmitter_Clk__CFG2_SRC_SEL_MASK EQU 0x07
Transmitter_Clk__INDEX EQU 0x02
Transmitter_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Transmitter_Clk__PM_ACT_MSK EQU 0x04
Transmitter_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Transmitter_Clk__PM_STBY_MSK EQU 0x04

/* Button_S1_Bottom */
Button_S1_Bottom__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Button_S1_Bottom__0__MASK EQU 0x02
Button_S1_Bottom__0__PC EQU CYREG_PRT0_PC1
Button_S1_Bottom__0__PORT EQU 0
Button_S1_Bottom__0__SHIFT EQU 1
Button_S1_Bottom__AG EQU CYREG_PRT0_AG
Button_S1_Bottom__AMUX EQU CYREG_PRT0_AMUX
Button_S1_Bottom__BIE EQU CYREG_PRT0_BIE
Button_S1_Bottom__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Button_S1_Bottom__BYP EQU CYREG_PRT0_BYP
Button_S1_Bottom__CTL EQU CYREG_PRT0_CTL
Button_S1_Bottom__DM0 EQU CYREG_PRT0_DM0
Button_S1_Bottom__DM1 EQU CYREG_PRT0_DM1
Button_S1_Bottom__DM2 EQU CYREG_PRT0_DM2
Button_S1_Bottom__DR EQU CYREG_PRT0_DR
Button_S1_Bottom__INP_DIS EQU CYREG_PRT0_INP_DIS
Button_S1_Bottom__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Button_S1_Bottom__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Button_S1_Bottom__LCD_EN EQU CYREG_PRT0_LCD_EN
Button_S1_Bottom__MASK EQU 0x02
Button_S1_Bottom__PORT EQU 0
Button_S1_Bottom__PRT EQU CYREG_PRT0_PRT
Button_S1_Bottom__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Button_S1_Bottom__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Button_S1_Bottom__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Button_S1_Bottom__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Button_S1_Bottom__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Button_S1_Bottom__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Button_S1_Bottom__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Button_S1_Bottom__PS EQU CYREG_PRT0_PS
Button_S1_Bottom__SHIFT EQU 1
Button_S1_Bottom__SLW EQU CYREG_PRT0_SLW
Button_S1_Bottom_State__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
Button_S1_Bottom_State__0__MASK EQU 0x04
Button_S1_Bottom_State__0__PC EQU CYREG_IO_PC_PRT15_PC2
Button_S1_Bottom_State__0__PORT EQU 15
Button_S1_Bottom_State__0__SHIFT EQU 2
Button_S1_Bottom_State__AG EQU CYREG_PRT15_AG
Button_S1_Bottom_State__AMUX EQU CYREG_PRT15_AMUX
Button_S1_Bottom_State__BIE EQU CYREG_PRT15_BIE
Button_S1_Bottom_State__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Button_S1_Bottom_State__BYP EQU CYREG_PRT15_BYP
Button_S1_Bottom_State__CTL EQU CYREG_PRT15_CTL
Button_S1_Bottom_State__DM0 EQU CYREG_PRT15_DM0
Button_S1_Bottom_State__DM1 EQU CYREG_PRT15_DM1
Button_S1_Bottom_State__DM2 EQU CYREG_PRT15_DM2
Button_S1_Bottom_State__DR EQU CYREG_PRT15_DR
Button_S1_Bottom_State__INP_DIS EQU CYREG_PRT15_INP_DIS
Button_S1_Bottom_State__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Button_S1_Bottom_State__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Button_S1_Bottom_State__LCD_EN EQU CYREG_PRT15_LCD_EN
Button_S1_Bottom_State__MASK EQU 0x04
Button_S1_Bottom_State__PORT EQU 15
Button_S1_Bottom_State__PRT EQU CYREG_PRT15_PRT
Button_S1_Bottom_State__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Button_S1_Bottom_State__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Button_S1_Bottom_State__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Button_S1_Bottom_State__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Button_S1_Bottom_State__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Button_S1_Bottom_State__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Button_S1_Bottom_State__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Button_S1_Bottom_State__PS EQU CYREG_PRT15_PS
Button_S1_Bottom_State__SHIFT EQU 2
Button_S1_Bottom_State__SLW EQU CYREG_PRT15_SLW

/* Button_S5_Select */
Button_S5_Select__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Button_S5_Select__0__MASK EQU 0x10
Button_S5_Select__0__PC EQU CYREG_PRT3_PC4
Button_S5_Select__0__PORT EQU 3
Button_S5_Select__0__SHIFT EQU 4
Button_S5_Select__AG EQU CYREG_PRT3_AG
Button_S5_Select__AMUX EQU CYREG_PRT3_AMUX
Button_S5_Select__BIE EQU CYREG_PRT3_BIE
Button_S5_Select__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Button_S5_Select__BYP EQU CYREG_PRT3_BYP
Button_S5_Select__CTL EQU CYREG_PRT3_CTL
Button_S5_Select__DM0 EQU CYREG_PRT3_DM0
Button_S5_Select__DM1 EQU CYREG_PRT3_DM1
Button_S5_Select__DM2 EQU CYREG_PRT3_DM2
Button_S5_Select__DR EQU CYREG_PRT3_DR
Button_S5_Select__INP_DIS EQU CYREG_PRT3_INP_DIS
Button_S5_Select__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Button_S5_Select__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Button_S5_Select__LCD_EN EQU CYREG_PRT3_LCD_EN
Button_S5_Select__MASK EQU 0x10
Button_S5_Select__PORT EQU 3
Button_S5_Select__PRT EQU CYREG_PRT3_PRT
Button_S5_Select__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Button_S5_Select__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Button_S5_Select__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Button_S5_Select__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Button_S5_Select__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Button_S5_Select__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Button_S5_Select__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Button_S5_Select__PS EQU CYREG_PRT3_PS
Button_S5_Select__SHIFT EQU 4
Button_S5_Select__SLW EQU CYREG_PRT3_SLW
Button_S5_Select_State__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
Button_S5_Select_State__0__MASK EQU 0x04
Button_S5_Select_State__0__PC EQU CYREG_PRT12_PC2
Button_S5_Select_State__0__PORT EQU 12
Button_S5_Select_State__0__SHIFT EQU 2
Button_S5_Select_State__AG EQU CYREG_PRT12_AG
Button_S5_Select_State__BIE EQU CYREG_PRT12_BIE
Button_S5_Select_State__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Button_S5_Select_State__BYP EQU CYREG_PRT12_BYP
Button_S5_Select_State__DM0 EQU CYREG_PRT12_DM0
Button_S5_Select_State__DM1 EQU CYREG_PRT12_DM1
Button_S5_Select_State__DM2 EQU CYREG_PRT12_DM2
Button_S5_Select_State__DR EQU CYREG_PRT12_DR
Button_S5_Select_State__INP_DIS EQU CYREG_PRT12_INP_DIS
Button_S5_Select_State__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Button_S5_Select_State__MASK EQU 0x04
Button_S5_Select_State__PORT EQU 12
Button_S5_Select_State__PRT EQU CYREG_PRT12_PRT
Button_S5_Select_State__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Button_S5_Select_State__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Button_S5_Select_State__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Button_S5_Select_State__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Button_S5_Select_State__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Button_S5_Select_State__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Button_S5_Select_State__PS EQU CYREG_PRT12_PS
Button_S5_Select_State__SHIFT EQU 2
Button_S5_Select_State__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Button_S5_Select_State__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Button_S5_Select_State__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Button_S5_Select_State__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Button_S5_Select_State__SLW EQU CYREG_PRT12_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
Dedicated_Output__INTTYPE EQU CYREG_PICU0_INTTYPE0
Dedicated_Output__MASK EQU 0x01
Dedicated_Output__PC EQU CYREG_PRT0_PC0
Dedicated_Output__PORT EQU 0
Dedicated_Output__SHIFT EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
