Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Nov  4 20:08:38 2024
| Host         : DESKTOP-4A51OPS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vending_control_sets_placed.rpt
| Design       : vending
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     3 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              41 |           14 |
| No           | No                    | Yes                    |              13 |            6 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            3 |
| Yes          | No                    | Yes                    |              23 |            9 |
| Yes          | Yes                   | No                     |              28 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------+-------------------------------+------------------+----------------+--------------+
|  Clock Signal  |         Enable Signal         |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------+-------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | tx0/r_SM_Main[2]              |                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | tx0/r_Tx_Data_0               |                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | u_fsm0/amount[7]_i_1_n_0      | reset_IBUF                    |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG |                               | reset_IBUF                    |                6 |             13 |         2.17 |
|  clk_IBUF_BUFG | rx0/r_Clock_Count[13]_i_2_n_0 | rx0/r_Clock_Count[13]_i_1_n_0 |                5 |             14 |         2.80 |
|  clk_IBUF_BUFG | tx0/r_Clock_Count             | tx0/r_Clock_Count0            |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | txp/saved_message0            | reset_IBUF                    |                5 |             15 |         3.00 |
|  clk_IBUF_BUFG |                               |                               |               14 |             41 |         2.93 |
+----------------+-------------------------------+-------------------------------+------------------+----------------+--------------+


