#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Feb 11 13:29:38 2021
# Process ID: 16636
# Current directory: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20776 D:\Documents\GitHub\VIVADO_EN224-Test-et-verification\2_Hardware\Etape_1\vivado\verification_hardware\verification_hardware.xpr
# Log file: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/vivado.log
# Journal file: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware'
INFO: [Project 1-313] Project file moved from 'D:/Documents/GitHub/VIVADO_EN224_Test_et_verification/2_Hardware/Etape_1/vivado/verification_hardware' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1052.848 ; gain = 400.895
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pgcd'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sim_1/new/test_bench_pgcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xelab -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pgcd [pgcd_default]
Compiling architecture tb of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_behav -key {Behavioral:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: Attention nombre A trop grand
Time: 212500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 213500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 233 ns  Iteration: 1  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 233500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 234 ns  Iteration: 1  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 234500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 235500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 236500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 237500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 238500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 239500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 240500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 241500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 295 ns  Iteration: 1  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 295500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 296 ns  Iteration: 1  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 296500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 297500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 298500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 299500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 300500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 301500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 302500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 303500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 304500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 305500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 306500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 307500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 308500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 309500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 310500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 311500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 312500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 313500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 314500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 315500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 316500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 317500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 318500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 319500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 320500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 321500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 322500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 323500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 324500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 325500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 326500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 327500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 328500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 329500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 330500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 331500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 332500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 333500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 334500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 335500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 336500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 337500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 338500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 339500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 340500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 341500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 342500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 343500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 344500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 345500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1092.359 ; gain = 15.648
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xelab -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Warning: Attention nombre A trop grand
Time: 212500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 213500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 233 ns  Iteration: 1  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 233500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 234 ns  Iteration: 1  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 234500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 235500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 236500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 237500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 238500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 239500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 240500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 241500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 295 ns  Iteration: 1  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 295500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 296 ns  Iteration: 1  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 296500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 297500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 298500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 299500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 300500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 301500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 302500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 303500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 304500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 305500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 306500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 307500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 308500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 309500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 310500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 311500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 312500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 313500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 314500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 315500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 316500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 317500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 318500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 319500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 320500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 321500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 322500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 323500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 324500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 325500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 326500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 327500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 328500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 329500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 330500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 331500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 332500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 333500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 334500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 335500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 336500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 337500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 338500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 339500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 340500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 341500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 342500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 343500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 344500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 345500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1093.637 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sim_1/new/test_bench_pgcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xelab -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pgcd [pgcd_default]
Compiling architecture tb of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Warning: Attention nombre A trop grand
Time: 212500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 213500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 233 ns  Iteration: 1  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 233500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 234 ns  Iteration: 1  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 234500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 235500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 236500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 237500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 238500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 239500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 240500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 241500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 295 ns  Iteration: 1  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 295500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 296 ns  Iteration: 1  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 296500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 297500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 298500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 299500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 300500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 301500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 302500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 303500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 304500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 305500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 306500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 307500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 308500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 309500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 310500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 311500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 312500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 313500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 314500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 315500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 316500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 317500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 318500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 319500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 320500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 321500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 322500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 323500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 324500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 325500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 326500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 327500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 328500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 329500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 330500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 331500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 332500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 333500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 334500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 335500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 336500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 337500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 338500 ps  Iteration: 2  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1093.801 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pgcd'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xelab -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pgcd [pgcd_default]
Compiling architecture tb of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Warning: Attention nombre A trop grand
Time: 212500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 234500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 235500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 236500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 237500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 238500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 239500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 296500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 298500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 299500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 300500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 301500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 302500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 304500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 305500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 306500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 307500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 308500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 309500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 310500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 311500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 312500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 313500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 314500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 315500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 316500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 317500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 318500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 319500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 320500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 321500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 322500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 323500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 324500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 325500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 326500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 327500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 328500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 329500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 330500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 331500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 332500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 333500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 334500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 335500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 336500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 337500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Warning: Attention nombre A trop grand
Time: 338500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1094.535 ; gain = 0.422
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pgcd'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xelab -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pgcd [pgcd_default]
Compiling architecture tb of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Error: Attention nombre A trop grand
Time: 212500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 234500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 235500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 236500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 237500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 238500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 239500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 296500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 298500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 299500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 300500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 301500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 302500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 304500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 305500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 306500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 307500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 308500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 309500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 310500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 311500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 312500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 313500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 314500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 315500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 316500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 317500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 318500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 319500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 320500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 321500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 322500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 323500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 324500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 325500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 326500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 327500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 328500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 329500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 330500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 331500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 332500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 333500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 334500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 335500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 336500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 337500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 338500 ps  Iteration: 2  Process: /test_bench/dut/line__53  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1097.313 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pgcd'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xelab -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pgcd [pgcd_default]
Compiling architecture tb of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1101.898 ; gain = 0.504
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pgcd'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xelab -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pgcd [pgcd_default]
Compiling architecture tb of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Error: Attention nombre A trop grand
Time: 0 ps  Iteration: 0  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 212500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 234500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 235500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 236500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 237500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 238500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 239500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 296500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 298500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 299500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 300500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 301500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 302500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 304500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 305500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 306500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 307500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 308500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 309500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 310500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 311500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 312500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 313500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 314500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 315500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 316500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 317500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 318500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 319500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 320500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 321500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 322500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 323500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 324500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 325500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 326500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 327500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 328500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 329500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 330500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 331500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 332500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 333500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 334500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 335500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 336500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 337500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 338500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 339500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1102.973 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pgcd'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xelab -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pgcd [pgcd_default]
Compiling architecture tb of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1107.742 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sim_1/new/test_bench_pgcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xelab -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pgcd [pgcd_default]
Compiling architecture tb of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Error: Attention nombre A trop grand
Time: 296500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 297500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 298500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 299500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 300500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 301500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 302500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 303500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 304500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 305500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 306500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 307500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 308500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 309500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 310500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 311500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 312500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 313500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 314500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 315500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 316500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 317500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 318500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 319500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 320500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 321500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 322500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 323500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 324500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 325500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 326500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 327500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 328500 ps  Iteration: 2  Process: /test_bench/dut/line__54  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1107.742 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pgcd'
ERROR: [VRFC 10-4982] syntax error near 'assert' [D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd:52]
ERROR: [VRFC 10-2989] 'pr_state' is not declared [D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd:59]
ERROR: [VRFC 10-2989] 'pr_state' is not declared [D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd:61]
ERROR: [VRFC 10-2989] 'nx_state' is not declared [D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd:71]
ERROR: [VRFC 10-2989] 'nx_state' is not declared [D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd:73]
ERROR: [VRFC 10-2989] 'nx_state' is not declared [D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd:77]
ERROR: [VRFC 10-2989] 'nx_state' is not declared [D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd:79]
ERROR: [VRFC 10-2989] 'nx_state' is not declared [D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd:81]
ERROR: [VRFC 10-2989] 'nx_state' is not declared [D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd:83]
ERROR: [VRFC 10-2989] 'nx_state' is not declared [D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd:85]
ERROR: [VRFC 10-2989] 'nx_state' is not declared [D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd:89]
ERROR: [VRFC 10-2989] 'nx_state' is not declared [D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd:93]
ERROR: [VRFC 10-2989] 'nx_state' is not declared [D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd:95]
ERROR: [VRFC 10-2989] 'value_a' is not declared [D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd:92]
ERROR: [VRFC 10-2989] 'nx_state' is not declared [D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd:99]
ERROR: [VRFC 10-2989] 'nx_state' is not declared [D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd:102]
ERROR: [VRFC 10-2989] 'pr_state' is not declared [D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd:68]
ERROR: [VRFC 10-2989] 'pr_state' is not declared [D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd:65]
ERROR: [VRFC 10-2989] 'value_b' is not declared [D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd:112]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pgcd'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xelab -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pgcd [pgcd_default]
Compiling architecture tb of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1107.742 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pgcd'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xelab -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pgcd [pgcd_default]
Compiling architecture tb of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1107.742 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sim_1/new/test_bench_pgcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xelab -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pgcd [pgcd_default]
Compiling architecture tb of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1108.895 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pgcd'
ERROR: [VRFC 10-985] literal 1111111111111111 exceeds maximum integer value [D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd:69]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd:48]
INFO: [VRFC 10-3070] VHDL file 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pgcd'
ERROR: [VRFC 10-724] found '2' definitions of operator "<", cannot determine exact overloaded matching definition for "<" [D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd:69]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd:48]
INFO: [VRFC 10-3070] VHDL file 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pgcd'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xelab -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pgcd [pgcd_default]
Compiling architecture tb of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Error: Attention nombre A trop grand
Time: 295 ns  Iteration: 1  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1110.824 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sim_1/new/test_bench_pgcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xelab -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pgcd [pgcd_default]
Compiling architecture tb of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Error: Attention nombre A trop grand
Time: 233 ns  Iteration: 1  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1110.824 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pgcd'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xelab -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pgcd [pgcd_default]
Compiling architecture tb of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Error: Attention nombre A trop grand
Time: 233 ns  Iteration: 1  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1110.824 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xelab -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Error: Attention nombre A trop grand
Time: 233 ns  Iteration: 1  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1110.824 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pgcd'
ERROR: [VRFC 10-3763] type error near '100000' ; expected type 'unresolved_unsigned' [D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd:69]
ERROR: [VRFC 10-3340] formal 'arg' has no actual or default value [D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd:69]
ERROR: [VRFC 10-3464] indexed name prefix type 'integer' is not an array type [D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd:69]
ERROR: [VRFC 10-3760] type 'unresolved_unsigned' does not match with the integer literal [D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd:69]
ERROR: [VRFC 10-2922] 'to_integer' expects 1 arguments [D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd:69]
ERROR: [VRFC 10-3559] near 'std_logic_vector' ; type conversion expression type cannot be determined uniquely [D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd:69]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd:48]
INFO: [VRFC 10-3070] VHDL file 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pgcd'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xelab -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pgcd [pgcd_default]
Compiling architecture tb of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1110.824 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pgcd'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xelab -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pgcd [pgcd_default]
Compiling architecture tb of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Error: Attention nombre A trop grand
Time: 233 ns  Iteration: 1  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1110.824 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pgcd'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sim_1/new/test_bench_pgcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xelab -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pgcd [pgcd_default]
Compiling architecture tb of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Error: Attention nombre A trop grand
Time: 233 ns  Iteration: 1  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 233 ns  Iteration: 1  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 295 ns  Iteration: 1  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1110.824 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pgcd'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xelab -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pgcd [pgcd_default]
Compiling architecture tb of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Error: Attention nombre A trop grand
Time: 233 ns  Iteration: 1  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre B trop grand
Time: 233 ns  Iteration: 1  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 295 ns  Iteration: 1  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1110.824 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pgcd'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sim_1/new/test_bench_pgcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xelab -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pgcd [pgcd_default]
Compiling architecture tb of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1111.539 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1111.539 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
Error: Attention nombre B trop grand
Time: 211 ns  Iteration: 1  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre B trop grand
Time: 211 ns  Iteration: 1  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 233 ns  Iteration: 1  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre B trop grand
Time: 233 ns  Iteration: 1  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre B trop grand
Time: 233 ns  Iteration: 1  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1111.539 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pgcd'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xelab -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pgcd [pgcd_default]
Compiling architecture tb of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Error: Attention nombre A trop petit
Time: 211 ns  Iteration: 1  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre B trop petit
Time: 211 ns  Iteration: 1  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 233 ns  Iteration: 1  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop petit
Time: 233 ns  Iteration: 1  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre B trop petit
Time: 233 ns  Iteration: 1  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1112.785 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pgcd'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xelab -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pgcd [pgcd_default]
Compiling architecture tb of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Error: Attention nombre A trop grand
Time: 233 ns  Iteration: 1  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1112.785 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pgcd'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xelab -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pgcd [pgcd_default]
Compiling architecture tb of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Error: Attention PGCD infrieur  zro
Time: 0 ps  Iteration: 0  Process: /test_bench/dut/cal_output  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 233 ns  Iteration: 1  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1115.246 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pgcd'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xelab -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pgcd [pgcd_default]
Compiling architecture tb of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Error: Attention nombre A trop grand
Time: 233 ns  Iteration: 1  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1116.008 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pgcd'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xelab -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pgcd [pgcd_default]
Compiling architecture tb of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Error: Attention PGCD infrieur  zro
Time: 212500 ps  Iteration: 2  Process: /test_bench/dut/cal_output  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 233 ns  Iteration: 1  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention PGCD infrieur  zro
Time: 327500 ps  Iteration: 2  Process: /test_bench/dut/cal_output  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1116.008 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sim_1/new/test_bench_pgcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.sim/sim_1/behav/xsim'
"xelab -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b6faac89487347989303ed0fb9636a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pgcd [pgcd_default]
Compiling architecture tb of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Error: Attention PGCD infrieur  zro
Time: 212500 ps  Iteration: 2  Process: /test_bench/dut/cal_output  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention nombre A trop grand
Time: 233 ns  Iteration: 1  Process: /test_bench/dut/cal_nx_state  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
Error: Attention PGCD infrieur  zro
Time: 327500 ps  Iteration: 2  Process: /test_bench/dut/cal_output  File: D:/Documents/GitHub/VIVADO_EN224-Test-et-verification/2_Hardware/Etape_1/vivado/verification_hardware/verification_hardware.srcs/sources_1/new/pgcd.vhd
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1153.301 ; gain = 0.000
