
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns max -48.48

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns max -0.15

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack max -0.15

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: intsink.SynchronizerShiftReg_w1_d3.sync_2$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: intsink.SynchronizerShiftReg_w1_d3.sync_1$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ intsink.SynchronizerShiftReg_w1_d3.sync_2$_DFF_P_/CK (DFF_X1)
     1    1.15    0.01    0.08    0.08 v intsink.SynchronizerShiftReg_w1_d3.sync_2$_DFF_P_/Q (DFF_X1)
                                         intsink.SynchronizerShiftReg_w1_d3.sync_2 (net)
                  0.01    0.00    0.08 v intsink.SynchronizerShiftReg_w1_d3.sync_1$_DFF_P_/D (DFF_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ intsink.SynchronizerShiftReg_w1_d3.sync_1$_DFF_P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: frontend/fq._T_1_0$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: frontend/fq._T_2_0_data[8]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ frontend/fq._T_1_0$_SDFF_PP0_/CK (DFF_X1)
     3   11.69    0.02    0.09    0.09 v frontend/fq._T_1_0$_SDFF_PP0_/Q (DFF_X1)
                                         frontend/fq._T_1_0 (net)
                  0.02    0.00    0.09 v frontend/_5983_/S (MUX2_X2)
     2   10.72    0.02    0.07    0.16 ^ frontend/_5983_/Z (MUX2_X2)
                                         core_io_imem_resp_bits_pc[1] (net)
                  0.02    0.00    0.17 ^ core/_18838_/A (HA_X1)
     6   15.20    0.04    0.07    0.23 ^ core/_18838_/CO (HA_X1)
                                         core/_10037_[0] (net)
                  0.04    0.00    0.23 ^ place8532/A (BUF_X2)
     6   12.46    0.02    0.04    0.27 ^ place8532/Z (BUF_X2)
                                         net8532 (net)
                  0.02    0.00    0.27 ^ core/_10305_/S (MUX2_X1)
     2    3.10    0.01    0.06    0.34 v core/_10305_/Z (MUX2_X1)
                                         core/_04115_ (net)
                  0.01    0.00    0.34 v core/_10352_/B (MUX2_X2)
    11   27.49    0.02    0.08    0.41 v core/_10352_/Z (MUX2_X2)
                                         core/_04162_ (net)
                  0.02    0.00    0.42 v place8342/A (BUF_X4)
    10   23.82    0.01    0.04    0.45 v place8342/Z (BUF_X4)
                                         net8342 (net)
                  0.01    0.00    0.45 v core/_10354_/A3 (NAND3_X1)
     3    5.68    0.02    0.03    0.48 ^ core/_10354_/ZN (NAND3_X1)
                                         core/_04164_ (net)
                  0.02    0.00    0.48 ^ place8211/A (BUF_X2)
     7   15.76    0.02    0.04    0.52 ^ place8211/Z (BUF_X2)
                                         net8211 (net)
                  0.02    0.00    0.52 ^ core/_10657_/A2 (NOR3_X1)
     2    4.21    0.01    0.02    0.54 v core/_10657_/ZN (NOR3_X1)
                                         core/_04467_ (net)
                  0.01    0.00    0.54 v core/_10661_/B1 (AOI221_X2)
     3   11.53    0.07    0.10    0.64 ^ core/_10661_/ZN (AOI221_X2)
                                         core/_04471_ (net)
                  0.07    0.00    0.65 ^ place7962/A (BUF_X1)
     3    5.82    0.02    0.04    0.69 ^ place7962/Z (BUF_X1)
                                         net7962 (net)
                  0.02    0.00    0.69 ^ core/_11097_/A (INV_X1)
     2    2.78    0.01    0.01    0.70 v core/_11097_/ZN (INV_X1)
                                         core/_04900_ (net)
                  0.01    0.00    0.70 v core/_11098_/A2 (NOR2_X1)
     2    4.00    0.03    0.04    0.74 ^ core/_11098_/ZN (NOR2_X1)
                                         core/_04901_ (net)
                  0.03    0.00    0.74 ^ core/_11102_/A (OAI221_X1)
     1    1.55    0.02    0.03    0.77 v core/_11102_/ZN (OAI221_X1)
                                         core/_04905_ (net)
                  0.02    0.00    0.77 v core/_11103_/A2 (OR2_X1)
     1    3.52    0.01    0.06    0.83 v core/_11103_/ZN (OR2_X1)
                                         core/_04906_ (net)
                  0.01    0.00    0.83 v core/_11130_/A2 (AND4_X4)
     1    6.60    0.01    0.03    0.86 v core/_11130_/ZN (AND4_X4)
                                         core/_04933_ (net)
                  0.01    0.00    0.87 v core/_11303_/A3 (NOR3_X2)
     2    7.46    0.04    0.07    0.93 ^ core/_11303_/ZN (NOR3_X2)
                                         core/_05101_ (net)
                  0.04    0.00    0.93 ^ core/_18303_/A1 (NAND2_X1)
     2    5.72    0.02    0.03    0.96 v core/_18303_/ZN (NAND2_X1)
                                         core/_03684_ (net)
                  0.02    0.00    0.96 v core/_18740_/A (AOI221_X1)
     1    3.72    0.06    0.09    1.05 ^ core/_18740_/ZN (AOI221_X1)
                                         core_io_imem_resp_ready (net)
                  0.06    0.00    1.05 ^ place7264/A (BUF_X4)
     3   17.89    0.01    0.03    1.09 ^ place7264/Z (BUF_X4)
                                         net7264 (net)
                  0.01    0.00    1.09 ^ frontend/_3778_/A (INV_X4)
     4   13.35    0.01    0.01    1.10 v frontend/_3778_/ZN (INV_X4)
                                         frontend/_0602_ (net)
                  0.01    0.00    1.10 v place7261/A (BUF_X2)
     3   13.60    0.01    0.03    1.14 v place7261/Z (BUF_X2)
                                         net7261 (net)
                  0.01    0.00    1.14 v frontend/_3779_/B2 (OAI21_X4)
     4   33.03    0.05    0.07    1.20 ^ frontend/_3779_/ZN (OAI21_X4)
                                         frontend/_0603_ (net)
                  0.05    0.00    1.20 ^ place7254/A (BUF_X8)
    15   44.10    0.01    0.03    1.24 ^ place7254/Z (BUF_X8)
                                         net7254 (net)
                  0.02    0.01    1.25 ^ frontend/_3878_/S (MUX2_X1)
     1    1.15    0.01    0.06    1.31 v frontend/_3878_/Z (MUX2_X1)
                                         frontend/_0042_ (net)
                  0.01    0.00    1.31 v frontend/fq._T_2_0_data[8]$_DFFE_PP_/D (DFF_X1)
                                  1.31   data arrival time

                  0.00    1.20    1.20   clock core_clock (rise edge)
                          0.00    1.20   clock network delay (ideal)
                          0.00    1.20   clock reconvergence pessimism
                                  1.20 ^ frontend/fq._T_2_0_data[8]$_DFFE_PP_/CK (DFF_X1)
                         -0.04    1.16   library setup time
                                  1.16   data required time
-----------------------------------------------------------------------------
                                  1.16   data required time
                                 -1.31   data arrival time
-----------------------------------------------------------------------------
                                 -0.15   slack (VIOLATED)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: frontend/fq._T_1_0$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: frontend/fq._T_2_0_data[8]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ frontend/fq._T_1_0$_SDFF_PP0_/CK (DFF_X1)
     3   11.69    0.02    0.09    0.09 v frontend/fq._T_1_0$_SDFF_PP0_/Q (DFF_X1)
                                         frontend/fq._T_1_0 (net)
                  0.02    0.00    0.09 v frontend/_5983_/S (MUX2_X2)
     2   10.72    0.02    0.07    0.16 ^ frontend/_5983_/Z (MUX2_X2)
                                         core_io_imem_resp_bits_pc[1] (net)
                  0.02    0.00    0.17 ^ core/_18838_/A (HA_X1)
     6   15.20    0.04    0.07    0.23 ^ core/_18838_/CO (HA_X1)
                                         core/_10037_[0] (net)
                  0.04    0.00    0.23 ^ place8532/A (BUF_X2)
     6   12.46    0.02    0.04    0.27 ^ place8532/Z (BUF_X2)
                                         net8532 (net)
                  0.02    0.00    0.27 ^ core/_10305_/S (MUX2_X1)
     2    3.10    0.01    0.06    0.34 v core/_10305_/Z (MUX2_X1)
                                         core/_04115_ (net)
                  0.01    0.00    0.34 v core/_10352_/B (MUX2_X2)
    11   27.49    0.02    0.08    0.41 v core/_10352_/Z (MUX2_X2)
                                         core/_04162_ (net)
                  0.02    0.00    0.42 v place8342/A (BUF_X4)
    10   23.82    0.01    0.04    0.45 v place8342/Z (BUF_X4)
                                         net8342 (net)
                  0.01    0.00    0.45 v core/_10354_/A3 (NAND3_X1)
     3    5.68    0.02    0.03    0.48 ^ core/_10354_/ZN (NAND3_X1)
                                         core/_04164_ (net)
                  0.02    0.00    0.48 ^ place8211/A (BUF_X2)
     7   15.76    0.02    0.04    0.52 ^ place8211/Z (BUF_X2)
                                         net8211 (net)
                  0.02    0.00    0.52 ^ core/_10657_/A2 (NOR3_X1)
     2    4.21    0.01    0.02    0.54 v core/_10657_/ZN (NOR3_X1)
                                         core/_04467_ (net)
                  0.01    0.00    0.54 v core/_10661_/B1 (AOI221_X2)
     3   11.53    0.07    0.10    0.64 ^ core/_10661_/ZN (AOI221_X2)
                                         core/_04471_ (net)
                  0.07    0.00    0.65 ^ place7962/A (BUF_X1)
     3    5.82    0.02    0.04    0.69 ^ place7962/Z (BUF_X1)
                                         net7962 (net)
                  0.02    0.00    0.69 ^ core/_11097_/A (INV_X1)
     2    2.78    0.01    0.01    0.70 v core/_11097_/ZN (INV_X1)
                                         core/_04900_ (net)
                  0.01    0.00    0.70 v core/_11098_/A2 (NOR2_X1)
     2    4.00    0.03    0.04    0.74 ^ core/_11098_/ZN (NOR2_X1)
                                         core/_04901_ (net)
                  0.03    0.00    0.74 ^ core/_11102_/A (OAI221_X1)
     1    1.55    0.02    0.03    0.77 v core/_11102_/ZN (OAI221_X1)
                                         core/_04905_ (net)
                  0.02    0.00    0.77 v core/_11103_/A2 (OR2_X1)
     1    3.52    0.01    0.06    0.83 v core/_11103_/ZN (OR2_X1)
                                         core/_04906_ (net)
                  0.01    0.00    0.83 v core/_11130_/A2 (AND4_X4)
     1    6.60    0.01    0.03    0.86 v core/_11130_/ZN (AND4_X4)
                                         core/_04933_ (net)
                  0.01    0.00    0.87 v core/_11303_/A3 (NOR3_X2)
     2    7.46    0.04    0.07    0.93 ^ core/_11303_/ZN (NOR3_X2)
                                         core/_05101_ (net)
                  0.04    0.00    0.93 ^ core/_18303_/A1 (NAND2_X1)
     2    5.72    0.02    0.03    0.96 v core/_18303_/ZN (NAND2_X1)
                                         core/_03684_ (net)
                  0.02    0.00    0.96 v core/_18740_/A (AOI221_X1)
     1    3.72    0.06    0.09    1.05 ^ core/_18740_/ZN (AOI221_X1)
                                         core_io_imem_resp_ready (net)
                  0.06    0.00    1.05 ^ place7264/A (BUF_X4)
     3   17.89    0.01    0.03    1.09 ^ place7264/Z (BUF_X4)
                                         net7264 (net)
                  0.01    0.00    1.09 ^ frontend/_3778_/A (INV_X4)
     4   13.35    0.01    0.01    1.10 v frontend/_3778_/ZN (INV_X4)
                                         frontend/_0602_ (net)
                  0.01    0.00    1.10 v place7261/A (BUF_X2)
     3   13.60    0.01    0.03    1.14 v place7261/Z (BUF_X2)
                                         net7261 (net)
                  0.01    0.00    1.14 v frontend/_3779_/B2 (OAI21_X4)
     4   33.03    0.05    0.07    1.20 ^ frontend/_3779_/ZN (OAI21_X4)
                                         frontend/_0603_ (net)
                  0.05    0.00    1.20 ^ place7254/A (BUF_X8)
    15   44.10    0.01    0.03    1.24 ^ place7254/Z (BUF_X8)
                                         net7254 (net)
                  0.02    0.01    1.25 ^ frontend/_3878_/S (MUX2_X1)
     1    1.15    0.01    0.06    1.31 v frontend/_3878_/Z (MUX2_X1)
                                         frontend/_0042_ (net)
                  0.01    0.00    1.31 v frontend/fq._T_2_0_data[8]$_DFFE_PP_/D (DFF_X1)
                                  1.31   data arrival time

                  0.00    1.20    1.20   clock core_clock (rise edge)
                          0.00    1.20   clock network delay (ideal)
                          0.00    1.20   clock reconvergence pessimism
                                  1.20 ^ frontend/fq._T_2_0_data[8]$_DFFE_PP_/CK (DFF_X1)
                         -0.04    1.16   library setup time
                                  1.16   data required time
-----------------------------------------------------------------------------
                                  1.16   data required time
                                 -1.31   data arrival time
-----------------------------------------------------------------------------
                                 -0.15   slack (VIOLATED)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.08139365911483765

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4100

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
2.195355176925659

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
27.61840057373047

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0795

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 451

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: frontend/fq._T_1_0$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: frontend/fq._T_2_0_data[8]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ frontend/fq._T_1_0$_SDFF_PP0_/CK (DFF_X1)
   0.09    0.09 v frontend/fq._T_1_0$_SDFF_PP0_/Q (DFF_X1)
   0.07    0.16 ^ frontend/_5983_/Z (MUX2_X2)
   0.07    0.23 ^ core/_18838_/CO (HA_X1)
   0.04    0.27 ^ place8532/Z (BUF_X2)
   0.06    0.34 v core/_10305_/Z (MUX2_X1)
   0.08    0.41 v core/_10352_/Z (MUX2_X2)
   0.04    0.45 v place8342/Z (BUF_X4)
   0.03    0.48 ^ core/_10354_/ZN (NAND3_X1)
   0.04    0.52 ^ place8211/Z (BUF_X2)
   0.02    0.54 v core/_10657_/ZN (NOR3_X1)
   0.10    0.64 ^ core/_10661_/ZN (AOI221_X2)
   0.04    0.69 ^ place7962/Z (BUF_X1)
   0.01    0.70 v core/_11097_/ZN (INV_X1)
   0.04    0.74 ^ core/_11098_/ZN (NOR2_X1)
   0.03    0.77 v core/_11102_/ZN (OAI221_X1)
   0.06    0.83 v core/_11103_/ZN (OR2_X1)
   0.03    0.86 v core/_11130_/ZN (AND4_X4)
   0.07    0.93 ^ core/_11303_/ZN (NOR3_X2)
   0.03    0.96 v core/_18303_/ZN (NAND2_X1)
   0.09    1.05 ^ core/_18740_/ZN (AOI221_X1)
   0.03    1.09 ^ place7264/Z (BUF_X4)
   0.02    1.10 v frontend/_3778_/ZN (INV_X4)
   0.03    1.14 v place7261/Z (BUF_X2)
   0.07    1.20 ^ frontend/_3779_/ZN (OAI21_X4)
   0.04    1.24 ^ place7254/Z (BUF_X8)
   0.07    1.31 v frontend/_3878_/Z (MUX2_X1)
   0.00    1.31 v frontend/fq._T_2_0_data[8]$_DFFE_PP_/D (DFF_X1)
           1.31   data arrival time

   1.20    1.20   clock core_clock (rise edge)
   0.00    1.20   clock network delay (ideal)
   0.00    1.20   clock reconvergence pessimism
           1.20 ^ frontend/fq._T_2_0_data[8]$_DFFE_PP_/CK (DFF_X1)
  -0.04    1.16   library setup time
           1.16   data required time
---------------------------------------------------------
           1.16   data required time
          -1.31   data arrival time
---------------------------------------------------------
          -0.15   slack (VIOLATED)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: intsink.SynchronizerShiftReg_w1_d3.sync_2$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: intsink.SynchronizerShiftReg_w1_d3.sync_1$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ intsink.SynchronizerShiftReg_w1_d3.sync_2$_DFF_P_/CK (DFF_X1)
   0.08    0.08 v intsink.SynchronizerShiftReg_w1_d3.sync_2$_DFF_P_/Q (DFF_X1)
   0.00    0.08 v intsink.SynchronizerShiftReg_w1_d3.sync_1$_DFF_P_/D (DFF_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ intsink.SynchronizerShiftReg_w1_d3.sync_1$_DFF_P_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
1.3052

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
-0.1458

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
-11.170702

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.09e-02   4.39e-03   3.10e-04   3.56e-02  36.4%
Combinational          2.72e-02   3.04e-02   8.16e-04   5.83e-02  59.6%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  3.69e-03   0.00e+00   1.63e-04   3.85e-03   3.9%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.18e-02   3.48e-02   1.29e-03   9.78e-02 100.0%
                          63.1%      35.5%       1.3%
