library ieee;
use ieee.std_logic_1164.all;

entity ff_jk is
  port (
    Clk : in std_logic;
    J : in std_logic;
    K : in std_logic;
    Q : out std_logic;
    Q_n : out std_logic;
    Preset : in std_logic;
    Clear : in std_logic
  );
end ff_jk;

architecture rtl of ff_jk is
begin
  -- Your code here!
end rtl;
