================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Tue Feb 18 09:40:31 +0800 2025
    * Version:         2024.2 (Build 5238294 on Nov  8 2024)
    * Project:         fir
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              157
FF:               130
DSP:              3
BRAM:             1
URAM:             0
SRL:              2


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 4.502       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+----------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                         | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+----------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                         | 157 | 130 | 3   | 1    |      |     |        |      |         |          |        |
|   (inst)                                     |     | 24  | 1   |      |      |     |        |      |         |          |        |
|   fir_io_s_axi_U                             | 59  | 70  |     |      |      |     |        |      |         |          |        |
|   grp_fir_Pipeline_loop_fu_80                | 82  | 20  | 1   |      |      |     |        |      |         |          |        |
|     (grp_fir_Pipeline_loop_fu_80)            | 11  | 18  |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U | 70  | 2   |     |      |      |     |        |      |         |          |        |
|     mac_muladd_16s_16s_37s_37_4_1_U1         | 1   |     | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_16s_10s_31s_31_4_1_U8           |     | 16  | 1   |      |      |     |        |      |         |          |        |
|   shift_reg_U                                | 16  |     |     | 1    |      |     |        |      |         |          |        |
+----------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.30%  | OK     |
| FD                                                        | 50%       | 0.12%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.01%  | OK     |
| MUXF7                                                     | 15%       | 0.01%  | OK     |
| DSP                                                       | 80%       | 1.36%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.36%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.86%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 9      | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.69   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+-------------------------------+-------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                | ENDPOINT PIN                  | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                               |                               |              |            |                |          DELAY |        DELAY |
+-------+-------+-------------------------------+-------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 5.498 | shift_reg_U/ram_reg/CLKBWRCLK | shift_reg_U/ram_reg/DIADI[0]  |            1 |          2 |          4.177 |          2.578 |        1.599 |
| Path2 | 5.498 | shift_reg_U/ram_reg/CLKBWRCLK | shift_reg_U/ram_reg/DIADI[10] |            1 |          2 |          4.177 |          2.578 |        1.599 |
| Path3 | 5.498 | shift_reg_U/ram_reg/CLKBWRCLK | shift_reg_U/ram_reg/DIADI[11] |            1 |          2 |          4.177 |          2.578 |        1.599 |
| Path4 | 5.498 | shift_reg_U/ram_reg/CLKBWRCLK | shift_reg_U/ram_reg/DIADI[12] |            1 |          2 |          4.177 |          2.578 |        1.599 |
| Path5 | 5.498 | shift_reg_U/ram_reg/CLKBWRCLK | shift_reg_U/ram_reg/DIADI[13] |            1 |          2 |          4.177 |          2.578 |        1.599 |
+-------+-------+-------------------------------+-------------------------------+--------------+------------+----------------+----------------+--------------+

    +--------------------------+--------------------+
    | Path1 Cells              | Primitive Type     |
    +--------------------------+--------------------+
    | shift_reg_U/ram_reg      | BMEM.bram.RAMB18E1 |
    | shift_reg_U/ram_reg_i_29 | LUT.others.LUT3    |
    | shift_reg_U/ram_reg      | BMEM.bram.RAMB18E1 |
    | shift_reg_U/ram_reg_i_19 | LUT.others.LUT3    |
    | shift_reg_U/ram_reg      | BMEM.bram.RAMB18E1 |
    | shift_reg_U/ram_reg_i_18 | LUT.others.LUT3    |
    | shift_reg_U/ram_reg      | BMEM.bram.RAMB18E1 |
    | shift_reg_U/ram_reg_i_17 | LUT.others.LUT3    |
    | shift_reg_U/ram_reg      | BMEM.bram.RAMB18E1 |
    | shift_reg_U/ram_reg_i_16 | LUT.others.LUT3    |
    +--------------------------+--------------------+

    +--------------------------+--------------------+
    | Path2 Cells              | Primitive Type     |
    +--------------------------+--------------------+
    | shift_reg_U/ram_reg      | BMEM.bram.RAMB18E1 |
    | shift_reg_U/ram_reg_i_29 | LUT.others.LUT3    |
    | shift_reg_U/ram_reg      | BMEM.bram.RAMB18E1 |
    | shift_reg_U/ram_reg_i_19 | LUT.others.LUT3    |
    | shift_reg_U/ram_reg      | BMEM.bram.RAMB18E1 |
    | shift_reg_U/ram_reg_i_18 | LUT.others.LUT3    |
    | shift_reg_U/ram_reg      | BMEM.bram.RAMB18E1 |
    | shift_reg_U/ram_reg_i_17 | LUT.others.LUT3    |
    | shift_reg_U/ram_reg      | BMEM.bram.RAMB18E1 |
    | shift_reg_U/ram_reg_i_16 | LUT.others.LUT3    |
    +--------------------------+--------------------+

    +--------------------------+--------------------+
    | Path3 Cells              | Primitive Type     |
    +--------------------------+--------------------+
    | shift_reg_U/ram_reg      | BMEM.bram.RAMB18E1 |
    | shift_reg_U/ram_reg_i_29 | LUT.others.LUT3    |
    | shift_reg_U/ram_reg      | BMEM.bram.RAMB18E1 |
    | shift_reg_U/ram_reg_i_19 | LUT.others.LUT3    |
    | shift_reg_U/ram_reg      | BMEM.bram.RAMB18E1 |
    | shift_reg_U/ram_reg_i_18 | LUT.others.LUT3    |
    | shift_reg_U/ram_reg      | BMEM.bram.RAMB18E1 |
    | shift_reg_U/ram_reg_i_17 | LUT.others.LUT3    |
    | shift_reg_U/ram_reg      | BMEM.bram.RAMB18E1 |
    | shift_reg_U/ram_reg_i_16 | LUT.others.LUT3    |
    +--------------------------+--------------------+

    +--------------------------+--------------------+
    | Path4 Cells              | Primitive Type     |
    +--------------------------+--------------------+
    | shift_reg_U/ram_reg      | BMEM.bram.RAMB18E1 |
    | shift_reg_U/ram_reg_i_29 | LUT.others.LUT3    |
    | shift_reg_U/ram_reg      | BMEM.bram.RAMB18E1 |
    | shift_reg_U/ram_reg_i_19 | LUT.others.LUT3    |
    | shift_reg_U/ram_reg      | BMEM.bram.RAMB18E1 |
    | shift_reg_U/ram_reg_i_18 | LUT.others.LUT3    |
    | shift_reg_U/ram_reg      | BMEM.bram.RAMB18E1 |
    | shift_reg_U/ram_reg_i_17 | LUT.others.LUT3    |
    | shift_reg_U/ram_reg      | BMEM.bram.RAMB18E1 |
    | shift_reg_U/ram_reg_i_16 | LUT.others.LUT3    |
    +--------------------------+--------------------+

    +--------------------------+--------------------+
    | Path5 Cells              | Primitive Type     |
    +--------------------------+--------------------+
    | shift_reg_U/ram_reg      | BMEM.bram.RAMB18E1 |
    | shift_reg_U/ram_reg_i_29 | LUT.others.LUT3    |
    | shift_reg_U/ram_reg      | BMEM.bram.RAMB18E1 |
    | shift_reg_U/ram_reg_i_19 | LUT.others.LUT3    |
    | shift_reg_U/ram_reg      | BMEM.bram.RAMB18E1 |
    | shift_reg_U/ram_reg_i_18 | LUT.others.LUT3    |
    | shift_reg_U/ram_reg      | BMEM.bram.RAMB18E1 |
    | shift_reg_U/ram_reg_i_17 | LUT.others.LUT3    |
    | shift_reg_U/ram_reg      | BMEM.bram.RAMB18E1 |
    | shift_reg_U/ram_reg_i_16 | LUT.others.LUT3    |
    +--------------------------+--------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+------------------------------------------------------------+
| Report Type              | Report Location                                            |
+--------------------------+------------------------------------------------------------+
| design_analysis          | impl/verilog/report/fir_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/fir_failfast_synth.rpt                 |
| power                    | impl/verilog/report/fir_power_synth.rpt                    |
| timing                   | impl/verilog/report/fir_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/fir_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/fir_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/fir_utilization_hierarchical_synth.rpt |
+--------------------------+------------------------------------------------------------+


