<?xml version="1.0" encoding="UTF-8"?><device xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" schemaVersion="1.0" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1.0.xsd"><name>w600</name><version>1.0</version><width>32</width><peripherals><peripheral><name>CLK</name><description>Timer and Reset</description><baseAddress>0x40000000</baseAddress><addressBlock><offset>1792</offset><size>0x00000020</size><usage>registers</usage></addressBlock><registers><register><name>SW_CLKG_EN</name><addressOffset>0x0</addressOffset><description>软件时钟门控使能寄存器</description><access>read-write</access><resetValue>0x00007fff</resetValue></register><register><name>SW_CLK_MASK</name><addressOffset>0x4</addressOffset><description>软件时钟掩码寄存器</description><access>read-write</access><resetValue>0x0000007e</resetValue></register><register><name>SW_RST_CTRL</name><addressOffset>0xc</addressOffset><description>软件复位控制寄存器</description><access>read-write</access><resetValue>0x01ffffff</resetValue></register><register><name>SYS_CLK_DIV</name><addressOffset>0x10</addressOffset><description>时钟分频配置寄存器</description><access>read-write</access><resetValue>0x00002212</resetValue></register><register><name>DEBUG_CTRL</name><addressOffset>0x14</addressOffset><description>调试控制寄存器</description><access>read-write</access><resetValue>0x00000000</resetValue></register><register><name>I2S_CLK_CTRL</name><addressOffset>0x18</addressOffset><description>I2S时钟控制寄存器</description><access>read-write</access><resetValue>0x00000000</resetValue></register></registers></peripheral><peripheral><name>DMA</name><description>Direct Memory Access</description><baseAddress>0x40000000</baseAddress><addressBlock><offset>1024</offset><size>0x00000180</size><usage>registers</usage></addressBlock><registers><register><name>INT_MASK</name><addressOffset>0x0</addressOffset><description>中断屏蔽寄存器</description><access>read-write</access><resetValue>0x0000ffff</resetValue></register><register><name>INT_SRC</name><addressOffset>0x4</addressOffset><description>中断状态寄存器</description><access>read-write</access><resetValue>0x00000000</resetValue></register><register><name>UART_CH</name><addressOffset>0x8</addressOffset><description>UART选择寄存器</description><access>read-write</access><resetValue>0x00000000</resetValue></register><register><name>CH%s_SRC_ADDR</name><addressOffset>0x10</addressOffset><description>DMA源地址寄存器</description><access>read-write</access><resetValue>0x00000000</resetValue><dim>8</dim><dimIncrement>48</dimIncrement><dimIndex>0,1,2,3,4,5,6,7</dimIndex></register><register><name>CH%s_DEST_ADDR</name><addressOffset>0x14</addressOffset><description>DMA目的地址寄存器</description><access>read-write</access><resetValue>0x00000000</resetValue><dim>8</dim><dimIncrement>48</dimIncrement><dimIndex>0,1,2,3,4,5,6,7</dimIndex></register><register><name>CH%s_SRC_WRAP_ADDR</name><addressOffset>0x18</addressOffset><description>DMA循环源起始地址寄存器</description><access>read-write</access><resetValue>0x00000000</resetValue><dim>8</dim><dimIncrement>48</dimIncrement><dimIndex>0,1,2,3,4,5,6,7</dimIndex></register><register><name>CH%s_DEST_WRAP_ADDR</name><addressOffset>0x1c</addressOffset><description>DMA循环目的起始地址寄存器</description><access>read-write</access><resetValue>0x00000000</resetValue><dim>8</dim><dimIncrement>48</dimIncrement><dimIndex>0,1,2,3,4,5,6,7</dimIndex></register><register><name>CH%s_WRAP_SIZE</name><addressOffset>0x20</addressOffset><description>DMA循环长度寄存器</description><access>read-write</access><resetValue>0x00000000</resetValue><dim>8</dim><dimIncrement>48</dimIncrement><dimIndex>0,1,2,3,4,5,6,7</dimIndex></register><register><name>CH%s_CHNL_CTRL</name><addressOffset>0x24</addressOffset><description>DMA通道控制寄存器</description><access>read-write</access><resetValue>0x00000000</resetValue><dim>8</dim><dimIncrement>48</dimIncrement><dimIndex>0,1,2,3,4,5,6,7</dimIndex></register><register><name>CH%s_DMA_MODE</name><addressOffset>0x28</addressOffset><description>DMA模式选择寄存器</description><access>read-write</access><resetValue>0x00000000</resetValue><dim>8</dim><dimIncrement>48</dimIncrement><dimIndex>0,1,2,3,4,5,6,7</dimIndex></register><register><name>CH%s_DMA_CTRL</name><addressOffset>0x2c</addressOffset><description>DMA数据流控制寄存器</description><access>read-write</access><resetValue>0x00000000</resetValue><dim>8</dim><dimIncrement>48</dimIncrement><dimIndex>0,1,2,3,4,5,6,7</dimIndex></register><register><name>CH%s_DMA_STATUS</name><addressOffset>0x30</addressOffset><description>DMA传输字节数寄存器</description><access>read-only</access><resetValue>0x00000000</resetValue><dim>8</dim><dimIncrement>48</dimIncrement><dimIndex>0,1,2,3,4,5,6,7</dimIndex></register><register><name>CH%s_DESC_ADDR</name><addressOffset>0x34</addressOffset><description>DMA链表入口地址寄存器</description><access>read-write</access><resetValue>0x00000000</resetValue><dim>8</dim><dimIncrement>48</dimIncrement><dimIndex>0,1,2,3,4,5,6,7</dimIndex></register><register><name>CH%s_CUR_DEST_ADDR</name><addressOffset>0x38</addressOffset><description>DMA当前目的地址寄存器</description><access>read-only</access><resetValue>0x00000000</resetValue><dim>8</dim><dimIncrement>48</dimIncrement><dimIndex>0,1,2,3,4,5,6,7</dimIndex></register></registers></peripheral></peripherals></device>