{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712662519820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712662519821 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  9 18:35:19 2024 " "Processing started: Tue Apr  9 18:35:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712662519821 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712662519821 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off filter -c filter " "Command: quartus_map --read_settings_files=on --write_settings_files=off filter -c filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712662519821 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712662520732 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712662520732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/octatune/hdl/filter.v 1 1 " "Found 1 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/octatune/hdl/filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter " "Found entity 1: filter" {  } { { "../../HDL/filter.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/OctaTune/HDL/filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712662544267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712662544267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/octatune/hdl/delay_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/octatune/hdl/delay_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_pipeline " "Found entity 1: delay_pipeline" {  } { { "../../HDL/delay_pipeline.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/OctaTune/HDL/delay_pipeline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712662544291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712662544291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/octatune/hdl/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/octatune/hdl/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../../HDL/counter.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/OctaTune/HDL/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712662544388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712662544388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/octatune/hdl/compute.v 1 1 " "Found 1 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/octatune/hdl/compute.v" { { "Info" "ISGN_ENTITY_NAME" "1 compute " "Found entity 1: compute" {  } { { "../../HDL/compute.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/OctaTune/HDL/compute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712662544423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712662544423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/octatune/hdl/coeffs.v 1 1 " "Found 1 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/octatune/hdl/coeffs.v" { { "Info" "ISGN_ENTITY_NAME" "1 coeffs " "Found entity 1: coeffs" {  } { { "../../HDL/coeffs.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/OctaTune/HDL/coeffs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712662544476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712662544476 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "filter filter.v(16) " "Verilog HDL Parameter Declaration warning at filter.v(16): Parameter Declaration in module \"filter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../HDL/filter.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/OctaTune/HDL/filter.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1712662544485 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "filter filter.v(17) " "Verilog HDL Parameter Declaration warning at filter.v(17): Parameter Declaration in module \"filter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../HDL/filter.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/OctaTune/HDL/filter.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1712662544486 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "filter filter.v(18) " "Verilog HDL Parameter Declaration warning at filter.v(18): Parameter Declaration in module \"filter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../HDL/filter.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/OctaTune/HDL/filter.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1712662544486 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "filter filter.v(20) " "Verilog HDL Parameter Declaration warning at filter.v(20): Parameter Declaration in module \"filter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../HDL/filter.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/OctaTune/HDL/filter.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1712662544487 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "filter filter.v(21) " "Verilog HDL Parameter Declaration warning at filter.v(21): Parameter Declaration in module \"filter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../HDL/filter.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/OctaTune/HDL/filter.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1712662544487 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "filter filter.v(22) " "Verilog HDL Parameter Declaration warning at filter.v(22): Parameter Declaration in module \"filter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../HDL/filter.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/OctaTune/HDL/filter.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1712662544487 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "filter filter.v(24) " "Verilog HDL Parameter Declaration warning at filter.v(24): Parameter Declaration in module \"filter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../HDL/filter.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/OctaTune/HDL/filter.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1712662544487 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "compute compute.v(20) " "Verilog HDL Parameter Declaration warning at compute.v(20): Parameter Declaration in module \"compute\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../HDL/compute.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/OctaTune/HDL/compute.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1712662544503 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "filter " "Elaborating entity \"filter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712662544619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter_inst " "Elaborating entity \"counter\" for hierarchy \"counter:counter_inst\"" {  } { { "../../HDL/filter.v" "counter_inst" { Text "//mac/AllFiles/Applications/CODESTUFF/OctaTune/HDL/filter.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712662544784 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 counter.v(24) " "Verilog HDL assignment warning at counter.v(24): truncated value with size 32 to match size of target (6)" {  } { { "../../HDL/counter.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/OctaTune/HDL/counter.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712662544787 "|filter|counter:counter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 counter.v(30) " "Verilog HDL assignment warning at counter.v(30): truncated value with size 32 to match size of target (1)" {  } { { "../../HDL/counter.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/OctaTune/HDL/counter.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712662544788 "|filter|counter:counter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 counter.v(31) " "Verilog HDL assignment warning at counter.v(31): truncated value with size 32 to match size of target (1)" {  } { { "../../HDL/counter.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/OctaTune/HDL/counter.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712662544788 "|filter|counter:counter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_pipeline delay_pipeline:delay_pipeline_inst " "Elaborating entity \"delay_pipeline\" for hierarchy \"delay_pipeline:delay_pipeline_inst\"" {  } { { "../../HDL/filter.v" "delay_pipeline_inst" { Text "//mac/AllFiles/Applications/CODESTUFF/OctaTune/HDL/filter.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712662544818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coeffs coeffs:coeffs_lpf_1000hz_inst " "Elaborating entity \"coeffs\" for hierarchy \"coeffs:coeffs_lpf_1000hz_inst\"" {  } { { "../../HDL/filter.v" "coeffs_lpf_1000hz_inst" { Text "//mac/AllFiles/Applications/CODESTUFF/OctaTune/HDL/filter.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712662544991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compute compute:compute_inst " "Elaborating entity \"compute\" for hierarchy \"compute:compute_inst\"" {  } { { "../../HDL/filter.v" "compute_inst" { Text "//mac/AllFiles/Applications/CODESTUFF/OctaTune/HDL/filter.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712662545054 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 compute.v(68) " "Verilog HDL assignment warning at compute.v(68): truncated value with size 17 to match size of target (16)" {  } { { "../../HDL/compute.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/OctaTune/HDL/compute.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712662545058 "|filter|compute:compute_inst"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712662547466 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712662548449 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712662548449 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1485 " "Implemented 1485 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712662549516 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712662549516 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1449 " "Implemented 1449 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712662549516 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1712662549516 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712662549516 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "13333 " "Peak virtual memory: 13333 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712662549554 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr  9 18:35:49 2024 " "Processing ended: Tue Apr  9 18:35:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712662549554 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712662549554 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712662549554 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712662549554 ""}
