<!DOCTYPE CrossStudio_Session_File>
<session>
 <Bookmarks/>
 <Breakpoints groups="Breakpoints" active_group="Breakpoints">
  <Exceptions set="MemManage;UsageFault_Coprocessor;UsageFault_CheckingError;UsageFault_StateError;BusFault;ExceptionEntryReturnFault;HardFault"/>
 </Breakpoints>
 <ExecutionProfileWindow/>
 <FrameBufferWindow>
  <FrameBufferWindow bufferHeight="-1" addressSpace="" addressText="" bufferWidth="-1"/>
 </FrameBufferWindow>
 <Memory1>
  <MemoryWindow addressSpace="" dataSize="1" autoEvaluate="0" viewMode="0" addressOrder="0" columnsText="" refreshPeriod="0" name="Hello" radix="16" sizeText="" addressText=""/>
  <MemoryWindow addressSpace="" dataSize="4" autoEvaluate="0" viewMode="0" addressOrder="0" columnsText="1" refreshPeriod="0" name="test" radix="16" sizeText="192" addressText="0x8000000"/>
 </Memory1>
 <Memory2>
  <MemoryWindow addressSpace="" dataSize="1" autoEvaluate="0" viewMode="0" addressOrder="0" columnsText="" refreshPeriod="0" name="Hello" radix="16" sizeText="" addressText=""/>
  <MemoryWindow addressSpace="" dataSize="1" autoEvaluate="0" viewMode="0" addressOrder="0" columnsText="" refreshPeriod="0" name="test" radix="16" sizeText="" addressText=""/>
 </Memory2>
 <Memory3>
  <MemoryWindow addressSpace="" dataSize="1" autoEvaluate="0" viewMode="0" addressOrder="0" columnsText="" refreshPeriod="0" name="Hello" radix="16" sizeText="" addressText=""/>
  <MemoryWindow addressSpace="" dataSize="1" autoEvaluate="0" viewMode="0" addressOrder="0" columnsText="" refreshPeriod="0" name="test" radix="16" sizeText="" addressText=""/>
 </Memory3>
 <Memory4>
  <MemoryWindow addressSpace="" dataSize="1" autoEvaluate="0" viewMode="0" addressOrder="0" columnsText="" refreshPeriod="0" name="Hello" radix="16" sizeText="" addressText=""/>
  <MemoryWindow addressSpace="" dataSize="1" autoEvaluate="0" viewMode="0" addressOrder="0" columnsText="" refreshPeriod="0" name="test" radix="16" sizeText="" addressText=""/>
 </Memory4>
 <Project>
  <ProjectSessionItem path="test"/>
  <ProjectSessionItem path="test;test"/>
  <ProjectSessionItem path="test;test;RTT Files"/>
  <ProjectSessionItem path="test;test;Source Files"/>
  <ProjectSessionItem path="test;test;System Files"/>
 </Project>
 <Register1>
  <RegisterWindow visibleNodes="CPU - Current Context/r0;CPU - Current Context/r1;CPU - Current Context/r2;CPU - Current Context/r3;CPU - Current Context/r4;CPU - Current Context/r5;CPU - Current Context/r6;CPU - Current Context/r7;CPU - Current Context/r8;CPU - Current Context/r9;CPU - Current Context/r10;CPU - Current Context/r11;CPU - Current Context/r12;CPU - Current Context/sp(r13);CPU - Current Context/lr(r14);CPU - Current Context/pc(r15);CPU - Current Context/apsr;CPU/r0;CPU/r1;CPU/r2;CPU/r3;CPU/r4;CPU/r5;CPU/r6;CPU/r7;CPU/r8;CPU/r9;CPU/r10;CPU/r11;CPU/r12;CPU/sp(r13);CPU/lr(r14);CPU/pc(r15);CPU/xpsr;CPU/msp;CPU/psp;CPU/cfbp" binaryNodes="" asciiNodes="" openNodes="CPU - Current Context" name="Hello" decimalNodes="" octalNodes="" unsignedNodes=""/>
  <RegisterWindow visibleNodes="CPU/r0;CPU/r1;CPU/r2;CPU/r3;CPU/r4;CPU/r5;CPU/r6;CPU/r7;CPU/r8;CPU/r9;CPU/r10;CPU/r11;CPU/r12;CPU/sp(r13);CPU/lr(r14);CPU/pc(r15);CPU/xpsr;CPU/msp;CPU/psp;CPU/cfbp;CPU - Current Context/r0;CPU - Current Context/r1;CPU - Current Context/r2;CPU - Current Context/r3;CPU - Current Context/r4;CPU - Current Context/r5;CPU - Current Context/r6;CPU - Current Context/r7;CPU - Current Context/r8;CPU - Current Context/r9;CPU - Current Context/r10;CPU - Current Context/r11;CPU - Current Context/r12;CPU - Current Context/sp(r13);CPU - Current Context/lr(r14);CPU - Current Context/pc(r15);CPU - Current Context/apsr;ADC1/SR;ADC1/CR1;ADC1/CR2;ADC1/SMPR1;ADC1/SMPR2;ADC1/JOFR1;ADC1/JOFR2;ADC1/JOFR3;ADC1/JOFR4;ADC1/HTR;ADC1/LTR;ADC1/SQR1;ADC1/SQR2;ADC1/SQR3;ADC1/JSQR;ADC1/JDR1;ADC1/JDR2;ADC1/JDR3;ADC1/JDR4;ADC1/DR;ADC2/SR;ADC2/CR1;ADC2/CR2;ADC2/SMPR1;ADC2/SMPR2;ADC2/JOFR1;ADC2/JOFR2;ADC2/JOFR3;ADC2/JOFR4;ADC2/HTR;ADC2/LTR;ADC2/SQR1;ADC2/SQR2;ADC2/SQR3;ADC2/JSQR;ADC2/JDR1;ADC2/JDR2;ADC2/JDR3;ADC2/JDR4;ADC2/DR;ADC3/SR;ADC3/CR1;ADC3/CR2;ADC3/SMPR1;ADC3/SMPR2;ADC3/JOFR1;ADC3/JOFR2;ADC3/JOFR3;ADC3/JOFR4;ADC3/HTR;ADC3/LTR;ADC3/SQR1;ADC3/SQR2;ADC3/SQR3;ADC3/JSQR;ADC3/JDR1;ADC3/JDR2;ADC3/JDR3;ADC3/JDR4;ADC3/DR;AFIO/EVCR;AFIO/MAPR;AFIO/EXTICR1;AFIO/EXTICR2;AFIO/EXTICR3;AFIO/EXTICR4;AFIO/MAPR2;BKP/DR1;BKP/DR2;BKP/DR3;BKP/DR4;BKP/DR5;BKP/DR6;BKP/DR7;BKP/DR8;BKP/DR9;BKP/DR10;BKP/DR11;BKP/DR12;BKP/DR13;BKP/DR14;BKP/DR15;BKP/DR16;BKP/DR17;BKP/DR18;BKP/DR19;BKP/DR20;BKP/DR21;BKP/DR22;BKP/DR23;BKP/DR24;BKP/DR25;BKP/DR26;BKP/DR27;BKP/DR28;BKP/DR29;BKP/DR30;BKP/DR31;BKP/DR32;BKP/DR33;BKP/DR34;BKP/DR35;BKP/DR36;BKP/DR37;BKP/DR38;BKP/DR39;BKP/DR40;BKP/DR41;BKP/DR42;BKP/RTCCR;BKP/CR;BKP/CSR;CAN1/MCR;CAN1/MSR;CAN1/TSR;CAN1/RF0R;CAN1/RF1R;CAN1/IER;CAN1/ESR;CAN1/BTR;CAN1/TI0R;CAN1/TDT0R;CAN1/TDL0R;CAN1/TDH0R;CAN1/TI1R;CAN1/TDT1R;CAN1/TDL1R;CAN1/TDH1R;CAN1/TI2R;CAN1/TDT2R;CAN1/TDL2R;CAN1/TDH2R;CAN1/RI0R;CAN1/RDT0R;CAN1/RDL0R;CAN1/RDH0R;CAN1/RI1R;CAN1/RDT1R;CAN1/RDL1R;CAN1/RDH1R;CAN1/FMR;CAN1/FM1R;CAN1/FS1R;CAN1/FFA1R;CAN1/FA1R;CAN1/F0R1;CAN1/F0R2;CAN1/F1R1;CAN1/F1R2;CAN1/F2R1;CAN1/F2R2;CAN1/F3R1;CAN1/F3R2;CAN1/F4R1;CAN1/F4R2;CAN1/F5R1;CAN1/F5R2;CAN1/F6R1;CAN1/F6R2;CAN1/F7R1;CAN1/F7R2;CAN1/F8R1;CAN1/F8R2;CAN1/F9R1;CAN1/F9R2;CAN1/F10R1;CAN1/F10R2;CAN1/F11R1;CAN1/F11R2;CAN1/F12R1;CAN1/F12R2;CAN1/F13R1;CAN1/F13R2;CAN1/F14R1;CAN1/F14R2;CAN1/F15R1;CAN1/F15R2;CAN1/F16R1;CAN1/F16R2;CAN1/F17R1;CAN1/F17R2;CAN1/F18R1;CAN1/F18R2;CAN1/F19R1;CAN1/F19R2;CAN1/F20R1;CAN1/F20R2;CAN1/F21R1;CAN1/F21R2;CAN1/F22R1;CAN1/F22R2;CAN1/F23R1;CAN1/F23R2;CAN1/F24R1;CAN1/F24R2;CAN1/F25R1;CAN1/F25R2;CAN1/F26R1;CAN1/F26R2;CAN1/F27R1;CAN1/F27R2;CAN2/MCR;CAN2/MSR;CAN2/TSR;CAN2/RF0R;CAN2/RF1R;CAN2/IER;CAN2/ESR;CAN2/BTR;CAN2/TI0R;CAN2/TDT0R;CAN2/TDL0R;CAN2/TDH0R;CAN2/TI1R;CAN2/TDT1R;CAN2/TDL1R;CAN2/TDH1R;CAN2/TI2R;CAN2/TDT2R;CAN2/TDL2R;CAN2/TDH2R;CAN2/RI0R;CAN2/RDT0R;CAN2/RDL0R;CAN2/RDH0R;CAN2/RI1R;CAN2/RDT1R;CAN2/RDL1R;CAN2/RDH1R;CAN2/FMR;CAN2/FM1R;CAN2/FS1R;CAN2/FFA1R;CAN2/FA1R;CAN2/F0R1;CAN2/F0R2;CAN2/F1R1;CAN2/F1R2;CAN2/F2R1;CAN2/F2R2;CAN2/F3R1;CAN2/F3R2;CAN2/F4R1;CAN2/F4R2;CAN2/F5R1;CAN2/F5R2;CAN2/F6R1;CAN2/F6R2;CAN2/F7R1;CAN2/F7R2;CAN2/F8R1;CAN2/F8R2;CAN2/F9R1;CAN2/F9R2;CAN2/F10R1;CAN2/F10R2;CAN2/F11R1;CAN2/F11R2;CAN2/F12R1;CAN2/F12R2;CAN2/F13R1;CAN2/F13R2;CAN2/F14R1;CAN2/F14R2;CAN2/F15R1;CAN2/F15R2;CAN2/F16R1;CAN2/F16R2;CAN2/F17R1;CAN2/F17R2;CAN2/F18R1;CAN2/F18R2;CAN2/F19R1;CAN2/F19R2;CAN2/F20R1;CAN2/F20R2;CAN2/F21R1;CAN2/F21R2;CAN2/F22R1;CAN2/F22R2;CAN2/F23R1;CAN2/F23R2;CAN2/F24R1;CAN2/F24R2;CAN2/F25R1;CAN2/F25R2;CAN2/F26R1;CAN2/F26R2;CAN2/F27R1;CAN2/F27R2;CRC/DR;CRC/IDR;CRC/CR;DAC/CR;DAC/SWTRIGR;DAC/DHR12R1;DAC/DHR12L1;DAC/DHR8R1;DAC/DHR12R2;DAC/DHR12L2;DAC/DHR8R2;DAC/DHR12RD;DAC/DHR12LD;DAC/DHR8RD;DAC/DOR1;DAC/DOR2;DBG/IDCODE;DBG/CR;DMA2/ISR;DMA2/IFCR;DMA2/CCR1;DMA2/CNDTR1;DMA2/CPAR1;DMA2/CMAR1;DMA2/CCR2;DMA2/CNDTR2;DMA2/CPAR2;DMA2/CMAR2;DMA2/CCR3;DMA2/CNDTR3;DMA2/CPAR3;DMA2/CMAR3;DMA2/CCR4;DMA2/CNDTR4;DMA2/CPAR4;DMA2/CMAR4;DMA2/CCR5;DMA2/CNDTR5;DMA2/CPAR5;DMA2/CMAR5;DMA2/CCR6;DMA2/CNDTR6;DMA2/CPAR6;DMA2/CMAR6;DMA2/CCR7;DMA2/CNDTR7;DMA2/CPAR7;DMA2/CMAR7;DMA1/ISR;DMA1/IFCR;DMA1/CCR1;DMA1/CNDTR1;DMA1/CPAR1;DMA1/CMAR1;DMA1/CCR2;DMA1/CNDTR2;DMA1/CPAR2;DMA1/CMAR2;DMA1/CCR3;DMA1/CNDTR3;DMA1/CPAR3;DMA1/CMAR3;DMA1/CCR4;DMA1/CNDTR4;DMA1/CPAR4;DMA1/CMAR4;DMA1/CCR5;DMA1/CNDTR5;DMA1/CPAR5;DMA1/CMAR5;DMA1/CCR6;DMA1/CNDTR6;DMA1/CPAR6;DMA1/CMAR6;DMA1/CCR7;DMA1/CNDTR7;DMA1/CPAR7;DMA1/CMAR7;ETHERNET_DMA/DMABMR;ETHERNET_DMA/DMATPDR;ETHERNET_DMA/DMARPDR;ETHERNET_DMA/DMARDLAR;ETHERNET_DMA/DMATDLAR;ETHERNET_DMA/DMASR;ETHERNET_DMA/DMAOMR;ETHERNET_DMA/DMAIER;ETHERNET_DMA/DMAMFBOCR;ETHERNET_DMA/DMACHTDR;ETHERNET_DMA/DMACHRDR;ETHERNET_DMA/DMACHTBAR;ETHERNET_DMA/DMACHRBAR;ETHERNET_MAC/MACCR;ETHERNET_MAC/MACFFR;ETHERNET_MAC/MACHTHR;ETHERNET_MAC/MACHTLR;ETHERNET_MAC/MACMIIAR;ETHERNET_MAC/MACMIIDR;ETHERNET_MAC/MACFCR;ETHERNET_MAC/MACVLANTR;ETHERNET_MAC/MACRWUFFR;ETHERNET_MAC/MACPMTCSR;ETHERNET_MAC/MACSR;ETHERNET_MAC/MACIMR;ETHERNET_MAC/MACA0HR;ETHERNET_MAC/MACA0LR;ETHERNET_MAC/MACA1HR;ETHERNET_MAC/MACA1LR;ETHERNET_MAC/MACA2HR;ETHERNET_MAC/MACA2LR;ETHERNET_MAC/MACA3HR;ETHERNET_MAC/MACA3LR;ETHERNET_MMC/MMCCR;ETHERNET_MMC/MMCRIR;ETHERNET_MMC/MMCTIR;ETHERNET_MMC/MMCRIMR;ETHERNET_MMC/MMCTIMR;ETHERNET_MMC/MMCTGFSCCR;ETHERNET_MMC/MMCTGFMSCCR;ETHERNET_MMC/MMCTGFCR;ETHERNET_MMC/MMCRFCECR;ETHERNET_MMC/MMCRFAECR;ETHERNET_MMC/MMCRGUFCR;ETHERNET_PTP/PTPTSCR;ETHERNET_PTP/PTPSSIR;ETHERNET_PTP/PTPTSHR;ETHERNET_PTP/PTPTSLR;ETHERNET_PTP/PTPTSHUR;ETHERNET_PTP/PTPTSLUR;ETHERNET_PTP/PTPTSAR;ETHERNET_PTP/PTPTTHR;ETHERNET_PTP/PTPTTLR;EXTI/IMR;EXTI/EMR;EXTI/RTSR;EXTI/FTSR;EXTI/SWIER;EXTI/PR;FLASH/ACR;FLASH/KEYR;FLASH/OPTKEYR;FLASH/SR;FLASH/CR;FLASH/AR;FLASH/OBR;FLASH/WRPR;FSMC/BCR1;FSMC/BTR1;FSMC/BCR2;FSMC/BTR2;FSMC/BCR3;FSMC/BTR3;FSMC/BCR4;FSMC/BTR4;FSMC/PCR2;FSMC/SR2;FSMC/PMEM2;FSMC/PATT2;FSMC/ECCR2;FSMC/PCR3;FSMC/SR3;FSMC/PMEM3;FSMC/PATT3;FSMC/ECCR3;FSMC/PCR4;FSMC/SR4;FSMC/PMEM4;FSMC/PATT4;FSMC/PIO4;FSMC/BWTR1;FSMC/BWTR2;FSMC/BWTR3;FSMC/BWTR4;GPIOA/CRL;GPIOA/CRH;GPIOA/IDR;GPIOA/ODR;GPIOA/BSRR;GPIOA/BRR;GPIOA/LCKR;GPIOB/CRL;GPIOB/CRH;GPIOB/IDR;GPIOB/ODR;GPIOB/BSRR;GPIOB/BRR;GPIOB/LCKR;GPIOC/CRL;GPIOC/CRH;GPIOC/IDR;GPIOC/ODR;GPIOC/BSRR;GPIOC/BRR;GPIOC/LCKR;GPIOD/CRL;GPIOD/CRH;GPIOD/IDR;GPIOD/ODR;GPIOD/BSRR;GPIOD/BRR;GPIOD/LCKR;GPIOE/CRL;GPIOE/CRH;GPIOE/IDR;GPIOE/ODR;GPIOE/BSRR;GPIOE/BRR;GPIOE/LCKR;GPIOF/CRL;GPIOF/CRH;GPIOF/IDR;GPIOF/ODR;GPIOF/BSRR;GPIOF/BRR;GPIOF/LCKR;GPIOG/CRL;GPIOG/CRH;GPIOG/IDR;GPIOG/ODR;GPIOG/BSRR;GPIOG/BRR;GPIOG/LCKR;I2C1/CR1;I2C1/CR2;I2C1/OAR1;I2C1/OAR2;I2C1/DR;I2C1/SR1;I2C1/SR2;I2C1/CCR;I2C1/TRISE;I2C2/CR1;I2C2/CR2;I2C2/OAR1;I2C2/OAR2;I2C2/DR;I2C2/SR1;I2C2/SR2;I2C2/CCR;I2C2/TRISE;IWDG/KR;IWDG/PR;IWDG/RLR;IWDG/SR;MPU/MPU_TYPER;MPU/MPU_CTRL;MPU/MPU_RNR;MPU/MPU_RBAR;MPU/MPU_RASR;NVIC_STIR/STIR;NVIC/ISER0;NVIC/ISER1;NVIC/ICER0;NVIC/ICER1;NVIC/ISPR0;NVIC/ISPR1;NVIC/ICPR0;NVIC/ICPR1;NVIC/IABR0;NVIC/IABR1;NVIC/IPR0;NVIC/IPR1;NVIC/IPR2;NVIC/IPR3;NVIC/IPR4;NVIC/IPR5;NVIC/IPR6;NVIC/IPR7;NVIC/IPR8;NVIC/IPR9;NVIC/IPR10;NVIC/IPR11;NVIC/IPR12;NVIC/IPR13;NVIC/IPR14;OTG_FS_DEVICE/FS_DCFG;OTG_FS_DEVICE/FS_DCTL;OTG_FS_DEVICE/FS_DSTS;OTG_FS_DEVICE/FS_DIEPMSK;OTG_FS_DEVICE/FS_DOEPMSK;OTG_FS_DEVICE/FS_DAINT;OTG_FS_DEVICE/FS_DAINTMSK;OTG_FS_DEVICE/DVBUSDIS;OTG_FS_DEVICE/DVBUSPULSE;OTG_FS_DEVICE/DIEPEMPMSK;OTG_FS_DEVICE/FS_DIEPCTL0;OTG_FS_DEVICE/DIEPCTL1;OTG_FS_DEVICE/DIEPCTL2;OTG_FS_DEVICE/DIEPCTL3;OTG_FS_DEVICE/DOEPCTL0;OTG_FS_DEVICE/DOEPCTL1;OTG_FS_DEVICE/DOEPCTL2;OTG_FS_DEVICE/DOEPCTL3;OTG_FS_DEVICE/DIEPINT0;OTG_FS_DEVICE/DIEPINT1;OTG_FS_DEVICE/DIEPINT2;OTG_FS_DEVICE/DIEPINT3;OTG_FS_DEVICE/DOEPINT0;OTG_FS_DEVICE/DOEPINT1;OTG_FS_DEVICE/DOEPINT2;OTG_FS_DEVICE/DOEPINT3;OTG_FS_DEVICE/DIEPTSIZ0;OTG_FS_DEVICE/DOEPTSIZ0;OTG_FS_DEVICE/DIEPTSIZ1;OTG_FS_DEVICE/DIEPTSIZ2;OTG_FS_DEVICE/DIEPTSIZ3;OTG_FS_DEVICE/DTXFSTS0;OTG_FS_DEVICE/DTXFSTS1;OTG_FS_DEVICE/DTXFSTS2;OTG_FS_DEVICE/DTXFSTS3;OTG_FS_DEVICE/DOEPTSIZ1;OTG_FS_DEVICE/DOEPTSIZ2;OTG_FS_DEVICE/DOEPTSIZ3;OTG_FS_GLOBAL/FS_GOTGCTL;OTG_FS_GLOBAL/FS_GOTGINT;OTG_FS_GLOBAL/FS_GAHBCFG;OTG_FS_GLOBAL/FS_GUSBCFG;OTG_FS_GLOBAL/FS_GRSTCTL;OTG_FS_GLOBAL/FS_GINTSTS;OTG_FS_GLOBAL/FS_GINTMSK;OTG_FS_GLOBAL/FS_GRXSTSR_Device;OTG_FS_GLOBAL/FS_GRXSTSR_Host;OTG_FS_GLOBAL/FS_GRXFSIZ;OTG_FS_GLOBAL/FS_GNPTXFSIZ_Device;OTG_FS_GLOBAL/FS_GNPTXFSIZ_Host;OTG_FS_GLOBAL/FS_GNPTXSTS;OTG_FS_GLOBAL/FS_GCCFG;OTG_FS_GLOBAL/FS_CID;OTG_FS_GLOBAL/FS_HPTXFSIZ;OTG_FS_GLOBAL/FS_DIEPTXF1;OTG_FS_GLOBAL/FS_DIEPTXF2;OTG_FS_GLOBAL/FS_DIEPTXF3;OTG_FS_HOST/FS_HCFG;OTG_FS_HOST/HFIR;OTG_FS_HOST/FS_HFNUM;OTG_FS_HOST/FS_HPTXSTS;OTG_FS_HOST/HAINT;OTG_FS_HOST/HAINTMSK;OTG_FS_HOST/FS_HPRT;OTG_FS_HOST/FS_HCCHAR0;OTG_FS_HOST/FS_HCCHAR1;OTG_FS_HOST/FS_HCCHAR2;OTG_FS_HOST/FS_HCCHAR3;OTG_FS_HOST/FS_HCCHAR4;OTG_FS_HOST/FS_HCCHAR5;OTG_FS_HOST/FS_HCCHAR6;OTG_FS_HOST/FS_HCCHAR7;OTG_FS_HOST/FS_HCINT0;OTG_FS_HOST/FS_HCINT1;OTG_FS_HOST/FS_HCINT2;OTG_FS_HOST/FS_HCINT3;OTG_FS_HOST/FS_HCINT4;OTG_FS_HOST/FS_HCINT5;OTG_FS_HOST/FS_HCINT6;OTG_FS_HOST/FS_HCINT7;OTG_FS_HOST/FS_HCINTMSK0;OTG_FS_HOST/FS_HCINTMSK1;OTG_FS_HOST/FS_HCINTMSK2;OTG_FS_HOST/FS_HCINTMSK3;OTG_FS_HOST/FS_HCINTMSK4;OTG_FS_HOST/FS_HCINTMSK5;OTG_FS_HOST/FS_HCINTMSK6;OTG_FS_HOST/FS_HCINTMSK7;OTG_FS_HOST/FS_HCTSIZ0;OTG_FS_HOST/FS_HCTSIZ1;OTG_FS_HOST/FS_HCTSIZ2;OTG_FS_HOST/FS_HCTSIZ3;OTG_FS_HOST/FS_HCTSIZ4;OTG_FS_HOST/FS_HCTSIZ5;OTG_FS_HOST/FS_HCTSIZ6;OTG_FS_HOST/FS_HCTSIZ7;OTG_FS_PWRCLK/FS_PCGCCTL;PWR/CR;PWR/CSR;RCC/CR;RCC/CFGR;RCC/CIR;RCC/APB2RSTR;RCC/APB1RSTR;RCC/AHBENR;RCC/APB2ENR;RCC/APB1ENR;RCC/BDCR;RCC/CSR;RTC/CRH;RTC/CRL;RTC/PRLH;RTC/PRLL;RTC/DIVH;RTC/DIVL;RTC/CNTH;RTC/CNTL;RTC/ALRH;RTC/ALRL;SCB_ACTRL/ACTRL;SCB/CPUID;SCB/ICSR;SCB/VTOR;SCB/AIRCR;SCB/SCR;SCB/CCR;SCB/SHPR1;SCB/SHPR2;SCB/SHPR3;SCB/SHCRS;SCB/CFSR_UFSR_BFSR_MMFSR;SCB/HFSR;SCB/MMFAR;SCB/BFAR;SDIO/POWER;SDIO/CLKCR;SDIO/ARG;SDIO/CMD;SDIO/RESPCMD;SDIO/RESPI1;SDIO/RESP2;SDIO/RESP3;SDIO/RESP4;SDIO/DTIMER;SDIO/DLEN;SDIO/DCTRL;SDIO/DCOUNT;SDIO/STA;SDIO/ICR;SDIO/MASK;SDIO/FIFOCNT;SDIO/FIFO;SPI1/CR1;SPI1/CR2;SPI1/SR;SPI1/DR;SPI1/CRCPR;SPI1/RXCRCR;SPI1/TXCRCR;SPI1/I2SCFGR;SPI1/I2SPR;SPI2/CR1;SPI2/CR2;SPI2/SR;SPI2/DR;SPI2/CRCPR;SPI2/RXCRCR;SPI2/TXCRCR;SPI2/I2SCFGR;SPI2/I2SPR;SPI3/CR1;SPI3/CR2;SPI3/SR;SPI3/DR;SPI3/CRCPR;SPI3/RXCRCR;SPI3/TXCRCR;SPI3/I2SCFGR;SPI3/I2SPR;STK/CTRL;STK/LOAD_;STK/VAL;STK/CALIB;SysTick/SYST_CSR;SysTick/SYST_RVR;SysTick/SYST_CVR;SysTick/SYST_CALIB;TIM1/CR1;TIM1/CR2;TIM1/SMCR;TIM1/DIER;TIM1/SR;TIM1/EGR;TIM1/CCMR1_Output;TIM1/CCMR1_Input;TIM1/CCMR2_Output;TIM1/CCMR2_Input;TIM1/CCER;TIM1/CNT;TIM1/PSC;TIM1/ARR;TIM1/CCR1;TIM1/CCR2;TIM1/CCR3;TIM1/CCR4;TIM1/DCR;TIM1/DMAR;TIM1/RCR;TIM1/BDTR;TIM2/CR1;TIM2/CR2;TIM2/SMCR;TIM2/DIER;TIM2/SR;TIM2/EGR;TIM2/CCMR1_Output;TIM2/CCMR1_Input;TIM2/CCMR2_Output;TIM2/CCMR2_Input;TIM2/CCER;TIM2/CNT;TIM2/PSC;TIM2/ARR;TIM2/CCR1;TIM2/CCR2;TIM2/CCR3;TIM2/CCR4;TIM2/DCR;TIM2/DMAR;TIM3/CR1;TIM3/CR2;TIM3/SMCR;TIM3/DIER;TIM3/SR;TIM3/EGR;TIM3/CCMR1_Output;TIM3/CCMR1_Input;TIM3/CCMR2_Output;TIM3/CCMR2_Input;TIM3/CCER;TIM3/CNT;TIM3/PSC;TIM3/ARR;TIM3/CCR1;TIM3/CCR2;TIM3/CCR3;TIM3/CCR4;TIM3/DCR;TIM3/DMAR;TIM4/CR1;TIM4/CR2;TIM4/SMCR;TIM4/DIER;TIM4/SR;TIM4/EGR;TIM4/CCMR1_Output;TIM4/CCMR1_Input;TIM4/CCMR2_Output;TIM4/CCMR2_Input;TIM4/CCER;TIM4/CNT;TIM4/PSC;TIM4/ARR;TIM4/CCR1;TIM4/CCR2;TIM4/CCR3;TIM4/CCR4;TIM4/DCR;TIM4/DMAR;TIM5/CR1;TIM5/CR2;TIM5/SMCR;TIM5/DIER;TIM5/SR;TIM5/EGR;TIM5/CCMR1_Output;TIM5/CCMR1_Input;TIM5/CCMR2_Output;TIM5/CCMR2_Input;TIM5/CCER;TIM5/CNT;TIM5/PSC;TIM5/ARR;TIM5/CCR1;TIM5/CCR2;TIM5/CCR3;TIM5/CCR4;TIM5/DCR;TIM5/DMAR;TIM6/CR1;TIM6/CR2;TIM6/DIER;TIM6/SR;TIM6/EGR;TIM6/CNT;TIM6/PSC;TIM6/ARR;TIM7/CR1;TIM7/CR2;TIM7/DIER;TIM7/SR;TIM7/EGR;TIM7/CNT;TIM7/PSC;TIM7/ARR;TIM8/CR1;TIM8/CR2;TIM8/SMCR;TIM8/DIER;TIM8/SR;TIM8/EGR;TIM8/CCMR1_Output;TIM8/CCMR1_Input;TIM8/CCMR2_Output;TIM8/CCMR2_Input;TIM8/CCER;TIM8/CNT;TIM8/PSC;TIM8/ARR;TIM8/CCR1;TIM8/CCR2;TIM8/CCR3;TIM8/CCR4;TIM8/DCR;TIM8/DMAR;TIM8/RCR;TIM8/BDTR;TIM10/CR1;TIM10/CR2;TIM10/DIER;TIM10/SR;TIM10/EGR;TIM10/CCMR1_Output;TIM10/CCMR1_Input;TIM10/CCER;TIM10/CNT;TIM10/PSC;TIM10/ARR;TIM10/CCR1;TIM11/CR1;TIM11/CR2;TIM11/DIER;TIM11/SR;TIM11/EGR;TIM11/CCMR1_Output;TIM11/CCMR1_Input;TIM11/CCER;TIM11/CNT;TIM11/PSC;TIM11/ARR;TIM11/CCR1;TIM9/CR1;TIM9/CR2;TIM9/SMCR;TIM9/DIER;TIM9/SR;TIM9/EGR;TIM9/CCMR1_Output;TIM9/CCMR1_Input;TIM9/CCER;TIM9/CNT;TIM9/PSC;TIM9/ARR;TIM9/CCR1;TIM9/CCR2;TIM12/CR1;TIM12/CR2;TIM12/SMCR;TIM12/DIER;TIM12/SR;TIM12/EGR;TIM12/CCMR1_Output;TIM12/CCMR1_Input;TIM12/CCER;TIM12/CNT;TIM12/PSC;TIM12/ARR;TIM12/CCR1;TIM12/CCR2;TIM13/CR1;TIM13/CR2;TIM13/DIER;TIM13/SR;TIM13/EGR;TIM13/CCMR1_Output;TIM13/CCMR1_Input;TIM13/CCER;TIM13/CNT;TIM13/PSC;TIM13/ARR;TIM13/CCR1;TIM14/CR1;TIM14/CR2;TIM14/DIER;TIM14/SR;TIM14/EGR;TIM14/CCMR1_Output;TIM14/CCMR1_Input;TIM14/CCER;TIM14/CNT;TIM14/PSC;TIM14/ARR;TIM14/CCR1;UART4/SR;UART4/DR;UART4/BRR;UART4/CR1;UART4/CR2;UART4/CR3;UART5/SR;UART5/DR;UART5/BRR;UART5/CR1;UART5/CR2;UART5/CR3;USART1/SR;USART1/DR;USART1/BRR;USART1/CR1;USART1/CR2;USART1/CR3;USART1/GTPR;USART2/SR;USART2/DR;USART2/BRR;USART2/CR1;USART2/CR2;USART2/CR3;USART2/GTPR;USART3/SR;USART3/DR;USART3/BRR;USART3/CR1;USART3/CR2;USART3/CR3;USART3/GTPR;USB/EP0R;USB/EP1R;USB/EP2R;USB/EP3R;USB/EP4R;USB/EP5R;USB/EP6R;USB/EP7R;USB/CNTR;USB/ISTR;USB/FNR;USB/DADDR;USB/BTABLE;WWDG/CR;WWDG/CFR;WWDG/SR" binaryNodes="" asciiNodes="" openNodes="GPIOA;GPIOC/CRL;SysTick/SYST_CSR" name="test" decimalNodes="" octalNodes="" unsignedNodes=""/>
 </Register1>
 <Register2>
  <RegisterWindow visibleNodes="CPU - Current Context/r0;CPU - Current Context/r1;CPU - Current Context/r2;CPU - Current Context/r3;CPU - Current Context/r4;CPU - Current Context/r5;CPU - Current Context/r6;CPU - Current Context/r7;CPU - Current Context/r8;CPU - Current Context/r9;CPU - Current Context/r10;CPU - Current Context/r11;CPU - Current Context/r12;CPU - Current Context/sp(r13);CPU - Current Context/lr(r14);CPU - Current Context/pc(r15);CPU - Current Context/apsr;CPU/r0;CPU/r1;CPU/r2;CPU/r3;CPU/r4;CPU/r5;CPU/r6;CPU/r7;CPU/r8;CPU/r9;CPU/r10;CPU/r11;CPU/r12;CPU/sp(r13);CPU/lr(r14);CPU/pc(r15);CPU/xpsr;CPU/msp;CPU/psp;CPU/cfbp" binaryNodes="" asciiNodes="" openNodes="CPU - Current Context" name="Hello" decimalNodes="" octalNodes="" unsignedNodes=""/>
  <RegisterWindow visibleNodes="CPU - Current Context/r0;CPU - Current Context/r1;CPU - Current Context/r2;CPU - Current Context/r3;CPU - Current Context/r4;CPU - Current Context/r5;CPU - Current Context/r6;CPU - Current Context/r7;CPU - Current Context/r8;CPU - Current Context/r9;CPU - Current Context/r10;CPU - Current Context/r11;CPU - Current Context/r12;CPU - Current Context/sp(r13);CPU - Current Context/lr(r14);CPU - Current Context/pc(r15);CPU - Current Context/apsr;CPU/r0;CPU/r1;CPU/r2;CPU/r3;CPU/r4;CPU/r5;CPU/r6;CPU/r7;CPU/r8;CPU/r9;CPU/r10;CPU/r11;CPU/r12;CPU/sp(r13);CPU/lr(r14);CPU/pc(r15);CPU/xpsr;CPU/msp;CPU/psp;CPU/cfbp;NVIC/ISER0;NVIC/ISER1;NVIC/ICER0;NVIC/ICER1;NVIC/ISPR0;NVIC/ISPR1;NVIC/ICPR0;NVIC/ICPR1;NVIC/IABR0;NVIC/IABR1;NVIC/IPR0;NVIC/IPR1;NVIC/IPR2;NVIC/IPR3;NVIC/IPR4;NVIC/IPR5;NVIC/IPR6;NVIC/IPR7;NVIC/IPR8;NVIC/IPR9;NVIC/IPR10;NVIC/IPR11;NVIC/IPR12;NVIC/IPR13;NVIC/IPR14;USART1/SR;USART1/DR;USART1/BRR;USART1/CR1;USART1/CR2;USART1/CR3;USART1/GTPR" binaryNodes="" asciiNodes="" openNodes="NVIC;USART1;USART1/SR" name="test" decimalNodes="" octalNodes="" unsignedNodes=""/>
 </Register2>
 <Register3>
  <RegisterWindow visibleNodes="CPU - Current Context/r0;CPU - Current Context/r1;CPU - Current Context/r2;CPU - Current Context/r3;CPU - Current Context/r4;CPU - Current Context/r5;CPU - Current Context/r6;CPU - Current Context/r7;CPU - Current Context/r8;CPU - Current Context/r9;CPU - Current Context/r10;CPU - Current Context/r11;CPU - Current Context/r12;CPU - Current Context/sp(r13);CPU - Current Context/lr(r14);CPU - Current Context/pc(r15);CPU - Current Context/apsr;CPU/r0;CPU/r1;CPU/r2;CPU/r3;CPU/r4;CPU/r5;CPU/r6;CPU/r7;CPU/r8;CPU/r9;CPU/r10;CPU/r11;CPU/r12;CPU/sp(r13);CPU/lr(r14);CPU/pc(r15);CPU/xpsr;CPU/msp;CPU/psp;CPU/cfbp" binaryNodes="" asciiNodes="" openNodes="CPU - Current Context" name="Hello" decimalNodes="" octalNodes="" unsignedNodes=""/>
  <RegisterWindow visibleNodes="CPU - Current Context/r0;CPU - Current Context/r1;CPU - Current Context/r2;CPU - Current Context/r3;CPU - Current Context/r4;CPU - Current Context/r5;CPU - Current Context/r6;CPU - Current Context/r7;CPU - Current Context/r8;CPU - Current Context/r9;CPU - Current Context/r10;CPU - Current Context/r11;CPU - Current Context/r12;CPU - Current Context/sp(r13);CPU - Current Context/lr(r14);CPU - Current Context/pc(r15);CPU - Current Context/apsr;CPU/r0;CPU/r1;CPU/r2;CPU/r3;CPU/r4;CPU/r5;CPU/r6;CPU/r7;CPU/r8;CPU/r9;CPU/r10;CPU/r11;CPU/r12;CPU/sp(r13);CPU/lr(r14);CPU/pc(r15);CPU/xpsr;CPU/msp;CPU/psp;CPU/cfbp" binaryNodes="" asciiNodes="" openNodes="CPU - Current Context" name="test" decimalNodes="" octalNodes="" unsignedNodes=""/>
 </Register3>
 <Register4>
  <RegisterWindow visibleNodes="CPU - Current Context/r0;CPU - Current Context/r1;CPU - Current Context/r2;CPU - Current Context/r3;CPU - Current Context/r4;CPU - Current Context/r5;CPU - Current Context/r6;CPU - Current Context/r7;CPU - Current Context/r8;CPU - Current Context/r9;CPU - Current Context/r10;CPU - Current Context/r11;CPU - Current Context/r12;CPU - Current Context/sp(r13);CPU - Current Context/lr(r14);CPU - Current Context/pc(r15);CPU - Current Context/apsr;CPU/r0;CPU/r1;CPU/r2;CPU/r3;CPU/r4;CPU/r5;CPU/r6;CPU/r7;CPU/r8;CPU/r9;CPU/r10;CPU/r11;CPU/r12;CPU/sp(r13);CPU/lr(r14);CPU/pc(r15);CPU/xpsr;CPU/msp;CPU/psp;CPU/cfbp" binaryNodes="" asciiNodes="" openNodes="CPU - Current Context" name="Hello" decimalNodes="" octalNodes="" unsignedNodes=""/>
  <RegisterWindow visibleNodes="CPU - Current Context/r0;CPU - Current Context/r1;CPU - Current Context/r2;CPU - Current Context/r3;CPU - Current Context/r4;CPU - Current Context/r5;CPU - Current Context/r6;CPU - Current Context/r7;CPU - Current Context/r8;CPU - Current Context/r9;CPU - Current Context/r10;CPU - Current Context/r11;CPU - Current Context/r12;CPU - Current Context/sp(r13);CPU - Current Context/lr(r14);CPU - Current Context/pc(r15);CPU - Current Context/apsr;CPU/r0;CPU/r1;CPU/r2;CPU/r3;CPU/r4;CPU/r5;CPU/r6;CPU/r7;CPU/r8;CPU/r9;CPU/r10;CPU/r11;CPU/r12;CPU/sp(r13);CPU/lr(r14);CPU/pc(r15);CPU/xpsr;CPU/msp;CPU/psp;CPU/cfbp" binaryNodes="" asciiNodes="" openNodes="CPU - Current Context" name="test" decimalNodes="" octalNodes="" unsignedNodes=""/>
 </Register4>
 <TraceWindow>
  <Trace enabled="Yes"/>
 </TraceWindow>
 <Watch1>
  <Watches active="1" update="Twice a Second">
   <Watchpoint numelements="0" expression="mpu.gyro[2]" evalMode="0" name="mpu.gyro[2]" radix="10" linenumber="0" filename="../test" list=""/>
   <Watchpoint numelements="0" expression="_failsafe" evalMode="0" name="_failsafe" radix="16" linenumber="0" filename="../test" list=""/>
   <Watchpoint numelements="0" expression="HardFaultRegs" evalMode="0" name="HardFaultRegs" radix="-1" linenumber="0" filename="../test" list=""/>
   <Watchpoint numelements="0" expression="idx" evalMode="0" name="idx" radix="-1" linenumber="0" filename="../test" list=""/>
   <Watchpoint numelements="0" expression="frames" evalMode="0" name="frames" radix="16" linenumber="0" filename="../test" list=""/>
   <Watchpoint numelements="0" expression="signal" evalMode="0" name="signal" radix="-1" linenumber="0" filename="../test" list=""/>
  </Watches>
 </Watch1>
 <Watch2>
  <Watches active="0" update="Never"/>
 </Watch2>
 <Watch3>
  <Watches active="0" update="Never"/>
 </Watch3>
 <Watch4>
  <Watches active="0" update="Never"/>
 </Watch4>
 <Files>
  <SessionOpenFile windowGroup="DockEditLeft" x="0" y="13" useTextEdit="1" useBinaryEdit="0" left="0" path="SEGGER_RTT_Syscalls_SES.c" debugPath="SEGGER_RTT_Syscalls_SES.c" selected="0" top="0" codecName="Default"/>
  <SessionOpenFile windowGroup="DockEditLeft" x="0" y="57" useTextEdit="1" useBinaryEdit="0" left="0" path="Cortex_M_Startup.s" debugPath="Cortex_M_Startup.s" selected="0" top="0" codecName="Default"/>
  <SessionOpenFile windowGroup="DockEditLeft" x="0" y="163" useTextEdit="1" useBinaryEdit="0" left="0" path="HardFaultHandler.S" debugPath="HardFaultHandler.S" selected="0" top="0" codecName="Default"/>
  <SessionOpenFile windowGroup="DockEditLeft" x="27" y="232" useTextEdit="1" useBinaryEdit="0" left="0" path="main.c" debugPath="main.c" selected="0" top="210" codecName="Default"/>
  <SessionOpenFile windowGroup="DockEditLeft" x="0" y="36" useTextEdit="1" useBinaryEdit="0" left="0" path="libopencm3/include/libopencm3/stm32/memorymap.h" debugPath="libopencm3/include/libopencm3/stm32/memorymap.h" selected="0" top="0" codecName="Default"/>
  <SessionOpenFile windowGroup="DockEditLeft" x="0" y="614" useTextEdit="1" useBinaryEdit="0" left="0" path="libopencm3/lib/stm32/f1/rcc.c" debugPath="libopencm3/lib/stm32/f1/rcc.c" selected="0" top="584" codecName="Default"/>
  <SessionOpenFile windowGroup="DockEditLeft" x="0" y="59" useTextEdit="1" useBinaryEdit="0" left="0" path="mpu9250.c" debugPath="mpu9250.c" selected="0" top="30" codecName="Default"/>
  <SessionOpenFile windowGroup="DockEditLeft" x="0" y="201" useTextEdit="1" useBinaryEdit="0" left="0" path="mpu9250.h" debugPath="mpu9250.h" selected="0" top="164" codecName="Default"/>
  <SessionOpenFile windowGroup="DockEditLeft" x="0" y="201" useTextEdit="1" useBinaryEdit="0" left="0" path="SEGGER_HardFaultHandler.c" debugPath="SEGGER_HardFaultHandler.c" selected="0" top="159" codecName="Default"/>
  <SessionOpenFile windowGroup="DockEditLeft" x="0" y="240" useTextEdit="1" useBinaryEdit="0" left="0" path="thumb_crt0.s" debugPath="thumb_crt0.s" selected="0" top="41" codecName="Default"/>
  <SessionOpenFile windowGroup="DockEditLeft" x="28" y="27" useTextEdit="1" useBinaryEdit="0" left="0" path="sbus.c" debugPath="sbus.c" selected="1" top="18" codecName="Default"/>
  <SessionOpenFile windowGroup="DockEditLeft" x="24" y="8" useTextEdit="1" useBinaryEdit="0" left="0" path="sbus.h" debugPath="sbus.h" selected="0" top="0" codecName="Default"/>
  <SessionOpenFile windowGroup="DockEditLeft" x="75" y="15" useTextEdit="1" useBinaryEdit="0" left="0" path="libopencm3/include./libopencm3/stm32/memorymap.h" debugPath="libopencm3/include./libopencm3/stm32/memorymap.h" selected="0" top="0" codecName="Default"/>
  <SessionOpenFile windowGroup="DockEditLeft" x="0" y="33" useTextEdit="1" useBinaryEdit="0" left="0" path="Output/test Release/Obj/test.ld" debugPath="Output/test Release/Obj/test.ld" selected="0" top="0" codecName="Default"/>
  <SessionOpenFile windowGroup="DockEditLeft" x="0" y="0" useTextEdit="1" useBinaryEdit="0" left="0" path="Output/Release/Exe/test.hex" debugPath="Output/Release/Exe/test.hex" selected="0" top="50" codecName="Default"/>
 </Files>
 <ARMCrossStudioWindow activeProject="test" fileDialogDefaultFilter="*.c" autoConnectTarget="J-Link" buildConfiguration="Release" debugSearchFileMap="" fileDialogInitialDirectory="C:/Users/cody/Documents/SEGGER Embedded Studio for ARM Projects/test/libopencm3/lib/stm32/f1" debugSearchPath="" autoConnectCapabilities="3199"/>
</session>
