ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_ltdc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.LTDC_DeInit,"ax",%progbits
  20              		.align	1
  21              		.global	LTDC_DeInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	LTDC_DeInit:
  27              	.LFB123:
  28              		.file 1 "./Library/stm32f4xx_ltdc.c"
   1:./Library/stm32f4xx_ltdc.c **** /**
   2:./Library/stm32f4xx_ltdc.c ****   ******************************************************************************
   3:./Library/stm32f4xx_ltdc.c ****   * @file    stm32f4xx_ltdc.c
   4:./Library/stm32f4xx_ltdc.c ****   * @author  MCD Application Team
   5:./Library/stm32f4xx_ltdc.c ****   * @version V1.8.1
   6:./Library/stm32f4xx_ltdc.c ****   * @date    27-January-2022
   7:./Library/stm32f4xx_ltdc.c ****   * @brief   This file provides firmware functions to manage the following 
   8:./Library/stm32f4xx_ltdc.c ****   *          functionalities of the LTDC controller (LTDC) peripheral:
   9:./Library/stm32f4xx_ltdc.c ****   *           + Initialization and configuration
  10:./Library/stm32f4xx_ltdc.c ****   *           + Interrupts and flags management
  11:./Library/stm32f4xx_ltdc.c ****   *           
  12:./Library/stm32f4xx_ltdc.c ****   *  @verbatim
  13:./Library/stm32f4xx_ltdc.c ****   
  14:./Library/stm32f4xx_ltdc.c ****  ===============================================================================
  15:./Library/stm32f4xx_ltdc.c ****                       ##### How to use this driver #####
  16:./Library/stm32f4xx_ltdc.c ****  ===============================================================================
  17:./Library/stm32f4xx_ltdc.c ****     [..]
  18:./Library/stm32f4xx_ltdc.c ****         (#) Enable LTDC clock using 
  19:./Library/stm32f4xx_ltdc.c ****             RCC_APB2PeriphResetCmd(RCC_APB2Periph_LTDC, ENABLE) function.
  20:./Library/stm32f4xx_ltdc.c ****         (#) Configures LTDC
  21:./Library/stm32f4xx_ltdc.c ****           (++) Configure the required Pixel clock following the panel datasheet
  22:./Library/stm32f4xx_ltdc.c ****           (++) Configure the Synchronous timings: VSYNC, HSYNC, Vertical and 
  23:./Library/stm32f4xx_ltdc.c ****               Horizontal back proch, active data area and the front proch 
  24:./Library/stm32f4xx_ltdc.c ****               timings 
  25:./Library/stm32f4xx_ltdc.c ****           (++) Configure the synchronous signals and clock polarity in the 
  26:./Library/stm32f4xx_ltdc.c ****               LTDC_GCR register
  27:./Library/stm32f4xx_ltdc.c ****         (#) Configures Layer1/2 parameters
  28:./Library/stm32f4xx_ltdc.c ****           (++) The Layer window horizontal and vertical position in the LTDC_LxWHPCR and 
  29:./Library/stm32f4xx_ltdc.c ****                LTDC_WVPCR registers. The layer window must be in the active data area.
  30:./Library/stm32f4xx_ltdc.c ****           (++) The pixel input format in the LTDC_LxPFCR register
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 2


  31:./Library/stm32f4xx_ltdc.c ****           (++) The color frame buffer start address in the LTDC_LxCFBAR register
  32:./Library/stm32f4xx_ltdc.c ****           (++) The line length and pitch of the color frame buffer in the 
  33:./Library/stm32f4xx_ltdc.c ****                LTDC_LxCFBLR register
  34:./Library/stm32f4xx_ltdc.c ****           (++) The number of lines of the color frame buffer in 
  35:./Library/stm32f4xx_ltdc.c ****                the LTDC_LxCFBLNR register
  36:./Library/stm32f4xx_ltdc.c ****           (++) if needed, load the CLUT with the RGB values and the address 
  37:./Library/stm32f4xx_ltdc.c ****                in the LTDC_LxCLUTWR register
  38:./Library/stm32f4xx_ltdc.c ****           (++) If needed, configure the default color and the blending factors 
  39:./Library/stm32f4xx_ltdc.c ****                respectively in the LTDC_LxDCCR and LTDC_LxBFCR registers 
  40:./Library/stm32f4xx_ltdc.c **** 
  41:./Library/stm32f4xx_ltdc.c ****           (++) If needed, Dithering and color keying can be enabled respectively 
  42:./Library/stm32f4xx_ltdc.c ****                in the LTDC_GCR and LTDC_LxCKCR registers. It can be also enabled 
  43:./Library/stm32f4xx_ltdc.c ****                on the fly.    
  44:./Library/stm32f4xx_ltdc.c ****         (#) Enable Layer1/2 and if needed the CLUT in the LTDC_LxCR register 
  45:./Library/stm32f4xx_ltdc.c ****   
  46:./Library/stm32f4xx_ltdc.c ****         (#) Reload the shadow registers to active register through 
  47:./Library/stm32f4xx_ltdc.c ****             the LTDC_SRCR register.
  48:./Library/stm32f4xx_ltdc.c ****           -@- All layer parameters can be modified on the fly except the CLUT. 
  49:./Library/stm32f4xx_ltdc.c ****               The new configuration has to be either reloaded immediately 
  50:./Library/stm32f4xx_ltdc.c ****               or during vertical blanking period by configuring the LTDC_SRCR register.
  51:./Library/stm32f4xx_ltdc.c ****         (#) Call the LTDC_Cmd() to enable the LTDC controller.
  52:./Library/stm32f4xx_ltdc.c **** 
  53:./Library/stm32f4xx_ltdc.c ****     @endverbatim
  54:./Library/stm32f4xx_ltdc.c ****   
  55:./Library/stm32f4xx_ltdc.c ****   ******************************************************************************
  56:./Library/stm32f4xx_ltdc.c ****   * @attention
  57:./Library/stm32f4xx_ltdc.c ****   *
  58:./Library/stm32f4xx_ltdc.c ****   * Copyright (c) 2016 STMicroelectronics.
  59:./Library/stm32f4xx_ltdc.c ****   * All rights reserved.
  60:./Library/stm32f4xx_ltdc.c ****   *
  61:./Library/stm32f4xx_ltdc.c ****   * This software is licensed under terms that can be found in the LICENSE file
  62:./Library/stm32f4xx_ltdc.c ****   * in the root directory of this software component.
  63:./Library/stm32f4xx_ltdc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  64:./Library/stm32f4xx_ltdc.c ****   *
  65:./Library/stm32f4xx_ltdc.c ****   ******************************************************************************
  66:./Library/stm32f4xx_ltdc.c ****   */
  67:./Library/stm32f4xx_ltdc.c **** 
  68:./Library/stm32f4xx_ltdc.c **** /* Includes ------------------------------------------------------------------*/
  69:./Library/stm32f4xx_ltdc.c **** #include "stm32f4xx_ltdc.h"
  70:./Library/stm32f4xx_ltdc.c **** #include "stm32f4xx_rcc.h"
  71:./Library/stm32f4xx_ltdc.c **** 
  72:./Library/stm32f4xx_ltdc.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  73:./Library/stm32f4xx_ltdc.c ****   * @{
  74:./Library/stm32f4xx_ltdc.c ****   */
  75:./Library/stm32f4xx_ltdc.c **** 
  76:./Library/stm32f4xx_ltdc.c **** /** @defgroup LTDC 
  77:./Library/stm32f4xx_ltdc.c ****   * @brief LTDC driver modules
  78:./Library/stm32f4xx_ltdc.c ****   * @{
  79:./Library/stm32f4xx_ltdc.c ****   */
  80:./Library/stm32f4xx_ltdc.c **** 
  81:./Library/stm32f4xx_ltdc.c **** /* Private typedef -----------------------------------------------------------*/
  82:./Library/stm32f4xx_ltdc.c **** /* Private define ------------------------------------------------------------*/
  83:./Library/stm32f4xx_ltdc.c **** /* Private macro -------------------------------------------------------------*/
  84:./Library/stm32f4xx_ltdc.c **** /* Private variables ---------------------------------------------------------*/
  85:./Library/stm32f4xx_ltdc.c **** /* Private function prototypes -----------------------------------------------*/
  86:./Library/stm32f4xx_ltdc.c **** /* Private functions ---------------------------------------------------------*/
  87:./Library/stm32f4xx_ltdc.c **** 
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 3


  88:./Library/stm32f4xx_ltdc.c **** #define GCR_MASK                     ((uint32_t)0x0FFE888F)  /* LTDC GCR Mask */
  89:./Library/stm32f4xx_ltdc.c **** 
  90:./Library/stm32f4xx_ltdc.c **** 
  91:./Library/stm32f4xx_ltdc.c **** /** @defgroup LTDC_Private_Functions
  92:./Library/stm32f4xx_ltdc.c ****   * @{
  93:./Library/stm32f4xx_ltdc.c ****   */
  94:./Library/stm32f4xx_ltdc.c **** 
  95:./Library/stm32f4xx_ltdc.c **** /** @defgroup LTDC_Group1 Initialization and Configuration functions
  96:./Library/stm32f4xx_ltdc.c ****  *  @brief   Initialization and Configuration functions 
  97:./Library/stm32f4xx_ltdc.c ****  *
  98:./Library/stm32f4xx_ltdc.c **** @verbatim
  99:./Library/stm32f4xx_ltdc.c ****  ===============================================================================
 100:./Library/stm32f4xx_ltdc.c ****             ##### Initialization and Configuration functions #####
 101:./Library/stm32f4xx_ltdc.c ****  ===============================================================================
 102:./Library/stm32f4xx_ltdc.c ****     [..]  This section provides functions allowing to:
 103:./Library/stm32f4xx_ltdc.c ****       (+) Initialize and configure the LTDC
 104:./Library/stm32f4xx_ltdc.c ****       (+) Enable or Disable Dither
 105:./Library/stm32f4xx_ltdc.c ****       (+) Define the position of the line interrupt
 106:./Library/stm32f4xx_ltdc.c ****       (+) reload layers registers with new parameters
 107:./Library/stm32f4xx_ltdc.c ****       (+) Initialize and configure layer1 and layer2
 108:./Library/stm32f4xx_ltdc.c ****       (+) Set and configure the color keying functionality
 109:./Library/stm32f4xx_ltdc.c ****       (+) Configure and Enables or disables CLUT 
 110:./Library/stm32f4xx_ltdc.c ****       
 111:./Library/stm32f4xx_ltdc.c **** @endverbatim
 112:./Library/stm32f4xx_ltdc.c ****   * @{
 113:./Library/stm32f4xx_ltdc.c ****   */
 114:./Library/stm32f4xx_ltdc.c **** 
 115:./Library/stm32f4xx_ltdc.c **** /**
 116:./Library/stm32f4xx_ltdc.c ****   * @brief  Deinitializes the LTDC peripheral registers to their default reset
 117:./Library/stm32f4xx_ltdc.c ****   *         values.
 118:./Library/stm32f4xx_ltdc.c ****   * @param  None
 119:./Library/stm32f4xx_ltdc.c ****   * @retval None
 120:./Library/stm32f4xx_ltdc.c ****   */
 121:./Library/stm32f4xx_ltdc.c **** 
 122:./Library/stm32f4xx_ltdc.c **** void LTDC_DeInit(void)
 123:./Library/stm32f4xx_ltdc.c **** {
  29              		.loc 1 123 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
 124:./Library/stm32f4xx_ltdc.c ****   /* Enable LTDC reset state */
 125:./Library/stm32f4xx_ltdc.c ****   RCC_APB2PeriphResetCmd(RCC_APB2Periph_LTDC, ENABLE);
  38              		.loc 1 125 3 view .LVU1
  39 0002 0121     		movs	r1, #1
  40 0004 4FF08060 		mov	r0, #67108864
  41 0008 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
  42              	.LVL0:
 126:./Library/stm32f4xx_ltdc.c ****   /* Release LTDC from reset state */
 127:./Library/stm32f4xx_ltdc.c ****   RCC_APB2PeriphResetCmd(RCC_APB2Periph_LTDC, DISABLE);
  43              		.loc 1 127 3 view .LVU2
  44 000c 0021     		movs	r1, #0
  45 000e 4FF08060 		mov	r0, #67108864
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 4


  46 0012 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
  47              	.LVL1:
 128:./Library/stm32f4xx_ltdc.c **** }
  48              		.loc 1 128 1 is_stmt 0 view .LVU3
  49 0016 08BD     		pop	{r3, pc}
  50              		.cfi_endproc
  51              	.LFE123:
  53              		.section	.text.LTDC_Init,"ax",%progbits
  54              		.align	1
  55              		.global	LTDC_Init
  56              		.syntax unified
  57              		.thumb
  58              		.thumb_func
  60              	LTDC_Init:
  61              	.LVL2:
  62              	.LFB124:
 129:./Library/stm32f4xx_ltdc.c **** 
 130:./Library/stm32f4xx_ltdc.c **** /**
 131:./Library/stm32f4xx_ltdc.c ****   * @brief  Initializes the LTDC peripheral according to the specified parameters
 132:./Library/stm32f4xx_ltdc.c ****   *         in the LTDC_InitStruct.
 133:./Library/stm32f4xx_ltdc.c ****   * @note   This function can be used only when the LTDC is disabled.
 134:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_InitStruct: pointer to a LTDC_InitTypeDef structure that contains
 135:./Library/stm32f4xx_ltdc.c ****   *         the configuration information for the specified LTDC peripheral.
 136:./Library/stm32f4xx_ltdc.c ****   * @retval None
 137:./Library/stm32f4xx_ltdc.c ****   */
 138:./Library/stm32f4xx_ltdc.c **** 
 139:./Library/stm32f4xx_ltdc.c **** void LTDC_Init(LTDC_InitTypeDef* LTDC_InitStruct)
 140:./Library/stm32f4xx_ltdc.c **** {
  63              		.loc 1 140 1 is_stmt 1 view -0
  64              		.cfi_startproc
  65              		@ args = 0, pretend = 0, frame = 0
  66              		@ frame_needed = 0, uses_anonymous_args = 0
  67              		@ link register save eliminated.
  68              		.loc 1 140 1 is_stmt 0 view .LVU5
  69 0000 30B4     		push	{r4, r5}
  70              	.LCFI1:
  71              		.cfi_def_cfa_offset 8
  72              		.cfi_offset 4, -8
  73              		.cfi_offset 5, -4
 141:./Library/stm32f4xx_ltdc.c ****   uint32_t horizontalsync = 0;
  74              		.loc 1 141 3 is_stmt 1 view .LVU6
  75              	.LVL3:
 142:./Library/stm32f4xx_ltdc.c ****   uint32_t accumulatedHBP = 0;
  76              		.loc 1 142 3 view .LVU7
 143:./Library/stm32f4xx_ltdc.c ****   uint32_t accumulatedactiveW = 0;
  77              		.loc 1 143 3 view .LVU8
 144:./Library/stm32f4xx_ltdc.c ****   uint32_t totalwidth = 0;
  78              		.loc 1 144 3 view .LVU9
 145:./Library/stm32f4xx_ltdc.c ****   uint32_t backgreen = 0;
  79              		.loc 1 145 3 view .LVU10
 146:./Library/stm32f4xx_ltdc.c ****   uint32_t backred = 0;
  80              		.loc 1 146 3 view .LVU11
 147:./Library/stm32f4xx_ltdc.c **** 
 148:./Library/stm32f4xx_ltdc.c ****   /* Check function parameters */
 149:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_HSYNC(LTDC_InitStruct->LTDC_HorizontalSync));
  81              		.loc 1 149 3 view .LVU12
 150:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_VSYNC(LTDC_InitStruct->LTDC_VerticalSync));
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 5


  82              		.loc 1 150 3 view .LVU13
 151:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_AHBP(LTDC_InitStruct->LTDC_AccumulatedHBP));
  83              		.loc 1 151 3 view .LVU14
 152:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_AVBP(LTDC_InitStruct->LTDC_AccumulatedVBP));
  84              		.loc 1 152 3 view .LVU15
 153:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_AAH(LTDC_InitStruct->LTDC_AccumulatedActiveH));
  85              		.loc 1 153 3 view .LVU16
 154:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_AAW(LTDC_InitStruct->LTDC_AccumulatedActiveW));
  86              		.loc 1 154 3 view .LVU17
 155:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_TOTALH(LTDC_InitStruct->LTDC_TotalHeigh));
  87              		.loc 1 155 3 view .LVU18
 156:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_TOTALW(LTDC_InitStruct->LTDC_TotalWidth));
  88              		.loc 1 156 3 view .LVU19
 157:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_HSPOL(LTDC_InitStruct->LTDC_HSPolarity));
  89              		.loc 1 157 3 view .LVU20
 158:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_VSPOL(LTDC_InitStruct->LTDC_VSPolarity));
  90              		.loc 1 158 3 view .LVU21
 159:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_DEPOL(LTDC_InitStruct->LTDC_DEPolarity));
  91              		.loc 1 159 3 view .LVU22
 160:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_PCPOL(LTDC_InitStruct->LTDC_PCPolarity));
  92              		.loc 1 160 3 view .LVU23
 161:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_BackBlueValue(LTDC_InitStruct->LTDC_BackgroundBlueValue));
  93              		.loc 1 161 3 view .LVU24
 162:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_BackGreenValue(LTDC_InitStruct->LTDC_BackgroundGreenValue));
  94              		.loc 1 162 3 view .LVU25
 163:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_BackRedValue(LTDC_InitStruct->LTDC_BackgroundRedValue));
  95              		.loc 1 163 3 view .LVU26
 164:./Library/stm32f4xx_ltdc.c **** 
 165:./Library/stm32f4xx_ltdc.c ****   /* Sets Synchronization size */
 166:./Library/stm32f4xx_ltdc.c ****   LTDC->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
  96              		.loc 1 166 3 view .LVU27
  97              		.loc 1 166 14 is_stmt 0 view .LVU28
  98 0002 254B     		ldr	r3, .L5
  99 0004 9968     		ldr	r1, [r3, #8]
 100 0006 254A     		ldr	r2, .L5+4
 101 0008 1140     		ands	r1, r1, r2
 102 000a 9960     		str	r1, [r3, #8]
 167:./Library/stm32f4xx_ltdc.c ****   horizontalsync = (LTDC_InitStruct->LTDC_HorizontalSync << 16);
 103              		.loc 1 167 3 is_stmt 1 view .LVU29
 104              		.loc 1 167 36 is_stmt 0 view .LVU30
 105 000c 0469     		ldr	r4, [r0, #16]
 106              	.LVL4:
 168:./Library/stm32f4xx_ltdc.c ****   LTDC->SSCR |= (horizontalsync | LTDC_InitStruct->LTDC_VerticalSync);
 107              		.loc 1 168 3 is_stmt 1 view .LVU31
 108              		.loc 1 168 14 is_stmt 0 view .LVU32
 109 000e 9968     		ldr	r1, [r3, #8]
 110              		.loc 1 168 33 view .LVU33
 111 0010 4569     		ldr	r5, [r0, #20]
 112 0012 45EA044C 		orr	ip, r5, r4, lsl #16
 113              		.loc 1 168 14 view .LVU34
 114 0016 41EA0C01 		orr	r1, r1, ip
 115 001a 9960     		str	r1, [r3, #8]
 169:./Library/stm32f4xx_ltdc.c **** 
 170:./Library/stm32f4xx_ltdc.c ****   /* Sets Accumulated Back porch */
 171:./Library/stm32f4xx_ltdc.c ****   LTDC->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 116              		.loc 1 171 3 is_stmt 1 view .LVU35
 117              		.loc 1 171 14 is_stmt 0 view .LVU36
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 6


 118 001c D968     		ldr	r1, [r3, #12]
 119 001e 1140     		ands	r1, r1, r2
 120 0020 D960     		str	r1, [r3, #12]
 172:./Library/stm32f4xx_ltdc.c ****   accumulatedHBP = (LTDC_InitStruct->LTDC_AccumulatedHBP << 16);
 121              		.loc 1 172 3 is_stmt 1 view .LVU37
 122              		.loc 1 172 36 is_stmt 0 view .LVU38
 123 0022 8469     		ldr	r4, [r0, #24]
 124              	.LVL5:
 173:./Library/stm32f4xx_ltdc.c ****   LTDC->BPCR |= (accumulatedHBP | LTDC_InitStruct->LTDC_AccumulatedVBP);
 125              		.loc 1 173 3 is_stmt 1 view .LVU39
 126              		.loc 1 173 14 is_stmt 0 view .LVU40
 127 0024 D968     		ldr	r1, [r3, #12]
 128              		.loc 1 173 33 view .LVU41
 129 0026 C569     		ldr	r5, [r0, #28]
 130 0028 45EA044C 		orr	ip, r5, r4, lsl #16
 131              		.loc 1 173 14 view .LVU42
 132 002c 41EA0C01 		orr	r1, r1, ip
 133 0030 D960     		str	r1, [r3, #12]
 174:./Library/stm32f4xx_ltdc.c **** 
 175:./Library/stm32f4xx_ltdc.c ****   /* Sets Accumulated Active Width */
 176:./Library/stm32f4xx_ltdc.c ****   LTDC->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 134              		.loc 1 176 3 is_stmt 1 view .LVU43
 135              		.loc 1 176 14 is_stmt 0 view .LVU44
 136 0032 1969     		ldr	r1, [r3, #16]
 137 0034 1140     		ands	r1, r1, r2
 138 0036 1961     		str	r1, [r3, #16]
 177:./Library/stm32f4xx_ltdc.c ****   accumulatedactiveW = (LTDC_InitStruct->LTDC_AccumulatedActiveW << 16);
 139              		.loc 1 177 3 is_stmt 1 view .LVU45
 140              		.loc 1 177 40 is_stmt 0 view .LVU46
 141 0038 046A     		ldr	r4, [r0, #32]
 142              	.LVL6:
 178:./Library/stm32f4xx_ltdc.c ****   LTDC->AWCR |= (accumulatedactiveW | LTDC_InitStruct->LTDC_AccumulatedActiveH);
 143              		.loc 1 178 3 is_stmt 1 view .LVU47
 144              		.loc 1 178 14 is_stmt 0 view .LVU48
 145 003a 1969     		ldr	r1, [r3, #16]
 146              		.loc 1 178 37 view .LVU49
 147 003c 456A     		ldr	r5, [r0, #36]
 148 003e 45EA044C 		orr	ip, r5, r4, lsl #16
 149              		.loc 1 178 14 view .LVU50
 150 0042 41EA0C01 		orr	r1, r1, ip
 151 0046 1961     		str	r1, [r3, #16]
 179:./Library/stm32f4xx_ltdc.c **** 
 180:./Library/stm32f4xx_ltdc.c ****   /* Sets Total Width */
 181:./Library/stm32f4xx_ltdc.c ****   LTDC->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 152              		.loc 1 181 3 is_stmt 1 view .LVU51
 153              		.loc 1 181 14 is_stmt 0 view .LVU52
 154 0048 5969     		ldr	r1, [r3, #20]
 155 004a 0A40     		ands	r2, r2, r1
 156 004c 5A61     		str	r2, [r3, #20]
 182:./Library/stm32f4xx_ltdc.c ****   totalwidth = (LTDC_InitStruct->LTDC_TotalWidth << 16);
 157              		.loc 1 182 3 is_stmt 1 view .LVU53
 158              		.loc 1 182 32 is_stmt 0 view .LVU54
 159 004e 846A     		ldr	r4, [r0, #40]
 160              	.LVL7:
 183:./Library/stm32f4xx_ltdc.c ****   LTDC->TWCR |= (totalwidth | LTDC_InitStruct->LTDC_TotalHeigh);
 161              		.loc 1 183 3 is_stmt 1 view .LVU55
 162              		.loc 1 183 14 is_stmt 0 view .LVU56
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 7


 163 0050 5A69     		ldr	r2, [r3, #20]
 164              		.loc 1 183 46 view .LVU57
 165 0052 C16A     		ldr	r1, [r0, #44]
 166              		.loc 1 183 29 view .LVU58
 167 0054 41EA0441 		orr	r1, r1, r4, lsl #16
 168              		.loc 1 183 14 view .LVU59
 169 0058 0A43     		orrs	r2, r2, r1
 170 005a 5A61     		str	r2, [r3, #20]
 184:./Library/stm32f4xx_ltdc.c **** 
 185:./Library/stm32f4xx_ltdc.c ****   LTDC->GCR &= (uint32_t)GCR_MASK;
 171              		.loc 1 185 3 is_stmt 1 view .LVU60
 172              		.loc 1 185 13 is_stmt 0 view .LVU61
 173 005c 9969     		ldr	r1, [r3, #24]
 174 005e 104A     		ldr	r2, .L5+8
 175 0060 0A40     		ands	r2, r2, r1
 176 0062 9A61     		str	r2, [r3, #24]
 186:./Library/stm32f4xx_ltdc.c ****   LTDC->GCR |=  (uint32_t)(LTDC_InitStruct->LTDC_HSPolarity | LTDC_InitStruct->LTDC_VSPolarity | \
 177              		.loc 1 186 3 is_stmt 1 view .LVU62
 178              		.loc 1 186 13 is_stmt 0 view .LVU63
 179 0064 9969     		ldr	r1, [r3, #24]
 180              		.loc 1 186 43 view .LVU64
 181 0066 0268     		ldr	r2, [r0]
 182              		.loc 1 186 78 view .LVU65
 183 0068 4468     		ldr	r4, [r0, #4]
 184              	.LVL8:
 185              		.loc 1 186 61 view .LVU66
 186 006a 2243     		orrs	r2, r2, r4
 187:./Library/stm32f4xx_ltdc.c ****                            LTDC_InitStruct->LTDC_DEPolarity | LTDC_InitStruct->LTDC_PCPolarity);
 187              		.loc 1 187 43 view .LVU67
 188 006c 8468     		ldr	r4, [r0, #8]
 186:./Library/stm32f4xx_ltdc.c ****   LTDC->GCR |=  (uint32_t)(LTDC_InitStruct->LTDC_HSPolarity | LTDC_InitStruct->LTDC_VSPolarity | \
 189              		.loc 1 186 96 view .LVU68
 190 006e 2243     		orrs	r2, r2, r4
 191              		.loc 1 187 78 view .LVU69
 192 0070 C468     		ldr	r4, [r0, #12]
 193              		.loc 1 187 61 view .LVU70
 194 0072 2243     		orrs	r2, r2, r4
 186:./Library/stm32f4xx_ltdc.c ****   LTDC->GCR |=  (uint32_t)(LTDC_InitStruct->LTDC_HSPolarity | LTDC_InitStruct->LTDC_VSPolarity | \
 195              		.loc 1 186 13 view .LVU71
 196 0074 0A43     		orrs	r2, r2, r1
 197 0076 9A61     		str	r2, [r3, #24]
 188:./Library/stm32f4xx_ltdc.c **** 
 189:./Library/stm32f4xx_ltdc.c ****   /* sets the background color value */
 190:./Library/stm32f4xx_ltdc.c ****   backgreen = (LTDC_InitStruct->LTDC_BackgroundGreenValue << 8);
 198              		.loc 1 190 3 is_stmt 1 view .LVU72
 199              		.loc 1 190 31 is_stmt 0 view .LVU73
 200 0078 446B     		ldr	r4, [r0, #52]
 201              	.LVL9:
 191:./Library/stm32f4xx_ltdc.c ****   backred = (LTDC_InitStruct->LTDC_BackgroundRedValue << 16);
 202              		.loc 1 191 3 is_stmt 1 view .LVU74
 203              		.loc 1 191 29 is_stmt 0 view .LVU75
 204 007a 026B     		ldr	r2, [r0, #48]
 205              		.loc 1 191 11 view .LVU76
 206 007c 1204     		lsls	r2, r2, #16
 207              	.LVL10:
 192:./Library/stm32f4xx_ltdc.c **** 
 193:./Library/stm32f4xx_ltdc.c ****   LTDC->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 8


 208              		.loc 1 193 3 is_stmt 1 view .LVU77
 209              		.loc 1 193 14 is_stmt 0 view .LVU78
 210 007e D96A     		ldr	r1, [r3, #44]
 211 0080 01F07F41 		and	r1, r1, #-16777216
 212 0084 D962     		str	r1, [r3, #44]
 194:./Library/stm32f4xx_ltdc.c ****   LTDC->BCCR |= (backred | backgreen | LTDC_InitStruct->LTDC_BackgroundBlueValue);
 213              		.loc 1 194 3 is_stmt 1 view .LVU79
 214              		.loc 1 194 14 is_stmt 0 view .LVU80
 215 0086 D96A     		ldr	r1, [r3, #44]
 216              		.loc 1 194 26 view .LVU81
 217 0088 42EA0422 		orr	r2, r2, r4, lsl #8
 218              	.LVL11:
 219              		.loc 1 194 55 view .LVU82
 220 008c 806B     		ldr	r0, [r0, #56]
 221              	.LVL12:
 222              		.loc 1 194 38 view .LVU83
 223 008e 0243     		orrs	r2, r2, r0
 224              		.loc 1 194 14 view .LVU84
 225 0090 0A43     		orrs	r2, r2, r1
 226 0092 DA62     		str	r2, [r3, #44]
 195:./Library/stm32f4xx_ltdc.c **** }
 227              		.loc 1 195 1 view .LVU85
 228 0094 30BC     		pop	{r4, r5}
 229              	.LCFI2:
 230              		.cfi_restore 5
 231              		.cfi_restore 4
 232              		.cfi_def_cfa_offset 0
 233              	.LVL13:
 234              		.loc 1 195 1 view .LVU86
 235 0096 7047     		bx	lr
 236              	.L6:
 237              		.align	2
 238              	.L5:
 239 0098 00680140 		.word	1073833984
 240 009c 00F800F0 		.word	-268371968
 241 00a0 8F88FE0F 		.word	268339343
 242              		.cfi_endproc
 243              	.LFE124:
 245              		.section	.text.LTDC_StructInit,"ax",%progbits
 246              		.align	1
 247              		.global	LTDC_StructInit
 248              		.syntax unified
 249              		.thumb
 250              		.thumb_func
 252              	LTDC_StructInit:
 253              	.LVL14:
 254              	.LFB125:
 196:./Library/stm32f4xx_ltdc.c **** 
 197:./Library/stm32f4xx_ltdc.c **** /**
 198:./Library/stm32f4xx_ltdc.c ****   * @brief  Fills each LTDC_InitStruct member with its default value.
 199:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_InitStruct: pointer to a LTDC_InitTypeDef structure which will
 200:./Library/stm32f4xx_ltdc.c ****   *         be initialized.
 201:./Library/stm32f4xx_ltdc.c ****   * @retval None
 202:./Library/stm32f4xx_ltdc.c ****   */
 203:./Library/stm32f4xx_ltdc.c **** 
 204:./Library/stm32f4xx_ltdc.c **** void LTDC_StructInit(LTDC_InitTypeDef* LTDC_InitStruct)
 205:./Library/stm32f4xx_ltdc.c **** {
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 9


 255              		.loc 1 205 1 is_stmt 1 view -0
 256              		.cfi_startproc
 257              		@ args = 0, pretend = 0, frame = 0
 258              		@ frame_needed = 0, uses_anonymous_args = 0
 259              		@ link register save eliminated.
 206:./Library/stm32f4xx_ltdc.c ****   /*--------------- Reset LTDC init structure parameters values ----------------*/
 207:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_HSPolarity = LTDC_HSPolarity_AL;      /*!< Initialize the LTDC_HSPolarity m
 260              		.loc 1 207 3 view .LVU88
 261              		.loc 1 207 36 is_stmt 0 view .LVU89
 262 0000 0023     		movs	r3, #0
 263 0002 0360     		str	r3, [r0]
 208:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_VSPolarity = LTDC_VSPolarity_AL;      /*!< Initialize the LTDC_VSPolarity m
 264              		.loc 1 208 3 is_stmt 1 view .LVU90
 265              		.loc 1 208 36 is_stmt 0 view .LVU91
 266 0004 4360     		str	r3, [r0, #4]
 209:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_DEPolarity = LTDC_DEPolarity_AL;      /*!< Initialize the LTDC_DEPolarity m
 267              		.loc 1 209 3 is_stmt 1 view .LVU92
 268              		.loc 1 209 36 is_stmt 0 view .LVU93
 269 0006 8360     		str	r3, [r0, #8]
 210:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_PCPolarity = LTDC_PCPolarity_IPC;     /*!< Initialize the LTDC_PCPolarity m
 270              		.loc 1 210 3 is_stmt 1 view .LVU94
 271              		.loc 1 210 36 is_stmt 0 view .LVU95
 272 0008 C360     		str	r3, [r0, #12]
 211:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_HorizontalSync = 0x00;                /*!< Initialize the LTDC_HorizontalSy
 273              		.loc 1 211 3 is_stmt 1 view .LVU96
 274              		.loc 1 211 40 is_stmt 0 view .LVU97
 275 000a 0361     		str	r3, [r0, #16]
 212:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_VerticalSync = 0x00;                  /*!< Initialize the LTDC_VerticalSync
 276              		.loc 1 212 3 is_stmt 1 view .LVU98
 277              		.loc 1 212 38 is_stmt 0 view .LVU99
 278 000c 4361     		str	r3, [r0, #20]
 213:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_AccumulatedHBP = 0x00;                /*!< Initialize the LTDC_AccumulatedH
 279              		.loc 1 213 3 is_stmt 1 view .LVU100
 280              		.loc 1 213 40 is_stmt 0 view .LVU101
 281 000e 8361     		str	r3, [r0, #24]
 214:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_AccumulatedVBP = 0x00;                /*!< Initialize the LTDC_AccumulatedV
 282              		.loc 1 214 3 is_stmt 1 view .LVU102
 283              		.loc 1 214 40 is_stmt 0 view .LVU103
 284 0010 C361     		str	r3, [r0, #28]
 215:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_AccumulatedActiveW = 0x00;            /*!< Initialize the LTDC_AccumulatedA
 285              		.loc 1 215 3 is_stmt 1 view .LVU104
 286              		.loc 1 215 44 is_stmt 0 view .LVU105
 287 0012 0362     		str	r3, [r0, #32]
 216:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_AccumulatedActiveH = 0x00;            /*!< Initialize the LTDC_AccumulatedA
 288              		.loc 1 216 3 is_stmt 1 view .LVU106
 289              		.loc 1 216 44 is_stmt 0 view .LVU107
 290 0014 4362     		str	r3, [r0, #36]
 217:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_TotalWidth = 0x00;                    /*!< Initialize the LTDC_TotalWidth m
 291              		.loc 1 217 3 is_stmt 1 view .LVU108
 292              		.loc 1 217 36 is_stmt 0 view .LVU109
 293 0016 8362     		str	r3, [r0, #40]
 218:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_TotalHeigh = 0x00;                    /*!< Initialize the LTDC_TotalHeigh m
 294              		.loc 1 218 3 is_stmt 1 view .LVU110
 295              		.loc 1 218 36 is_stmt 0 view .LVU111
 296 0018 C362     		str	r3, [r0, #44]
 219:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_BackgroundRedValue = 0x00;            /*!< Initialize the LTDC_BackgroundRe
 297              		.loc 1 219 3 is_stmt 1 view .LVU112
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 10


 298              		.loc 1 219 44 is_stmt 0 view .LVU113
 299 001a 0363     		str	r3, [r0, #48]
 220:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_BackgroundGreenValue = 0x00;          /*!< Initialize the LTDC_BackgroundGr
 300              		.loc 1 220 3 is_stmt 1 view .LVU114
 301              		.loc 1 220 46 is_stmt 0 view .LVU115
 302 001c 4363     		str	r3, [r0, #52]
 221:./Library/stm32f4xx_ltdc.c ****   LTDC_InitStruct->LTDC_BackgroundBlueValue = 0x00;           /*!< Initialize the LTDC_BackgroundBl
 303              		.loc 1 221 3 is_stmt 1 view .LVU116
 304              		.loc 1 221 45 is_stmt 0 view .LVU117
 305 001e 8363     		str	r3, [r0, #56]
 222:./Library/stm32f4xx_ltdc.c **** }
 306              		.loc 1 222 1 view .LVU118
 307 0020 7047     		bx	lr
 308              		.cfi_endproc
 309              	.LFE125:
 311              		.section	.text.LTDC_Cmd,"ax",%progbits
 312              		.align	1
 313              		.global	LTDC_Cmd
 314              		.syntax unified
 315              		.thumb
 316              		.thumb_func
 318              	LTDC_Cmd:
 319              	.LVL15:
 320              	.LFB126:
 223:./Library/stm32f4xx_ltdc.c **** 
 224:./Library/stm32f4xx_ltdc.c **** /**
 225:./Library/stm32f4xx_ltdc.c ****   * @brief  Enables or disables the LTDC Controller.
 226:./Library/stm32f4xx_ltdc.c ****   * @param  NewState: new state of the LTDC peripheral.
 227:./Library/stm32f4xx_ltdc.c ****   *   This parameter can be: ENABLE or DISABLE.
 228:./Library/stm32f4xx_ltdc.c ****   * @retval None
 229:./Library/stm32f4xx_ltdc.c ****   */
 230:./Library/stm32f4xx_ltdc.c **** 
 231:./Library/stm32f4xx_ltdc.c **** void LTDC_Cmd(FunctionalState NewState)
 232:./Library/stm32f4xx_ltdc.c **** {
 321              		.loc 1 232 1 is_stmt 1 view -0
 322              		.cfi_startproc
 323              		@ args = 0, pretend = 0, frame = 0
 324              		@ frame_needed = 0, uses_anonymous_args = 0
 325              		@ link register save eliminated.
 233:./Library/stm32f4xx_ltdc.c ****   /* Check the parameters */
 234:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 326              		.loc 1 234 3 view .LVU120
 235:./Library/stm32f4xx_ltdc.c **** 
 236:./Library/stm32f4xx_ltdc.c ****   if (NewState != DISABLE)
 327              		.loc 1 236 3 view .LVU121
 328              		.loc 1 236 6 is_stmt 0 view .LVU122
 329 0000 28B1     		cbz	r0, .L9
 237:./Library/stm32f4xx_ltdc.c ****   {
 238:./Library/stm32f4xx_ltdc.c ****     /* Enable LTDC by setting LTDCEN bit */
 239:./Library/stm32f4xx_ltdc.c ****     LTDC->GCR |= (uint32_t)LTDC_GCR_LTDCEN;
 330              		.loc 1 239 5 is_stmt 1 view .LVU123
 331              		.loc 1 239 15 is_stmt 0 view .LVU124
 332 0002 064A     		ldr	r2, .L11
 333 0004 9369     		ldr	r3, [r2, #24]
 334 0006 43F00103 		orr	r3, r3, #1
 335 000a 9361     		str	r3, [r2, #24]
 336 000c 7047     		bx	lr
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 11


 337              	.L9:
 240:./Library/stm32f4xx_ltdc.c ****   }
 241:./Library/stm32f4xx_ltdc.c ****   else
 242:./Library/stm32f4xx_ltdc.c ****   {
 243:./Library/stm32f4xx_ltdc.c ****     /* Disable LTDC by clearing LTDCEN bit */
 244:./Library/stm32f4xx_ltdc.c ****     LTDC->GCR &= ~(uint32_t)LTDC_GCR_LTDCEN;
 338              		.loc 1 244 5 is_stmt 1 view .LVU125
 339              		.loc 1 244 15 is_stmt 0 view .LVU126
 340 000e 034A     		ldr	r2, .L11
 341 0010 9369     		ldr	r3, [r2, #24]
 342 0012 23F00103 		bic	r3, r3, #1
 343 0016 9361     		str	r3, [r2, #24]
 245:./Library/stm32f4xx_ltdc.c ****   }
 246:./Library/stm32f4xx_ltdc.c **** }
 344              		.loc 1 246 1 view .LVU127
 345 0018 7047     		bx	lr
 346              	.L12:
 347 001a 00BF     		.align	2
 348              	.L11:
 349 001c 00680140 		.word	1073833984
 350              		.cfi_endproc
 351              	.LFE126:
 353              		.section	.text.LTDC_DitherCmd,"ax",%progbits
 354              		.align	1
 355              		.global	LTDC_DitherCmd
 356              		.syntax unified
 357              		.thumb
 358              		.thumb_func
 360              	LTDC_DitherCmd:
 361              	.LVL16:
 362              	.LFB127:
 247:./Library/stm32f4xx_ltdc.c **** 
 248:./Library/stm32f4xx_ltdc.c **** /**
 249:./Library/stm32f4xx_ltdc.c ****   * @brief  Enables or disables Dither.
 250:./Library/stm32f4xx_ltdc.c ****   * @param  NewState: new state of the Dither.
 251:./Library/stm32f4xx_ltdc.c ****   *   This parameter can be: ENABLE or DISABLE.
 252:./Library/stm32f4xx_ltdc.c ****   * @retval None
 253:./Library/stm32f4xx_ltdc.c ****   */
 254:./Library/stm32f4xx_ltdc.c **** 
 255:./Library/stm32f4xx_ltdc.c **** void LTDC_DitherCmd(FunctionalState NewState)
 256:./Library/stm32f4xx_ltdc.c **** {
 363              		.loc 1 256 1 is_stmt 1 view -0
 364              		.cfi_startproc
 365              		@ args = 0, pretend = 0, frame = 0
 366              		@ frame_needed = 0, uses_anonymous_args = 0
 367              		@ link register save eliminated.
 257:./Library/stm32f4xx_ltdc.c ****   /* Check the parameters */
 258:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 368              		.loc 1 258 3 view .LVU129
 259:./Library/stm32f4xx_ltdc.c **** 
 260:./Library/stm32f4xx_ltdc.c ****   if (NewState != DISABLE)
 369              		.loc 1 260 3 view .LVU130
 370              		.loc 1 260 6 is_stmt 0 view .LVU131
 371 0000 28B1     		cbz	r0, .L14
 261:./Library/stm32f4xx_ltdc.c ****   {
 262:./Library/stm32f4xx_ltdc.c ****     /* Enable Dither by setting DTEN bit */
 263:./Library/stm32f4xx_ltdc.c ****     LTDC->GCR |= (uint32_t)LTDC_GCR_DTEN;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 12


 372              		.loc 1 263 5 is_stmt 1 view .LVU132
 373              		.loc 1 263 15 is_stmt 0 view .LVU133
 374 0002 064A     		ldr	r2, .L16
 375 0004 9369     		ldr	r3, [r2, #24]
 376 0006 43F48033 		orr	r3, r3, #65536
 377 000a 9361     		str	r3, [r2, #24]
 378 000c 7047     		bx	lr
 379              	.L14:
 264:./Library/stm32f4xx_ltdc.c ****   }
 265:./Library/stm32f4xx_ltdc.c ****   else
 266:./Library/stm32f4xx_ltdc.c ****   {
 267:./Library/stm32f4xx_ltdc.c ****     /* Disable Dither by clearing DTEN bit */
 268:./Library/stm32f4xx_ltdc.c ****     LTDC->GCR &= ~(uint32_t)LTDC_GCR_DTEN;
 380              		.loc 1 268 5 is_stmt 1 view .LVU134
 381              		.loc 1 268 15 is_stmt 0 view .LVU135
 382 000e 034A     		ldr	r2, .L16
 383 0010 9369     		ldr	r3, [r2, #24]
 384 0012 23F48033 		bic	r3, r3, #65536
 385 0016 9361     		str	r3, [r2, #24]
 269:./Library/stm32f4xx_ltdc.c ****   }
 270:./Library/stm32f4xx_ltdc.c **** }
 386              		.loc 1 270 1 view .LVU136
 387 0018 7047     		bx	lr
 388              	.L17:
 389 001a 00BF     		.align	2
 390              	.L16:
 391 001c 00680140 		.word	1073833984
 392              		.cfi_endproc
 393              	.LFE127:
 395              		.section	.text.LTDC_GetRGBWidth,"ax",%progbits
 396              		.align	1
 397              		.global	LTDC_GetRGBWidth
 398              		.syntax unified
 399              		.thumb
 400              		.thumb_func
 402              	LTDC_GetRGBWidth:
 403              	.LVL17:
 404              	.LFB128:
 271:./Library/stm32f4xx_ltdc.c **** 
 272:./Library/stm32f4xx_ltdc.c **** /**
 273:./Library/stm32f4xx_ltdc.c ****   * @brief  Get the dither RGB width.
 274:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_RGB_InitStruct: pointer to a LTDC_RGBTypeDef structure that contains
 275:./Library/stm32f4xx_ltdc.c ****   *         the Dither RGB width.
 276:./Library/stm32f4xx_ltdc.c ****   * @retval None
 277:./Library/stm32f4xx_ltdc.c ****   */
 278:./Library/stm32f4xx_ltdc.c **** 
 279:./Library/stm32f4xx_ltdc.c **** LTDC_RGBTypeDef LTDC_GetRGBWidth(void)
 280:./Library/stm32f4xx_ltdc.c **** {
 405              		.loc 1 280 1 is_stmt 1 view -0
 406              		.cfi_startproc
 407              		@ args = 0, pretend = 0, frame = 0
 408              		@ frame_needed = 0, uses_anonymous_args = 0
 409              		@ link register save eliminated.
 410              		.loc 1 280 1 is_stmt 0 view .LVU138
 411 0000 10B4     		push	{r4}
 412              	.LCFI3:
 413              		.cfi_def_cfa_offset 4
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 13


 414              		.cfi_offset 4, -4
 281:./Library/stm32f4xx_ltdc.c ****   LTDC_RGBTypeDef LTDC_RGB_InitStruct;
 415              		.loc 1 281 3 is_stmt 1 view .LVU139
 282:./Library/stm32f4xx_ltdc.c **** 
 283:./Library/stm32f4xx_ltdc.c ****   LTDC->GCR &= (uint32_t)GCR_MASK;
 416              		.loc 1 283 3 view .LVU140
 417              		.loc 1 283 13 is_stmt 0 view .LVU141
 418 0002 0A4A     		ldr	r2, .L20
 419 0004 9469     		ldr	r4, [r2, #24]
 420 0006 0A49     		ldr	r1, .L20+4
 421 0008 2140     		ands	r1, r1, r4
 422 000a 9161     		str	r1, [r2, #24]
 284:./Library/stm32f4xx_ltdc.c **** 
 285:./Library/stm32f4xx_ltdc.c ****   LTDC_RGB_InitStruct.LTDC_BlueWidth = (uint32_t)((LTDC->GCR >> 4) & 0x7);
 423              		.loc 1 285 3 is_stmt 1 view .LVU142
 424              		.loc 1 285 56 is_stmt 0 view .LVU143
 425 000c 9169     		ldr	r1, [r2, #24]
 426              		.loc 1 285 40 view .LVU144
 427 000e C1F30211 		ubfx	r1, r1, #4, #3
 428              		.loc 1 285 38 view .LVU145
 429 0012 0160     		str	r1, [r0]
 286:./Library/stm32f4xx_ltdc.c ****   LTDC_RGB_InitStruct.LTDC_GreenWidth = (uint32_t)((LTDC->GCR >> 8) & 0x7);
 430              		.loc 1 286 3 is_stmt 1 view .LVU146
 431              		.loc 1 286 57 is_stmt 0 view .LVU147
 432 0014 9169     		ldr	r1, [r2, #24]
 433              		.loc 1 286 41 view .LVU148
 434 0016 C1F30221 		ubfx	r1, r1, #8, #3
 435              		.loc 1 286 39 view .LVU149
 436 001a 4160     		str	r1, [r0, #4]
 287:./Library/stm32f4xx_ltdc.c ****   LTDC_RGB_InitStruct.LTDC_RedWidth = (uint32_t)((LTDC->GCR >> 12) & 0x7);
 437              		.loc 1 287 3 is_stmt 1 view .LVU150
 438              		.loc 1 287 55 is_stmt 0 view .LVU151
 439 001c 9269     		ldr	r2, [r2, #24]
 440              		.loc 1 287 39 view .LVU152
 441 001e C2F30232 		ubfx	r2, r2, #12, #3
 442              		.loc 1 287 37 view .LVU153
 443 0022 8260     		str	r2, [r0, #8]
 288:./Library/stm32f4xx_ltdc.c **** 
 289:./Library/stm32f4xx_ltdc.c ****   return LTDC_RGB_InitStruct;
 444              		.loc 1 289 3 is_stmt 1 view .LVU154
 290:./Library/stm32f4xx_ltdc.c **** }
 445              		.loc 1 290 1 is_stmt 0 view .LVU155
 446 0024 5DF8044B 		ldr	r4, [sp], #4
 447              	.LCFI4:
 448              		.cfi_restore 4
 449              		.cfi_def_cfa_offset 0
 450 0028 7047     		bx	lr
 451              	.L21:
 452 002a 00BF     		.align	2
 453              	.L20:
 454 002c 00680140 		.word	1073833984
 455 0030 8F88FE0F 		.word	268339343
 456              		.cfi_endproc
 457              	.LFE128:
 459              		.section	.text.LTDC_RGBStructInit,"ax",%progbits
 460              		.align	1
 461              		.global	LTDC_RGBStructInit
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 14


 462              		.syntax unified
 463              		.thumb
 464              		.thumb_func
 466              	LTDC_RGBStructInit:
 467              	.LVL18:
 468              	.LFB129:
 291:./Library/stm32f4xx_ltdc.c **** 
 292:./Library/stm32f4xx_ltdc.c **** /**
 293:./Library/stm32f4xx_ltdc.c ****   * @brief  Fills each LTDC_RGBStruct member with its default value.
 294:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_RGB_InitStruct: pointer to a LTDC_RGBTypeDef structure which will
 295:./Library/stm32f4xx_ltdc.c ****   *         be initialized.
 296:./Library/stm32f4xx_ltdc.c ****   * @retval None
 297:./Library/stm32f4xx_ltdc.c ****   */
 298:./Library/stm32f4xx_ltdc.c **** 
 299:./Library/stm32f4xx_ltdc.c **** void LTDC_RGBStructInit(LTDC_RGBTypeDef* LTDC_RGB_InitStruct)
 300:./Library/stm32f4xx_ltdc.c **** {
 469              		.loc 1 300 1 is_stmt 1 view -0
 470              		.cfi_startproc
 471              		@ args = 0, pretend = 0, frame = 0
 472              		@ frame_needed = 0, uses_anonymous_args = 0
 473              		@ link register save eliminated.
 301:./Library/stm32f4xx_ltdc.c ****   LTDC_RGB_InitStruct->LTDC_BlueWidth = 0x02;
 474              		.loc 1 301 3 view .LVU157
 475              		.loc 1 301 39 is_stmt 0 view .LVU158
 476 0000 0223     		movs	r3, #2
 477 0002 0360     		str	r3, [r0]
 302:./Library/stm32f4xx_ltdc.c ****   LTDC_RGB_InitStruct->LTDC_GreenWidth = 0x02;
 478              		.loc 1 302 3 is_stmt 1 view .LVU159
 479              		.loc 1 302 40 is_stmt 0 view .LVU160
 480 0004 4360     		str	r3, [r0, #4]
 303:./Library/stm32f4xx_ltdc.c ****   LTDC_RGB_InitStruct->LTDC_RedWidth = 0x02;
 481              		.loc 1 303 3 is_stmt 1 view .LVU161
 482              		.loc 1 303 38 is_stmt 0 view .LVU162
 483 0006 8360     		str	r3, [r0, #8]
 304:./Library/stm32f4xx_ltdc.c **** }
 484              		.loc 1 304 1 view .LVU163
 485 0008 7047     		bx	lr
 486              		.cfi_endproc
 487              	.LFE129:
 489              		.section	.text.LTDC_LIPConfig,"ax",%progbits
 490              		.align	1
 491              		.global	LTDC_LIPConfig
 492              		.syntax unified
 493              		.thumb
 494              		.thumb_func
 496              	LTDC_LIPConfig:
 497              	.LVL19:
 498              	.LFB130:
 305:./Library/stm32f4xx_ltdc.c **** 
 306:./Library/stm32f4xx_ltdc.c **** 
 307:./Library/stm32f4xx_ltdc.c **** /**
 308:./Library/stm32f4xx_ltdc.c ****   * @brief  Define the position of the line interrupt .
 309:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_LIPositionConfig: Line Interrupt Position.
 310:./Library/stm32f4xx_ltdc.c ****   * @retval None
 311:./Library/stm32f4xx_ltdc.c ****   */
 312:./Library/stm32f4xx_ltdc.c **** 
 313:./Library/stm32f4xx_ltdc.c **** void LTDC_LIPConfig(uint32_t LTDC_LIPositionConfig)
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 15


 314:./Library/stm32f4xx_ltdc.c **** {
 499              		.loc 1 314 1 is_stmt 1 view -0
 500              		.cfi_startproc
 501              		@ args = 0, pretend = 0, frame = 0
 502              		@ frame_needed = 0, uses_anonymous_args = 0
 503              		@ link register save eliminated.
 315:./Library/stm32f4xx_ltdc.c ****   /* Check the parameters */
 316:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_LIPOS(LTDC_LIPositionConfig));
 504              		.loc 1 316 3 view .LVU165
 317:./Library/stm32f4xx_ltdc.c **** 
 318:./Library/stm32f4xx_ltdc.c ****   /* Sets the Line Interrupt position */
 319:./Library/stm32f4xx_ltdc.c ****   LTDC->LIPCR = (uint32_t)LTDC_LIPositionConfig;
 505              		.loc 1 319 3 view .LVU166
 506              		.loc 1 319 15 is_stmt 0 view .LVU167
 507 0000 014B     		ldr	r3, .L24
 508 0002 1864     		str	r0, [r3, #64]
 320:./Library/stm32f4xx_ltdc.c **** }
 509              		.loc 1 320 1 view .LVU168
 510 0004 7047     		bx	lr
 511              	.L25:
 512 0006 00BF     		.align	2
 513              	.L24:
 514 0008 00680140 		.word	1073833984
 515              		.cfi_endproc
 516              	.LFE130:
 518              		.section	.text.LTDC_ReloadConfig,"ax",%progbits
 519              		.align	1
 520              		.global	LTDC_ReloadConfig
 521              		.syntax unified
 522              		.thumb
 523              		.thumb_func
 525              	LTDC_ReloadConfig:
 526              	.LVL20:
 527              	.LFB131:
 321:./Library/stm32f4xx_ltdc.c **** 
 322:./Library/stm32f4xx_ltdc.c **** /**
 323:./Library/stm32f4xx_ltdc.c ****   * @brief  reload layers registers with new parameters 
 324:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_Reload: specifies the type of reload.
 325:./Library/stm32f4xx_ltdc.c ****   *   This parameter can be one of the following values:
 326:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_IMReload: Vertical blanking reload.
 327:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_VBReload: Immediate reload.  
 328:./Library/stm32f4xx_ltdc.c ****   * @retval None
 329:./Library/stm32f4xx_ltdc.c ****   */
 330:./Library/stm32f4xx_ltdc.c **** 
 331:./Library/stm32f4xx_ltdc.c **** void LTDC_ReloadConfig(uint32_t LTDC_Reload)
 332:./Library/stm32f4xx_ltdc.c **** {
 528              		.loc 1 332 1 is_stmt 1 view -0
 529              		.cfi_startproc
 530              		@ args = 0, pretend = 0, frame = 0
 531              		@ frame_needed = 0, uses_anonymous_args = 0
 532              		@ link register save eliminated.
 333:./Library/stm32f4xx_ltdc.c ****   /* Check the parameters */
 334:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_RELOAD(LTDC_Reload));
 533              		.loc 1 334 3 view .LVU170
 335:./Library/stm32f4xx_ltdc.c **** 
 336:./Library/stm32f4xx_ltdc.c ****   /* Sets the Reload type */
 337:./Library/stm32f4xx_ltdc.c ****   LTDC->SRCR = (uint32_t)LTDC_Reload;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 16


 534              		.loc 1 337 3 view .LVU171
 535              		.loc 1 337 14 is_stmt 0 view .LVU172
 536 0000 014B     		ldr	r3, .L27
 537 0002 5862     		str	r0, [r3, #36]
 338:./Library/stm32f4xx_ltdc.c **** }
 538              		.loc 1 338 1 view .LVU173
 539 0004 7047     		bx	lr
 540              	.L28:
 541 0006 00BF     		.align	2
 542              	.L27:
 543 0008 00680140 		.word	1073833984
 544              		.cfi_endproc
 545              	.LFE131:
 547              		.section	.text.LTDC_LayerInit,"ax",%progbits
 548              		.align	1
 549              		.global	LTDC_LayerInit
 550              		.syntax unified
 551              		.thumb
 552              		.thumb_func
 554              	LTDC_LayerInit:
 555              	.LVL21:
 556              	.LFB132:
 339:./Library/stm32f4xx_ltdc.c **** 
 340:./Library/stm32f4xx_ltdc.c **** 
 341:./Library/stm32f4xx_ltdc.c **** /**
 342:./Library/stm32f4xx_ltdc.c ****   * @brief  Initializes the LTDC Layer according to the specified parameters
 343:./Library/stm32f4xx_ltdc.c ****   *         in the LTDC_LayerStruct.
 344:./Library/stm32f4xx_ltdc.c ****   * @note   This function can be used only when the LTDC is disabled.
 345:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_layerx: Select the layer to be configured, this parameter can be 
 346:./Library/stm32f4xx_ltdc.c ****   *         one of the following values: LTDC_Layer1, LTDC_Layer2    
 347:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_LayerStruct: pointer to a LTDC_LayerTypeDef structure that contains
 348:./Library/stm32f4xx_ltdc.c ****   *         the configuration information for the specified LTDC peripheral.
 349:./Library/stm32f4xx_ltdc.c ****   * @retval None
 350:./Library/stm32f4xx_ltdc.c ****   */
 351:./Library/stm32f4xx_ltdc.c **** 
 352:./Library/stm32f4xx_ltdc.c **** void LTDC_LayerInit(LTDC_Layer_TypeDef* LTDC_Layerx, LTDC_Layer_InitTypeDef* LTDC_Layer_InitStruct)
 353:./Library/stm32f4xx_ltdc.c **** {
 557              		.loc 1 353 1 is_stmt 1 view -0
 558              		.cfi_startproc
 559              		@ args = 0, pretend = 0, frame = 0
 560              		@ frame_needed = 0, uses_anonymous_args = 0
 561              		@ link register save eliminated.
 562              		.loc 1 353 1 is_stmt 0 view .LVU175
 563 0000 70B4     		push	{r4, r5, r6}
 564              	.LCFI5:
 565              		.cfi_def_cfa_offset 12
 566              		.cfi_offset 4, -12
 567              		.cfi_offset 5, -8
 568              		.cfi_offset 6, -4
 354:./Library/stm32f4xx_ltdc.c **** 
 355:./Library/stm32f4xx_ltdc.c ****   uint32_t whsppos = 0;
 569              		.loc 1 355 3 is_stmt 1 view .LVU176
 570              	.LVL22:
 356:./Library/stm32f4xx_ltdc.c ****   uint32_t wvsppos = 0;
 571              		.loc 1 356 3 view .LVU177
 357:./Library/stm32f4xx_ltdc.c ****   uint32_t dcgreen = 0;
 572              		.loc 1 357 3 view .LVU178
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 17


 358:./Library/stm32f4xx_ltdc.c ****   uint32_t dcred = 0;
 573              		.loc 1 358 3 view .LVU179
 359:./Library/stm32f4xx_ltdc.c ****   uint32_t dcalpha = 0;
 574              		.loc 1 359 3 view .LVU180
 360:./Library/stm32f4xx_ltdc.c ****   uint32_t cfbp = 0;
 575              		.loc 1 360 3 view .LVU181
 361:./Library/stm32f4xx_ltdc.c **** 
 362:./Library/stm32f4xx_ltdc.c **** /* Check the parameters */
 363:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_Pixelformat(LTDC_Layer_InitStruct->LTDC_PixelFormat));
 576              		.loc 1 363 3 view .LVU182
 364:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_BlendingFactor1(LTDC_Layer_InitStruct->LTDC_BlendingFactor_1));
 577              		.loc 1 364 3 view .LVU183
 365:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_BlendingFactor2(LTDC_Layer_InitStruct->LTDC_BlendingFactor_2));
 578              		.loc 1 365 3 view .LVU184
 366:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_HCONFIGST(LTDC_Layer_InitStruct->LTDC_HorizontalStart));
 579              		.loc 1 366 3 view .LVU185
 367:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_HCONFIGSP(LTDC_Layer_InitStruct->LTDC_HorizontalStop));
 580              		.loc 1 367 3 view .LVU186
 368:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_VCONFIGST(LTDC_Layer_InitStruct->LTDC_VerticalStart));
 581              		.loc 1 368 3 view .LVU187
 369:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_VCONFIGSP(LTDC_Layer_InitStruct->LTDC_VerticalStop));  
 582              		.loc 1 369 3 view .LVU188
 370:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_DEFAULTCOLOR(LTDC_Layer_InitStruct->LTDC_DefaultColorBlue));
 583              		.loc 1 370 3 view .LVU189
 371:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_DEFAULTCOLOR(LTDC_Layer_InitStruct->LTDC_DefaultColorGreen));
 584              		.loc 1 371 3 view .LVU190
 372:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_DEFAULTCOLOR(LTDC_Layer_InitStruct->LTDC_DefaultColorRed));
 585              		.loc 1 372 3 view .LVU191
 373:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_DEFAULTCOLOR(LTDC_Layer_InitStruct->LTDC_DefaultColorAlpha));
 586              		.loc 1 373 3 view .LVU192
 374:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_CFBP(LTDC_Layer_InitStruct->LTDC_CFBPitch));
 587              		.loc 1 374 3 view .LVU193
 375:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_CFBLL(LTDC_Layer_InitStruct->LTDC_CFBLineLength));
 588              		.loc 1 375 3 view .LVU194
 376:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_CFBLNBR(LTDC_Layer_InitStruct->LTDC_CFBLineNumber));
 589              		.loc 1 376 3 view .LVU195
 377:./Library/stm32f4xx_ltdc.c **** 
 378:./Library/stm32f4xx_ltdc.c ****   /* Configures the horizontal start and stop position */
 379:./Library/stm32f4xx_ltdc.c ****   whsppos = LTDC_Layer_InitStruct->LTDC_HorizontalStop << 16;
 590              		.loc 1 379 3 view .LVU196
 591              		.loc 1 379 34 is_stmt 0 view .LVU197
 592 0002 4C68     		ldr	r4, [r1, #4]
 593              	.LVL23:
 380:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 594              		.loc 1 380 3 is_stmt 1 view .LVU198
 595              		.loc 1 380 22 is_stmt 0 view .LVU199
 596 0004 4268     		ldr	r2, [r0, #4]
 597 0006 02F47042 		and	r2, r2, #61440
 598 000a 4260     		str	r2, [r0, #4]
 381:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->WHPCR = (LTDC_Layer_InitStruct->LTDC_HorizontalStart | whsppos);
 599              		.loc 1 381 3 is_stmt 1 view .LVU200
 600              		.loc 1 381 46 is_stmt 0 view .LVU201
 601 000c 0B68     		ldr	r3, [r1]
 602              		.loc 1 381 69 view .LVU202
 603 000e 43EA0443 		orr	r3, r3, r4, lsl #16
 604              		.loc 1 381 22 view .LVU203
 605 0012 4360     		str	r3, [r0, #4]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 18


 382:./Library/stm32f4xx_ltdc.c **** 
 383:./Library/stm32f4xx_ltdc.c ****   /* Configures the vertical start and stop position */
 384:./Library/stm32f4xx_ltdc.c ****   wvsppos = LTDC_Layer_InitStruct->LTDC_VerticalStop << 16;
 606              		.loc 1 384 3 is_stmt 1 view .LVU204
 607              		.loc 1 384 34 is_stmt 0 view .LVU205
 608 0014 CC68     		ldr	r4, [r1, #12]
 609              	.LVL24:
 385:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 610              		.loc 1 385 3 is_stmt 1 view .LVU206
 611              		.loc 1 385 22 is_stmt 0 view .LVU207
 612 0016 8268     		ldr	r2, [r0, #8]
 613 0018 02F47042 		and	r2, r2, #61440
 614 001c 8260     		str	r2, [r0, #8]
 386:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->WVPCR  = (LTDC_Layer_InitStruct->LTDC_VerticalStart | wvsppos);
 615              		.loc 1 386 3 is_stmt 1 view .LVU208
 616              		.loc 1 386 47 is_stmt 0 view .LVU209
 617 001e 8B68     		ldr	r3, [r1, #8]
 618              		.loc 1 386 68 view .LVU210
 619 0020 43EA0443 		orr	r3, r3, r4, lsl #16
 620              		.loc 1 386 23 view .LVU211
 621 0024 8360     		str	r3, [r0, #8]
 387:./Library/stm32f4xx_ltdc.c **** 
 388:./Library/stm32f4xx_ltdc.c ****   /* Specifies the pixel format */
 389:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->PFCR &= ~(LTDC_LxPFCR_PF);
 622              		.loc 1 389 3 is_stmt 1 view .LVU212
 623              		.loc 1 389 21 is_stmt 0 view .LVU213
 624 0026 0369     		ldr	r3, [r0, #16]
 625 0028 23F00703 		bic	r3, r3, #7
 626 002c 0361     		str	r3, [r0, #16]
 390:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->PFCR = (LTDC_Layer_InitStruct->LTDC_PixelFormat);
 627              		.loc 1 390 3 is_stmt 1 view .LVU214
 628              		.loc 1 390 45 is_stmt 0 view .LVU215
 629 002e 0B69     		ldr	r3, [r1, #16]
 630              		.loc 1 390 21 view .LVU216
 631 0030 0361     		str	r3, [r0, #16]
 391:./Library/stm32f4xx_ltdc.c **** 
 392:./Library/stm32f4xx_ltdc.c ****   /* Configures the default color values */
 393:./Library/stm32f4xx_ltdc.c ****   dcgreen = (LTDC_Layer_InitStruct->LTDC_DefaultColorGreen << 8);
 632              		.loc 1 393 3 is_stmt 1 view .LVU217
 633              		.loc 1 393 35 is_stmt 0 view .LVU218
 634 0032 CE69     		ldr	r6, [r1, #28]
 635              	.LVL25:
 394:./Library/stm32f4xx_ltdc.c ****   dcred = (LTDC_Layer_InitStruct->LTDC_DefaultColorRed << 16);
 636              		.loc 1 394 3 is_stmt 1 view .LVU219
 637              		.loc 1 394 33 is_stmt 0 view .LVU220
 638 0034 0D6A     		ldr	r5, [r1, #32]
 639              	.LVL26:
 395:./Library/stm32f4xx_ltdc.c ****   dcalpha = (LTDC_Layer_InitStruct->LTDC_DefaultColorAlpha << 24);
 640              		.loc 1 395 3 is_stmt 1 view .LVU221
 641              		.loc 1 395 35 is_stmt 0 view .LVU222
 642 0036 4C6A     		ldr	r4, [r1, #36]
 643              	.LVL27:
 396:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->DCCR &=  ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCC
 644              		.loc 1 396 3 is_stmt 1 view .LVU223
 645              		.loc 1 396 21 is_stmt 0 view .LVU224
 646 0038 8369     		ldr	r3, [r0, #24]
 647 003a 0022     		movs	r2, #0
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 19


 648 003c 8261     		str	r2, [r0, #24]
 397:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->DCCR = (LTDC_Layer_InitStruct->LTDC_DefaultColorBlue | dcgreen | \
 649              		.loc 1 397 3 is_stmt 1 view .LVU225
 650              		.loc 1 397 45 is_stmt 0 view .LVU226
 651 003e 8B69     		ldr	r3, [r1, #24]
 652              		.loc 1 397 69 view .LVU227
 653 0040 43EA0623 		orr	r3, r3, r6, lsl #8
 654              		.loc 1 397 79 view .LVU228
 655 0044 43EA0543 		orr	r3, r3, r5, lsl #16
 398:./Library/stm32f4xx_ltdc.c ****                         dcred | dcalpha);
 656              		.loc 1 398 31 view .LVU229
 657 0048 43EA0463 		orr	r3, r3, r4, lsl #24
 397:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->DCCR = (LTDC_Layer_InitStruct->LTDC_DefaultColorBlue | dcgreen | \
 658              		.loc 1 397 21 view .LVU230
 659 004c 8361     		str	r3, [r0, #24]
 399:./Library/stm32f4xx_ltdc.c **** 
 400:./Library/stm32f4xx_ltdc.c ****   /* Specifies the constant alpha value */      
 401:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CACR &= ~(LTDC_LxCACR_CONSTA);
 660              		.loc 1 401 3 is_stmt 1 view .LVU231
 661              		.loc 1 401 21 is_stmt 0 view .LVU232
 662 004e 4369     		ldr	r3, [r0, #20]
 663 0050 23F0FF03 		bic	r3, r3, #255
 664 0054 4361     		str	r3, [r0, #20]
 402:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CACR = (LTDC_Layer_InitStruct->LTDC_ConstantAlpha);
 665              		.loc 1 402 3 is_stmt 1 view .LVU233
 666              		.loc 1 402 45 is_stmt 0 view .LVU234
 667 0056 4B69     		ldr	r3, [r1, #20]
 668              		.loc 1 402 21 view .LVU235
 669 0058 4361     		str	r3, [r0, #20]
 403:./Library/stm32f4xx_ltdc.c **** 
 404:./Library/stm32f4xx_ltdc.c ****   /* Specifies the blending factors */
 405:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 670              		.loc 1 405 3 is_stmt 1 view .LVU236
 671              		.loc 1 405 21 is_stmt 0 view .LVU237
 672 005a C369     		ldr	r3, [r0, #28]
 673 005c 23F4E063 		bic	r3, r3, #1792
 674 0060 23F00703 		bic	r3, r3, #7
 675 0064 C361     		str	r3, [r0, #28]
 406:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->BFCR = (LTDC_Layer_InitStruct->LTDC_BlendingFactor_1 | LTDC_Layer_InitStruct->LTDC_B
 676              		.loc 1 406 3 is_stmt 1 view .LVU238
 677              		.loc 1 406 45 is_stmt 0 view .LVU239
 678 0066 8B6A     		ldr	r3, [r1, #40]
 679              		.loc 1 406 92 view .LVU240
 680 0068 CC6A     		ldr	r4, [r1, #44]
 681              	.LVL28:
 682              		.loc 1 406 69 view .LVU241
 683 006a 2343     		orrs	r3, r3, r4
 684              		.loc 1 406 21 view .LVU242
 685 006c C361     		str	r3, [r0, #28]
 407:./Library/stm32f4xx_ltdc.c **** 
 408:./Library/stm32f4xx_ltdc.c ****   /* Configures the color frame buffer start address */
 409:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 686              		.loc 1 409 3 is_stmt 1 view .LVU243
 687              		.loc 1 409 22 is_stmt 0 view .LVU244
 688 006e 836A     		ldr	r3, [r0, #40]
 689 0070 8262     		str	r2, [r0, #40]
 410:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CFBAR = (LTDC_Layer_InitStruct->LTDC_CFBStartAdress);
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 20


 690              		.loc 1 410 3 is_stmt 1 view .LVU245
 691              		.loc 1 410 46 is_stmt 0 view .LVU246
 692 0072 0B6B     		ldr	r3, [r1, #48]
 693              		.loc 1 410 22 view .LVU247
 694 0074 8362     		str	r3, [r0, #40]
 411:./Library/stm32f4xx_ltdc.c **** 
 412:./Library/stm32f4xx_ltdc.c ****   /* Configures the color frame buffer pitch in byte */
 413:./Library/stm32f4xx_ltdc.c ****   cfbp = (LTDC_Layer_InitStruct->LTDC_CFBPitch << 16);
 695              		.loc 1 413 3 is_stmt 1 view .LVU248
 696              		.loc 1 413 32 is_stmt 0 view .LVU249
 697 0076 8C6B     		ldr	r4, [r1, #56]
 698              	.LVL29:
 414:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 699              		.loc 1 414 3 is_stmt 1 view .LVU250
 700              		.loc 1 414 23 is_stmt 0 view .LVU251
 701 0078 C26A     		ldr	r2, [r0, #44]
 702 007a 02F0E022 		and	r2, r2, #-536813568
 703 007e C262     		str	r2, [r0, #44]
 415:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CFBLR  = (LTDC_Layer_InitStruct->LTDC_CFBLineLength | cfbp);
 704              		.loc 1 415 3 is_stmt 1 view .LVU252
 705              		.loc 1 415 47 is_stmt 0 view .LVU253
 706 0080 4B6B     		ldr	r3, [r1, #52]
 707              		.loc 1 415 68 view .LVU254
 708 0082 43EA0443 		orr	r3, r3, r4, lsl #16
 709              		.loc 1 415 23 view .LVU255
 710 0086 C362     		str	r3, [r0, #44]
 416:./Library/stm32f4xx_ltdc.c **** 
 417:./Library/stm32f4xx_ltdc.c ****   /* Configures the frame buffer line number */
 418:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 711              		.loc 1 418 3 is_stmt 1 view .LVU256
 712              		.loc 1 418 24 is_stmt 0 view .LVU257
 713 0088 036B     		ldr	r3, [r0, #48]
 714 008a 23F4FF63 		bic	r3, r3, #2040
 715 008e 23F00703 		bic	r3, r3, #7
 716 0092 0363     		str	r3, [r0, #48]
 419:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CFBLNR  = (LTDC_Layer_InitStruct->LTDC_CFBLineNumber);
 717              		.loc 1 419 3 is_stmt 1 view .LVU258
 718              		.loc 1 419 48 is_stmt 0 view .LVU259
 719 0094 CB6B     		ldr	r3, [r1, #60]
 720              		.loc 1 419 24 view .LVU260
 721 0096 0363     		str	r3, [r0, #48]
 420:./Library/stm32f4xx_ltdc.c **** 
 421:./Library/stm32f4xx_ltdc.c **** }
 722              		.loc 1 421 1 view .LVU261
 723 0098 70BC     		pop	{r4, r5, r6}
 724              	.LCFI6:
 725              		.cfi_restore 6
 726              		.cfi_restore 5
 727              		.cfi_restore 4
 728              		.cfi_def_cfa_offset 0
 729              	.LVL30:
 730              		.loc 1 421 1 view .LVU262
 731 009a 7047     		bx	lr
 732              		.cfi_endproc
 733              	.LFE132:
 735              		.section	.text.LTDC_LayerStructInit,"ax",%progbits
 736              		.align	1
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 21


 737              		.global	LTDC_LayerStructInit
 738              		.syntax unified
 739              		.thumb
 740              		.thumb_func
 742              	LTDC_LayerStructInit:
 743              	.LVL31:
 744              	.LFB133:
 422:./Library/stm32f4xx_ltdc.c **** 
 423:./Library/stm32f4xx_ltdc.c **** /**
 424:./Library/stm32f4xx_ltdc.c ****   * @brief  Fills each LTDC_Layer_InitStruct member with its default value.
 425:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_Layer_InitStruct: pointer to a LTDC_LayerTypeDef structure which will
 426:./Library/stm32f4xx_ltdc.c ****   *         be initialized.
 427:./Library/stm32f4xx_ltdc.c ****   * @retval None
 428:./Library/stm32f4xx_ltdc.c ****   */
 429:./Library/stm32f4xx_ltdc.c **** 
 430:./Library/stm32f4xx_ltdc.c **** void LTDC_LayerStructInit(LTDC_Layer_InitTypeDef * LTDC_Layer_InitStruct)
 431:./Library/stm32f4xx_ltdc.c **** {
 745              		.loc 1 431 1 is_stmt 1 view -0
 746              		.cfi_startproc
 747              		@ args = 0, pretend = 0, frame = 0
 748              		@ frame_needed = 0, uses_anonymous_args = 0
 749              		@ link register save eliminated.
 432:./Library/stm32f4xx_ltdc.c ****   /*--------------- Reset Layer structure parameters values -------------------*/
 433:./Library/stm32f4xx_ltdc.c **** 
 434:./Library/stm32f4xx_ltdc.c ****   /*!< Initialize the horizontal limit member */
 435:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_HorizontalStart = 0x00;
 750              		.loc 1 435 3 view .LVU264
 751              		.loc 1 435 47 is_stmt 0 view .LVU265
 752 0000 0023     		movs	r3, #0
 753 0002 0360     		str	r3, [r0]
 436:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_HorizontalStop = 0x00;
 754              		.loc 1 436 3 is_stmt 1 view .LVU266
 755              		.loc 1 436 46 is_stmt 0 view .LVU267
 756 0004 4360     		str	r3, [r0, #4]
 437:./Library/stm32f4xx_ltdc.c **** 
 438:./Library/stm32f4xx_ltdc.c ****   /*!< Initialize the vertical limit member */
 439:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_VerticalStart = 0x00;
 757              		.loc 1 439 3 is_stmt 1 view .LVU268
 758              		.loc 1 439 45 is_stmt 0 view .LVU269
 759 0006 8360     		str	r3, [r0, #8]
 440:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_VerticalStop = 0x00;
 760              		.loc 1 440 3 is_stmt 1 view .LVU270
 761              		.loc 1 440 44 is_stmt 0 view .LVU271
 762 0008 C360     		str	r3, [r0, #12]
 441:./Library/stm32f4xx_ltdc.c **** 
 442:./Library/stm32f4xx_ltdc.c ****   /*!< Initialize the pixel format member */
 443:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_PixelFormat = LTDC_Pixelformat_ARGB8888;
 763              		.loc 1 443 3 is_stmt 1 view .LVU272
 764              		.loc 1 443 43 is_stmt 0 view .LVU273
 765 000a 0361     		str	r3, [r0, #16]
 444:./Library/stm32f4xx_ltdc.c **** 
 445:./Library/stm32f4xx_ltdc.c ****   /*!< Initialize the constant alpha value */
 446:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_ConstantAlpha = 0xFF;
 766              		.loc 1 446 3 is_stmt 1 view .LVU274
 767              		.loc 1 446 45 is_stmt 0 view .LVU275
 768 000c FF22     		movs	r2, #255
 769 000e 4261     		str	r2, [r0, #20]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 22


 447:./Library/stm32f4xx_ltdc.c **** 
 448:./Library/stm32f4xx_ltdc.c ****   /*!< Initialize the default color values */
 449:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_DefaultColorBlue = 0x00;
 770              		.loc 1 449 3 is_stmt 1 view .LVU276
 771              		.loc 1 449 48 is_stmt 0 view .LVU277
 772 0010 8361     		str	r3, [r0, #24]
 450:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_DefaultColorGreen = 0x00;
 773              		.loc 1 450 3 is_stmt 1 view .LVU278
 774              		.loc 1 450 49 is_stmt 0 view .LVU279
 775 0012 C361     		str	r3, [r0, #28]
 451:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_DefaultColorRed = 0x00;
 776              		.loc 1 451 3 is_stmt 1 view .LVU280
 777              		.loc 1 451 47 is_stmt 0 view .LVU281
 778 0014 0362     		str	r3, [r0, #32]
 452:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_DefaultColorAlpha = 0x00;
 779              		.loc 1 452 3 is_stmt 1 view .LVU282
 780              		.loc 1 452 49 is_stmt 0 view .LVU283
 781 0016 4362     		str	r3, [r0, #36]
 453:./Library/stm32f4xx_ltdc.c **** 
 454:./Library/stm32f4xx_ltdc.c ****   /*!< Initialize the blending factors */
 455:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_BlendingFactor_1 = LTDC_BlendingFactor1_PAxCA;
 782              		.loc 1 455 3 is_stmt 1 view .LVU284
 783              		.loc 1 455 48 is_stmt 0 view .LVU285
 784 0018 4FF4C062 		mov	r2, #1536
 785 001c 8262     		str	r2, [r0, #40]
 456:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_BlendingFactor_2 = LTDC_BlendingFactor2_PAxCA;
 786              		.loc 1 456 3 is_stmt 1 view .LVU286
 787              		.loc 1 456 48 is_stmt 0 view .LVU287
 788 001e 0722     		movs	r2, #7
 789 0020 C262     		str	r2, [r0, #44]
 457:./Library/stm32f4xx_ltdc.c **** 
 458:./Library/stm32f4xx_ltdc.c ****   /*!< Initialize the frame buffer start address */
 459:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_CFBStartAdress = 0x00;
 790              		.loc 1 459 3 is_stmt 1 view .LVU288
 791              		.loc 1 459 46 is_stmt 0 view .LVU289
 792 0022 0363     		str	r3, [r0, #48]
 460:./Library/stm32f4xx_ltdc.c **** 
 461:./Library/stm32f4xx_ltdc.c ****   /*!< Initialize the frame buffer pitch and line length */
 462:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_CFBLineLength = 0x00;
 793              		.loc 1 462 3 is_stmt 1 view .LVU290
 794              		.loc 1 462 45 is_stmt 0 view .LVU291
 795 0024 4363     		str	r3, [r0, #52]
 463:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_CFBPitch = 0x00;
 796              		.loc 1 463 3 is_stmt 1 view .LVU292
 797              		.loc 1 463 40 is_stmt 0 view .LVU293
 798 0026 8363     		str	r3, [r0, #56]
 464:./Library/stm32f4xx_ltdc.c **** 
 465:./Library/stm32f4xx_ltdc.c ****   /*!< Initialize the frame buffer line number */
 466:./Library/stm32f4xx_ltdc.c ****   LTDC_Layer_InitStruct->LTDC_CFBLineNumber = 0x00;
 799              		.loc 1 466 3 is_stmt 1 view .LVU294
 800              		.loc 1 466 45 is_stmt 0 view .LVU295
 801 0028 C363     		str	r3, [r0, #60]
 467:./Library/stm32f4xx_ltdc.c **** }
 802              		.loc 1 467 1 view .LVU296
 803 002a 7047     		bx	lr
 804              		.cfi_endproc
 805              	.LFE133:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 23


 807              		.section	.text.LTDC_LayerCmd,"ax",%progbits
 808              		.align	1
 809              		.global	LTDC_LayerCmd
 810              		.syntax unified
 811              		.thumb
 812              		.thumb_func
 814              	LTDC_LayerCmd:
 815              	.LVL32:
 816              	.LFB134:
 468:./Library/stm32f4xx_ltdc.c **** 
 469:./Library/stm32f4xx_ltdc.c **** 
 470:./Library/stm32f4xx_ltdc.c **** /**
 471:./Library/stm32f4xx_ltdc.c ****   * @brief  Enables or disables the LTDC_Layer Controller.
 472:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_layerx: Select the layer to be configured, this parameter can be 
 473:./Library/stm32f4xx_ltdc.c ****   *         one of the following values: LTDC_Layer1, LTDC_Layer2
 474:./Library/stm32f4xx_ltdc.c ****   * @param  NewState: new state of the LTDC_Layer peripheral.
 475:./Library/stm32f4xx_ltdc.c ****   *   This parameter can be: ENABLE or DISABLE.
 476:./Library/stm32f4xx_ltdc.c ****   * @retval None
 477:./Library/stm32f4xx_ltdc.c ****   */
 478:./Library/stm32f4xx_ltdc.c **** 
 479:./Library/stm32f4xx_ltdc.c **** void LTDC_LayerCmd(LTDC_Layer_TypeDef* LTDC_Layerx, FunctionalState NewState)
 480:./Library/stm32f4xx_ltdc.c **** {
 817              		.loc 1 480 1 is_stmt 1 view -0
 818              		.cfi_startproc
 819              		@ args = 0, pretend = 0, frame = 0
 820              		@ frame_needed = 0, uses_anonymous_args = 0
 821              		@ link register save eliminated.
 481:./Library/stm32f4xx_ltdc.c ****   /* Check the parameters */
 482:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 822              		.loc 1 482 3 view .LVU298
 483:./Library/stm32f4xx_ltdc.c **** 
 484:./Library/stm32f4xx_ltdc.c ****   if (NewState != DISABLE)
 823              		.loc 1 484 3 view .LVU299
 824              		.loc 1 484 6 is_stmt 0 view .LVU300
 825 0000 21B1     		cbz	r1, .L33
 485:./Library/stm32f4xx_ltdc.c ****   {
 486:./Library/stm32f4xx_ltdc.c ****     /* Enable LTDC_Layer by setting LEN bit */
 487:./Library/stm32f4xx_ltdc.c ****     LTDC_Layerx->CR |= (uint32_t)LTDC_LxCR_LEN;
 826              		.loc 1 487 5 is_stmt 1 view .LVU301
 827              		.loc 1 487 21 is_stmt 0 view .LVU302
 828 0002 0368     		ldr	r3, [r0]
 829 0004 43F00103 		orr	r3, r3, #1
 830 0008 0360     		str	r3, [r0]
 831 000a 7047     		bx	lr
 832              	.L33:
 488:./Library/stm32f4xx_ltdc.c ****   }
 489:./Library/stm32f4xx_ltdc.c ****   else
 490:./Library/stm32f4xx_ltdc.c ****   {
 491:./Library/stm32f4xx_ltdc.c ****     /* Disable LTDC_Layer by clearing LEN bit */
 492:./Library/stm32f4xx_ltdc.c ****     LTDC_Layerx->CR &= ~(uint32_t)LTDC_LxCR_LEN;
 833              		.loc 1 492 5 is_stmt 1 view .LVU303
 834              		.loc 1 492 21 is_stmt 0 view .LVU304
 835 000c 0368     		ldr	r3, [r0]
 836 000e 23F00103 		bic	r3, r3, #1
 837 0012 0360     		str	r3, [r0]
 493:./Library/stm32f4xx_ltdc.c ****   }
 494:./Library/stm32f4xx_ltdc.c **** }
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 24


 838              		.loc 1 494 1 view .LVU305
 839 0014 7047     		bx	lr
 840              		.cfi_endproc
 841              	.LFE134:
 843              		.section	.text.LTDC_GetPosStatus,"ax",%progbits
 844              		.align	1
 845              		.global	LTDC_GetPosStatus
 846              		.syntax unified
 847              		.thumb
 848              		.thumb_func
 850              	LTDC_GetPosStatus:
 851              	.LVL33:
 852              	.LFB135:
 495:./Library/stm32f4xx_ltdc.c **** 
 496:./Library/stm32f4xx_ltdc.c **** 
 497:./Library/stm32f4xx_ltdc.c **** /**
 498:./Library/stm32f4xx_ltdc.c ****   * @brief  Get the current position.
 499:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_Pos_InitStruct: pointer to a LTDC_PosTypeDef structure that contains
 500:./Library/stm32f4xx_ltdc.c ****   *         the current position.
 501:./Library/stm32f4xx_ltdc.c ****   * @retval None
 502:./Library/stm32f4xx_ltdc.c ****   */
 503:./Library/stm32f4xx_ltdc.c **** 
 504:./Library/stm32f4xx_ltdc.c **** LTDC_PosTypeDef LTDC_GetPosStatus(void)
 505:./Library/stm32f4xx_ltdc.c **** {
 853              		.loc 1 505 1 is_stmt 1 view -0
 854              		.cfi_startproc
 855              		@ args = 0, pretend = 0, frame = 0
 856              		@ frame_needed = 0, uses_anonymous_args = 0
 857              		@ link register save eliminated.
 506:./Library/stm32f4xx_ltdc.c ****   LTDC_PosTypeDef LTDC_Pos_InitStruct;
 858              		.loc 1 506 3 view .LVU307
 507:./Library/stm32f4xx_ltdc.c **** 
 508:./Library/stm32f4xx_ltdc.c ****   LTDC->CPSR &= ~(LTDC_CPSR_CYPOS | LTDC_CPSR_CXPOS);
 859              		.loc 1 508 3 view .LVU308
 860              		.loc 1 508 14 is_stmt 0 view .LVU309
 861 0000 054A     		ldr	r2, .L36
 862 0002 516C     		ldr	r1, [r2, #68]
 863 0004 0021     		movs	r1, #0
 864 0006 5164     		str	r1, [r2, #68]
 509:./Library/stm32f4xx_ltdc.c **** 
 510:./Library/stm32f4xx_ltdc.c ****   LTDC_Pos_InitStruct.LTDC_POSX = (uint32_t)(LTDC->CPSR >> 16);
 865              		.loc 1 510 3 is_stmt 1 view .LVU310
 866              		.loc 1 510 50 is_stmt 0 view .LVU311
 867 0008 516C     		ldr	r1, [r2, #68]
 868              		.loc 1 510 57 view .LVU312
 869 000a 090C     		lsrs	r1, r1, #16
 870              		.loc 1 510 33 view .LVU313
 871 000c 0160     		str	r1, [r0]
 511:./Library/stm32f4xx_ltdc.c ****   LTDC_Pos_InitStruct.LTDC_POSY = (uint32_t)(LTDC->CPSR & 0xFFFF);
 872              		.loc 1 511 3 is_stmt 1 view .LVU314
 873              		.loc 1 511 50 is_stmt 0 view .LVU315
 874 000e 526C     		ldr	r2, [r2, #68]
 875              		.loc 1 511 35 view .LVU316
 876 0010 92B2     		uxth	r2, r2
 877              		.loc 1 511 33 view .LVU317
 878 0012 4260     		str	r2, [r0, #4]
 512:./Library/stm32f4xx_ltdc.c **** 
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 25


 513:./Library/stm32f4xx_ltdc.c ****   return LTDC_Pos_InitStruct;
 879              		.loc 1 513 3 is_stmt 1 view .LVU318
 514:./Library/stm32f4xx_ltdc.c **** }
 880              		.loc 1 514 1 is_stmt 0 view .LVU319
 881 0014 7047     		bx	lr
 882              	.L37:
 883 0016 00BF     		.align	2
 884              	.L36:
 885 0018 00680140 		.word	1073833984
 886              		.cfi_endproc
 887              	.LFE135:
 889              		.section	.text.LTDC_PosStructInit,"ax",%progbits
 890              		.align	1
 891              		.global	LTDC_PosStructInit
 892              		.syntax unified
 893              		.thumb
 894              		.thumb_func
 896              	LTDC_PosStructInit:
 897              	.LVL34:
 898              	.LFB136:
 515:./Library/stm32f4xx_ltdc.c **** 
 516:./Library/stm32f4xx_ltdc.c **** /**
 517:./Library/stm32f4xx_ltdc.c ****   * @brief  Fills each LTDC_Pos_InitStruct member with its default value.
 518:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_Pos_InitStruct: pointer to a LTDC_PosTypeDef structure which will
 519:./Library/stm32f4xx_ltdc.c ****   *         be initialized.
 520:./Library/stm32f4xx_ltdc.c ****   * @retval None
 521:./Library/stm32f4xx_ltdc.c ****   */
 522:./Library/stm32f4xx_ltdc.c **** 
 523:./Library/stm32f4xx_ltdc.c **** void LTDC_PosStructInit(LTDC_PosTypeDef* LTDC_Pos_InitStruct)
 524:./Library/stm32f4xx_ltdc.c **** {
 899              		.loc 1 524 1 is_stmt 1 view -0
 900              		.cfi_startproc
 901              		@ args = 0, pretend = 0, frame = 0
 902              		@ frame_needed = 0, uses_anonymous_args = 0
 903              		@ link register save eliminated.
 525:./Library/stm32f4xx_ltdc.c ****   LTDC_Pos_InitStruct->LTDC_POSX = 0x00;
 904              		.loc 1 525 3 view .LVU321
 905              		.loc 1 525 34 is_stmt 0 view .LVU322
 906 0000 0023     		movs	r3, #0
 907 0002 0360     		str	r3, [r0]
 526:./Library/stm32f4xx_ltdc.c ****   LTDC_Pos_InitStruct->LTDC_POSY = 0x00;
 908              		.loc 1 526 3 is_stmt 1 view .LVU323
 909              		.loc 1 526 34 is_stmt 0 view .LVU324
 910 0004 4360     		str	r3, [r0, #4]
 527:./Library/stm32f4xx_ltdc.c **** }
 911              		.loc 1 527 1 view .LVU325
 912 0006 7047     		bx	lr
 913              		.cfi_endproc
 914              	.LFE136:
 916              		.section	.text.LTDC_GetCDStatus,"ax",%progbits
 917              		.align	1
 918              		.global	LTDC_GetCDStatus
 919              		.syntax unified
 920              		.thumb
 921              		.thumb_func
 923              	LTDC_GetCDStatus:
 924              	.LVL35:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 26


 925              	.LFB137:
 528:./Library/stm32f4xx_ltdc.c **** 
 529:./Library/stm32f4xx_ltdc.c **** /**
 530:./Library/stm32f4xx_ltdc.c ****   * @brief  Checks whether the specified LTDC's flag is set or not.
 531:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_CD: specifies the flag to check.
 532:./Library/stm32f4xx_ltdc.c ****   *   This parameter can be one of the following values:
 533:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_CD_VDES: vertical data enable current status.
 534:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_CD_HDES: horizontal data enable current status.
 535:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_CD_VSYNC:  Vertical Synchronization current status.
 536:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_CD_HSYNC:  Horizontal Synchronization current status.
 537:./Library/stm32f4xx_ltdc.c ****   * @retval The new state of LTDC_CD (SET or RESET).
 538:./Library/stm32f4xx_ltdc.c ****   */
 539:./Library/stm32f4xx_ltdc.c **** 
 540:./Library/stm32f4xx_ltdc.c **** FlagStatus LTDC_GetCDStatus(uint32_t LTDC_CD)
 541:./Library/stm32f4xx_ltdc.c **** {
 926              		.loc 1 541 1 is_stmt 1 view -0
 927              		.cfi_startproc
 928              		@ args = 0, pretend = 0, frame = 0
 929              		@ frame_needed = 0, uses_anonymous_args = 0
 930              		@ link register save eliminated.
 542:./Library/stm32f4xx_ltdc.c ****   FlagStatus bitstatus;
 931              		.loc 1 542 3 view .LVU327
 543:./Library/stm32f4xx_ltdc.c **** 
 544:./Library/stm32f4xx_ltdc.c ****   /* Check the parameters */
 545:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_GET_CD(LTDC_CD));
 932              		.loc 1 545 3 view .LVU328
 546:./Library/stm32f4xx_ltdc.c **** 
 547:./Library/stm32f4xx_ltdc.c ****   if ((LTDC->CDSR & LTDC_CD) != (uint32_t)RESET)
 933              		.loc 1 547 3 view .LVU329
 934              		.loc 1 547 12 is_stmt 0 view .LVU330
 935 0000 034B     		ldr	r3, .L42
 936 0002 9B6C     		ldr	r3, [r3, #72]
 937              		.loc 1 547 6 view .LVU331
 938 0004 0342     		tst	r3, r0
 939 0006 01D0     		beq	.L41
 548:./Library/stm32f4xx_ltdc.c ****   {
 549:./Library/stm32f4xx_ltdc.c ****     bitstatus = SET;
 940              		.loc 1 549 15 view .LVU332
 941 0008 0120     		movs	r0, #1
 942              	.LVL36:
 943              		.loc 1 549 15 view .LVU333
 944 000a 7047     		bx	lr
 945              	.LVL37:
 946              	.L41:
 550:./Library/stm32f4xx_ltdc.c ****   }
 551:./Library/stm32f4xx_ltdc.c ****   else
 552:./Library/stm32f4xx_ltdc.c ****   {
 553:./Library/stm32f4xx_ltdc.c ****     bitstatus = RESET;
 947              		.loc 1 553 15 view .LVU334
 948 000c 0020     		movs	r0, #0
 949              	.LVL38:
 554:./Library/stm32f4xx_ltdc.c ****   }
 555:./Library/stm32f4xx_ltdc.c ****   return bitstatus;
 950              		.loc 1 555 3 is_stmt 1 view .LVU335
 556:./Library/stm32f4xx_ltdc.c **** }
 951              		.loc 1 556 1 is_stmt 0 view .LVU336
 952 000e 7047     		bx	lr
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 27


 953              	.L43:
 954              		.align	2
 955              	.L42:
 956 0010 00680140 		.word	1073833984
 957              		.cfi_endproc
 958              	.LFE137:
 960              		.section	.text.LTDC_ColorKeyingConfig,"ax",%progbits
 961              		.align	1
 962              		.global	LTDC_ColorKeyingConfig
 963              		.syntax unified
 964              		.thumb
 965              		.thumb_func
 967              	LTDC_ColorKeyingConfig:
 968              	.LVL39:
 969              	.LFB138:
 557:./Library/stm32f4xx_ltdc.c **** 
 558:./Library/stm32f4xx_ltdc.c **** /**
 559:./Library/stm32f4xx_ltdc.c ****   * @brief  Set and configure the color keying.
 560:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_colorkeying_InitStruct: pointer to a LTDC_ColorKeying_InitTypeDef 
 561:./Library/stm32f4xx_ltdc.c ****   *         structure that contains the color keying configuration.
 562:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_layerx: Select the layer to be configured, this parameter can be 
 563:./Library/stm32f4xx_ltdc.c ****   *         one of the following values: LTDC_Layer1, LTDC_Layer2   
 564:./Library/stm32f4xx_ltdc.c ****   * @retval None
 565:./Library/stm32f4xx_ltdc.c ****   */
 566:./Library/stm32f4xx_ltdc.c **** 
 567:./Library/stm32f4xx_ltdc.c **** void LTDC_ColorKeyingConfig(LTDC_Layer_TypeDef* LTDC_Layerx, LTDC_ColorKeying_InitTypeDef* LTDC_col
 568:./Library/stm32f4xx_ltdc.c **** { 
 970              		.loc 1 568 1 is_stmt 1 view -0
 971              		.cfi_startproc
 972              		@ args = 0, pretend = 0, frame = 0
 973              		@ frame_needed = 0, uses_anonymous_args = 0
 974              		@ link register save eliminated.
 569:./Library/stm32f4xx_ltdc.c ****   uint32_t ckgreen = 0;
 975              		.loc 1 569 3 view .LVU338
 570:./Library/stm32f4xx_ltdc.c ****   uint32_t ckred = 0;
 976              		.loc 1 570 3 view .LVU339
 571:./Library/stm32f4xx_ltdc.c **** 
 572:./Library/stm32f4xx_ltdc.c ****   /* Check the parameters */
 573:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 977              		.loc 1 573 3 view .LVU340
 574:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_CKEYING(LTDC_colorkeying_InitStruct->LTDC_ColorKeyBlue));
 978              		.loc 1 574 3 view .LVU341
 575:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_CKEYING(LTDC_colorkeying_InitStruct->LTDC_ColorKeyGreen));
 979              		.loc 1 575 3 view .LVU342
 576:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_CKEYING(LTDC_colorkeying_InitStruct->LTDC_ColorKeyRed));
 980              		.loc 1 576 3 view .LVU343
 577:./Library/stm32f4xx_ltdc.c ****   
 578:./Library/stm32f4xx_ltdc.c ****   if (NewState != DISABLE)
 981              		.loc 1 578 3 view .LVU344
 982              		.loc 1 578 6 is_stmt 0 view .LVU345
 983 0000 BAB1     		cbz	r2, .L45
 568:./Library/stm32f4xx_ltdc.c ****   uint32_t ckgreen = 0;
 984              		.loc 1 568 1 view .LVU346
 985 0002 30B4     		push	{r4, r5}
 986              	.LCFI7:
 987              		.cfi_def_cfa_offset 8
 988              		.cfi_offset 4, -8
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 28


 989              		.cfi_offset 5, -4
 579:./Library/stm32f4xx_ltdc.c ****   {
 580:./Library/stm32f4xx_ltdc.c ****     /* Enable LTDC color keying by setting COLKEN bit */
 581:./Library/stm32f4xx_ltdc.c ****     LTDC_Layerx->CR |= (uint32_t)LTDC_LxCR_COLKEN;
 990              		.loc 1 581 5 is_stmt 1 view .LVU347
 991              		.loc 1 581 21 is_stmt 0 view .LVU348
 992 0004 0368     		ldr	r3, [r0]
 993 0006 43F00203 		orr	r3, r3, #2
 994 000a 0360     		str	r3, [r0]
 582:./Library/stm32f4xx_ltdc.c ****     
 583:./Library/stm32f4xx_ltdc.c ****     /* Sets the color keying values */
 584:./Library/stm32f4xx_ltdc.c ****     ckgreen = (LTDC_colorkeying_InitStruct->LTDC_ColorKeyGreen << 8);
 995              		.loc 1 584 5 is_stmt 1 view .LVU349
 996              		.loc 1 584 43 is_stmt 0 view .LVU350
 997 000c 4D68     		ldr	r5, [r1, #4]
 998              	.LVL40:
 585:./Library/stm32f4xx_ltdc.c ****     ckred = (LTDC_colorkeying_InitStruct->LTDC_ColorKeyRed << 16);
 999              		.loc 1 585 5 is_stmt 1 view .LVU351
 1000              		.loc 1 585 41 is_stmt 0 view .LVU352
 1001 000e 8C68     		ldr	r4, [r1, #8]
 1002              	.LVL41:
 586:./Library/stm32f4xx_ltdc.c ****     LTDC_Layerx->CKCR  &= ~(LTDC_LxCKCR_CKBLUE | LTDC_LxCKCR_CKGREEN | LTDC_LxCKCR_CKRED);
 1003              		.loc 1 586 5 is_stmt 1 view .LVU353
 1004              		.loc 1 586 24 is_stmt 0 view .LVU354
 1005 0010 C268     		ldr	r2, [r0, #12]
 1006              	.LVL42:
 1007              		.loc 1 586 24 view .LVU355
 1008 0012 02F07F42 		and	r2, r2, #-16777216
 1009 0016 C260     		str	r2, [r0, #12]
 587:./Library/stm32f4xx_ltdc.c ****     LTDC_Layerx->CKCR |= (LTDC_colorkeying_InitStruct->LTDC_ColorKeyBlue | ckgreen | ckred);
 1010              		.loc 1 587 5 is_stmt 1 view .LVU356
 1011              		.loc 1 587 23 is_stmt 0 view .LVU357
 1012 0018 C268     		ldr	r2, [r0, #12]
 1013              		.loc 1 587 54 view .LVU358
 1014 001a 0B68     		ldr	r3, [r1]
 1015              		.loc 1 587 74 view .LVU359
 1016 001c 43EA0523 		orr	r3, r3, r5, lsl #8
 1017              		.loc 1 587 84 view .LVU360
 1018 0020 43EA0443 		orr	r3, r3, r4, lsl #16
 1019              		.loc 1 587 23 view .LVU361
 1020 0024 1343     		orrs	r3, r3, r2
 1021 0026 C360     		str	r3, [r0, #12]
 588:./Library/stm32f4xx_ltdc.c ****   }
 589:./Library/stm32f4xx_ltdc.c ****   else
 590:./Library/stm32f4xx_ltdc.c ****   {
 591:./Library/stm32f4xx_ltdc.c ****     /* Disable LTDC color keying by clearing COLKEN bit */
 592:./Library/stm32f4xx_ltdc.c ****     LTDC_Layerx->CR &= ~(uint32_t)LTDC_LxCR_COLKEN;
 593:./Library/stm32f4xx_ltdc.c ****   }
 594:./Library/stm32f4xx_ltdc.c ****   
 595:./Library/stm32f4xx_ltdc.c ****   /* Reload shadow register */
 596:./Library/stm32f4xx_ltdc.c ****   LTDC->SRCR = LTDC_IMReload;
 1022              		.loc 1 596 3 is_stmt 1 view .LVU362
 1023              		.loc 1 596 14 is_stmt 0 view .LVU363
 1024 0028 064B     		ldr	r3, .L51
 1025 002a 0122     		movs	r2, #1
 1026 002c 5A62     		str	r2, [r3, #36]
 597:./Library/stm32f4xx_ltdc.c **** }
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 29


 1027              		.loc 1 597 1 view .LVU364
 1028 002e 30BC     		pop	{r4, r5}
 1029              	.LCFI8:
 1030              		.cfi_restore 5
 1031              		.cfi_restore 4
 1032              		.cfi_def_cfa_offset 0
 1033              	.LVL43:
 1034              		.loc 1 597 1 view .LVU365
 1035 0030 7047     		bx	lr
 1036              	.LVL44:
 1037              	.L45:
 592:./Library/stm32f4xx_ltdc.c ****   }
 1038              		.loc 1 592 5 is_stmt 1 view .LVU366
 592:./Library/stm32f4xx_ltdc.c ****   }
 1039              		.loc 1 592 21 is_stmt 0 view .LVU367
 1040 0032 0368     		ldr	r3, [r0]
 1041 0034 23F00203 		bic	r3, r3, #2
 1042 0038 0360     		str	r3, [r0]
 596:./Library/stm32f4xx_ltdc.c **** }
 1043              		.loc 1 596 3 is_stmt 1 view .LVU368
 596:./Library/stm32f4xx_ltdc.c **** }
 1044              		.loc 1 596 14 is_stmt 0 view .LVU369
 1045 003a 024B     		ldr	r3, .L51
 1046 003c 0122     		movs	r2, #1
 1047              	.LVL45:
 596:./Library/stm32f4xx_ltdc.c **** }
 1048              		.loc 1 596 14 view .LVU370
 1049 003e 5A62     		str	r2, [r3, #36]
 1050 0040 7047     		bx	lr
 1051              	.L52:
 1052 0042 00BF     		.align	2
 1053              	.L51:
 1054 0044 00680140 		.word	1073833984
 1055              		.cfi_endproc
 1056              	.LFE138:
 1058              		.section	.text.LTDC_ColorKeyingStructInit,"ax",%progbits
 1059              		.align	1
 1060              		.global	LTDC_ColorKeyingStructInit
 1061              		.syntax unified
 1062              		.thumb
 1063              		.thumb_func
 1065              	LTDC_ColorKeyingStructInit:
 1066              	.LVL46:
 1067              	.LFB139:
 598:./Library/stm32f4xx_ltdc.c **** 
 599:./Library/stm32f4xx_ltdc.c **** /**
 600:./Library/stm32f4xx_ltdc.c ****   * @brief  Fills each LTDC_colorkeying_InitStruct member with its default value.
 601:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_colorkeying_InitStruct: pointer to a LTDC_ColorKeying_InitTypeDef structure which 
 602:./Library/stm32f4xx_ltdc.c ****   *         be initialized.
 603:./Library/stm32f4xx_ltdc.c ****   * @retval None
 604:./Library/stm32f4xx_ltdc.c ****   */
 605:./Library/stm32f4xx_ltdc.c **** 
 606:./Library/stm32f4xx_ltdc.c **** void LTDC_ColorKeyingStructInit(LTDC_ColorKeying_InitTypeDef* LTDC_colorkeying_InitStruct)
 607:./Library/stm32f4xx_ltdc.c **** {
 1068              		.loc 1 607 1 is_stmt 1 view -0
 1069              		.cfi_startproc
 1070              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 30


 1071              		@ frame_needed = 0, uses_anonymous_args = 0
 1072              		@ link register save eliminated.
 608:./Library/stm32f4xx_ltdc.c ****   /*!< Initialize the color keying values */
 609:./Library/stm32f4xx_ltdc.c ****   LTDC_colorkeying_InitStruct->LTDC_ColorKeyBlue = 0x00;
 1073              		.loc 1 609 3 view .LVU372
 1074              		.loc 1 609 50 is_stmt 0 view .LVU373
 1075 0000 0023     		movs	r3, #0
 1076 0002 0360     		str	r3, [r0]
 610:./Library/stm32f4xx_ltdc.c ****   LTDC_colorkeying_InitStruct->LTDC_ColorKeyGreen = 0x00;
 1077              		.loc 1 610 3 is_stmt 1 view .LVU374
 1078              		.loc 1 610 51 is_stmt 0 view .LVU375
 1079 0004 4360     		str	r3, [r0, #4]
 611:./Library/stm32f4xx_ltdc.c ****   LTDC_colorkeying_InitStruct->LTDC_ColorKeyRed = 0x00;
 1080              		.loc 1 611 3 is_stmt 1 view .LVU376
 1081              		.loc 1 611 49 is_stmt 0 view .LVU377
 1082 0006 8360     		str	r3, [r0, #8]
 612:./Library/stm32f4xx_ltdc.c **** }
 1083              		.loc 1 612 1 view .LVU378
 1084 0008 7047     		bx	lr
 1085              		.cfi_endproc
 1086              	.LFE139:
 1088              		.section	.text.LTDC_CLUTCmd,"ax",%progbits
 1089              		.align	1
 1090              		.global	LTDC_CLUTCmd
 1091              		.syntax unified
 1092              		.thumb
 1093              		.thumb_func
 1095              	LTDC_CLUTCmd:
 1096              	.LVL47:
 1097              	.LFB140:
 613:./Library/stm32f4xx_ltdc.c **** 
 614:./Library/stm32f4xx_ltdc.c **** 
 615:./Library/stm32f4xx_ltdc.c **** /**
 616:./Library/stm32f4xx_ltdc.c ****   * @brief  Enables or disables CLUT.
 617:./Library/stm32f4xx_ltdc.c ****   * @param  NewState: new state of CLUT.
 618:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_layerx: Select the layer to be configured, this parameter can be 
 619:./Library/stm32f4xx_ltdc.c ****   *         one of the following values: LTDC_Layer1, LTDC_Layer2  
 620:./Library/stm32f4xx_ltdc.c ****   *   This parameter can be: ENABLE or DISABLE.
 621:./Library/stm32f4xx_ltdc.c ****   * @retval None
 622:./Library/stm32f4xx_ltdc.c ****   */
 623:./Library/stm32f4xx_ltdc.c **** 
 624:./Library/stm32f4xx_ltdc.c **** void LTDC_CLUTCmd(LTDC_Layer_TypeDef* LTDC_Layerx, FunctionalState NewState)
 625:./Library/stm32f4xx_ltdc.c **** {
 1098              		.loc 1 625 1 is_stmt 1 view -0
 1099              		.cfi_startproc
 1100              		@ args = 0, pretend = 0, frame = 0
 1101              		@ frame_needed = 0, uses_anonymous_args = 0
 1102              		@ link register save eliminated.
 626:./Library/stm32f4xx_ltdc.c ****   /* Check the parameters */
 627:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1103              		.loc 1 627 3 view .LVU380
 628:./Library/stm32f4xx_ltdc.c **** 
 629:./Library/stm32f4xx_ltdc.c ****   if (NewState != DISABLE)
 1104              		.loc 1 629 3 view .LVU381
 1105              		.loc 1 629 6 is_stmt 0 view .LVU382
 1106 0000 39B1     		cbz	r1, .L55
 630:./Library/stm32f4xx_ltdc.c ****   {
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 31


 631:./Library/stm32f4xx_ltdc.c ****     /* Enable CLUT by setting CLUTEN bit */
 632:./Library/stm32f4xx_ltdc.c ****     LTDC_Layerx->CR |= (uint32_t)LTDC_LxCR_CLUTEN;
 1107              		.loc 1 632 5 is_stmt 1 view .LVU383
 1108              		.loc 1 632 21 is_stmt 0 view .LVU384
 1109 0002 0368     		ldr	r3, [r0]
 1110 0004 43F01003 		orr	r3, r3, #16
 1111 0008 0360     		str	r3, [r0]
 1112              	.L56:
 633:./Library/stm32f4xx_ltdc.c ****   }
 634:./Library/stm32f4xx_ltdc.c ****   else
 635:./Library/stm32f4xx_ltdc.c ****   {
 636:./Library/stm32f4xx_ltdc.c ****     /* Disable CLUT by clearing CLUTEN bit */
 637:./Library/stm32f4xx_ltdc.c ****     LTDC_Layerx->CR &= ~(uint32_t)LTDC_LxCR_CLUTEN;
 638:./Library/stm32f4xx_ltdc.c ****   }
 639:./Library/stm32f4xx_ltdc.c ****   
 640:./Library/stm32f4xx_ltdc.c ****   /* Reload shadow register */
 641:./Library/stm32f4xx_ltdc.c ****   LTDC->SRCR = LTDC_IMReload;
 1113              		.loc 1 641 3 is_stmt 1 view .LVU385
 1114              		.loc 1 641 14 is_stmt 0 view .LVU386
 1115 000a 044B     		ldr	r3, .L57
 1116 000c 0122     		movs	r2, #1
 1117 000e 5A62     		str	r2, [r3, #36]
 642:./Library/stm32f4xx_ltdc.c **** }
 1118              		.loc 1 642 1 view .LVU387
 1119 0010 7047     		bx	lr
 1120              	.L55:
 637:./Library/stm32f4xx_ltdc.c ****   }
 1121              		.loc 1 637 5 is_stmt 1 view .LVU388
 637:./Library/stm32f4xx_ltdc.c ****   }
 1122              		.loc 1 637 21 is_stmt 0 view .LVU389
 1123 0012 0368     		ldr	r3, [r0]
 1124 0014 23F01003 		bic	r3, r3, #16
 1125 0018 0360     		str	r3, [r0]
 1126 001a F6E7     		b	.L56
 1127              	.L58:
 1128              		.align	2
 1129              	.L57:
 1130 001c 00680140 		.word	1073833984
 1131              		.cfi_endproc
 1132              	.LFE140:
 1134              		.section	.text.LTDC_CLUTInit,"ax",%progbits
 1135              		.align	1
 1136              		.global	LTDC_CLUTInit
 1137              		.syntax unified
 1138              		.thumb
 1139              		.thumb_func
 1141              	LTDC_CLUTInit:
 1142              	.LVL48:
 1143              	.LFB141:
 643:./Library/stm32f4xx_ltdc.c **** 
 644:./Library/stm32f4xx_ltdc.c **** /**
 645:./Library/stm32f4xx_ltdc.c ****   * @brief  configure the CLUT.
 646:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_CLUT_InitStruct: pointer to a LTDC_CLUT_InitTypeDef structure that contains
 647:./Library/stm32f4xx_ltdc.c ****   *         the CLUT configuration.
 648:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_layerx: Select the layer to be configured, this parameter can be 
 649:./Library/stm32f4xx_ltdc.c ****   *         one of the following values: LTDC_Layer1, LTDC_Layer2   
 650:./Library/stm32f4xx_ltdc.c ****   * @retval None
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 32


 651:./Library/stm32f4xx_ltdc.c ****   */
 652:./Library/stm32f4xx_ltdc.c **** 
 653:./Library/stm32f4xx_ltdc.c **** void LTDC_CLUTInit(LTDC_Layer_TypeDef* LTDC_Layerx, LTDC_CLUT_InitTypeDef* LTDC_CLUT_InitStruct)
 654:./Library/stm32f4xx_ltdc.c **** {  
 1144              		.loc 1 654 1 is_stmt 1 view -0
 1145              		.cfi_startproc
 1146              		@ args = 0, pretend = 0, frame = 0
 1147              		@ frame_needed = 0, uses_anonymous_args = 0
 1148              		@ link register save eliminated.
 1149              		.loc 1 654 1 is_stmt 0 view .LVU391
 1150 0000 30B4     		push	{r4, r5}
 1151              	.LCFI9:
 1152              		.cfi_def_cfa_offset 8
 1153              		.cfi_offset 4, -8
 1154              		.cfi_offset 5, -4
 655:./Library/stm32f4xx_ltdc.c ****   uint32_t green = 0;
 1155              		.loc 1 655 3 is_stmt 1 view .LVU392
 1156              	.LVL49:
 656:./Library/stm32f4xx_ltdc.c ****   uint32_t red = 0;
 1157              		.loc 1 656 3 view .LVU393
 657:./Library/stm32f4xx_ltdc.c ****   uint32_t clutadd = 0;
 1158              		.loc 1 657 3 view .LVU394
 658:./Library/stm32f4xx_ltdc.c **** 
 659:./Library/stm32f4xx_ltdc.c ****   /* Check the parameters */
 660:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_CLUTWR(LTDC_CLUT_InitStruct->LTDC_CLUTAdress));
 1159              		.loc 1 660 3 view .LVU395
 661:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_CLUTWR(LTDC_CLUT_InitStruct->LTDC_RedValue));
 1160              		.loc 1 661 3 view .LVU396
 662:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_CLUTWR(LTDC_CLUT_InitStruct->LTDC_GreenValue));
 1161              		.loc 1 662 3 view .LVU397
 663:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_CLUTWR(LTDC_CLUT_InitStruct->LTDC_BlueValue));
 1162              		.loc 1 663 3 view .LVU398
 664:./Library/stm32f4xx_ltdc.c ****     
 665:./Library/stm32f4xx_ltdc.c ****   /* Specifies the CLUT address and RGB value */
 666:./Library/stm32f4xx_ltdc.c ****   green = (LTDC_CLUT_InitStruct->LTDC_GreenValue << 8);
 1163              		.loc 1 666 3 view .LVU399
 1164              		.loc 1 666 32 is_stmt 0 view .LVU400
 1165 0002 8C68     		ldr	r4, [r1, #8]
 1166              	.LVL50:
 667:./Library/stm32f4xx_ltdc.c ****   red = (LTDC_CLUT_InitStruct->LTDC_RedValue << 16);
 1167              		.loc 1 667 3 is_stmt 1 view .LVU401
 1168              		.loc 1 667 30 is_stmt 0 view .LVU402
 1169 0004 CA68     		ldr	r2, [r1, #12]
 1170              	.LVL51:
 668:./Library/stm32f4xx_ltdc.c ****   clutadd = (LTDC_CLUT_InitStruct->LTDC_CLUTAdress << 24);
 1171              		.loc 1 668 3 is_stmt 1 view .LVU403
 1172              		.loc 1 668 34 is_stmt 0 view .LVU404
 1173 0006 0D68     		ldr	r5, [r1]
 1174              	.LVL52:
 669:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CLUTWR  = (clutadd | LTDC_CLUT_InitStruct->LTDC_BlueValue | \
 1175              		.loc 1 669 3 is_stmt 1 view .LVU405
 1176              		.loc 1 669 57 is_stmt 0 view .LVU406
 1177 0008 4B68     		ldr	r3, [r1, #4]
 1178              		.loc 1 669 35 view .LVU407
 1179 000a 43EA0563 		orr	r3, r3, r5, lsl #24
 1180              		.loc 1 669 74 view .LVU408
 1181 000e 43EA0423 		orr	r3, r3, r4, lsl #8
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 33


 670:./Library/stm32f4xx_ltdc.c ****                               green | red);
 1182              		.loc 1 670 37 view .LVU409
 1183 0012 43EA0243 		orr	r3, r3, r2, lsl #16
 669:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CLUTWR  = (clutadd | LTDC_CLUT_InitStruct->LTDC_BlueValue | \
 1184              		.loc 1 669 24 view .LVU410
 1185 0016 0364     		str	r3, [r0, #64]
 671:./Library/stm32f4xx_ltdc.c **** }
 1186              		.loc 1 671 1 view .LVU411
 1187 0018 30BC     		pop	{r4, r5}
 1188              	.LCFI10:
 1189              		.cfi_restore 5
 1190              		.cfi_restore 4
 1191              		.cfi_def_cfa_offset 0
 1192              	.LVL53:
 1193              		.loc 1 671 1 view .LVU412
 1194 001a 7047     		bx	lr
 1195              		.cfi_endproc
 1196              	.LFE141:
 1198              		.section	.text.LTDC_CLUTStructInit,"ax",%progbits
 1199              		.align	1
 1200              		.global	LTDC_CLUTStructInit
 1201              		.syntax unified
 1202              		.thumb
 1203              		.thumb_func
 1205              	LTDC_CLUTStructInit:
 1206              	.LVL54:
 1207              	.LFB142:
 672:./Library/stm32f4xx_ltdc.c **** 
 673:./Library/stm32f4xx_ltdc.c **** /**
 674:./Library/stm32f4xx_ltdc.c ****   * @brief  Fills each LTDC_CLUT_InitStruct member with its default value.
 675:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_CLUT_InitStruct: pointer to a LTDC_CLUT_InitTypeDef structure which will
 676:./Library/stm32f4xx_ltdc.c ****   *         be initialized.
 677:./Library/stm32f4xx_ltdc.c ****   * @retval None
 678:./Library/stm32f4xx_ltdc.c ****   */
 679:./Library/stm32f4xx_ltdc.c **** 
 680:./Library/stm32f4xx_ltdc.c **** void LTDC_CLUTStructInit(LTDC_CLUT_InitTypeDef* LTDC_CLUT_InitStruct)
 681:./Library/stm32f4xx_ltdc.c **** {
 1208              		.loc 1 681 1 is_stmt 1 view -0
 1209              		.cfi_startproc
 1210              		@ args = 0, pretend = 0, frame = 0
 1211              		@ frame_needed = 0, uses_anonymous_args = 0
 1212              		@ link register save eliminated.
 682:./Library/stm32f4xx_ltdc.c ****   /*!< Initialize the CLUT address and RGB values */
 683:./Library/stm32f4xx_ltdc.c ****   LTDC_CLUT_InitStruct->LTDC_CLUTAdress = 0x00;
 1213              		.loc 1 683 3 view .LVU414
 1214              		.loc 1 683 41 is_stmt 0 view .LVU415
 1215 0000 0023     		movs	r3, #0
 1216 0002 0360     		str	r3, [r0]
 684:./Library/stm32f4xx_ltdc.c ****   LTDC_CLUT_InitStruct->LTDC_BlueValue = 0x00;
 1217              		.loc 1 684 3 is_stmt 1 view .LVU416
 1218              		.loc 1 684 40 is_stmt 0 view .LVU417
 1219 0004 4360     		str	r3, [r0, #4]
 685:./Library/stm32f4xx_ltdc.c ****   LTDC_CLUT_InitStruct->LTDC_GreenValue = 0x00;
 1220              		.loc 1 685 3 is_stmt 1 view .LVU418
 1221              		.loc 1 685 41 is_stmt 0 view .LVU419
 1222 0006 8360     		str	r3, [r0, #8]
 686:./Library/stm32f4xx_ltdc.c ****   LTDC_CLUT_InitStruct->LTDC_RedValue = 0x00;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 34


 1223              		.loc 1 686 3 is_stmt 1 view .LVU420
 1224              		.loc 1 686 39 is_stmt 0 view .LVU421
 1225 0008 C360     		str	r3, [r0, #12]
 687:./Library/stm32f4xx_ltdc.c **** }
 1226              		.loc 1 687 1 view .LVU422
 1227 000a 7047     		bx	lr
 1228              		.cfi_endproc
 1229              	.LFE142:
 1231              		.section	.text.LTDC_LayerPosition,"ax",%progbits
 1232              		.align	1
 1233              		.global	LTDC_LayerPosition
 1234              		.syntax unified
 1235              		.thumb
 1236              		.thumb_func
 1238              	LTDC_LayerPosition:
 1239              	.LVL55:
 1240              	.LFB143:
 688:./Library/stm32f4xx_ltdc.c **** 
 689:./Library/stm32f4xx_ltdc.c **** 
 690:./Library/stm32f4xx_ltdc.c **** /**
 691:./Library/stm32f4xx_ltdc.c ****   * @brief  reconfigure the layer position.
 692:./Library/stm32f4xx_ltdc.c ****   * @param  OffsetX: horizontal offset from start active width .
 693:./Library/stm32f4xx_ltdc.c ****   * @param  OffsetY: vertical offset from start active height.   
 694:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_layerx: Select the layer to be configured, this parameter can be 
 695:./Library/stm32f4xx_ltdc.c ****   *         one of the following values: LTDC_Layer1, LTDC_Layer2   
 696:./Library/stm32f4xx_ltdc.c ****   * @retval Reload of the shadow registers values must be applied after layer 
 697:./Library/stm32f4xx_ltdc.c ****   *         position reconfiguration.
 698:./Library/stm32f4xx_ltdc.c ****   */
 699:./Library/stm32f4xx_ltdc.c **** 
 700:./Library/stm32f4xx_ltdc.c **** void LTDC_LayerPosition(LTDC_Layer_TypeDef* LTDC_Layerx, uint16_t OffsetX, uint16_t OffsetY)
 701:./Library/stm32f4xx_ltdc.c **** {
 1241              		.loc 1 701 1 is_stmt 1 view -0
 1242              		.cfi_startproc
 1243              		@ args = 0, pretend = 0, frame = 0
 1244              		@ frame_needed = 0, uses_anonymous_args = 0
 1245              		@ link register save eliminated.
 1246              		.loc 1 701 1 is_stmt 0 view .LVU424
 1247 0000 10B4     		push	{r4}
 1248              	.LCFI11:
 1249              		.cfi_def_cfa_offset 4
 1250              		.cfi_offset 4, -4
 702:./Library/stm32f4xx_ltdc.c ****   
 703:./Library/stm32f4xx_ltdc.c ****   uint32_t tempreg, temp;
 1251              		.loc 1 703 3 is_stmt 1 view .LVU425
 704:./Library/stm32f4xx_ltdc.c ****   uint32_t horizontal_start;
 1252              		.loc 1 704 3 view .LVU426
 705:./Library/stm32f4xx_ltdc.c ****   uint32_t horizontal_stop;
 1253              		.loc 1 705 3 view .LVU427
 706:./Library/stm32f4xx_ltdc.c ****   uint32_t vertical_start;
 1254              		.loc 1 706 3 view .LVU428
 707:./Library/stm32f4xx_ltdc.c ****   uint32_t vertical_stop;
 1255              		.loc 1 707 3 view .LVU429
 708:./Library/stm32f4xx_ltdc.c ****   
 709:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 1256              		.loc 1 709 3 view .LVU430
 1257              		.loc 1 709 22 is_stmt 0 view .LVU431
 1258 0002 4468     		ldr	r4, [r0, #4]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 35


 1259 0004 04F47044 		and	r4, r4, #61440
 1260 0008 4460     		str	r4, [r0, #4]
 710:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 1261              		.loc 1 710 3 is_stmt 1 view .LVU432
 1262              		.loc 1 710 22 is_stmt 0 view .LVU433
 1263 000a 8468     		ldr	r4, [r0, #8]
 1264 000c 04F47044 		and	r4, r4, #61440
 1265 0010 8460     		str	r4, [r0, #8]
 711:./Library/stm32f4xx_ltdc.c ****   
 712:./Library/stm32f4xx_ltdc.c ****   /* Reconfigures the horizontal and vertical start position */
 713:./Library/stm32f4xx_ltdc.c ****   tempreg = LTDC->BPCR;
 1266              		.loc 1 713 3 is_stmt 1 view .LVU434
 1267              		.loc 1 713 11 is_stmt 0 view .LVU435
 1268 0012 1B4B     		ldr	r3, .L71
 1269 0014 DB68     		ldr	r3, [r3, #12]
 1270              	.LVL56:
 714:./Library/stm32f4xx_ltdc.c ****   horizontal_start = (tempreg >> 16) + 1 + OffsetX;
 1271              		.loc 1 714 3 is_stmt 1 view .LVU436
 1272              		.loc 1 714 42 is_stmt 0 view .LVU437
 1273 0016 01EB1341 		add	r1, r1, r3, lsr #16
 1274              	.LVL57:
 1275              		.loc 1 714 20 view .LVU438
 1276 001a 0131     		adds	r1, r1, #1
 1277              	.LVL58:
 715:./Library/stm32f4xx_ltdc.c ****   vertical_start = (tempreg & 0xFFFF) + 1 + OffsetY;
 1278              		.loc 1 715 3 is_stmt 1 view .LVU439
 1279              		.loc 1 715 43 is_stmt 0 view .LVU440
 1280 001c 12FA83F2 		uxtah	r2, r2, r3
 1281              	.LVL59:
 1282              		.loc 1 715 18 view .LVU441
 1283 0020 0132     		adds	r2, r2, #1
 1284              	.LVL60:
 716:./Library/stm32f4xx_ltdc.c ****   
 717:./Library/stm32f4xx_ltdc.c ****   /* Reconfigures the horizontal and vertical stop position */
 718:./Library/stm32f4xx_ltdc.c ****   /* Get the number of byte per pixel */
 719:./Library/stm32f4xx_ltdc.c ****   
 720:./Library/stm32f4xx_ltdc.c ****   tempreg = LTDC_Layerx->PFCR;
 1285              		.loc 1 720 3 is_stmt 1 view .LVU442
 1286              		.loc 1 720 11 is_stmt 0 view .LVU443
 1287 0022 0469     		ldr	r4, [r0, #16]
 1288              	.LVL61:
 721:./Library/stm32f4xx_ltdc.c ****   
 722:./Library/stm32f4xx_ltdc.c ****   if (tempreg == LTDC_Pixelformat_ARGB8888)
 1289              		.loc 1 722 3 is_stmt 1 view .LVU444
 1290              		.loc 1 722 6 is_stmt 0 view .LVU445
 1291 0024 6CB1     		cbz	r4, .L64
 723:./Library/stm32f4xx_ltdc.c ****   {
 724:./Library/stm32f4xx_ltdc.c ****     temp = 4;
 725:./Library/stm32f4xx_ltdc.c ****   }
 726:./Library/stm32f4xx_ltdc.c ****   else if (tempreg == LTDC_Pixelformat_RGB888)
 1292              		.loc 1 726 8 is_stmt 1 view .LVU446
 1293              		.loc 1 726 11 is_stmt 0 view .LVU447
 1294 0026 012C     		cmp	r4, #1
 1295 0028 23D0     		beq	.L65
 727:./Library/stm32f4xx_ltdc.c ****   {
 728:./Library/stm32f4xx_ltdc.c ****     temp = 3;
 729:./Library/stm32f4xx_ltdc.c ****   }
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 36


 730:./Library/stm32f4xx_ltdc.c ****   else if ((tempreg == LTDC_Pixelformat_ARGB4444) || 
 1296              		.loc 1 730 8 is_stmt 1 view .LVU448
 1297              		.loc 1 730 11 is_stmt 0 view .LVU449
 1298 002a 042C     		cmp	r4, #4
 1299 002c 23D0     		beq	.L66
 1300              		.loc 1 730 51 discriminator 1 view .LVU450
 1301 002e 022C     		cmp	r4, #2
 1302 0030 08D0     		beq	.L63
 731:./Library/stm32f4xx_ltdc.c ****           (tempreg == LTDC_Pixelformat_RGB565)    ||  
 1303              		.loc 1 731 51 view .LVU451
 1304 0032 032C     		cmp	r4, #3
 1305 0034 21D0     		beq	.L67
 732:./Library/stm32f4xx_ltdc.c ****           (tempreg == LTDC_Pixelformat_ARGB1555)  ||
 1306              		.loc 1 732 51 view .LVU452
 1307 0036 072C     		cmp	r4, #7
 1308 0038 01D0     		beq	.L70
 733:./Library/stm32f4xx_ltdc.c ****           (tempreg == LTDC_Pixelformat_AL88))
 734:./Library/stm32f4xx_ltdc.c ****   {
 735:./Library/stm32f4xx_ltdc.c ****     temp = 2;  
 736:./Library/stm32f4xx_ltdc.c ****   }
 737:./Library/stm32f4xx_ltdc.c ****   else
 738:./Library/stm32f4xx_ltdc.c ****   {
 739:./Library/stm32f4xx_ltdc.c ****     temp = 1;
 1309              		.loc 1 739 10 view .LVU453
 1310 003a 0124     		movs	r4, #1
 1311              	.LVL62:
 1312              		.loc 1 739 10 view .LVU454
 1313 003c 02E0     		b	.L63
 1314              	.LVL63:
 1315              	.L70:
 735:./Library/stm32f4xx_ltdc.c ****   }
 1316              		.loc 1 735 10 view .LVU455
 1317 003e 0224     		movs	r4, #2
 1318              	.LVL64:
 735:./Library/stm32f4xx_ltdc.c ****   }
 1319              		.loc 1 735 10 view .LVU456
 1320 0040 00E0     		b	.L63
 1321              	.LVL65:
 1322              	.L64:
 724:./Library/stm32f4xx_ltdc.c ****   }
 1323              		.loc 1 724 10 view .LVU457
 1324 0042 0424     		movs	r4, #4
 1325              	.LVL66:
 1326              	.L63:
 740:./Library/stm32f4xx_ltdc.c ****   }  
 741:./Library/stm32f4xx_ltdc.c ****     
 742:./Library/stm32f4xx_ltdc.c ****   tempreg = LTDC_Layerx->CFBLR;
 1327              		.loc 1 742 3 is_stmt 1 view .LVU458
 1328              		.loc 1 742 11 is_stmt 0 view .LVU459
 1329 0044 C36A     		ldr	r3, [r0, #44]
 1330              	.LVL67:
 743:./Library/stm32f4xx_ltdc.c ****   horizontal_stop = (((tempreg & 0x1FFF) - 3)/temp) + horizontal_start - 1;
 1331              		.loc 1 743 3 is_stmt 1 view .LVU460
 1332              		.loc 1 743 32 is_stmt 0 view .LVU461
 1333 0046 C3F30C03 		ubfx	r3, r3, #0, #13
 1334              	.LVL68:
 1335              		.loc 1 743 42 view .LVU462
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 37


 1336 004a 033B     		subs	r3, r3, #3
 1337              		.loc 1 743 46 view .LVU463
 1338 004c B3FBF4F3 		udiv	r3, r3, r4
 1339              		.loc 1 743 53 view .LVU464
 1340 0050 0B44     		add	r3, r3, r1
 1341              		.loc 1 743 19 view .LVU465
 1342 0052 013B     		subs	r3, r3, #1
 1343              	.LVL69:
 744:./Library/stm32f4xx_ltdc.c ****   
 745:./Library/stm32f4xx_ltdc.c ****   tempreg = LTDC_Layerx->CFBLNR;
 1344              		.loc 1 745 3 is_stmt 1 view .LVU466
 1345              		.loc 1 745 11 is_stmt 0 view .LVU467
 1346 0054 046B     		ldr	r4, [r0, #48]
 1347              	.LVL70:
 746:./Library/stm32f4xx_ltdc.c ****   vertical_stop = (tempreg & 0x7FF) + vertical_start - 1;  
 1348              		.loc 1 746 3 is_stmt 1 view .LVU468
 1349              		.loc 1 746 28 is_stmt 0 view .LVU469
 1350 0056 C4F30A0C 		ubfx	ip, r4, #0, #11
 1351              		.loc 1 746 37 view .LVU470
 1352 005a 9444     		add	ip, ip, r2
 1353              		.loc 1 746 17 view .LVU471
 1354 005c 0CF1FF3C 		add	ip, ip, #-1
 1355              	.LVL71:
 747:./Library/stm32f4xx_ltdc.c ****   
 748:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->WHPCR = horizontal_start | (horizontal_stop << 16);
 1356              		.loc 1 748 3 is_stmt 1 view .LVU472
 1357              		.loc 1 748 41 is_stmt 0 view .LVU473
 1358 0060 41EA0341 		orr	r1, r1, r3, lsl #16
 1359              	.LVL72:
 1360              		.loc 1 748 22 view .LVU474
 1361 0064 4160     		str	r1, [r0, #4]
 749:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->WVPCR = vertical_start | (vertical_stop << 16);  
 1362              		.loc 1 749 3 is_stmt 1 view .LVU475
 1363              		.loc 1 749 39 is_stmt 0 view .LVU476
 1364 0066 42EA0C42 		orr	r2, r2, ip, lsl #16
 1365              	.LVL73:
 1366              		.loc 1 749 22 view .LVU477
 1367 006a 8260     		str	r2, [r0, #8]
 750:./Library/stm32f4xx_ltdc.c **** }
 1368              		.loc 1 750 1 view .LVU478
 1369 006c 5DF8044B 		ldr	r4, [sp], #4
 1370              	.LCFI12:
 1371              		.cfi_remember_state
 1372              		.cfi_restore 4
 1373              		.cfi_def_cfa_offset 0
 1374              	.LVL74:
 1375              		.loc 1 750 1 view .LVU479
 1376 0070 7047     		bx	lr
 1377              	.LVL75:
 1378              	.L65:
 1379              	.LCFI13:
 1380              		.cfi_restore_state
 728:./Library/stm32f4xx_ltdc.c ****   }
 1381              		.loc 1 728 10 view .LVU480
 1382 0072 0324     		movs	r4, #3
 1383              	.LVL76:
 728:./Library/stm32f4xx_ltdc.c ****   }
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 38


 1384              		.loc 1 728 10 view .LVU481
 1385 0074 E6E7     		b	.L63
 1386              	.LVL77:
 1387              	.L66:
 735:./Library/stm32f4xx_ltdc.c ****   }
 1388              		.loc 1 735 10 view .LVU482
 1389 0076 0224     		movs	r4, #2
 1390              	.LVL78:
 735:./Library/stm32f4xx_ltdc.c ****   }
 1391              		.loc 1 735 10 view .LVU483
 1392 0078 E4E7     		b	.L63
 1393              	.LVL79:
 1394              	.L67:
 735:./Library/stm32f4xx_ltdc.c ****   }
 1395              		.loc 1 735 10 view .LVU484
 1396 007a 0224     		movs	r4, #2
 1397              	.LVL80:
 735:./Library/stm32f4xx_ltdc.c ****   }
 1398              		.loc 1 735 10 view .LVU485
 1399 007c E2E7     		b	.L63
 1400              	.L72:
 1401 007e 00BF     		.align	2
 1402              	.L71:
 1403 0080 00680140 		.word	1073833984
 1404              		.cfi_endproc
 1405              	.LFE143:
 1407              		.section	.text.LTDC_LayerAlpha,"ax",%progbits
 1408              		.align	1
 1409              		.global	LTDC_LayerAlpha
 1410              		.syntax unified
 1411              		.thumb
 1412              		.thumb_func
 1414              	LTDC_LayerAlpha:
 1415              	.LVL81:
 1416              	.LFB144:
 751:./Library/stm32f4xx_ltdc.c ****   
 752:./Library/stm32f4xx_ltdc.c **** /**
 753:./Library/stm32f4xx_ltdc.c ****   * @brief  reconfigure constant alpha.
 754:./Library/stm32f4xx_ltdc.c ****   * @param  ConstantAlpha: constant alpha value.
 755:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_layerx: Select the layer to be configured, this parameter can be 
 756:./Library/stm32f4xx_ltdc.c ****   *         one of the following values: LTDC_Layer1, LTDC_Layer2    
 757:./Library/stm32f4xx_ltdc.c ****   * @retval Reload of the shadow registers values must be applied after constant 
 758:./Library/stm32f4xx_ltdc.c ****   *         alpha reconfiguration.         
 759:./Library/stm32f4xx_ltdc.c ****   */
 760:./Library/stm32f4xx_ltdc.c **** 
 761:./Library/stm32f4xx_ltdc.c **** void LTDC_LayerAlpha(LTDC_Layer_TypeDef* LTDC_Layerx, uint8_t ConstantAlpha)
 762:./Library/stm32f4xx_ltdc.c **** {  
 1417              		.loc 1 762 1 is_stmt 1 view -0
 1418              		.cfi_startproc
 1419              		@ args = 0, pretend = 0, frame = 0
 1420              		@ frame_needed = 0, uses_anonymous_args = 0
 1421              		@ link register save eliminated.
 763:./Library/stm32f4xx_ltdc.c ****   /* reconfigure the constant alpha value */      
 764:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CACR = ConstantAlpha;
 1422              		.loc 1 764 3 view .LVU487
 1423              		.loc 1 764 21 is_stmt 0 view .LVU488
 1424 0000 4161     		str	r1, [r0, #20]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 39


 765:./Library/stm32f4xx_ltdc.c **** }
 1425              		.loc 1 765 1 view .LVU489
 1426 0002 7047     		bx	lr
 1427              		.cfi_endproc
 1428              	.LFE144:
 1430              		.section	.text.LTDC_LayerAddress,"ax",%progbits
 1431              		.align	1
 1432              		.global	LTDC_LayerAddress
 1433              		.syntax unified
 1434              		.thumb
 1435              		.thumb_func
 1437              	LTDC_LayerAddress:
 1438              	.LVL82:
 1439              	.LFB145:
 766:./Library/stm32f4xx_ltdc.c **** 
 767:./Library/stm32f4xx_ltdc.c **** /**
 768:./Library/stm32f4xx_ltdc.c ****   * @brief  reconfigure layer address.
 769:./Library/stm32f4xx_ltdc.c ****   * @param  Address: The color frame buffer start address.
 770:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_layerx: Select the layer to be configured, this parameter can be 
 771:./Library/stm32f4xx_ltdc.c ****   *         one of the following values: LTDC_Layer1, LTDC_Layer2     
 772:./Library/stm32f4xx_ltdc.c ****   * @retval Reload of the shadow registers values must be applied after layer 
 773:./Library/stm32f4xx_ltdc.c ****   *         address reconfiguration.
 774:./Library/stm32f4xx_ltdc.c ****   */
 775:./Library/stm32f4xx_ltdc.c **** 
 776:./Library/stm32f4xx_ltdc.c **** void LTDC_LayerAddress(LTDC_Layer_TypeDef* LTDC_Layerx, uint32_t Address)
 777:./Library/stm32f4xx_ltdc.c **** {
 1440              		.loc 1 777 1 is_stmt 1 view -0
 1441              		.cfi_startproc
 1442              		@ args = 0, pretend = 0, frame = 0
 1443              		@ frame_needed = 0, uses_anonymous_args = 0
 1444              		@ link register save eliminated.
 778:./Library/stm32f4xx_ltdc.c ****   /* Reconfigures the color frame buffer start address */
 779:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CFBAR = Address;
 1445              		.loc 1 779 3 view .LVU491
 1446              		.loc 1 779 22 is_stmt 0 view .LVU492
 1447 0000 8162     		str	r1, [r0, #40]
 780:./Library/stm32f4xx_ltdc.c **** }
 1448              		.loc 1 780 1 view .LVU493
 1449 0002 7047     		bx	lr
 1450              		.cfi_endproc
 1451              	.LFE145:
 1453              		.section	.text.LTDC_LayerSize,"ax",%progbits
 1454              		.align	1
 1455              		.global	LTDC_LayerSize
 1456              		.syntax unified
 1457              		.thumb
 1458              		.thumb_func
 1460              	LTDC_LayerSize:
 1461              	.LVL83:
 1462              	.LFB146:
 781:./Library/stm32f4xx_ltdc.c ****   
 782:./Library/stm32f4xx_ltdc.c **** /**
 783:./Library/stm32f4xx_ltdc.c ****   * @brief  reconfigure layer size.
 784:./Library/stm32f4xx_ltdc.c ****   * @param  Width: layer window width.
 785:./Library/stm32f4xx_ltdc.c ****   * @param  Height: layer window height.   
 786:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_layerx: Select the layer to be configured, this parameter can be 
 787:./Library/stm32f4xx_ltdc.c ****   *         one of the following values: LTDC_Layer1, LTDC_Layer2   
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 40


 788:./Library/stm32f4xx_ltdc.c ****   * @retval Reload of the shadow registers values must be applied after layer 
 789:./Library/stm32f4xx_ltdc.c ****   *         size reconfiguration.
 790:./Library/stm32f4xx_ltdc.c ****   */
 791:./Library/stm32f4xx_ltdc.c **** 
 792:./Library/stm32f4xx_ltdc.c **** void LTDC_LayerSize(LTDC_Layer_TypeDef* LTDC_Layerx, uint32_t Width, uint32_t Height)
 793:./Library/stm32f4xx_ltdc.c **** {
 1463              		.loc 1 793 1 is_stmt 1 view -0
 1464              		.cfi_startproc
 1465              		@ args = 0, pretend = 0, frame = 0
 1466              		@ frame_needed = 0, uses_anonymous_args = 0
 1467              		.loc 1 793 1 is_stmt 0 view .LVU495
 1468 0000 30B5     		push	{r4, r5, lr}
 1469              	.LCFI14:
 1470              		.cfi_def_cfa_offset 12
 1471              		.cfi_offset 4, -12
 1472              		.cfi_offset 5, -8
 1473              		.cfi_offset 14, -4
 794:./Library/stm32f4xx_ltdc.c **** 
 795:./Library/stm32f4xx_ltdc.c ****   uint8_t temp;
 1474              		.loc 1 795 3 is_stmt 1 view .LVU496
 796:./Library/stm32f4xx_ltdc.c ****   uint32_t tempreg;
 1475              		.loc 1 796 3 view .LVU497
 797:./Library/stm32f4xx_ltdc.c ****   uint32_t horizontal_start;
 1476              		.loc 1 797 3 view .LVU498
 798:./Library/stm32f4xx_ltdc.c ****   uint32_t horizontal_stop;
 1477              		.loc 1 798 3 view .LVU499
 799:./Library/stm32f4xx_ltdc.c ****   uint32_t vertical_start;
 1478              		.loc 1 799 3 view .LVU500
 800:./Library/stm32f4xx_ltdc.c ****   uint32_t vertical_stop;  
 1479              		.loc 1 800 3 view .LVU501
 801:./Library/stm32f4xx_ltdc.c ****   
 802:./Library/stm32f4xx_ltdc.c ****   tempreg = LTDC_Layerx->PFCR;
 1480              		.loc 1 802 3 view .LVU502
 1481              		.loc 1 802 11 is_stmt 0 view .LVU503
 1482 0002 0369     		ldr	r3, [r0, #16]
 1483              	.LVL84:
 803:./Library/stm32f4xx_ltdc.c ****   
 804:./Library/stm32f4xx_ltdc.c ****   if (tempreg == LTDC_Pixelformat_ARGB8888)
 1484              		.loc 1 804 3 is_stmt 1 view .LVU504
 1485              		.loc 1 804 6 is_stmt 0 view .LVU505
 1486 0004 7BB1     		cbz	r3, .L77
 805:./Library/stm32f4xx_ltdc.c ****   {
 806:./Library/stm32f4xx_ltdc.c ****     temp = 4;
 807:./Library/stm32f4xx_ltdc.c ****   }
 808:./Library/stm32f4xx_ltdc.c ****   else if (tempreg == LTDC_Pixelformat_RGB888)
 1487              		.loc 1 808 8 is_stmt 1 view .LVU506
 1488              		.loc 1 808 11 is_stmt 0 view .LVU507
 1489 0006 012B     		cmp	r3, #1
 1490 0008 28D0     		beq	.L78
 809:./Library/stm32f4xx_ltdc.c ****   {
 810:./Library/stm32f4xx_ltdc.c ****     temp = 3;
 811:./Library/stm32f4xx_ltdc.c ****   }
 812:./Library/stm32f4xx_ltdc.c ****   else if ((tempreg == LTDC_Pixelformat_ARGB4444) || \
 1491              		.loc 1 812 8 is_stmt 1 view .LVU508
 1492              		.loc 1 812 11 is_stmt 0 view .LVU509
 1493 000a 042B     		cmp	r3, #4
 1494 000c 29D0     		beq	.L79
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 41


 1495              		.loc 1 812 51 discriminator 1 view .LVU510
 1496 000e 022B     		cmp	r3, #2
 1497 0010 2AD0     		beq	.L80
 813:./Library/stm32f4xx_ltdc.c ****           (tempreg == LTDC_Pixelformat_RGB565)    || \
 1498              		.loc 1 813 51 view .LVU511
 1499 0012 032B     		cmp	r3, #3
 1500 0014 2BD0     		beq	.L81
 814:./Library/stm32f4xx_ltdc.c ****           (tempreg == LTDC_Pixelformat_ARGB1555)  || \
 1501              		.loc 1 814 51 view .LVU512
 1502 0016 072B     		cmp	r3, #7
 1503 0018 02D0     		beq	.L84
 815:./Library/stm32f4xx_ltdc.c ****           (tempreg == LTDC_Pixelformat_AL88))
 816:./Library/stm32f4xx_ltdc.c ****   {
 817:./Library/stm32f4xx_ltdc.c ****     temp = 2;  
 818:./Library/stm32f4xx_ltdc.c ****   }
 819:./Library/stm32f4xx_ltdc.c ****   else
 820:./Library/stm32f4xx_ltdc.c ****   {
 821:./Library/stm32f4xx_ltdc.c ****     temp = 1;
 1504              		.loc 1 821 10 view .LVU513
 1505 001a 4FF0010E 		mov	lr, #1
 1506 001e 04E0     		b	.L76
 1507              	.L84:
 817:./Library/stm32f4xx_ltdc.c ****   }
 1508              		.loc 1 817 10 view .LVU514
 1509 0020 4FF0020E 		mov	lr, #2
 1510 0024 01E0     		b	.L76
 1511              	.L77:
 806:./Library/stm32f4xx_ltdc.c ****   }
 1512              		.loc 1 806 10 view .LVU515
 1513 0026 4FF0040E 		mov	lr, #4
 1514              	.L76:
 1515              	.LVL85:
 822:./Library/stm32f4xx_ltdc.c ****   }
 823:./Library/stm32f4xx_ltdc.c **** 
 824:./Library/stm32f4xx_ltdc.c ****   /* update horizontal and vertical stop */
 825:./Library/stm32f4xx_ltdc.c ****   tempreg = LTDC_Layerx->WHPCR;
 1516              		.loc 1 825 3 is_stmt 1 view .LVU516
 1517              		.loc 1 825 11 is_stmt 0 view .LVU517
 1518 002a 4368     		ldr	r3, [r0, #4]
 1519              	.LVL86:
 826:./Library/stm32f4xx_ltdc.c ****   horizontal_start = (tempreg & 0x1FFF);
 1520              		.loc 1 826 3 is_stmt 1 view .LVU518
 1521              		.loc 1 826 20 is_stmt 0 view .LVU519
 1522 002c C3F30C0C 		ubfx	ip, r3, #0, #13
 1523              	.LVL87:
 827:./Library/stm32f4xx_ltdc.c ****   horizontal_stop = Width + horizontal_start - 1;  
 1524              		.loc 1 827 3 is_stmt 1 view .LVU520
 1525              		.loc 1 827 27 is_stmt 0 view .LVU521
 1526 0030 0CEB0104 		add	r4, ip, r1
 1527              		.loc 1 827 19 view .LVU522
 1528 0034 013C     		subs	r4, r4, #1
 1529              	.LVL88:
 828:./Library/stm32f4xx_ltdc.c **** 
 829:./Library/stm32f4xx_ltdc.c ****   tempreg = LTDC_Layerx->WVPCR;
 1530              		.loc 1 829 3 is_stmt 1 view .LVU523
 1531              		.loc 1 829 11 is_stmt 0 view .LVU524
 1532 0036 8368     		ldr	r3, [r0, #8]
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 42


 1533              	.LVL89:
 830:./Library/stm32f4xx_ltdc.c ****   vertical_start = (tempreg & 0x1FFF);
 1534              		.loc 1 830 3 is_stmt 1 view .LVU525
 1535              		.loc 1 830 18 is_stmt 0 view .LVU526
 1536 0038 C3F30C03 		ubfx	r3, r3, #0, #13
 1537              	.LVL90:
 831:./Library/stm32f4xx_ltdc.c ****   vertical_stop = Height + vertical_start - 1;  
 1538              		.loc 1 831 3 is_stmt 1 view .LVU527
 1539              		.loc 1 831 26 is_stmt 0 view .LVU528
 1540 003c 9D18     		adds	r5, r3, r2
 1541              		.loc 1 831 17 view .LVU529
 1542 003e 013D     		subs	r5, r5, #1
 1543              	.LVL91:
 832:./Library/stm32f4xx_ltdc.c ****   
 833:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->WHPCR = horizontal_start | (horizontal_stop << 16);
 1544              		.loc 1 833 3 is_stmt 1 view .LVU530
 1545              		.loc 1 833 41 is_stmt 0 view .LVU531
 1546 0040 4CEA0444 		orr	r4, ip, r4, lsl #16
 1547              	.LVL92:
 1548              		.loc 1 833 22 view .LVU532
 1549 0044 4460     		str	r4, [r0, #4]
 834:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->WVPCR = vertical_start | (vertical_stop << 16);  
 1550              		.loc 1 834 3 is_stmt 1 view .LVU533
 1551              		.loc 1 834 39 is_stmt 0 view .LVU534
 1552 0046 43EA0543 		orr	r3, r3, r5, lsl #16
 1553              	.LVL93:
 1554              		.loc 1 834 22 view .LVU535
 1555 004a 8360     		str	r3, [r0, #8]
 835:./Library/stm32f4xx_ltdc.c **** 
 836:./Library/stm32f4xx_ltdc.c ****   /* Reconfigures the color frame buffer pitch in byte */
 837:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CFBLR  = ((Width * temp) << 16) | ((Width * temp) + 3);  
 1556              		.loc 1 837 3 is_stmt 1 view .LVU536
 1557              		.loc 1 837 33 is_stmt 0 view .LVU537
 1558 004c 01FB0EF1 		mul	r1, r1, lr
 1559              	.LVL94:
 1560              		.loc 1 837 66 view .LVU538
 1561 0050 CB1C     		adds	r3, r1, #3
 1562              		.loc 1 837 48 view .LVU539
 1563 0052 43EA0141 		orr	r1, r3, r1, lsl #16
 1564              		.loc 1 837 23 view .LVU540
 1565 0056 C162     		str	r1, [r0, #44]
 838:./Library/stm32f4xx_ltdc.c **** 
 839:./Library/stm32f4xx_ltdc.c ****   /* Reconfigures the frame buffer line number */
 840:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CFBLNR  = Height;  
 1566              		.loc 1 840 3 is_stmt 1 view .LVU541
 1567              		.loc 1 840 24 is_stmt 0 view .LVU542
 1568 0058 0263     		str	r2, [r0, #48]
 841:./Library/stm32f4xx_ltdc.c ****   
 842:./Library/stm32f4xx_ltdc.c **** }
 1569              		.loc 1 842 1 view .LVU543
 1570 005a 30BD     		pop	{r4, r5, pc}
 1571              	.LVL95:
 1572              	.L78:
 810:./Library/stm32f4xx_ltdc.c ****   }
 1573              		.loc 1 810 10 view .LVU544
 1574 005c 4FF0030E 		mov	lr, #3
 1575 0060 E3E7     		b	.L76
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 43


 1576              	.L79:
 817:./Library/stm32f4xx_ltdc.c ****   }
 1577              		.loc 1 817 10 view .LVU545
 1578 0062 4FF0020E 		mov	lr, #2
 1579 0066 E0E7     		b	.L76
 1580              	.L80:
 1581 0068 4FF0020E 		mov	lr, #2
 1582 006c DDE7     		b	.L76
 1583              	.L81:
 1584 006e 4FF0020E 		mov	lr, #2
 1585 0072 DAE7     		b	.L76
 1586              		.cfi_endproc
 1587              	.LFE146:
 1589              		.section	.text.LTDC_LayerPixelFormat,"ax",%progbits
 1590              		.align	1
 1591              		.global	LTDC_LayerPixelFormat
 1592              		.syntax unified
 1593              		.thumb
 1594              		.thumb_func
 1596              	LTDC_LayerPixelFormat:
 1597              	.LVL96:
 1598              	.LFB147:
 843:./Library/stm32f4xx_ltdc.c **** 
 844:./Library/stm32f4xx_ltdc.c **** /**
 845:./Library/stm32f4xx_ltdc.c ****   * @brief  reconfigure layer pixel format.
 846:./Library/stm32f4xx_ltdc.c ****   * @param  PixelFormat: reconfigure the pixel format, this parameter can be 
 847:./Library/stm32f4xx_ltdc.c ****   *         one of the following values:@ref LTDC_Pixelformat.   
 848:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_layerx: Select the layer to be configured, this parameter can be 
 849:./Library/stm32f4xx_ltdc.c ****   *         one of the following values: LTDC_Layer1, LTDC_Layer2   
 850:./Library/stm32f4xx_ltdc.c ****   * @retval Reload of the shadow registers values must be applied after layer 
 851:./Library/stm32f4xx_ltdc.c ****   *         pixel format reconfiguration.
 852:./Library/stm32f4xx_ltdc.c ****   */
 853:./Library/stm32f4xx_ltdc.c **** 
 854:./Library/stm32f4xx_ltdc.c **** void LTDC_LayerPixelFormat(LTDC_Layer_TypeDef* LTDC_Layerx, uint32_t PixelFormat)
 855:./Library/stm32f4xx_ltdc.c **** {
 1599              		.loc 1 855 1 is_stmt 1 view -0
 1600              		.cfi_startproc
 1601              		@ args = 0, pretend = 0, frame = 0
 1602              		@ frame_needed = 0, uses_anonymous_args = 0
 1603              		@ link register save eliminated.
 856:./Library/stm32f4xx_ltdc.c **** 
 857:./Library/stm32f4xx_ltdc.c ****   uint8_t temp;
 1604              		.loc 1 857 3 view .LVU547
 858:./Library/stm32f4xx_ltdc.c ****   uint32_t tempreg;
 1605              		.loc 1 858 3 view .LVU548
 859:./Library/stm32f4xx_ltdc.c ****   
 860:./Library/stm32f4xx_ltdc.c ****   tempreg = LTDC_Layerx->PFCR;
 1606              		.loc 1 860 3 view .LVU549
 1607              		.loc 1 860 11 is_stmt 0 view .LVU550
 1608 0000 0369     		ldr	r3, [r0, #16]
 1609              	.LVL97:
 861:./Library/stm32f4xx_ltdc.c ****   
 862:./Library/stm32f4xx_ltdc.c ****   if (tempreg == LTDC_Pixelformat_ARGB8888)
 1610              		.loc 1 862 3 is_stmt 1 view .LVU551
 1611              		.loc 1 862 6 is_stmt 0 view .LVU552
 1612 0002 6BB1     		cbz	r3, .L88
 863:./Library/stm32f4xx_ltdc.c ****   {
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 44


 864:./Library/stm32f4xx_ltdc.c ****     temp = 4;
 865:./Library/stm32f4xx_ltdc.c ****   }
 866:./Library/stm32f4xx_ltdc.c ****   else if (tempreg == LTDC_Pixelformat_RGB888)
 1613              		.loc 1 866 8 is_stmt 1 view .LVU553
 1614              		.loc 1 866 11 is_stmt 0 view .LVU554
 1615 0004 012B     		cmp	r3, #1
 1616 0006 1DD0     		beq	.L89
 867:./Library/stm32f4xx_ltdc.c ****   {
 868:./Library/stm32f4xx_ltdc.c ****     temp = 3;
 869:./Library/stm32f4xx_ltdc.c ****   }
 870:./Library/stm32f4xx_ltdc.c ****   else if ((tempreg == LTDC_Pixelformat_ARGB4444) || \
 1617              		.loc 1 870 8 is_stmt 1 view .LVU555
 1618              		.loc 1 870 11 is_stmt 0 view .LVU556
 1619 0008 042B     		cmp	r3, #4
 1620 000a 1DD0     		beq	.L90
 1621              		.loc 1 870 51 discriminator 1 view .LVU557
 1622 000c 022B     		cmp	r3, #2
 1623 000e 1DD0     		beq	.L91
 871:./Library/stm32f4xx_ltdc.c ****           (tempreg == LTDC_Pixelformat_RGB565)    || \
 1624              		.loc 1 871 51 view .LVU558
 1625 0010 032B     		cmp	r3, #3
 1626 0012 1DD0     		beq	.L92
 872:./Library/stm32f4xx_ltdc.c ****           (tempreg == LTDC_Pixelformat_ARGB1555)  || \
 1627              		.loc 1 872 51 view .LVU559
 1628 0014 072B     		cmp	r3, #7
 1629 0016 01D0     		beq	.L100
 873:./Library/stm32f4xx_ltdc.c ****           (tempreg == LTDC_Pixelformat_AL88))  
 874:./Library/stm32f4xx_ltdc.c ****   {
 875:./Library/stm32f4xx_ltdc.c ****     temp = 2;  
 876:./Library/stm32f4xx_ltdc.c ****   }
 877:./Library/stm32f4xx_ltdc.c ****   else
 878:./Library/stm32f4xx_ltdc.c ****   {
 879:./Library/stm32f4xx_ltdc.c ****     temp = 1;
 1630              		.loc 1 879 10 view .LVU560
 1631 0018 0122     		movs	r2, #1
 1632 001a 02E0     		b	.L86
 1633              	.L100:
 875:./Library/stm32f4xx_ltdc.c ****   }
 1634              		.loc 1 875 10 view .LVU561
 1635 001c 0222     		movs	r2, #2
 1636 001e 00E0     		b	.L86
 1637              	.L88:
 864:./Library/stm32f4xx_ltdc.c ****   }
 1638              		.loc 1 864 10 view .LVU562
 1639 0020 0422     		movs	r2, #4
 1640              	.L86:
 1641              	.LVL98:
 880:./Library/stm32f4xx_ltdc.c ****   }
 881:./Library/stm32f4xx_ltdc.c ****   
 882:./Library/stm32f4xx_ltdc.c ****   tempreg = (LTDC_Layerx->CFBLR >> 16);
 1642              		.loc 1 882 3 is_stmt 1 view .LVU563
 1643              		.loc 1 882 25 is_stmt 0 view .LVU564
 1644 0022 C36A     		ldr	r3, [r0, #44]
 1645              	.LVL99:
 1646              		.loc 1 882 11 view .LVU565
 1647 0024 1B0C     		lsrs	r3, r3, #16
 1648              	.LVL100:
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 45


 883:./Library/stm32f4xx_ltdc.c ****   tempreg = (tempreg / temp); 
 1649              		.loc 1 883 3 is_stmt 1 view .LVU566
 1650              		.loc 1 883 11 is_stmt 0 view .LVU567
 1651 0026 B3FBF2F3 		udiv	r3, r3, r2
 1652              	.LVL101:
 884:./Library/stm32f4xx_ltdc.c ****   
 885:./Library/stm32f4xx_ltdc.c ****   if (PixelFormat == LTDC_Pixelformat_ARGB8888)
 1653              		.loc 1 885 3 is_stmt 1 view .LVU568
 1654              		.loc 1 885 6 is_stmt 0 view .LVU569
 1655 002a A9B1     		cbz	r1, .L94
 886:./Library/stm32f4xx_ltdc.c ****   {
 887:./Library/stm32f4xx_ltdc.c ****     temp = 4;
 888:./Library/stm32f4xx_ltdc.c ****   }
 889:./Library/stm32f4xx_ltdc.c ****   else if (PixelFormat == LTDC_Pixelformat_RGB888)
 1656              		.loc 1 889 8 is_stmt 1 view .LVU570
 1657              		.loc 1 889 11 is_stmt 0 view .LVU571
 1658 002c 0129     		cmp	r1, #1
 1659 002e 1CD0     		beq	.L95
 890:./Library/stm32f4xx_ltdc.c ****   {
 891:./Library/stm32f4xx_ltdc.c ****     temp = 3;
 892:./Library/stm32f4xx_ltdc.c ****   }
 893:./Library/stm32f4xx_ltdc.c ****   else if ((PixelFormat == LTDC_Pixelformat_ARGB4444) || \
 1660              		.loc 1 893 8 is_stmt 1 view .LVU572
 1661              		.loc 1 893 11 is_stmt 0 view .LVU573
 1662 0030 0429     		cmp	r1, #4
 1663 0032 1CD0     		beq	.L96
 1664              		.loc 1 893 55 discriminator 1 view .LVU574
 1665 0034 0229     		cmp	r1, #2
 1666 0036 1CD0     		beq	.L97
 894:./Library/stm32f4xx_ltdc.c ****           (PixelFormat == LTDC_Pixelformat_RGB565)    || \
 1667              		.loc 1 894 55 view .LVU575
 1668 0038 0329     		cmp	r1, #3
 1669 003a 1CD0     		beq	.L98
 895:./Library/stm32f4xx_ltdc.c ****           (PixelFormat == LTDC_Pixelformat_ARGB1555)  || \
 1670              		.loc 1 895 55 view .LVU576
 1671 003c 0729     		cmp	r1, #7
 1672 003e 09D0     		beq	.L101
 896:./Library/stm32f4xx_ltdc.c ****           (PixelFormat == LTDC_Pixelformat_AL88))
 897:./Library/stm32f4xx_ltdc.c ****   {
 898:./Library/stm32f4xx_ltdc.c ****     temp = 2;  
 899:./Library/stm32f4xx_ltdc.c ****   }
 900:./Library/stm32f4xx_ltdc.c ****   else
 901:./Library/stm32f4xx_ltdc.c ****   {
 902:./Library/stm32f4xx_ltdc.c ****     temp = 1;
 1673              		.loc 1 902 10 view .LVU577
 1674 0040 0122     		movs	r2, #1
 1675              	.LVL102:
 1676              		.loc 1 902 10 view .LVU578
 1677 0042 0AE0     		b	.L87
 1678              	.L89:
 868:./Library/stm32f4xx_ltdc.c ****   }
 1679              		.loc 1 868 10 view .LVU579
 1680 0044 0322     		movs	r2, #3
 1681 0046 ECE7     		b	.L86
 1682              	.L90:
 875:./Library/stm32f4xx_ltdc.c ****   }
 1683              		.loc 1 875 10 view .LVU580
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 46


 1684 0048 0222     		movs	r2, #2
 1685 004a EAE7     		b	.L86
 1686              	.L91:
 1687 004c 0222     		movs	r2, #2
 1688 004e E8E7     		b	.L86
 1689              	.L92:
 1690 0050 0222     		movs	r2, #2
 1691 0052 E6E7     		b	.L86
 1692              	.LVL103:
 1693              	.L101:
 898:./Library/stm32f4xx_ltdc.c ****   }
 1694              		.loc 1 898 10 view .LVU581
 1695 0054 0222     		movs	r2, #2
 1696              	.LVL104:
 898:./Library/stm32f4xx_ltdc.c ****   }
 1697              		.loc 1 898 10 view .LVU582
 1698 0056 00E0     		b	.L87
 1699              	.LVL105:
 1700              	.L94:
 887:./Library/stm32f4xx_ltdc.c ****   }
 1701              		.loc 1 887 10 view .LVU583
 1702 0058 0422     		movs	r2, #4
 1703              	.LVL106:
 1704              	.L87:
 903:./Library/stm32f4xx_ltdc.c ****   }
 904:./Library/stm32f4xx_ltdc.c ****   
 905:./Library/stm32f4xx_ltdc.c ****   /* Reconfigures the color frame buffer pitch in byte */
 906:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->CFBLR  = ((tempreg * temp) << 16) | ((tempreg * temp) + 3);  
 1705              		.loc 1 906 3 is_stmt 1 view .LVU584
 1706              		.loc 1 906 35 is_stmt 0 view .LVU585
 1707 005a 02FB03F3 		mul	r3, r2, r3
 1708              	.LVL107:
 1709              		.loc 1 906 70 view .LVU586
 1710 005e DA1C     		adds	r2, r3, #3
 1711              	.LVL108:
 1712              		.loc 1 906 50 view .LVU587
 1713 0060 42EA0343 		orr	r3, r2, r3, lsl #16
 1714              		.loc 1 906 23 view .LVU588
 1715 0064 C362     		str	r3, [r0, #44]
 907:./Library/stm32f4xx_ltdc.c **** 
 908:./Library/stm32f4xx_ltdc.c ****   /* Reconfigures the color frame buffer start address */
 909:./Library/stm32f4xx_ltdc.c ****   LTDC_Layerx->PFCR = PixelFormat;
 1716              		.loc 1 909 3 is_stmt 1 view .LVU589
 1717              		.loc 1 909 21 is_stmt 0 view .LVU590
 1718 0066 0161     		str	r1, [r0, #16]
 910:./Library/stm32f4xx_ltdc.c ****     
 911:./Library/stm32f4xx_ltdc.c **** }
 1719              		.loc 1 911 1 view .LVU591
 1720 0068 7047     		bx	lr
 1721              	.LVL109:
 1722              	.L95:
 891:./Library/stm32f4xx_ltdc.c ****   }
 1723              		.loc 1 891 10 view .LVU592
 1724 006a 0322     		movs	r2, #3
 1725              	.LVL110:
 891:./Library/stm32f4xx_ltdc.c ****   }
 1726              		.loc 1 891 10 view .LVU593
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 47


 1727 006c F5E7     		b	.L87
 1728              	.LVL111:
 1729              	.L96:
 898:./Library/stm32f4xx_ltdc.c ****   }
 1730              		.loc 1 898 10 view .LVU594
 1731 006e 0222     		movs	r2, #2
 1732              	.LVL112:
 898:./Library/stm32f4xx_ltdc.c ****   }
 1733              		.loc 1 898 10 view .LVU595
 1734 0070 F3E7     		b	.L87
 1735              	.LVL113:
 1736              	.L97:
 898:./Library/stm32f4xx_ltdc.c ****   }
 1737              		.loc 1 898 10 view .LVU596
 1738 0072 0222     		movs	r2, #2
 1739              	.LVL114:
 898:./Library/stm32f4xx_ltdc.c ****   }
 1740              		.loc 1 898 10 view .LVU597
 1741 0074 F1E7     		b	.L87
 1742              	.LVL115:
 1743              	.L98:
 898:./Library/stm32f4xx_ltdc.c ****   }
 1744              		.loc 1 898 10 view .LVU598
 1745 0076 0222     		movs	r2, #2
 1746              	.LVL116:
 898:./Library/stm32f4xx_ltdc.c ****   }
 1747              		.loc 1 898 10 view .LVU599
 1748 0078 EFE7     		b	.L87
 1749              		.cfi_endproc
 1750              	.LFE147:
 1752              		.section	.text.LTDC_ITConfig,"ax",%progbits
 1753              		.align	1
 1754              		.global	LTDC_ITConfig
 1755              		.syntax unified
 1756              		.thumb
 1757              		.thumb_func
 1759              	LTDC_ITConfig:
 1760              	.LVL117:
 1761              	.LFB148:
 912:./Library/stm32f4xx_ltdc.c ****     
 913:./Library/stm32f4xx_ltdc.c **** /**
 914:./Library/stm32f4xx_ltdc.c ****   * @}
 915:./Library/stm32f4xx_ltdc.c ****   */
 916:./Library/stm32f4xx_ltdc.c **** 
 917:./Library/stm32f4xx_ltdc.c **** /** @defgroup LTDC_Group2 Interrupts and flags management functions
 918:./Library/stm32f4xx_ltdc.c ****  *  @brief   Interrupts and flags management functions
 919:./Library/stm32f4xx_ltdc.c ****  *
 920:./Library/stm32f4xx_ltdc.c **** @verbatim
 921:./Library/stm32f4xx_ltdc.c ****  ===============================================================================
 922:./Library/stm32f4xx_ltdc.c ****             ##### Interrupts and flags management functions #####
 923:./Library/stm32f4xx_ltdc.c ****  ===============================================================================
 924:./Library/stm32f4xx_ltdc.c **** 
 925:./Library/stm32f4xx_ltdc.c ****     [..] This section provides functions allowing to configure the LTDC Interrupts 
 926:./Library/stm32f4xx_ltdc.c ****          and to get the status and clear flags and Interrupts pending bits.
 927:./Library/stm32f4xx_ltdc.c ****   
 928:./Library/stm32f4xx_ltdc.c ****     [..] The LTDC provides 4 Interrupts sources and 4 Flags
 929:./Library/stm32f4xx_ltdc.c ****     
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 48


 930:./Library/stm32f4xx_ltdc.c ****     *** Flags ***
 931:./Library/stm32f4xx_ltdc.c ****     =============
 932:./Library/stm32f4xx_ltdc.c ****     [..]
 933:./Library/stm32f4xx_ltdc.c ****       (+) LTDC_FLAG_LI:   Line Interrupt flag.
 934:./Library/stm32f4xx_ltdc.c ****       (+) LTDC_FLAG_FU:   FIFO Underrun Interrupt flag.
 935:./Library/stm32f4xx_ltdc.c ****       (+) LTDC_FLAG_TERR: Transfer Error Interrupt flag.
 936:./Library/stm32f4xx_ltdc.c ****       (+) LTDC_FLAG_RR:   Register Reload interrupt flag.
 937:./Library/stm32f4xx_ltdc.c ****       
 938:./Library/stm32f4xx_ltdc.c ****     *** Interrupts ***
 939:./Library/stm32f4xx_ltdc.c ****     ==================
 940:./Library/stm32f4xx_ltdc.c ****     [..]
 941:./Library/stm32f4xx_ltdc.c ****       (+) LTDC_IT_LI: Line Interrupt is generated when a programmed line 
 942:./Library/stm32f4xx_ltdc.c ****                       is reached. The line interrupt position is programmed in 
 943:./Library/stm32f4xx_ltdc.c ****                       the LTDC_LIPR register.
 944:./Library/stm32f4xx_ltdc.c ****       (+) LTDC_IT_FU: FIFO Underrun interrupt is generated when a pixel is requested 
 945:./Library/stm32f4xx_ltdc.c ****                       from an empty layer FIFO
 946:./Library/stm32f4xx_ltdc.c ****       (+) LTDC_IT_TERR: Transfer Error interrupt is generated when an AHB bus 
 947:./Library/stm32f4xx_ltdc.c ****                         error occurs during data transfer.
 948:./Library/stm32f4xx_ltdc.c ****       (+) LTDC_IT_RR: Register Reload interrupt is generated when the shadow 
 949:./Library/stm32f4xx_ltdc.c ****                       registers reload was performed during the vertical blanking 
 950:./Library/stm32f4xx_ltdc.c ****                       period.
 951:./Library/stm32f4xx_ltdc.c ****                
 952:./Library/stm32f4xx_ltdc.c **** @endverbatim
 953:./Library/stm32f4xx_ltdc.c ****   * @{
 954:./Library/stm32f4xx_ltdc.c ****   */
 955:./Library/stm32f4xx_ltdc.c **** 
 956:./Library/stm32f4xx_ltdc.c **** /**
 957:./Library/stm32f4xx_ltdc.c ****   * @brief  Enables or disables the specified LTDC's interrupts.
 958:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_IT: specifies the LTDC interrupts sources to be enabled or disabled.
 959:./Library/stm32f4xx_ltdc.c ****   *   This parameter can be any combination of the following values:
 960:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_LI: Line Interrupt Enable.
 961:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_FU: FIFO Underrun Interrupt Enable.
 962:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_TERR: Transfer Error Interrupt Enable.
 963:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_RR: Register Reload interrupt enable.  
 964:./Library/stm32f4xx_ltdc.c ****   * @param NewState: new state of the specified LTDC interrupts.
 965:./Library/stm32f4xx_ltdc.c ****   *   This parameter can be: ENABLE or DISABLE.
 966:./Library/stm32f4xx_ltdc.c ****   * @retval None
 967:./Library/stm32f4xx_ltdc.c ****   */
 968:./Library/stm32f4xx_ltdc.c **** void LTDC_ITConfig(uint32_t LTDC_IT, FunctionalState NewState)
 969:./Library/stm32f4xx_ltdc.c **** {
 1762              		.loc 1 969 1 is_stmt 1 view -0
 1763              		.cfi_startproc
 1764              		@ args = 0, pretend = 0, frame = 0
 1765              		@ frame_needed = 0, uses_anonymous_args = 0
 1766              		@ link register save eliminated.
 970:./Library/stm32f4xx_ltdc.c ****   /* Check the parameters */
 971:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_IT(LTDC_IT));
 1767              		.loc 1 971 3 view .LVU601
 972:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1768              		.loc 1 972 3 view .LVU602
 973:./Library/stm32f4xx_ltdc.c **** 
 974:./Library/stm32f4xx_ltdc.c ****   if (NewState != DISABLE)
 1769              		.loc 1 974 3 view .LVU603
 1770              		.loc 1 974 6 is_stmt 0 view .LVU604
 1771 0000 21B1     		cbz	r1, .L103
 975:./Library/stm32f4xx_ltdc.c ****   {
 976:./Library/stm32f4xx_ltdc.c ****     LTDC->IER |= LTDC_IT;
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 49


 1772              		.loc 1 976 5 is_stmt 1 view .LVU605
 1773              		.loc 1 976 15 is_stmt 0 view .LVU606
 1774 0002 054A     		ldr	r2, .L105
 1775 0004 536B     		ldr	r3, [r2, #52]
 1776 0006 1843     		orrs	r0, r0, r3
 1777              	.LVL118:
 1778              		.loc 1 976 15 view .LVU607
 1779 0008 5063     		str	r0, [r2, #52]
 1780 000a 7047     		bx	lr
 1781              	.LVL119:
 1782              	.L103:
 977:./Library/stm32f4xx_ltdc.c ****   }
 978:./Library/stm32f4xx_ltdc.c ****   else
 979:./Library/stm32f4xx_ltdc.c ****   {
 980:./Library/stm32f4xx_ltdc.c ****     LTDC->IER &= (uint32_t)~LTDC_IT;
 1783              		.loc 1 980 5 is_stmt 1 view .LVU608
 1784              		.loc 1 980 15 is_stmt 0 view .LVU609
 1785 000c 024A     		ldr	r2, .L105
 1786 000e 536B     		ldr	r3, [r2, #52]
 1787 0010 23EA0000 		bic	r0, r3, r0
 1788              	.LVL120:
 1789              		.loc 1 980 15 view .LVU610
 1790 0014 5063     		str	r0, [r2, #52]
 981:./Library/stm32f4xx_ltdc.c ****   }
 982:./Library/stm32f4xx_ltdc.c **** }
 1791              		.loc 1 982 1 view .LVU611
 1792 0016 7047     		bx	lr
 1793              	.L106:
 1794              		.align	2
 1795              	.L105:
 1796 0018 00680140 		.word	1073833984
 1797              		.cfi_endproc
 1798              	.LFE148:
 1800              		.section	.text.LTDC_GetFlagStatus,"ax",%progbits
 1801              		.align	1
 1802              		.global	LTDC_GetFlagStatus
 1803              		.syntax unified
 1804              		.thumb
 1805              		.thumb_func
 1807              	LTDC_GetFlagStatus:
 1808              	.LVL121:
 1809              	.LFB149:
 983:./Library/stm32f4xx_ltdc.c **** 
 984:./Library/stm32f4xx_ltdc.c **** /**
 985:./Library/stm32f4xx_ltdc.c ****   * @brief  Checks whether the specified LTDC's flag is set or not.
 986:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_FLAG: specifies the flag to check.
 987:./Library/stm32f4xx_ltdc.c ****   *   This parameter can be one of the following values:
 988:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_FLAG_LI:    Line Interrupt flag.
 989:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_FLAG_FU:   FIFO Underrun Interrupt flag.
 990:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_FLAG_TERR: Transfer Error Interrupt flag.
 991:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_FLAG_RR:   Register Reload interrupt flag.
 992:./Library/stm32f4xx_ltdc.c ****   * @retval The new state of LTDC_FLAG (SET or RESET).
 993:./Library/stm32f4xx_ltdc.c ****   */
 994:./Library/stm32f4xx_ltdc.c **** FlagStatus LTDC_GetFlagStatus(uint32_t LTDC_FLAG)
 995:./Library/stm32f4xx_ltdc.c **** {
 1810              		.loc 1 995 1 is_stmt 1 view -0
 1811              		.cfi_startproc
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 50


 1812              		@ args = 0, pretend = 0, frame = 0
 1813              		@ frame_needed = 0, uses_anonymous_args = 0
 1814              		@ link register save eliminated.
 996:./Library/stm32f4xx_ltdc.c ****   FlagStatus bitstatus = RESET;
 1815              		.loc 1 996 3 view .LVU613
 997:./Library/stm32f4xx_ltdc.c **** 
 998:./Library/stm32f4xx_ltdc.c ****   /* Check the parameters */
 999:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_FLAG(LTDC_FLAG));
 1816              		.loc 1 999 3 view .LVU614
1000:./Library/stm32f4xx_ltdc.c **** 
1001:./Library/stm32f4xx_ltdc.c ****   if ((LTDC->ISR & LTDC_FLAG) != (uint32_t)RESET)
 1817              		.loc 1 1001 3 view .LVU615
 1818              		.loc 1 1001 12 is_stmt 0 view .LVU616
 1819 0000 034B     		ldr	r3, .L110
 1820 0002 9B6B     		ldr	r3, [r3, #56]
 1821              		.loc 1 1001 6 view .LVU617
 1822 0004 0342     		tst	r3, r0
 1823 0006 01D0     		beq	.L109
1002:./Library/stm32f4xx_ltdc.c ****   {
1003:./Library/stm32f4xx_ltdc.c ****     bitstatus = SET;
 1824              		.loc 1 1003 15 view .LVU618
 1825 0008 0120     		movs	r0, #1
 1826              	.LVL122:
 1827              		.loc 1 1003 15 view .LVU619
 1828 000a 7047     		bx	lr
 1829              	.LVL123:
 1830              	.L109:
1004:./Library/stm32f4xx_ltdc.c ****   }
1005:./Library/stm32f4xx_ltdc.c ****   else
1006:./Library/stm32f4xx_ltdc.c ****   {
1007:./Library/stm32f4xx_ltdc.c ****     bitstatus = RESET;
 1831              		.loc 1 1007 15 view .LVU620
 1832 000c 0020     		movs	r0, #0
 1833              	.LVL124:
1008:./Library/stm32f4xx_ltdc.c ****   }
1009:./Library/stm32f4xx_ltdc.c ****   return bitstatus;
 1834              		.loc 1 1009 3 is_stmt 1 view .LVU621
1010:./Library/stm32f4xx_ltdc.c **** }
 1835              		.loc 1 1010 1 is_stmt 0 view .LVU622
 1836 000e 7047     		bx	lr
 1837              	.L111:
 1838              		.align	2
 1839              	.L110:
 1840 0010 00680140 		.word	1073833984
 1841              		.cfi_endproc
 1842              	.LFE149:
 1844              		.section	.text.LTDC_ClearFlag,"ax",%progbits
 1845              		.align	1
 1846              		.global	LTDC_ClearFlag
 1847              		.syntax unified
 1848              		.thumb
 1849              		.thumb_func
 1851              	LTDC_ClearFlag:
 1852              	.LVL125:
 1853              	.LFB150:
1011:./Library/stm32f4xx_ltdc.c **** 
1012:./Library/stm32f4xx_ltdc.c **** /**
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 51


1013:./Library/stm32f4xx_ltdc.c ****   * @brief  Clears the LTDC's pending flags.
1014:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_FLAG: specifies the flag to clear.
1015:./Library/stm32f4xx_ltdc.c ****   *   This parameter can be any combination of the following values:
1016:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_FLAG_LI:    Line Interrupt flag.
1017:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_FLAG_FU:   FIFO Underrun Interrupt flag.
1018:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_FLAG_TERR: Transfer Error Interrupt flag.
1019:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_FLAG_RR:   Register Reload interrupt flag.  
1020:./Library/stm32f4xx_ltdc.c ****   * @retval None
1021:./Library/stm32f4xx_ltdc.c ****   */
1022:./Library/stm32f4xx_ltdc.c **** void LTDC_ClearFlag(uint32_t LTDC_FLAG)
1023:./Library/stm32f4xx_ltdc.c **** {
 1854              		.loc 1 1023 1 is_stmt 1 view -0
 1855              		.cfi_startproc
 1856              		@ args = 0, pretend = 0, frame = 0
 1857              		@ frame_needed = 0, uses_anonymous_args = 0
 1858              		@ link register save eliminated.
1024:./Library/stm32f4xx_ltdc.c ****   /* Check the parameters */
1025:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_FLAG(LTDC_FLAG));
 1859              		.loc 1 1025 3 view .LVU624
1026:./Library/stm32f4xx_ltdc.c **** 
1027:./Library/stm32f4xx_ltdc.c ****   /* Clear the corresponding LTDC flag */
1028:./Library/stm32f4xx_ltdc.c ****   LTDC->ICR = (uint32_t)LTDC_FLAG;
 1860              		.loc 1 1028 3 view .LVU625
 1861              		.loc 1 1028 13 is_stmt 0 view .LVU626
 1862 0000 014B     		ldr	r3, .L113
 1863 0002 D863     		str	r0, [r3, #60]
1029:./Library/stm32f4xx_ltdc.c **** }
 1864              		.loc 1 1029 1 view .LVU627
 1865 0004 7047     		bx	lr
 1866              	.L114:
 1867 0006 00BF     		.align	2
 1868              	.L113:
 1869 0008 00680140 		.word	1073833984
 1870              		.cfi_endproc
 1871              	.LFE150:
 1873              		.section	.text.LTDC_GetITStatus,"ax",%progbits
 1874              		.align	1
 1875              		.global	LTDC_GetITStatus
 1876              		.syntax unified
 1877              		.thumb
 1878              		.thumb_func
 1880              	LTDC_GetITStatus:
 1881              	.LVL126:
 1882              	.LFB151:
1030:./Library/stm32f4xx_ltdc.c **** 
1031:./Library/stm32f4xx_ltdc.c **** /**
1032:./Library/stm32f4xx_ltdc.c ****   * @brief  Checks whether the specified LTDC's interrupt has occurred or not.
1033:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_IT: specifies the LTDC interrupts sources to check.
1034:./Library/stm32f4xx_ltdc.c ****   *   This parameter can be one of the following values:
1035:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_LI:    Line Interrupt Enable.
1036:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_FU:   FIFO Underrun Interrupt Enable.
1037:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_TERR: Transfer Error Interrupt Enable.
1038:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_RR:   Register Reload interrupt Enable.
1039:./Library/stm32f4xx_ltdc.c ****   * @retval The new state of the LTDC_IT (SET or RESET).
1040:./Library/stm32f4xx_ltdc.c ****   */
1041:./Library/stm32f4xx_ltdc.c **** ITStatus LTDC_GetITStatus(uint32_t LTDC_IT)
1042:./Library/stm32f4xx_ltdc.c **** {
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 52


 1883              		.loc 1 1042 1 is_stmt 1 view -0
 1884              		.cfi_startproc
 1885              		@ args = 0, pretend = 0, frame = 0
 1886              		@ frame_needed = 0, uses_anonymous_args = 0
 1887              		@ link register save eliminated.
 1888              		.loc 1 1042 1 is_stmt 0 view .LVU629
 1889 0000 0346     		mov	r3, r0
1043:./Library/stm32f4xx_ltdc.c ****   ITStatus bitstatus = RESET;
 1890              		.loc 1 1043 3 is_stmt 1 view .LVU630
 1891              	.LVL127:
1044:./Library/stm32f4xx_ltdc.c **** 
1045:./Library/stm32f4xx_ltdc.c ****   /* Check the parameters */
1046:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_IT(LTDC_IT));
 1892              		.loc 1 1046 3 view .LVU631
1047:./Library/stm32f4xx_ltdc.c **** 
1048:./Library/stm32f4xx_ltdc.c ****   if ((LTDC->ISR & LTDC_IT) != (uint32_t)RESET)
 1893              		.loc 1 1048 3 view .LVU632
 1894              		.loc 1 1048 12 is_stmt 0 view .LVU633
 1895 0002 064A     		ldr	r2, .L120
 1896 0004 926B     		ldr	r2, [r2, #56]
 1897              		.loc 1 1048 6 view .LVU634
 1898 0006 0242     		tst	r2, r0
 1899 0008 06D0     		beq	.L118
1049:./Library/stm32f4xx_ltdc.c ****   {
1050:./Library/stm32f4xx_ltdc.c ****     bitstatus = SET;
 1900              		.loc 1 1050 15 view .LVU635
 1901 000a 0120     		movs	r0, #1
 1902              	.LVL128:
 1903              	.L116:
1051:./Library/stm32f4xx_ltdc.c ****   }
1052:./Library/stm32f4xx_ltdc.c ****   else
1053:./Library/stm32f4xx_ltdc.c ****   {
1054:./Library/stm32f4xx_ltdc.c ****     bitstatus = RESET;
1055:./Library/stm32f4xx_ltdc.c ****   }
1056:./Library/stm32f4xx_ltdc.c **** 
1057:./Library/stm32f4xx_ltdc.c ****   if (((LTDC->IER & LTDC_IT) != (uint32_t)RESET) && (bitstatus != (uint32_t)RESET))
 1904              		.loc 1 1057 3 is_stmt 1 view .LVU636
 1905              		.loc 1 1057 13 is_stmt 0 view .LVU637
 1906 000c 034A     		ldr	r2, .L120
 1907 000e 526B     		ldr	r2, [r2, #52]
 1908              		.loc 1 1057 6 view .LVU638
 1909 0010 1A42     		tst	r2, r3
 1910 0012 00D1     		bne	.L117
1058:./Library/stm32f4xx_ltdc.c ****   {
1059:./Library/stm32f4xx_ltdc.c ****     bitstatus = SET;
1060:./Library/stm32f4xx_ltdc.c ****   }
1061:./Library/stm32f4xx_ltdc.c ****   else
1062:./Library/stm32f4xx_ltdc.c ****   {
1063:./Library/stm32f4xx_ltdc.c ****     bitstatus = RESET;
 1911              		.loc 1 1063 15 view .LVU639
 1912 0014 0020     		movs	r0, #0
 1913              	.LVL129:
 1914              	.L117:
1064:./Library/stm32f4xx_ltdc.c ****   }
1065:./Library/stm32f4xx_ltdc.c ****   return bitstatus;
 1915              		.loc 1 1065 3 is_stmt 1 view .LVU640
1066:./Library/stm32f4xx_ltdc.c **** }
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 53


 1916              		.loc 1 1066 1 is_stmt 0 view .LVU641
 1917 0016 7047     		bx	lr
 1918              	.LVL130:
 1919              	.L118:
1054:./Library/stm32f4xx_ltdc.c ****   }
 1920              		.loc 1 1054 15 view .LVU642
 1921 0018 0020     		movs	r0, #0
 1922              	.LVL131:
1054:./Library/stm32f4xx_ltdc.c ****   }
 1923              		.loc 1 1054 15 view .LVU643
 1924 001a F7E7     		b	.L116
 1925              	.L121:
 1926              		.align	2
 1927              	.L120:
 1928 001c 00680140 		.word	1073833984
 1929              		.cfi_endproc
 1930              	.LFE151:
 1932              		.section	.text.LTDC_ClearITPendingBit,"ax",%progbits
 1933              		.align	1
 1934              		.global	LTDC_ClearITPendingBit
 1935              		.syntax unified
 1936              		.thumb
 1937              		.thumb_func
 1939              	LTDC_ClearITPendingBit:
 1940              	.LVL132:
 1941              	.LFB152:
1067:./Library/stm32f4xx_ltdc.c **** 
1068:./Library/stm32f4xx_ltdc.c **** 
1069:./Library/stm32f4xx_ltdc.c **** /**
1070:./Library/stm32f4xx_ltdc.c ****   * @brief  Clears the LTDC's interrupt pending bits.
1071:./Library/stm32f4xx_ltdc.c ****   * @param  LTDC_IT: specifies the interrupt pending bit to clear.
1072:./Library/stm32f4xx_ltdc.c ****   *   This parameter can be any combination of the following values:
1073:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_LIE:    Line Interrupt.
1074:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_FUIE:   FIFO Underrun Interrupt.
1075:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_TERRIE: Transfer Error Interrupt.
1076:./Library/stm32f4xx_ltdc.c ****   *     @arg LTDC_IT_RRIE:   Register Reload interrupt.
1077:./Library/stm32f4xx_ltdc.c ****   * @retval None
1078:./Library/stm32f4xx_ltdc.c ****   */
1079:./Library/stm32f4xx_ltdc.c **** void LTDC_ClearITPendingBit(uint32_t LTDC_IT)
1080:./Library/stm32f4xx_ltdc.c **** {
 1942              		.loc 1 1080 1 is_stmt 1 view -0
 1943              		.cfi_startproc
 1944              		@ args = 0, pretend = 0, frame = 0
 1945              		@ frame_needed = 0, uses_anonymous_args = 0
 1946              		@ link register save eliminated.
1081:./Library/stm32f4xx_ltdc.c ****   /* Check the parameters */
1082:./Library/stm32f4xx_ltdc.c ****   assert_param(IS_LTDC_IT(LTDC_IT));
 1947              		.loc 1 1082 3 view .LVU645
1083:./Library/stm32f4xx_ltdc.c **** 
1084:./Library/stm32f4xx_ltdc.c ****   /* Clear the corresponding LTDC Interrupt */
1085:./Library/stm32f4xx_ltdc.c ****   LTDC->ICR = (uint32_t)LTDC_IT;
 1948              		.loc 1 1085 3 view .LVU646
 1949              		.loc 1 1085 13 is_stmt 0 view .LVU647
 1950 0000 014B     		ldr	r3, .L123
 1951 0002 D863     		str	r0, [r3, #60]
1086:./Library/stm32f4xx_ltdc.c **** }
 1952              		.loc 1 1086 1 view .LVU648
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 54


 1953 0004 7047     		bx	lr
 1954              	.L124:
 1955 0006 00BF     		.align	2
 1956              	.L123:
 1957 0008 00680140 		.word	1073833984
 1958              		.cfi_endproc
 1959              	.LFE152:
 1961              		.text
 1962              	.Letext0:
 1963              		.file 2 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 1964              		.file 3 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 1965              		.file 4 "./CORE/stm32f4xx.h"
 1966              		.file 5 "./Library/stm32f4xx_ltdc.h"
 1967              		.file 6 "./Library/stm32f4xx_rcc.h"
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 55


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_ltdc.c
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:20     .text.LTDC_DeInit:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:26     .text.LTDC_DeInit:0000000000000000 LTDC_DeInit
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:54     .text.LTDC_Init:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:60     .text.LTDC_Init:0000000000000000 LTDC_Init
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:239    .text.LTDC_Init:0000000000000098 $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:246    .text.LTDC_StructInit:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:252    .text.LTDC_StructInit:0000000000000000 LTDC_StructInit
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:312    .text.LTDC_Cmd:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:318    .text.LTDC_Cmd:0000000000000000 LTDC_Cmd
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:349    .text.LTDC_Cmd:000000000000001c $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:354    .text.LTDC_DitherCmd:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:360    .text.LTDC_DitherCmd:0000000000000000 LTDC_DitherCmd
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:391    .text.LTDC_DitherCmd:000000000000001c $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:396    .text.LTDC_GetRGBWidth:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:402    .text.LTDC_GetRGBWidth:0000000000000000 LTDC_GetRGBWidth
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:454    .text.LTDC_GetRGBWidth:000000000000002c $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:460    .text.LTDC_RGBStructInit:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:466    .text.LTDC_RGBStructInit:0000000000000000 LTDC_RGBStructInit
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:490    .text.LTDC_LIPConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:496    .text.LTDC_LIPConfig:0000000000000000 LTDC_LIPConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:514    .text.LTDC_LIPConfig:0000000000000008 $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:519    .text.LTDC_ReloadConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:525    .text.LTDC_ReloadConfig:0000000000000000 LTDC_ReloadConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:543    .text.LTDC_ReloadConfig:0000000000000008 $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:548    .text.LTDC_LayerInit:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:554    .text.LTDC_LayerInit:0000000000000000 LTDC_LayerInit
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:736    .text.LTDC_LayerStructInit:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:742    .text.LTDC_LayerStructInit:0000000000000000 LTDC_LayerStructInit
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:808    .text.LTDC_LayerCmd:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:814    .text.LTDC_LayerCmd:0000000000000000 LTDC_LayerCmd
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:844    .text.LTDC_GetPosStatus:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:850    .text.LTDC_GetPosStatus:0000000000000000 LTDC_GetPosStatus
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:885    .text.LTDC_GetPosStatus:0000000000000018 $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:890    .text.LTDC_PosStructInit:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:896    .text.LTDC_PosStructInit:0000000000000000 LTDC_PosStructInit
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:917    .text.LTDC_GetCDStatus:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:923    .text.LTDC_GetCDStatus:0000000000000000 LTDC_GetCDStatus
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:956    .text.LTDC_GetCDStatus:0000000000000010 $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:961    .text.LTDC_ColorKeyingConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:967    .text.LTDC_ColorKeyingConfig:0000000000000000 LTDC_ColorKeyingConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:1054   .text.LTDC_ColorKeyingConfig:0000000000000044 $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:1059   .text.LTDC_ColorKeyingStructInit:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:1065   .text.LTDC_ColorKeyingStructInit:0000000000000000 LTDC_ColorKeyingStructInit
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:1089   .text.LTDC_CLUTCmd:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:1095   .text.LTDC_CLUTCmd:0000000000000000 LTDC_CLUTCmd
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:1130   .text.LTDC_CLUTCmd:000000000000001c $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:1135   .text.LTDC_CLUTInit:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:1141   .text.LTDC_CLUTInit:0000000000000000 LTDC_CLUTInit
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:1199   .text.LTDC_CLUTStructInit:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:1205   .text.LTDC_CLUTStructInit:0000000000000000 LTDC_CLUTStructInit
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:1232   .text.LTDC_LayerPosition:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:1238   .text.LTDC_LayerPosition:0000000000000000 LTDC_LayerPosition
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:1403   .text.LTDC_LayerPosition:0000000000000080 $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:1408   .text.LTDC_LayerAlpha:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:1414   .text.LTDC_LayerAlpha:0000000000000000 LTDC_LayerAlpha
ARM GAS  /var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s 			page 56


/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:1431   .text.LTDC_LayerAddress:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:1437   .text.LTDC_LayerAddress:0000000000000000 LTDC_LayerAddress
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:1454   .text.LTDC_LayerSize:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:1460   .text.LTDC_LayerSize:0000000000000000 LTDC_LayerSize
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:1590   .text.LTDC_LayerPixelFormat:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:1596   .text.LTDC_LayerPixelFormat:0000000000000000 LTDC_LayerPixelFormat
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:1753   .text.LTDC_ITConfig:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:1759   .text.LTDC_ITConfig:0000000000000000 LTDC_ITConfig
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:1796   .text.LTDC_ITConfig:0000000000000018 $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:1801   .text.LTDC_GetFlagStatus:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:1807   .text.LTDC_GetFlagStatus:0000000000000000 LTDC_GetFlagStatus
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:1840   .text.LTDC_GetFlagStatus:0000000000000010 $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:1845   .text.LTDC_ClearFlag:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:1851   .text.LTDC_ClearFlag:0000000000000000 LTDC_ClearFlag
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:1869   .text.LTDC_ClearFlag:0000000000000008 $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:1874   .text.LTDC_GetITStatus:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:1880   .text.LTDC_GetITStatus:0000000000000000 LTDC_GetITStatus
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:1928   .text.LTDC_GetITStatus:000000000000001c $d
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:1933   .text.LTDC_ClearITPendingBit:0000000000000000 $t
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:1939   .text.LTDC_ClearITPendingBit:0000000000000000 LTDC_ClearITPendingBit
/var/folders/yl/_q9l42k90g1g4mdhbs226msm0000gn/T//ccDnDhX8.s:1957   .text.LTDC_ClearITPendingBit:0000000000000008 $d

UNDEFINED SYMBOLS
RCC_APB2PeriphResetCmd
