Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Oct  6 12:16:23 2020
| Host         : LF2019-NB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.461        0.000                      0                  131        0.122        0.000                      0                  131        4.500        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.461        0.000                      0                  131        0.122        0.000                      0                  131        4.500        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.461ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.461ns  (required time - arrival time)
  Source:                 cond_btn/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fa_driver/FSM_onehot_M_state_q_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 0.854ns (21.171%)  route 3.180ns (78.829%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.626     5.210    cond_btn/CLK
    SLICE_X62Y54         FDRE                                         r  cond_btn/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  cond_btn/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.809     6.475    cond_btn/M_ctr_q_reg[2]
    SLICE_X64Y54         LUT4 (Prop_lut4_I3_O)        0.124     6.599 f  cond_btn/M_last_q_i_3/O
                         net (fo=1, routed)           1.104     7.703    cond_btn/M_last_q_i_3_n_0
    SLICE_X64Y57         LUT6 (Prop_lut6_I1_O)        0.124     7.827 r  cond_btn/M_last_q_i_1/O
                         net (fo=5, routed)           0.694     8.522    cond_btn/M_cond_btn_out
    SLICE_X60Y57         LUT5 (Prop_lut5_I0_O)        0.150     8.672 r  cond_btn/FSM_onehot_M_state_q[7]_i_1/O
                         net (fo=8, routed)           0.572     9.244    fa_driver/E[0]
    SLICE_X61Y57         FDSE                                         r  fa_driver/FSM_onehot_M_state_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.507    14.911    fa_driver/CLK
    SLICE_X61Y57         FDSE                                         r  fa_driver/FSM_onehot_M_state_q_reg[0]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X61Y57         FDSE (Setup_fdse_C_CE)      -0.429    14.705    fa_driver/FSM_onehot_M_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  5.461    

Slack (MET) :             5.461ns  (required time - arrival time)
  Source:                 cond_btn/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fa_driver/FSM_onehot_M_state_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 0.854ns (21.171%)  route 3.180ns (78.829%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.626     5.210    cond_btn/CLK
    SLICE_X62Y54         FDRE                                         r  cond_btn/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  cond_btn/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.809     6.475    cond_btn/M_ctr_q_reg[2]
    SLICE_X64Y54         LUT4 (Prop_lut4_I3_O)        0.124     6.599 f  cond_btn/M_last_q_i_3/O
                         net (fo=1, routed)           1.104     7.703    cond_btn/M_last_q_i_3_n_0
    SLICE_X64Y57         LUT6 (Prop_lut6_I1_O)        0.124     7.827 r  cond_btn/M_last_q_i_1/O
                         net (fo=5, routed)           0.694     8.522    cond_btn/M_cond_btn_out
    SLICE_X60Y57         LUT5 (Prop_lut5_I0_O)        0.150     8.672 r  cond_btn/FSM_onehot_M_state_q[7]_i_1/O
                         net (fo=8, routed)           0.572     9.244    fa_driver/E[0]
    SLICE_X61Y57         FDRE                                         r  fa_driver/FSM_onehot_M_state_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.507    14.911    fa_driver/CLK
    SLICE_X61Y57         FDRE                                         r  fa_driver/FSM_onehot_M_state_q_reg[1]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X61Y57         FDRE (Setup_fdre_C_CE)      -0.429    14.705    fa_driver/FSM_onehot_M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  5.461    

Slack (MET) :             5.461ns  (required time - arrival time)
  Source:                 cond_btn/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fa_driver/FSM_onehot_M_state_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 0.854ns (21.171%)  route 3.180ns (78.829%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.626     5.210    cond_btn/CLK
    SLICE_X62Y54         FDRE                                         r  cond_btn/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  cond_btn/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.809     6.475    cond_btn/M_ctr_q_reg[2]
    SLICE_X64Y54         LUT4 (Prop_lut4_I3_O)        0.124     6.599 f  cond_btn/M_last_q_i_3/O
                         net (fo=1, routed)           1.104     7.703    cond_btn/M_last_q_i_3_n_0
    SLICE_X64Y57         LUT6 (Prop_lut6_I1_O)        0.124     7.827 r  cond_btn/M_last_q_i_1/O
                         net (fo=5, routed)           0.694     8.522    cond_btn/M_cond_btn_out
    SLICE_X60Y57         LUT5 (Prop_lut5_I0_O)        0.150     8.672 r  cond_btn/FSM_onehot_M_state_q[7]_i_1/O
                         net (fo=8, routed)           0.572     9.244    fa_driver/E[0]
    SLICE_X61Y57         FDRE                                         r  fa_driver/FSM_onehot_M_state_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.507    14.911    fa_driver/CLK
    SLICE_X61Y57         FDRE                                         r  fa_driver/FSM_onehot_M_state_q_reg[2]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X61Y57         FDRE (Setup_fdre_C_CE)      -0.429    14.705    fa_driver/FSM_onehot_M_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  5.461    

Slack (MET) :             5.461ns  (required time - arrival time)
  Source:                 cond_btn/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fa_driver/FSM_onehot_M_state_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 0.854ns (21.171%)  route 3.180ns (78.829%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.626     5.210    cond_btn/CLK
    SLICE_X62Y54         FDRE                                         r  cond_btn/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  cond_btn/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.809     6.475    cond_btn/M_ctr_q_reg[2]
    SLICE_X64Y54         LUT4 (Prop_lut4_I3_O)        0.124     6.599 f  cond_btn/M_last_q_i_3/O
                         net (fo=1, routed)           1.104     7.703    cond_btn/M_last_q_i_3_n_0
    SLICE_X64Y57         LUT6 (Prop_lut6_I1_O)        0.124     7.827 r  cond_btn/M_last_q_i_1/O
                         net (fo=5, routed)           0.694     8.522    cond_btn/M_cond_btn_out
    SLICE_X60Y57         LUT5 (Prop_lut5_I0_O)        0.150     8.672 r  cond_btn/FSM_onehot_M_state_q[7]_i_1/O
                         net (fo=8, routed)           0.572     9.244    fa_driver/E[0]
    SLICE_X61Y57         FDRE                                         r  fa_driver/FSM_onehot_M_state_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.507    14.911    fa_driver/CLK
    SLICE_X61Y57         FDRE                                         r  fa_driver/FSM_onehot_M_state_q_reg[3]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X61Y57         FDRE (Setup_fdre_C_CE)      -0.429    14.705    fa_driver/FSM_onehot_M_state_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  5.461    

Slack (MET) :             5.461ns  (required time - arrival time)
  Source:                 cond_btn/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fa_driver/FSM_onehot_M_state_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 0.854ns (21.171%)  route 3.180ns (78.829%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.626     5.210    cond_btn/CLK
    SLICE_X62Y54         FDRE                                         r  cond_btn/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  cond_btn/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.809     6.475    cond_btn/M_ctr_q_reg[2]
    SLICE_X64Y54         LUT4 (Prop_lut4_I3_O)        0.124     6.599 f  cond_btn/M_last_q_i_3/O
                         net (fo=1, routed)           1.104     7.703    cond_btn/M_last_q_i_3_n_0
    SLICE_X64Y57         LUT6 (Prop_lut6_I1_O)        0.124     7.827 r  cond_btn/M_last_q_i_1/O
                         net (fo=5, routed)           0.694     8.522    cond_btn/M_cond_btn_out
    SLICE_X60Y57         LUT5 (Prop_lut5_I0_O)        0.150     8.672 r  cond_btn/FSM_onehot_M_state_q[7]_i_1/O
                         net (fo=8, routed)           0.572     9.244    fa_driver/E[0]
    SLICE_X61Y57         FDRE                                         r  fa_driver/FSM_onehot_M_state_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.507    14.911    fa_driver/CLK
    SLICE_X61Y57         FDRE                                         r  fa_driver/FSM_onehot_M_state_q_reg[4]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X61Y57         FDRE (Setup_fdre_C_CE)      -0.429    14.705    fa_driver/FSM_onehot_M_state_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  5.461    

Slack (MET) :             5.461ns  (required time - arrival time)
  Source:                 cond_btn/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fa_driver/FSM_onehot_M_state_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 0.854ns (21.171%)  route 3.180ns (78.829%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.626     5.210    cond_btn/CLK
    SLICE_X62Y54         FDRE                                         r  cond_btn/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  cond_btn/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.809     6.475    cond_btn/M_ctr_q_reg[2]
    SLICE_X64Y54         LUT4 (Prop_lut4_I3_O)        0.124     6.599 f  cond_btn/M_last_q_i_3/O
                         net (fo=1, routed)           1.104     7.703    cond_btn/M_last_q_i_3_n_0
    SLICE_X64Y57         LUT6 (Prop_lut6_I1_O)        0.124     7.827 r  cond_btn/M_last_q_i_1/O
                         net (fo=5, routed)           0.694     8.522    cond_btn/M_cond_btn_out
    SLICE_X60Y57         LUT5 (Prop_lut5_I0_O)        0.150     8.672 r  cond_btn/FSM_onehot_M_state_q[7]_i_1/O
                         net (fo=8, routed)           0.572     9.244    fa_driver/E[0]
    SLICE_X61Y57         FDRE                                         r  fa_driver/FSM_onehot_M_state_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.507    14.911    fa_driver/CLK
    SLICE_X61Y57         FDRE                                         r  fa_driver/FSM_onehot_M_state_q_reg[5]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X61Y57         FDRE (Setup_fdre_C_CE)      -0.429    14.705    fa_driver/FSM_onehot_M_state_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  5.461    

Slack (MET) :             5.461ns  (required time - arrival time)
  Source:                 cond_btn/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fa_driver/FSM_onehot_M_state_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 0.854ns (21.171%)  route 3.180ns (78.829%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.626     5.210    cond_btn/CLK
    SLICE_X62Y54         FDRE                                         r  cond_btn/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  cond_btn/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.809     6.475    cond_btn/M_ctr_q_reg[2]
    SLICE_X64Y54         LUT4 (Prop_lut4_I3_O)        0.124     6.599 f  cond_btn/M_last_q_i_3/O
                         net (fo=1, routed)           1.104     7.703    cond_btn/M_last_q_i_3_n_0
    SLICE_X64Y57         LUT6 (Prop_lut6_I1_O)        0.124     7.827 r  cond_btn/M_last_q_i_1/O
                         net (fo=5, routed)           0.694     8.522    cond_btn/M_cond_btn_out
    SLICE_X60Y57         LUT5 (Prop_lut5_I0_O)        0.150     8.672 r  cond_btn/FSM_onehot_M_state_q[7]_i_1/O
                         net (fo=8, routed)           0.572     9.244    fa_driver/E[0]
    SLICE_X61Y57         FDRE                                         r  fa_driver/FSM_onehot_M_state_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.507    14.911    fa_driver/CLK
    SLICE_X61Y57         FDRE                                         r  fa_driver/FSM_onehot_M_state_q_reg[6]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X61Y57         FDRE (Setup_fdre_C_CE)      -0.429    14.705    fa_driver/FSM_onehot_M_state_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  5.461    

Slack (MET) :             5.461ns  (required time - arrival time)
  Source:                 cond_btn/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fa_driver/FSM_onehot_M_state_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 0.854ns (21.171%)  route 3.180ns (78.829%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.626     5.210    cond_btn/CLK
    SLICE_X62Y54         FDRE                                         r  cond_btn/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  cond_btn/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.809     6.475    cond_btn/M_ctr_q_reg[2]
    SLICE_X64Y54         LUT4 (Prop_lut4_I3_O)        0.124     6.599 f  cond_btn/M_last_q_i_3/O
                         net (fo=1, routed)           1.104     7.703    cond_btn/M_last_q_i_3_n_0
    SLICE_X64Y57         LUT6 (Prop_lut6_I1_O)        0.124     7.827 r  cond_btn/M_last_q_i_1/O
                         net (fo=5, routed)           0.694     8.522    cond_btn/M_cond_btn_out
    SLICE_X60Y57         LUT5 (Prop_lut5_I0_O)        0.150     8.672 r  cond_btn/FSM_onehot_M_state_q[7]_i_1/O
                         net (fo=8, routed)           0.572     9.244    fa_driver/E[0]
    SLICE_X61Y57         FDRE                                         r  fa_driver/FSM_onehot_M_state_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.507    14.911    fa_driver/CLK
    SLICE_X61Y57         FDRE                                         r  fa_driver/FSM_onehot_M_state_q_reg[7]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X61Y57         FDRE (Setup_fdre_C_CE)      -0.429    14.705    fa_driver/FSM_onehot_M_state_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  5.461    

Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 cond_btn/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cond_btn/M_ctr_q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 0.828ns (20.196%)  route 3.272ns (79.804%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.626     5.210    cond_btn/CLK
    SLICE_X62Y54         FDRE                                         r  cond_btn/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  cond_btn/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.809     6.475    cond_btn/M_ctr_q_reg[2]
    SLICE_X64Y54         LUT4 (Prop_lut4_I3_O)        0.124     6.599 r  cond_btn/M_last_q_i_3/O
                         net (fo=1, routed)           1.104     7.703    cond_btn/M_last_q_i_3_n_0
    SLICE_X64Y57         LUT6 (Prop_lut6_I1_O)        0.124     7.827 f  cond_btn/M_last_q_i_1/O
                         net (fo=5, routed)           0.694     8.522    cond_btn/M_cond_btn_out
    SLICE_X60Y57         LUT1 (Prop_lut1_I0_O)        0.124     8.646 r  cond_btn/M_ctr_q[0]_i_2/O
                         net (fo=24, routed)          0.664     9.310    cond_btn/sel
    SLICE_X62Y57         FDRE                                         r  cond_btn/M_ctr_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.508    14.912    cond_btn/CLK
    SLICE_X62Y57         FDRE                                         r  cond_btn/M_ctr_q_reg[12]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X62Y57         FDRE (Setup_fdre_C_CE)      -0.205    14.944    cond_btn/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                          -9.310    
  -------------------------------------------------------------------
                         slack                                  5.634    

Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 cond_btn/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cond_btn/M_ctr_q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 0.828ns (20.196%)  route 3.272ns (79.804%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.626     5.210    cond_btn/CLK
    SLICE_X62Y54         FDRE                                         r  cond_btn/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  cond_btn/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.809     6.475    cond_btn/M_ctr_q_reg[2]
    SLICE_X64Y54         LUT4 (Prop_lut4_I3_O)        0.124     6.599 r  cond_btn/M_last_q_i_3/O
                         net (fo=1, routed)           1.104     7.703    cond_btn/M_last_q_i_3_n_0
    SLICE_X64Y57         LUT6 (Prop_lut6_I1_O)        0.124     7.827 f  cond_btn/M_last_q_i_1/O
                         net (fo=5, routed)           0.694     8.522    cond_btn/M_cond_btn_out
    SLICE_X60Y57         LUT1 (Prop_lut1_I0_O)        0.124     8.646 r  cond_btn/M_ctr_q[0]_i_2/O
                         net (fo=24, routed)          0.664     9.310    cond_btn/sel
    SLICE_X62Y57         FDRE                                         r  cond_btn/M_ctr_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.508    14.912    cond_btn/CLK
    SLICE_X62Y57         FDRE                                         r  cond_btn/M_ctr_q_reg[13]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X62Y57         FDRE (Setup_fdre_C_CE)      -0.205    14.944    cond_btn/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                          -9.310    
  -------------------------------------------------------------------
                         slack                                  5.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fa_driver/FSM_onehot_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fa_driver/FSM_onehot_M_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.591     1.535    fa_driver/CLK
    SLICE_X61Y57         FDSE                                         r  fa_driver/FSM_onehot_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDSE (Prop_fdse_C_Q)         0.141     1.676 r  fa_driver/FSM_onehot_M_state_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.732    fa_driver/FSM_onehot_M_state_q_reg_n_0_[0]
    SLICE_X61Y57         FDRE                                         r  fa_driver/FSM_onehot_M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.860     2.050    fa_driver/CLK
    SLICE_X61Y57         FDRE                                         r  fa_driver/FSM_onehot_M_state_q_reg[1]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X61Y57         FDRE (Hold_fdre_C_D)         0.075     1.610    fa_driver/FSM_onehot_M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 pulsebtn1/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fa_driver/FSM_onehot_M_state_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.121%)  route 0.062ns (22.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.591     1.535    pulsebtn1/CLK
    SLICE_X60Y57         FDRE                                         r  pulsebtn1/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  pulsebtn1/M_last_q_reg/Q
                         net (fo=3, routed)           0.062     1.761    fa_driver/M_last_q
    SLICE_X61Y57         LUT6 (Prop_lut6_I3_O)        0.045     1.806 r  fa_driver/FSM_onehot_M_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.806    fa_driver/FSM_onehot_M_state_q[0]_i_1_n_0
    SLICE_X61Y57         FDSE                                         r  fa_driver/FSM_onehot_M_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.860     2.050    fa_driver/CLK
    SLICE_X61Y57         FDSE                                         r  fa_driver/FSM_onehot_M_state_q_reg[0]/C
                         clock pessimism             -0.503     1.548    
    SLICE_X61Y57         FDSE (Hold_fdse_C_D)         0.091     1.639    fa_driver/FSM_onehot_M_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 fa_driver/FSM_onehot_M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fa_driver/FSM_onehot_M_state_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.128ns (59.943%)  route 0.086ns (40.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.591     1.535    fa_driver/CLK
    SLICE_X61Y57         FDRE                                         r  fa_driver/FSM_onehot_M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  fa_driver/FSM_onehot_M_state_q_reg[2]/Q
                         net (fo=2, routed)           0.086     1.748    fa_driver/FSM_onehot_M_state_q_reg_n_0_[2]
    SLICE_X61Y57         FDRE                                         r  fa_driver/FSM_onehot_M_state_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.860     2.050    fa_driver/CLK
    SLICE_X61Y57         FDRE                                         r  fa_driver/FSM_onehot_M_state_q_reg[3]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X61Y57         FDRE (Hold_fdre_C_D)        -0.002     1.533    fa_driver/FSM_onehot_M_state_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 auto_driver/M_counter_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_driver/M_counter_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.592     1.536    auto_driver/CLK
    SLICE_X63Y57         FDRE                                         r  auto_driver/M_counter_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  auto_driver/M_counter_q_reg[23]/Q
                         net (fo=1, routed)           0.108     1.785    auto_driver/M_counter_q_reg_n_0_[23]
    SLICE_X63Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  auto_driver/M_counter_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    auto_driver/M_counter_q_reg[20]_i_1_n_4
    SLICE_X63Y57         FDRE                                         r  auto_driver/M_counter_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.862     2.052    auto_driver/CLK
    SLICE_X63Y57         FDRE                                         r  auto_driver/M_counter_q_reg[23]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X63Y57         FDRE (Hold_fdre_C_D)         0.105     1.641    auto_driver/M_counter_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 auto_driver/M_counter_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_driver/M_counter_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.592     1.536    auto_driver/CLK
    SLICE_X63Y58         FDRE                                         r  auto_driver/M_counter_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  auto_driver/M_counter_q_reg[27]/Q
                         net (fo=1, routed)           0.108     1.785    auto_driver/M_counter_q_reg_n_0_[27]
    SLICE_X63Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  auto_driver/M_counter_q_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    auto_driver/M_counter_q_reg[24]_i_1_n_4
    SLICE_X63Y58         FDRE                                         r  auto_driver/M_counter_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.862     2.052    auto_driver/CLK
    SLICE_X63Y58         FDRE                                         r  auto_driver/M_counter_q_reg[27]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X63Y58         FDRE (Hold_fdre_C_D)         0.105     1.641    auto_driver/M_counter_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 auto_driver/M_counter_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_driver/M_counter_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.593     1.537    auto_driver/CLK
    SLICE_X63Y54         FDRE                                         r  auto_driver/M_counter_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  auto_driver/M_counter_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.786    auto_driver/M_counter_q_reg_n_0_[11]
    SLICE_X63Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.894 r  auto_driver/M_counter_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    auto_driver/M_counter_q_reg[8]_i_1_n_4
    SLICE_X63Y54         FDRE                                         r  auto_driver/M_counter_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.863     2.053    auto_driver/CLK
    SLICE_X63Y54         FDRE                                         r  auto_driver/M_counter_q_reg[11]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X63Y54         FDRE (Hold_fdre_C_D)         0.105     1.642    auto_driver/M_counter_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 auto_driver/M_counter_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_driver/M_counter_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.593     1.537    auto_driver/CLK
    SLICE_X63Y55         FDRE                                         r  auto_driver/M_counter_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  auto_driver/M_counter_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.786    auto_driver/M_counter_q_reg_n_0_[15]
    SLICE_X63Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.894 r  auto_driver/M_counter_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    auto_driver/M_counter_q_reg[12]_i_1_n_4
    SLICE_X63Y55         FDRE                                         r  auto_driver/M_counter_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.863     2.053    auto_driver/CLK
    SLICE_X63Y55         FDRE                                         r  auto_driver/M_counter_q_reg[15]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X63Y55         FDRE (Hold_fdre_C_D)         0.105     1.642    auto_driver/M_counter_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 auto_driver/M_counter_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_driver/M_counter_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.593     1.537    auto_driver/CLK
    SLICE_X63Y56         FDRE                                         r  auto_driver/M_counter_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  auto_driver/M_counter_q_reg[19]/Q
                         net (fo=1, routed)           0.108     1.786    auto_driver/M_counter_q_reg_n_0_[19]
    SLICE_X63Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.894 r  auto_driver/M_counter_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    auto_driver/M_counter_q_reg[16]_i_1_n_4
    SLICE_X63Y56         FDRE                                         r  auto_driver/M_counter_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.863     2.053    auto_driver/CLK
    SLICE_X63Y56         FDRE                                         r  auto_driver/M_counter_q_reg[19]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X63Y56         FDRE (Hold_fdre_C_D)         0.105     1.642    auto_driver/M_counter_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 auto_driver/M_counter_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_driver/M_counter_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.594     1.538    auto_driver/CLK
    SLICE_X63Y52         FDRE                                         r  auto_driver/M_counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  auto_driver/M_counter_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.787    auto_driver/M_counter_q_reg_n_0_[3]
    SLICE_X63Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.895 r  auto_driver/M_counter_q_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.895    auto_driver/M_counter_q_reg[0]_i_2_n_4
    SLICE_X63Y52         FDRE                                         r  auto_driver/M_counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.864     2.054    auto_driver/CLK
    SLICE_X63Y52         FDRE                                         r  auto_driver/M_counter_q_reg[3]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X63Y52         FDRE (Hold_fdre_C_D)         0.105     1.643    auto_driver/M_counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 auto_driver/M_counter_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_driver/M_counter_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.593     1.537    auto_driver/CLK
    SLICE_X63Y53         FDRE                                         r  auto_driver/M_counter_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  auto_driver/M_counter_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.786    auto_driver/M_counter_q_reg_n_0_[7]
    SLICE_X63Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.894 r  auto_driver/M_counter_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    auto_driver/M_counter_q_reg[4]_i_1_n_4
    SLICE_X63Y53         FDRE                                         r  auto_driver/M_counter_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.863     2.053    auto_driver/CLK
    SLICE_X63Y53         FDRE                                         r  auto_driver/M_counter_q_reg[7]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X63Y53         FDRE (Hold_fdre_C_D)         0.105     1.642    auto_driver/M_counter_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y52   auto_driver/M_counter_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y54   auto_driver/M_counter_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y54   auto_driver/M_counter_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y55   auto_driver/M_counter_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y55   auto_driver/M_counter_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y55   auto_driver/M_counter_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y55   auto_driver/M_counter_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y56   auto_driver/M_counter_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y56   auto_driver/M_counter_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y52   auto_driver/M_counter_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y54   auto_driver/M_counter_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y54   auto_driver/M_counter_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y55   auto_driver/M_counter_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y55   auto_driver/M_counter_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y55   auto_driver/M_counter_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y55   auto_driver/M_counter_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y56   auto_driver/M_counter_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y56   auto_driver/M_counter_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y56   auto_driver/M_counter_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y54   auto_driver/M_counter_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y54   auto_driver/M_counter_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y55   auto_driver/M_counter_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y55   auto_driver/M_counter_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y55   auto_driver/M_counter_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y55   auto_driver/M_counter_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y56   auto_driver/M_counter_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y56   auto_driver/M_counter_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y56   auto_driver/M_counter_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y56   auto_driver/M_counter_q_reg[19]/C



