#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Mar 22 01:06:48 2022
# Process ID: 69208
# Current directory: D:/Code Try/CODExperiment/Lab1/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent73028 D:\Code Try\CODExperiment\Lab1\project_1\project_1.xpr
# Log file: D:/Code Try/CODExperiment/Lab1/project_1/vivado.log
# Journal file: D:/Code Try/CODExperiment/Lab1/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Code Try/CODExperiment/Lab1/project_1/project_1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 681.465 ; gain = 63.508
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALUtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALUtb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 8712c10db89540a68d4ee367ff9e0cff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALUtb_behav xil_defaultlib.ALUtb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8712c10db89540a68d4ee367ff9e0cff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALUtb_behav xil_defaultlib.ALUtb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/ALU.v" Line 1. Module alu(WIDTH=6) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu(WIDTH=6)
Compiling module xil_defaultlib.ALUtb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALUtb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALUtb_behav -key {Behavioral:sim_1:Functional:ALUtb} -tclbatch {ALUtb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source ALUtb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 320 ns : File "D:/Code Try/CODExperiment/Lab1/project_1/project_1.srcs/sim_1/new/ALUtb.v" Line 43
xsim: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 768.344 ; gain = 28.098
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALUtb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 768.344 ; gain = 28.098
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALUtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xvlog --incr --relax -prj ALUtb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/project_1/project_1.srcs/sim_1/new/ALUtb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUtb
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALUtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALUtb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/project_1/project_1.srcs/sim_1/new/ALUtb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUtb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 8712c10db89540a68d4ee367ff9e0cff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALUtb_behav xil_defaultlib.ALUtb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8712c10db89540a68d4ee367ff9e0cff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALUtb_behav xil_defaultlib.ALUtb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/ALU.v" Line 1. Module alu(WIDTH=6) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu(WIDTH=6)
Compiling module xil_defaultlib.ALUtb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALUtb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALUtb_behav -key {Behavioral:sim_1:Functional:ALUtb} -tclbatch {ALUtb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source ALUtb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 320 ns : File "D:/Code Try/CODExperiment/Lab1/project_1/project_1.srcs/sim_1/new/ALUtb.v" Line 43
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 780.324 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALUtb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 780.324 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALUtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALUtb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/project_1/project_1.srcs/sim_1/new/ALUtb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUtb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 8712c10db89540a68d4ee367ff9e0cff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALUtb_behav xil_defaultlib.ALUtb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8712c10db89540a68d4ee367ff9e0cff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALUtb_behav xil_defaultlib.ALUtb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/ALU.v" Line 1. Module alu(WIDTH=6) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu(WIDTH=6)
Compiling module xil_defaultlib.ALUtb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALUtb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALUtb_behav -key {Behavioral:sim_1:Functional:ALUtb} -tclbatch {ALUtb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source ALUtb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 320 ns : File "D:/Code Try/CODExperiment/Lab1/project_1/project_1.srcs/sim_1/new/ALUtb.v" Line 43
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALUtb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 847.109 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALUtb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALUtb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/project_1/project_1.srcs/sim_1/new/ALUtb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUtb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 8712c10db89540a68d4ee367ff9e0cff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALUtb_behav xil_defaultlib.ALUtb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8712c10db89540a68d4ee367ff9e0cff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALUtb_behav xil_defaultlib.ALUtb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/ALU.v" Line 1. Module alu(WIDTH=6) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu(WIDTH=6)
Compiling module xil_defaultlib.ALUtb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALUtb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALUtb_behav -key {Behavioral:sim_1:Functional:ALUtb} -tclbatch {ALUtb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source ALUtb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 320 ns : File "D:/Code Try/CODExperiment/Lab1/project_1/project_1.srcs/sim_1/new/ALUtb.v" Line 43
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALUtb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1224.844 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: alu3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'get_msg_config' was cancelled
INFO: [Common 17-344] 'source' was cancelled
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1224.844 ; gain = 0.000
INFO: [Common 17-344] 'synth_design' was cancelled
set_property top alu2 [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: alu2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1260.773 ; gain = 35.930
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu2' [D:/Code Try/CODExperiment/Lab1/ALU2.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Code Try/CODExperiment/Lab1/ALU.v:1]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Code Try/CODExperiment/Lab1/ALU.v:14]
INFO: [Synth 8-6155] done synthesizing module 'alu' (1#1) [D:/Code Try/CODExperiment/Lab1/ALU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu2' (2#1) [D:/Code Try/CODExperiment/Lab1/ALU2.v:1]
WARNING: [Synth 8-3331] design alu2 has unconnected port LED[12]
WARNING: [Synth 8-3331] design alu2 has unconnected port LED[11]
WARNING: [Synth 8-3331] design alu2 has unconnected port LED[10]
WARNING: [Synth 8-3331] design alu2 has unconnected port LED[9]
WARNING: [Synth 8-3331] design alu2 has unconnected port LED[8]
WARNING: [Synth 8-3331] design alu2 has unconnected port LED[7]
WARNING: [Synth 8-3331] design alu2 has unconnected port LED[6]
WARNING: [Synth 8-3331] design alu2 has unconnected port SW[12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1299.715 ; gain = 74.871
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1299.715 ; gain = 74.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1299.715 ; gain = 74.871
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Code Try/CODExperiment/Lab1/ALU.xdc]
Finished Parsing XDC File [D:/Code Try/CODExperiment/Lab1/ALU.xdc]
Parsing XDC File [D:/Code Try/CODExperiment/Lab1/FSL.xdc]
Finished Parsing XDC File [D:/Code Try/CODExperiment/Lab1/FSL.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1423.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1455.359 ; gain = 230.516
8 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1455.359 ; gain = 230.516
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1470.012 ; gain = 14.652
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu2' [D:/Code Try/CODExperiment/Lab1/ALU2.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Code Try/CODExperiment/Lab1/ALU.v:1]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Code Try/CODExperiment/Lab1/ALU.v:14]
INFO: [Synth 8-6155] done synthesizing module 'alu' (1#1) [D:/Code Try/CODExperiment/Lab1/ALU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu2' (2#1) [D:/Code Try/CODExperiment/Lab1/ALU2.v:1]
WARNING: [Synth 8-3331] design alu2 has unconnected port LED[12]
WARNING: [Synth 8-3331] design alu2 has unconnected port LED[11]
WARNING: [Synth 8-3331] design alu2 has unconnected port LED[10]
WARNING: [Synth 8-3331] design alu2 has unconnected port LED[9]
WARNING: [Synth 8-3331] design alu2 has unconnected port LED[8]
WARNING: [Synth 8-3331] design alu2 has unconnected port LED[7]
WARNING: [Synth 8-3331] design alu2 has unconnected port LED[6]
WARNING: [Synth 8-3331] design alu2 has unconnected port SW[12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1503.414 ; gain = 48.055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1526.320 ; gain = 70.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1526.320 ; gain = 70.961
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Code Try/CODExperiment/Lab1/ALU.xdc]
Finished Parsing XDC File [D:/Code Try/CODExperiment/Lab1/ALU.xdc]
Parsing XDC File [D:/Code Try/CODExperiment/Lab1/FSL.xdc]
Finished Parsing XDC File [D:/Code Try/CODExperiment/Lab1/FSL.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1526.320 ; gain = 70.961
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Code Try/CODExperiment/Lab1/ALU.xdc]
Finished Parsing XDC File [D:/Code Try/CODExperiment/Lab1/ALU.xdc]
Parsing XDC File [D:/Code Try/CODExperiment/Lab1/FSL.xdc]
Finished Parsing XDC File [D:/Code Try/CODExperiment/Lab1/FSL.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1614.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Code Try/CODExperiment/Lab1/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Mar 22 13:36:56 2022] Launched synth_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab1/project_1/project_1.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: alu2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2027.395 ; gain = 55.930
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu2' [D:/Code Try/CODExperiment/Lab1/ALU2.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Code Try/CODExperiment/Lab1/ALU.v:1]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Code Try/CODExperiment/Lab1/ALU.v:14]
INFO: [Synth 8-6155] done synthesizing module 'alu' (1#1) [D:/Code Try/CODExperiment/Lab1/ALU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu2' (2#1) [D:/Code Try/CODExperiment/Lab1/ALU2.v:1]
WARNING: [Synth 8-3331] design alu2 has unconnected port LED[12]
WARNING: [Synth 8-3331] design alu2 has unconnected port LED[11]
WARNING: [Synth 8-3331] design alu2 has unconnected port LED[10]
WARNING: [Synth 8-3331] design alu2 has unconnected port LED[9]
WARNING: [Synth 8-3331] design alu2 has unconnected port LED[8]
WARNING: [Synth 8-3331] design alu2 has unconnected port LED[7]
WARNING: [Synth 8-3331] design alu2 has unconnected port LED[6]
WARNING: [Synth 8-3331] design alu2 has unconnected port SW[12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2051.180 ; gain = 79.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2075.074 ; gain = 103.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2075.074 ; gain = 103.609
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Code Try/CODExperiment/Lab1/ALU.xdc]
Finished Parsing XDC File [D:/Code Try/CODExperiment/Lab1/ALU.xdc]
Parsing XDC File [D:/Code Try/CODExperiment/Lab1/FSL.xdc]
Finished Parsing XDC File [D:/Code Try/CODExperiment/Lab1/FSL.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2185.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2185.129 ; gain = 213.664
8 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2185.129 ; gain = 213.664
current_design synth_1
report_utilization -name utilization_2
refresh_design
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Code Try/CODExperiment/Lab1/ALU.xdc]
Finished Parsing XDC File [D:/Code Try/CODExperiment/Lab1/ALU.xdc]
Parsing XDC File [D:/Code Try/CODExperiment/Lab1/FSL.xdc]
Finished Parsing XDC File [D:/Code Try/CODExperiment/Lab1/FSL.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
current_design rtl_1
set_property top alu3 [current_fileset]
update_compile_order -fileset sources_1
set_property top alu2 [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Code Try/CODExperiment/Lab1/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Mar 22 13:42:02 2022] Launched synth_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab1/project_1/project_1.runs/synth_1/runme.log
[Tue Mar 22 13:42:02 2022] Launched impl_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab1/project_1/project_1.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2458.211 ; gain = 23.789
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu2' [D:/Code Try/CODExperiment/Lab1/ALU2.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Code Try/CODExperiment/Lab1/ALU.v:1]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Code Try/CODExperiment/Lab1/ALU.v:14]
INFO: [Synth 8-6155] done synthesizing module 'alu' (1#1) [D:/Code Try/CODExperiment/Lab1/ALU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu2' (2#1) [D:/Code Try/CODExperiment/Lab1/ALU2.v:1]
WARNING: [Synth 8-3331] design alu2 has unconnected port LED[12]
WARNING: [Synth 8-3331] design alu2 has unconnected port LED[11]
WARNING: [Synth 8-3331] design alu2 has unconnected port LED[10]
WARNING: [Synth 8-3331] design alu2 has unconnected port LED[9]
WARNING: [Synth 8-3331] design alu2 has unconnected port LED[8]
WARNING: [Synth 8-3331] design alu2 has unconnected port LED[7]
WARNING: [Synth 8-3331] design alu2 has unconnected port LED[6]
WARNING: [Synth 8-3331] design alu2 has unconnected port SW[12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2478.359 ; gain = 43.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2502.250 ; gain = 67.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2502.250 ; gain = 67.828
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Code Try/CODExperiment/Lab1/ALU.xdc]
Finished Parsing XDC File [D:/Code Try/CODExperiment/Lab1/ALU.xdc]
Parsing XDC File [D:/Code Try/CODExperiment/Lab1/FSL.xdc]
Finished Parsing XDC File [D:/Code Try/CODExperiment/Lab1/FSL.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2577.613 ; gain = 143.191
set_property top fls2 [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Code Try/CODExperiment/Lab1/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Mar 22 13:44:55 2022] Launched synth_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab1/project_1/project_1.runs/synth_1/runme.log
[Tue Mar 22 13:44:55 2022] Launched impl_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab1/project_1/project_1.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2577.613 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fls2' [D:/Code Try/CODExperiment/Lab1/FSL2.v:1]
INFO: [Synth 8-6157] synthesizing module 'IP' [D:/Code Try/CODExperiment/Lab1/InputProcessing.v:29]
INFO: [Synth 8-6157] synthesizing module 'jitter_clr' [D:/Code Try/CODExperiment/Lab1/InputProcessing.v:1]
INFO: [Synth 8-6155] done synthesizing module 'jitter_clr' (1#1) [D:/Code Try/CODExperiment/Lab1/InputProcessing.v:1]
INFO: [Synth 8-6157] synthesizing module 'signal_edge' [D:/Code Try/CODExperiment/Lab1/InputProcessing.v:17]
INFO: [Synth 8-6155] done synthesizing module 'signal_edge' (2#1) [D:/Code Try/CODExperiment/Lab1/InputProcessing.v:17]
INFO: [Synth 8-6155] done synthesizing module 'IP' (3#1) [D:/Code Try/CODExperiment/Lab1/InputProcessing.v:29]
INFO: [Synth 8-6157] synthesizing module 'fls' [D:/Code Try/CODExperiment/Lab1/FSL.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Code Try/CODExperiment/Lab1/ALU.v:1]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Code Try/CODExperiment/Lab1/ALU.v:14]
INFO: [Synth 8-6155] done synthesizing module 'alu' (4#1) [D:/Code Try/CODExperiment/Lab1/ALU.v:1]
WARNING: [Synth 8-7023] instance 'alu' of module 'alu' has 5 connections declared, but only 4 given [D:/Code Try/CODExperiment/Lab1/FSL.v:47]
INFO: [Synth 8-6155] done synthesizing module 'fls' (5#1) [D:/Code Try/CODExperiment/Lab1/FSL.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fls2' (6#1) [D:/Code Try/CODExperiment/Lab1/FSL2.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2577.613 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2577.613 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2577.613 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Code Try/CODExperiment/Lab1/ALU.xdc]
Finished Parsing XDC File [D:/Code Try/CODExperiment/Lab1/ALU.xdc]
Parsing XDC File [D:/Code Try/CODExperiment/Lab1/FSL.xdc]
Finished Parsing XDC File [D:/Code Try/CODExperiment/Lab1/FSL.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2584.414 ; gain = 6.801
set_property top alu3 [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2584.414 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'alu3' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2584.414 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
refresh_design
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Code Try/CODExperiment/Lab1/ALU3_32bits.v:74]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2584.414 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu3' [D:/Code Try/CODExperiment/Lab1/ALU3_32bits.v:1]
INFO: [Synth 8-6157] synthesizing module 'IP' [D:/Code Try/CODExperiment/Lab1/InputProcessing.v:29]
INFO: [Synth 8-6157] synthesizing module 'jitter_clr' [D:/Code Try/CODExperiment/Lab1/InputProcessing.v:1]
INFO: [Synth 8-6155] done synthesizing module 'jitter_clr' (1#1) [D:/Code Try/CODExperiment/Lab1/InputProcessing.v:1]
INFO: [Synth 8-6157] synthesizing module 'signal_edge' [D:/Code Try/CODExperiment/Lab1/InputProcessing.v:17]
INFO: [Synth 8-6155] done synthesizing module 'signal_edge' (2#1) [D:/Code Try/CODExperiment/Lab1/InputProcessing.v:17]
INFO: [Synth 8-6155] done synthesizing module 'IP' (3#1) [D:/Code Try/CODExperiment/Lab1/InputProcessing.v:29]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Code Try/CODExperiment/Lab1/ALU.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Code Try/CODExperiment/Lab1/ALU.v:14]
INFO: [Synth 8-6155] done synthesizing module 'alu' (4#1) [D:/Code Try/CODExperiment/Lab1/ALU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu3' (5#1) [D:/Code Try/CODExperiment/Lab1/ALU3_32bits.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2584.414 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2584.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2584.414 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Code Try/CODExperiment/Lab1/ALU.xdc]
Finished Parsing XDC File [D:/Code Try/CODExperiment/Lab1/ALU.xdc]
Parsing XDC File [D:/Code Try/CODExperiment/Lab1/FSL.xdc]
Finished Parsing XDC File [D:/Code Try/CODExperiment/Lab1/FSL.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2607.402 ; gain = 22.988
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project {D:/Code Try/CODExperiment/Lab1/project_1/project_1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: alu3
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Code Try/CODExperiment/Lab1/ALU3_32bits.v:74]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2607.402 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu3' [D:/Code Try/CODExperiment/Lab1/ALU3_32bits.v:1]
INFO: [Synth 8-6157] synthesizing module 'IP' [D:/Code Try/CODExperiment/Lab1/InputProcessing.v:29]
INFO: [Synth 8-6157] synthesizing module 'jitter_clr' [D:/Code Try/CODExperiment/Lab1/InputProcessing.v:1]
INFO: [Synth 8-6155] done synthesizing module 'jitter_clr' (1#1) [D:/Code Try/CODExperiment/Lab1/InputProcessing.v:1]
INFO: [Synth 8-6157] synthesizing module 'signal_edge' [D:/Code Try/CODExperiment/Lab1/InputProcessing.v:17]
INFO: [Synth 8-6155] done synthesizing module 'signal_edge' (2#1) [D:/Code Try/CODExperiment/Lab1/InputProcessing.v:17]
INFO: [Synth 8-6155] done synthesizing module 'IP' (3#1) [D:/Code Try/CODExperiment/Lab1/InputProcessing.v:29]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Code Try/CODExperiment/Lab1/ALU.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Code Try/CODExperiment/Lab1/ALU.v:14]
INFO: [Synth 8-6155] done synthesizing module 'alu' (4#1) [D:/Code Try/CODExperiment/Lab1/ALU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu3' (5#1) [D:/Code Try/CODExperiment/Lab1/ALU3_32bits.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2607.402 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2607.402 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2607.402 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Code Try/CODExperiment/Lab1/ALU.xdc]
Finished Parsing XDC File [D:/Code Try/CODExperiment/Lab1/ALU.xdc]
Parsing XDC File [D:/Code Try/CODExperiment/Lab1/FSL.xdc]
Finished Parsing XDC File [D:/Code Try/CODExperiment/Lab1/FSL.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2607.402 ; gain = 0.000
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2607.402 ; gain = 0.000
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Code Try/CODExperiment/Lab1/ALU.xdc]
Finished Parsing XDC File [D:/Code Try/CODExperiment/Lab1/ALU.xdc]
Parsing XDC File [D:/Code Try/CODExperiment/Lab1/FSL.xdc]
Finished Parsing XDC File [D:/Code Try/CODExperiment/Lab1/FSL.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
report_utilization -name utilization_2
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Mar 22 13:52:55 2022] Launched synth_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab1/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
close_design
launch_runs synth_1 -jobs 6
[Tue Mar 22 13:53:09 2022] Launched synth_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab1/project_1/project_1.runs/synth_1/runme.log
close_project
open_project {D:/Code Try/CODExperiment/Lab1/project_1/project_1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 6
[Tue Mar 22 13:54:39 2022] Launched impl_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab1/project_1/project_1.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Code Try/CODExperiment/Lab1/ALU.xdc]
Finished Parsing XDC File [D:/Code Try/CODExperiment/Lab1/ALU.xdc]
Parsing XDC File [D:/Code Try/CODExperiment/Lab1/FSL.xdc]
Finished Parsing XDC File [D:/Code Try/CODExperiment/Lab1/FSL.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Mar 22 13:56:57 2022] Launched impl_1...
Run output will be captured here: D:/Code Try/CODExperiment/Lab1/project_1/project_1.runs/impl_1/runme.log
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: alu3
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Code Try/CODExperiment/Lab1/ALU3_32bits.v:74]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2607.402 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu3' [D:/Code Try/CODExperiment/Lab1/ALU3_32bits.v:1]
INFO: [Synth 8-6157] synthesizing module 'IP' [D:/Code Try/CODExperiment/Lab1/InputProcessing.v:29]
INFO: [Synth 8-6157] synthesizing module 'jitter_clr' [D:/Code Try/CODExperiment/Lab1/InputProcessing.v:1]
INFO: [Synth 8-6155] done synthesizing module 'jitter_clr' (1#1) [D:/Code Try/CODExperiment/Lab1/InputProcessing.v:1]
INFO: [Synth 8-6157] synthesizing module 'signal_edge' [D:/Code Try/CODExperiment/Lab1/InputProcessing.v:17]
INFO: [Synth 8-6155] done synthesizing module 'signal_edge' (2#1) [D:/Code Try/CODExperiment/Lab1/InputProcessing.v:17]
INFO: [Synth 8-6155] done synthesizing module 'IP' (3#1) [D:/Code Try/CODExperiment/Lab1/InputProcessing.v:29]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Code Try/CODExperiment/Lab1/ALU.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Code Try/CODExperiment/Lab1/ALU.v:14]
INFO: [Synth 8-6155] done synthesizing module 'alu' (4#1) [D:/Code Try/CODExperiment/Lab1/ALU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu3' (5#1) [D:/Code Try/CODExperiment/Lab1/ALU3_32bits.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2607.402 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2607.402 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2607.402 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Code Try/CODExperiment/Lab1/ALU.xdc]
Finished Parsing XDC File [D:/Code Try/CODExperiment/Lab1/ALU.xdc]
Parsing XDC File [D:/Code Try/CODExperiment/Lab1/FSL.xdc]
Finished Parsing XDC File [D:/Code Try/CODExperiment/Lab1/FSL.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2607.402 ; gain = 0.000
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2607.402 ; gain = 0.000
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF974A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3246.910 ; gain = 639.508
set_property PROGRAM.FILE {D:\Code Try\CODExperiment\Lab1\bits\alu3.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Code Try/CODExperiment/Lab1/bits/alu2.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Code Try/CODExperiment/Lab1/bits/fls2.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Code Try/CODExperiment/Lab1/bits/alu3.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292ABF974A
close_hw
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {D:/Code Try/CODExperiment/Lab1/project_1/project_1.srcs/sim_1/new/FSLTB.v} w ]
add_files -fileset sim_1 {{D:/Code Try/CODExperiment/Lab1/project_1/project_1.srcs/sim_1/new/FSLTB.v}}
update_compile_order -fileset sim_1
set_property top FSLTB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSLTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSLTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/project_1/project_1.srcs/sim_1/new/FSLTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSLTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 8712c10db89540a68d4ee367ff9e0cff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSLTB_behav xil_defaultlib.FSLTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8712c10db89540a68d4ee367ff9e0cff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSLTB_behav xil_defaultlib.FSLTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/ALU.v" Line 1. Module alu(WIDTH=6) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu(WIDTH=6)
Compiling module xil_defaultlib.FSLTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSLTB_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Code -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "D:/Code" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 22 21:46:39 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FSLTB_behav -key {Behavioral:sim_1:Functional:FSLTB} -tclbatch {FSLTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source FSLTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 320 ns : File "D:/Code Try/CODExperiment/Lab1/project_1/project_1.srcs/sim_1/new/FSLTB.v" Line 114
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FSLTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3298.027 ; gain = 9.707
export_ip_user_files -of_objects  [get_files {{D:/Code Try/CODExperiment/Lab1/project_1/project_1.srcs/sim_1/new/ALUtb.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{D:/Code Try/CODExperiment/Lab1/project_1/project_1.srcs/sim_1/new/ALUtb.v}}
file delete -force {D:/Code Try/CODExperiment/Lab1/project_1/project_1.srcs/sim_1/new/ALUtb.v}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSLTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSLTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/project_1/project_1.srcs/sim_1/new/FSLTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSLTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 8712c10db89540a68d4ee367ff9e0cff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSLTB_behav xil_defaultlib.FSLTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8712c10db89540a68d4ee367ff9e0cff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSLTB_behav xil_defaultlib.FSLTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/ALU.v" Line 1. Module alu(WIDTH=6) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu(WIDTH=6)
Compiling module xil_defaultlib.FSLTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSLTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FSLTB_behav -key {Behavioral:sim_1:Functional:FSLTB} -tclbatch {FSLTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source FSLTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 320 ns : File "D:/Code Try/CODExperiment/Lab1/project_1/project_1.srcs/sim_1/new/FSLTB.v" Line 114
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FSLTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3298.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSLTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSLTB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 8712c10db89540a68d4ee367ff9e0cff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSLTB_behav xil_defaultlib.FSLTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8712c10db89540a68d4ee367ff9e0cff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSLTB_behav xil_defaultlib.FSLTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FSLTB_behav -key {Behavioral:sim_1:Functional:FSLTB} -tclbatch {FSLTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source FSLTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 320 ns : File "D:/Code Try/CODExperiment/Lab1/project_1/project_1.srcs/sim_1/new/FSLTB.v" Line 114
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FSLTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3298.027 ; gain = 0.000
set_property top tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
boost::filesystem::remove: : "D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
boost::filesystem::remove: : "D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
boost::filesystem::remove: : "D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
boost::filesystem::remove: : "D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim/simulate.log"
set_property top FSLTB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSLTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSLTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/FSL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fls
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/FSL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fls2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/InputProcessing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jitter_clr
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-311] analyzing module IP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/project_1/project_1.srcs/sim_1/new/FSLTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSLTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 8712c10db89540a68d4ee367ff9e0cff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSLTB_behav xil_defaultlib.FSLTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8712c10db89540a68d4ee367ff9e0cff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSLTB_behav xil_defaultlib.FSLTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/FSL2.v" Line 1. Module fls2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/InputProcessing.v" Line 29. Module IP doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/InputProcessing.v" Line 1. Module jitter_clr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/InputProcessing.v" Line 17. Module signal_edge doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/FSL.v" Line 1. Module fls doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/ALU.v" Line 1. Module alu(WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.jitter_clr
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.IP
Compiling module xil_defaultlib.alu(WIDTH=16)
Compiling module xil_defaultlib.fls
Compiling module xil_defaultlib.fls2
Compiling module xil_defaultlib.FSLTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSLTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FSLTB_behav -key {Behavioral:sim_1:Functional:FSLTB} -tclbatch {FSLTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source FSLTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FSLTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3300.082 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSLTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSLTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/FSL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fls
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/FSL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fls2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/InputProcessing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jitter_clr
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-311] analyzing module IP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/project_1/project_1.srcs/sim_1/new/FSLTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSLTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 8712c10db89540a68d4ee367ff9e0cff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSLTB_behav xil_defaultlib.FSLTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8712c10db89540a68d4ee367ff9e0cff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSLTB_behav xil_defaultlib.FSLTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/FSL2.v" Line 1. Module fls2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/InputProcessing.v" Line 29. Module IP doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/InputProcessing.v" Line 1. Module jitter_clr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/InputProcessing.v" Line 17. Module signal_edge doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/FSL.v" Line 1. Module fls doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/ALU.v" Line 1. Module alu(WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.jitter_clr
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.IP
Compiling module xil_defaultlib.alu(WIDTH=16)
Compiling module xil_defaultlib.fls
Compiling module xil_defaultlib.fls2
Compiling module xil_defaultlib.FSLTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSLTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FSLTB_behav -key {Behavioral:sim_1:Functional:FSLTB} -tclbatch {FSLTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source FSLTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FSLTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3304.062 ; gain = 3.762
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSLTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSLTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/FSL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fls
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/FSL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fls2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/InputProcessing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jitter_clr
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-311] analyzing module IP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/project_1/project_1.srcs/sim_1/new/FSLTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSLTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 8712c10db89540a68d4ee367ff9e0cff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSLTB_behav xil_defaultlib.FSLTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8712c10db89540a68d4ee367ff9e0cff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSLTB_behav xil_defaultlib.FSLTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/FSL2.v" Line 1. Module fls2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/InputProcessing.v" Line 29. Module IP doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/InputProcessing.v" Line 1. Module jitter_clr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/InputProcessing.v" Line 17. Module signal_edge doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/FSL.v" Line 1. Module fls doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/ALU.v" Line 1. Module alu(WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.jitter_clr
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.IP
Compiling module xil_defaultlib.alu(WIDTH=16)
Compiling module xil_defaultlib.fls
Compiling module xil_defaultlib.fls2
Compiling module xil_defaultlib.FSLTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSLTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FSLTB_behav -key {Behavioral:sim_1:Functional:FSLTB} -tclbatch {FSLTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source FSLTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FSLTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3304.062 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSLTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSLTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/FSL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fls
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/FSL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fls2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/InputProcessing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jitter_clr
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-311] analyzing module IP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/project_1/project_1.srcs/sim_1/new/FSLTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSLTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 8712c10db89540a68d4ee367ff9e0cff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSLTB_behav xil_defaultlib.FSLTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8712c10db89540a68d4ee367ff9e0cff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSLTB_behav xil_defaultlib.FSLTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/FSL2.v" Line 1. Module fls2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/InputProcessing.v" Line 29. Module IP doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/InputProcessing.v" Line 1. Module jitter_clr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/InputProcessing.v" Line 17. Module signal_edge doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/FSL.v" Line 1. Module fls doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/ALU.v" Line 1. Module alu(WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.jitter_clr
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.IP
Compiling module xil_defaultlib.alu(WIDTH=16)
Compiling module xil_defaultlib.fls
Compiling module xil_defaultlib.fls2
Compiling module xil_defaultlib.FSLTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSLTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FSLTB_behav -key {Behavioral:sim_1:Functional:FSLTB} -tclbatch {FSLTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source FSLTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FSLTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3304.062 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSLTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSLTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/FSL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fls
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/FSL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fls2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/InputProcessing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jitter_clr
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-311] analyzing module IP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/project_1/project_1.srcs/sim_1/new/FSLTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSLTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 8712c10db89540a68d4ee367ff9e0cff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSLTB_behav xil_defaultlib.FSLTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8712c10db89540a68d4ee367ff9e0cff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSLTB_behav xil_defaultlib.FSLTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/FSL2.v" Line 1. Module fls2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/InputProcessing.v" Line 29. Module IP doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/InputProcessing.v" Line 1. Module jitter_clr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/InputProcessing.v" Line 17. Module signal_edge doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/FSL.v" Line 1. Module fls doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/ALU.v" Line 1. Module alu(WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.jitter_clr
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.IP
Compiling module xil_defaultlib.alu(WIDTH=16)
Compiling module xil_defaultlib.fls
Compiling module xil_defaultlib.fls2
Compiling module xil_defaultlib.FSLTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSLTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FSLTB_behav -key {Behavioral:sim_1:Functional:FSLTB} -tclbatch {FSLTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source FSLTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FSLTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3304.062 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSLTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSLTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/FSL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fls
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/FSL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fls2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/InputProcessing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jitter_clr
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-311] analyzing module IP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/project_1/project_1.srcs/sim_1/new/FSLTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSLTB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 8712c10db89540a68d4ee367ff9e0cff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSLTB_behav xil_defaultlib.FSLTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8712c10db89540a68d4ee367ff9e0cff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSLTB_behav xil_defaultlib.FSLTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/FSL2.v" Line 1. Module fls2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/InputProcessing.v" Line 29. Module IP doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/InputProcessing.v" Line 1. Module jitter_clr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/InputProcessing.v" Line 17. Module signal_edge doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/FSL.v" Line 1. Module fls doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/ALU.v" Line 1. Module alu(WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.jitter_clr
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.IP
Compiling module xil_defaultlib.alu(WIDTH=16)
Compiling module xil_defaultlib.fls
Compiling module xil_defaultlib.fls2
Compiling module xil_defaultlib.FSLTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSLTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FSLTB_behav -key {Behavioral:sim_1:Functional:FSLTB} -tclbatch {FSLTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source FSLTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FSLTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3306.805 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FSLTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FSLTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/FSL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fls
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/FSL2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fls2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/InputProcessing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jitter_clr
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-311] analyzing module IP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab1/project_1/project_1.srcs/sim_1/new/FSLTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSLTB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 8712c10db89540a68d4ee367ff9e0cff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSLTB_behav xil_defaultlib.FSLTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8712c10db89540a68d4ee367ff9e0cff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSLTB_behav xil_defaultlib.FSLTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/FSL2.v" Line 1. Module fls2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/InputProcessing.v" Line 29. Module IP doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/InputProcessing.v" Line 1. Module jitter_clr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/InputProcessing.v" Line 17. Module signal_edge doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/FSL.v" Line 1. Module fls doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab1/ALU.v" Line 1. Module alu(WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.jitter_clr
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.IP
Compiling module xil_defaultlib.alu(WIDTH=16)
Compiling module xil_defaultlib.fls
Compiling module xil_defaultlib.fls2
Compiling module xil_defaultlib.FSLTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSLTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Code Try/CODExperiment/Lab1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FSLTB_behav -key {Behavioral:sim_1:Functional:FSLTB} -tclbatch {FSLTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source FSLTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FSLTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3306.805 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 22 22:28:18 2022...
