#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr 12 19:50:57 2023
# Process ID: 19084
# Current directory: D:/mylinux/mycpu/sourecode/OX_SCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4172 D:\mylinux\mycpu\sourecode\OX_SCPU\OX_SCPU.xpr
# Log file: D:/mylinux/mycpu/sourecode/OX_SCPU/vivado.log
# Journal file: D:/mylinux/mycpu/sourecode/OX_SCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/mylinux/mycpu/sourecode/OX_SCPU/OX_SCPU.xpr
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  D:/mylinux/mycpu/ip [current_project]
update_ip_catalog
launch_simulation
source testbench_tb.tcl
run 10 us
close_sim
export_ip_user_files -of_objects  [get_files D:/mylinux/mycpu/sourecode/OExp02-IP2SOC/RAM_B.v] -no_script -reset -force -quiet
remove_files  D:/mylinux/mycpu/sourecode/OExp02-IP2SOC/RAM_B.v
export_ip_user_files -of_objects  [get_files D:/mylinux/mycpu/sourecode/OExp02-IP2SOC/RAM_B.edf] -no_script -reset -force -quiet
remove_files  D:/mylinux/mycpu/sourecode/OExp02-IP2SOC/RAM_B.edf
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name RAM_B
set_property -dict [list CONFIG.Component_Name {RAM_B} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {32} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/mylinux/mycpu/coe/rom.coe}] [get_ips RAM_B]
generate_target {instantiation_template} [get_files d:/mylinux/mycpu/sourecode/OX_SCPU/OX_SCPU.srcs/sources_1/ip/RAM_B/RAM_B.xci]
generate_target all [get_files  d:/mylinux/mycpu/sourecode/OX_SCPU/OX_SCPU.srcs/sources_1/ip/RAM_B/RAM_B.xci]
catch { config_ip_cache -export [get_ips -all RAM_B] }
export_ip_user_files -of_objects [get_files d:/mylinux/mycpu/sourecode/OX_SCPU/OX_SCPU.srcs/sources_1/ip/RAM_B/RAM_B.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/mylinux/mycpu/sourecode/OX_SCPU/OX_SCPU.srcs/sources_1/ip/RAM_B/RAM_B.xci]
launch_runs RAM_B_synth_1 -jobs 8
wait_on_run RAM_B_synth_1
export_simulation -of_objects [get_files d:/mylinux/mycpu/sourecode/OX_SCPU/OX_SCPU.srcs/sources_1/ip/RAM_B/RAM_B.xci] -directory D:/mylinux/mycpu/sourecode/OX_SCPU/OX_SCPU.ip_user_files/sim_scripts -ip_user_files_dir D:/mylinux/mycpu/sourecode/OX_SCPU/OX_SCPU.ip_user_files -ipstatic_source_dir D:/mylinux/mycpu/sourecode/OX_SCPU/OX_SCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/mylinux/mycpu/sourecode/OX_SCPU/OX_SCPU.cache/compile_simlib/modelsim} {questa=D:/mylinux/mycpu/sourecode/OX_SCPU/OX_SCPU.cache/compile_simlib/questa} {riviera=D:/mylinux/mycpu/sourecode/OX_SCPU/OX_SCPU.cache/compile_simlib/riviera} {activehdl=D:/mylinux/mycpu/sourecode/OX_SCPU/OX_SCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source testbench_tb.tcl
run 10 us
set_property -dict [list CONFIG.coefficient_file {D:/mylinux/mycpu/coe/mytest.coe}] [get_ips ROM_B]
set_property generate_synth_checkpoint true [get_files  D:/mylinux/mycpu/sourecode/OX_SCPU/OX_SCPU.srcs/sources_1/ip/ROM_B/ROM_B.xci]
generate_target all [get_files  D:/mylinux/mycpu/sourecode/OX_SCPU/OX_SCPU.srcs/sources_1/ip/ROM_B/ROM_B.xci]
catch { config_ip_cache -export [get_ips -all ROM_B] }
export_ip_user_files -of_objects [get_files D:/mylinux/mycpu/sourecode/OX_SCPU/OX_SCPU.srcs/sources_1/ip/ROM_B/ROM_B.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/mylinux/mycpu/sourecode/OX_SCPU/OX_SCPU.srcs/sources_1/ip/ROM_B/ROM_B.xci]
launch_runs ROM_B_synth_1 -jobs 8
wait_on_run ROM_B_synth_1
export_simulation -of_objects [get_files D:/mylinux/mycpu/sourecode/OX_SCPU/OX_SCPU.srcs/sources_1/ip/ROM_B/ROM_B.xci] -directory D:/mylinux/mycpu/sourecode/OX_SCPU/OX_SCPU.ip_user_files/sim_scripts -ip_user_files_dir D:/mylinux/mycpu/sourecode/OX_SCPU/OX_SCPU.ip_user_files -ipstatic_source_dir D:/mylinux/mycpu/sourecode/OX_SCPU/OX_SCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/mylinux/mycpu/sourecode/OX_SCPU/OX_SCPU.cache/compile_simlib/modelsim} {questa=D:/mylinux/mycpu/sourecode/OX_SCPU/OX_SCPU.cache/compile_simlib/questa} {riviera=D:/mylinux/mycpu/sourecode/OX_SCPU/OX_SCPU.cache/compile_simlib/riviera} {activehdl=D:/mylinux/mycpu/sourecode/OX_SCPU/OX_SCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
launch_simulation
launch_simulation
source testbench_tb.tcl
run 10 us
close_sim
