
#ifndef SCHEDULER_H
#define SCHEDULER_H


/****************** Include Files ********************/
#include "xparameters.h"
#include "xil_io.h"
#include "xil_types.h"
#include "xstatus.h"

//WRITE
#define SCHEDULER_CREATE_TASK_TCB_OFFSET 0
#define SCHEDULER_CREATE_TASK_PRIORTY_ID_OFFSET 4
#define SCHEDULER_RESUME_TASK_ID_OFFSET 8
#define SCHEDULER_SUSPEND_TASK_ID_OFFSET 12
#define SCHEDULER_DELAY_TASK_VALUE_OFFSET 16
#define SCHEDULER_DELAY_TASK_ID_OFFSET 20
//READ
#define SCHEDULER_TASK_TCB_OFFSET 0
#define SCHEDULER_TICK_VALUE_OFFSET 20

static INLINE void createTask(u8 idtask, u32 addrtcb, u8 priority) {
	Xil_Out32((XPAR_SCHEDULER_0_S00_AXI_BASEADDR) + (SCHEDULER_CREATE_TASK_TCB_OFFSET), (u32)(addrtcb));
	Xil_Out32((XPAR_SCHEDULER_0_S00_AXI_BASEADDR) + (SCHEDULER_CREATE_TASK_PRIORTY_ID_OFFSET), (u32)( priority << 8U | (u8) idtask));
}

static INLINE void resumeTask(u8 idtask) {
	Xil_Out32((XPAR_SCHEDULER_0_S00_AXI_BASEADDR) + (SCHEDULER_RESUME_TASK_ID_OFFSET), (u32)( idtask));
}

static INLINE void suspendTask(u8 idtask) {
	Xil_Out32((XPAR_SCHEDULER_0_S00_AXI_BASEADDR) + (SCHEDULER_SUSPEND_TASK_ID_OFFSET), (u32)( idtask));
}

static INLINE void delayTask(u8 idtask, u32 delayvalue) {
	Xil_Out32((XPAR_SCHEDULER_0_S00_AXI_BASEADDR) + (SCHEDULER_DELAY_TASK_VALUE_OFFSET), (u32)( delayvalue));
	Xil_Out32((XPAR_SCHEDULER_0_S00_AXI_BASEADDR) + (SCHEDULER_DELAY_TASK_ID_OFFSET), (u32)( idtask));
}

#define TASK_TO_RUN() \
    Xil_In32((XPAR_SCHEDULER_0_S00_AXI_BASEADDR) + (SCHEDULER_TASK_TCB_OFFSET))

#define TiCK_VALUE() \
    Xil_In32((XPAR_SCHEDULER_0_S00_AXI_BASEADDR) + (SCHEDULER_TICK_VALUE_OFFSET))


/**************************** Type Definitions *****************************/
/**
 *
 * Write a value to a SCHEDULER register. A 32 bit write is performed.
 * If the component is implemented in a smaller width, only the least
 * significant data is written.
 *
 * @param   BaseAddress is the base address of the SCHEDULERdevice.
 * @param   RegOffset is the register offset from the base to write to.
 * @param   Data is the data written to the register.
 *
 * @return  None.
 *
 * @note
 * C-style signature:
 * 	void SCHEDULER_mWriteReg(u32 BaseAddress, unsigned RegOffset, u32 Data)
 *
 */
//#define SCHEDULER_mWriteReg(BaseAddress, RegOffset, Data) \
//  	Xil_Out32((BaseAddress) + (RegOffset), (u32)(Data))

/**
 *
 * Read a value from a SCHEDULER register. A 32 bit read is performed.
 * If the component is implemented in a smaller width, only the least
 * significant data is read from the register. The most significant data
 * will be read as 0.
 *
 * @param   BaseAddress is the base address of the SCHEDULER device.
 * @param   RegOffset is the register offset from the base to write to.
 *
 * @return  Data is the data from the register.
 *
 * @note
 * C-style signature:
 * 	u32 SCHEDULER_mReadReg(u32 BaseAddress, unsigned RegOffset)
 *
 */
//#define SCHEDULER_mReadReg(BaseAddress, RegOffset) \
 //   Xil_In32((BaseAddress) + (RegOffset))

/************************** Function Prototypes ****************************/
/**
 *
 * Run a self-test on the driver/device. Note this may be a destructive test if
 * resets of the device are performed.
 *
 * If the hardware system is not built correctly, this function may never
 * return to the caller.
 *
 * @param   baseaddr_p is the base address of the SCHEDULER instance to be worked on.
 *
 * @return
 *
 *    - XST_SUCCESS   if all self-test code passed
 *    - XST_FAILURE   if any self-test code failed
 *
 * @note    Caching must be turned off for this function to work.
 * @note    Self test may fail if data memory and device are not on the same bus.
 *
 */

XStatus SCHEDULER_Reg_SelfTest(void * baseaddr_p);

#endif // SCHEDULER_H
