- {MinimumRequiredVersion: 4.33.0}
- aldebaran
- {Architecture: gfx90a, CUCount: 104}
- [Device 0050, Device 0051, Device 0052, Device 0054, Device 0062, Device 7400, Device
    740c]
- Activation: true
  ActivationComputeDataType: 0
  ActivationType: hipblaslt_all
  AllowNoFreeDims: false
  AssignedDerivedParameters: true
  Batched: true
  BetaOnlyUseBias: false
  ComplexConjugateA: false
  ComplexConjugateB: false
  ComputeDataType: 0
  DataType: 4
  DestDataType: 4
  HighPrecisionAccumulate: true
  Index0: 0
  Index01A: 0
  Index01B: 1
  Index1: 1
  IndexAssignmentsA: [3, 0, 2]
  IndexAssignmentsB: [3, 1, 2]
  IndexAssignmentsLD: [4, 5, 6, 7]
  IndexUnroll: 3
  IndexUnrollA: 0
  IndexUnrollB: 0
  IndicesBatch: [2]
  IndicesFree: [0, 1]
  IndicesSummation: [3]
  MirrorDimsA: []
  MirrorDimsB: []
  NumIndicesBatch: 1
  NumIndicesC: 3
  NumIndicesFree: 2
  NumIndicesLD: 4
  NumIndicesSummation: 1
  OperationType: GEMM
  SetConstStrideA: []
  SetConstStrideB: []
  SilentHighPrecisionAccumulate: false
  StridedBatched: true
  TLUA: false
  TLUB: false
  Tensor0: 0
  Tensor1: 1
  TileA: 0
  TileAwareSelection: false
  TileB: 1
  TotalIndices: 4
  TransposeA: 1
  TransposeB: 0
  UseBeta: true
  UseBias: 1
  UseInitialStridesAB: false
  UseInitialStridesCD: false
  UseScaleAlphaVec: 1
- - InnerUnroll: 1
    KernelLanguage: Assembly
    LdsPadA: -1
    LdsPadB: -1
    LdsPadMetadata: 0
    LdsBlockSizePerPadA: -1
    LdsBlockSizePerPadB: -1
    LdsBlockSizePerPadMetadata: 0
    TransposeLDS: -1
    MaxOccupancy: 40
    VectorWidthA: -1
    VectorWidthB: -1
    VectorStore: -1
    StoreVectorWidth: -1
    GlobalReadVectorWidthA: -1
    GlobalReadVectorWidthB: -1
    LocalReadVectorWidth: -1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    UnrollLoopSwapGlobalReadOrder: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ClusterLocalRead: 1
    SuppressNoLoadLoop: false
    ExpandPointerSwap: true
    ScheduleGlobalRead: 1
    ScheduleLocalWrite: 1
    ScheduleIterAlg: 3
    GlobalReadPerMfma: 1
    LocalWritePerMfma: -1
    InterleaveAlpha: 0
    OptNoLoadLoop: 1
    BufferLoad: true
    BufferStore: true
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprSparseMetadata: false
    DirectToLds: false
    UseSgprForGRO: -1
    UseInstOffsetForGRO: 0
    AssertSummationElementMultiple: 1
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertAIGreaterThanEqual: -1
    AssertAILessThanEqual: -1
    StaggerU: 32
    StaggerUStride: 256
    StaggerUMapping: 0
    MagicDivAlg: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalSplitUCoalesced: false
    GlobalSplitUWorkGroupMappingRoundRobin: false
    Use64bShadowLimit: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    WorkGroup:
    - 16
    - 16
    - 1
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupMappingXCCGroup: -1
    ThreadTile:
    - 4
    - 4
    WavefrontSize: 64
    MatrixInstruction: []
    1LDSBuffer: 0
    DepthU: 16
    NonTemporalE: 0
    NonTemporalD: 0
    NonTemporalC: 0
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalWS: 0
    NonTemporalMetadata: 0
    NonTemporal: -1
    PreloadKernArgs: true
    CustomKernelName: ''
    NoReject: false
    MinVgprNumber: 0
    MaxVgprNumber: 256
    StoreRemapVectorWidth: 0
    SourceSwap: false
    StorePriorityOpt: false
    NumElementsPerBatchStore: 0
    StoreSyncOpt: 0
    GroupLoadStore: false
    MIArchVgpr: false
    StreamK: 0
    StreamKAtomic: 0
    StreamKXCCMapping: 0
    DebugStreamK: 0
    ActivationFused: true
    ActivationFuncCall: true
    ActivationAlt: false
    WorkGroupReduction: false
    ConvertAfterDS: false
    ForceDisableShadowInit: false
    SolutionIndex: -1
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 2
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 32
    LSCB: 32
    LSPA: 8
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 7424
    LdsNumElementsAlignedA: 1152
    LdsNumElementsAlignedB: 2176
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1152
    LdsOffsetB_Blk: 5248
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MacroTile0: 32
    MacroTile1: 64
    MacroTileA: 32
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 0
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT32x64x32_MI16x16x16x1_SN_1LDSB0_AFC0_GRVW4_GSU2_LPA4_LPB4_LRVW4_MIWT2_1_PLR3_WG16_16_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    _DepthULds: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 8
    _staggerStrideShift: 2
    allowLRVWforTLUandMI: false
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 32
    LSCB: 32
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 26240
    LdsNumElementsAlignedA: 5504
    LdsNumElementsAlignedB: 4352
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 5504
    LdsOffsetB_Blk: 21888
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [5, 1]
    MIWaveTileA: 5
    MIWaveTileB: 1
    MacroTile0: 160
    MacroTile1: 128
    MacroTileA: 160
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 80
    NumGlobalWriteVectorsPerThread: 80
    NumLoadsA: 10
    NumLoadsB: 8
    NumLoadsPerpendicularA: 10
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 1
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT160x128x32_MI32x32x8x1_SN_1LDSB0_AFC1_GRVW2_GSU1_LPA4_LPB4_LRVW4_MIWT5_1_PLR5_WG32_8_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 2
    SubGroup1: 128
    SubGroupA: 2
    SubGroupB: 128
    ThreadTile: [1, 1]
    ThreadTile0: 80
    ThreadTile1: 1
    ThreadTileA: 80
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [32, 8, 1]
    _DepthULds: 32
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
    allowLRVWforTLUandMI: false
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 32
    LSCB: 32
    LSPA: 8
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 30592
    LdsNumElementsAlignedA: 5504
    LdsNumElementsAlignedB: 8704
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 5504
    LdsOffsetB_Blk: 21888
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [5, 2]
    MIWaveTileA: 5
    MIWaveTileB: 2
    MacroTile0: 160
    MacroTile1: 256
    MacroTileA: 160
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 160
    NumGlobalWriteVectorsPerThread: 160
    NumLoadsA: 5
    NumLoadsB: 8
    NumLoadsPerpendicularA: 5
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 2
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT160x256x32_MI32x32x8x1_SN_1LDSB0_AFC1_GRVW4_GSU1_LPA4_LPB4_LRVW4_MIWT5_2_PLR5_WG32_8_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 2
    SubGroup1: 128
    SubGroupA: 2
    SubGroupB: 128
    ThreadTile: [1, 1]
    ThreadTile0: 80
    ThreadTile1: 2
    ThreadTileA: 80
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [32, 8, 1]
    _DepthULds: 32
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 32
    LSCB: 32
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 8704
    LdsNumElementsAlignedA: 4352
    LdsNumElementsAlignedB: 4352
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4352
    LdsOffsetB_Blk: 20736
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 8
    NumLoadsB: 8
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 3
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT128x128x32_MI32x32x8x1_SN_1LDSB1_AFC1_GRVW2_GSU1_LPA4_LPB4_LRVW4_MIWT2_2_PLR5_WG64_4_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 2
    ThreadTileA: 32
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    _DepthULds: 32
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 32
    LSCB: 32
    LSPA: 8
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 9792
    LdsNumElementsAlignedA: 4352
    LdsNumElementsAlignedB: 5504
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4352
    LdsOffsetB_Blk: 20736
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 5]
    MIWaveTileA: 1
    MIWaveTileB: 5
    MacroTile0: 128
    MacroTile1: 160
    MacroTileA: 128
    MacroTileB: 160
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 80
    NumGlobalWriteVectorsPerThread: 80
    NumLoadsA: 4
    NumLoadsB: 5
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 5
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 4
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT128x160x32_MI32x32x8x1_SN_1LDSB1_AFC1_GRVW4_GSU1_LPA4_LPB4_LRVW4_MIWT1_5_PLR5_WG128_2_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 5
    ThreadTileA: 16
    ThreadTileB: 5
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [128, 2, 1]
    _DepthULds: 32
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 32
    LSCB: 32
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 10368
    LdsNumElementsAlignedA: 4608
    LdsNumElementsAlignedB: 5760
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4608
    LdsOffsetB_Blk: 20992
    LdsPadA: 8
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 5]
    MIWaveTileA: 1
    MIWaveTileB: 5
    MacroTile0: 128
    MacroTile1: 160
    MacroTileA: 128
    MacroTileB: 160
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 80
    NumGlobalWriteVectorsPerThread: 80
    NumLoadsA: 8
    NumLoadsB: 10
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 10
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 5
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT128x160x32_MI32x32x8x1_SN_1LDSB1_AFC1_GRVW2_GSU1_LPA8_LPB8_LRVW8_MIWT1_5_PLR5_WG128_2_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 5
    ThreadTileA: 16
    ThreadTileB: 5
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [128, 2, 1]
    _DepthULds: 32
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 32
    LSCB: 32
    LSPA: 8
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 9856
    LdsNumElementsAlignedA: 3328
    LdsNumElementsAlignedB: 6528
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 3328
    LdsOffsetB_Blk: 19712
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [6, 3]
    MIWaveTileA: 6
    MIWaveTileB: 3
    MacroTile0: 96
    MacroTile1: 192
    MacroTileA: 96
    MacroTileB: 192
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 72
    NumGlobalWriteVectorsPerThread: 72
    NumLoadsA: 3
    NumLoadsB: 6
    NumLoadsPerpendicularA: 3
    NumLoadsPerpendicularB: 6
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 6
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT96x192x32_MI16x16x16x1_SN_1LDSB1_AFC1_GRVW4_GSU1_LPA4_LPB4_LRVW4_MIWT6_3_PLR3_WG16_16_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 24
    ThreadTile1: 3
    ThreadTileA: 24
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    _DepthULds: 32
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 32
    LSCB: 32
    LSPA: 8
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 14976
    LdsNumElementsAlignedA: 5760
    LdsNumElementsAlignedB: 9216
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 5760
    LdsOffsetB_Blk: 22144
    LdsPadA: 8
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [5, 2]
    MIWaveTileA: 5
    MIWaveTileB: 2
    MacroTile0: 160
    MacroTile1: 256
    MacroTileA: 160
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 160
    NumGlobalWriteVectorsPerThread: 160
    NumLoadsA: 5
    NumLoadsB: 8
    NumLoadsPerpendicularA: 5
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 7
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT160x256x32_MI32x32x8x1_SN_1LDSB1_AFC1_GRVW4_GSU1_LPA8_LPB8_LRVW8_MIWT5_2_PLR5_WG32_8_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 2
    SubGroup1: 128
    SubGroupA: 2
    SubGroupB: 128
    ThreadTile: [1, 1]
    ThreadTile0: 80
    ThreadTile1: 2
    ThreadTileA: 80
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [32, 8, 1]
    _DepthULds: 32
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
    allowLRVWforTLUandMI: false
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 14592
    LdsNumElementsAlignedA: 5120
    LdsNumElementsAlignedB: 1280
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 5120
    LdsOffsetB_Blk: 13312
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 8
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT64x16x64_MI16x16x16x1_SN_1LDSB0_AFC1_GRVW4_GSU1_LPA16_LPB16_LRVW8_MIWT1_1_PLR5_WG64_4_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    _DepthULds: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 2
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 13632
    LdsNumElementsAlignedA: 4352
    LdsNumElementsAlignedB: 1152
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4352
    LdsOffsetB_Blk: 12544
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 9
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT64x16x64_MI16x16x16x1_SN_1LDSB0_AFC0_GRVW4_GSU2_LPA4_LPB4_LRVW4_MIWT1_1_PLR5_WG64_4_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    _DepthULds: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 8
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 2
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 2
    LSPB: 2
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 14592
    LdsNumElementsAlignedA: 5120
    LdsNumElementsAlignedB: 1280
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 5120
    LdsOffsetB_Blk: 13312
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 2
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 10
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT64x16x64_MI16x16x16x1_SN_1LDSB0_AFC0_GRVW2_GSU2_LPA16_LPB16_LRVW8_MIWT1_1_PLR5_WG64_4_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    _DepthULds: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 8
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 2
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 14592
    LdsNumElementsAlignedA: 5120
    LdsNumElementsAlignedB: 1280
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 5120
    LdsOffsetB_Blk: 13312
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 11
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT64x16x64_MI16x16x16x1_SN_1LDSB0_AFC0_GRVW4_GSU2_LPA16_LPB16_LRVW8_MIWT1_1_PLR5_WG64_4_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    _DepthULds: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 8
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 2
    LSPB: 2
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 12544
    LdsNumElementsAlignedA: 2176
    LdsNumElementsAlignedB: 2176
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2176
    LdsOffsetB_Blk: 10368
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 12
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT32x32x64_MI16x16x16x1_SN_1LDSB0_AFC1_GRVW2_GSU1_LPA4_LPB4_LRVW4_MIWT1_1_PLR5_WG32_8_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [32, 8, 1]
    _DepthULds: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 12544
    LdsNumElementsAlignedA: 2176
    LdsNumElementsAlignedB: 2176
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2176
    LdsOffsetB_Blk: 10368
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 13
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT32x32x64_MI16x16x16x1_SN_1LDSB0_AFC1_GRVW4_GSU1_LPA4_LPB4_LRVW4_MIWT1_1_PLR5_WG32_8_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [32, 8, 1]
    _DepthULds: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 13312
    LdsNumElementsAlignedA: 2560
    LdsNumElementsAlignedB: 2560
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2560
    LdsOffsetB_Blk: 10752
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 14
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT32x32x64_MI16x16x16x1_SN_1LDSB0_AFC1_GRVW4_GSU1_LPA16_LPB16_LRVW8_MIWT1_1_PLR5_WG32_8_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [32, 8, 1]
    _DepthULds: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 2
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 2
    LSPB: 2
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 12544
    LdsNumElementsAlignedA: 2176
    LdsNumElementsAlignedB: 2176
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2176
    LdsOffsetB_Blk: 10368
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 15
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT32x32x64_MI16x16x16x1_SN_1LDSB0_AFC0_GRVW2_GSU2_LPA4_LPB4_LRVW4_MIWT1_1_PLR5_WG32_8_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [32, 8, 1]
    _DepthULds: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 8
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 8
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 15872
    LdsNumElementsAlignedA: 5120
    LdsNumElementsAlignedB: 2560
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 5120
    LdsOffsetB_Blk: 13312
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 16
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT64x32x64_MI16x16x16x1_SN_1LDSB0_AFC1_GRVW8_GSU1_LPA16_LPB16_LRVW8_MIWT2_1_PLR5_WG32_8_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [32, 8, 1]
    _DepthULds: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 2
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 8
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 27904
    LdsNumElementsAlignedA: 9216
    LdsNumElementsAlignedB: 2304
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 9216
    LdsOffsetB_Blk: 25600
    LdsPadA: 8
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 128
    MacroTile1: 32
    MacroTileA: 128
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 17
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT128x32x64_MI32x32x8x1_SN_1LDSB0_AFC0_GRVW8_GSU2_LPA8_LPB8_LRVW8_MIWT1_1_PLR9_WG128_2_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [128, 2, 1]
    _DepthULds: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 8
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalSplitU: 2
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 2
    LSPB: 2
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 15808
    LdsNumElementsAlignedA: 4352
    LdsNumElementsAlignedB: 3328
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4352
    LdsOffsetB_Blk: 12544
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 3]
    MIWaveTileA: 1
    MIWaveTileB: 3
    MacroTile0: 64
    MacroTile1: 48
    MacroTileA: 64
    MacroTileB: 48
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 12
    NumGlobalWriteVectorsPerThread: 12
    NumLoadsA: 8
    NumLoadsB: 6
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 6
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 18
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT64x48x64_MI16x16x16x1_SN_1LDSB0_AFC0_GRVW2_GSU2_LPA4_LPB4_LRVW4_MIWT1_3_PLR5_WG64_4_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 3
    ThreadTileA: 4
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    _DepthULds: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 8
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 2
    LSPB: 2
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 14592
    LdsNumElementsAlignedA: 1280
    LdsNumElementsAlignedB: 5120
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 1280
    LdsOffsetB_Blk: 9472
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 16
    MacroTile1: 64
    MacroTileA: 16
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 2
    NumLoadsB: 8
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 19
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT16x64x64_MI16x16x16x1_SN_1LDSB0_AFC1_GRVW2_GSU1_LPA16_LPB16_LRVW8_MIWT1_1_PLR5_WG16_16_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    _DepthULds: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 8
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 15104
    LdsNumElementsAlignedA: 2304
    LdsNumElementsAlignedB: 4608
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2304
    LdsOffsetB_Blk: 10496
    LdsPadA: 8
    LdsPadB: 8
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MacroTile0: 32
    MacroTile1: 64
    MacroTileA: 32
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 20
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT32x64x64_MI16x16x16x1_SN_1LDSB0_AFC1_GRVW8_GSU1_LPA8_LPB8_LRVW4_MIWT2_1_PLR5_WG16_16_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    _DepthULds: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 15872
    LdsNumElementsAlignedA: 2560
    LdsNumElementsAlignedB: 5120
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2560
    LdsOffsetB_Blk: 10752
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MacroTile0: 32
    MacroTile1: 64
    MacroTileA: 32
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 21
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT32x64x64_MI16x16x16x1_SN_1LDSB0_AFC1_GRVW4_GSU1_LPA16_LPB16_LRVW8_MIWT2_1_PLR5_WG16_16_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    _DepthULds: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 8
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 15872
    LdsNumElementsAlignedA: 2560
    LdsNumElementsAlignedB: 5120
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2560
    LdsOffsetB_Blk: 10752
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MacroTile0: 32
    MacroTile1: 64
    MacroTileA: 32
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 22
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT32x64x64_MI16x16x16x1_SN_1LDSB0_AFC1_GRVW8_GSU1_LPA16_LPB16_LRVW8_MIWT2_1_PLR5_WG16_16_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    _DepthULds: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 15872
    LdsNumElementsAlignedA: 3328
    LdsNumElementsAlignedB: 4352
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 3328
    LdsOffsetB_Blk: 11520
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [3, 1]
    MIWaveTileA: 3
    MIWaveTileB: 1
    MacroTile0: 48
    MacroTile1: 64
    MacroTileA: 48
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 12
    NumGlobalWriteVectorsPerThread: 12
    NumLoadsA: 3
    NumLoadsB: 4
    NumLoadsPerpendicularA: 3
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 23
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT48x64x64_MI16x16x16x1_SN_1LDSB0_AFC1_GRVW4_GSU1_LPA4_LPB4_LRVW4_MIWT3_1_PLR5_WG16_16_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 12
    ThreadTile1: 1
    ThreadTileA: 12
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    _DepthULds: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 8
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 25600
    LdsNumElementsAlignedA: 4608
    LdsNumElementsAlignedB: 4608
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4608
    LdsOffsetB_Blk: 20992
    LdsPadA: 8
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 24
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT64x64x64_MI32x32x8x1_SN_1LDSB0_AFC1_GRVW8_GSU1_LPA8_LPB8_LRVW8_MIWT1_1_PLR9_WG64_4_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    _DepthULds: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 2
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 8
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 25600
    LdsNumElementsAlignedA: 4608
    LdsNumElementsAlignedB: 4608
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4608
    LdsOffsetB_Blk: 20992
    LdsPadA: 8
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 25
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT64x64x64_MI32x32x8x1_SN_1LDSB0_AFC0_GRVW8_GSU2_LPA8_LPB8_LRVW8_MIWT1_1_PLR9_WG64_4_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    _DepthULds: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 8
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 26240
    LdsNumElementsAlignedA: 5504
    LdsNumElementsAlignedB: 4352
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 5504
    LdsOffsetB_Blk: 21888
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [5, 1]
    MIWaveTileA: 5
    MIWaveTileB: 1
    MacroTile0: 80
    MacroTile1: 64
    MacroTileA: 80
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 20
    NumGlobalWriteVectorsPerThread: 20
    NumLoadsA: 5
    NumLoadsB: 4
    NumLoadsPerpendicularA: 5
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 26
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT80x64x64_MI16x16x16x1_SN_1LDSB0_AFC1_GRVW4_GSU1_LPA4_LPB4_LRVW4_MIWT5_1_PLR5_WG16_16_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 20
    ThreadTile1: 1
    ThreadTileA: 20
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    _DepthULds: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 27904
    LdsNumElementsAlignedA: 6400
    LdsNumElementsAlignedB: 5120
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 6400
    LdsOffsetB_Blk: 22784
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [5, 1]
    MIWaveTileA: 5
    MIWaveTileB: 1
    MacroTile0: 80
    MacroTile1: 64
    MacroTileA: 80
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 20
    NumGlobalWriteVectorsPerThread: 20
    NumLoadsA: 5
    NumLoadsB: 4
    NumLoadsPerpendicularA: 5
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 27
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT80x64x64_MI16x16x16x1_SN_1LDSB0_AFC1_GRVW4_GSU1_LPA16_LPB16_LRVW8_MIWT5_1_PLR5_WG16_16_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 20
    ThreadTile1: 1
    ThreadTileA: 20
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    _DepthULds: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 8
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 29184
    LdsNumElementsAlignedA: 7680
    LdsNumElementsAlignedB: 5120
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 7680
    LdsOffsetB_Blk: 24064
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [6, 1]
    MIWaveTileA: 6
    MIWaveTileB: 1
    MacroTile0: 96
    MacroTile1: 64
    MacroTileA: 96
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 24
    NumGlobalWriteVectorsPerThread: 24
    NumLoadsA: 3
    NumLoadsB: 2
    NumLoadsPerpendicularA: 3
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 28
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT96x64x64_MI16x16x16x1_SN_1LDSB0_AFC1_GRVW8_GSU1_LPA16_LPB16_LRVW8_MIWT6_1_PLR5_WG16_16_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 24
    ThreadTile1: 1
    ThreadTileA: 24
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    _DepthULds: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 2
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 8
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 29184
    LdsNumElementsAlignedA: 7680
    LdsNumElementsAlignedB: 5120
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 7680
    LdsOffsetB_Blk: 24064
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [6, 1]
    MIWaveTileA: 6
    MIWaveTileB: 1
    MacroTile0: 96
    MacroTile1: 64
    MacroTileA: 96
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 24
    NumGlobalWriteVectorsPerThread: 24
    NumLoadsA: 3
    NumLoadsB: 2
    NumLoadsPerpendicularA: 3
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 29
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT96x64x64_MI16x16x16x1_SN_1LDSB0_AFC0_GRVW8_GSU2_LPA16_LPB16_LRVW8_MIWT6_1_PLR5_WG16_16_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 24
    ThreadTile1: 1
    ThreadTileA: 24
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    _DepthULds: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 8
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 2
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 26176
    LdsNumElementsAlignedA: 4352
    LdsNumElementsAlignedB: 5504
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4352
    LdsOffsetB_Blk: 20736
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 5]
    MIWaveTileA: 1
    MIWaveTileB: 5
    MacroTile0: 64
    MacroTile1: 80
    MacroTileA: 64
    MacroTileB: 80
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 20
    NumGlobalWriteVectorsPerThread: 20
    NumLoadsA: 4
    NumLoadsB: 5
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 5
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 30
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT64x80x64_MI16x16x16x1_SN_1LDSB0_AFC0_GRVW4_GSU2_LPA4_LPB4_LRVW4_MIWT1_5_PLR5_WG64_4_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 5
    ThreadTileA: 4
    ThreadTileB: 5
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    _DepthULds: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 8
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 30528
    LdsNumElementsAlignedA: 8704
    LdsNumElementsAlignedB: 5504
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8704
    LdsOffsetB_Blk: 25088
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 5]
    MIWaveTileA: 2
    MIWaveTileB: 5
    MacroTile0: 128
    MacroTile1: 80
    MacroTileA: 128
    MacroTileB: 80
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 40
    NumGlobalWriteVectorsPerThread: 40
    NumLoadsA: 8
    NumLoadsB: 5
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 5
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 31
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT128x80x64_MI16x16x16x1_SN_1LDSB0_AFC1_GRVW4_GSU1_LPA4_LPB4_LRVW4_MIWT2_5_PLR5_WG64_4_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 5
    ThreadTileA: 8
    ThreadTileB: 5
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    _DepthULds: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 25088
    LdsNumElementsAlignedA: 2176
    LdsNumElementsAlignedB: 6528
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 2176
    LdsOffsetB_Blk: 18560
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 3]
    MIWaveTileA: 1
    MIWaveTileB: 3
    MacroTile0: 32
    MacroTile1: 96
    MacroTileA: 32
    MacroTileB: 96
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 12
    NumGlobalWriteVectorsPerThread: 12
    NumLoadsA: 2
    NumLoadsB: 6
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 6
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 32
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT32x96x64_MI16x16x16x1_SN_1LDSB0_AFC1_GRVW4_GSU1_LPA4_LPB4_LRVW4_MIWT1_3_PLR5_WG32_8_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 3
    ThreadTileA: 4
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [32, 8, 1]
    _DepthULds: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 8
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 29184
    LdsNumElementsAlignedA: 5120
    LdsNumElementsAlignedB: 7680
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 5120
    LdsOffsetB_Blk: 21504
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 3]
    MIWaveTileA: 2
    MIWaveTileB: 3
    MacroTile0: 64
    MacroTile1: 96
    MacroTileA: 64
    MacroTileB: 96
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 24
    NumGlobalWriteVectorsPerThread: 24
    NumLoadsA: 2
    NumLoadsB: 3
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 33
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT64x96x64_MI16x16x16x1_SN_1LDSB0_AFC1_GRVW8_GSU1_LPA16_LPB16_LRVW8_MIWT2_3_PLR5_WG32_8_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 3
    ThreadTileA: 8
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [32, 8, 1]
    _DepthULds: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 8
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 30208
    LdsNumElementsAlignedA: 4608
    LdsNumElementsAlignedB: 9216
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4608
    LdsOffsetB_Blk: 20992
    LdsPadA: 8
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 128
    MacroTileA: 64
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 34
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT64x128x64_MI32x32x8x1_SN_1LDSB0_AFC1_GRVW8_GSU1_LPA8_LPB8_LRVW8_MIWT2_1_PLR9_WG32_8_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 2
    SubGroup1: 128
    SubGroupA: 2
    SubGroupB: 128
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 1
    ThreadTileA: 32
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [32, 8, 1]
    _DepthULds: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 30592
    LdsNumElementsAlignedA: 5504
    LdsNumElementsAlignedB: 8704
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 5504
    LdsOffsetB_Blk: 21888
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [5, 2]
    MIWaveTileA: 5
    MIWaveTileB: 2
    MacroTile0: 80
    MacroTile1: 128
    MacroTileA: 80
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 40
    NumGlobalWriteVectorsPerThread: 40
    NumLoadsA: 5
    NumLoadsB: 8
    NumLoadsPerpendicularA: 5
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 35
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT80x128x64_MI16x16x16x1_SN_1LDSB0_AFC1_GRVW4_GSU1_LPA4_LPB4_LRVW4_MIWT5_2_PLR5_WG16_16_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 20
    ThreadTile1: 2
    ThreadTileA: 20
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    _DepthULds: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 8
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 32512
    LdsNumElementsAlignedA: 6912
    LdsNumElementsAlignedB: 9216
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 6912
    LdsOffsetB_Blk: 23296
    LdsPadA: 8
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [3, 1]
    MIWaveTileA: 3
    MIWaveTileB: 1
    MacroTile0: 96
    MacroTile1: 128
    MacroTileA: 96
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 48
    NumGlobalWriteVectorsPerThread: 48
    NumLoadsA: 3
    NumLoadsB: 4
    NumLoadsPerpendicularA: 3
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 36
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT96x128x64_MI32x32x8x1_SN_1LDSB0_AFC1_GRVW8_GSU1_LPA8_LPB8_LRVW8_MIWT3_1_PLR9_WG32_8_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 2
    SubGroup1: 128
    SubGroupA: 2
    SubGroupB: 128
    ThreadTile: [1, 1]
    ThreadTile0: 48
    ThreadTile1: 1
    ThreadTileA: 48
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [32, 8, 1]
    _DepthULds: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 2
    LSPB: 2
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 7680
    LdsNumElementsAlignedA: 5120
    LdsNumElementsAlignedB: 2560
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 5120
    LdsOffsetB_Blk: 13312
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 37
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT64x32x64_MI16x16x16x1_SN_1LDSB1_AFC1_GRVW2_GSU1_LPA16_LPB16_LRVW8_MIWT2_1_PLR5_WG32_8_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [32, 8, 1]
    _DepthULds: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 8
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 7680
    LdsNumElementsAlignedA: 2560
    LdsNumElementsAlignedB: 5120
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2560
    LdsOffsetB_Blk: 10752
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MacroTile0: 32
    MacroTile1: 64
    MacroTileA: 32
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 38
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT32x64x64_MI16x16x16x1_SN_1LDSB1_AFC1_GRVW8_GSU1_LPA16_LPB16_LRVW8_MIWT2_1_PLR5_WG16_16_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    _DepthULds: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 8
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 9216
    LdsNumElementsAlignedA: 4608
    LdsNumElementsAlignedB: 4608
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4608
    LdsOffsetB_Blk: 20992
    LdsPadA: 8
    LdsPadB: 8
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 39
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT64x64x64_MI32x32x8x1_SN_1LDSB1_AFC1_GRVW8_GSU1_LPA8_LPB8_LRVW4_MIWT1_1_PLR9_WG64_4_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    _DepthULds: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 8
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 9216
    LdsNumElementsAlignedA: 4608
    LdsNumElementsAlignedB: 4608
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4608
    LdsOffsetB_Blk: 20992
    LdsPadA: 8
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 40
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT64x64x64_MI32x32x8x1_SN_1LDSB1_AFC1_GRVW8_GSU1_LPA8_LPB8_LRVW8_MIWT1_1_PLR9_WG64_4_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    _DepthULds: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 8
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 12800
    LdsNumElementsAlignedA: 7680
    LdsNumElementsAlignedB: 5120
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 7680
    LdsOffsetB_Blk: 24064
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [6, 1]
    MIWaveTileA: 6
    MIWaveTileB: 1
    MacroTile0: 96
    MacroTile1: 64
    MacroTileA: 96
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 24
    NumGlobalWriteVectorsPerThread: 24
    NumLoadsA: 3
    NumLoadsB: 2
    NumLoadsPerpendicularA: 3
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 41
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT96x64x64_MI16x16x16x1_SN_1LDSB1_AFC1_GRVW8_GSU1_LPA16_LPB16_LRVW8_MIWT6_1_PLR5_WG16_16_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 24
    ThreadTile1: 1
    ThreadTileA: 24
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    _DepthULds: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 8
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 13824
    LdsNumElementsAlignedA: 9216
    LdsNumElementsAlignedB: 4608
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 9216
    LdsOffsetB_Blk: 25600
    LdsPadA: 8
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MacroTile0: 128
    MacroTile1: 64
    MacroTileA: 128
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 4
    NumLoadsB: 2
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 42
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT128x64x64_MI32x32x8x1_SN_1LDSB1_AFC1_GRVW8_GSU1_LPA8_LPB8_LRVW8_MIWT2_1_PLR9_WG64_4_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 1
    ThreadTileA: 32
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    _DepthULds: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 8
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 17920
    LdsNumElementsAlignedA: 12800
    LdsNumElementsAlignedB: 5120
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 12800
    LdsOffsetB_Blk: 45568
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [10, 1]
    MIWaveTileA: 10
    MIWaveTileB: 1
    MacroTile0: 160
    MacroTile1: 64
    MacroTileA: 160
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 40
    NumGlobalWriteVectorsPerThread: 40
    NumLoadsA: 5
    NumLoadsB: 2
    NumLoadsPerpendicularA: 5
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 43
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT160x64x64_MI16x16x16x1_SN_1LDSB1_AFC1_GRVW8_GSU1_LPA16_LPB16_LRVW8_MIWT10_1_PLR5_WG16_16_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 40
    ThreadTile1: 1
    ThreadTileA: 40
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    _DepthULds: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 2
    LSPB: 2
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 22848
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 5504
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 50176
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 5]
    MIWaveTileA: 4
    MIWaveTileB: 5
    MacroTile0: 256
    MacroTile1: 80
    MacroTileA: 256
    MacroTileB: 80
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 80
    NumGlobalWriteVectorsPerThread: 80
    NumLoadsA: 32
    NumLoadsB: 10
    NumLoadsPerpendicularA: 32
    NumLoadsPerpendicularB: 10
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 44
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT256x80x64_MI16x16x16x1_SN_1LDSB1_AFC1_GRVW2_GSU1_LPA4_LPB4_LRVW4_MIWT4_5_PLR5_WG64_4_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 5
    ThreadTileA: 16
    ThreadTileB: 5
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    _DepthULds: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 0
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 8
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 16128
    LdsNumElementsAlignedA: 9216
    LdsNumElementsAlignedB: 6912
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 9216
    LdsOffsetB_Blk: 25600
    LdsPadA: 8
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 3]
    MIWaveTileA: 1
    MIWaveTileB: 3
    MacroTile0: 128
    MacroTile1: 96
    MacroTileA: 128
    MacroTileB: 96
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 48
    NumGlobalWriteVectorsPerThread: 48
    NumLoadsA: 4
    NumLoadsB: 3
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 45
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT128x96x64_MI32x32x8x1_SN_1LDSB1_AFC1_GRVW8_GSU1_LPA8_LPB8_LRVW8_MIWT1_3_PLR9_WG128_2_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 3
    ThreadTileA: 16
    ThreadTileB: 3
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [128, 2, 1]
    _DepthULds: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 8
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 13824
    LdsNumElementsAlignedA: 4608
    LdsNumElementsAlignedB: 9216
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4608
    LdsOffsetB_Blk: 20992
    LdsPadA: 8
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MacroTile0: 64
    MacroTile1: 128
    MacroTileA: 64
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 46
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT64x128x64_MI32x32x8x1_SN_1LDSB1_AFC1_GRVW8_GSU1_LPA8_LPB8_LRVW8_MIWT2_1_PLR9_WG32_8_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 2
    SubGroup1: 128
    SubGroupA: 2
    SubGroupB: 128
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 1
    ThreadTileA: 32
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [32, 8, 1]
    _DepthULds: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 14208
    LdsNumElementsAlignedA: 5504
    LdsNumElementsAlignedB: 8704
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 5504
    LdsOffsetB_Blk: 21888
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [5, 2]
    MIWaveTileA: 5
    MIWaveTileB: 2
    MacroTile0: 80
    MacroTile1: 128
    MacroTileA: 80
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 40
    NumGlobalWriteVectorsPerThread: 40
    NumLoadsA: 5
    NumLoadsB: 8
    NumLoadsPerpendicularA: 5
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 47
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT80x128x64_MI16x16x16x1_SN_1LDSB1_AFC1_GRVW4_GSU1_LPA4_LPB4_LRVW4_MIWT5_2_PLR5_WG16_16_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 20
    ThreadTile1: 2
    ThreadTileA: 20
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    _DepthULds: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 8
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 16128
    LdsNumElementsAlignedA: 6912
    LdsNumElementsAlignedB: 9216
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 6912
    LdsOffsetB_Blk: 23296
    LdsPadA: 8
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [3, 1]
    MIWaveTileA: 3
    MIWaveTileB: 1
    MacroTile0: 96
    MacroTile1: 128
    MacroTileA: 96
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 48
    NumGlobalWriteVectorsPerThread: 48
    NumLoadsA: 3
    NumLoadsB: 4
    NumLoadsPerpendicularA: 3
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 48
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT96x128x64_MI32x32x8x1_SN_1LDSB1_AFC1_GRVW8_GSU1_LPA8_LPB8_LRVW8_MIWT3_1_PLR9_WG32_8_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 2
    SubGroup1: 128
    SubGroupA: 2
    SubGroupB: 128
    ThreadTile: [1, 1]
    ThreadTile0: 48
    ThreadTile1: 1
    ThreadTileA: 48
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [32, 8, 1]
    _DepthULds: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 2
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 8
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 16128
    LdsNumElementsAlignedA: 6912
    LdsNumElementsAlignedB: 9216
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 6912
    LdsOffsetB_Blk: 23296
    LdsPadA: 8
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [3, 1]
    MIWaveTileA: 3
    MIWaveTileB: 1
    MacroTile0: 96
    MacroTile1: 128
    MacroTileA: 96
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 48
    NumGlobalWriteVectorsPerThread: 48
    NumLoadsA: 3
    NumLoadsB: 4
    NumLoadsPerpendicularA: 3
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 49
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT96x128x64_MI32x32x8x1_SN_1LDSB1_AFC0_GRVW8_GSU2_LPA8_LPB8_LRVW8_MIWT3_1_PLR9_WG32_8_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 2
    SubGroup1: 128
    SubGroupA: 2
    SubGroupB: 128
    ThreadTile: [1, 1]
    ThreadTile0: 48
    ThreadTile1: 1
    ThreadTileA: 48
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [32, 8, 1]
    _DepthULds: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 8
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 8
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 18432
    LdsNumElementsAlignedA: 9216
    LdsNumElementsAlignedB: 9216
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 9216
    LdsOffsetB_Blk: 41984
    LdsPadA: 8
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 50
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT128x128x64_MI32x32x8x1_SN_1LDSB1_AFC1_GRVW8_GSU1_LPA8_LPB8_LRVW8_MIWT2_2_PLR9_WG64_4_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 2
    ThreadTileA: 32
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    _DepthULds: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 8
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 20736
    LdsNumElementsAlignedA: 11520
    LdsNumElementsAlignedB: 9216
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 11520
    LdsOffsetB_Blk: 44288
    LdsPadA: 8
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [5, 1]
    MIWaveTileA: 5
    MIWaveTileB: 1
    MacroTile0: 160
    MacroTile1: 128
    MacroTileA: 160
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 80
    NumGlobalWriteVectorsPerThread: 80
    NumLoadsA: 5
    NumLoadsB: 4
    NumLoadsPerpendicularA: 5
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 51
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT160x128x64_MI32x32x8x1_SN_1LDSB1_AFC1_GRVW8_GSU1_LPA8_LPB8_LRVW8_MIWT5_1_PLR9_WG32_8_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 2
    SubGroup1: 128
    SubGroupA: 2
    SubGroupB: 128
    ThreadTile: [1, 1]
    ThreadTile0: 80
    ThreadTile1: 1
    ThreadTileA: 80
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [32, 8, 1]
    _DepthULds: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 2
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 8
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 20736
    LdsNumElementsAlignedA: 11520
    LdsNumElementsAlignedB: 9216
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 11520
    LdsOffsetB_Blk: 44288
    LdsPadA: 8
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [5, 1]
    MIWaveTileA: 5
    MIWaveTileB: 1
    MacroTile0: 160
    MacroTile1: 128
    MacroTileA: 160
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 80
    NumGlobalWriteVectorsPerThread: 80
    NumLoadsA: 5
    NumLoadsB: 4
    NumLoadsPerpendicularA: 5
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 52
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT160x128x64_MI32x32x8x1_SN_1LDSB1_AFC0_GRVW8_GSU2_LPA8_LPB8_LRVW8_MIWT5_1_PLR9_WG32_8_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 2
    SubGroup1: 128
    SubGroupA: 2
    SubGroupB: 128
    ThreadTile: [1, 1]
    ThreadTile0: 80
    ThreadTile1: 1
    ThreadTileA: 80
    ThreadTileB: 1
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [32, 8, 1]
    _DepthULds: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 8
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 20736
    LdsNumElementsAlignedA: 12032
    LdsNumElementsAlignedB: 8704
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 12032
    LdsOffsetB_Blk: 44800
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [11, 2]
    MIWaveTileA: 11
    MIWaveTileB: 2
    MacroTile0: 176
    MacroTile1: 128
    MacroTileA: 176
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 88
    NumGlobalWriteVectorsPerThread: 88
    NumLoadsA: 11
    NumLoadsB: 8
    NumLoadsPerpendicularA: 11
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 53
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT176x128x64_MI16x16x16x1_SN_1LDSB1_AFC1_GRVW4_GSU1_LPA4_LPB4_LRVW4_MIWT11_2_PLR5_WG16_16_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 44
    ThreadTile1: 2
    ThreadTileA: 44
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    _DepthULds: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitU: 2
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 20736
    LdsNumElementsAlignedA: 12032
    LdsNumElementsAlignedB: 8704
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 12032
    LdsOffsetB_Blk: 44800
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [11, 2]
    MIWaveTileA: 11
    MIWaveTileB: 2
    MacroTile0: 176
    MacroTile1: 128
    MacroTileA: 176
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 88
    NumGlobalWriteVectorsPerThread: 88
    NumLoadsA: 11
    NumLoadsB: 8
    NumLoadsPerpendicularA: 11
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 54
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT176x128x64_MI16x16x16x1_SN_1LDSB1_AFC0_GRVW4_GSU2_LPA4_LPB4_LRVW4_MIWT11_2_PLR5_WG16_16_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 44
    ThreadTile1: 2
    ThreadTileA: 44
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    _DepthULds: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 8
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 8
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 27648
    LdsNumElementsAlignedA: 18432
    LdsNumElementsAlignedB: 9216
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 18432
    LdsOffsetB_Blk: 51200
    LdsPadA: 8
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 2]
    MIWaveTileA: 4
    MIWaveTileB: 2
    MacroTile0: 256
    MacroTile1: 128
    MacroTileA: 256
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 128
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 55
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT256x128x64_MI32x32x8x1_SN_1LDSB1_AFC1_GRVW8_GSU1_LPA8_LPB8_LRVW8_MIWT4_2_PLR9_WG64_4_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 64
    ThreadTile1: 2
    ThreadTileA: 64
    ThreadTileB: 2
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [64, 4, 1]
    _DepthULds: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 8
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 20736
    LdsNumElementsAlignedA: 9216
    LdsNumElementsAlignedB: 11520
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 9216
    LdsOffsetB_Blk: 41984
    LdsPadA: 8
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 5]
    MIWaveTileA: 1
    MIWaveTileB: 5
    MacroTile0: 128
    MacroTile1: 160
    MacroTileA: 128
    MacroTileB: 160
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 80
    NumGlobalWriteVectorsPerThread: 80
    NumLoadsA: 4
    NumLoadsB: 5
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 5
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 56
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT128x160x64_MI32x32x8x1_SN_1LDSB1_AFC1_GRVW8_GSU1_LPA8_LPB8_LRVW8_MIWT1_5_PLR9_WG128_2_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 5
    ThreadTileA: 16
    ThreadTileB: 5
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [128, 2, 1]
    _DepthULds: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CodeObjectVersion: default
    DepthU: 64
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    ISA: [9, 0, 10]
    LSCA: 64
    LSCB: 64
    LSPA: 8
    LSPB: 8
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPad: 128
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 29952
    LdsNumElementsAlignedA: 18432
    LdsNumElementsAlignedB: 11520
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 18432
    LdsOffsetB_Blk: 51200
    LdsPadA: 8
    LdsPadB: 8
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 5]
    MIWaveTileA: 2
    MIWaveTileB: 5
    MacroTile0: 256
    MacroTile1: 160
    MacroTileA: 256
    MacroTileB: 160
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 160
    NumGlobalWriteVectorsPerThread: 160
    NumLoadsA: 8
    NumLoadsB: 5
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 5
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 57
    SolutionNameMin: Cijk_Alik_Bljk_HHS_BBiasH_HAH_SAV_MT256x160x64_MI32x32x8x1_SN_1LDSB1_AFC1_GRVW8_GSU1_LPA8_LPB8_LRVW8_MIWT2_5_PLR9_WG128_2_1
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 5
    ThreadTileA: 32
    ThreadTileB: 5
    TransposeLDS: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    Valid: true
    VectorWidth: 1
    VectorWidthA: 1
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WorkGroup: [128, 2, 1]
    _DepthULds: 64
    _GlobalAccumulation:
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 1
    allowLRVWforTLUandMI: false
- [2, 3, 0, 1]
- - - [256, 1024, 1, 7616, 256, 256, 7616, 7616]
    - [30, 47445.1]
  - - [7616, 1024, 1, 256, 7616, 7616, 256, 256]
    - [40, 45519.6]
  - - [256, 512, 1, 7616, 256, 256, 7616, 7616]
    - [25, 27729.0]
  - - [7616, 512, 1, 256, 7616, 7616, 256, 256]
    - [40, 33959.7]
  - - [256, 1024, 1, 2400, 256, 256, 2400, 2400]
    - [23, 22278.5]
  - - [256, 1024, 1, 256, 256, 256, 256, 256]
    - [16, 4154.06]
  - - [9630, 1024, 1, 256, 9630, 9630, 256, 256]
    - [45, 46992.7]
  - - [2400, 1024, 1, 256, 2400, 2400, 256, 256]
    - [48, 27906.2]
  - - [256, 1024, 1, 4800, 256, 256, 4800, 4800]
    - [29, 36456.4]
  - - [12840, 1024, 1, 256, 12840, 12840, 256, 256]
    - [4, 51537.7]
  - - [3200, 1024, 1, 256, 3200, 3200, 256, 256]
    - [46, 32357.2]
  - - [256, 512, 1, 2400, 256, 256, 2400, 2400]
    - [0, 11841.6]
  - - [256, 512, 1, 256, 256, 256, 256, 256]
    - [14, 2189.52]
  - - [9630, 512, 1, 256, 9630, 9630, 256, 256]
    - [3, 36296.3]
  - - [2400, 512, 1, 256, 2400, 2400, 256, 256]
    - [41, 16617.7]
  - - [256, 512, 1, 4800, 256, 256, 4800, 4800]
    - [17, 21594.2]
  - - [12840, 512, 1, 256, 12840, 12840, 256, 256]
    - [40, 41037.9]
  - - [3200, 512, 1, 256, 3200, 3200, 256, 256]
    - [39, 20738.2]
  - - [2048, 1024, 1, 1024, 2048, 2048, 1024, 1024]
    - [40, 60809.4]
  - - [2048, 512, 1, 1024, 2048, 2048, 1024, 1024]
    - [43, 40313.2]
  - - [2048, 1024, 1, 7616, 2048, 2048, 7616, 7616]
    - [44, 122465.0]
  - - [2048, 512, 1, 7616, 2048, 2048, 7616, 7616]
    - [35, 104734.0]
  - - [1024, 1024, 1, 2048, 1024, 1024, 2048, 2048]
    - [35, 60322.6]
  - - [1024, 512, 1, 2048, 1024, 1024, 2048, 2048]
    - [33, 39173.4]
  - - [1024, 1024, 1, 1024, 1024, 1024, 1024, 1024]
    - [31, 41021.7]
  - - [1024, 256, 1, 1024, 1024, 1024, 1024, 1024]
    - [32, 13523.2]
  - - [1024, 512, 1, 1024, 1024, 1024, 1024, 1024]
    - [26, 24238.0]
  - - [4000, 1024, 1, 11190, 4000, 4000, 11190, 11190]
    - [7, 132062.0]
  - - [4000, 256, 1, 11190, 4000, 4000, 11190, 11190]
    - [52, 95647.0]
  - - [4000, 512, 1, 11190, 4000, 4000, 11190, 11190]
    - [51, 119615.0]
  - - [2200, 1024, 1, 2200, 2200, 2200, 2200, 2200]
    - [53, 79996.1]
  - - [2200, 256, 1, 2200, 2200, 2200, 2200, 2200]
    - [28, 35270.1]
  - - [2200, 512, 1, 2200, 2200, 2200, 2200, 2200]
    - [48, 55680.3]
  - - [2200, 1024, 1, 22374, 2200, 2200, 22374, 22374]
    - [53, 127341.0]
  - - [2200, 256, 1, 22374, 2200, 2200, 22374, 22374]
    - [49, 93403.3]
  - - [2200, 512, 1, 22374, 2200, 2200, 22374, 22374]
    - [54, 113892.0]
  - - [4000, 1024, 1, 4000, 4000, 4000, 4000, 4000]
    - [2, 118155.0]
  - - [4000, 256, 1, 4000, 4000, 4000, 4000, 4000]
    - [47, 74162.6]
  - - [4000, 512, 1, 4000, 4000, 4000, 4000, 4000]
    - [1, 102457.0]
  - - [3465, 1024, 1, 128, 3465, 3465, 128, 128]
    - [40, 20104.7]
  - - [3465, 512, 1, 128, 3465, 3465, 128, 128]
    - [37, 10938.5]
  - - [9375, 1024, 1, 128, 9375, 9375, 128, 128]
    - [5, 28868.8]
  - - [9375, 512, 1, 128, 9375, 9375, 128, 128]
    - [6, 21806.6]
  - - [128, 1024, 1, 1677, 128, 128, 1677, 1677]
    - [21, 9202.95]
  - - [128, 512, 1, 1677, 128, 128, 1677, 1677]
    - [14, 4776.35]
  - - [2048, 1024, 1, 3465, 2048, 2048, 3465, 3465]
    - [51, 89529.1]
  - - [2048, 512, 1, 3465, 2048, 2048, 3465, 3465]
    - [36, 63820.8]
  - - [2048, 1024, 1, 9375, 2048, 2048, 9375, 9375]
    - [51, 115931.0]
  - - [2048, 512, 1, 9375, 2048, 2048, 9375, 9375]
    - [52, 91009.6]
  - - [1024, 1, 1, 1024, 1024, 1024, 1024, 1024]
    - [19, 56.2239]
  - - [1024, 128, 1, 1024, 1024, 1024, 1024, 1024]
    - [21, 6816.54]
  - - [1024, 16384, 1, 1024, 1024, 1024, 1024, 1024]
    - [42, 107562.0]
  - - [1024, 2048, 1, 1024, 1024, 1024, 1024, 1024]
    - [56, 60492.5]
  - - [1024, 32, 1, 1024, 1024, 1024, 1024, 1024]
    - [13, 1783.39]
  - - [1024, 4096, 1, 1024, 1024, 1024, 1024, 1024]
    - [42, 82715.6]
  - - [1024, 64, 1, 1024, 1024, 1024, 1024, 1024]
    - [8, 3654.17]
  - - [1024, 8192, 1, 1024, 1024, 1024, 1024, 1024]
    - [42, 98508.4]
  - - [2, 1, 1, 1024, 2, 2, 1024, 1024]
    - [10, 0.104144]
  - - [2, 32, 1, 1024, 2, 2, 1024, 1024]
    - [9, 3.3166]
  - - [2, 64, 1, 1024, 2, 2, 1024, 1024]
    - [11, 6.72854]
  - - [3072, 128, 1, 1024, 3072, 3072, 1024, 1024]
    - [39, 19456.5]
  - - [3072, 256, 1, 1024, 3072, 3072, 1024, 1024]
    - [34, 32715.4]
  - - [3072, 32, 1, 1024, 3072, 3072, 1024, 1024]
    - [12, 5086.57]
  - - [3072, 64, 1, 1024, 3072, 3072, 1024, 1024]
    - [20, 9505.5]
  - - [4096, 1024, 1, 1024, 4096, 4096, 1024, 1024]
    - [46, 84621.6]
  - - [4096, 128, 1, 1024, 4096, 4096, 1024, 1024]
    - [27, 23474.9]
  - - [4096, 16384, 1, 1024, 4096, 4096, 1024, 1024]
    - [48, 120373.0]
  - - [4096, 2048, 1, 1024, 4096, 4096, 1024, 1024]
    - [46, 100274.0]
  - - [4096, 256, 1, 1024, 4096, 4096, 1024, 1024]
    - [43, 40718.3]
  - - [4096, 32, 1, 1024, 4096, 4096, 1024, 1024]
    - [22, 6362.54]
  - - [4096, 4096, 1, 1024, 4096, 4096, 1024, 1024]
    - [46, 111558.0]
  - - [4096, 64, 1, 1024, 4096, 4096, 1024, 1024]
    - [38, 12048.3]
  - - [4096, 8192, 1, 1024, 4096, 4096, 1024, 1024]
    - [46, 117860.0]
  - - [1024, 1024, 1, 4096, 1024, 1024, 4096, 4096]
    - [35, 76743.8]
  - - [1024, 128, 1, 4096, 1024, 1024, 4096, 4096]
    - [18, 18180.2]
  - - [1024, 16384, 1, 4096, 1024, 1024, 4096, 4096]
    - [55, 128212.0]
  - - [1024, 2048, 1, 4096, 1024, 1024, 4096, 4096]
    - [56, 105651.0]
  - - [1024, 256, 1, 4096, 1024, 1024, 4096, 4096]
    - [24, 31123.0]
  - - [1024, 32, 1, 4096, 1024, 1024, 4096, 4096]
    - [15, 4946.2]
  - - [1024, 4096, 1, 4096, 1024, 1024, 4096, 4096]
    - [57, 118363.0]
  - - [1024, 64, 1, 4096, 1024, 1024, 4096, 4096]
    - [12, 9384.21]
  - - [1024, 8192, 1, 4096, 1024, 1024, 4096, 4096]
    - [50, 124386.0]
- 
- 
- DeviceEfficiency
- Equality
