// Seed: 3193153298
module module_0;
  logic id_2;
  assign id_2 = id_1;
  logic id_3 = id_2;
  type_11(
      .id_0(id_1)
  );
  assign id_2[1 : 1] = 1'b0;
  assign id_2[1'b0]  = (id_3[1][1'b0]);
  logic id_4;
  always if (1) id_3 = 1;
  logic id_5 = id_4;
  logic id_6, id_7;
  assign id_5 = id_2;
  assign id_1 = id_3;
  assign id_1 = id_7;
  type_15(
      1
  );
  logic id_8 = 1'b0;
endmodule
