
System.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007654  080001bc  080001bc  000101bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e38  08007810  08007810  00017810  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08008648  08008648  00018648  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800864c  0800864c  0001864c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000060  20040000  08008650  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 ._os_stack    00008000  20000000  20000000  00030000  2**0
                  ALLOC
  7 ._system_pool 00008000  20008000  20008000  00030000  2**0
                  ALLOC
  8 .ram2         00000000  10000000  10000000  00020060  2**0
                  CONTENTS
  9 .bss          00014b2c  20040060  080086b0  00020060  2**2
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001ac71  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00003ea4  00000000  00000000  0003ad01  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001238  00000000  00000000  0003eba8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001048  00000000  00000000  0003fde0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00009301  00000000  00000000  00040e28  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000672a  00000000  00000000  0004a129  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00050853  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000478c  00000000  00000000  000508d0  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stab         00000024  00000000  00000000  0005505c  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      0000003f  00000000  00000000  00055080  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	; (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	; (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	20040060 	.word	0x20040060
 80001d8:	00000000 	.word	0x00000000
 80001dc:	080077f8 	.word	0x080077f8

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	; (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	; (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	; (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20040064 	.word	0x20040064
 80001f8:	080077f8 	.word	0x080077f8

080001fc <strcmp>:
 80001fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000200:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000204:	2a01      	cmp	r2, #1
 8000206:	bf28      	it	cs
 8000208:	429a      	cmpcs	r2, r3
 800020a:	d0f7      	beq.n	80001fc <strcmp>
 800020c:	1ad0      	subs	r0, r2, r3
 800020e:	4770      	bx	lr

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000220:	b480      	push	{r7}
 8000222:	af00      	add	r7, sp, #0
  return uwTick;
 8000224:	4b03      	ldr	r3, [pc, #12]	; (8000234 <HAL_GetTick+0x14>)
 8000226:	681b      	ldr	r3, [r3, #0]
}
 8000228:	4618      	mov	r0, r3
 800022a:	46bd      	mov	sp, r7
 800022c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000230:	4770      	bx	lr
 8000232:	bf00      	nop
 8000234:	20054b84 	.word	0x20054b84

08000238 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000238:	b480      	push	{r7}
 800023a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800023c:	4b04      	ldr	r3, [pc, #16]	; (8000250 <NVIC_GetPriorityGrouping+0x18>)
 800023e:	68db      	ldr	r3, [r3, #12]
 8000240:	0a1b      	lsrs	r3, r3, #8
 8000242:	f003 0307 	and.w	r3, r3, #7
}
 8000246:	4618      	mov	r0, r3
 8000248:	46bd      	mov	sp, r7
 800024a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800024e:	4770      	bx	lr
 8000250:	e000ed00 	.word	0xe000ed00

08000254 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000254:	b480      	push	{r7}
 8000256:	b083      	sub	sp, #12
 8000258:	af00      	add	r7, sp, #0
 800025a:	4603      	mov	r3, r0
 800025c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800025e:	4909      	ldr	r1, [pc, #36]	; (8000284 <NVIC_EnableIRQ+0x30>)
 8000260:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000264:	095b      	lsrs	r3, r3, #5
 8000266:	79fa      	ldrb	r2, [r7, #7]
 8000268:	f002 021f 	and.w	r2, r2, #31
 800026c:	2001      	movs	r0, #1
 800026e:	fa00 f202 	lsl.w	r2, r0, r2
 8000272:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000276:	bf00      	nop
 8000278:	370c      	adds	r7, #12
 800027a:	46bd      	mov	sp, r7
 800027c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000280:	4770      	bx	lr
 8000282:	bf00      	nop
 8000284:	e000e100 	.word	0xe000e100

08000288 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000288:	b480      	push	{r7}
 800028a:	b083      	sub	sp, #12
 800028c:	af00      	add	r7, sp, #0
 800028e:	4603      	mov	r3, r0
 8000290:	6039      	str	r1, [r7, #0]
 8000292:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000294:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000298:	2b00      	cmp	r3, #0
 800029a:	da0b      	bge.n	80002b4 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800029c:	490d      	ldr	r1, [pc, #52]	; (80002d4 <NVIC_SetPriority+0x4c>)
 800029e:	79fb      	ldrb	r3, [r7, #7]
 80002a0:	f003 030f 	and.w	r3, r3, #15
 80002a4:	3b04      	subs	r3, #4
 80002a6:	683a      	ldr	r2, [r7, #0]
 80002a8:	b2d2      	uxtb	r2, r2
 80002aa:	0112      	lsls	r2, r2, #4
 80002ac:	b2d2      	uxtb	r2, r2
 80002ae:	440b      	add	r3, r1
 80002b0:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80002b2:	e009      	b.n	80002c8 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002b4:	4908      	ldr	r1, [pc, #32]	; (80002d8 <NVIC_SetPriority+0x50>)
 80002b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002ba:	683a      	ldr	r2, [r7, #0]
 80002bc:	b2d2      	uxtb	r2, r2
 80002be:	0112      	lsls	r2, r2, #4
 80002c0:	b2d2      	uxtb	r2, r2
 80002c2:	440b      	add	r3, r1
 80002c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80002c8:	bf00      	nop
 80002ca:	370c      	adds	r7, #12
 80002cc:	46bd      	mov	sp, r7
 80002ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d2:	4770      	bx	lr
 80002d4:	e000ed00 	.word	0xe000ed00
 80002d8:	e000e100 	.word	0xe000e100

080002dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80002dc:	b480      	push	{r7}
 80002de:	b089      	sub	sp, #36	; 0x24
 80002e0:	af00      	add	r7, sp, #0
 80002e2:	60f8      	str	r0, [r7, #12]
 80002e4:	60b9      	str	r1, [r7, #8]
 80002e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80002e8:	68fb      	ldr	r3, [r7, #12]
 80002ea:	f003 0307 	and.w	r3, r3, #7
 80002ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80002f0:	69fb      	ldr	r3, [r7, #28]
 80002f2:	f1c3 0307 	rsb	r3, r3, #7
 80002f6:	2b04      	cmp	r3, #4
 80002f8:	bf28      	it	cs
 80002fa:	2304      	movcs	r3, #4
 80002fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002fe:	69fb      	ldr	r3, [r7, #28]
 8000300:	3304      	adds	r3, #4
 8000302:	2b06      	cmp	r3, #6
 8000304:	d902      	bls.n	800030c <NVIC_EncodePriority+0x30>
 8000306:	69fb      	ldr	r3, [r7, #28]
 8000308:	3b03      	subs	r3, #3
 800030a:	e000      	b.n	800030e <NVIC_EncodePriority+0x32>
 800030c:	2300      	movs	r3, #0
 800030e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000310:	2201      	movs	r2, #1
 8000312:	69bb      	ldr	r3, [r7, #24]
 8000314:	fa02 f303 	lsl.w	r3, r2, r3
 8000318:	1e5a      	subs	r2, r3, #1
 800031a:	68bb      	ldr	r3, [r7, #8]
 800031c:	401a      	ands	r2, r3
 800031e:	697b      	ldr	r3, [r7, #20]
 8000320:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000322:	2101      	movs	r1, #1
 8000324:	697b      	ldr	r3, [r7, #20]
 8000326:	fa01 f303 	lsl.w	r3, r1, r3
 800032a:	1e59      	subs	r1, r3, #1
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000330:	4313      	orrs	r3, r2
         );
}
 8000332:	4618      	mov	r0, r3
 8000334:	3724      	adds	r7, #36	; 0x24
 8000336:	46bd      	mov	sp, r7
 8000338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800033c:	4770      	bx	lr

0800033e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800033e:	b580      	push	{r7, lr}
 8000340:	b086      	sub	sp, #24
 8000342:	af00      	add	r7, sp, #0
 8000344:	4603      	mov	r3, r0
 8000346:	60b9      	str	r1, [r7, #8]
 8000348:	607a      	str	r2, [r7, #4]
 800034a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800034c:	2300      	movs	r3, #0
 800034e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000350:	f7ff ff72 	bl	8000238 <NVIC_GetPriorityGrouping>
 8000354:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000356:	687a      	ldr	r2, [r7, #4]
 8000358:	68b9      	ldr	r1, [r7, #8]
 800035a:	6978      	ldr	r0, [r7, #20]
 800035c:	f7ff ffbe 	bl	80002dc <NVIC_EncodePriority>
 8000360:	4602      	mov	r2, r0
 8000362:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000366:	4611      	mov	r1, r2
 8000368:	4618      	mov	r0, r3
 800036a:	f7ff ff8d 	bl	8000288 <NVIC_SetPriority>
}
 800036e:	bf00      	nop
 8000370:	3718      	adds	r7, #24
 8000372:	46bd      	mov	sp, r7
 8000374:	bd80      	pop	{r7, pc}

08000376 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000376:	b580      	push	{r7, lr}
 8000378:	b082      	sub	sp, #8
 800037a:	af00      	add	r7, sp, #0
 800037c:	4603      	mov	r3, r0
 800037e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000380:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000384:	4618      	mov	r0, r3
 8000386:	f7ff ff65 	bl	8000254 <NVIC_EnableIRQ>
}
 800038a:	bf00      	nop
 800038c:	3708      	adds	r7, #8
 800038e:	46bd      	mov	sp, r7
 8000390:	bd80      	pop	{r7, pc}

08000392 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000392:	b580      	push	{r7, lr}
 8000394:	b084      	sub	sp, #16
 8000396:	af00      	add	r7, sp, #0
 8000398:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800039a:	2300      	movs	r3, #0
 800039c:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800039e:	687b      	ldr	r3, [r7, #4]
 80003a0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80003a4:	b2db      	uxtb	r3, r3
 80003a6:	2b02      	cmp	r3, #2
 80003a8:	d005      	beq.n	80003b6 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	2204      	movs	r2, #4
 80003ae:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80003b0:	2301      	movs	r3, #1
 80003b2:	73fb      	strb	r3, [r7, #15]
 80003b4:	e047      	b.n	8000446 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80003b6:	687b      	ldr	r3, [r7, #4]
 80003b8:	681b      	ldr	r3, [r3, #0]
 80003ba:	687a      	ldr	r2, [r7, #4]
 80003bc:	6812      	ldr	r2, [r2, #0]
 80003be:	6812      	ldr	r2, [r2, #0]
 80003c0:	f022 020e 	bic.w	r2, r2, #14
 80003c4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80003c6:	687b      	ldr	r3, [r7, #4]
 80003c8:	681b      	ldr	r3, [r3, #0]
 80003ca:	687a      	ldr	r2, [r7, #4]
 80003cc:	6812      	ldr	r2, [r2, #0]
 80003ce:	6812      	ldr	r2, [r2, #0]
 80003d0:	f022 0201 	bic.w	r2, r2, #1
 80003d4:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80003da:	687a      	ldr	r2, [r7, #4]
 80003dc:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80003de:	6812      	ldr	r2, [r2, #0]
 80003e0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80003e4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80003ea:	687a      	ldr	r2, [r7, #4]
 80003ec:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80003ee:	f002 021c 	and.w	r2, r2, #28
 80003f2:	2101      	movs	r1, #1
 80003f4:	fa01 f202 	lsl.w	r2, r1, r2
 80003f8:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80003fe:	687a      	ldr	r2, [r7, #4]
 8000400:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8000402:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000408:	2b00      	cmp	r3, #0
 800040a:	d00c      	beq.n	8000426 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000410:	687a      	ldr	r2, [r7, #4]
 8000412:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8000414:	6812      	ldr	r2, [r2, #0]
 8000416:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800041a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000420:	687a      	ldr	r2, [r7, #4]
 8000422:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8000424:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	2201      	movs	r2, #1
 800042a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	2200      	movs	r2, #0
 8000432:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800043a:	2b00      	cmp	r3, #0
 800043c:	d003      	beq.n	8000446 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000442:	6878      	ldr	r0, [r7, #4]
 8000444:	4798      	blx	r3
    }
  }
  return status;
 8000446:	7bfb      	ldrb	r3, [r7, #15]
}
 8000448:	4618      	mov	r0, r3
 800044a:	3710      	adds	r7, #16
 800044c:	46bd      	mov	sp, r7
 800044e:	bd80      	pop	{r7, pc}

08000450 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8000450:	b480      	push	{r7}
 8000452:	b083      	sub	sp, #12
 8000454:	af00      	add	r7, sp, #0
 8000456:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800045e:	b2db      	uxtb	r3, r3
}
 8000460:	4618      	mov	r0, r3
 8000462:	370c      	adds	r7, #12
 8000464:	46bd      	mov	sp, r7
 8000466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800046a:	4770      	bx	lr

0800046c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800046c:	b480      	push	{r7}
 800046e:	b087      	sub	sp, #28
 8000470:	af00      	add	r7, sp, #0
 8000472:	6078      	str	r0, [r7, #4]
 8000474:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000476:	2300      	movs	r3, #0
 8000478:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800047a:	e166      	b.n	800074a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800047c:	683b      	ldr	r3, [r7, #0]
 800047e:	681a      	ldr	r2, [r3, #0]
 8000480:	2101      	movs	r1, #1
 8000482:	697b      	ldr	r3, [r7, #20]
 8000484:	fa01 f303 	lsl.w	r3, r1, r3
 8000488:	4013      	ands	r3, r2
 800048a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800048c:	68fb      	ldr	r3, [r7, #12]
 800048e:	2b00      	cmp	r3, #0
 8000490:	f000 8158 	beq.w	8000744 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000494:	683b      	ldr	r3, [r7, #0]
 8000496:	685b      	ldr	r3, [r3, #4]
 8000498:	f003 0303 	and.w	r3, r3, #3
 800049c:	2b01      	cmp	r3, #1
 800049e:	d005      	beq.n	80004ac <HAL_GPIO_Init+0x40>
 80004a0:	683b      	ldr	r3, [r7, #0]
 80004a2:	685b      	ldr	r3, [r3, #4]
 80004a4:	f003 0303 	and.w	r3, r3, #3
 80004a8:	2b02      	cmp	r3, #2
 80004aa:	d130      	bne.n	800050e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	689b      	ldr	r3, [r3, #8]
 80004b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80004b2:	697b      	ldr	r3, [r7, #20]
 80004b4:	005b      	lsls	r3, r3, #1
 80004b6:	2203      	movs	r2, #3
 80004b8:	fa02 f303 	lsl.w	r3, r2, r3
 80004bc:	43db      	mvns	r3, r3
 80004be:	693a      	ldr	r2, [r7, #16]
 80004c0:	4013      	ands	r3, r2
 80004c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80004c4:	683b      	ldr	r3, [r7, #0]
 80004c6:	68da      	ldr	r2, [r3, #12]
 80004c8:	697b      	ldr	r3, [r7, #20]
 80004ca:	005b      	lsls	r3, r3, #1
 80004cc:	fa02 f303 	lsl.w	r3, r2, r3
 80004d0:	693a      	ldr	r2, [r7, #16]
 80004d2:	4313      	orrs	r3, r2
 80004d4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	693a      	ldr	r2, [r7, #16]
 80004da:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	685b      	ldr	r3, [r3, #4]
 80004e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80004e2:	2201      	movs	r2, #1
 80004e4:	697b      	ldr	r3, [r7, #20]
 80004e6:	fa02 f303 	lsl.w	r3, r2, r3
 80004ea:	43db      	mvns	r3, r3
 80004ec:	693a      	ldr	r2, [r7, #16]
 80004ee:	4013      	ands	r3, r2
 80004f0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80004f2:	683b      	ldr	r3, [r7, #0]
 80004f4:	685b      	ldr	r3, [r3, #4]
 80004f6:	091b      	lsrs	r3, r3, #4
 80004f8:	f003 0201 	and.w	r2, r3, #1
 80004fc:	697b      	ldr	r3, [r7, #20]
 80004fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000502:	693a      	ldr	r2, [r7, #16]
 8000504:	4313      	orrs	r3, r2
 8000506:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	693a      	ldr	r2, [r7, #16]
 800050c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800050e:	683b      	ldr	r3, [r7, #0]
 8000510:	685b      	ldr	r3, [r3, #4]
 8000512:	f003 0303 	and.w	r3, r3, #3
 8000516:	2b03      	cmp	r3, #3
 8000518:	d017      	beq.n	800054a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	68db      	ldr	r3, [r3, #12]
 800051e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000520:	697b      	ldr	r3, [r7, #20]
 8000522:	005b      	lsls	r3, r3, #1
 8000524:	2203      	movs	r2, #3
 8000526:	fa02 f303 	lsl.w	r3, r2, r3
 800052a:	43db      	mvns	r3, r3
 800052c:	693a      	ldr	r2, [r7, #16]
 800052e:	4013      	ands	r3, r2
 8000530:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000532:	683b      	ldr	r3, [r7, #0]
 8000534:	689a      	ldr	r2, [r3, #8]
 8000536:	697b      	ldr	r3, [r7, #20]
 8000538:	005b      	lsls	r3, r3, #1
 800053a:	fa02 f303 	lsl.w	r3, r2, r3
 800053e:	693a      	ldr	r2, [r7, #16]
 8000540:	4313      	orrs	r3, r2
 8000542:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	693a      	ldr	r2, [r7, #16]
 8000548:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800054a:	683b      	ldr	r3, [r7, #0]
 800054c:	685b      	ldr	r3, [r3, #4]
 800054e:	f003 0303 	and.w	r3, r3, #3
 8000552:	2b02      	cmp	r3, #2
 8000554:	d123      	bne.n	800059e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000556:	697b      	ldr	r3, [r7, #20]
 8000558:	08da      	lsrs	r2, r3, #3
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	3208      	adds	r2, #8
 800055e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000562:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000564:	697b      	ldr	r3, [r7, #20]
 8000566:	f003 0307 	and.w	r3, r3, #7
 800056a:	009b      	lsls	r3, r3, #2
 800056c:	220f      	movs	r2, #15
 800056e:	fa02 f303 	lsl.w	r3, r2, r3
 8000572:	43db      	mvns	r3, r3
 8000574:	693a      	ldr	r2, [r7, #16]
 8000576:	4013      	ands	r3, r2
 8000578:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800057a:	683b      	ldr	r3, [r7, #0]
 800057c:	691a      	ldr	r2, [r3, #16]
 800057e:	697b      	ldr	r3, [r7, #20]
 8000580:	f003 0307 	and.w	r3, r3, #7
 8000584:	009b      	lsls	r3, r3, #2
 8000586:	fa02 f303 	lsl.w	r3, r2, r3
 800058a:	693a      	ldr	r2, [r7, #16]
 800058c:	4313      	orrs	r3, r2
 800058e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000590:	697b      	ldr	r3, [r7, #20]
 8000592:	08da      	lsrs	r2, r3, #3
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	3208      	adds	r2, #8
 8000598:	6939      	ldr	r1, [r7, #16]
 800059a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80005a4:	697b      	ldr	r3, [r7, #20]
 80005a6:	005b      	lsls	r3, r3, #1
 80005a8:	2203      	movs	r2, #3
 80005aa:	fa02 f303 	lsl.w	r3, r2, r3
 80005ae:	43db      	mvns	r3, r3
 80005b0:	693a      	ldr	r2, [r7, #16]
 80005b2:	4013      	ands	r3, r2
 80005b4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80005b6:	683b      	ldr	r3, [r7, #0]
 80005b8:	685b      	ldr	r3, [r3, #4]
 80005ba:	f003 0203 	and.w	r2, r3, #3
 80005be:	697b      	ldr	r3, [r7, #20]
 80005c0:	005b      	lsls	r3, r3, #1
 80005c2:	fa02 f303 	lsl.w	r3, r2, r3
 80005c6:	693a      	ldr	r2, [r7, #16]
 80005c8:	4313      	orrs	r3, r2
 80005ca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	693a      	ldr	r2, [r7, #16]
 80005d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80005d2:	683b      	ldr	r3, [r7, #0]
 80005d4:	685b      	ldr	r3, [r3, #4]
 80005d6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80005da:	2b00      	cmp	r3, #0
 80005dc:	f000 80b2 	beq.w	8000744 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005e0:	4a61      	ldr	r2, [pc, #388]	; (8000768 <HAL_GPIO_Init+0x2fc>)
 80005e2:	4b61      	ldr	r3, [pc, #388]	; (8000768 <HAL_GPIO_Init+0x2fc>)
 80005e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80005e6:	f043 0301 	orr.w	r3, r3, #1
 80005ea:	6613      	str	r3, [r2, #96]	; 0x60
 80005ec:	4b5e      	ldr	r3, [pc, #376]	; (8000768 <HAL_GPIO_Init+0x2fc>)
 80005ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80005f0:	f003 0301 	and.w	r3, r3, #1
 80005f4:	60bb      	str	r3, [r7, #8]
 80005f6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80005f8:	4a5c      	ldr	r2, [pc, #368]	; (800076c <HAL_GPIO_Init+0x300>)
 80005fa:	697b      	ldr	r3, [r7, #20]
 80005fc:	089b      	lsrs	r3, r3, #2
 80005fe:	3302      	adds	r3, #2
 8000600:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000604:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000606:	697b      	ldr	r3, [r7, #20]
 8000608:	f003 0303 	and.w	r3, r3, #3
 800060c:	009b      	lsls	r3, r3, #2
 800060e:	220f      	movs	r2, #15
 8000610:	fa02 f303 	lsl.w	r3, r2, r3
 8000614:	43db      	mvns	r3, r3
 8000616:	693a      	ldr	r2, [r7, #16]
 8000618:	4013      	ands	r3, r2
 800061a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000622:	d02b      	beq.n	800067c <HAL_GPIO_Init+0x210>
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	4a52      	ldr	r2, [pc, #328]	; (8000770 <HAL_GPIO_Init+0x304>)
 8000628:	4293      	cmp	r3, r2
 800062a:	d025      	beq.n	8000678 <HAL_GPIO_Init+0x20c>
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	4a51      	ldr	r2, [pc, #324]	; (8000774 <HAL_GPIO_Init+0x308>)
 8000630:	4293      	cmp	r3, r2
 8000632:	d01f      	beq.n	8000674 <HAL_GPIO_Init+0x208>
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	4a50      	ldr	r2, [pc, #320]	; (8000778 <HAL_GPIO_Init+0x30c>)
 8000638:	4293      	cmp	r3, r2
 800063a:	d019      	beq.n	8000670 <HAL_GPIO_Init+0x204>
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	4a4f      	ldr	r2, [pc, #316]	; (800077c <HAL_GPIO_Init+0x310>)
 8000640:	4293      	cmp	r3, r2
 8000642:	d013      	beq.n	800066c <HAL_GPIO_Init+0x200>
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	4a4e      	ldr	r2, [pc, #312]	; (8000780 <HAL_GPIO_Init+0x314>)
 8000648:	4293      	cmp	r3, r2
 800064a:	d00d      	beq.n	8000668 <HAL_GPIO_Init+0x1fc>
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	4a4d      	ldr	r2, [pc, #308]	; (8000784 <HAL_GPIO_Init+0x318>)
 8000650:	4293      	cmp	r3, r2
 8000652:	d007      	beq.n	8000664 <HAL_GPIO_Init+0x1f8>
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	4a4c      	ldr	r2, [pc, #304]	; (8000788 <HAL_GPIO_Init+0x31c>)
 8000658:	4293      	cmp	r3, r2
 800065a:	d101      	bne.n	8000660 <HAL_GPIO_Init+0x1f4>
 800065c:	2307      	movs	r3, #7
 800065e:	e00e      	b.n	800067e <HAL_GPIO_Init+0x212>
 8000660:	2308      	movs	r3, #8
 8000662:	e00c      	b.n	800067e <HAL_GPIO_Init+0x212>
 8000664:	2306      	movs	r3, #6
 8000666:	e00a      	b.n	800067e <HAL_GPIO_Init+0x212>
 8000668:	2305      	movs	r3, #5
 800066a:	e008      	b.n	800067e <HAL_GPIO_Init+0x212>
 800066c:	2304      	movs	r3, #4
 800066e:	e006      	b.n	800067e <HAL_GPIO_Init+0x212>
 8000670:	2303      	movs	r3, #3
 8000672:	e004      	b.n	800067e <HAL_GPIO_Init+0x212>
 8000674:	2302      	movs	r3, #2
 8000676:	e002      	b.n	800067e <HAL_GPIO_Init+0x212>
 8000678:	2301      	movs	r3, #1
 800067a:	e000      	b.n	800067e <HAL_GPIO_Init+0x212>
 800067c:	2300      	movs	r3, #0
 800067e:	697a      	ldr	r2, [r7, #20]
 8000680:	f002 0203 	and.w	r2, r2, #3
 8000684:	0092      	lsls	r2, r2, #2
 8000686:	4093      	lsls	r3, r2
 8000688:	693a      	ldr	r2, [r7, #16]
 800068a:	4313      	orrs	r3, r2
 800068c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800068e:	4937      	ldr	r1, [pc, #220]	; (800076c <HAL_GPIO_Init+0x300>)
 8000690:	697b      	ldr	r3, [r7, #20]
 8000692:	089b      	lsrs	r3, r3, #2
 8000694:	3302      	adds	r3, #2
 8000696:	693a      	ldr	r2, [r7, #16]
 8000698:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800069c:	4b3b      	ldr	r3, [pc, #236]	; (800078c <HAL_GPIO_Init+0x320>)
 800069e:	689b      	ldr	r3, [r3, #8]
 80006a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80006a2:	68fb      	ldr	r3, [r7, #12]
 80006a4:	43db      	mvns	r3, r3
 80006a6:	693a      	ldr	r2, [r7, #16]
 80006a8:	4013      	ands	r3, r2
 80006aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80006ac:	683b      	ldr	r3, [r7, #0]
 80006ae:	685b      	ldr	r3, [r3, #4]
 80006b0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d003      	beq.n	80006c0 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80006b8:	693a      	ldr	r2, [r7, #16]
 80006ba:	68fb      	ldr	r3, [r7, #12]
 80006bc:	4313      	orrs	r3, r2
 80006be:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80006c0:	4a32      	ldr	r2, [pc, #200]	; (800078c <HAL_GPIO_Init+0x320>)
 80006c2:	693b      	ldr	r3, [r7, #16]
 80006c4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80006c6:	4b31      	ldr	r3, [pc, #196]	; (800078c <HAL_GPIO_Init+0x320>)
 80006c8:	68db      	ldr	r3, [r3, #12]
 80006ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80006cc:	68fb      	ldr	r3, [r7, #12]
 80006ce:	43db      	mvns	r3, r3
 80006d0:	693a      	ldr	r2, [r7, #16]
 80006d2:	4013      	ands	r3, r2
 80006d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80006d6:	683b      	ldr	r3, [r7, #0]
 80006d8:	685b      	ldr	r3, [r3, #4]
 80006da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d003      	beq.n	80006ea <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80006e2:	693a      	ldr	r2, [r7, #16]
 80006e4:	68fb      	ldr	r3, [r7, #12]
 80006e6:	4313      	orrs	r3, r2
 80006e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80006ea:	4a28      	ldr	r2, [pc, #160]	; (800078c <HAL_GPIO_Init+0x320>)
 80006ec:	693b      	ldr	r3, [r7, #16]
 80006ee:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80006f0:	4b26      	ldr	r3, [pc, #152]	; (800078c <HAL_GPIO_Init+0x320>)
 80006f2:	685b      	ldr	r3, [r3, #4]
 80006f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80006f6:	68fb      	ldr	r3, [r7, #12]
 80006f8:	43db      	mvns	r3, r3
 80006fa:	693a      	ldr	r2, [r7, #16]
 80006fc:	4013      	ands	r3, r2
 80006fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000700:	683b      	ldr	r3, [r7, #0]
 8000702:	685b      	ldr	r3, [r3, #4]
 8000704:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000708:	2b00      	cmp	r3, #0
 800070a:	d003      	beq.n	8000714 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800070c:	693a      	ldr	r2, [r7, #16]
 800070e:	68fb      	ldr	r3, [r7, #12]
 8000710:	4313      	orrs	r3, r2
 8000712:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000714:	4a1d      	ldr	r2, [pc, #116]	; (800078c <HAL_GPIO_Init+0x320>)
 8000716:	693b      	ldr	r3, [r7, #16]
 8000718:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800071a:	4b1c      	ldr	r3, [pc, #112]	; (800078c <HAL_GPIO_Init+0x320>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000720:	68fb      	ldr	r3, [r7, #12]
 8000722:	43db      	mvns	r3, r3
 8000724:	693a      	ldr	r2, [r7, #16]
 8000726:	4013      	ands	r3, r2
 8000728:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800072a:	683b      	ldr	r3, [r7, #0]
 800072c:	685b      	ldr	r3, [r3, #4]
 800072e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000732:	2b00      	cmp	r3, #0
 8000734:	d003      	beq.n	800073e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8000736:	693a      	ldr	r2, [r7, #16]
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	4313      	orrs	r3, r2
 800073c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800073e:	4a13      	ldr	r2, [pc, #76]	; (800078c <HAL_GPIO_Init+0x320>)
 8000740:	693b      	ldr	r3, [r7, #16]
 8000742:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000744:	697b      	ldr	r3, [r7, #20]
 8000746:	3301      	adds	r3, #1
 8000748:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800074a:	683b      	ldr	r3, [r7, #0]
 800074c:	681a      	ldr	r2, [r3, #0]
 800074e:	697b      	ldr	r3, [r7, #20]
 8000750:	fa22 f303 	lsr.w	r3, r2, r3
 8000754:	2b00      	cmp	r3, #0
 8000756:	f47f ae91 	bne.w	800047c <HAL_GPIO_Init+0x10>
  }
}
 800075a:	bf00      	nop
 800075c:	371c      	adds	r7, #28
 800075e:	46bd      	mov	sp, r7
 8000760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000764:	4770      	bx	lr
 8000766:	bf00      	nop
 8000768:	40021000 	.word	0x40021000
 800076c:	40010000 	.word	0x40010000
 8000770:	48000400 	.word	0x48000400
 8000774:	48000800 	.word	0x48000800
 8000778:	48000c00 	.word	0x48000c00
 800077c:	48001000 	.word	0x48001000
 8000780:	48001400 	.word	0x48001400
 8000784:	48001800 	.word	0x48001800
 8000788:	48001c00 	.word	0x48001c00
 800078c:	40010400 	.word	0x40010400

08000790 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000790:	b480      	push	{r7}
 8000792:	b085      	sub	sp, #20
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
 8000798:	460b      	mov	r3, r1
 800079a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	691a      	ldr	r2, [r3, #16]
 80007a0:	887b      	ldrh	r3, [r7, #2]
 80007a2:	4013      	ands	r3, r2
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d002      	beq.n	80007ae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80007a8:	2301      	movs	r3, #1
 80007aa:	73fb      	strb	r3, [r7, #15]
 80007ac:	e001      	b.n	80007b2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80007ae:	2300      	movs	r3, #0
 80007b0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80007b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80007b4:	4618      	mov	r0, r3
 80007b6:	3714      	adds	r7, #20
 80007b8:	46bd      	mov	sp, r7
 80007ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007be:	4770      	bx	lr

080007c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80007c0:	b480      	push	{r7}
 80007c2:	b083      	sub	sp, #12
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
 80007c8:	460b      	mov	r3, r1
 80007ca:	807b      	strh	r3, [r7, #2]
 80007cc:	4613      	mov	r3, r2
 80007ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80007d0:	787b      	ldrb	r3, [r7, #1]
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d003      	beq.n	80007de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80007d6:	887a      	ldrh	r2, [r7, #2]
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80007dc:	e002      	b.n	80007e4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80007de:	887a      	ldrh	r2, [r7, #2]
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80007e4:	bf00      	nop
 80007e6:	370c      	adds	r7, #12
 80007e8:	46bd      	mov	sp, r7
 80007ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ee:	4770      	bx	lr

080007f0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b084      	sub	sp, #16
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	699b      	ldr	r3, [r3, #24]
 80007fe:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800080c:	2b00      	cmp	r3, #0
 800080e:	d005      	beq.n	800081c <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000814:	68ba      	ldr	r2, [r7, #8]
 8000816:	68f9      	ldr	r1, [r7, #12]
 8000818:	6878      	ldr	r0, [r7, #4]
 800081a:	4798      	blx	r3
  }
}
 800081c:	bf00      	nop
 800081e:	3710      	adds	r7, #16
 8000820:	46bd      	mov	sp, r7
 8000822:	bd80      	pop	{r7, pc}

08000824 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b086      	sub	sp, #24
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	699b      	ldr	r3, [r3, #24]
 8000832:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800083c:	697b      	ldr	r3, [r7, #20]
 800083e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000842:	2b00      	cmp	r3, #0
 8000844:	d00f      	beq.n	8000866 <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8000846:	693b      	ldr	r3, [r7, #16]
 8000848:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800084c:	2b00      	cmp	r3, #0
 800084e:	d00a      	beq.n	8000866 <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000854:	f043 0201 	orr.w	r2, r3, #1
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000864:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8000866:	697b      	ldr	r3, [r7, #20]
 8000868:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800086c:	2b00      	cmp	r3, #0
 800086e:	d00f      	beq.n	8000890 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8000870:	693b      	ldr	r3, [r7, #16]
 8000872:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8000876:	2b00      	cmp	r3, #0
 8000878:	d00a      	beq.n	8000890 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800087e:	f043 0208 	orr.w	r2, r3, #8
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800088e:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8000890:	697b      	ldr	r3, [r7, #20]
 8000892:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000896:	2b00      	cmp	r3, #0
 8000898:	d00f      	beq.n	80008ba <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800089a:	693b      	ldr	r3, [r7, #16]
 800089c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d00a      	beq.n	80008ba <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008a8:	f043 0202 	orr.w	r2, r3, #2
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80008b8:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008be:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80008c0:	68fb      	ldr	r3, [r7, #12]
 80008c2:	f003 030b 	and.w	r3, r3, #11
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d003      	beq.n	80008d2 <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 80008ca:	68f9      	ldr	r1, [r7, #12]
 80008cc:	6878      	ldr	r0, [r7, #4]
 80008ce:	f000 fb3f 	bl	8000f50 <I2C_ITError>
  }
}
 80008d2:	bf00      	nop
 80008d4:	3718      	adds	r7, #24
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}

080008da <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 80008da:	b580      	push	{r7, lr}
 80008dc:	b086      	sub	sp, #24
 80008de:	af00      	add	r7, sp, #0
 80008e0:	60f8      	str	r0, [r7, #12]
 80008e2:	60b9      	str	r1, [r7, #8]
 80008e4:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80008e6:	68fb      	ldr	r3, [r7, #12]
 80008e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80008ea:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80008ec:	68bb      	ldr	r3, [r7, #8]
 80008ee:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80008f0:	68fb      	ldr	r3, [r7, #12]
 80008f2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80008f6:	2b01      	cmp	r3, #1
 80008f8:	d101      	bne.n	80008fe <I2C_Slave_ISR_IT+0x24>
 80008fa:	2302      	movs	r3, #2
 80008fc:	e0e1      	b.n	8000ac2 <I2C_Slave_ISR_IT+0x1e8>
 80008fe:	68fb      	ldr	r3, [r7, #12]
 8000900:	2201      	movs	r2, #1
 8000902:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8000906:	693b      	ldr	r3, [r7, #16]
 8000908:	f003 0320 	and.w	r3, r3, #32
 800090c:	2b00      	cmp	r3, #0
 800090e:	d008      	beq.n	8000922 <I2C_Slave_ISR_IT+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8000916:	2b00      	cmp	r3, #0
 8000918:	d003      	beq.n	8000922 <I2C_Slave_ISR_IT+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800091a:	6939      	ldr	r1, [r7, #16]
 800091c:	68f8      	ldr	r0, [r7, #12]
 800091e:	f000 f9b7 	bl	8000c90 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8000922:	693b      	ldr	r3, [r7, #16]
 8000924:	f003 0310 	and.w	r3, r3, #16
 8000928:	2b00      	cmp	r3, #0
 800092a:	d04b      	beq.n	80009c4 <I2C_Slave_ISR_IT+0xea>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8000932:	2b00      	cmp	r3, #0
 8000934:	d046      	beq.n	80009c4 <I2C_Slave_ISR_IT+0xea>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8000936:	68fb      	ldr	r3, [r7, #12]
 8000938:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800093a:	b29b      	uxth	r3, r3
 800093c:	2b00      	cmp	r3, #0
 800093e:	d128      	bne.n	8000992 <I2C_Slave_ISR_IT+0xb8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000946:	b2db      	uxtb	r3, r3
 8000948:	2b28      	cmp	r3, #40	; 0x28
 800094a:	d108      	bne.n	800095e <I2C_Slave_ISR_IT+0x84>
 800094c:	697b      	ldr	r3, [r7, #20]
 800094e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8000952:	d104      	bne.n	800095e <I2C_Slave_ISR_IT+0x84>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8000954:	6939      	ldr	r1, [r7, #16]
 8000956:	68f8      	ldr	r0, [r7, #12]
 8000958:	f000 faa4 	bl	8000ea4 <I2C_ITListenCplt>
 800095c:	e031      	b.n	80009c2 <I2C_Slave_ISR_IT+0xe8>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800095e:	68fb      	ldr	r3, [r7, #12]
 8000960:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000964:	b2db      	uxtb	r3, r3
 8000966:	2b29      	cmp	r3, #41	; 0x29
 8000968:	d10e      	bne.n	8000988 <I2C_Slave_ISR_IT+0xae>
 800096a:	697b      	ldr	r3, [r7, #20]
 800096c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8000970:	d00a      	beq.n	8000988 <I2C_Slave_ISR_IT+0xae>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000972:	68fb      	ldr	r3, [r7, #12]
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	2210      	movs	r2, #16
 8000978:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800097a:	68f8      	ldr	r0, [r7, #12]
 800097c:	f000 fbe1 	bl	8001142 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8000980:	68f8      	ldr	r0, [r7, #12]
 8000982:	f000 f926 	bl	8000bd2 <I2C_ITSlaveSeqCplt>
 8000986:	e01c      	b.n	80009c2 <I2C_Slave_ISR_IT+0xe8>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000988:	68fb      	ldr	r3, [r7, #12]
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	2210      	movs	r2, #16
 800098e:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8000990:	e08f      	b.n	8000ab2 <I2C_Slave_ISR_IT+0x1d8>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000992:	68fb      	ldr	r3, [r7, #12]
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	2210      	movs	r2, #16
 8000998:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800099a:	68fb      	ldr	r3, [r7, #12]
 800099c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800099e:	f043 0204 	orr.w	r2, r3, #4
 80009a2:	68fb      	ldr	r3, [r7, #12]
 80009a4:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80009a6:	697b      	ldr	r3, [r7, #20]
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d003      	beq.n	80009b4 <I2C_Slave_ISR_IT+0xda>
 80009ac:	697b      	ldr	r3, [r7, #20]
 80009ae:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80009b2:	d17e      	bne.n	8000ab2 <I2C_Slave_ISR_IT+0x1d8>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80009b4:	68fb      	ldr	r3, [r7, #12]
 80009b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009b8:	4619      	mov	r1, r3
 80009ba:	68f8      	ldr	r0, [r7, #12]
 80009bc:	f000 fac8 	bl	8000f50 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80009c0:	e077      	b.n	8000ab2 <I2C_Slave_ISR_IT+0x1d8>
 80009c2:	e076      	b.n	8000ab2 <I2C_Slave_ISR_IT+0x1d8>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80009c4:	693b      	ldr	r3, [r7, #16]
 80009c6:	f003 0304 	and.w	r3, r3, #4
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d02f      	beq.n	8000a2e <I2C_Slave_ISR_IT+0x154>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d02a      	beq.n	8000a2e <I2C_Slave_ISR_IT+0x154>
  {
    if (hi2c->XferCount > 0U)
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80009dc:	b29b      	uxth	r3, r3
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d018      	beq.n	8000a14 <I2C_Slave_ISR_IT+0x13a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80009e2:	68fb      	ldr	r3, [r7, #12]
 80009e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009e6:	68fa      	ldr	r2, [r7, #12]
 80009e8:	6812      	ldr	r2, [r2, #0]
 80009ea:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80009ec:	b2d2      	uxtb	r2, r2
 80009ee:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009f4:	1c5a      	adds	r2, r3, #1
 80009f6:	68fb      	ldr	r3, [r7, #12]
 80009f8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80009fa:	68fb      	ldr	r3, [r7, #12]
 80009fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80009fe:	3b01      	subs	r3, #1
 8000a00:	b29a      	uxth	r2, r3
 8000a02:	68fb      	ldr	r3, [r7, #12]
 8000a04:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000a0a:	b29b      	uxth	r3, r3
 8000a0c:	3b01      	subs	r3, #1
 8000a0e:	b29a      	uxth	r2, r3
 8000a10:	68fb      	ldr	r3, [r7, #12]
 8000a12:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000a18:	b29b      	uxth	r3, r3
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d14b      	bne.n	8000ab6 <I2C_Slave_ISR_IT+0x1dc>
 8000a1e:	697b      	ldr	r3, [r7, #20]
 8000a20:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8000a24:	d047      	beq.n	8000ab6 <I2C_Slave_ISR_IT+0x1dc>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8000a26:	68f8      	ldr	r0, [r7, #12]
 8000a28:	f000 f8d3 	bl	8000bd2 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8000a2c:	e043      	b.n	8000ab6 <I2C_Slave_ISR_IT+0x1dc>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8000a2e:	693b      	ldr	r3, [r7, #16]
 8000a30:	f003 0308 	and.w	r3, r3, #8
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d009      	beq.n	8000a4c <I2C_Slave_ISR_IT+0x172>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d004      	beq.n	8000a4c <I2C_Slave_ISR_IT+0x172>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8000a42:	6939      	ldr	r1, [r7, #16]
 8000a44:	68f8      	ldr	r0, [r7, #12]
 8000a46:	f000 f840 	bl	8000aca <I2C_ITAddrCplt>
 8000a4a:	e035      	b.n	8000ab8 <I2C_Slave_ISR_IT+0x1de>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8000a4c:	693b      	ldr	r3, [r7, #16]
 8000a4e:	f003 0302 	and.w	r3, r3, #2
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d030      	beq.n	8000ab8 <I2C_Slave_ISR_IT+0x1de>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d02b      	beq.n	8000ab8 <I2C_Slave_ISR_IT+0x1de>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000a64:	b29b      	uxth	r3, r3
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d018      	beq.n	8000a9c <I2C_Slave_ISR_IT+0x1c2>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8000a6a:	68fb      	ldr	r3, [r7, #12]
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	68fa      	ldr	r2, [r7, #12]
 8000a70:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000a72:	7812      	ldrb	r2, [r2, #0]
 8000a74:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8000a76:	68fb      	ldr	r3, [r7, #12]
 8000a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a7a:	1c5a      	adds	r2, r3, #1
 8000a7c:	68fb      	ldr	r3, [r7, #12]
 8000a7e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8000a80:	68fb      	ldr	r3, [r7, #12]
 8000a82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000a84:	b29b      	uxth	r3, r3
 8000a86:	3b01      	subs	r3, #1
 8000a88:	b29a      	uxth	r2, r3
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8000a8e:	68fb      	ldr	r3, [r7, #12]
 8000a90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000a92:	3b01      	subs	r3, #1
 8000a94:	b29a      	uxth	r2, r3
 8000a96:	68fb      	ldr	r3, [r7, #12]
 8000a98:	851a      	strh	r2, [r3, #40]	; 0x28
 8000a9a:	e00d      	b.n	8000ab8 <I2C_Slave_ISR_IT+0x1de>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8000a9c:	697b      	ldr	r3, [r7, #20]
 8000a9e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000aa2:	d002      	beq.n	8000aaa <I2C_Slave_ISR_IT+0x1d0>
 8000aa4:	697b      	ldr	r3, [r7, #20]
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d106      	bne.n	8000ab8 <I2C_Slave_ISR_IT+0x1de>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8000aaa:	68f8      	ldr	r0, [r7, #12]
 8000aac:	f000 f891 	bl	8000bd2 <I2C_ITSlaveSeqCplt>
 8000ab0:	e002      	b.n	8000ab8 <I2C_Slave_ISR_IT+0x1de>
    if (hi2c->XferCount == 0U)
 8000ab2:	bf00      	nop
 8000ab4:	e000      	b.n	8000ab8 <I2C_Slave_ISR_IT+0x1de>
    if ((hi2c->XferCount == 0U) && \
 8000ab6:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	2200      	movs	r2, #0
 8000abc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8000ac0:	2300      	movs	r3, #0
}
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	3718      	adds	r7, #24
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd80      	pop	{r7, pc}

08000aca <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8000aca:	b580      	push	{r7, lr}
 8000acc:	b084      	sub	sp, #16
 8000ace:	af00      	add	r7, sp, #0
 8000ad0:	6078      	str	r0, [r7, #4]
 8000ad2:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000ada:	b2db      	uxtb	r3, r3
 8000adc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8000ae0:	2b28      	cmp	r3, #40	; 0x28
 8000ae2:	d16a      	bne.n	8000bba <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	699b      	ldr	r3, [r3, #24]
 8000aea:	0c1b      	lsrs	r3, r3, #16
 8000aec:	b2db      	uxtb	r3, r3
 8000aee:	f003 0301 	and.w	r3, r3, #1
 8000af2:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	699b      	ldr	r3, [r3, #24]
 8000afa:	0c1b      	lsrs	r3, r3, #16
 8000afc:	b29b      	uxth	r3, r3
 8000afe:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8000b02:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	689b      	ldr	r3, [r3, #8]
 8000b0a:	b29b      	uxth	r3, r3
 8000b0c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000b10:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	68db      	ldr	r3, [r3, #12]
 8000b18:	b29b      	uxth	r3, r3
 8000b1a:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8000b1e:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	68db      	ldr	r3, [r3, #12]
 8000b24:	2b02      	cmp	r3, #2
 8000b26:	d138      	bne.n	8000b9a <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8000b28:	897b      	ldrh	r3, [r7, #10]
 8000b2a:	09db      	lsrs	r3, r3, #7
 8000b2c:	b29a      	uxth	r2, r3
 8000b2e:	89bb      	ldrh	r3, [r7, #12]
 8000b30:	4053      	eors	r3, r2
 8000b32:	b29b      	uxth	r3, r3
 8000b34:	f003 0306 	and.w	r3, r3, #6
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d11c      	bne.n	8000b76 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8000b3c:	897b      	ldrh	r3, [r7, #10]
 8000b3e:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000b44:	1c5a      	adds	r2, r3, #1
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000b4e:	2b02      	cmp	r3, #2
 8000b50:	d13b      	bne.n	8000bca <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	2200      	movs	r2, #0
 8000b56:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	2208      	movs	r2, #8
 8000b5e:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	2200      	movs	r2, #0
 8000b64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8000b6c:	89ba      	ldrh	r2, [r7, #12]
 8000b6e:	7bf9      	ldrb	r1, [r7, #15]
 8000b70:	6878      	ldr	r0, [r7, #4]
 8000b72:	4798      	blx	r3
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8000b74:	e029      	b.n	8000bca <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8000b76:	893b      	ldrh	r3, [r7, #8]
 8000b78:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8000b7a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b7e:	6878      	ldr	r0, [r7, #4]
 8000b80:	f000 fb21 	bl	80011c6 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	2200      	movs	r2, #0
 8000b88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8000b90:	89ba      	ldrh	r2, [r7, #12]
 8000b92:	7bf9      	ldrb	r1, [r7, #15]
 8000b94:	6878      	ldr	r0, [r7, #4]
 8000b96:	4798      	blx	r3
}
 8000b98:	e017      	b.n	8000bca <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8000b9a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b9e:	6878      	ldr	r0, [r7, #4]
 8000ba0:	f000 fb11 	bl	80011c6 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8000bb0:	89ba      	ldrh	r2, [r7, #12]
 8000bb2:	7bf9      	ldrb	r1, [r7, #15]
 8000bb4:	6878      	ldr	r0, [r7, #4]
 8000bb6:	4798      	blx	r3
}
 8000bb8:	e007      	b.n	8000bca <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	2208      	movs	r2, #8
 8000bc0:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8000bca:	bf00      	nop
 8000bcc:	3710      	adds	r7, #16
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}

08000bd2 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8000bd2:	b580      	push	{r7, lr}
 8000bd4:	b084      	sub	sp, #16
 8000bd6:	af00      	add	r7, sp, #0
 8000bd8:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	2200      	movs	r2, #0
 8000be6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8000bea:	68fb      	ldr	r3, [r7, #12]
 8000bec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d008      	beq.n	8000c06 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	687a      	ldr	r2, [r7, #4]
 8000bfa:	6812      	ldr	r2, [r2, #0]
 8000bfc:	6812      	ldr	r2, [r2, #0]
 8000bfe:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8000c02:	601a      	str	r2, [r3, #0]
 8000c04:	e00c      	b.n	8000c20 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d007      	beq.n	8000c20 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	687a      	ldr	r2, [r7, #4]
 8000c16:	6812      	ldr	r2, [r2, #0]
 8000c18:	6812      	ldr	r2, [r2, #0]
 8000c1a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000c1e:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000c26:	b2db      	uxtb	r3, r3
 8000c28:	2b29      	cmp	r3, #41	; 0x29
 8000c2a:	d113      	bne.n	8000c54 <I2C_ITSlaveSeqCplt+0x82>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	2228      	movs	r2, #40	; 0x28
 8000c30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	2221      	movs	r2, #33	; 0x21
 8000c38:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8000c3a:	2101      	movs	r1, #1
 8000c3c:	6878      	ldr	r0, [r7, #4]
 8000c3e:	f000 fac2 	bl	80011c6 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	2200      	movs	r2, #0
 8000c46:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000c4e:	6878      	ldr	r0, [r7, #4]
 8000c50:	4798      	blx	r3
  }
  else
  {
    /* Nothing to do */
  }
}
 8000c52:	e018      	b.n	8000c86 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000c5a:	b2db      	uxtb	r3, r3
 8000c5c:	2b2a      	cmp	r3, #42	; 0x2a
 8000c5e:	d112      	bne.n	8000c86 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	2228      	movs	r2, #40	; 0x28
 8000c64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	2222      	movs	r2, #34	; 0x22
 8000c6c:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8000c6e:	2102      	movs	r1, #2
 8000c70:	6878      	ldr	r0, [r7, #4]
 8000c72:	f000 faa8 	bl	80011c6 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	2200      	movs	r2, #0
 8000c7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->SlaveRxCpltCallback(hi2c);
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c82:	6878      	ldr	r0, [r7, #4]
 8000c84:	4798      	blx	r3
}
 8000c86:	bf00      	nop
 8000c88:	3710      	adds	r7, #16
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}
	...

08000c90 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b086      	sub	sp, #24
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
 8000c98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000cac:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	2220      	movs	r2, #32
 8000cb4:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8000cb6:	7bfb      	ldrb	r3, [r7, #15]
 8000cb8:	2b21      	cmp	r3, #33	; 0x21
 8000cba:	d002      	beq.n	8000cc2 <I2C_ITSlaveCplt+0x32>
 8000cbc:	7bfb      	ldrb	r3, [r7, #15]
 8000cbe:	2b29      	cmp	r3, #41	; 0x29
 8000cc0:	d108      	bne.n	8000cd4 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8000cc2:	f248 0101 	movw	r1, #32769	; 0x8001
 8000cc6:	6878      	ldr	r0, [r7, #4]
 8000cc8:	f000 fa7d 	bl	80011c6 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	2221      	movs	r2, #33	; 0x21
 8000cd0:	631a      	str	r2, [r3, #48]	; 0x30
 8000cd2:	e00d      	b.n	8000cf0 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8000cd4:	7bfb      	ldrb	r3, [r7, #15]
 8000cd6:	2b22      	cmp	r3, #34	; 0x22
 8000cd8:	d002      	beq.n	8000ce0 <I2C_ITSlaveCplt+0x50>
 8000cda:	7bfb      	ldrb	r3, [r7, #15]
 8000cdc:	2b2a      	cmp	r3, #42	; 0x2a
 8000cde:	d107      	bne.n	8000cf0 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8000ce0:	f248 0102 	movw	r1, #32770	; 0x8002
 8000ce4:	6878      	ldr	r0, [r7, #4]
 8000ce6:	f000 fa6e 	bl	80011c6 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	2222      	movs	r2, #34	; 0x22
 8000cee:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	687a      	ldr	r2, [r7, #4]
 8000cf6:	6812      	ldr	r2, [r2, #0]
 8000cf8:	6852      	ldr	r2, [r2, #4]
 8000cfa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000cfe:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	681a      	ldr	r2, [r3, #0]
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	6859      	ldr	r1, [r3, #4]
 8000d0a:	4b64      	ldr	r3, [pc, #400]	; (8000e9c <I2C_ITSlaveCplt+0x20c>)
 8000d0c:	400b      	ands	r3, r1
 8000d0e:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8000d10:	6878      	ldr	r0, [r7, #4]
 8000d12:	f000 fa16 	bl	8001142 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8000d16:	693b      	ldr	r3, [r7, #16]
 8000d18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d013      	beq.n	8000d48 <I2C_ITSlaveCplt+0xb8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	687a      	ldr	r2, [r7, #4]
 8000d26:	6812      	ldr	r2, [r2, #0]
 8000d28:	6812      	ldr	r2, [r2, #0]
 8000d2a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8000d2e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d01f      	beq.n	8000d78 <I2C_ITSlaveCplt+0xe8>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	685b      	ldr	r3, [r3, #4]
 8000d40:	b29a      	uxth	r2, r3
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	855a      	strh	r2, [r3, #42]	; 0x2a
 8000d46:	e017      	b.n	8000d78 <I2C_ITSlaveCplt+0xe8>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8000d48:	693b      	ldr	r3, [r7, #16]
 8000d4a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d012      	beq.n	8000d78 <I2C_ITSlaveCplt+0xe8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	687a      	ldr	r2, [r7, #4]
 8000d58:	6812      	ldr	r2, [r2, #0]
 8000d5a:	6812      	ldr	r2, [r2, #0]
 8000d5c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000d60:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d006      	beq.n	8000d78 <I2C_ITSlaveCplt+0xe8>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	685b      	ldr	r3, [r3, #4]
 8000d72:	b29a      	uxth	r2, r3
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8000d78:	697b      	ldr	r3, [r7, #20]
 8000d7a:	f003 0304 	and.w	r3, r3, #4
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d020      	beq.n	8000dc4 <I2C_ITSlaveCplt+0x134>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8000d82:	697b      	ldr	r3, [r7, #20]
 8000d84:	f023 0304 	bic.w	r3, r3, #4
 8000d88:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d8e:	687a      	ldr	r2, [r7, #4]
 8000d90:	6812      	ldr	r2, [r2, #0]
 8000d92:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000d94:	b2d2      	uxtb	r2, r2
 8000d96:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d9c:	1c5a      	adds	r2, r3, #1
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d00c      	beq.n	8000dc4 <I2C_ITSlaveCplt+0x134>
    {
      hi2c->XferSize--;
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000dae:	3b01      	subs	r3, #1
 8000db0:	b29a      	uxth	r2, r3
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000dba:	b29b      	uxth	r3, r3
 8000dbc:	3b01      	subs	r3, #1
 8000dbe:	b29a      	uxth	r2, r3
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000dc8:	b29b      	uxth	r3, r3
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d005      	beq.n	8000dda <I2C_ITSlaveCplt+0x14a>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dd2:	f043 0204 	orr.w	r2, r3, #4
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	2200      	movs	r2, #0
 8000dde:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	2200      	movs	r2, #0
 8000de6:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d010      	beq.n	8000e12 <I2C_ITSlaveCplt+0x182>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000df4:	4619      	mov	r1, r3
 8000df6:	6878      	ldr	r0, [r7, #4]
 8000df8:	f000 f8aa 	bl	8000f50 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000e02:	b2db      	uxtb	r3, r3
 8000e04:	2b28      	cmp	r3, #40	; 0x28
 8000e06:	d144      	bne.n	8000e92 <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8000e08:	6979      	ldr	r1, [r7, #20]
 8000e0a:	6878      	ldr	r0, [r7, #4]
 8000e0c:	f000 f84a 	bl	8000ea4 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8000e10:	e03f      	b.n	8000e92 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e16:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8000e1a:	d015      	beq.n	8000e48 <I2C_ITSlaveCplt+0x1b8>
    I2C_ITSlaveSeqCplt(hi2c);
 8000e1c:	6878      	ldr	r0, [r7, #4]
 8000e1e:	f7ff fed8 	bl	8000bd2 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	4a1e      	ldr	r2, [pc, #120]	; (8000ea0 <I2C_ITSlaveCplt+0x210>)
 8000e26:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	2220      	movs	r2, #32
 8000e2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	2200      	movs	r2, #0
 8000e34:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	2200      	movs	r2, #0
 8000e3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->ListenCpltCallback(hi2c);
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8000e42:	6878      	ldr	r0, [r7, #4]
 8000e44:	4798      	blx	r3
}
 8000e46:	e024      	b.n	8000e92 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000e4e:	b2db      	uxtb	r3, r3
 8000e50:	2b22      	cmp	r3, #34	; 0x22
 8000e52:	d10f      	bne.n	8000e74 <I2C_ITSlaveCplt+0x1e4>
    hi2c->State = HAL_I2C_STATE_READY;
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	2220      	movs	r2, #32
 8000e58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	2200      	movs	r2, #0
 8000e60:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	2200      	movs	r2, #0
 8000e66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->SlaveRxCpltCallback(hi2c);
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e6e:	6878      	ldr	r0, [r7, #4]
 8000e70:	4798      	blx	r3
}
 8000e72:	e00e      	b.n	8000e92 <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	2220      	movs	r2, #32
 8000e78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	2200      	movs	r2, #0
 8000e80:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	2200      	movs	r2, #0
 8000e86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->SlaveTxCpltCallback(hi2c);
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000e8e:	6878      	ldr	r0, [r7, #4]
 8000e90:	4798      	blx	r3
}
 8000e92:	bf00      	nop
 8000e94:	3718      	adds	r7, #24
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	fe00e800 	.word	0xfe00e800
 8000ea0:	ffff0000 	.word	0xffff0000

08000ea4 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
 8000eac:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	4a26      	ldr	r2, [pc, #152]	; (8000f4c <I2C_ITListenCplt+0xa8>)
 8000eb2:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	2220      	movs	r2, #32
 8000ebe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	2200      	movs	r2, #0
 8000ece:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8000ed0:	683b      	ldr	r3, [r7, #0]
 8000ed2:	f003 0304 	and.w	r3, r3, #4
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d022      	beq.n	8000f20 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ede:	687a      	ldr	r2, [r7, #4]
 8000ee0:	6812      	ldr	r2, [r2, #0]
 8000ee2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000ee4:	b2d2      	uxtb	r2, r2
 8000ee6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000eec:	1c5a      	adds	r2, r3, #1
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d012      	beq.n	8000f20 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000efe:	3b01      	subs	r3, #1
 8000f00:	b29a      	uxth	r2, r3
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f0a:	b29b      	uxth	r3, r3
 8000f0c:	3b01      	subs	r3, #1
 8000f0e:	b29a      	uxth	r2, r3
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f18:	f043 0204 	orr.w	r2, r3, #4
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8000f20:	f248 0103 	movw	r1, #32771	; 0x8003
 8000f24:	6878      	ldr	r0, [r7, #4]
 8000f26:	f000 f94e 	bl	80011c6 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	2210      	movs	r2, #16
 8000f30:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	2200      	movs	r2, #0
 8000f36:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8000f3e:	6878      	ldr	r0, [r7, #4]
 8000f40:	4798      	blx	r3
#else
  HAL_I2C_ListenCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8000f42:	bf00      	nop
 8000f44:	3708      	adds	r7, #8
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	ffff0000 	.word	0xffff0000

08000f50 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b084      	sub	sp, #16
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
 8000f58:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000f60:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	2200      	movs	r2, #0
 8000f66:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	4a5d      	ldr	r2, [pc, #372]	; (80010e4 <I2C_ITError+0x194>)
 8000f6e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	2200      	movs	r2, #0
 8000f74:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	431a      	orrs	r2, r3
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8000f82:	7bfb      	ldrb	r3, [r7, #15]
 8000f84:	2b28      	cmp	r3, #40	; 0x28
 8000f86:	d005      	beq.n	8000f94 <I2C_ITError+0x44>
 8000f88:	7bfb      	ldrb	r3, [r7, #15]
 8000f8a:	2b29      	cmp	r3, #41	; 0x29
 8000f8c:	d002      	beq.n	8000f94 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8000f8e:	7bfb      	ldrb	r3, [r7, #15]
 8000f90:	2b2a      	cmp	r3, #42	; 0x2a
 8000f92:	d10b      	bne.n	8000fac <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8000f94:	2103      	movs	r1, #3
 8000f96:	6878      	ldr	r0, [r7, #4]
 8000f98:	f000 f915 	bl	80011c6 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	2228      	movs	r2, #40	; 0x28
 8000fa0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	4a50      	ldr	r2, [pc, #320]	; (80010e8 <I2C_ITError+0x198>)
 8000fa8:	635a      	str	r2, [r3, #52]	; 0x34
 8000faa:	e011      	b.n	8000fd0 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8000fac:	f248 0103 	movw	r1, #32771	; 0x8003
 8000fb0:	6878      	ldr	r0, [r7, #4]
 8000fb2:	f000 f908 	bl	80011c6 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000fbc:	b2db      	uxtb	r3, r3
 8000fbe:	2b60      	cmp	r3, #96	; 0x60
 8000fc0:	d003      	beq.n	8000fca <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	2220      	movs	r2, #32
 8000fc6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	2200      	movs	r2, #0
 8000fce:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fd4:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d039      	beq.n	8001052 <I2C_ITError+0x102>
 8000fde:	68bb      	ldr	r3, [r7, #8]
 8000fe0:	2b11      	cmp	r3, #17
 8000fe2:	d002      	beq.n	8000fea <I2C_ITError+0x9a>
 8000fe4:	68bb      	ldr	r3, [r7, #8]
 8000fe6:	2b21      	cmp	r3, #33	; 0x21
 8000fe8:	d133      	bne.n	8001052 <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ff4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000ff8:	d107      	bne.n	800100a <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	687a      	ldr	r2, [r7, #4]
 8001000:	6812      	ldr	r2, [r2, #0]
 8001002:	6812      	ldr	r2, [r2, #0]
 8001004:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001008:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800100e:	4618      	mov	r0, r3
 8001010:	f7ff fa1e 	bl	8000450 <HAL_DMA_GetState>
 8001014:	4603      	mov	r3, r0
 8001016:	2b01      	cmp	r3, #1
 8001018:	d017      	beq.n	800104a <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800101e:	4a33      	ldr	r2, [pc, #204]	; (80010ec <I2C_ITError+0x19c>)
 8001020:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	2200      	movs	r2, #0
 8001026:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800102e:	4618      	mov	r0, r3
 8001030:	f7ff f9af 	bl	8000392 <HAL_DMA_Abort_IT>
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d04d      	beq.n	80010d6 <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800103e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001040:	687a      	ldr	r2, [r7, #4]
 8001042:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001044:	4610      	mov	r0, r2
 8001046:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8001048:	e045      	b.n	80010d6 <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800104a:	6878      	ldr	r0, [r7, #4]
 800104c:	f000 f850 	bl	80010f0 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8001050:	e041      	b.n	80010d6 <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001056:	2b00      	cmp	r3, #0
 8001058:	d039      	beq.n	80010ce <I2C_ITError+0x17e>
 800105a:	68bb      	ldr	r3, [r7, #8]
 800105c:	2b12      	cmp	r3, #18
 800105e:	d002      	beq.n	8001066 <I2C_ITError+0x116>
 8001060:	68bb      	ldr	r3, [r7, #8]
 8001062:	2b22      	cmp	r3, #34	; 0x22
 8001064:	d133      	bne.n	80010ce <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001070:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001074:	d107      	bne.n	8001086 <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	687a      	ldr	r2, [r7, #4]
 800107c:	6812      	ldr	r2, [r2, #0]
 800107e:	6812      	ldr	r2, [r2, #0]
 8001080:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001084:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800108a:	4618      	mov	r0, r3
 800108c:	f7ff f9e0 	bl	8000450 <HAL_DMA_GetState>
 8001090:	4603      	mov	r3, r0
 8001092:	2b01      	cmp	r3, #1
 8001094:	d017      	beq.n	80010c6 <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800109a:	4a14      	ldr	r2, [pc, #80]	; (80010ec <I2C_ITError+0x19c>)
 800109c:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	2200      	movs	r2, #0
 80010a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80010aa:	4618      	mov	r0, r3
 80010ac:	f7ff f971 	bl	8000392 <HAL_DMA_Abort_IT>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d011      	beq.n	80010da <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80010ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010bc:	687a      	ldr	r2, [r7, #4]
 80010be:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80010c0:	4610      	mov	r0, r2
 80010c2:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80010c4:	e009      	b.n	80010da <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80010c6:	6878      	ldr	r0, [r7, #4]
 80010c8:	f000 f812 	bl	80010f0 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80010cc:	e005      	b.n	80010da <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80010ce:	6878      	ldr	r0, [r7, #4]
 80010d0:	f000 f80e 	bl	80010f0 <I2C_TreatErrorCallback>
  }
}
 80010d4:	e002      	b.n	80010dc <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80010d6:	bf00      	nop
 80010d8:	e000      	b.n	80010dc <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80010da:	bf00      	nop
}
 80010dc:	bf00      	nop
 80010de:	3710      	adds	r7, #16
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	ffff0000 	.word	0xffff0000
 80010e8:	080008db 	.word	0x080008db
 80010ec:	0800118b 	.word	0x0800118b

080010f0 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80010fe:	b2db      	uxtb	r3, r3
 8001100:	2b60      	cmp	r3, #96	; 0x60
 8001102:	d10f      	bne.n	8001124 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	2220      	movs	r2, #32
 8001108:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	2200      	movs	r2, #0
 8001110:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	2200      	movs	r2, #0
 8001116:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800111e:	6878      	ldr	r0, [r7, #4]
 8001120:	4798      	blx	r3
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8001122:	e00a      	b.n	800113a <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	2200      	movs	r2, #0
 8001128:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	2200      	movs	r2, #0
 800112e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->ErrorCallback(hi2c);
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001136:	6878      	ldr	r0, [r7, #4]
 8001138:	4798      	blx	r3
}
 800113a:	bf00      	nop
 800113c:	3708      	adds	r7, #8
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}

08001142 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001142:	b480      	push	{r7}
 8001144:	b083      	sub	sp, #12
 8001146:	af00      	add	r7, sp, #0
 8001148:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	699b      	ldr	r3, [r3, #24]
 8001150:	f003 0302 	and.w	r3, r3, #2
 8001154:	2b02      	cmp	r3, #2
 8001156:	d103      	bne.n	8001160 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	2200      	movs	r2, #0
 800115e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	699b      	ldr	r3, [r3, #24]
 8001166:	f003 0301 	and.w	r3, r3, #1
 800116a:	2b01      	cmp	r3, #1
 800116c:	d007      	beq.n	800117e <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	687a      	ldr	r2, [r7, #4]
 8001174:	6812      	ldr	r2, [r2, #0]
 8001176:	6992      	ldr	r2, [r2, #24]
 8001178:	f042 0201 	orr.w	r2, r2, #1
 800117c:	619a      	str	r2, [r3, #24]
  }
}
 800117e:	bf00      	nop
 8001180:	370c      	adds	r7, #12
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr

0800118a <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800118a:	b580      	push	{r7, lr}
 800118c:	b084      	sub	sp, #16
 800118e:	af00      	add	r7, sp, #0
 8001190:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001196:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800119c:	2b00      	cmp	r3, #0
 800119e:	d003      	beq.n	80011a8 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011a4:	2200      	movs	r2, #0
 80011a6:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d003      	beq.n	80011b8 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80011b4:	2200      	movs	r2, #0
 80011b6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 80011b8:	68f8      	ldr	r0, [r7, #12]
 80011ba:	f7ff ff99 	bl	80010f0 <I2C_TreatErrorCallback>
}
 80011be:	bf00      	nop
 80011c0:	3710      	adds	r7, #16
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}

080011c6 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80011c6:	b480      	push	{r7}
 80011c8:	b085      	sub	sp, #20
 80011ca:	af00      	add	r7, sp, #0
 80011cc:	6078      	str	r0, [r7, #4]
 80011ce:	460b      	mov	r3, r1
 80011d0:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80011d2:	2300      	movs	r3, #0
 80011d4:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80011d6:	887b      	ldrh	r3, [r7, #2]
 80011d8:	f003 0301 	and.w	r3, r3, #1
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d00f      	beq.n	8001200 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 80011e6:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80011ee:	b2db      	uxtb	r3, r3
 80011f0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80011f4:	2b28      	cmp	r3, #40	; 0x28
 80011f6:	d003      	beq.n	8001200 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80011fe:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8001200:	887b      	ldrh	r3, [r7, #2]
 8001202:	f003 0302 	and.w	r3, r3, #2
 8001206:	2b00      	cmp	r3, #0
 8001208:	d00f      	beq.n	800122a <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8001210:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001218:	b2db      	uxtb	r3, r3
 800121a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800121e:	2b28      	cmp	r3, #40	; 0x28
 8001220:	d003      	beq.n	800122a <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8001228:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800122a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800122e:	2b00      	cmp	r3, #0
 8001230:	da03      	bge.n	800123a <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8001238:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800123a:	887b      	ldrh	r3, [r7, #2]
 800123c:	2b10      	cmp	r3, #16
 800123e:	d103      	bne.n	8001248 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8001246:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8001248:	887b      	ldrh	r3, [r7, #2]
 800124a:	2b20      	cmp	r3, #32
 800124c:	d103      	bne.n	8001256 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	f043 0320 	orr.w	r3, r3, #32
 8001254:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8001256:	887b      	ldrh	r3, [r7, #2]
 8001258:	2b40      	cmp	r3, #64	; 0x40
 800125a:	d103      	bne.n	8001264 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001262:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	687a      	ldr	r2, [r7, #4]
 800126a:	6812      	ldr	r2, [r2, #0]
 800126c:	6811      	ldr	r1, [r2, #0]
 800126e:	68fa      	ldr	r2, [r7, #12]
 8001270:	43d2      	mvns	r2, r2
 8001272:	400a      	ands	r2, r1
 8001274:	601a      	str	r2, [r3, #0]
}
 8001276:	bf00      	nop
 8001278:	3714      	adds	r7, #20
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr
	...

08001284 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001288:	4b0d      	ldr	r3, [pc, #52]	; (80012c0 <HAL_PWREx_GetVoltageRange+0x3c>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001290:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001294:	d102      	bne.n	800129c <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8001296:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800129a:	e00b      	b.n	80012b4 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 800129c:	4b08      	ldr	r3, [pc, #32]	; (80012c0 <HAL_PWREx_GetVoltageRange+0x3c>)
 800129e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80012a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80012aa:	d102      	bne.n	80012b2 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80012ac:	f44f 7300 	mov.w	r3, #512	; 0x200
 80012b0:	e000      	b.n	80012b4 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80012b2:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80012b4:	4618      	mov	r0, r3
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr
 80012be:	bf00      	nop
 80012c0:	40007000 	.word	0x40007000

080012c4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80012c4:	b480      	push	{r7}
 80012c6:	b085      	sub	sp, #20
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d141      	bne.n	8001356 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80012d2:	4b4b      	ldr	r3, [pc, #300]	; (8001400 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80012da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80012de:	d131      	bne.n	8001344 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80012e0:	4a47      	ldr	r2, [pc, #284]	; (8001400 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012e2:	4b47      	ldr	r3, [pc, #284]	; (8001400 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80012e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80012ec:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80012f0:	4a43      	ldr	r2, [pc, #268]	; (8001400 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012f2:	4b43      	ldr	r3, [pc, #268]	; (8001400 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80012fa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80012fe:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001300:	4b40      	ldr	r3, [pc, #256]	; (8001404 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	2232      	movs	r2, #50	; 0x32
 8001306:	fb02 f303 	mul.w	r3, r2, r3
 800130a:	4a3f      	ldr	r2, [pc, #252]	; (8001408 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800130c:	fba2 2303 	umull	r2, r3, r2, r3
 8001310:	0c9b      	lsrs	r3, r3, #18
 8001312:	3301      	adds	r3, #1
 8001314:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001316:	e002      	b.n	800131e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	3b01      	subs	r3, #1
 800131c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800131e:	4b38      	ldr	r3, [pc, #224]	; (8001400 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001320:	695b      	ldr	r3, [r3, #20]
 8001322:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001326:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800132a:	d102      	bne.n	8001332 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	2b00      	cmp	r3, #0
 8001330:	d1f2      	bne.n	8001318 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001332:	4b33      	ldr	r3, [pc, #204]	; (8001400 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001334:	695b      	ldr	r3, [r3, #20]
 8001336:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800133a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800133e:	d158      	bne.n	80013f2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001340:	2303      	movs	r3, #3
 8001342:	e057      	b.n	80013f4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001344:	4a2e      	ldr	r2, [pc, #184]	; (8001400 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001346:	4b2e      	ldr	r3, [pc, #184]	; (8001400 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001348:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800134c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001350:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001354:	e04d      	b.n	80013f2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800135c:	d141      	bne.n	80013e2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800135e:	4b28      	ldr	r3, [pc, #160]	; (8001400 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001366:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800136a:	d131      	bne.n	80013d0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800136c:	4a24      	ldr	r2, [pc, #144]	; (8001400 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800136e:	4b24      	ldr	r3, [pc, #144]	; (8001400 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001370:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001374:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001378:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800137c:	4a20      	ldr	r2, [pc, #128]	; (8001400 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800137e:	4b20      	ldr	r3, [pc, #128]	; (8001400 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001386:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800138a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800138c:	4b1d      	ldr	r3, [pc, #116]	; (8001404 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	2232      	movs	r2, #50	; 0x32
 8001392:	fb02 f303 	mul.w	r3, r2, r3
 8001396:	4a1c      	ldr	r2, [pc, #112]	; (8001408 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001398:	fba2 2303 	umull	r2, r3, r2, r3
 800139c:	0c9b      	lsrs	r3, r3, #18
 800139e:	3301      	adds	r3, #1
 80013a0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80013a2:	e002      	b.n	80013aa <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	3b01      	subs	r3, #1
 80013a8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80013aa:	4b15      	ldr	r3, [pc, #84]	; (8001400 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013ac:	695b      	ldr	r3, [r3, #20]
 80013ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80013b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80013b6:	d102      	bne.n	80013be <HAL_PWREx_ControlVoltageScaling+0xfa>
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d1f2      	bne.n	80013a4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80013be:	4b10      	ldr	r3, [pc, #64]	; (8001400 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013c0:	695b      	ldr	r3, [r3, #20]
 80013c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80013c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80013ca:	d112      	bne.n	80013f2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80013cc:	2303      	movs	r3, #3
 80013ce:	e011      	b.n	80013f4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80013d0:	4a0b      	ldr	r2, [pc, #44]	; (8001400 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013d2:	4b0b      	ldr	r3, [pc, #44]	; (8001400 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80013d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013dc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80013e0:	e007      	b.n	80013f2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80013e2:	4a07      	ldr	r2, [pc, #28]	; (8001400 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013e4:	4b06      	ldr	r3, [pc, #24]	; (8001400 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80013ec:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80013f0:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80013f2:	2300      	movs	r3, #0
}
 80013f4:	4618      	mov	r0, r3
 80013f6:	3714      	adds	r7, #20
 80013f8:	46bd      	mov	sp, r7
 80013fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fe:	4770      	bx	lr
 8001400:	40007000 	.word	0x40007000
 8001404:	2004005c 	.word	0x2004005c
 8001408:	431bde83 	.word	0x431bde83

0800140c <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8001410:	4a05      	ldr	r2, [pc, #20]	; (8001428 <HAL_PWREx_EnableVddIO2+0x1c>)
 8001412:	4b05      	ldr	r3, [pc, #20]	; (8001428 <HAL_PWREx_EnableVddIO2+0x1c>)
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800141a:	6053      	str	r3, [r2, #4]
}
 800141c:	bf00      	nop
 800141e:	46bd      	mov	sp, r7
 8001420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001424:	4770      	bx	lr
 8001426:	bf00      	nop
 8001428:	40007000 	.word	0x40007000

0800142c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b088      	sub	sp, #32
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d101      	bne.n	800143e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800143a:	2301      	movs	r3, #1
 800143c:	e33d      	b.n	8001aba <HAL_RCC_OscConfig+0x68e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800143e:	4ba1      	ldr	r3, [pc, #644]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 8001440:	689b      	ldr	r3, [r3, #8]
 8001442:	f003 030c 	and.w	r3, r3, #12
 8001446:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001448:	4b9e      	ldr	r3, [pc, #632]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 800144a:	68db      	ldr	r3, [r3, #12]
 800144c:	f003 0303 	and.w	r3, r3, #3
 8001450:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f003 0310 	and.w	r3, r3, #16
 800145a:	2b00      	cmp	r3, #0
 800145c:	f000 80d8 	beq.w	8001610 <HAL_RCC_OscConfig+0x1e4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001460:	69bb      	ldr	r3, [r7, #24]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d006      	beq.n	8001474 <HAL_RCC_OscConfig+0x48>
 8001466:	69bb      	ldr	r3, [r7, #24]
 8001468:	2b0c      	cmp	r3, #12
 800146a:	f040 8081 	bne.w	8001570 <HAL_RCC_OscConfig+0x144>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800146e:	697b      	ldr	r3, [r7, #20]
 8001470:	2b01      	cmp	r3, #1
 8001472:	d17d      	bne.n	8001570 <HAL_RCC_OscConfig+0x144>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001474:	4b93      	ldr	r3, [pc, #588]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f003 0302 	and.w	r3, r3, #2
 800147c:	2b00      	cmp	r3, #0
 800147e:	d005      	beq.n	800148c <HAL_RCC_OscConfig+0x60>
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	699b      	ldr	r3, [r3, #24]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d101      	bne.n	800148c <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8001488:	2301      	movs	r3, #1
 800148a:	e316      	b.n	8001aba <HAL_RCC_OscConfig+0x68e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6a1a      	ldr	r2, [r3, #32]
 8001490:	4b8c      	ldr	r3, [pc, #560]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f003 0308 	and.w	r3, r3, #8
 8001498:	2b00      	cmp	r3, #0
 800149a:	d004      	beq.n	80014a6 <HAL_RCC_OscConfig+0x7a>
 800149c:	4b89      	ldr	r3, [pc, #548]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80014a4:	e005      	b.n	80014b2 <HAL_RCC_OscConfig+0x86>
 80014a6:	4b87      	ldr	r3, [pc, #540]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 80014a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80014ac:	091b      	lsrs	r3, r3, #4
 80014ae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80014b2:	429a      	cmp	r2, r3
 80014b4:	d923      	bls.n	80014fe <HAL_RCC_OscConfig+0xd2>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	6a1b      	ldr	r3, [r3, #32]
 80014ba:	4618      	mov	r0, r3
 80014bc:	f000 fcf0 	bl	8001ea0 <RCC_SetFlashLatencyFromMSIRange>
 80014c0:	4603      	mov	r3, r0
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d001      	beq.n	80014ca <HAL_RCC_OscConfig+0x9e>
          {
            return HAL_ERROR;
 80014c6:	2301      	movs	r3, #1
 80014c8:	e2f7      	b.n	8001aba <HAL_RCC_OscConfig+0x68e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80014ca:	4a7e      	ldr	r2, [pc, #504]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 80014cc:	4b7d      	ldr	r3, [pc, #500]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f043 0308 	orr.w	r3, r3, #8
 80014d4:	6013      	str	r3, [r2, #0]
 80014d6:	497b      	ldr	r1, [pc, #492]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 80014d8:	4b7a      	ldr	r3, [pc, #488]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	6a1b      	ldr	r3, [r3, #32]
 80014e4:	4313      	orrs	r3, r2
 80014e6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80014e8:	4976      	ldr	r1, [pc, #472]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 80014ea:	4b76      	ldr	r3, [pc, #472]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 80014ec:	685b      	ldr	r3, [r3, #4]
 80014ee:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	69db      	ldr	r3, [r3, #28]
 80014f6:	021b      	lsls	r3, r3, #8
 80014f8:	4313      	orrs	r3, r2
 80014fa:	604b      	str	r3, [r1, #4]
 80014fc:	e025      	b.n	800154a <HAL_RCC_OscConfig+0x11e>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80014fe:	4a71      	ldr	r2, [pc, #452]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 8001500:	4b70      	ldr	r3, [pc, #448]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f043 0308 	orr.w	r3, r3, #8
 8001508:	6013      	str	r3, [r2, #0]
 800150a:	496e      	ldr	r1, [pc, #440]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 800150c:	4b6d      	ldr	r3, [pc, #436]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6a1b      	ldr	r3, [r3, #32]
 8001518:	4313      	orrs	r3, r2
 800151a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800151c:	4969      	ldr	r1, [pc, #420]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 800151e:	4b69      	ldr	r3, [pc, #420]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 8001520:	685b      	ldr	r3, [r3, #4]
 8001522:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	69db      	ldr	r3, [r3, #28]
 800152a:	021b      	lsls	r3, r3, #8
 800152c:	4313      	orrs	r3, r2
 800152e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001530:	69bb      	ldr	r3, [r7, #24]
 8001532:	2b00      	cmp	r3, #0
 8001534:	d109      	bne.n	800154a <HAL_RCC_OscConfig+0x11e>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	6a1b      	ldr	r3, [r3, #32]
 800153a:	4618      	mov	r0, r3
 800153c:	f000 fcb0 	bl	8001ea0 <RCC_SetFlashLatencyFromMSIRange>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <HAL_RCC_OscConfig+0x11e>
            {
              return HAL_ERROR;
 8001546:	2301      	movs	r3, #1
 8001548:	e2b7      	b.n	8001aba <HAL_RCC_OscConfig+0x68e>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800154a:	f000 fbe7 	bl	8001d1c <HAL_RCC_GetSysClockFreq>
 800154e:	4601      	mov	r1, r0
 8001550:	4b5c      	ldr	r3, [pc, #368]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 8001552:	689b      	ldr	r3, [r3, #8]
 8001554:	091b      	lsrs	r3, r3, #4
 8001556:	f003 030f 	and.w	r3, r3, #15
 800155a:	4a5b      	ldr	r2, [pc, #364]	; (80016c8 <HAL_RCC_OscConfig+0x29c>)
 800155c:	5cd3      	ldrb	r3, [r2, r3]
 800155e:	f003 031f 	and.w	r3, r3, #31
 8001562:	fa21 f303 	lsr.w	r3, r1, r3
 8001566:	4a59      	ldr	r2, [pc, #356]	; (80016cc <HAL_RCC_OscConfig+0x2a0>)
 8001568:	6013      	str	r3, [r2, #0]
      	status = HAL_OK;
 800156a:	2300      	movs	r3, #0
 800156c:	73fb      	strb	r3, [r7, #15]
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800156e:	e04f      	b.n	8001610 <HAL_RCC_OscConfig+0x1e4>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	699b      	ldr	r3, [r3, #24]
 8001574:	2b00      	cmp	r3, #0
 8001576:	d032      	beq.n	80015de <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001578:	4a52      	ldr	r2, [pc, #328]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 800157a:	4b52      	ldr	r3, [pc, #328]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f043 0301 	orr.w	r3, r3, #1
 8001582:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001584:	f7fe fe4c 	bl	8000220 <HAL_GetTick>
 8001588:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800158a:	e008      	b.n	800159e <HAL_RCC_OscConfig+0x172>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800158c:	f7fe fe48 	bl	8000220 <HAL_GetTick>
 8001590:	4602      	mov	r2, r0
 8001592:	693b      	ldr	r3, [r7, #16]
 8001594:	1ad3      	subs	r3, r2, r3
 8001596:	2b02      	cmp	r3, #2
 8001598:	d901      	bls.n	800159e <HAL_RCC_OscConfig+0x172>
          {
            return HAL_TIMEOUT;
 800159a:	2303      	movs	r3, #3
 800159c:	e28d      	b.n	8001aba <HAL_RCC_OscConfig+0x68e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800159e:	4b49      	ldr	r3, [pc, #292]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f003 0302 	and.w	r3, r3, #2
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d0f0      	beq.n	800158c <HAL_RCC_OscConfig+0x160>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80015aa:	4a46      	ldr	r2, [pc, #280]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 80015ac:	4b45      	ldr	r3, [pc, #276]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f043 0308 	orr.w	r3, r3, #8
 80015b4:	6013      	str	r3, [r2, #0]
 80015b6:	4943      	ldr	r1, [pc, #268]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 80015b8:	4b42      	ldr	r3, [pc, #264]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	6a1b      	ldr	r3, [r3, #32]
 80015c4:	4313      	orrs	r3, r2
 80015c6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80015c8:	493e      	ldr	r1, [pc, #248]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 80015ca:	4b3e      	ldr	r3, [pc, #248]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	69db      	ldr	r3, [r3, #28]
 80015d6:	021b      	lsls	r3, r3, #8
 80015d8:	4313      	orrs	r3, r2
 80015da:	604b      	str	r3, [r1, #4]
 80015dc:	e018      	b.n	8001610 <HAL_RCC_OscConfig+0x1e4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80015de:	4a39      	ldr	r2, [pc, #228]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 80015e0:	4b38      	ldr	r3, [pc, #224]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f023 0301 	bic.w	r3, r3, #1
 80015e8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80015ea:	f7fe fe19 	bl	8000220 <HAL_GetTick>
 80015ee:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80015f0:	e008      	b.n	8001604 <HAL_RCC_OscConfig+0x1d8>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80015f2:	f7fe fe15 	bl	8000220 <HAL_GetTick>
 80015f6:	4602      	mov	r2, r0
 80015f8:	693b      	ldr	r3, [r7, #16]
 80015fa:	1ad3      	subs	r3, r2, r3
 80015fc:	2b02      	cmp	r3, #2
 80015fe:	d901      	bls.n	8001604 <HAL_RCC_OscConfig+0x1d8>
          {
            return HAL_TIMEOUT;
 8001600:	2303      	movs	r3, #3
 8001602:	e25a      	b.n	8001aba <HAL_RCC_OscConfig+0x68e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001604:	4b2f      	ldr	r3, [pc, #188]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f003 0302 	and.w	r3, r3, #2
 800160c:	2b00      	cmp	r3, #0
 800160e:	d1f0      	bne.n	80015f2 <HAL_RCC_OscConfig+0x1c6>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f003 0301 	and.w	r3, r3, #1
 8001618:	2b00      	cmp	r3, #0
 800161a:	d05a      	beq.n	80016d2 <HAL_RCC_OscConfig+0x2a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800161c:	69bb      	ldr	r3, [r7, #24]
 800161e:	2b08      	cmp	r3, #8
 8001620:	d005      	beq.n	800162e <HAL_RCC_OscConfig+0x202>
 8001622:	69bb      	ldr	r3, [r7, #24]
 8001624:	2b0c      	cmp	r3, #12
 8001626:	d10e      	bne.n	8001646 <HAL_RCC_OscConfig+0x21a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001628:	697b      	ldr	r3, [r7, #20]
 800162a:	2b03      	cmp	r3, #3
 800162c:	d10b      	bne.n	8001646 <HAL_RCC_OscConfig+0x21a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800162e:	4b25      	ldr	r3, [pc, #148]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001636:	2b00      	cmp	r3, #0
 8001638:	d04a      	beq.n	80016d0 <HAL_RCC_OscConfig+0x2a4>
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	685b      	ldr	r3, [r3, #4]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d146      	bne.n	80016d0 <HAL_RCC_OscConfig+0x2a4>
      {
        return HAL_ERROR;
 8001642:	2301      	movs	r3, #1
 8001644:	e239      	b.n	8001aba <HAL_RCC_OscConfig+0x68e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	685b      	ldr	r3, [r3, #4]
 800164a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800164e:	d106      	bne.n	800165e <HAL_RCC_OscConfig+0x232>
 8001650:	4a1c      	ldr	r2, [pc, #112]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 8001652:	4b1c      	ldr	r3, [pc, #112]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800165a:	6013      	str	r3, [r2, #0]
 800165c:	e01d      	b.n	800169a <HAL_RCC_OscConfig+0x26e>
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	685b      	ldr	r3, [r3, #4]
 8001662:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001666:	d10c      	bne.n	8001682 <HAL_RCC_OscConfig+0x256>
 8001668:	4a16      	ldr	r2, [pc, #88]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 800166a:	4b16      	ldr	r3, [pc, #88]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001672:	6013      	str	r3, [r2, #0]
 8001674:	4a13      	ldr	r2, [pc, #76]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 8001676:	4b13      	ldr	r3, [pc, #76]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800167e:	6013      	str	r3, [r2, #0]
 8001680:	e00b      	b.n	800169a <HAL_RCC_OscConfig+0x26e>
 8001682:	4a10      	ldr	r2, [pc, #64]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 8001684:	4b0f      	ldr	r3, [pc, #60]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800168c:	6013      	str	r3, [r2, #0]
 800168e:	4a0d      	ldr	r2, [pc, #52]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 8001690:	4b0c      	ldr	r3, [pc, #48]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001698:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	685b      	ldr	r3, [r3, #4]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d007      	beq.n	80016b2 <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
          }
        }
#endif
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U) {};
 80016a2:	bf00      	nop
 80016a4:	4b07      	ldr	r3, [pc, #28]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d0f9      	beq.n	80016a4 <HAL_RCC_OscConfig+0x278>
 80016b0:	e00f      	b.n	80016d2 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_TIMEOUT;
          }
        }
#endif
      	while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) {};
 80016b2:	bf00      	nop
 80016b4:	4b03      	ldr	r3, [pc, #12]	; (80016c4 <HAL_RCC_OscConfig+0x298>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d1f9      	bne.n	80016b4 <HAL_RCC_OscConfig+0x288>
 80016c0:	e007      	b.n	80016d2 <HAL_RCC_OscConfig+0x2a6>
 80016c2:	bf00      	nop
 80016c4:	40021000 	.word	0x40021000
 80016c8:	08008600 	.word	0x08008600
 80016cc:	2004005c 	.word	0x2004005c
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016d0:	bf00      	nop
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f003 0302 	and.w	r3, r3, #2
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d048      	beq.n	8001770 <HAL_RCC_OscConfig+0x344>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80016de:	69bb      	ldr	r3, [r7, #24]
 80016e0:	2b04      	cmp	r3, #4
 80016e2:	d005      	beq.n	80016f0 <HAL_RCC_OscConfig+0x2c4>
 80016e4:	69bb      	ldr	r3, [r7, #24]
 80016e6:	2b0c      	cmp	r3, #12
 80016e8:	d119      	bne.n	800171e <HAL_RCC_OscConfig+0x2f2>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80016ea:	697b      	ldr	r3, [r7, #20]
 80016ec:	2b02      	cmp	r3, #2
 80016ee:	d116      	bne.n	800171e <HAL_RCC_OscConfig+0x2f2>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80016f0:	4b82      	ldr	r3, [pc, #520]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d005      	beq.n	8001708 <HAL_RCC_OscConfig+0x2dc>
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	68db      	ldr	r3, [r3, #12]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d101      	bne.n	8001708 <HAL_RCC_OscConfig+0x2dc>
      {
        return HAL_ERROR;
 8001704:	2301      	movs	r3, #1
 8001706:	e1d8      	b.n	8001aba <HAL_RCC_OscConfig+0x68e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001708:	497c      	ldr	r1, [pc, #496]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 800170a:	4b7c      	ldr	r3, [pc, #496]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	691b      	ldr	r3, [r3, #16]
 8001716:	061b      	lsls	r3, r3, #24
 8001718:	4313      	orrs	r3, r2
 800171a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800171c:	e028      	b.n	8001770 <HAL_RCC_OscConfig+0x344>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	68db      	ldr	r3, [r3, #12]
 8001722:	2b00      	cmp	r3, #0
 8001724:	d017      	beq.n	8001756 <HAL_RCC_OscConfig+0x32a>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001726:	4a75      	ldr	r2, [pc, #468]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 8001728:	4b74      	ldr	r3, [pc, #464]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001730:	6013      	str	r3, [r2, #0]
          {
            return HAL_TIMEOUT;
          }
        }
#endif
      	while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U){};
 8001732:	bf00      	nop
 8001734:	4b71      	ldr	r3, [pc, #452]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800173c:	2b00      	cmp	r3, #0
 800173e:	d0f9      	beq.n	8001734 <HAL_RCC_OscConfig+0x308>
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001740:	496e      	ldr	r1, [pc, #440]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 8001742:	4b6e      	ldr	r3, [pc, #440]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	691b      	ldr	r3, [r3, #16]
 800174e:	061b      	lsls	r3, r3, #24
 8001750:	4313      	orrs	r3, r2
 8001752:	604b      	str	r3, [r1, #4]
 8001754:	e00c      	b.n	8001770 <HAL_RCC_OscConfig+0x344>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001756:	4a69      	ldr	r2, [pc, #420]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 8001758:	4b68      	ldr	r3, [pc, #416]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001760:	6013      	str	r3, [r2, #0]
          {
            return HAL_TIMEOUT;
          }
        }
#endif
      	while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U){};
 8001762:	bf00      	nop
 8001764:	4b65      	ldr	r3, [pc, #404]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800176c:	2b00      	cmp	r3, #0
 800176e:	d1f9      	bne.n	8001764 <HAL_RCC_OscConfig+0x338>
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f003 0308 	and.w	r3, r3, #8
 8001778:	2b00      	cmp	r3, #0
 800177a:	d024      	beq.n	80017c6 <HAL_RCC_OscConfig+0x39a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	695b      	ldr	r3, [r3, #20]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d010      	beq.n	80017a6 <HAL_RCC_OscConfig+0x37a>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001784:	4a5d      	ldr	r2, [pc, #372]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 8001786:	4b5d      	ldr	r3, [pc, #372]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 8001788:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800178c:	f043 0301 	orr.w	r3, r3, #1
 8001790:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
        {
          return HAL_TIMEOUT;
        }
      }
#endif
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U){};
 8001794:	bf00      	nop
 8001796:	4b59      	ldr	r3, [pc, #356]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 8001798:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800179c:	f003 0302 	and.w	r3, r3, #2
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d0f8      	beq.n	8001796 <HAL_RCC_OscConfig+0x36a>
 80017a4:	e00f      	b.n	80017c6 <HAL_RCC_OscConfig+0x39a>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017a6:	4a55      	ldr	r2, [pc, #340]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 80017a8:	4b54      	ldr	r3, [pc, #336]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 80017aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80017ae:	f023 0301 	bic.w	r3, r3, #1
 80017b2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
        {
          return HAL_TIMEOUT;
        }
      }
#endif
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U){};
 80017b6:	bf00      	nop
 80017b8:	4b50      	ldr	r3, [pc, #320]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 80017ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80017be:	f003 0302 	and.w	r3, r3, #2
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d1f8      	bne.n	80017b8 <HAL_RCC_OscConfig+0x38c>
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f003 0304 	and.w	r3, r3, #4
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d078      	beq.n	80018c4 <HAL_RCC_OscConfig+0x498>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017d2:	2300      	movs	r3, #0
 80017d4:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80017d6:	4b49      	ldr	r3, [pc, #292]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 80017d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d10d      	bne.n	80017fe <HAL_RCC_OscConfig+0x3d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80017e2:	4a46      	ldr	r2, [pc, #280]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 80017e4:	4b45      	ldr	r3, [pc, #276]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 80017e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017ec:	6593      	str	r3, [r2, #88]	; 0x58
 80017ee:	4b43      	ldr	r3, [pc, #268]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 80017f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017f6:	60bb      	str	r3, [r7, #8]
 80017f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80017fa:	2301      	movs	r3, #1
 80017fc:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017fe:	4b40      	ldr	r3, [pc, #256]	; (8001900 <HAL_RCC_OscConfig+0x4d4>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001806:	2b00      	cmp	r3, #0
 8001808:	d10c      	bne.n	8001824 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800180a:	4a3d      	ldr	r2, [pc, #244]	; (8001900 <HAL_RCC_OscConfig+0x4d4>)
 800180c:	4b3c      	ldr	r3, [pc, #240]	; (8001900 <HAL_RCC_OscConfig+0x4d4>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001814:	6013      	str	r3, [r2, #0]
        {
          return HAL_TIMEOUT;
        }
      }
#endif
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP)) {};
 8001816:	bf00      	nop
 8001818:	4b39      	ldr	r3, [pc, #228]	; (8001900 <HAL_RCC_OscConfig+0x4d4>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001820:	2b00      	cmp	r3, #0
 8001822:	d0f9      	beq.n	8001818 <HAL_RCC_OscConfig+0x3ec>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	689b      	ldr	r3, [r3, #8]
 8001828:	2b01      	cmp	r3, #1
 800182a:	d108      	bne.n	800183e <HAL_RCC_OscConfig+0x412>
 800182c:	4a33      	ldr	r2, [pc, #204]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 800182e:	4b33      	ldr	r3, [pc, #204]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 8001830:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001834:	f043 0301 	orr.w	r3, r3, #1
 8001838:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800183c:	e024      	b.n	8001888 <HAL_RCC_OscConfig+0x45c>
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	689b      	ldr	r3, [r3, #8]
 8001842:	2b05      	cmp	r3, #5
 8001844:	d110      	bne.n	8001868 <HAL_RCC_OscConfig+0x43c>
 8001846:	4a2d      	ldr	r2, [pc, #180]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 8001848:	4b2c      	ldr	r3, [pc, #176]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 800184a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800184e:	f043 0304 	orr.w	r3, r3, #4
 8001852:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001856:	4a29      	ldr	r2, [pc, #164]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 8001858:	4b28      	ldr	r3, [pc, #160]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 800185a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800185e:	f043 0301 	orr.w	r3, r3, #1
 8001862:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001866:	e00f      	b.n	8001888 <HAL_RCC_OscConfig+0x45c>
 8001868:	4a24      	ldr	r2, [pc, #144]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 800186a:	4b24      	ldr	r3, [pc, #144]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 800186c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001870:	f023 0301 	bic.w	r3, r3, #1
 8001874:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001878:	4a20      	ldr	r2, [pc, #128]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 800187a:	4b20      	ldr	r3, [pc, #128]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 800187c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001880:	f023 0304 	bic.w	r3, r3, #4
 8001884:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	689b      	ldr	r3, [r3, #8]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d008      	beq.n	80018a2 <HAL_RCC_OscConfig+0x476>
        {
          return HAL_TIMEOUT;
        }
      }
#endif
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U){};
 8001890:	bf00      	nop
 8001892:	4b1a      	ldr	r3, [pc, #104]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 8001894:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001898:	f003 0302 	and.w	r3, r3, #2
 800189c:	2b00      	cmp	r3, #0
 800189e:	d0f8      	beq.n	8001892 <HAL_RCC_OscConfig+0x466>
 80018a0:	e007      	b.n	80018b2 <HAL_RCC_OscConfig+0x486>
        {
          return HAL_TIMEOUT;
        }
      }
#endif
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U){};
 80018a2:	bf00      	nop
 80018a4:	4b15      	ldr	r3, [pc, #84]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 80018a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80018aa:	f003 0302 	and.w	r3, r3, #2
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d1f8      	bne.n	80018a4 <HAL_RCC_OscConfig+0x478>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80018b2:	7ffb      	ldrb	r3, [r7, #31]
 80018b4:	2b01      	cmp	r3, #1
 80018b6:	d105      	bne.n	80018c4 <HAL_RCC_OscConfig+0x498>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018b8:	4a10      	ldr	r2, [pc, #64]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 80018ba:	4b10      	ldr	r3, [pc, #64]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 80018bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80018c2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f003 0320 	and.w	r3, r3, #32
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d029      	beq.n	8001924 <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d015      	beq.n	8001904 <HAL_RCC_OscConfig+0x4d8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80018d8:	4a08      	ldr	r2, [pc, #32]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 80018da:	4b08      	ldr	r3, [pc, #32]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 80018dc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80018e0:	f043 0301 	orr.w	r3, r3, #1
 80018e4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
        {
          return HAL_TIMEOUT;
        }
      }
#endif
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U){};
 80018e8:	bf00      	nop
 80018ea:	4b04      	ldr	r3, [pc, #16]	; (80018fc <HAL_RCC_OscConfig+0x4d0>)
 80018ec:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80018f0:	f003 0302 	and.w	r3, r3, #2
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d0f8      	beq.n	80018ea <HAL_RCC_OscConfig+0x4be>
 80018f8:	e014      	b.n	8001924 <HAL_RCC_OscConfig+0x4f8>
 80018fa:	bf00      	nop
 80018fc:	40021000 	.word	0x40021000
 8001900:	40007000 	.word	0x40007000
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001904:	4a6f      	ldr	r2, [pc, #444]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 8001906:	4b6f      	ldr	r3, [pc, #444]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 8001908:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800190c:	f023 0301 	bic.w	r3, r3, #1
 8001910:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
        {
          return HAL_TIMEOUT;
        }
      }
#endif
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U){};
 8001914:	bf00      	nop
 8001916:	4b6b      	ldr	r3, [pc, #428]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 8001918:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800191c:	f003 0302 	and.w	r3, r3, #2
 8001920:	2b00      	cmp	r3, #0
 8001922:	d1f8      	bne.n	8001916 <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001928:	2b00      	cmp	r3, #0
 800192a:	f000 80c5 	beq.w	8001ab8 <HAL_RCC_OscConfig+0x68c>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001932:	2b02      	cmp	r3, #2
 8001934:	f040 80a7 	bne.w	8001a86 <HAL_RCC_OscConfig+0x65a>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001938:	4b62      	ldr	r3, [pc, #392]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 800193a:	68db      	ldr	r3, [r3, #12]
 800193c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800193e:	697b      	ldr	r3, [r7, #20]
 8001940:	f003 0203 	and.w	r2, r3, #3
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001948:	429a      	cmp	r2, r3
 800194a:	d12c      	bne.n	80019a6 <HAL_RCC_OscConfig+0x57a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001956:	3b01      	subs	r3, #1
 8001958:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800195a:	429a      	cmp	r2, r3
 800195c:	d123      	bne.n	80019a6 <HAL_RCC_OscConfig+0x57a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800195e:	697b      	ldr	r3, [r7, #20]
 8001960:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001968:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800196a:	429a      	cmp	r2, r3
 800196c:	d11b      	bne.n	80019a6 <HAL_RCC_OscConfig+0x57a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800196e:	697b      	ldr	r3, [r7, #20]
 8001970:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001978:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800197a:	429a      	cmp	r2, r3
 800197c:	d113      	bne.n	80019a6 <HAL_RCC_OscConfig+0x57a>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800197e:	697b      	ldr	r3, [r7, #20]
 8001980:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001988:	085b      	lsrs	r3, r3, #1
 800198a:	3b01      	subs	r3, #1
 800198c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800198e:	429a      	cmp	r2, r3
 8001990:	d109      	bne.n	80019a6 <HAL_RCC_OscConfig+0x57a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001992:	697b      	ldr	r3, [r7, #20]
 8001994:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800199c:	085b      	lsrs	r3, r3, #1
 800199e:	3b01      	subs	r3, #1
 80019a0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80019a2:	429a      	cmp	r2, r3
 80019a4:	d055      	beq.n	8001a52 <HAL_RCC_OscConfig+0x626>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80019a6:	69bb      	ldr	r3, [r7, #24]
 80019a8:	2b0c      	cmp	r3, #12
 80019aa:	d050      	beq.n	8001a4e <HAL_RCC_OscConfig+0x622>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80019ac:	4b45      	ldr	r3, [pc, #276]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d105      	bne.n	80019c4 <HAL_RCC_OscConfig+0x598>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80019b8:	4b42      	ldr	r3, [pc, #264]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d001      	beq.n	80019c8 <HAL_RCC_OscConfig+0x59c>
#endif
            )
          {
            return HAL_ERROR;
 80019c4:	2301      	movs	r3, #1
 80019c6:	e078      	b.n	8001aba <HAL_RCC_OscConfig+0x68e>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80019c8:	4a3e      	ldr	r2, [pc, #248]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 80019ca:	4b3e      	ldr	r3, [pc, #248]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80019d2:	6013      	str	r3, [r2, #0]
              {
                return HAL_TIMEOUT;
              }
            }
#endif
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U){};
 80019d4:	bf00      	nop
 80019d6:	4b3b      	ldr	r3, [pc, #236]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d1f9      	bne.n	80019d6 <HAL_RCC_OscConfig+0x5aa>
            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019e2:	4838      	ldr	r0, [pc, #224]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 80019e4:	4b37      	ldr	r3, [pc, #220]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 80019e6:	68da      	ldr	r2, [r3, #12]
 80019e8:	4b37      	ldr	r3, [pc, #220]	; (8001ac8 <HAL_RCC_OscConfig+0x69c>)
 80019ea:	4013      	ands	r3, r2
 80019ec:	687a      	ldr	r2, [r7, #4]
 80019ee:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80019f0:	687a      	ldr	r2, [r7, #4]
 80019f2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80019f4:	3a01      	subs	r2, #1
 80019f6:	0112      	lsls	r2, r2, #4
 80019f8:	4311      	orrs	r1, r2
 80019fa:	687a      	ldr	r2, [r7, #4]
 80019fc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80019fe:	0212      	lsls	r2, r2, #8
 8001a00:	4311      	orrs	r1, r2
 8001a02:	687a      	ldr	r2, [r7, #4]
 8001a04:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001a06:	0852      	lsrs	r2, r2, #1
 8001a08:	3a01      	subs	r2, #1
 8001a0a:	0552      	lsls	r2, r2, #21
 8001a0c:	4311      	orrs	r1, r2
 8001a0e:	687a      	ldr	r2, [r7, #4]
 8001a10:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001a12:	0852      	lsrs	r2, r2, #1
 8001a14:	3a01      	subs	r2, #1
 8001a16:	0652      	lsls	r2, r2, #25
 8001a18:	4311      	orrs	r1, r2
 8001a1a:	687a      	ldr	r2, [r7, #4]
 8001a1c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001a1e:	06d2      	lsls	r2, r2, #27
 8001a20:	430a      	orrs	r2, r1
 8001a22:	4313      	orrs	r3, r2
 8001a24:	60c3      	str	r3, [r0, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001a26:	4a27      	ldr	r2, [pc, #156]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 8001a28:	4b26      	ldr	r3, [pc, #152]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a30:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001a32:	4a24      	ldr	r2, [pc, #144]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 8001a34:	4b23      	ldr	r3, [pc, #140]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 8001a36:	68db      	ldr	r3, [r3, #12]
 8001a38:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a3c:	60d3      	str	r3, [r2, #12]
              {
                return HAL_TIMEOUT;
              }
            }
#endif
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U){};
 8001a3e:	bf00      	nop
 8001a40:	4b20      	ldr	r3, [pc, #128]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d0f9      	beq.n	8001a40 <HAL_RCC_OscConfig+0x614>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001a4c:	e034      	b.n	8001ab8 <HAL_RCC_OscConfig+0x68c>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	e033      	b.n	8001aba <HAL_RCC_OscConfig+0x68e>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a52:	4b1c      	ldr	r3, [pc, #112]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d12c      	bne.n	8001ab8 <HAL_RCC_OscConfig+0x68c>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001a5e:	4a19      	ldr	r2, [pc, #100]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 8001a60:	4b18      	ldr	r3, [pc, #96]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a68:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001a6a:	4a16      	ldr	r2, [pc, #88]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 8001a6c:	4b15      	ldr	r3, [pc, #84]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 8001a6e:	68db      	ldr	r3, [r3, #12]
 8001a70:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a74:	60d3      	str	r3, [r2, #12]
            {
              return HAL_TIMEOUT;
            }
          }
#endif
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U){};
 8001a76:	bf00      	nop
 8001a78:	4b12      	ldr	r3, [pc, #72]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d0f9      	beq.n	8001a78 <HAL_RCC_OscConfig+0x64c>
 8001a84:	e018      	b.n	8001ab8 <HAL_RCC_OscConfig+0x68c>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001a86:	69bb      	ldr	r3, [r7, #24]
 8001a88:	2b0c      	cmp	r3, #12
 8001a8a:	d013      	beq.n	8001ab4 <HAL_RCC_OscConfig+0x688>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a8c:	4a0d      	ldr	r2, [pc, #52]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 8001a8e:	4b0d      	ldr	r3, [pc, #52]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001a96:	6013      	str	r3, [r2, #0]
          {
            return HAL_TIMEOUT;
          }
        }
#endif
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U){};
 8001a98:	bf00      	nop
 8001a9a:	4b0a      	ldr	r3, [pc, #40]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d1f9      	bne.n	8001a9a <HAL_RCC_OscConfig+0x66e>
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001aa6:	4907      	ldr	r1, [pc, #28]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 8001aa8:	4b06      	ldr	r3, [pc, #24]	; (8001ac4 <HAL_RCC_OscConfig+0x698>)
 8001aaa:	68da      	ldr	r2, [r3, #12]
 8001aac:	4b07      	ldr	r3, [pc, #28]	; (8001acc <HAL_RCC_OscConfig+0x6a0>)
 8001aae:	4013      	ands	r3, r2
 8001ab0:	60cb      	str	r3, [r1, #12]
 8001ab2:	e001      	b.n	8001ab8 <HAL_RCC_OscConfig+0x68c>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	e000      	b.n	8001aba <HAL_RCC_OscConfig+0x68e>
      }
    }
  }
  return HAL_OK;
 8001ab8:	2300      	movs	r3, #0
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	3720      	adds	r7, #32
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	40021000 	.word	0x40021000
 8001ac8:	019d800c 	.word	0x019d800c
 8001acc:	feeefffc 	.word	0xfeeefffc

08001ad0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b084      	sub	sp, #16
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
 8001ad8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001ada:	2300      	movs	r3, #0
 8001adc:	60fb      	str	r3, [r7, #12]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d101      	bne.n	8001ae8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	e10a      	b.n	8001cfe <HAL_RCC_ClockConfig+0x22e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ae8:	4b87      	ldr	r3, [pc, #540]	; (8001d08 <HAL_RCC_ClockConfig+0x238>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f003 020f 	and.w	r2, r3, #15
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	429a      	cmp	r2, r3
 8001af4:	d210      	bcs.n	8001b18 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001af6:	4984      	ldr	r1, [pc, #528]	; (8001d08 <HAL_RCC_ClockConfig+0x238>)
 8001af8:	4b83      	ldr	r3, [pc, #524]	; (8001d08 <HAL_RCC_ClockConfig+0x238>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f023 020f 	bic.w	r2, r3, #15
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	4313      	orrs	r3, r2
 8001b04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b06:	4b80      	ldr	r3, [pc, #512]	; (8001d08 <HAL_RCC_ClockConfig+0x238>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f003 020f 	and.w	r2, r3, #15
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	429a      	cmp	r2, r3
 8001b12:	d001      	beq.n	8001b18 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001b14:	2301      	movs	r3, #1
 8001b16:	e0f2      	b.n	8001cfe <HAL_RCC_ClockConfig+0x22e>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f003 0302 	and.w	r3, r3, #2
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d010      	beq.n	8001b46 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	689a      	ldr	r2, [r3, #8]
 8001b28:	4b78      	ldr	r3, [pc, #480]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001b2a:	689b      	ldr	r3, [r3, #8]
 8001b2c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001b30:	429a      	cmp	r2, r3
 8001b32:	d908      	bls.n	8001b46 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b34:	4975      	ldr	r1, [pc, #468]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001b36:	4b75      	ldr	r3, [pc, #468]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001b38:	689b      	ldr	r3, [r3, #8]
 8001b3a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	689b      	ldr	r3, [r3, #8]
 8001b42:	4313      	orrs	r3, r2
 8001b44:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f003 0301 	and.w	r3, r3, #1
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d06b      	beq.n	8001c2a <HAL_RCC_ClockConfig+0x15a>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	2b03      	cmp	r3, #3
 8001b58:	d11e      	bne.n	8001b98 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b5a:	4b6c      	ldr	r3, [pc, #432]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d101      	bne.n	8001b6a <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8001b66:	2301      	movs	r3, #1
 8001b68:	e0c9      	b.n	8001cfe <HAL_RCC_ClockConfig+0x22e>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8001b6a:	f000 f9f3 	bl	8001f54 <RCC_GetSysClockFreqFromPLLSource>
 8001b6e:	4602      	mov	r2, r0
 8001b70:	4b67      	ldr	r3, [pc, #412]	; (8001d10 <HAL_RCC_ClockConfig+0x240>)
 8001b72:	429a      	cmp	r2, r3
 8001b74:	d946      	bls.n	8001c04 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001b76:	4b65      	ldr	r3, [pc, #404]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001b78:	689b      	ldr	r3, [r3, #8]
 8001b7a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d140      	bne.n	8001c04 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001b82:	4a62      	ldr	r2, [pc, #392]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001b84:	4b61      	ldr	r3, [pc, #388]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001b86:	689b      	ldr	r3, [r3, #8]
 8001b88:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001b8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b90:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001b92:	2380      	movs	r3, #128	; 0x80
 8001b94:	60fb      	str	r3, [r7, #12]
 8001b96:	e035      	b.n	8001c04 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	2b02      	cmp	r3, #2
 8001b9e:	d107      	bne.n	8001bb0 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ba0:	4b5a      	ldr	r3, [pc, #360]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d115      	bne.n	8001bd8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8001bac:	2301      	movs	r3, #1
 8001bae:	e0a6      	b.n	8001cfe <HAL_RCC_ClockConfig+0x22e>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d107      	bne.n	8001bc8 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001bb8:	4b54      	ldr	r3, [pc, #336]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f003 0302 	and.w	r3, r3, #2
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d109      	bne.n	8001bd8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	e09a      	b.n	8001cfe <HAL_RCC_ClockConfig+0x22e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001bc8:	4b50      	ldr	r3, [pc, #320]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d101      	bne.n	8001bd8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	e092      	b.n	8001cfe <HAL_RCC_ClockConfig+0x22e>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8001bd8:	f000 f8a0 	bl	8001d1c <HAL_RCC_GetSysClockFreq>
 8001bdc:	4602      	mov	r2, r0
 8001bde:	4b4c      	ldr	r3, [pc, #304]	; (8001d10 <HAL_RCC_ClockConfig+0x240>)
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d90f      	bls.n	8001c04 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001be4:	4b49      	ldr	r3, [pc, #292]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001be6:	689b      	ldr	r3, [r3, #8]
 8001be8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d109      	bne.n	8001c04 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001bf0:	4a46      	ldr	r2, [pc, #280]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001bf2:	4b46      	ldr	r3, [pc, #280]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001bf4:	689b      	ldr	r3, [r3, #8]
 8001bf6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001bfa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001bfe:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001c00:	2380      	movs	r3, #128	; 0x80
 8001c02:	60fb      	str	r3, [r7, #12]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001c04:	4941      	ldr	r1, [pc, #260]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001c06:	4b41      	ldr	r3, [pc, #260]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001c08:	689b      	ldr	r3, [r3, #8]
 8001c0a:	f023 0203 	bic.w	r2, r3, #3
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	4313      	orrs	r3, r2
 8001c14:	608b      	str	r3, [r1, #8]
      {
        return HAL_TIMEOUT;
      }
    }
#endif
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos)){};
 8001c16:	bf00      	nop
 8001c18:	4b3c      	ldr	r3, [pc, #240]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001c1a:	689b      	ldr	r3, [r3, #8]
 8001c1c:	f003 020c 	and.w	r2, r3, #12
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	009b      	lsls	r3, r3, #2
 8001c26:	429a      	cmp	r2, r3
 8001c28:	d1f6      	bne.n	8001c18 <HAL_RCC_ClockConfig+0x148>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	2b80      	cmp	r3, #128	; 0x80
 8001c2e:	d105      	bne.n	8001c3c <HAL_RCC_ClockConfig+0x16c>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001c30:	4a36      	ldr	r2, [pc, #216]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001c32:	4b36      	ldr	r3, [pc, #216]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001c34:	689b      	ldr	r3, [r3, #8]
 8001c36:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001c3a:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f003 0302 	and.w	r3, r3, #2
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d010      	beq.n	8001c6a <HAL_RCC_ClockConfig+0x19a>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	689a      	ldr	r2, [r3, #8]
 8001c4c:	4b2f      	ldr	r3, [pc, #188]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001c4e:	689b      	ldr	r3, [r3, #8]
 8001c50:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001c54:	429a      	cmp	r2, r3
 8001c56:	d208      	bcs.n	8001c6a <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c58:	492c      	ldr	r1, [pc, #176]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001c5a:	4b2c      	ldr	r3, [pc, #176]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001c5c:	689b      	ldr	r3, [r3, #8]
 8001c5e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	689b      	ldr	r3, [r3, #8]
 8001c66:	4313      	orrs	r3, r2
 8001c68:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c6a:	4b27      	ldr	r3, [pc, #156]	; (8001d08 <HAL_RCC_ClockConfig+0x238>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f003 020f 	and.w	r2, r3, #15
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	429a      	cmp	r2, r3
 8001c76:	d910      	bls.n	8001c9a <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c78:	4923      	ldr	r1, [pc, #140]	; (8001d08 <HAL_RCC_ClockConfig+0x238>)
 8001c7a:	4b23      	ldr	r3, [pc, #140]	; (8001d08 <HAL_RCC_ClockConfig+0x238>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f023 020f 	bic.w	r2, r3, #15
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	4313      	orrs	r3, r2
 8001c86:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c88:	4b1f      	ldr	r3, [pc, #124]	; (8001d08 <HAL_RCC_ClockConfig+0x238>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f003 020f 	and.w	r2, r3, #15
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	429a      	cmp	r2, r3
 8001c94:	d001      	beq.n	8001c9a <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 8001c96:	2301      	movs	r3, #1
 8001c98:	e031      	b.n	8001cfe <HAL_RCC_ClockConfig+0x22e>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f003 0304 	and.w	r3, r3, #4
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d008      	beq.n	8001cb8 <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ca6:	4919      	ldr	r1, [pc, #100]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001ca8:	4b18      	ldr	r3, [pc, #96]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001caa:	689b      	ldr	r3, [r3, #8]
 8001cac:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	68db      	ldr	r3, [r3, #12]
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f003 0308 	and.w	r3, r3, #8
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d009      	beq.n	8001cd8 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001cc4:	4911      	ldr	r1, [pc, #68]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001cc6:	4b11      	ldr	r3, [pc, #68]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001cc8:	689b      	ldr	r3, [r3, #8]
 8001cca:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	691b      	ldr	r3, [r3, #16]
 8001cd2:	00db      	lsls	r3, r3, #3
 8001cd4:	4313      	orrs	r3, r2
 8001cd6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001cd8:	f000 f820 	bl	8001d1c <HAL_RCC_GetSysClockFreq>
 8001cdc:	4601      	mov	r1, r0
 8001cde:	4b0b      	ldr	r3, [pc, #44]	; (8001d0c <HAL_RCC_ClockConfig+0x23c>)
 8001ce0:	689b      	ldr	r3, [r3, #8]
 8001ce2:	091b      	lsrs	r3, r3, #4
 8001ce4:	f003 030f 	and.w	r3, r3, #15
 8001ce8:	4a0a      	ldr	r2, [pc, #40]	; (8001d14 <HAL_RCC_ClockConfig+0x244>)
 8001cea:	5cd3      	ldrb	r3, [r2, r3]
 8001cec:	f003 031f 	and.w	r3, r3, #31
 8001cf0:	fa21 f303 	lsr.w	r3, r1, r3
 8001cf4:	4a08      	ldr	r2, [pc, #32]	; (8001d18 <HAL_RCC_ClockConfig+0x248>)
 8001cf6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  // status = HAL_InitTick(uwTickPrio);
  status = HAL_OK;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	72fb      	strb	r3, [r7, #11]

  return status;
 8001cfc:	7afb      	ldrb	r3, [r7, #11]
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	3710      	adds	r7, #16
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	40022000 	.word	0x40022000
 8001d0c:	40021000 	.word	0x40021000
 8001d10:	04c4b400 	.word	0x04c4b400
 8001d14:	08008600 	.word	0x08008600
 8001d18:	2004005c 	.word	0x2004005c

08001d1c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b089      	sub	sp, #36	; 0x24
 8001d20:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001d22:	2300      	movs	r3, #0
 8001d24:	61fb      	str	r3, [r7, #28]
 8001d26:	2300      	movs	r3, #0
 8001d28:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d2a:	4b3d      	ldr	r3, [pc, #244]	; (8001e20 <HAL_RCC_GetSysClockFreq+0x104>)
 8001d2c:	689b      	ldr	r3, [r3, #8]
 8001d2e:	f003 030c 	and.w	r3, r3, #12
 8001d32:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d34:	4b3a      	ldr	r3, [pc, #232]	; (8001e20 <HAL_RCC_GetSysClockFreq+0x104>)
 8001d36:	68db      	ldr	r3, [r3, #12]
 8001d38:	f003 0303 	and.w	r3, r3, #3
 8001d3c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001d3e:	693b      	ldr	r3, [r7, #16]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d005      	beq.n	8001d50 <HAL_RCC_GetSysClockFreq+0x34>
 8001d44:	693b      	ldr	r3, [r7, #16]
 8001d46:	2b0c      	cmp	r3, #12
 8001d48:	d121      	bne.n	8001d8e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	2b01      	cmp	r3, #1
 8001d4e:	d11e      	bne.n	8001d8e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001d50:	4b33      	ldr	r3, [pc, #204]	; (8001e20 <HAL_RCC_GetSysClockFreq+0x104>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f003 0308 	and.w	r3, r3, #8
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d107      	bne.n	8001d6c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001d5c:	4b30      	ldr	r3, [pc, #192]	; (8001e20 <HAL_RCC_GetSysClockFreq+0x104>)
 8001d5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d62:	0a1b      	lsrs	r3, r3, #8
 8001d64:	f003 030f 	and.w	r3, r3, #15
 8001d68:	61fb      	str	r3, [r7, #28]
 8001d6a:	e005      	b.n	8001d78 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001d6c:	4b2c      	ldr	r3, [pc, #176]	; (8001e20 <HAL_RCC_GetSysClockFreq+0x104>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	091b      	lsrs	r3, r3, #4
 8001d72:	f003 030f 	and.w	r3, r3, #15
 8001d76:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001d78:	4a2a      	ldr	r2, [pc, #168]	; (8001e24 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d7a:	69fb      	ldr	r3, [r7, #28]
 8001d7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d80:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d10d      	bne.n	8001da4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001d88:	69fb      	ldr	r3, [r7, #28]
 8001d8a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001d8c:	e00a      	b.n	8001da4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001d8e:	693b      	ldr	r3, [r7, #16]
 8001d90:	2b04      	cmp	r3, #4
 8001d92:	d102      	bne.n	8001d9a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001d94:	4b24      	ldr	r3, [pc, #144]	; (8001e28 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001d96:	61bb      	str	r3, [r7, #24]
 8001d98:	e004      	b.n	8001da4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001d9a:	693b      	ldr	r3, [r7, #16]
 8001d9c:	2b08      	cmp	r3, #8
 8001d9e:	d101      	bne.n	8001da4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001da0:	4b22      	ldr	r3, [pc, #136]	; (8001e2c <HAL_RCC_GetSysClockFreq+0x110>)
 8001da2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001da4:	693b      	ldr	r3, [r7, #16]
 8001da6:	2b0c      	cmp	r3, #12
 8001da8:	d133      	bne.n	8001e12 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001daa:	4b1d      	ldr	r3, [pc, #116]	; (8001e20 <HAL_RCC_GetSysClockFreq+0x104>)
 8001dac:	68db      	ldr	r3, [r3, #12]
 8001dae:	f003 0303 	and.w	r3, r3, #3
 8001db2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001db4:	68bb      	ldr	r3, [r7, #8]
 8001db6:	2b02      	cmp	r3, #2
 8001db8:	d002      	beq.n	8001dc0 <HAL_RCC_GetSysClockFreq+0xa4>
 8001dba:	2b03      	cmp	r3, #3
 8001dbc:	d003      	beq.n	8001dc6 <HAL_RCC_GetSysClockFreq+0xaa>
 8001dbe:	e005      	b.n	8001dcc <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001dc0:	4b19      	ldr	r3, [pc, #100]	; (8001e28 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001dc2:	617b      	str	r3, [r7, #20]
      break;
 8001dc4:	e005      	b.n	8001dd2 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001dc6:	4b19      	ldr	r3, [pc, #100]	; (8001e2c <HAL_RCC_GetSysClockFreq+0x110>)
 8001dc8:	617b      	str	r3, [r7, #20]
      break;
 8001dca:	e002      	b.n	8001dd2 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001dcc:	69fb      	ldr	r3, [r7, #28]
 8001dce:	617b      	str	r3, [r7, #20]
      break;
 8001dd0:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001dd2:	4b13      	ldr	r3, [pc, #76]	; (8001e20 <HAL_RCC_GetSysClockFreq+0x104>)
 8001dd4:	68db      	ldr	r3, [r3, #12]
 8001dd6:	091b      	lsrs	r3, r3, #4
 8001dd8:	f003 030f 	and.w	r3, r3, #15
 8001ddc:	3301      	adds	r3, #1
 8001dde:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001de0:	4b0f      	ldr	r3, [pc, #60]	; (8001e20 <HAL_RCC_GetSysClockFreq+0x104>)
 8001de2:	68db      	ldr	r3, [r3, #12]
 8001de4:	0a1b      	lsrs	r3, r3, #8
 8001de6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001dea:	697a      	ldr	r2, [r7, #20]
 8001dec:	fb02 f203 	mul.w	r2, r2, r3
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001df6:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001df8:	4b09      	ldr	r3, [pc, #36]	; (8001e20 <HAL_RCC_GetSysClockFreq+0x104>)
 8001dfa:	68db      	ldr	r3, [r3, #12]
 8001dfc:	0e5b      	lsrs	r3, r3, #25
 8001dfe:	f003 0303 	and.w	r3, r3, #3
 8001e02:	3301      	adds	r3, #1
 8001e04:	005b      	lsls	r3, r3, #1
 8001e06:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001e08:	697a      	ldr	r2, [r7, #20]
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e10:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001e12:	69bb      	ldr	r3, [r7, #24]
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	3724      	adds	r7, #36	; 0x24
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr
 8001e20:	40021000 	.word	0x40021000
 8001e24:	08008618 	.word	0x08008618
 8001e28:	00f42400 	.word	0x00f42400
 8001e2c:	007a1200 	.word	0x007a1200

08001e30 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e34:	4b03      	ldr	r3, [pc, #12]	; (8001e44 <HAL_RCC_GetHCLKFreq+0x14>)
 8001e36:	681b      	ldr	r3, [r3, #0]
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr
 8001e42:	bf00      	nop
 8001e44:	2004005c 	.word	0x2004005c

08001e48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001e4c:	f7ff fff0 	bl	8001e30 <HAL_RCC_GetHCLKFreq>
 8001e50:	4601      	mov	r1, r0
 8001e52:	4b06      	ldr	r3, [pc, #24]	; (8001e6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e54:	689b      	ldr	r3, [r3, #8]
 8001e56:	0a1b      	lsrs	r3, r3, #8
 8001e58:	f003 0307 	and.w	r3, r3, #7
 8001e5c:	4a04      	ldr	r2, [pc, #16]	; (8001e70 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001e5e:	5cd3      	ldrb	r3, [r2, r3]
 8001e60:	f003 031f 	and.w	r3, r3, #31
 8001e64:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001e68:	4618      	mov	r0, r3
 8001e6a:	bd80      	pop	{r7, pc}
 8001e6c:	40021000 	.word	0x40021000
 8001e70:	08008610 	.word	0x08008610

08001e74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001e78:	f7ff ffda 	bl	8001e30 <HAL_RCC_GetHCLKFreq>
 8001e7c:	4601      	mov	r1, r0
 8001e7e:	4b06      	ldr	r3, [pc, #24]	; (8001e98 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e80:	689b      	ldr	r3, [r3, #8]
 8001e82:	0adb      	lsrs	r3, r3, #11
 8001e84:	f003 0307 	and.w	r3, r3, #7
 8001e88:	4a04      	ldr	r2, [pc, #16]	; (8001e9c <HAL_RCC_GetPCLK2Freq+0x28>)
 8001e8a:	5cd3      	ldrb	r3, [r2, r3]
 8001e8c:	f003 031f 	and.w	r3, r3, #31
 8001e90:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001e94:	4618      	mov	r0, r3
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	40021000 	.word	0x40021000
 8001e9c:	08008610 	.word	0x08008610

08001ea0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b086      	sub	sp, #24
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001eac:	4b27      	ldr	r3, [pc, #156]	; (8001f4c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001eae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d003      	beq.n	8001ec0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001eb8:	f7ff f9e4 	bl	8001284 <HAL_PWREx_GetVoltageRange>
 8001ebc:	6178      	str	r0, [r7, #20]
 8001ebe:	e014      	b.n	8001eea <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001ec0:	4a22      	ldr	r2, [pc, #136]	; (8001f4c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001ec2:	4b22      	ldr	r3, [pc, #136]	; (8001f4c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001ec4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ec6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001eca:	6593      	str	r3, [r2, #88]	; 0x58
 8001ecc:	4b1f      	ldr	r3, [pc, #124]	; (8001f4c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001ece:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ed0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ed4:	60fb      	str	r3, [r7, #12]
 8001ed6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001ed8:	f7ff f9d4 	bl	8001284 <HAL_PWREx_GetVoltageRange>
 8001edc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001ede:	4a1b      	ldr	r2, [pc, #108]	; (8001f4c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001ee0:	4b1a      	ldr	r3, [pc, #104]	; (8001f4c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001ee2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ee4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ee8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001eea:	697b      	ldr	r3, [r7, #20]
 8001eec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001ef0:	d10b      	bne.n	8001f0a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2b80      	cmp	r3, #128	; 0x80
 8001ef6:	d913      	bls.n	8001f20 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2ba0      	cmp	r3, #160	; 0xa0
 8001efc:	d902      	bls.n	8001f04 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001efe:	2302      	movs	r3, #2
 8001f00:	613b      	str	r3, [r7, #16]
 8001f02:	e00d      	b.n	8001f20 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001f04:	2301      	movs	r3, #1
 8001f06:	613b      	str	r3, [r7, #16]
 8001f08:	e00a      	b.n	8001f20 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	2b7f      	cmp	r3, #127	; 0x7f
 8001f0e:	d902      	bls.n	8001f16 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8001f10:	2302      	movs	r3, #2
 8001f12:	613b      	str	r3, [r7, #16]
 8001f14:	e004      	b.n	8001f20 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2b70      	cmp	r3, #112	; 0x70
 8001f1a:	d101      	bne.n	8001f20 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001f20:	490b      	ldr	r1, [pc, #44]	; (8001f50 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8001f22:	4b0b      	ldr	r3, [pc, #44]	; (8001f50 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f023 020f 	bic.w	r2, r3, #15
 8001f2a:	693b      	ldr	r3, [r7, #16]
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001f30:	4b07      	ldr	r3, [pc, #28]	; (8001f50 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f003 020f 	and.w	r2, r3, #15
 8001f38:	693b      	ldr	r3, [r7, #16]
 8001f3a:	429a      	cmp	r2, r3
 8001f3c:	d001      	beq.n	8001f42 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	e000      	b.n	8001f44 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8001f42:	2300      	movs	r3, #0
}
 8001f44:	4618      	mov	r0, r3
 8001f46:	3718      	adds	r7, #24
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bd80      	pop	{r7, pc}
 8001f4c:	40021000 	.word	0x40021000
 8001f50:	40022000 	.word	0x40022000

08001f54 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b087      	sub	sp, #28
 8001f58:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001f5a:	4b2b      	ldr	r3, [pc, #172]	; (8002008 <RCC_GetSysClockFreqFromPLLSource+0xb4>)
 8001f5c:	68db      	ldr	r3, [r3, #12]
 8001f5e:	f003 0303 	and.w	r3, r3, #3
 8001f62:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	2b02      	cmp	r3, #2
 8001f68:	d004      	beq.n	8001f74 <RCC_GetSysClockFreqFromPLLSource+0x20>
 8001f6a:	2b03      	cmp	r3, #3
 8001f6c:	d005      	beq.n	8001f7a <RCC_GetSysClockFreqFromPLLSource+0x26>
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	d006      	beq.n	8001f80 <RCC_GetSysClockFreqFromPLLSource+0x2c>
 8001f72:	e01f      	b.n	8001fb4 <RCC_GetSysClockFreqFromPLLSource+0x60>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8001f74:	4b25      	ldr	r3, [pc, #148]	; (800200c <RCC_GetSysClockFreqFromPLLSource+0xb8>)
 8001f76:	613b      	str	r3, [r7, #16]
    break;
 8001f78:	e01f      	b.n	8001fba <RCC_GetSysClockFreqFromPLLSource+0x66>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8001f7a:	4b25      	ldr	r3, [pc, #148]	; (8002010 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8001f7c:	613b      	str	r3, [r7, #16]
    break;
 8001f7e:	e01c      	b.n	8001fba <RCC_GetSysClockFreqFromPLLSource+0x66>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001f80:	4b21      	ldr	r3, [pc, #132]	; (8002008 <RCC_GetSysClockFreqFromPLLSource+0xb4>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f003 0308 	and.w	r3, r3, #8
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d107      	bne.n	8001f9c <RCC_GetSysClockFreqFromPLLSource+0x48>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001f8c:	4b1e      	ldr	r3, [pc, #120]	; (8002008 <RCC_GetSysClockFreqFromPLLSource+0xb4>)
 8001f8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f92:	0a1b      	lsrs	r3, r3, #8
 8001f94:	f003 030f 	and.w	r3, r3, #15
 8001f98:	617b      	str	r3, [r7, #20]
 8001f9a:	e005      	b.n	8001fa8 <RCC_GetSysClockFreqFromPLLSource+0x54>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001f9c:	4b1a      	ldr	r3, [pc, #104]	; (8002008 <RCC_GetSysClockFreqFromPLLSource+0xb4>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	091b      	lsrs	r3, r3, #4
 8001fa2:	f003 030f 	and.w	r3, r3, #15
 8001fa6:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8001fa8:	4a1a      	ldr	r2, [pc, #104]	; (8002014 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fb0:	613b      	str	r3, [r7, #16]
    break;
 8001fb2:	e002      	b.n	8001fba <RCC_GetSysClockFreqFromPLLSource+0x66>
  default:
    /* unexpected */
    pllvco = 0;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	613b      	str	r3, [r7, #16]
    break;
 8001fb8:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001fba:	4b13      	ldr	r3, [pc, #76]	; (8002008 <RCC_GetSysClockFreqFromPLLSource+0xb4>)
 8001fbc:	68db      	ldr	r3, [r3, #12]
 8001fbe:	091b      	lsrs	r3, r3, #4
 8001fc0:	f003 030f 	and.w	r3, r3, #15
 8001fc4:	3301      	adds	r3, #1
 8001fc6:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001fc8:	4b0f      	ldr	r3, [pc, #60]	; (8002008 <RCC_GetSysClockFreqFromPLLSource+0xb4>)
 8001fca:	68db      	ldr	r3, [r3, #12]
 8001fcc:	0a1b      	lsrs	r3, r3, #8
 8001fce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001fd2:	693a      	ldr	r2, [r7, #16]
 8001fd4:	fb02 f203 	mul.w	r2, r2, r3
 8001fd8:	68bb      	ldr	r3, [r7, #8]
 8001fda:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fde:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001fe0:	4b09      	ldr	r3, [pc, #36]	; (8002008 <RCC_GetSysClockFreqFromPLLSource+0xb4>)
 8001fe2:	68db      	ldr	r3, [r3, #12]
 8001fe4:	0e5b      	lsrs	r3, r3, #25
 8001fe6:	f003 0303 	and.w	r3, r3, #3
 8001fea:	3301      	adds	r3, #1
 8001fec:	005b      	lsls	r3, r3, #1
 8001fee:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8001ff0:	693a      	ldr	r2, [r7, #16]
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ff8:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8001ffa:	683b      	ldr	r3, [r7, #0]
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	371c      	adds	r7, #28
 8002000:	46bd      	mov	sp, r7
 8002002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002006:	4770      	bx	lr
 8002008:	40021000 	.word	0x40021000
 800200c:	00f42400 	.word	0x00f42400
 8002010:	007a1200 	.word	0x007a1200
 8002014:	08008618 	.word	0x08008618

08002018 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b086      	sub	sp, #24
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002020:	2300      	movs	r3, #0
 8002022:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002024:	2300      	movs	r3, #0
 8002026:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002030:	2b00      	cmp	r3, #0
 8002032:	d03d      	beq.n	80020b0 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002038:	2b40      	cmp	r3, #64	; 0x40
 800203a:	d00b      	beq.n	8002054 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 800203c:	2b40      	cmp	r3, #64	; 0x40
 800203e:	d804      	bhi.n	800204a <HAL_RCCEx_PeriphCLKConfig+0x32>
 8002040:	2b00      	cmp	r3, #0
 8002042:	d00e      	beq.n	8002062 <HAL_RCCEx_PeriphCLKConfig+0x4a>
 8002044:	2b20      	cmp	r3, #32
 8002046:	d015      	beq.n	8002074 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8002048:	e01d      	b.n	8002086 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 800204a:	2b60      	cmp	r3, #96	; 0x60
 800204c:	d01e      	beq.n	800208c <HAL_RCCEx_PeriphCLKConfig+0x74>
 800204e:	2b80      	cmp	r3, #128	; 0x80
 8002050:	d01c      	beq.n	800208c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002052:	e018      	b.n	8002086 <HAL_RCCEx_PeriphCLKConfig+0x6e>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002054:	4a86      	ldr	r2, [pc, #536]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002056:	4b86      	ldr	r3, [pc, #536]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002058:	68db      	ldr	r3, [r3, #12]
 800205a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800205e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002060:	e015      	b.n	800208e <HAL_RCCEx_PeriphCLKConfig+0x76>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	3304      	adds	r3, #4
 8002066:	2100      	movs	r1, #0
 8002068:	4618      	mov	r0, r3
 800206a:	f001 f915 	bl	8003298 <RCCEx_PLLSAI1_Config>
 800206e:	4603      	mov	r3, r0
 8002070:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002072:	e00c      	b.n	800208e <HAL_RCCEx_PeriphCLKConfig+0x76>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	3320      	adds	r3, #32
 8002078:	2100      	movs	r1, #0
 800207a:	4618      	mov	r0, r3
 800207c:	f001 f9fc 	bl	8003478 <RCCEx_PLLSAI2_Config>
 8002080:	4603      	mov	r3, r0
 8002082:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002084:	e003      	b.n	800208e <HAL_RCCEx_PeriphCLKConfig+0x76>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002086:	2301      	movs	r3, #1
 8002088:	74fb      	strb	r3, [r7, #19]
      break;
 800208a:	e000      	b.n	800208e <HAL_RCCEx_PeriphCLKConfig+0x76>
      break;
 800208c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800208e:	7cfb      	ldrb	r3, [r7, #19]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d10b      	bne.n	80020ac <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002094:	4976      	ldr	r1, [pc, #472]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002096:	4b76      	ldr	r3, [pc, #472]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002098:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800209c:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80020a4:	4313      	orrs	r3, r2
 80020a6:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80020aa:	e001      	b.n	80020b0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80020ac:	7cfb      	ldrb	r3, [r7, #19]
 80020ae:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d042      	beq.n	8002142 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80020c4:	d00f      	beq.n	80020e6 <HAL_RCCEx_PeriphCLKConfig+0xce>
 80020c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80020ca:	d805      	bhi.n	80020d8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d011      	beq.n	80020f4 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 80020d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80020d4:	d017      	beq.n	8002106 <HAL_RCCEx_PeriphCLKConfig+0xee>
 80020d6:	e01f      	b.n	8002118 <HAL_RCCEx_PeriphCLKConfig+0x100>
 80020d8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80020dc:	d01f      	beq.n	800211e <HAL_RCCEx_PeriphCLKConfig+0x106>
 80020de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020e2:	d01c      	beq.n	800211e <HAL_RCCEx_PeriphCLKConfig+0x106>
 80020e4:	e018      	b.n	8002118 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80020e6:	4a62      	ldr	r2, [pc, #392]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80020e8:	4b61      	ldr	r3, [pc, #388]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80020ea:	68db      	ldr	r3, [r3, #12]
 80020ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020f0:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80020f2:	e015      	b.n	8002120 <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	3304      	adds	r3, #4
 80020f8:	2100      	movs	r1, #0
 80020fa:	4618      	mov	r0, r3
 80020fc:	f001 f8cc 	bl	8003298 <RCCEx_PLLSAI1_Config>
 8002100:	4603      	mov	r3, r0
 8002102:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002104:	e00c      	b.n	8002120 <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	3320      	adds	r3, #32
 800210a:	2100      	movs	r1, #0
 800210c:	4618      	mov	r0, r3
 800210e:	f001 f9b3 	bl	8003478 <RCCEx_PLLSAI2_Config>
 8002112:	4603      	mov	r3, r0
 8002114:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002116:	e003      	b.n	8002120 <HAL_RCCEx_PeriphCLKConfig+0x108>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002118:	2301      	movs	r3, #1
 800211a:	74fb      	strb	r3, [r7, #19]
      break;
 800211c:	e000      	b.n	8002120 <HAL_RCCEx_PeriphCLKConfig+0x108>
      break;
 800211e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002120:	7cfb      	ldrb	r3, [r7, #19]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d10b      	bne.n	800213e <HAL_RCCEx_PeriphCLKConfig+0x126>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002126:	4952      	ldr	r1, [pc, #328]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002128:	4b51      	ldr	r3, [pc, #324]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800212a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800212e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002136:	4313      	orrs	r3, r2
 8002138:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 800213c:	e001      	b.n	8002142 <HAL_RCCEx_PeriphCLKConfig+0x12a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800213e:	7cfb      	ldrb	r3, [r7, #19]
 8002140:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800214a:	2b00      	cmp	r3, #0
 800214c:	f000 809f 	beq.w	800228e <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002150:	2300      	movs	r3, #0
 8002152:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002154:	4b46      	ldr	r3, [pc, #280]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002156:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002158:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800215c:	2b00      	cmp	r3, #0
 800215e:	d101      	bne.n	8002164 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8002160:	2301      	movs	r3, #1
 8002162:	e000      	b.n	8002166 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8002164:	2300      	movs	r3, #0
 8002166:	2b00      	cmp	r3, #0
 8002168:	d00d      	beq.n	8002186 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800216a:	4a41      	ldr	r2, [pc, #260]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800216c:	4b40      	ldr	r3, [pc, #256]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800216e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002170:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002174:	6593      	str	r3, [r2, #88]	; 0x58
 8002176:	4b3e      	ldr	r3, [pc, #248]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002178:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800217a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800217e:	60bb      	str	r3, [r7, #8]
 8002180:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002182:	2301      	movs	r3, #1
 8002184:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002186:	4a3b      	ldr	r2, [pc, #236]	; (8002274 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002188:	4b3a      	ldr	r3, [pc, #232]	; (8002274 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002190:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002192:	f7fe f845 	bl	8000220 <HAL_GetTick>
 8002196:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002198:	e009      	b.n	80021ae <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800219a:	f7fe f841 	bl	8000220 <HAL_GetTick>
 800219e:	4602      	mov	r2, r0
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	1ad3      	subs	r3, r2, r3
 80021a4:	2b02      	cmp	r3, #2
 80021a6:	d902      	bls.n	80021ae <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        ret = HAL_TIMEOUT;
 80021a8:	2303      	movs	r3, #3
 80021aa:	74fb      	strb	r3, [r7, #19]
        break;
 80021ac:	e005      	b.n	80021ba <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80021ae:	4b31      	ldr	r3, [pc, #196]	; (8002274 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d0ef      	beq.n	800219a <HAL_RCCEx_PeriphCLKConfig+0x182>
      }
    }

    if(ret == HAL_OK)
 80021ba:	7cfb      	ldrb	r3, [r7, #19]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d15b      	bne.n	8002278 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80021c0:	4b2b      	ldr	r3, [pc, #172]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80021ca:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d01f      	beq.n	8002212 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80021d8:	697b      	ldr	r3, [r7, #20]
 80021da:	429a      	cmp	r2, r3
 80021dc:	d019      	beq.n	8002212 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80021de:	4b24      	ldr	r3, [pc, #144]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80021e8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80021ea:	4a21      	ldr	r2, [pc, #132]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021ec:	4b20      	ldr	r3, [pc, #128]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021f6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80021fa:	4a1d      	ldr	r2, [pc, #116]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021fc:	4b1c      	ldr	r3, [pc, #112]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002202:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002206:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800220a:	4a19      	ldr	r2, [pc, #100]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800220c:	697b      	ldr	r3, [r7, #20]
 800220e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002212:	697b      	ldr	r3, [r7, #20]
 8002214:	f003 0301 	and.w	r3, r3, #1
 8002218:	2b00      	cmp	r3, #0
 800221a:	d016      	beq.n	800224a <HAL_RCCEx_PeriphCLKConfig+0x232>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800221c:	f7fe f800 	bl	8000220 <HAL_GetTick>
 8002220:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002222:	e00b      	b.n	800223c <HAL_RCCEx_PeriphCLKConfig+0x224>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002224:	f7fd fffc 	bl	8000220 <HAL_GetTick>
 8002228:	4602      	mov	r2, r0
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	1ad3      	subs	r3, r2, r3
 800222e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002232:	4293      	cmp	r3, r2
 8002234:	d902      	bls.n	800223c <HAL_RCCEx_PeriphCLKConfig+0x224>
          {
            ret = HAL_TIMEOUT;
 8002236:	2303      	movs	r3, #3
 8002238:	74fb      	strb	r3, [r7, #19]
            break;
 800223a:	e006      	b.n	800224a <HAL_RCCEx_PeriphCLKConfig+0x232>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800223c:	4b0c      	ldr	r3, [pc, #48]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800223e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002242:	f003 0302 	and.w	r3, r3, #2
 8002246:	2b00      	cmp	r3, #0
 8002248:	d0ec      	beq.n	8002224 <HAL_RCCEx_PeriphCLKConfig+0x20c>
          }
        }
      }

      if(ret == HAL_OK)
 800224a:	7cfb      	ldrb	r3, [r7, #19]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d10c      	bne.n	800226a <HAL_RCCEx_PeriphCLKConfig+0x252>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002250:	4907      	ldr	r1, [pc, #28]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002252:	4b07      	ldr	r3, [pc, #28]	; (8002270 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002254:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002258:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002262:	4313      	orrs	r3, r2
 8002264:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002268:	e008      	b.n	800227c <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800226a:	7cfb      	ldrb	r3, [r7, #19]
 800226c:	74bb      	strb	r3, [r7, #18]
 800226e:	e005      	b.n	800227c <HAL_RCCEx_PeriphCLKConfig+0x264>
 8002270:	40021000 	.word	0x40021000
 8002274:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002278:	7cfb      	ldrb	r3, [r7, #19]
 800227a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800227c:	7c7b      	ldrb	r3, [r7, #17]
 800227e:	2b01      	cmp	r3, #1
 8002280:	d105      	bne.n	800228e <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002282:	4aa0      	ldr	r2, [pc, #640]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002284:	4b9f      	ldr	r3, [pc, #636]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002286:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002288:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800228c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f003 0301 	and.w	r3, r3, #1
 8002296:	2b00      	cmp	r3, #0
 8002298:	d00a      	beq.n	80022b0 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800229a:	499a      	ldr	r1, [pc, #616]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800229c:	4b99      	ldr	r3, [pc, #612]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800229e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022a2:	f023 0203 	bic.w	r2, r3, #3
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022aa:	4313      	orrs	r3, r2
 80022ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f003 0302 	and.w	r3, r3, #2
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d00a      	beq.n	80022d2 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80022bc:	4991      	ldr	r1, [pc, #580]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022be:	4b91      	ldr	r3, [pc, #580]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022c4:	f023 020c 	bic.w	r2, r3, #12
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022cc:	4313      	orrs	r3, r2
 80022ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f003 0304 	and.w	r3, r3, #4
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d00a      	beq.n	80022f4 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80022de:	4989      	ldr	r1, [pc, #548]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022e0:	4b88      	ldr	r3, [pc, #544]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022e6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022ee:	4313      	orrs	r3, r2
 80022f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f003 0308 	and.w	r3, r3, #8
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d00a      	beq.n	8002316 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002300:	4980      	ldr	r1, [pc, #512]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002302:	4b80      	ldr	r3, [pc, #512]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002304:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002308:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002310:	4313      	orrs	r3, r2
 8002312:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f003 0310 	and.w	r3, r3, #16
 800231e:	2b00      	cmp	r3, #0
 8002320:	d00a      	beq.n	8002338 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002322:	4978      	ldr	r1, [pc, #480]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002324:	4b77      	ldr	r3, [pc, #476]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002326:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800232a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002332:	4313      	orrs	r3, r2
 8002334:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f003 0320 	and.w	r3, r3, #32
 8002340:	2b00      	cmp	r3, #0
 8002342:	d00a      	beq.n	800235a <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002344:	496f      	ldr	r1, [pc, #444]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002346:	4b6f      	ldr	r3, [pc, #444]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002348:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800234c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002354:	4313      	orrs	r3, r2
 8002356:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002362:	2b00      	cmp	r3, #0
 8002364:	d00a      	beq.n	800237c <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002366:	4967      	ldr	r1, [pc, #412]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002368:	4b66      	ldr	r3, [pc, #408]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800236a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800236e:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002376:	4313      	orrs	r3, r2
 8002378:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002384:	2b00      	cmp	r3, #0
 8002386:	d00a      	beq.n	800239e <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002388:	495e      	ldr	r1, [pc, #376]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800238a:	4b5e      	ldr	r3, [pc, #376]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800238c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002390:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002398:	4313      	orrs	r3, r2
 800239a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d00a      	beq.n	80023c0 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80023aa:	4956      	ldr	r1, [pc, #344]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023ac:	4b55      	ldr	r3, [pc, #340]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023b2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023ba:	4313      	orrs	r3, r2
 80023bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d00a      	beq.n	80023e2 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80023cc:	494d      	ldr	r1, [pc, #308]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023ce:	4b4d      	ldr	r3, [pc, #308]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023d4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023dc:	4313      	orrs	r3, r2
 80023de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d00a      	beq.n	8002404 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80023ee:	4945      	ldr	r1, [pc, #276]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023f0:	4b44      	ldr	r3, [pc, #272]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023f6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023fe:	4313      	orrs	r3, r2
 8002400:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800240c:	2b00      	cmp	r3, #0
 800240e:	d00a      	beq.n	8002426 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002410:	493c      	ldr	r1, [pc, #240]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002412:	4b3c      	ldr	r3, [pc, #240]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002414:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002418:	f023 0203 	bic.w	r2, r3, #3
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002420:	4313      	orrs	r3, r2
 8002422:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800242e:	2b00      	cmp	r3, #0
 8002430:	d028      	beq.n	8002484 <HAL_RCCEx_PeriphCLKConfig+0x46c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002432:	4934      	ldr	r1, [pc, #208]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002434:	4b33      	ldr	r3, [pc, #204]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002436:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800243a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002442:	4313      	orrs	r3, r2
 8002444:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800244c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002450:	d106      	bne.n	8002460 <HAL_RCCEx_PeriphCLKConfig+0x448>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002452:	4a2c      	ldr	r2, [pc, #176]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002454:	4b2b      	ldr	r3, [pc, #172]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002456:	68db      	ldr	r3, [r3, #12]
 8002458:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800245c:	60d3      	str	r3, [r2, #12]
 800245e:	e011      	b.n	8002484 <HAL_RCCEx_PeriphCLKConfig+0x46c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002464:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002468:	d10c      	bne.n	8002484 <HAL_RCCEx_PeriphCLKConfig+0x46c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	3304      	adds	r3, #4
 800246e:	2101      	movs	r1, #1
 8002470:	4618      	mov	r0, r3
 8002472:	f000 ff11 	bl	8003298 <RCCEx_PLLSAI1_Config>
 8002476:	4603      	mov	r3, r0
 8002478:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800247a:	7cfb      	ldrb	r3, [r7, #19]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d001      	beq.n	8002484 <HAL_RCCEx_PeriphCLKConfig+0x46c>
        {
          /* set overall return value */
          status = ret;
 8002480:	7cfb      	ldrb	r3, [r7, #19]
 8002482:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800248c:	2b00      	cmp	r3, #0
 800248e:	d04d      	beq.n	800252c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002494:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002498:	d108      	bne.n	80024ac <HAL_RCCEx_PeriphCLKConfig+0x494>
 800249a:	4a1a      	ldr	r2, [pc, #104]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800249c:	4b19      	ldr	r3, [pc, #100]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800249e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80024a2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024a6:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80024aa:	e012      	b.n	80024d2 <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 80024ac:	4a15      	ldr	r2, [pc, #84]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024ae:	4b15      	ldr	r3, [pc, #84]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024b0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80024b4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80024b8:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80024bc:	4911      	ldr	r1, [pc, #68]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024be:	4b11      	ldr	r3, [pc, #68]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024c4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80024cc:	4313      	orrs	r3, r2
 80024ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80024d6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80024da:	d106      	bne.n	80024ea <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80024dc:	4a09      	ldr	r2, [pc, #36]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024de:	4b09      	ldr	r3, [pc, #36]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024e0:	68db      	ldr	r3, [r3, #12]
 80024e2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80024e6:	60d3      	str	r3, [r2, #12]
 80024e8:	e020      	b.n	800252c <HAL_RCCEx_PeriphCLKConfig+0x514>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80024ee:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80024f2:	d109      	bne.n	8002508 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80024f4:	4a03      	ldr	r2, [pc, #12]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024f6:	4b03      	ldr	r3, [pc, #12]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024f8:	68db      	ldr	r3, [r3, #12]
 80024fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024fe:	60d3      	str	r3, [r2, #12]
 8002500:	e014      	b.n	800252c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002502:	bf00      	nop
 8002504:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800250c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002510:	d10c      	bne.n	800252c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	3304      	adds	r3, #4
 8002516:	2101      	movs	r1, #1
 8002518:	4618      	mov	r0, r3
 800251a:	f000 febd 	bl	8003298 <RCCEx_PLLSAI1_Config>
 800251e:	4603      	mov	r3, r0
 8002520:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002522:	7cfb      	ldrb	r3, [r7, #19]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d001      	beq.n	800252c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002528:	7cfb      	ldrb	r3, [r7, #19]
 800252a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002534:	2b00      	cmp	r3, #0
 8002536:	d028      	beq.n	800258a <HAL_RCCEx_PeriphCLKConfig+0x572>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002538:	494a      	ldr	r1, [pc, #296]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800253a:	4b4a      	ldr	r3, [pc, #296]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800253c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002540:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002548:	4313      	orrs	r3, r2
 800254a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002552:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002556:	d106      	bne.n	8002566 <HAL_RCCEx_PeriphCLKConfig+0x54e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002558:	4a42      	ldr	r2, [pc, #264]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800255a:	4b42      	ldr	r3, [pc, #264]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800255c:	68db      	ldr	r3, [r3, #12]
 800255e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002562:	60d3      	str	r3, [r2, #12]
 8002564:	e011      	b.n	800258a <HAL_RCCEx_PeriphCLKConfig+0x572>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800256a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800256e:	d10c      	bne.n	800258a <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	3304      	adds	r3, #4
 8002574:	2101      	movs	r1, #1
 8002576:	4618      	mov	r0, r3
 8002578:	f000 fe8e 	bl	8003298 <RCCEx_PLLSAI1_Config>
 800257c:	4603      	mov	r3, r0
 800257e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002580:	7cfb      	ldrb	r3, [r7, #19]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d001      	beq.n	800258a <HAL_RCCEx_PeriphCLKConfig+0x572>
      {
        /* set overall return value */
        status = ret;
 8002586:	7cfb      	ldrb	r3, [r7, #19]
 8002588:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002592:	2b00      	cmp	r3, #0
 8002594:	d01e      	beq.n	80025d4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002596:	4933      	ldr	r1, [pc, #204]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002598:	4b32      	ldr	r3, [pc, #200]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800259a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800259e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80025a8:	4313      	orrs	r3, r2
 80025aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80025b4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80025b8:	d10c      	bne.n	80025d4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	3304      	adds	r3, #4
 80025be:	2102      	movs	r1, #2
 80025c0:	4618      	mov	r0, r3
 80025c2:	f000 fe69 	bl	8003298 <RCCEx_PLLSAI1_Config>
 80025c6:	4603      	mov	r3, r0
 80025c8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80025ca:	7cfb      	ldrb	r3, [r7, #19]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d001      	beq.n	80025d4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
      {
        /* set overall return value */
        status = ret;
 80025d0:	7cfb      	ldrb	r3, [r7, #19]
 80025d2:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d00b      	beq.n	80025f8 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80025e0:	4920      	ldr	r1, [pc, #128]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80025e2:	4b20      	ldr	r3, [pc, #128]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80025e4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80025e8:	f023 0204 	bic.w	r2, r3, #4
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80025f2:	4313      	orrs	r3, r2
 80025f4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002600:	2b00      	cmp	r3, #0
 8002602:	d00b      	beq.n	800261c <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002604:	4917      	ldr	r1, [pc, #92]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002606:	4b17      	ldr	r3, [pc, #92]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002608:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800260c:	f023 0218 	bic.w	r2, r3, #24
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002616:	4313      	orrs	r3, r2
 8002618:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002624:	2b00      	cmp	r3, #0
 8002626:	d017      	beq.n	8002658 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8002628:	490e      	ldr	r1, [pc, #56]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800262a:	4b0e      	ldr	r3, [pc, #56]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800262c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002630:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800263a:	4313      	orrs	r3, r2
 800263c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002646:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800264a:	d105      	bne.n	8002658 <HAL_RCCEx_PeriphCLKConfig+0x640>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800264c:	4a05      	ldr	r2, [pc, #20]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800264e:	4b05      	ldr	r3, [pc, #20]	; (8002664 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002650:	68db      	ldr	r3, [r3, #12]
 8002652:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002656:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002658:	7cbb      	ldrb	r3, [r7, #18]
}
 800265a:	4618      	mov	r0, r3
 800265c:	3718      	adds	r7, #24
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	40021000 	.word	0x40021000

08002668 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b088      	sub	sp, #32
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8002670:	2300      	movs	r3, #0
 8002672:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800267a:	d137      	bne.n	80026ec <HAL_RCCEx_GetPeriphCLKFreq+0x84>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800267c:	4baf      	ldr	r3, [pc, #700]	; (800293c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800267e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002682:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002686:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 8002688:	693b      	ldr	r3, [r7, #16]
 800268a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800268e:	d014      	beq.n	80026ba <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 8002690:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002694:	d01e      	beq.n	80026d4 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
 8002696:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800269a:	d001      	beq.n	80026a0 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 800269c:	f000 bdf3 	b.w	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80026a0:	4ba6      	ldr	r3, [pc, #664]	; (800293c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80026a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026a6:	f003 0302 	and.w	r3, r3, #2
 80026aa:	2b02      	cmp	r3, #2
 80026ac:	f040 85e4 	bne.w	8003278 <HAL_RCCEx_GetPeriphCLKFreq+0xc10>
        frequency = LSE_VALUE;
 80026b0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80026b4:	61fb      	str	r3, [r7, #28]
      break;
 80026b6:	f000 bddf 	b.w	8003278 <HAL_RCCEx_GetPeriphCLKFreq+0xc10>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80026ba:	4ba0      	ldr	r3, [pc, #640]	; (800293c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80026bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80026c0:	f003 0302 	and.w	r3, r3, #2
 80026c4:	2b02      	cmp	r3, #2
 80026c6:	f040 85d9 	bne.w	800327c <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
          frequency = LSI_VALUE;
 80026ca:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 80026ce:	61fb      	str	r3, [r7, #28]
      break;
 80026d0:	f000 bdd4 	b.w	800327c <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80026d4:	4b99      	ldr	r3, [pc, #612]	; (800293c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026dc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80026e0:	f040 85ce 	bne.w	8003280 <HAL_RCCEx_GetPeriphCLKFreq+0xc18>
        frequency = HSE_VALUE / 32U;
 80026e4:	4b96      	ldr	r3, [pc, #600]	; (8002940 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 80026e6:	61fb      	str	r3, [r7, #28]
      break;
 80026e8:	f000 bdca 	b.w	8003280 <HAL_RCCEx_GetPeriphCLKFreq+0xc18>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80026ec:	4b93      	ldr	r3, [pc, #588]	; (800293c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80026ee:	68db      	ldr	r3, [r3, #12]
 80026f0:	f003 0303 	and.w	r3, r3, #3
 80026f4:	60fb      	str	r3, [r7, #12]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	2b02      	cmp	r3, #2
 80026fa:	d023      	beq.n	8002744 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 80026fc:	2b03      	cmp	r3, #3
 80026fe:	d02e      	beq.n	800275e <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8002700:	2b01      	cmp	r3, #1
 8002702:	d139      	bne.n	8002778 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8002704:	4b8d      	ldr	r3, [pc, #564]	; (800293c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f003 0302 	and.w	r3, r3, #2
 800270c:	2b02      	cmp	r3, #2
 800270e:	d116      	bne.n	800273e <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8002710:	4b8a      	ldr	r3, [pc, #552]	; (800293c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f003 0308 	and.w	r3, r3, #8
 8002718:	2b00      	cmp	r3, #0
 800271a:	d005      	beq.n	8002728 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
 800271c:	4b87      	ldr	r3, [pc, #540]	; (800293c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	091b      	lsrs	r3, r3, #4
 8002722:	f003 030f 	and.w	r3, r3, #15
 8002726:	e005      	b.n	8002734 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
 8002728:	4b84      	ldr	r3, [pc, #528]	; (800293c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800272a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800272e:	0a1b      	lsrs	r3, r3, #8
 8002730:	f003 030f 	and.w	r3, r3, #15
 8002734:	4a83      	ldr	r2, [pc, #524]	; (8002944 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8002736:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800273a:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800273c:	e01f      	b.n	800277e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 800273e:	2300      	movs	r3, #0
 8002740:	61bb      	str	r3, [r7, #24]
      break;
 8002742:	e01c      	b.n	800277e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002744:	4b7d      	ldr	r3, [pc, #500]	; (800293c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800274c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002750:	d102      	bne.n	8002758 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        pllvco = HSI_VALUE;
 8002752:	4b7d      	ldr	r3, [pc, #500]	; (8002948 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8002754:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8002756:	e012      	b.n	800277e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 8002758:	2300      	movs	r3, #0
 800275a:	61bb      	str	r3, [r7, #24]
      break;
 800275c:	e00f      	b.n	800277e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800275e:	4b77      	ldr	r3, [pc, #476]	; (800293c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002766:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800276a:	d102      	bne.n	8002772 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSE_VALUE;
 800276c:	4b77      	ldr	r3, [pc, #476]	; (800294c <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 800276e:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8002770:	e005      	b.n	800277e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 8002772:	2300      	movs	r3, #0
 8002774:	61bb      	str	r3, [r7, #24]
      break;
 8002776:	e002      	b.n	800277e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    default:
      /* No source */
      pllvco = 0U;
 8002778:	2300      	movs	r3, #0
 800277a:	61bb      	str	r3, [r7, #24]
      break;
 800277c:	bf00      	nop
    }

    switch(PeriphClk)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002784:	f000 84ce 	beq.w	8003124 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
 8002788:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800278c:	d82d      	bhi.n	80027ea <HAL_RCCEx_GetPeriphCLKFreq+0x182>
 800278e:	2b10      	cmp	r3, #16
 8002790:	f000 82f9 	beq.w	8002d86 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
 8002794:	2b10      	cmp	r3, #16
 8002796:	d811      	bhi.n	80027bc <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8002798:	2b02      	cmp	r3, #2
 800279a:	f000 8243 	beq.w	8002c24 <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>
 800279e:	2b02      	cmp	r3, #2
 80027a0:	d804      	bhi.n	80027ac <HAL_RCCEx_GetPeriphCLKFreq+0x144>
 80027a2:	2b01      	cmp	r3, #1
 80027a4:	f000 81fd 	beq.w	8002ba2 <HAL_RCCEx_GetPeriphCLKFreq+0x53a>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 80027a8:	f000 bd6d 	b.w	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 80027ac:	2b04      	cmp	r3, #4
 80027ae:	f000 8282 	beq.w	8002cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x64e>
 80027b2:	2b08      	cmp	r3, #8
 80027b4:	f000 82b3 	beq.w	8002d1e <HAL_RCCEx_GetPeriphCLKFreq+0x6b6>
      break;
 80027b8:	f000 bd65 	b.w	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 80027bc:	2b80      	cmp	r3, #128	; 0x80
 80027be:	f000 8409 	beq.w	8002fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>
 80027c2:	2b80      	cmp	r3, #128	; 0x80
 80027c4:	d807      	bhi.n	80027d6 <HAL_RCCEx_GetPeriphCLKFreq+0x16e>
 80027c6:	2b20      	cmp	r3, #32
 80027c8:	f000 8315 	beq.w	8002df6 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
 80027cc:	2b40      	cmp	r3, #64	; 0x40
 80027ce:	f000 83de 	beq.w	8002f8e <HAL_RCCEx_GetPeriphCLKFreq+0x926>
      break;
 80027d2:	f000 bd58 	b.w	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 80027d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80027da:	f000 841e 	beq.w	800301a <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
 80027de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80027e2:	f000 845e 	beq.w	80030a2 <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
      break;
 80027e6:	f000 bd4e 	b.w	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 80027ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027ee:	f000 837d 	beq.w	8002eec <HAL_RCCEx_GetPeriphCLKFreq+0x884>
 80027f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027f6:	d813      	bhi.n	8002820 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>
 80027f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027fc:	d032      	beq.n	8002864 <HAL_RCCEx_GetPeriphCLKFreq+0x1fc>
 80027fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002802:	d804      	bhi.n	800280e <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
 8002804:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002808:	d024      	beq.n	8002854 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
      break;
 800280a:	f000 bd3c 	b.w	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 800280e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002812:	d02f      	beq.n	8002874 <HAL_RCCEx_GetPeriphCLKFreq+0x20c>
 8002814:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002818:	f000 8325 	beq.w	8002e66 <HAL_RCCEx_GetPeriphCLKFreq+0x7fe>
      break;
 800281c:	f000 bd33 	b.w	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 8002820:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002824:	f000 841c 	beq.w	8003060 <HAL_RCCEx_GetPeriphCLKFreq+0x9f8>
 8002828:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800282c:	d808      	bhi.n	8002840 <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>
 800282e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002832:	d01f      	beq.n	8002874 <HAL_RCCEx_GetPeriphCLKFreq+0x20c>
 8002834:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002838:	f000 80cd 	beq.w	80029d6 <HAL_RCCEx_GetPeriphCLKFreq+0x36e>
      break;
 800283c:	f000 bd23 	b.w	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
    switch(PeriphClk)
 8002840:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002844:	f000 8363 	beq.w	8002f0e <HAL_RCCEx_GetPeriphCLKFreq+0x8a6>
 8002848:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800284c:	f000 84b2 	beq.w	80031b4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
      break;
 8002850:	f000 bd19 	b.w	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8002854:	69b9      	ldr	r1, [r7, #24]
 8002856:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800285a:	f000 fefd 	bl	8003658 <RCCEx_GetSAIxPeriphCLKFreq>
 800285e:	61f8      	str	r0, [r7, #28]
      break;
 8002860:	f000 bd11 	b.w	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8002864:	69b9      	ldr	r1, [r7, #24]
 8002866:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800286a:	f000 fef5 	bl	8003658 <RCCEx_GetSAIxPeriphCLKFreq>
 800286e:	61f8      	str	r0, [r7, #28]
      break;
 8002870:	f000 bd09 	b.w	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8002874:	4b31      	ldr	r3, [pc, #196]	; (800293c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002876:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800287a:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 800287e:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002880:	693b      	ldr	r3, [r7, #16]
 8002882:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002886:	d063      	beq.n	8002950 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
 8002888:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800288c:	d803      	bhi.n	8002896 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 800288e:	2b00      	cmp	r3, #0
 8002890:	f000 808b 	beq.w	80029aa <HAL_RCCEx_GetPeriphCLKFreq+0x342>
          break;
 8002894:	e09d      	b.n	80029d2 <HAL_RCCEx_GetPeriphCLKFreq+0x36a>
        switch(srcclk)
 8002896:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800289a:	d021      	beq.n	80028e0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
 800289c:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80028a0:	d000      	beq.n	80028a4 <HAL_RCCEx_GetPeriphCLKFreq+0x23c>
          break;
 80028a2:	e096      	b.n	80029d2 <HAL_RCCEx_GetPeriphCLKFreq+0x36a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80028a4:	4b25      	ldr	r3, [pc, #148]	; (800293c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f003 0302 	and.w	r3, r3, #2
 80028ac:	2b02      	cmp	r3, #2
 80028ae:	f040 8086 	bne.w	80029be <HAL_RCCEx_GetPeriphCLKFreq+0x356>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80028b2:	4b22      	ldr	r3, [pc, #136]	; (800293c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f003 0308 	and.w	r3, r3, #8
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d005      	beq.n	80028ca <HAL_RCCEx_GetPeriphCLKFreq+0x262>
 80028be:	4b1f      	ldr	r3, [pc, #124]	; (800293c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	091b      	lsrs	r3, r3, #4
 80028c4:	f003 030f 	and.w	r3, r3, #15
 80028c8:	e005      	b.n	80028d6 <HAL_RCCEx_GetPeriphCLKFreq+0x26e>
 80028ca:	4b1c      	ldr	r3, [pc, #112]	; (800293c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80028cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80028d0:	0a1b      	lsrs	r3, r3, #8
 80028d2:	f003 030f 	and.w	r3, r3, #15
 80028d6:	4a1b      	ldr	r2, [pc, #108]	; (8002944 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80028d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028dc:	61fb      	str	r3, [r7, #28]
          break;
 80028de:	e06e      	b.n	80029be <HAL_RCCEx_GetPeriphCLKFreq+0x356>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 80028e0:	4b16      	ldr	r3, [pc, #88]	; (800293c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028e8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80028ec:	d16a      	bne.n	80029c4 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 80028ee:	4b13      	ldr	r3, [pc, #76]	; (800293c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80028f0:	68db      	ldr	r3, [r3, #12]
 80028f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80028f6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80028fa:	d163      	bne.n	80029c4 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80028fc:	4b0f      	ldr	r3, [pc, #60]	; (800293c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 80028fe:	68db      	ldr	r3, [r3, #12]
 8002900:	0a1b      	lsrs	r3, r3, #8
 8002902:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002906:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8002908:	69bb      	ldr	r3, [r7, #24]
 800290a:	68ba      	ldr	r2, [r7, #8]
 800290c:	fb02 f203 	mul.w	r2, r2, r3
 8002910:	4b0a      	ldr	r3, [pc, #40]	; (800293c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002912:	68db      	ldr	r3, [r3, #12]
 8002914:	091b      	lsrs	r3, r3, #4
 8002916:	f003 030f 	and.w	r3, r3, #15
 800291a:	3301      	adds	r3, #1
 800291c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002920:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8002922:	4b06      	ldr	r3, [pc, #24]	; (800293c <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 8002924:	68db      	ldr	r3, [r3, #12]
 8002926:	0d5b      	lsrs	r3, r3, #21
 8002928:	f003 0303 	and.w	r3, r3, #3
 800292c:	3301      	adds	r3, #1
 800292e:	005b      	lsls	r3, r3, #1
 8002930:	69ba      	ldr	r2, [r7, #24]
 8002932:	fbb2 f3f3 	udiv	r3, r2, r3
 8002936:	61fb      	str	r3, [r7, #28]
          break;
 8002938:	e044      	b.n	80029c4 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
 800293a:	bf00      	nop
 800293c:	40021000 	.word	0x40021000
 8002940:	0003d090 	.word	0x0003d090
 8002944:	08008618 	.word	0x08008618
 8002948:	00f42400 	.word	0x00f42400
 800294c:	007a1200 	.word	0x007a1200
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8002950:	4bb0      	ldr	r3, [pc, #704]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002958:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800295c:	d135      	bne.n	80029ca <HAL_RCCEx_GetPeriphCLKFreq+0x362>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 800295e:	4bad      	ldr	r3, [pc, #692]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002960:	691b      	ldr	r3, [r3, #16]
 8002962:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002966:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800296a:	d12e      	bne.n	80029ca <HAL_RCCEx_GetPeriphCLKFreq+0x362>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800296c:	4ba9      	ldr	r3, [pc, #676]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 800296e:	691b      	ldr	r3, [r3, #16]
 8002970:	0a1b      	lsrs	r3, r3, #8
 8002972:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002976:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8002978:	69bb      	ldr	r3, [r7, #24]
 800297a:	68ba      	ldr	r2, [r7, #8]
 800297c:	fb02 f203 	mul.w	r2, r2, r3
 8002980:	4ba4      	ldr	r3, [pc, #656]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002982:	691b      	ldr	r3, [r3, #16]
 8002984:	091b      	lsrs	r3, r3, #4
 8002986:	f003 030f 	and.w	r3, r3, #15
 800298a:	3301      	adds	r3, #1
 800298c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002990:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8002992:	4ba0      	ldr	r3, [pc, #640]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002994:	691b      	ldr	r3, [r3, #16]
 8002996:	0d5b      	lsrs	r3, r3, #21
 8002998:	f003 0303 	and.w	r3, r3, #3
 800299c:	3301      	adds	r3, #1
 800299e:	005b      	lsls	r3, r3, #1
 80029a0:	69ba      	ldr	r2, [r7, #24]
 80029a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80029a6:	61fb      	str	r3, [r7, #28]
          break;
 80029a8:	e00f      	b.n	80029ca <HAL_RCCEx_GetPeriphCLKFreq+0x362>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 80029aa:	4b9a      	ldr	r3, [pc, #616]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 80029ac:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80029b0:	f003 0302 	and.w	r3, r3, #2
 80029b4:	2b02      	cmp	r3, #2
 80029b6:	d10b      	bne.n	80029d0 <HAL_RCCEx_GetPeriphCLKFreq+0x368>
            frequency = HSI48_VALUE;
 80029b8:	4b97      	ldr	r3, [pc, #604]	; (8002c18 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>)
 80029ba:	61fb      	str	r3, [r7, #28]
          break;
 80029bc:	e008      	b.n	80029d0 <HAL_RCCEx_GetPeriphCLKFreq+0x368>
          break;
 80029be:	bf00      	nop
 80029c0:	f000 bc61 	b.w	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 80029c4:	bf00      	nop
 80029c6:	f000 bc5e 	b.w	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 80029ca:	bf00      	nop
 80029cc:	f000 bc5b 	b.w	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 80029d0:	bf00      	nop
        break;
 80029d2:	f000 bc58 	b.w	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      if(HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL))  /* PLL "P" ? */
 80029d6:	4b8f      	ldr	r3, [pc, #572]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 80029d8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80029dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029e0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80029e4:	d13d      	bne.n	8002a62 <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 80029e6:	4b8b      	ldr	r3, [pc, #556]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029ee:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80029f2:	f040 8447 	bne.w	8003284 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
          if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN))
 80029f6:	4b87      	ldr	r3, [pc, #540]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 80029f8:	68db      	ldr	r3, [r3, #12]
 80029fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a02:	f040 843f 	bne.w	8003284 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8002a06:	4b83      	ldr	r3, [pc, #524]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002a08:	68db      	ldr	r3, [r3, #12]
 8002a0a:	0a1b      	lsrs	r3, r3, #8
 8002a0c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002a10:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8002a12:	69bb      	ldr	r3, [r7, #24]
 8002a14:	68ba      	ldr	r2, [r7, #8]
 8002a16:	fb02 f203 	mul.w	r2, r2, r3
 8002a1a:	4b7e      	ldr	r3, [pc, #504]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002a1c:	68db      	ldr	r3, [r3, #12]
 8002a1e:	091b      	lsrs	r3, r3, #4
 8002a20:	f003 030f 	and.w	r3, r3, #15
 8002a24:	3301      	adds	r3, #1
 8002a26:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a2a:	61bb      	str	r3, [r7, #24]
            pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8002a2c:	4b79      	ldr	r3, [pc, #484]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002a2e:	68db      	ldr	r3, [r3, #12]
 8002a30:	0edb      	lsrs	r3, r3, #27
 8002a32:	f003 031f 	and.w	r3, r3, #31
 8002a36:	617b      	str	r3, [r7, #20]
            if(pllp == 0U)
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d10a      	bne.n	8002a54 <HAL_RCCEx_GetPeriphCLKFreq+0x3ec>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8002a3e:	4b75      	ldr	r3, [pc, #468]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002a40:	68db      	ldr	r3, [r3, #12]
 8002a42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d002      	beq.n	8002a50 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
                pllp = 17U;
 8002a4a:	2311      	movs	r3, #17
 8002a4c:	617b      	str	r3, [r7, #20]
 8002a4e:	e001      	b.n	8002a54 <HAL_RCCEx_GetPeriphCLKFreq+0x3ec>
                pllp = 7U;
 8002a50:	2307      	movs	r3, #7
 8002a52:	617b      	str	r3, [r7, #20]
            frequency = (pllvco / pllp);
 8002a54:	69ba      	ldr	r2, [r7, #24]
 8002a56:	697b      	ldr	r3, [r7, #20]
 8002a58:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a5c:	61fb      	str	r3, [r7, #28]
      break;
 8002a5e:	f000 bc11 	b.w	8003284 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8002a62:	4b6c      	ldr	r3, [pc, #432]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002a64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a68:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8002a6c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002a74:	d056      	beq.n	8002b24 <HAL_RCCEx_GetPeriphCLKFreq+0x4bc>
 8002a76:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002a7a:	d802      	bhi.n	8002a82 <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d07e      	beq.n	8002b7e <HAL_RCCEx_GetPeriphCLKFreq+0x516>
          break;
 8002a80:	e08e      	b.n	8002ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
        switch(srcclk)
 8002a82:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002a86:	d020      	beq.n	8002aca <HAL_RCCEx_GetPeriphCLKFreq+0x462>
 8002a88:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8002a8c:	d000      	beq.n	8002a90 <HAL_RCCEx_GetPeriphCLKFreq+0x428>
          break;
 8002a8e:	e087      	b.n	8002ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8002a90:	4b60      	ldr	r3, [pc, #384]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f003 0302 	and.w	r3, r3, #2
 8002a98:	2b02      	cmp	r3, #2
 8002a9a:	d17a      	bne.n	8002b92 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8002a9c:	4b5d      	ldr	r3, [pc, #372]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f003 0308 	and.w	r3, r3, #8
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d005      	beq.n	8002ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x44c>
 8002aa8:	4b5a      	ldr	r3, [pc, #360]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	091b      	lsrs	r3, r3, #4
 8002aae:	f003 030f 	and.w	r3, r3, #15
 8002ab2:	e005      	b.n	8002ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x458>
 8002ab4:	4b57      	ldr	r3, [pc, #348]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002ab6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002aba:	0a1b      	lsrs	r3, r3, #8
 8002abc:	f003 030f 	and.w	r3, r3, #15
 8002ac0:	4a56      	ldr	r2, [pc, #344]	; (8002c1c <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>)
 8002ac2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ac6:	61fb      	str	r3, [r7, #28]
          break;
 8002ac8:	e063      	b.n	8002b92 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8002aca:	4b52      	ldr	r3, [pc, #328]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ad2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002ad6:	d15e      	bne.n	8002b96 <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8002ad8:	4b4e      	ldr	r3, [pc, #312]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002ada:	68db      	ldr	r3, [r3, #12]
 8002adc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ae0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002ae4:	d157      	bne.n	8002b96 <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8002ae6:	4b4b      	ldr	r3, [pc, #300]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002ae8:	68db      	ldr	r3, [r3, #12]
 8002aea:	0a1b      	lsrs	r3, r3, #8
 8002aec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002af0:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8002af2:	69bb      	ldr	r3, [r7, #24]
 8002af4:	68ba      	ldr	r2, [r7, #8]
 8002af6:	fb02 f203 	mul.w	r2, r2, r3
 8002afa:	4b46      	ldr	r3, [pc, #280]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002afc:	68db      	ldr	r3, [r3, #12]
 8002afe:	091b      	lsrs	r3, r3, #4
 8002b00:	f003 030f 	and.w	r3, r3, #15
 8002b04:	3301      	adds	r3, #1
 8002b06:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b0a:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8002b0c:	4b41      	ldr	r3, [pc, #260]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b0e:	68db      	ldr	r3, [r3, #12]
 8002b10:	0d5b      	lsrs	r3, r3, #21
 8002b12:	f003 0303 	and.w	r3, r3, #3
 8002b16:	3301      	adds	r3, #1
 8002b18:	005b      	lsls	r3, r3, #1
 8002b1a:	69ba      	ldr	r2, [r7, #24]
 8002b1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b20:	61fb      	str	r3, [r7, #28]
          break;
 8002b22:	e038      	b.n	8002b96 <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8002b24:	4b3b      	ldr	r3, [pc, #236]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002b2c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002b30:	d133      	bne.n	8002b9a <HAL_RCCEx_GetPeriphCLKFreq+0x532>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8002b32:	4b38      	ldr	r3, [pc, #224]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b34:	691b      	ldr	r3, [r3, #16]
 8002b36:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b3a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002b3e:	d12c      	bne.n	8002b9a <HAL_RCCEx_GetPeriphCLKFreq+0x532>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8002b40:	4b34      	ldr	r3, [pc, #208]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b42:	691b      	ldr	r3, [r3, #16]
 8002b44:	0a1b      	lsrs	r3, r3, #8
 8002b46:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002b4a:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8002b4c:	69bb      	ldr	r3, [r7, #24]
 8002b4e:	68ba      	ldr	r2, [r7, #8]
 8002b50:	fb02 f203 	mul.w	r2, r2, r3
 8002b54:	4b2f      	ldr	r3, [pc, #188]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b56:	691b      	ldr	r3, [r3, #16]
 8002b58:	091b      	lsrs	r3, r3, #4
 8002b5a:	f003 030f 	and.w	r3, r3, #15
 8002b5e:	3301      	adds	r3, #1
 8002b60:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b64:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8002b66:	4b2b      	ldr	r3, [pc, #172]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b68:	691b      	ldr	r3, [r3, #16]
 8002b6a:	0d5b      	lsrs	r3, r3, #21
 8002b6c:	f003 0303 	and.w	r3, r3, #3
 8002b70:	3301      	adds	r3, #1
 8002b72:	005b      	lsls	r3, r3, #1
 8002b74:	69ba      	ldr	r2, [r7, #24]
 8002b76:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b7a:	61fb      	str	r3, [r7, #28]
          break;
 8002b7c:	e00d      	b.n	8002b9a <HAL_RCCEx_GetPeriphCLKFreq+0x532>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8002b7e:	4b25      	ldr	r3, [pc, #148]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002b80:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002b84:	f003 0302 	and.w	r3, r3, #2
 8002b88:	2b02      	cmp	r3, #2
 8002b8a:	d108      	bne.n	8002b9e <HAL_RCCEx_GetPeriphCLKFreq+0x536>
            frequency = HSI48_VALUE;
 8002b8c:	4b22      	ldr	r3, [pc, #136]	; (8002c18 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>)
 8002b8e:	61fb      	str	r3, [r7, #28]
          break;
 8002b90:	e005      	b.n	8002b9e <HAL_RCCEx_GetPeriphCLKFreq+0x536>
          break;
 8002b92:	bf00      	nop
 8002b94:	e376      	b.n	8003284 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
          break;
 8002b96:	bf00      	nop
 8002b98:	e374      	b.n	8003284 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
          break;
 8002b9a:	bf00      	nop
 8002b9c:	e372      	b.n	8003284 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
          break;
 8002b9e:	bf00      	nop
      break;
 8002ba0:	e370      	b.n	8003284 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8002ba2:	4b1c      	ldr	r3, [pc, #112]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002ba4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ba8:	f003 0303 	and.w	r3, r3, #3
 8002bac:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002bae:	693b      	ldr	r3, [r7, #16]
 8002bb0:	2b03      	cmp	r3, #3
 8002bb2:	d828      	bhi.n	8002c06 <HAL_RCCEx_GetPeriphCLKFreq+0x59e>
 8002bb4:	a201      	add	r2, pc, #4	; (adr r2, 8002bbc <HAL_RCCEx_GetPeriphCLKFreq+0x554>)
 8002bb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bba:	bf00      	nop
 8002bbc:	08002bcd 	.word	0x08002bcd
 8002bc0:	08002bd5 	.word	0x08002bd5
 8002bc4:	08002bdd 	.word	0x08002bdd
 8002bc8:	08002bf1 	.word	0x08002bf1
          frequency = HAL_RCC_GetPCLK2Freq();
 8002bcc:	f7ff f952 	bl	8001e74 <HAL_RCC_GetPCLK2Freq>
 8002bd0:	61f8      	str	r0, [r7, #28]
          break;
 8002bd2:	e01d      	b.n	8002c10 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
          frequency = HAL_RCC_GetSysClockFreq();
 8002bd4:	f7ff f8a2 	bl	8001d1c <HAL_RCC_GetSysClockFreq>
 8002bd8:	61f8      	str	r0, [r7, #28]
          break;
 8002bda:	e019      	b.n	8002c10 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002bdc:	4b0d      	ldr	r3, [pc, #52]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002be4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002be8:	d10f      	bne.n	8002c0a <HAL_RCCEx_GetPeriphCLKFreq+0x5a2>
            frequency = HSI_VALUE;
 8002bea:	4b0d      	ldr	r3, [pc, #52]	; (8002c20 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8002bec:	61fb      	str	r3, [r7, #28]
          break;
 8002bee:	e00c      	b.n	8002c0a <HAL_RCCEx_GetPeriphCLKFreq+0x5a2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002bf0:	4b08      	ldr	r3, [pc, #32]	; (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 8002bf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bf6:	f003 0302 	and.w	r3, r3, #2
 8002bfa:	2b02      	cmp	r3, #2
 8002bfc:	d107      	bne.n	8002c0e <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
            frequency = LSE_VALUE;
 8002bfe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002c02:	61fb      	str	r3, [r7, #28]
          break;
 8002c04:	e003      	b.n	8002c0e <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
          break;
 8002c06:	bf00      	nop
 8002c08:	e33d      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002c0a:	bf00      	nop
 8002c0c:	e33b      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002c0e:	bf00      	nop
        break;
 8002c10:	e339      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
 8002c12:	bf00      	nop
 8002c14:	40021000 	.word	0x40021000
 8002c18:	02dc6c00 	.word	0x02dc6c00
 8002c1c:	08008618 	.word	0x08008618
 8002c20:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8002c24:	4baf      	ldr	r3, [pc, #700]	; (8002ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002c26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c2a:	f003 030c 	and.w	r3, r3, #12
 8002c2e:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002c30:	693b      	ldr	r3, [r7, #16]
 8002c32:	2b0c      	cmp	r3, #12
 8002c34:	d839      	bhi.n	8002caa <HAL_RCCEx_GetPeriphCLKFreq+0x642>
 8002c36:	a201      	add	r2, pc, #4	; (adr r2, 8002c3c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8002c38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c3c:	08002c71 	.word	0x08002c71
 8002c40:	08002cab 	.word	0x08002cab
 8002c44:	08002cab 	.word	0x08002cab
 8002c48:	08002cab 	.word	0x08002cab
 8002c4c:	08002c79 	.word	0x08002c79
 8002c50:	08002cab 	.word	0x08002cab
 8002c54:	08002cab 	.word	0x08002cab
 8002c58:	08002cab 	.word	0x08002cab
 8002c5c:	08002c81 	.word	0x08002c81
 8002c60:	08002cab 	.word	0x08002cab
 8002c64:	08002cab 	.word	0x08002cab
 8002c68:	08002cab 	.word	0x08002cab
 8002c6c:	08002c95 	.word	0x08002c95
          frequency = HAL_RCC_GetPCLK1Freq();
 8002c70:	f7ff f8ea 	bl	8001e48 <HAL_RCC_GetPCLK1Freq>
 8002c74:	61f8      	str	r0, [r7, #28]
          break;
 8002c76:	e01d      	b.n	8002cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
          frequency = HAL_RCC_GetSysClockFreq();
 8002c78:	f7ff f850 	bl	8001d1c <HAL_RCC_GetSysClockFreq>
 8002c7c:	61f8      	str	r0, [r7, #28]
          break;
 8002c7e:	e019      	b.n	8002cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002c80:	4b98      	ldr	r3, [pc, #608]	; (8002ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c88:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c8c:	d10f      	bne.n	8002cae <HAL_RCCEx_GetPeriphCLKFreq+0x646>
            frequency = HSI_VALUE;
 8002c8e:	4b96      	ldr	r3, [pc, #600]	; (8002ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8002c90:	61fb      	str	r3, [r7, #28]
          break;
 8002c92:	e00c      	b.n	8002cae <HAL_RCCEx_GetPeriphCLKFreq+0x646>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002c94:	4b93      	ldr	r3, [pc, #588]	; (8002ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002c96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c9a:	f003 0302 	and.w	r3, r3, #2
 8002c9e:	2b02      	cmp	r3, #2
 8002ca0:	d107      	bne.n	8002cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
            frequency = LSE_VALUE;
 8002ca2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002ca6:	61fb      	str	r3, [r7, #28]
          break;
 8002ca8:	e003      	b.n	8002cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
          break;
 8002caa:	bf00      	nop
 8002cac:	e2eb      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002cae:	bf00      	nop
 8002cb0:	e2e9      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002cb2:	bf00      	nop
        break;
 8002cb4:	e2e7      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8002cb6:	4b8b      	ldr	r3, [pc, #556]	; (8002ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002cb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cbc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002cc0:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	2b10      	cmp	r3, #16
 8002cc6:	d00d      	beq.n	8002ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8002cc8:	2b10      	cmp	r3, #16
 8002cca:	d802      	bhi.n	8002cd2 <HAL_RCCEx_GetPeriphCLKFreq+0x66a>
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d005      	beq.n	8002cdc <HAL_RCCEx_GetPeriphCLKFreq+0x674>
          break;
 8002cd0:	e024      	b.n	8002d1c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
        switch(srcclk)
 8002cd2:	2b20      	cmp	r3, #32
 8002cd4:	d00a      	beq.n	8002cec <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8002cd6:	2b30      	cmp	r3, #48	; 0x30
 8002cd8:	d012      	beq.n	8002d00 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
          break;
 8002cda:	e01f      	b.n	8002d1c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002cdc:	f7ff f8b4 	bl	8001e48 <HAL_RCC_GetPCLK1Freq>
 8002ce0:	61f8      	str	r0, [r7, #28]
          break;
 8002ce2:	e01b      	b.n	8002d1c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          frequency = HAL_RCC_GetSysClockFreq();
 8002ce4:	f7ff f81a 	bl	8001d1c <HAL_RCC_GetSysClockFreq>
 8002ce8:	61f8      	str	r0, [r7, #28]
          break;
 8002cea:	e017      	b.n	8002d1c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002cec:	4b7d      	ldr	r3, [pc, #500]	; (8002ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cf4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002cf8:	d10d      	bne.n	8002d16 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
            frequency = HSI_VALUE;
 8002cfa:	4b7b      	ldr	r3, [pc, #492]	; (8002ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8002cfc:	61fb      	str	r3, [r7, #28]
          break;
 8002cfe:	e00a      	b.n	8002d16 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002d00:	4b78      	ldr	r3, [pc, #480]	; (8002ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002d02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d06:	f003 0302 	and.w	r3, r3, #2
 8002d0a:	2b02      	cmp	r3, #2
 8002d0c:	d105      	bne.n	8002d1a <HAL_RCCEx_GetPeriphCLKFreq+0x6b2>
            frequency = LSE_VALUE;
 8002d0e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002d12:	61fb      	str	r3, [r7, #28]
          break;
 8002d14:	e001      	b.n	8002d1a <HAL_RCCEx_GetPeriphCLKFreq+0x6b2>
          break;
 8002d16:	bf00      	nop
 8002d18:	e2b5      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002d1a:	bf00      	nop
        break;
 8002d1c:	e2b3      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8002d1e:	4b71      	ldr	r3, [pc, #452]	; (8002ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002d20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d24:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002d28:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002d2a:	693b      	ldr	r3, [r7, #16]
 8002d2c:	2b40      	cmp	r3, #64	; 0x40
 8002d2e:	d00d      	beq.n	8002d4c <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
 8002d30:	2b40      	cmp	r3, #64	; 0x40
 8002d32:	d802      	bhi.n	8002d3a <HAL_RCCEx_GetPeriphCLKFreq+0x6d2>
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d005      	beq.n	8002d44 <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
          break;
 8002d38:	e024      	b.n	8002d84 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
        switch(srcclk)
 8002d3a:	2b80      	cmp	r3, #128	; 0x80
 8002d3c:	d00a      	beq.n	8002d54 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
 8002d3e:	2bc0      	cmp	r3, #192	; 0xc0
 8002d40:	d012      	beq.n	8002d68 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          break;
 8002d42:	e01f      	b.n	8002d84 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002d44:	f7ff f880 	bl	8001e48 <HAL_RCC_GetPCLK1Freq>
 8002d48:	61f8      	str	r0, [r7, #28]
          break;
 8002d4a:	e01b      	b.n	8002d84 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          frequency = HAL_RCC_GetSysClockFreq();
 8002d4c:	f7fe ffe6 	bl	8001d1c <HAL_RCC_GetSysClockFreq>
 8002d50:	61f8      	str	r0, [r7, #28]
          break;
 8002d52:	e017      	b.n	8002d84 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002d54:	4b63      	ldr	r3, [pc, #396]	; (8002ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d60:	d10d      	bne.n	8002d7e <HAL_RCCEx_GetPeriphCLKFreq+0x716>
            frequency = HSI_VALUE;
 8002d62:	4b61      	ldr	r3, [pc, #388]	; (8002ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8002d64:	61fb      	str	r3, [r7, #28]
          break;
 8002d66:	e00a      	b.n	8002d7e <HAL_RCCEx_GetPeriphCLKFreq+0x716>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002d68:	4b5e      	ldr	r3, [pc, #376]	; (8002ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002d6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d6e:	f003 0302 	and.w	r3, r3, #2
 8002d72:	2b02      	cmp	r3, #2
 8002d74:	d105      	bne.n	8002d82 <HAL_RCCEx_GetPeriphCLKFreq+0x71a>
            frequency = LSE_VALUE;
 8002d76:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002d7a:	61fb      	str	r3, [r7, #28]
          break;
 8002d7c:	e001      	b.n	8002d82 <HAL_RCCEx_GetPeriphCLKFreq+0x71a>
          break;
 8002d7e:	bf00      	nop
 8002d80:	e281      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002d82:	bf00      	nop
        break;
 8002d84:	e27f      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8002d86:	4b57      	ldr	r3, [pc, #348]	; (8002ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002d88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d8c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d90:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002d92:	693b      	ldr	r3, [r7, #16]
 8002d94:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d98:	d010      	beq.n	8002dbc <HAL_RCCEx_GetPeriphCLKFreq+0x754>
 8002d9a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d9e:	d802      	bhi.n	8002da6 <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d007      	beq.n	8002db4 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          break;
 8002da4:	e026      	b.n	8002df4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
        switch(srcclk)
 8002da6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002daa:	d00b      	beq.n	8002dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x75c>
 8002dac:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002db0:	d012      	beq.n	8002dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
          break;
 8002db2:	e01f      	b.n	8002df4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002db4:	f7ff f848 	bl	8001e48 <HAL_RCC_GetPCLK1Freq>
 8002db8:	61f8      	str	r0, [r7, #28]
          break;
 8002dba:	e01b      	b.n	8002df4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetSysClockFreq();
 8002dbc:	f7fe ffae 	bl	8001d1c <HAL_RCC_GetSysClockFreq>
 8002dc0:	61f8      	str	r0, [r7, #28]
          break;
 8002dc2:	e017      	b.n	8002df4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002dc4:	4b47      	ldr	r3, [pc, #284]	; (8002ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002dcc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002dd0:	d10d      	bne.n	8002dee <HAL_RCCEx_GetPeriphCLKFreq+0x786>
            frequency = HSI_VALUE;
 8002dd2:	4b45      	ldr	r3, [pc, #276]	; (8002ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8002dd4:	61fb      	str	r3, [r7, #28]
          break;
 8002dd6:	e00a      	b.n	8002dee <HAL_RCCEx_GetPeriphCLKFreq+0x786>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002dd8:	4b42      	ldr	r3, [pc, #264]	; (8002ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002dda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dde:	f003 0302 	and.w	r3, r3, #2
 8002de2:	2b02      	cmp	r3, #2
 8002de4:	d105      	bne.n	8002df2 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
            frequency = LSE_VALUE;
 8002de6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002dea:	61fb      	str	r3, [r7, #28]
          break;
 8002dec:	e001      	b.n	8002df2 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
          break;
 8002dee:	bf00      	nop
 8002df0:	e249      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002df2:	bf00      	nop
        break;
 8002df4:	e247      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8002df6:	4b3b      	ldr	r3, [pc, #236]	; (8002ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002df8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dfc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002e00:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e08:	d010      	beq.n	8002e2c <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>
 8002e0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e0e:	d802      	bhi.n	8002e16 <HAL_RCCEx_GetPeriphCLKFreq+0x7ae>
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d007      	beq.n	8002e24 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
          break;
 8002e14:	e026      	b.n	8002e64 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>
        switch(srcclk)
 8002e16:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002e1a:	d00b      	beq.n	8002e34 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>
 8002e1c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002e20:	d012      	beq.n	8002e48 <HAL_RCCEx_GetPeriphCLKFreq+0x7e0>
          break;
 8002e22:	e01f      	b.n	8002e64 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002e24:	f7ff f810 	bl	8001e48 <HAL_RCC_GetPCLK1Freq>
 8002e28:	61f8      	str	r0, [r7, #28]
          break;
 8002e2a:	e01b      	b.n	8002e64 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>
          frequency = HAL_RCC_GetSysClockFreq();
 8002e2c:	f7fe ff76 	bl	8001d1c <HAL_RCC_GetSysClockFreq>
 8002e30:	61f8      	str	r0, [r7, #28]
          break;
 8002e32:	e017      	b.n	8002e64 <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002e34:	4b2b      	ldr	r3, [pc, #172]	; (8002ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e40:	d10d      	bne.n	8002e5e <HAL_RCCEx_GetPeriphCLKFreq+0x7f6>
            frequency = HSI_VALUE;
 8002e42:	4b29      	ldr	r3, [pc, #164]	; (8002ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x880>)
 8002e44:	61fb      	str	r3, [r7, #28]
          break;
 8002e46:	e00a      	b.n	8002e5e <HAL_RCCEx_GetPeriphCLKFreq+0x7f6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002e48:	4b26      	ldr	r3, [pc, #152]	; (8002ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002e4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e4e:	f003 0302 	and.w	r3, r3, #2
 8002e52:	2b02      	cmp	r3, #2
 8002e54:	d105      	bne.n	8002e62 <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
            frequency = LSE_VALUE;
 8002e56:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002e5a:	61fb      	str	r3, [r7, #28]
          break;
 8002e5c:	e001      	b.n	8002e62 <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
          break;
 8002e5e:	bf00      	nop
 8002e60:	e211      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002e62:	bf00      	nop
        break;
 8002e64:	e20f      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8002e66:	4b1f      	ldr	r3, [pc, #124]	; (8002ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002e68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e6c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002e70:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002e72:	693b      	ldr	r3, [r7, #16]
 8002e74:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002e78:	d007      	beq.n	8002e8a <HAL_RCCEx_GetPeriphCLKFreq+0x822>
 8002e7a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002e7e:	d000      	beq.n	8002e82 <HAL_RCCEx_GetPeriphCLKFreq+0x81a>
          break;
 8002e80:	e02f      	b.n	8002ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x87a>
          frequency = HAL_RCC_GetSysClockFreq();
 8002e82:	f7fe ff4b 	bl	8001d1c <HAL_RCC_GetSysClockFreq>
 8002e86:	61f8      	str	r0, [r7, #28]
          break;
 8002e88:	e02b      	b.n	8002ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x87a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8002e8a:	4b16      	ldr	r3, [pc, #88]	; (8002ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002e92:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002e96:	d123      	bne.n	8002ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x878>
 8002e98:	4b12      	ldr	r3, [pc, #72]	; (8002ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002e9a:	691b      	ldr	r3, [r3, #16]
 8002e9c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d01d      	beq.n	8002ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x878>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8002ea4:	4b0f      	ldr	r3, [pc, #60]	; (8002ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002ea6:	691b      	ldr	r3, [r3, #16]
 8002ea8:	0a1b      	lsrs	r3, r3, #8
 8002eaa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002eae:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8002eb0:	69bb      	ldr	r3, [r7, #24]
 8002eb2:	68ba      	ldr	r2, [r7, #8]
 8002eb4:	fb02 f203 	mul.w	r2, r2, r3
 8002eb8:	4b0a      	ldr	r3, [pc, #40]	; (8002ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002eba:	691b      	ldr	r3, [r3, #16]
 8002ebc:	091b      	lsrs	r3, r3, #4
 8002ebe:	f003 030f 	and.w	r3, r3, #15
 8002ec2:	3301      	adds	r3, #1
 8002ec4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ec8:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8002eca:	4b06      	ldr	r3, [pc, #24]	; (8002ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>)
 8002ecc:	691b      	ldr	r3, [r3, #16]
 8002ece:	0e5b      	lsrs	r3, r3, #25
 8002ed0:	f003 0303 	and.w	r3, r3, #3
 8002ed4:	3301      	adds	r3, #1
 8002ed6:	005b      	lsls	r3, r3, #1
 8002ed8:	69ba      	ldr	r2, [r7, #24]
 8002eda:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ede:	61fb      	str	r3, [r7, #28]
          break;
 8002ee0:	bf00      	nop
        break;
 8002ee2:	e1d0      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
 8002ee4:	40021000 	.word	0x40021000
 8002ee8:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8002eec:	4bac      	ldr	r3, [pc, #688]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8002eee:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002ef2:	f003 0304 	and.w	r3, r3, #4
 8002ef6:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8002ef8:	693b      	ldr	r3, [r7, #16]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d103      	bne.n	8002f06 <HAL_RCCEx_GetPeriphCLKFreq+0x89e>
          frequency = HAL_RCC_GetPCLK2Freq();
 8002efe:	f7fe ffb9 	bl	8001e74 <HAL_RCC_GetPCLK2Freq>
 8002f02:	61f8      	str	r0, [r7, #28]
        break;
 8002f04:	e1bf      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          frequency = HAL_RCC_GetSysClockFreq();
 8002f06:	f7fe ff09 	bl	8001d1c <HAL_RCC_GetSysClockFreq>
 8002f0a:	61f8      	str	r0, [r7, #28]
        break;
 8002f0c:	e1bb      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
 8002f0e:	4ba4      	ldr	r3, [pc, #656]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8002f10:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002f14:	f003 0318 	and.w	r3, r3, #24
 8002f18:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	2b08      	cmp	r3, #8
 8002f1e:	d028      	beq.n	8002f72 <HAL_RCCEx_GetPeriphCLKFreq+0x90a>
 8002f20:	2b10      	cmp	r3, #16
 8002f22:	d009      	beq.n	8002f38 <HAL_RCCEx_GetPeriphCLKFreq+0x8d0>
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d000      	beq.n	8002f2a <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
          break;
 8002f28:	e030      	b.n	8002f8c <HAL_RCCEx_GetPeriphCLKFreq+0x924>
          frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8002f2a:	69b9      	ldr	r1, [r7, #24]
 8002f2c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002f30:	f000 fb92 	bl	8003658 <RCCEx_GetSAIxPeriphCLKFreq>
 8002f34:	61f8      	str	r0, [r7, #28]
          break;
 8002f36:	e029      	b.n	8002f8c <HAL_RCCEx_GetPeriphCLKFreq+0x924>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8002f38:	4b99      	ldr	r3, [pc, #612]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f003 0302 	and.w	r3, r3, #2
 8002f40:	2b02      	cmp	r3, #2
 8002f42:	d120      	bne.n	8002f86 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8002f44:	4b96      	ldr	r3, [pc, #600]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f003 0308 	and.w	r3, r3, #8
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d005      	beq.n	8002f5c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
 8002f50:	4b93      	ldr	r3, [pc, #588]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	091b      	lsrs	r3, r3, #4
 8002f56:	f003 030f 	and.w	r3, r3, #15
 8002f5a:	e005      	b.n	8002f68 <HAL_RCCEx_GetPeriphCLKFreq+0x900>
 8002f5c:	4b90      	ldr	r3, [pc, #576]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8002f5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f62:	0a1b      	lsrs	r3, r3, #8
 8002f64:	f003 030f 	and.w	r3, r3, #15
 8002f68:	4a8e      	ldr	r2, [pc, #568]	; (80031a4 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>)
 8002f6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f6e:	61fb      	str	r3, [r7, #28]
          break;
 8002f70:	e009      	b.n	8002f86 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002f72:	4b8b      	ldr	r3, [pc, #556]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f7e:	d104      	bne.n	8002f8a <HAL_RCCEx_GetPeriphCLKFreq+0x922>
            frequency = HSI_VALUE;
 8002f80:	4b89      	ldr	r3, [pc, #548]	; (80031a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 8002f82:	61fb      	str	r3, [r7, #28]
          break;
 8002f84:	e001      	b.n	8002f8a <HAL_RCCEx_GetPeriphCLKFreq+0x922>
          break;
 8002f86:	bf00      	nop
 8002f88:	e17d      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8002f8a:	bf00      	nop
        break;
 8002f8c:	e17b      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8002f8e:	4b84      	ldr	r3, [pc, #528]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8002f90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f94:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8002f98:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002f9a:	693b      	ldr	r3, [r7, #16]
 8002f9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fa0:	d009      	beq.n	8002fb6 <HAL_RCCEx_GetPeriphCLKFreq+0x94e>
 8002fa2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002fa6:	d00a      	beq.n	8002fbe <HAL_RCCEx_GetPeriphCLKFreq+0x956>
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d000      	beq.n	8002fae <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 8002fac:	e011      	b.n	8002fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002fae:	f7fe ff4b 	bl	8001e48 <HAL_RCC_GetPCLK1Freq>
 8002fb2:	61f8      	str	r0, [r7, #28]
          break;
 8002fb4:	e00d      	b.n	8002fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
          frequency = HAL_RCC_GetSysClockFreq();
 8002fb6:	f7fe feb1 	bl	8001d1c <HAL_RCC_GetSysClockFreq>
 8002fba:	61f8      	str	r0, [r7, #28]
          break;
 8002fbc:	e009      	b.n	8002fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002fbe:	4b78      	ldr	r3, [pc, #480]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fc6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002fca:	d101      	bne.n	8002fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x968>
            frequency = HSI_VALUE;
 8002fcc:	4b76      	ldr	r3, [pc, #472]	; (80031a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 8002fce:	61fb      	str	r3, [r7, #28]
          break;
 8002fd0:	bf00      	nop
        break;
 8002fd2:	e158      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8002fd4:	4b72      	ldr	r3, [pc, #456]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8002fd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fda:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002fde:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8002fe0:	693b      	ldr	r3, [r7, #16]
 8002fe2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002fe6:	d009      	beq.n	8002ffc <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8002fe8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002fec:	d00a      	beq.n	8003004 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d000      	beq.n	8002ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
          break;
 8002ff2:	e011      	b.n	8003018 <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
          frequency = HAL_RCC_GetPCLK1Freq();
 8002ff4:	f7fe ff28 	bl	8001e48 <HAL_RCC_GetPCLK1Freq>
 8002ff8:	61f8      	str	r0, [r7, #28]
          break;
 8002ffa:	e00d      	b.n	8003018 <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
          frequency = HAL_RCC_GetSysClockFreq();
 8002ffc:	f7fe fe8e 	bl	8001d1c <HAL_RCC_GetSysClockFreq>
 8003000:	61f8      	str	r0, [r7, #28]
          break;
 8003002:	e009      	b.n	8003018 <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003004:	4b66      	ldr	r3, [pc, #408]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800300c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003010:	d101      	bne.n	8003016 <HAL_RCCEx_GetPeriphCLKFreq+0x9ae>
            frequency = HSI_VALUE;
 8003012:	4b65      	ldr	r3, [pc, #404]	; (80031a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 8003014:	61fb      	str	r3, [r7, #28]
          break;
 8003016:	bf00      	nop
        break;
 8003018:	e135      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800301a:	4b61      	ldr	r3, [pc, #388]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 800301c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003020:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003024:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003026:	693b      	ldr	r3, [r7, #16]
 8003028:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800302c:	d009      	beq.n	8003042 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
 800302e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003032:	d00a      	beq.n	800304a <HAL_RCCEx_GetPeriphCLKFreq+0x9e2>
 8003034:	2b00      	cmp	r3, #0
 8003036:	d000      	beq.n	800303a <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          break;
 8003038:	e011      	b.n	800305e <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          frequency = HAL_RCC_GetPCLK1Freq();
 800303a:	f7fe ff05 	bl	8001e48 <HAL_RCC_GetPCLK1Freq>
 800303e:	61f8      	str	r0, [r7, #28]
          break;
 8003040:	e00d      	b.n	800305e <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          frequency = HAL_RCC_GetSysClockFreq();
 8003042:	f7fe fe6b 	bl	8001d1c <HAL_RCC_GetSysClockFreq>
 8003046:	61f8      	str	r0, [r7, #28]
          break;
 8003048:	e009      	b.n	800305e <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800304a:	4b55      	ldr	r3, [pc, #340]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003052:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003056:	d101      	bne.n	800305c <HAL_RCCEx_GetPeriphCLKFreq+0x9f4>
            frequency = HSI_VALUE;
 8003058:	4b53      	ldr	r3, [pc, #332]	; (80031a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 800305a:	61fb      	str	r3, [r7, #28]
          break;
 800305c:	bf00      	nop
        break;
 800305e:	e112      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8003060:	4b4f      	ldr	r3, [pc, #316]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003062:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003066:	f003 0303 	and.w	r3, r3, #3
 800306a:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800306c:	693b      	ldr	r3, [r7, #16]
 800306e:	2b01      	cmp	r3, #1
 8003070:	d008      	beq.n	8003084 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8003072:	2b01      	cmp	r3, #1
 8003074:	d302      	bcc.n	800307c <HAL_RCCEx_GetPeriphCLKFreq+0xa14>
 8003076:	2b02      	cmp	r3, #2
 8003078:	d008      	beq.n	800308c <HAL_RCCEx_GetPeriphCLKFreq+0xa24>
          break;
 800307a:	e011      	b.n	80030a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
          frequency = HAL_RCC_GetPCLK1Freq();
 800307c:	f7fe fee4 	bl	8001e48 <HAL_RCC_GetPCLK1Freq>
 8003080:	61f8      	str	r0, [r7, #28]
          break;
 8003082:	e00d      	b.n	80030a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
          frequency = HAL_RCC_GetSysClockFreq();
 8003084:	f7fe fe4a 	bl	8001d1c <HAL_RCC_GetSysClockFreq>
 8003088:	61f8      	str	r0, [r7, #28]
          break;
 800308a:	e009      	b.n	80030a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800308c:	4b44      	ldr	r3, [pc, #272]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003094:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003098:	d101      	bne.n	800309e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
            frequency = HSI_VALUE;
 800309a:	4b43      	ldr	r3, [pc, #268]	; (80031a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 800309c:	61fb      	str	r3, [r7, #28]
          break;
 800309e:	bf00      	nop
        break;
 80030a0:	e0f1      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80030a2:	4b3f      	ldr	r3, [pc, #252]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 80030a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030a8:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80030ac:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80030ae:	693b      	ldr	r3, [r7, #16]
 80030b0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80030b4:	d010      	beq.n	80030d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 80030b6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80030ba:	d802      	bhi.n	80030c2 <HAL_RCCEx_GetPeriphCLKFreq+0xa5a>
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d007      	beq.n	80030d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
          break;
 80030c0:	e02f      	b.n	8003122 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        switch(srcclk)
 80030c2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80030c6:	d012      	beq.n	80030ee <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
 80030c8:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80030cc:	d019      	beq.n	8003102 <HAL_RCCEx_GetPeriphCLKFreq+0xa9a>
          break;
 80030ce:	e028      	b.n	8003122 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
          frequency = HAL_RCC_GetPCLK1Freq();
 80030d0:	f7fe feba 	bl	8001e48 <HAL_RCC_GetPCLK1Freq>
 80030d4:	61f8      	str	r0, [r7, #28]
          break;
 80030d6:	e024      	b.n	8003122 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80030d8:	4b31      	ldr	r3, [pc, #196]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 80030da:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80030de:	f003 0302 	and.w	r3, r3, #2
 80030e2:	2b02      	cmp	r3, #2
 80030e4:	d118      	bne.n	8003118 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
              frequency = LSI_VALUE;
 80030e6:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 80030ea:	61fb      	str	r3, [r7, #28]
          break;
 80030ec:	e014      	b.n	8003118 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80030ee:	4b2c      	ldr	r3, [pc, #176]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030fa:	d10f      	bne.n	800311c <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
            frequency = HSI_VALUE;
 80030fc:	4b2a      	ldr	r3, [pc, #168]	; (80031a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 80030fe:	61fb      	str	r3, [r7, #28]
          break;
 8003100:	e00c      	b.n	800311c <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003102:	4b27      	ldr	r3, [pc, #156]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003104:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003108:	f003 0302 	and.w	r3, r3, #2
 800310c:	2b02      	cmp	r3, #2
 800310e:	d107      	bne.n	8003120 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>
            frequency = LSE_VALUE;
 8003110:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003114:	61fb      	str	r3, [r7, #28]
          break;
 8003116:	e003      	b.n	8003120 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>
          break;
 8003118:	bf00      	nop
 800311a:	e0b4      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 800311c:	bf00      	nop
 800311e:	e0b2      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8003120:	bf00      	nop
        break;
 8003122:	e0b0      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8003124:	4b1e      	ldr	r3, [pc, #120]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003126:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800312a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800312e:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8003130:	693b      	ldr	r3, [r7, #16]
 8003132:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003136:	d010      	beq.n	800315a <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
 8003138:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800313c:	d802      	bhi.n	8003144 <HAL_RCCEx_GetPeriphCLKFreq+0xadc>
 800313e:	2b00      	cmp	r3, #0
 8003140:	d007      	beq.n	8003152 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
          break;
 8003142:	e036      	b.n	80031b2 <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
        switch(srcclk)
 8003144:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003148:	d012      	beq.n	8003170 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>
 800314a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800314e:	d019      	beq.n	8003184 <HAL_RCCEx_GetPeriphCLKFreq+0xb1c>
          break;
 8003150:	e02f      	b.n	80031b2 <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003152:	f7fe fe79 	bl	8001e48 <HAL_RCC_GetPCLK1Freq>
 8003156:	61f8      	str	r0, [r7, #28]
          break;
 8003158:	e02b      	b.n	80031b2 <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800315a:	4b11      	ldr	r3, [pc, #68]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 800315c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003160:	f003 0302 	and.w	r3, r3, #2
 8003164:	2b02      	cmp	r3, #2
 8003166:	d118      	bne.n	800319a <HAL_RCCEx_GetPeriphCLKFreq+0xb32>
              frequency = LSI_VALUE;
 8003168:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800316c:	61fb      	str	r3, [r7, #28]
          break;
 800316e:	e014      	b.n	800319a <HAL_RCCEx_GetPeriphCLKFreq+0xb32>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003170:	4b0b      	ldr	r3, [pc, #44]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003178:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800317c:	d116      	bne.n	80031ac <HAL_RCCEx_GetPeriphCLKFreq+0xb44>
            frequency = HSI_VALUE;
 800317e:	4b0a      	ldr	r3, [pc, #40]	; (80031a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>)
 8003180:	61fb      	str	r3, [r7, #28]
          break;
 8003182:	e013      	b.n	80031ac <HAL_RCCEx_GetPeriphCLKFreq+0xb44>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003184:	4b06      	ldr	r3, [pc, #24]	; (80031a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb38>)
 8003186:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800318a:	f003 0302 	and.w	r3, r3, #2
 800318e:	2b02      	cmp	r3, #2
 8003190:	d10e      	bne.n	80031b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
            frequency = LSE_VALUE;
 8003192:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003196:	61fb      	str	r3, [r7, #28]
          break;
 8003198:	e00a      	b.n	80031b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
          break;
 800319a:	bf00      	nop
 800319c:	e073      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
 800319e:	bf00      	nop
 80031a0:	40021000 	.word	0x40021000
 80031a4:	08008618 	.word	0x08008618
 80031a8:	00f42400 	.word	0x00f42400
          break;
 80031ac:	bf00      	nop
 80031ae:	e06a      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 80031b0:	bf00      	nop
        break;
 80031b2:	e068      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 80031b4:	4b36      	ldr	r3, [pc, #216]	; (8003290 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 80031b6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80031ba:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80031be:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80031c0:	693b      	ldr	r3, [r7, #16]
 80031c2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80031c6:	d009      	beq.n	80031dc <HAL_RCCEx_GetPeriphCLKFreq+0xb74>
 80031c8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80031cc:	d023      	beq.n	8003216 <HAL_RCCEx_GetPeriphCLKFreq+0xbae>
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d000      	beq.n	80031d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
          break;
 80031d2:	e050      	b.n	8003276 <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
          frequency = HAL_RCC_GetSysClockFreq();
 80031d4:	f7fe fda2 	bl	8001d1c <HAL_RCC_GetSysClockFreq>
 80031d8:	61f8      	str	r0, [r7, #28]
          break;
 80031da:	e04c      	b.n	8003276 <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80031dc:	4b2c      	ldr	r3, [pc, #176]	; (8003290 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f003 0302 	and.w	r3, r3, #2
 80031e4:	2b02      	cmp	r3, #2
 80031e6:	d143      	bne.n	8003270 <HAL_RCCEx_GetPeriphCLKFreq+0xc08>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80031e8:	4b29      	ldr	r3, [pc, #164]	; (8003290 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f003 0308 	and.w	r3, r3, #8
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d005      	beq.n	8003200 <HAL_RCCEx_GetPeriphCLKFreq+0xb98>
 80031f4:	4b26      	ldr	r3, [pc, #152]	; (8003290 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	091b      	lsrs	r3, r3, #4
 80031fa:	f003 030f 	and.w	r3, r3, #15
 80031fe:	e005      	b.n	800320c <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
 8003200:	4b23      	ldr	r3, [pc, #140]	; (8003290 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003202:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003206:	0a1b      	lsrs	r3, r3, #8
 8003208:	f003 030f 	and.w	r3, r3, #15
 800320c:	4a21      	ldr	r2, [pc, #132]	; (8003294 <HAL_RCCEx_GetPeriphCLKFreq+0xc2c>)
 800320e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003212:	61fb      	str	r3, [r7, #28]
          break;
 8003214:	e02c      	b.n	8003270 <HAL_RCCEx_GetPeriphCLKFreq+0xc08>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8003216:	4b1e      	ldr	r3, [pc, #120]	; (8003290 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800321e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003222:	d127      	bne.n	8003274 <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8003224:	4b1a      	ldr	r3, [pc, #104]	; (8003290 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003226:	68db      	ldr	r3, [r3, #12]
 8003228:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800322c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003230:	d120      	bne.n	8003274 <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003232:	4b17      	ldr	r3, [pc, #92]	; (8003290 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003234:	68db      	ldr	r3, [r3, #12]
 8003236:	0a1b      	lsrs	r3, r3, #8
 8003238:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800323c:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800323e:	69bb      	ldr	r3, [r7, #24]
 8003240:	68ba      	ldr	r2, [r7, #8]
 8003242:	fb02 f203 	mul.w	r2, r2, r3
 8003246:	4b12      	ldr	r3, [pc, #72]	; (8003290 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 8003248:	68db      	ldr	r3, [r3, #12]
 800324a:	091b      	lsrs	r3, r3, #4
 800324c:	f003 030f 	and.w	r3, r3, #15
 8003250:	3301      	adds	r3, #1
 8003252:	fbb2 f3f3 	udiv	r3, r2, r3
 8003256:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8003258:	4b0d      	ldr	r3, [pc, #52]	; (8003290 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>)
 800325a:	68db      	ldr	r3, [r3, #12]
 800325c:	0d5b      	lsrs	r3, r3, #21
 800325e:	f003 0303 	and.w	r3, r3, #3
 8003262:	3301      	adds	r3, #1
 8003264:	005b      	lsls	r3, r3, #1
 8003266:	69ba      	ldr	r2, [r7, #24]
 8003268:	fbb2 f3f3 	udiv	r3, r2, r3
 800326c:	61fb      	str	r3, [r7, #28]
          break;
 800326e:	e001      	b.n	8003274 <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
          break;
 8003270:	bf00      	nop
 8003272:	e008      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
          break;
 8003274:	bf00      	nop
        break;
 8003276:	e006      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      break;
 8003278:	bf00      	nop
 800327a:	e004      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      break;
 800327c:	bf00      	nop
 800327e:	e002      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      break;
 8003280:	bf00      	nop
 8003282:	e000      	b.n	8003286 <HAL_RCCEx_GetPeriphCLKFreq+0xc1e>
      break;
 8003284:	bf00      	nop
    }
  }

  return(frequency);
 8003286:	69fb      	ldr	r3, [r7, #28]
}
 8003288:	4618      	mov	r0, r3
 800328a:	3720      	adds	r7, #32
 800328c:	46bd      	mov	sp, r7
 800328e:	bd80      	pop	{r7, pc}
 8003290:	40021000 	.word	0x40021000
 8003294:	08008618 	.word	0x08008618

08003298 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b084      	sub	sp, #16
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
 80032a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80032a2:	2300      	movs	r3, #0
 80032a4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80032a6:	4b70      	ldr	r3, [pc, #448]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 80032a8:	68db      	ldr	r3, [r3, #12]
 80032aa:	f003 0303 	and.w	r3, r3, #3
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d00e      	beq.n	80032d0 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80032b2:	4b6d      	ldr	r3, [pc, #436]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 80032b4:	68db      	ldr	r3, [r3, #12]
 80032b6:	f003 0203 	and.w	r2, r3, #3
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	429a      	cmp	r2, r3
 80032c0:	d103      	bne.n	80032ca <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
       ||
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d13f      	bne.n	800334a <RCCEx_PLLSAI1_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	73fb      	strb	r3, [r7, #15]
 80032ce:	e03c      	b.n	800334a <RCCEx_PLLSAI1_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	2b02      	cmp	r3, #2
 80032d6:	d00c      	beq.n	80032f2 <RCCEx_PLLSAI1_Config+0x5a>
 80032d8:	2b03      	cmp	r3, #3
 80032da:	d013      	beq.n	8003304 <RCCEx_PLLSAI1_Config+0x6c>
 80032dc:	2b01      	cmp	r3, #1
 80032de:	d120      	bne.n	8003322 <RCCEx_PLLSAI1_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80032e0:	4b61      	ldr	r3, [pc, #388]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f003 0302 	and.w	r3, r3, #2
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d11d      	bne.n	8003328 <RCCEx_PLLSAI1_Config+0x90>
      {
        status = HAL_ERROR;
 80032ec:	2301      	movs	r3, #1
 80032ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032f0:	e01a      	b.n	8003328 <RCCEx_PLLSAI1_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80032f2:	4b5d      	ldr	r3, [pc, #372]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d116      	bne.n	800332c <RCCEx_PLLSAI1_Config+0x94>
      {
        status = HAL_ERROR;
 80032fe:	2301      	movs	r3, #1
 8003300:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003302:	e013      	b.n	800332c <RCCEx_PLLSAI1_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003304:	4b58      	ldr	r3, [pc, #352]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800330c:	2b00      	cmp	r3, #0
 800330e:	d10f      	bne.n	8003330 <RCCEx_PLLSAI1_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003310:	4b55      	ldr	r3, [pc, #340]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003318:	2b00      	cmp	r3, #0
 800331a:	d109      	bne.n	8003330 <RCCEx_PLLSAI1_Config+0x98>
        {
          status = HAL_ERROR;
 800331c:	2301      	movs	r3, #1
 800331e:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003320:	e006      	b.n	8003330 <RCCEx_PLLSAI1_Config+0x98>
    default:
      status = HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	73fb      	strb	r3, [r7, #15]
      break;
 8003326:	e004      	b.n	8003332 <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8003328:	bf00      	nop
 800332a:	e002      	b.n	8003332 <RCCEx_PLLSAI1_Config+0x9a>
      break;
 800332c:	bf00      	nop
 800332e:	e000      	b.n	8003332 <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8003330:	bf00      	nop
    }

    if(status == HAL_OK)
 8003332:	7bfb      	ldrb	r3, [r7, #15]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d108      	bne.n	800334a <RCCEx_PLLSAI1_Config+0xb2>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8003338:	494b      	ldr	r1, [pc, #300]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 800333a:	4b4b      	ldr	r3, [pc, #300]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 800333c:	68db      	ldr	r3, [r3, #12]
 800333e:	f023 0203 	bic.w	r2, r3, #3
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4313      	orrs	r3, r2
 8003348:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800334a:	7bfb      	ldrb	r3, [r7, #15]
 800334c:	2b00      	cmp	r3, #0
 800334e:	f040 8086 	bne.w	800345e <RCCEx_PLLSAI1_Config+0x1c6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003352:	4a45      	ldr	r2, [pc, #276]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003354:	4b44      	ldr	r3, [pc, #272]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800335c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800335e:	f7fc ff5f 	bl	8000220 <HAL_GetTick>
 8003362:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003364:	e009      	b.n	800337a <RCCEx_PLLSAI1_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003366:	f7fc ff5b 	bl	8000220 <HAL_GetTick>
 800336a:	4602      	mov	r2, r0
 800336c:	68bb      	ldr	r3, [r7, #8]
 800336e:	1ad3      	subs	r3, r2, r3
 8003370:	2b02      	cmp	r3, #2
 8003372:	d902      	bls.n	800337a <RCCEx_PLLSAI1_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 8003374:	2303      	movs	r3, #3
 8003376:	73fb      	strb	r3, [r7, #15]
        break;
 8003378:	e005      	b.n	8003386 <RCCEx_PLLSAI1_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800337a:	4b3b      	ldr	r3, [pc, #236]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003382:	2b00      	cmp	r3, #0
 8003384:	d1ef      	bne.n	8003366 <RCCEx_PLLSAI1_Config+0xce>
      }
    }

    if(status == HAL_OK)
 8003386:	7bfb      	ldrb	r3, [r7, #15]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d168      	bne.n	800345e <RCCEx_PLLSAI1_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d113      	bne.n	80033ba <RCCEx_PLLSAI1_Config+0x122>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003392:	4835      	ldr	r0, [pc, #212]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003394:	4b34      	ldr	r3, [pc, #208]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003396:	691a      	ldr	r2, [r3, #16]
 8003398:	4b34      	ldr	r3, [pc, #208]	; (800346c <RCCEx_PLLSAI1_Config+0x1d4>)
 800339a:	4013      	ands	r3, r2
 800339c:	687a      	ldr	r2, [r7, #4]
 800339e:	6892      	ldr	r2, [r2, #8]
 80033a0:	0211      	lsls	r1, r2, #8
 80033a2:	687a      	ldr	r2, [r7, #4]
 80033a4:	68d2      	ldr	r2, [r2, #12]
 80033a6:	06d2      	lsls	r2, r2, #27
 80033a8:	4311      	orrs	r1, r2
 80033aa:	687a      	ldr	r2, [r7, #4]
 80033ac:	6852      	ldr	r2, [r2, #4]
 80033ae:	3a01      	subs	r2, #1
 80033b0:	0112      	lsls	r2, r2, #4
 80033b2:	430a      	orrs	r2, r1
 80033b4:	4313      	orrs	r3, r2
 80033b6:	6103      	str	r3, [r0, #16]
 80033b8:	e02d      	b.n	8003416 <RCCEx_PLLSAI1_Config+0x17e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	2b01      	cmp	r3, #1
 80033be:	d115      	bne.n	80033ec <RCCEx_PLLSAI1_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80033c0:	4829      	ldr	r0, [pc, #164]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 80033c2:	4b29      	ldr	r3, [pc, #164]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 80033c4:	691a      	ldr	r2, [r3, #16]
 80033c6:	4b2a      	ldr	r3, [pc, #168]	; (8003470 <RCCEx_PLLSAI1_Config+0x1d8>)
 80033c8:	4013      	ands	r3, r2
 80033ca:	687a      	ldr	r2, [r7, #4]
 80033cc:	6892      	ldr	r2, [r2, #8]
 80033ce:	0211      	lsls	r1, r2, #8
 80033d0:	687a      	ldr	r2, [r7, #4]
 80033d2:	6912      	ldr	r2, [r2, #16]
 80033d4:	0852      	lsrs	r2, r2, #1
 80033d6:	3a01      	subs	r2, #1
 80033d8:	0552      	lsls	r2, r2, #21
 80033da:	4311      	orrs	r1, r2
 80033dc:	687a      	ldr	r2, [r7, #4]
 80033de:	6852      	ldr	r2, [r2, #4]
 80033e0:	3a01      	subs	r2, #1
 80033e2:	0112      	lsls	r2, r2, #4
 80033e4:	430a      	orrs	r2, r1
 80033e6:	4313      	orrs	r3, r2
 80033e8:	6103      	str	r3, [r0, #16]
 80033ea:	e014      	b.n	8003416 <RCCEx_PLLSAI1_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80033ec:	481e      	ldr	r0, [pc, #120]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 80033ee:	4b1e      	ldr	r3, [pc, #120]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 80033f0:	691a      	ldr	r2, [r3, #16]
 80033f2:	4b20      	ldr	r3, [pc, #128]	; (8003474 <RCCEx_PLLSAI1_Config+0x1dc>)
 80033f4:	4013      	ands	r3, r2
 80033f6:	687a      	ldr	r2, [r7, #4]
 80033f8:	6892      	ldr	r2, [r2, #8]
 80033fa:	0211      	lsls	r1, r2, #8
 80033fc:	687a      	ldr	r2, [r7, #4]
 80033fe:	6952      	ldr	r2, [r2, #20]
 8003400:	0852      	lsrs	r2, r2, #1
 8003402:	3a01      	subs	r2, #1
 8003404:	0652      	lsls	r2, r2, #25
 8003406:	4311      	orrs	r1, r2
 8003408:	687a      	ldr	r2, [r7, #4]
 800340a:	6852      	ldr	r2, [r2, #4]
 800340c:	3a01      	subs	r2, #1
 800340e:	0112      	lsls	r2, r2, #4
 8003410:	430a      	orrs	r2, r1
 8003412:	4313      	orrs	r3, r2
 8003414:	6103      	str	r3, [r0, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003416:	4a14      	ldr	r2, [pc, #80]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003418:	4b13      	ldr	r3, [pc, #76]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003420:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003422:	f7fc fefd 	bl	8000220 <HAL_GetTick>
 8003426:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003428:	e009      	b.n	800343e <RCCEx_PLLSAI1_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800342a:	f7fc fef9 	bl	8000220 <HAL_GetTick>
 800342e:	4602      	mov	r2, r0
 8003430:	68bb      	ldr	r3, [r7, #8]
 8003432:	1ad3      	subs	r3, r2, r3
 8003434:	2b02      	cmp	r3, #2
 8003436:	d902      	bls.n	800343e <RCCEx_PLLSAI1_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 8003438:	2303      	movs	r3, #3
 800343a:	73fb      	strb	r3, [r7, #15]
          break;
 800343c:	e005      	b.n	800344a <RCCEx_PLLSAI1_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800343e:	4b0a      	ldr	r3, [pc, #40]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003446:	2b00      	cmp	r3, #0
 8003448:	d0ef      	beq.n	800342a <RCCEx_PLLSAI1_Config+0x192>
        }
      }

      if(status == HAL_OK)
 800344a:	7bfb      	ldrb	r3, [r7, #15]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d106      	bne.n	800345e <RCCEx_PLLSAI1_Config+0x1c6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003450:	4905      	ldr	r1, [pc, #20]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003452:	4b05      	ldr	r3, [pc, #20]	; (8003468 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003454:	691a      	ldr	r2, [r3, #16]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	699b      	ldr	r3, [r3, #24]
 800345a:	4313      	orrs	r3, r2
 800345c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800345e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003460:	4618      	mov	r0, r3
 8003462:	3710      	adds	r7, #16
 8003464:	46bd      	mov	sp, r7
 8003466:	bd80      	pop	{r7, pc}
 8003468:	40021000 	.word	0x40021000
 800346c:	07ff800f 	.word	0x07ff800f
 8003470:	ff9f800f 	.word	0xff9f800f
 8003474:	f9ff800f 	.word	0xf9ff800f

08003478 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b084      	sub	sp, #16
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
 8003480:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003482:	2300      	movs	r3, #0
 8003484:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003486:	4b70      	ldr	r3, [pc, #448]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003488:	68db      	ldr	r3, [r3, #12]
 800348a:	f003 0303 	and.w	r3, r3, #3
 800348e:	2b00      	cmp	r3, #0
 8003490:	d00e      	beq.n	80034b0 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003492:	4b6d      	ldr	r3, [pc, #436]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003494:	68db      	ldr	r3, [r3, #12]
 8003496:	f003 0203 	and.w	r2, r3, #3
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	429a      	cmp	r2, r3
 80034a0:	d103      	bne.n	80034aa <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
       ||
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d13f      	bne.n	800352a <RCCEx_PLLSAI2_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	73fb      	strb	r3, [r7, #15]
 80034ae:	e03c      	b.n	800352a <RCCEx_PLLSAI2_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	2b02      	cmp	r3, #2
 80034b6:	d00c      	beq.n	80034d2 <RCCEx_PLLSAI2_Config+0x5a>
 80034b8:	2b03      	cmp	r3, #3
 80034ba:	d013      	beq.n	80034e4 <RCCEx_PLLSAI2_Config+0x6c>
 80034bc:	2b01      	cmp	r3, #1
 80034be:	d120      	bne.n	8003502 <RCCEx_PLLSAI2_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80034c0:	4b61      	ldr	r3, [pc, #388]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f003 0302 	and.w	r3, r3, #2
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d11d      	bne.n	8003508 <RCCEx_PLLSAI2_Config+0x90>
      {
        status = HAL_ERROR;
 80034cc:	2301      	movs	r3, #1
 80034ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034d0:	e01a      	b.n	8003508 <RCCEx_PLLSAI2_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80034d2:	4b5d      	ldr	r3, [pc, #372]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d116      	bne.n	800350c <RCCEx_PLLSAI2_Config+0x94>
      {
        status = HAL_ERROR;
 80034de:	2301      	movs	r3, #1
 80034e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034e2:	e013      	b.n	800350c <RCCEx_PLLSAI2_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80034e4:	4b58      	ldr	r3, [pc, #352]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d10f      	bne.n	8003510 <RCCEx_PLLSAI2_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80034f0:	4b55      	ldr	r3, [pc, #340]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d109      	bne.n	8003510 <RCCEx_PLLSAI2_Config+0x98>
        {
          status = HAL_ERROR;
 80034fc:	2301      	movs	r3, #1
 80034fe:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003500:	e006      	b.n	8003510 <RCCEx_PLLSAI2_Config+0x98>
    default:
      status = HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	73fb      	strb	r3, [r7, #15]
      break;
 8003506:	e004      	b.n	8003512 <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8003508:	bf00      	nop
 800350a:	e002      	b.n	8003512 <RCCEx_PLLSAI2_Config+0x9a>
      break;
 800350c:	bf00      	nop
 800350e:	e000      	b.n	8003512 <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8003510:	bf00      	nop
    }

    if(status == HAL_OK)
 8003512:	7bfb      	ldrb	r3, [r7, #15]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d108      	bne.n	800352a <RCCEx_PLLSAI2_Config+0xb2>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8003518:	494b      	ldr	r1, [pc, #300]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 800351a:	4b4b      	ldr	r3, [pc, #300]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 800351c:	68db      	ldr	r3, [r3, #12]
 800351e:	f023 0203 	bic.w	r2, r3, #3
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4313      	orrs	r3, r2
 8003528:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800352a:	7bfb      	ldrb	r3, [r7, #15]
 800352c:	2b00      	cmp	r3, #0
 800352e:	f040 8086 	bne.w	800363e <RCCEx_PLLSAI2_Config+0x1c6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003532:	4a45      	ldr	r2, [pc, #276]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003534:	4b44      	ldr	r3, [pc, #272]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800353c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800353e:	f7fc fe6f 	bl	8000220 <HAL_GetTick>
 8003542:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003544:	e009      	b.n	800355a <RCCEx_PLLSAI2_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003546:	f7fc fe6b 	bl	8000220 <HAL_GetTick>
 800354a:	4602      	mov	r2, r0
 800354c:	68bb      	ldr	r3, [r7, #8]
 800354e:	1ad3      	subs	r3, r2, r3
 8003550:	2b02      	cmp	r3, #2
 8003552:	d902      	bls.n	800355a <RCCEx_PLLSAI2_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 8003554:	2303      	movs	r3, #3
 8003556:	73fb      	strb	r3, [r7, #15]
        break;
 8003558:	e005      	b.n	8003566 <RCCEx_PLLSAI2_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800355a:	4b3b      	ldr	r3, [pc, #236]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003562:	2b00      	cmp	r3, #0
 8003564:	d1ef      	bne.n	8003546 <RCCEx_PLLSAI2_Config+0xce>
      }
    }

    if(status == HAL_OK)
 8003566:	7bfb      	ldrb	r3, [r7, #15]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d168      	bne.n	800363e <RCCEx_PLLSAI2_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d113      	bne.n	800359a <RCCEx_PLLSAI2_Config+0x122>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003572:	4835      	ldr	r0, [pc, #212]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003574:	4b34      	ldr	r3, [pc, #208]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003576:	695a      	ldr	r2, [r3, #20]
 8003578:	4b34      	ldr	r3, [pc, #208]	; (800364c <RCCEx_PLLSAI2_Config+0x1d4>)
 800357a:	4013      	ands	r3, r2
 800357c:	687a      	ldr	r2, [r7, #4]
 800357e:	6892      	ldr	r2, [r2, #8]
 8003580:	0211      	lsls	r1, r2, #8
 8003582:	687a      	ldr	r2, [r7, #4]
 8003584:	68d2      	ldr	r2, [r2, #12]
 8003586:	06d2      	lsls	r2, r2, #27
 8003588:	4311      	orrs	r1, r2
 800358a:	687a      	ldr	r2, [r7, #4]
 800358c:	6852      	ldr	r2, [r2, #4]
 800358e:	3a01      	subs	r2, #1
 8003590:	0112      	lsls	r2, r2, #4
 8003592:	430a      	orrs	r2, r1
 8003594:	4313      	orrs	r3, r2
 8003596:	6143      	str	r3, [r0, #20]
 8003598:	e02d      	b.n	80035f6 <RCCEx_PLLSAI2_Config+0x17e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	2b01      	cmp	r3, #1
 800359e:	d115      	bne.n	80035cc <RCCEx_PLLSAI2_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80035a0:	4829      	ldr	r0, [pc, #164]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 80035a2:	4b29      	ldr	r3, [pc, #164]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 80035a4:	695a      	ldr	r2, [r3, #20]
 80035a6:	4b2a      	ldr	r3, [pc, #168]	; (8003650 <RCCEx_PLLSAI2_Config+0x1d8>)
 80035a8:	4013      	ands	r3, r2
 80035aa:	687a      	ldr	r2, [r7, #4]
 80035ac:	6892      	ldr	r2, [r2, #8]
 80035ae:	0211      	lsls	r1, r2, #8
 80035b0:	687a      	ldr	r2, [r7, #4]
 80035b2:	6912      	ldr	r2, [r2, #16]
 80035b4:	0852      	lsrs	r2, r2, #1
 80035b6:	3a01      	subs	r2, #1
 80035b8:	0552      	lsls	r2, r2, #21
 80035ba:	4311      	orrs	r1, r2
 80035bc:	687a      	ldr	r2, [r7, #4]
 80035be:	6852      	ldr	r2, [r2, #4]
 80035c0:	3a01      	subs	r2, #1
 80035c2:	0112      	lsls	r2, r2, #4
 80035c4:	430a      	orrs	r2, r1
 80035c6:	4313      	orrs	r3, r2
 80035c8:	6143      	str	r3, [r0, #20]
 80035ca:	e014      	b.n	80035f6 <RCCEx_PLLSAI2_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80035cc:	481e      	ldr	r0, [pc, #120]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 80035ce:	4b1e      	ldr	r3, [pc, #120]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 80035d0:	695a      	ldr	r2, [r3, #20]
 80035d2:	4b20      	ldr	r3, [pc, #128]	; (8003654 <RCCEx_PLLSAI2_Config+0x1dc>)
 80035d4:	4013      	ands	r3, r2
 80035d6:	687a      	ldr	r2, [r7, #4]
 80035d8:	6892      	ldr	r2, [r2, #8]
 80035da:	0211      	lsls	r1, r2, #8
 80035dc:	687a      	ldr	r2, [r7, #4]
 80035de:	6952      	ldr	r2, [r2, #20]
 80035e0:	0852      	lsrs	r2, r2, #1
 80035e2:	3a01      	subs	r2, #1
 80035e4:	0652      	lsls	r2, r2, #25
 80035e6:	4311      	orrs	r1, r2
 80035e8:	687a      	ldr	r2, [r7, #4]
 80035ea:	6852      	ldr	r2, [r2, #4]
 80035ec:	3a01      	subs	r2, #1
 80035ee:	0112      	lsls	r2, r2, #4
 80035f0:	430a      	orrs	r2, r1
 80035f2:	4313      	orrs	r3, r2
 80035f4:	6143      	str	r3, [r0, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80035f6:	4a14      	ldr	r2, [pc, #80]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 80035f8:	4b13      	ldr	r3, [pc, #76]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003600:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003602:	f7fc fe0d 	bl	8000220 <HAL_GetTick>
 8003606:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003608:	e009      	b.n	800361e <RCCEx_PLLSAI2_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800360a:	f7fc fe09 	bl	8000220 <HAL_GetTick>
 800360e:	4602      	mov	r2, r0
 8003610:	68bb      	ldr	r3, [r7, #8]
 8003612:	1ad3      	subs	r3, r2, r3
 8003614:	2b02      	cmp	r3, #2
 8003616:	d902      	bls.n	800361e <RCCEx_PLLSAI2_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 8003618:	2303      	movs	r3, #3
 800361a:	73fb      	strb	r3, [r7, #15]
          break;
 800361c:	e005      	b.n	800362a <RCCEx_PLLSAI2_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800361e:	4b0a      	ldr	r3, [pc, #40]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003626:	2b00      	cmp	r3, #0
 8003628:	d0ef      	beq.n	800360a <RCCEx_PLLSAI2_Config+0x192>
        }
      }

      if(status == HAL_OK)
 800362a:	7bfb      	ldrb	r3, [r7, #15]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d106      	bne.n	800363e <RCCEx_PLLSAI2_Config+0x1c6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003630:	4905      	ldr	r1, [pc, #20]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003632:	4b05      	ldr	r3, [pc, #20]	; (8003648 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003634:	695a      	ldr	r2, [r3, #20]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	699b      	ldr	r3, [r3, #24]
 800363a:	4313      	orrs	r3, r2
 800363c:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800363e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003640:	4618      	mov	r0, r3
 8003642:	3710      	adds	r7, #16
 8003644:	46bd      	mov	sp, r7
 8003646:	bd80      	pop	{r7, pc}
 8003648:	40021000 	.word	0x40021000
 800364c:	07ff800f 	.word	0x07ff800f
 8003650:	ff9f800f 	.word	0xff9f800f
 8003654:	f9ff800f 	.word	0xf9ff800f

08003658 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8003658:	b480      	push	{r7}
 800365a:	b089      	sub	sp, #36	; 0x24
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
 8003660:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8003662:	2300      	movs	r3, #0
 8003664:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8003666:	2300      	movs	r3, #0
 8003668:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 800366a:	2300      	movs	r3, #0
 800366c:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003674:	d10c      	bne.n	8003690 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8003676:	4b7f      	ldr	r3, [pc, #508]	; (8003874 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003678:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800367c:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 8003680:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8003682:	69bb      	ldr	r3, [r7, #24]
 8003684:	2b60      	cmp	r3, #96	; 0x60
 8003686:	d114      	bne.n	80036b2 <RCCEx_GetSAIxPeriphCLKFreq+0x5a>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8003688:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800368c:	61fb      	str	r3, [r7, #28]
 800368e:	e010      	b.n	80036b2 <RCCEx_GetSAIxPeriphCLKFreq+0x5a>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003696:	d10c      	bne.n	80036b2 <RCCEx_GetSAIxPeriphCLKFreq+0x5a>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8003698:	4b76      	ldr	r3, [pc, #472]	; (8003874 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800369a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800369e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80036a2:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 80036a4:	69bb      	ldr	r3, [r7, #24]
 80036a6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80036aa:	d102      	bne.n	80036b2 <RCCEx_GetSAIxPeriphCLKFreq+0x5a>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 80036ac:	f64b 3380 	movw	r3, #48000	; 0xbb80
 80036b0:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 80036b2:	69fb      	ldr	r3, [r7, #28]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	f040 80d6 	bne.w	8003866 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
  {
    pllvco = InputFrequency;
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 80036be:	69bb      	ldr	r3, [r7, #24]
 80036c0:	2b40      	cmp	r3, #64	; 0x40
 80036c2:	d003      	beq.n	80036cc <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 80036c4:	69bb      	ldr	r3, [r7, #24]
 80036c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80036ca:	d13b      	bne.n	8003744 <RCCEx_GetSAIxPeriphCLKFreq+0xec>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80036cc:	4b69      	ldr	r3, [pc, #420]	; (8003874 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036d4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80036d8:	f040 80c4 	bne.w	8003864 <RCCEx_GetSAIxPeriphCLKFreq+0x20c>
 80036dc:	4b65      	ldr	r3, [pc, #404]	; (8003874 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80036de:	68db      	ldr	r3, [r3, #12]
 80036e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	f000 80bd 	beq.w	8003864 <RCCEx_GetSAIxPeriphCLKFreq+0x20c>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80036ea:	4b62      	ldr	r3, [pc, #392]	; (8003874 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80036ec:	68db      	ldr	r3, [r3, #12]
 80036ee:	091b      	lsrs	r3, r3, #4
 80036f0:	f003 030f 	and.w	r3, r3, #15
 80036f4:	3301      	adds	r3, #1
 80036f6:	693a      	ldr	r2, [r7, #16]
 80036f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80036fc:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80036fe:	4b5d      	ldr	r3, [pc, #372]	; (8003874 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003700:	68db      	ldr	r3, [r3, #12]
 8003702:	0a1b      	lsrs	r3, r3, #8
 8003704:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003708:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 800370a:	4b5a      	ldr	r3, [pc, #360]	; (8003874 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800370c:	68db      	ldr	r3, [r3, #12]
 800370e:	0edb      	lsrs	r3, r3, #27
 8003710:	f003 031f 	and.w	r3, r3, #31
 8003714:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8003716:	697b      	ldr	r3, [r7, #20]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d10a      	bne.n	8003732 <RCCEx_GetSAIxPeriphCLKFreq+0xda>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 800371c:	4b55      	ldr	r3, [pc, #340]	; (8003874 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003724:	2b00      	cmp	r3, #0
 8003726:	d002      	beq.n	800372e <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
          {
            pllp = 17U;
 8003728:	2311      	movs	r3, #17
 800372a:	617b      	str	r3, [r7, #20]
 800372c:	e001      	b.n	8003732 <RCCEx_GetSAIxPeriphCLKFreq+0xda>
          }
          else
          {
            pllp = 7U;
 800372e:	2307      	movs	r3, #7
 8003730:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	68fa      	ldr	r2, [r7, #12]
 8003736:	fb02 f203 	mul.w	r2, r2, r3
 800373a:	697b      	ldr	r3, [r7, #20]
 800373c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003740:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8003742:	e08f      	b.n	8003864 <RCCEx_GetSAIxPeriphCLKFreq+0x20c>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8003744:	69bb      	ldr	r3, [r7, #24]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d13a      	bne.n	80037c0 <RCCEx_GetSAIxPeriphCLKFreq+0x168>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 800374a:	4b4a      	ldr	r3, [pc, #296]	; (8003874 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003752:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003756:	f040 8086 	bne.w	8003866 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
 800375a:	4b46      	ldr	r3, [pc, #280]	; (8003874 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800375c:	691b      	ldr	r3, [r3, #16]
 800375e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003762:	2b00      	cmp	r3, #0
 8003764:	d07f      	beq.n	8003866 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8003766:	4b43      	ldr	r3, [pc, #268]	; (8003874 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003768:	691b      	ldr	r3, [r3, #16]
 800376a:	091b      	lsrs	r3, r3, #4
 800376c:	f003 030f 	and.w	r3, r3, #15
 8003770:	3301      	adds	r3, #1
 8003772:	693a      	ldr	r2, [r7, #16]
 8003774:	fbb2 f3f3 	udiv	r3, r2, r3
 8003778:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800377a:	4b3e      	ldr	r3, [pc, #248]	; (8003874 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800377c:	691b      	ldr	r3, [r3, #16]
 800377e:	0a1b      	lsrs	r3, r3, #8
 8003780:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003784:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 8003786:	4b3b      	ldr	r3, [pc, #236]	; (8003874 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003788:	691b      	ldr	r3, [r3, #16]
 800378a:	0edb      	lsrs	r3, r3, #27
 800378c:	f003 031f 	and.w	r3, r3, #31
 8003790:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8003792:	697b      	ldr	r3, [r7, #20]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d10a      	bne.n	80037ae <RCCEx_GetSAIxPeriphCLKFreq+0x156>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8003798:	4b36      	ldr	r3, [pc, #216]	; (8003874 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800379a:	691b      	ldr	r3, [r3, #16]
 800379c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d002      	beq.n	80037aa <RCCEx_GetSAIxPeriphCLKFreq+0x152>
          {
            pllp = 17U;
 80037a4:	2311      	movs	r3, #17
 80037a6:	617b      	str	r3, [r7, #20]
 80037a8:	e001      	b.n	80037ae <RCCEx_GetSAIxPeriphCLKFreq+0x156>
          }
          else
          {
            pllp = 7U;
 80037aa:	2307      	movs	r3, #7
 80037ac:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	68fa      	ldr	r2, [r7, #12]
 80037b2:	fb02 f203 	mul.w	r2, r2, r3
 80037b6:	697b      	ldr	r3, [r7, #20]
 80037b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80037bc:	61fb      	str	r3, [r7, #28]
 80037be:	e052      	b.n	8003866 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      }
    }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    else if((srcclk == RCC_SAI1CLKSOURCE_HSI) || (srcclk == RCC_SAI2CLKSOURCE_HSI))
 80037c0:	69bb      	ldr	r3, [r7, #24]
 80037c2:	2b80      	cmp	r3, #128	; 0x80
 80037c4:	d003      	beq.n	80037ce <RCCEx_GetSAIxPeriphCLKFreq+0x176>
 80037c6:	69bb      	ldr	r3, [r7, #24]
 80037c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037cc:	d109      	bne.n	80037e2 <RCCEx_GetSAIxPeriphCLKFreq+0x18a>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80037ce:	4b29      	ldr	r3, [pc, #164]	; (8003874 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037da:	d144      	bne.n	8003866 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      {
        frequency = HSI_VALUE;
 80037dc:	4b26      	ldr	r3, [pc, #152]	; (8003878 <RCCEx_GetSAIxPeriphCLKFreq+0x220>)
 80037de:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80037e0:	e041      	b.n	8003866 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 80037e2:	69bb      	ldr	r3, [r7, #24]
 80037e4:	2b20      	cmp	r3, #32
 80037e6:	d003      	beq.n	80037f0 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
 80037e8:	69bb      	ldr	r3, [r7, #24]
 80037ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037ee:	d13a      	bne.n	8003866 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 80037f0:	4b20      	ldr	r3, [pc, #128]	; (8003874 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80037f8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80037fc:	d133      	bne.n	8003866 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
 80037fe:	4b1d      	ldr	r3, [pc, #116]	; (8003874 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003800:	695b      	ldr	r3, [r3, #20]
 8003802:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003806:	2b00      	cmp	r3, #0
 8003808:	d02d      	beq.n	8003866 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
 800380a:	4b1a      	ldr	r3, [pc, #104]	; (8003874 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800380c:	695b      	ldr	r3, [r3, #20]
 800380e:	091b      	lsrs	r3, r3, #4
 8003810:	f003 030f 	and.w	r3, r3, #15
 8003814:	3301      	adds	r3, #1
 8003816:	693a      	ldr	r2, [r7, #16]
 8003818:	fbb2 f3f3 	udiv	r3, r2, r3
 800381c:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800381e:	4b15      	ldr	r3, [pc, #84]	; (8003874 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8003820:	695b      	ldr	r3, [r3, #20]
 8003822:	0a1b      	lsrs	r3, r3, #8
 8003824:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003828:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
 800382a:	4b12      	ldr	r3, [pc, #72]	; (8003874 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800382c:	695b      	ldr	r3, [r3, #20]
 800382e:	0edb      	lsrs	r3, r3, #27
 8003830:	f003 031f 	and.w	r3, r3, #31
 8003834:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8003836:	697b      	ldr	r3, [r7, #20]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d10a      	bne.n	8003852 <RCCEx_GetSAIxPeriphCLKFreq+0x1fa>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 800383c:	4b0d      	ldr	r3, [pc, #52]	; (8003874 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800383e:	695b      	ldr	r3, [r3, #20]
 8003840:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003844:	2b00      	cmp	r3, #0
 8003846:	d002      	beq.n	800384e <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
          {
            pllp = 17U;
 8003848:	2311      	movs	r3, #17
 800384a:	617b      	str	r3, [r7, #20]
 800384c:	e001      	b.n	8003852 <RCCEx_GetSAIxPeriphCLKFreq+0x1fa>
          }
          else
          {
            pllp = 7U;
 800384e:	2307      	movs	r3, #7
 8003850:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	68fa      	ldr	r2, [r7, #12]
 8003856:	fb02 f203 	mul.w	r2, r2, r3
 800385a:	697b      	ldr	r3, [r7, #20]
 800385c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003860:	61fb      	str	r3, [r7, #28]
 8003862:	e000      	b.n	8003866 <RCCEx_GetSAIxPeriphCLKFreq+0x20e>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8003864:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8003866:	69fb      	ldr	r3, [r7, #28]
}
 8003868:	4618      	mov	r0, r3
 800386a:	3724      	adds	r7, #36	; 0x24
 800386c:	46bd      	mov	sp, r7
 800386e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003872:	4770      	bx	lr
 8003874:	40021000 	.word	0x40021000
 8003878:	00f42400 	.word	0x00f42400

0800387c <val2ascii>:
static CONSOLE_CTL console_ctl;


// lASCII
static uint8_t val2ascii(uint8_t val)
{
 800387c:	b480      	push	{r7}
 800387e:	b083      	sub	sp, #12
 8003880:	af00      	add	r7, sp, #0
 8003882:	4603      	mov	r3, r0
 8003884:	71fb      	strb	r3, [r7, #7]
	if (val > 9) {
 8003886:	79fb      	ldrb	r3, [r7, #7]
 8003888:	2b09      	cmp	r3, #9
 800388a:	d901      	bls.n	8003890 <val2ascii+0x14>
		return 0xFF;
 800388c:	23ff      	movs	r3, #255	; 0xff
 800388e:	e002      	b.n	8003896 <val2ascii+0x1a>
	}
	
	return 0x30+val;
 8003890:	79fb      	ldrb	r3, [r7, #7]
 8003892:	3330      	adds	r3, #48	; 0x30
 8003894:	b2db      	uxtb	r3, r3
}
 8003896:	4618      	mov	r0, r3
 8003898:	370c      	adds	r7, #12
 800389a:	46bd      	mov	sp, r7
 800389c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a0:	4770      	bx	lr

080038a2 <console_recv>:

// R\[M
static uint8_t console_recv(void)
{
 80038a2:	b580      	push	{r7, lr}
 80038a4:	b082      	sub	sp, #8
 80038a6:	af00      	add	r7, sp, #0
	uint8_t data;
	int32_t size;
	
	// M
	size = usart_recv(CONSOLE_USART_CH, &data, 1);
 80038a8:	1cfb      	adds	r3, r7, #3
 80038aa:	2201      	movs	r2, #1
 80038ac:	4619      	mov	r1, r3
 80038ae:	2000      	movs	r0, #0
 80038b0:	f002 f9d4 	bl	8005c5c <usart_recv>
 80038b4:	6078      	str	r0, [r7, #4]
	// TCYH
	if (size != 1) {
		; //  TCY
	}
	
	return data;
 80038b6:	78fb      	ldrb	r3, [r7, #3]
}
 80038b8:	4618      	mov	r0, r3
 80038ba:	3708      	adds	r7, #8
 80038bc:	46bd      	mov	sp, r7
 80038be:	bd80      	pop	{r7, pc}

080038c0 <console_analysis>:

// R\[M
static void console_analysis(uint8_t data)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b086      	sub	sp, #24
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	4603      	mov	r3, r0
 80038c8:	71fb      	strb	r3, [r7, #7]
	CONSOLE_CTL *this = &console_ctl;
 80038ca:	4b38      	ldr	r3, [pc, #224]	; (80039ac <console_analysis+0xec>)
 80038cc:	613b      	str	r3, [r7, #16]
	COMMAND_INFO *cmd_info;
	uint8_t i;
	
	switch (data) {
 80038ce:	79fb      	ldrb	r3, [r7, #7]
 80038d0:	2b09      	cmp	r3, #9
 80038d2:	d004      	beq.n	80038de <console_analysis+0x1e>
 80038d4:	2b0a      	cmp	r3, #10
 80038d6:	d023      	beq.n	8003920 <console_analysis+0x60>
 80038d8:	2b08      	cmp	r3, #8
 80038da:	d061      	beq.n	80039a0 <console_analysis+0xe0>
 80038dc:	e052      	b.n	8003984 <console_analysis+0xc4>
		case '\t':	// tab
			// R}h\
			console_str_send("\n");
 80038de:	4834      	ldr	r0, [pc, #208]	; (80039b0 <console_analysis+0xf0>)
 80038e0:	f000 f8be 	bl	8003a60 <console_str_send>
			for (i = 0; i < this->cmd_idx; i++) {
 80038e4:	2300      	movs	r3, #0
 80038e6:	75fb      	strb	r3, [r7, #23]
 80038e8:	e010      	b.n	800390c <console_analysis+0x4c>
				cmd_info = &(this->cmd_info[i]);
 80038ea:	7dfb      	ldrb	r3, [r7, #23]
 80038ec:	3311      	adds	r3, #17
 80038ee:	00db      	lsls	r3, r3, #3
 80038f0:	693a      	ldr	r2, [r7, #16]
 80038f2:	4413      	add	r3, r2
 80038f4:	60fb      	str	r3, [r7, #12]
				console_str_send((uint8_t*)cmd_info->input);
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4618      	mov	r0, r3
 80038fc:	f000 f8b0 	bl	8003a60 <console_str_send>
				console_str_send("\n");
 8003900:	482b      	ldr	r0, [pc, #172]	; (80039b0 <console_analysis+0xf0>)
 8003902:	f000 f8ad 	bl	8003a60 <console_str_send>
			for (i = 0; i < this->cmd_idx; i++) {
 8003906:	7dfb      	ldrb	r3, [r7, #23]
 8003908:	3301      	adds	r3, #1
 800390a:	75fb      	strb	r3, [r7, #23]
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	f893 3188 	ldrb.w	r3, [r3, #392]	; 0x188
 8003912:	7dfa      	ldrb	r2, [r7, #23]
 8003914:	429a      	cmp	r2, r3
 8003916:	d3e8      	bcc.n	80038ea <console_analysis+0x2a>
			}
			console_str_send("\n");
 8003918:	4825      	ldr	r0, [pc, #148]	; (80039b0 <console_analysis+0xf0>)
 800391a:	f000 f8a1 	bl	8003a60 <console_str_send>
			break;
 800391e:	e040      	b.n	80039a2 <console_analysis+0xe2>
		case '\b':	// back space
			break;
		case '\n':	// Enter
			// NULL
			this->buf[this->buf_idx++] = '\0';
 8003920:	693b      	ldr	r3, [r7, #16]
 8003922:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 8003926:	1c5a      	adds	r2, r3, #1
 8003928:	b2d1      	uxtb	r1, r2
 800392a:	693a      	ldr	r2, [r7, #16]
 800392c:	f882 1085 	strb.w	r1, [r2, #133]	; 0x85
 8003930:	461a      	mov	r2, r3
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	4413      	add	r3, r2
 8003936:	2200      	movs	r2, #0
 8003938:	715a      	strb	r2, [r3, #5]
			// R}hH
			for (i = 0; i < this->cmd_idx; i++) {
 800393a:	2300      	movs	r3, #0
 800393c:	75fb      	strb	r3, [r7, #23]
 800393e:	e016      	b.n	800396e <console_analysis+0xae>
				cmd_info = &(this->cmd_info[i]);
 8003940:	7dfb      	ldrb	r3, [r7, #23]
 8003942:	3311      	adds	r3, #17
 8003944:	00db      	lsls	r3, r3, #3
 8003946:	693a      	ldr	r2, [r7, #16]
 8003948:	4413      	add	r3, r2
 800394a:	60fb      	str	r3, [r7, #12]
				// R}hs
				if (!strcmp(this->buf, cmd_info->input)) {
 800394c:	693b      	ldr	r3, [r7, #16]
 800394e:	1d5a      	adds	r2, r3, #5
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4619      	mov	r1, r3
 8003956:	4610      	mov	r0, r2
 8003958:	f7fc fc50 	bl	80001fc <strcmp>
 800395c:	4603      	mov	r3, r0
 800395e:	2b00      	cmp	r3, #0
 8003960:	d102      	bne.n	8003968 <console_analysis+0xa8>
					cmd_info->func();
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	4798      	blx	r3
			for (i = 0; i < this->cmd_idx; i++) {
 8003968:	7dfb      	ldrb	r3, [r7, #23]
 800396a:	3301      	adds	r3, #1
 800396c:	75fb      	strb	r3, [r7, #23]
 800396e:	693b      	ldr	r3, [r7, #16]
 8003970:	f893 3188 	ldrb.w	r3, [r3, #392]	; 0x188
 8003974:	7dfa      	ldrb	r2, [r7, #23]
 8003976:	429a      	cmp	r2, r3
 8003978:	d3e2      	bcc.n	8003940 <console_analysis+0x80>
				}
			}
			// 
			// R}hCobt@CfbNXNA
			this->buf_idx = 0;
 800397a:	693b      	ldr	r3, [r7, #16]
 800397c:	2200      	movs	r2, #0
 800397e:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
			break;
 8003982:	e00e      	b.n	80039a2 <console_analysis+0xe2>
		default:
			// f[^obt@i[
			this->buf[this->buf_idx++] = data;
 8003984:	693b      	ldr	r3, [r7, #16]
 8003986:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 800398a:	1c5a      	adds	r2, r3, #1
 800398c:	b2d1      	uxtb	r1, r2
 800398e:	693a      	ldr	r2, [r7, #16]
 8003990:	f882 1085 	strb.w	r1, [r2, #133]	; 0x85
 8003994:	461a      	mov	r2, r3
 8003996:	693b      	ldr	r3, [r7, #16]
 8003998:	4413      	add	r3, r2
 800399a:	79fa      	ldrb	r2, [r7, #7]
 800399c:	715a      	strb	r2, [r3, #5]
			break;
 800399e:	e000      	b.n	80039a2 <console_analysis+0xe2>
			break;
 80039a0:	bf00      	nop
	}
	
	return;
 80039a2:	bf00      	nop
}
 80039a4:	3718      	adds	r7, #24
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bd80      	pop	{r7, pc}
 80039aa:	bf00      	nop
 80039ac:	2004007c 	.word	0x2004007c
 80039b0:	08007810 	.word	0x08007810

080039b4 <console_main>:

// R\[^XN
static int console_main(int argc, char *argv[])
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b086      	sub	sp, #24
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
 80039bc:	6039      	str	r1, [r7, #0]
	CONSOLE_CTL *this = &console_ctl;
 80039be:	4b10      	ldr	r3, [pc, #64]	; (8003a00 <console_main+0x4c>)
 80039c0:	617b      	str	r3, [r7, #20]
	uint8_t data[2];
	uint32_t ret;
	
	while (1) {
		// "command>"o
		if (this->buf_idx == 0) {
 80039c2:	697b      	ldr	r3, [r7, #20]
 80039c4:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d102      	bne.n	80039d2 <console_main+0x1e>
			console_str_send("command>");
 80039cc:	480d      	ldr	r0, [pc, #52]	; (8003a04 <console_main+0x50>)
 80039ce:	f000 f847 	bl	8003a60 <console_str_send>
		}
		// R\[M
		data[0] = console_recv();
 80039d2:	f7ff ff66 	bl	80038a2 <console_recv>
 80039d6:	4603      	mov	r3, r0
 80039d8:	733b      	strb	r3, [r7, #12]
		data[1] = '\0';
 80039da:	2300      	movs	r3, #0
 80039dc:	737b      	strb	r3, [r7, #13]
		// sR[h(\r\n)
		if (data[0] == '\r') data[0] = '\n';
 80039de:	7b3b      	ldrb	r3, [r7, #12]
 80039e0:	2b0d      	cmp	r3, #13
 80039e2:	d101      	bne.n	80039e8 <console_main+0x34>
 80039e4:	230a      	movs	r3, #10
 80039e6:	733b      	strb	r3, [r7, #12]
		// GR[obN
		ret = console_str_send((uint8_t*)data);
 80039e8:	f107 030c 	add.w	r3, r7, #12
 80039ec:	4618      	mov	r0, r3
 80039ee:	f000 f837 	bl	8003a60 <console_str_send>
 80039f2:	4603      	mov	r3, r0
 80039f4:	613b      	str	r3, [r7, #16]
		// Mf[^
		console_analysis(data[0]);
 80039f6:	7b3b      	ldrb	r3, [r7, #12]
 80039f8:	4618      	mov	r0, r3
 80039fa:	f7ff ff61 	bl	80038c0 <console_analysis>
		if (this->buf_idx == 0) {
 80039fe:	e7e0      	b.n	80039c2 <console_main+0xe>
 8003a00:	2004007c 	.word	0x2004007c
 8003a04:	08007814 	.word	0x08007814

08003a08 <console_init>:
	return 0;
}

// OJ
void console_init(void)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b084      	sub	sp, #16
 8003a0c:	af02      	add	r7, sp, #8
	CONSOLE_CTL *this;
	int32_t ret;
	
	// ubN
	this = &console_ctl;
 8003a0e:	4b11      	ldr	r3, [pc, #68]	; (8003a54 <console_init+0x4c>)
 8003a10:	607b      	str	r3, [r7, #4]
	
	// ubN
	memset(this, 0, sizeof(CONSOLE_CTL));
 8003a12:	f44f 72c6 	mov.w	r2, #396	; 0x18c
 8003a16:	2100      	movs	r1, #0
 8003a18:	6878      	ldr	r0, [r7, #4]
 8003a1a:	f003 fed4 	bl	80077c6 <memset>
	
	// ^XN
	this->tsk_id = kz_run(console_main, "console",  CONZOLE_PRI, CONSOLE_STACK, 0, NULL);
 8003a1e:	2300      	movs	r3, #0
 8003a20:	9301      	str	r3, [sp, #4]
 8003a22:	2300      	movs	r3, #0
 8003a24:	9300      	str	r3, [sp, #0]
 8003a26:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a2a:	2203      	movs	r2, #3
 8003a2c:	490a      	ldr	r1, [pc, #40]	; (8003a58 <console_init+0x50>)
 8003a2e:	480b      	ldr	r0, [pc, #44]	; (8003a5c <console_init+0x54>)
 8003a30:	f003 fcdc 	bl	80073ec <kz_run>
 8003a34:	4602      	mov	r2, r0
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	601a      	str	r2, [r3, #0]
	
	// bZ[WID
	this->msg_id = MSGBOX_ID_CONSOLE;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	711a      	strb	r2, [r3, #4]

	// USARTI[v
	ret = usart_open(CONSOLE_USART_CH, CONSOLE_BAUDRATE);
 8003a40:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8003a44:	2000      	movs	r0, #0
 8003a46:	f002 f813 	bl	8005a70 <usart_open>
 8003a4a:	6038      	str	r0, [r7, #0]
	
	return;
 8003a4c:	bf00      	nop
}
 8003a4e:	3708      	adds	r7, #8
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bd80      	pop	{r7, pc}
 8003a54:	2004007c 	.word	0x2004007c
 8003a58:	08007820 	.word	0x08007820
 8003a5c:	080039b5 	.word	0x080039b5

08003a60 <console_str_send>:

// R\[M
uint8_t console_str_send(char *data)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b084      	sub	sp, #16
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
	int32_t ret;
	uint8_t len;
	
	// 
	len = strlen((char*)data);
 8003a68:	6878      	ldr	r0, [r7, #4]
 8003a6a:	f7fc fbd1 	bl	8000210 <strlen>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	73fb      	strb	r3, [r7, #15]
	
	// M
	ret = usart_send(CONSOLE_USART_CH, data, len);
 8003a72:	7bfb      	ldrb	r3, [r7, #15]
 8003a74:	461a      	mov	r2, r3
 8003a76:	6879      	ldr	r1, [r7, #4]
 8003a78:	2000      	movs	r0, #0
 8003a7a:	f002 f877 	bl	8005b6c <usart_send>
 8003a7e:	60b8      	str	r0, [r7, #8]
	
	return ret;
 8003a80:	68bb      	ldr	r3, [r7, #8]
 8003a82:	b2db      	uxtb	r3, r3
}
 8003a84:	4618      	mov	r0, r3
 8003a86:	3710      	adds	r7, #16
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bd80      	pop	{r7, pc}

08003a8c <console_val_send>:

// R\[lM(8bit)
uint8_t console_val_send(uint8_t data)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b086      	sub	sp, #24
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	4603      	mov	r3, r0
 8003a94:	71fb      	strb	r3, [r7, #7]
	uint8_t len;
	uint8_t hundreds, tens_place, ones_place;
	uint8_t snd_data[4];
	
	// 
	memset(snd_data, '\0', sizeof(snd_data));
 8003a96:	f107 030c 	add.w	r3, r7, #12
 8003a9a:	2204      	movs	r2, #4
 8003a9c:	2100      	movs	r1, #0
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f003 fe91 	bl	80077c6 <memset>
	
	// 
	hundreds = data/100;
 8003aa4:	79fb      	ldrb	r3, [r7, #7]
 8003aa6:	4a33      	ldr	r2, [pc, #204]	; (8003b74 <console_val_send+0xe8>)
 8003aa8:	fba2 2303 	umull	r2, r3, r2, r3
 8003aac:	095b      	lsrs	r3, r3, #5
 8003aae:	75fb      	strb	r3, [r7, #23]
	tens_place = (data - hundreds * 100)/10;
 8003ab0:	79fa      	ldrb	r2, [r7, #7]
 8003ab2:	7dfb      	ldrb	r3, [r7, #23]
 8003ab4:	f06f 0163 	mvn.w	r1, #99	; 0x63
 8003ab8:	fb01 f303 	mul.w	r3, r1, r3
 8003abc:	4413      	add	r3, r2
 8003abe:	4a2e      	ldr	r2, [pc, #184]	; (8003b78 <console_val_send+0xec>)
 8003ac0:	fb82 1203 	smull	r1, r2, r2, r3
 8003ac4:	1092      	asrs	r2, r2, #2
 8003ac6:	17db      	asrs	r3, r3, #31
 8003ac8:	1ad3      	subs	r3, r2, r3
 8003aca:	75bb      	strb	r3, [r7, #22]
	ones_place = (data - hundreds * 100 - tens_place * 10);
 8003acc:	7dfb      	ldrb	r3, [r7, #23]
 8003ace:	461a      	mov	r2, r3
 8003ad0:	0092      	lsls	r2, r2, #2
 8003ad2:	441a      	add	r2, r3
 8003ad4:	00d2      	lsls	r2, r2, #3
 8003ad6:	1ad3      	subs	r3, r2, r3
 8003ad8:	009b      	lsls	r3, r3, #2
 8003ada:	b2da      	uxtb	r2, r3
 8003adc:	7dbb      	ldrb	r3, [r7, #22]
 8003ade:	4619      	mov	r1, r3
 8003ae0:	0149      	lsls	r1, r1, #5
 8003ae2:	1ac9      	subs	r1, r1, r3
 8003ae4:	0089      	lsls	r1, r1, #2
 8003ae6:	1acb      	subs	r3, r1, r3
 8003ae8:	005b      	lsls	r3, r3, #1
 8003aea:	b2db      	uxtb	r3, r3
 8003aec:	4413      	add	r3, r2
 8003aee:	b2da      	uxtb	r2, r3
 8003af0:	79fb      	ldrb	r3, [r7, #7]
 8003af2:	4413      	add	r3, r2
 8003af4:	757b      	strb	r3, [r7, #21]
	
	// 3H
	if (hundreds != 0) {
 8003af6:	7dfb      	ldrb	r3, [r7, #23]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d014      	beq.n	8003b26 <console_val_send+0x9a>
		len = 4;
 8003afc:	2304      	movs	r3, #4
 8003afe:	753b      	strb	r3, [r7, #20]
		snd_data[0] = val2ascii(hundreds);
 8003b00:	7dfb      	ldrb	r3, [r7, #23]
 8003b02:	4618      	mov	r0, r3
 8003b04:	f7ff feba 	bl	800387c <val2ascii>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	733b      	strb	r3, [r7, #12]
		snd_data[1] = val2ascii(tens_place);
 8003b0c:	7dbb      	ldrb	r3, [r7, #22]
 8003b0e:	4618      	mov	r0, r3
 8003b10:	f7ff feb4 	bl	800387c <val2ascii>
 8003b14:	4603      	mov	r3, r0
 8003b16:	737b      	strb	r3, [r7, #13]
		snd_data[2] = val2ascii(ones_place);
 8003b18:	7d7b      	ldrb	r3, [r7, #21]
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	f7ff feae 	bl	800387c <val2ascii>
 8003b20:	4603      	mov	r3, r0
 8003b22:	73bb      	strb	r3, [r7, #14]
 8003b24:	e019      	b.n	8003b5a <console_val_send+0xce>
	// 2?
	} else if (tens_place != 0) {
 8003b26:	7dbb      	ldrb	r3, [r7, #22]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d00e      	beq.n	8003b4a <console_val_send+0xbe>
		len = 3;
 8003b2c:	2303      	movs	r3, #3
 8003b2e:	753b      	strb	r3, [r7, #20]
		snd_data[0] = val2ascii(tens_place);
 8003b30:	7dbb      	ldrb	r3, [r7, #22]
 8003b32:	4618      	mov	r0, r3
 8003b34:	f7ff fea2 	bl	800387c <val2ascii>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	733b      	strb	r3, [r7, #12]
		snd_data[1] = val2ascii(ones_place);
 8003b3c:	7d7b      	ldrb	r3, [r7, #21]
 8003b3e:	4618      	mov	r0, r3
 8003b40:	f7ff fe9c 	bl	800387c <val2ascii>
 8003b44:	4603      	mov	r3, r0
 8003b46:	737b      	strb	r3, [r7, #13]
 8003b48:	e007      	b.n	8003b5a <console_val_send+0xce>
	// 1H
	} else {
		len = 2;
 8003b4a:	2302      	movs	r3, #2
 8003b4c:	753b      	strb	r3, [r7, #20]
		snd_data[0] = val2ascii(ones_place);
 8003b4e:	7d7b      	ldrb	r3, [r7, #21]
 8003b50:	4618      	mov	r0, r3
 8003b52:	f7ff fe93 	bl	800387c <val2ascii>
 8003b56:	4603      	mov	r3, r0
 8003b58:	733b      	strb	r3, [r7, #12]
	}
	
	// M
	ret = console_str_send(snd_data);
 8003b5a:	f107 030c 	add.w	r3, r7, #12
 8003b5e:	4618      	mov	r0, r3
 8003b60:	f7ff ff7e 	bl	8003a60 <console_str_send>
 8003b64:	4603      	mov	r3, r0
 8003b66:	613b      	str	r3, [r7, #16]
	
	return ret;
 8003b68:	693b      	ldr	r3, [r7, #16]
 8003b6a:	b2db      	uxtb	r3, r3
}
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	3718      	adds	r7, #24
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bd80      	pop	{r7, pc}
 8003b74:	51eb851f 	.word	0x51eb851f
 8003b78:	66666667 	.word	0x66666667

08003b7c <console_val_send_hex>:
}

// R\[l(16i)M(8bit)
// (*) https://qiita.com/kaiyou/items/93af0fe0d49ff21fe20a
int32_t console_val_send_hex(uint8_t data, uint8_t digit)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b096      	sub	sp, #88	; 0x58
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	4603      	mov	r3, r0
 8003b84:	460a      	mov	r2, r1
 8003b86:	71fb      	strb	r3, [r7, #7]
 8003b88:	4613      	mov	r3, r2
 8003b8a:	71bb      	strb	r3, [r7, #6]
	char answer[10];
	char snd_data[10];
	int32_t ret;
	uint8_t pad_num;
	
	if (digit == 0) {
 8003b8c:	79bb      	ldrb	r3, [r7, #6]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d102      	bne.n	8003b98 <console_val_send_hex+0x1c>
		return -1;
 8003b92:	f04f 33ff 	mov.w	r3, #4294967295
 8003b96:	e07c      	b.n	8003c92 <console_val_send_hex+0x116>
	}
	
	//elinum[0]1j
	i = 0;
 8003b98:	2300      	movs	r3, #0
 8003b9a:	657b      	str	r3, [r7, #84]	; 0x54
	temp = data;
 8003b9c:	79fb      	ldrb	r3, [r7, #7]
 8003b9e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	do {
		num[i] = temp % 16;
 8003ba2:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8003ba6:	f003 020f 	and.w	r2, r3, #15
 8003baa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003bac:	009b      	lsls	r3, r3, #2
 8003bae:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8003bb2:	440b      	add	r3, r1
 8003bb4:	f843 2c38 	str.w	r2, [r3, #-56]
		temp = temp /16;
 8003bb8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8003bbc:	091b      	lsrs	r3, r3, #4
 8003bbe:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
		i++;
 8003bc2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003bc4:	3301      	adds	r3, #1
 8003bc6:	657b      	str	r3, [r7, #84]	; 0x54
	} while (temp != 0);
 8003bc8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d1e8      	bne.n	8003ba2 <console_val_send_hex+0x26>
	
	//l10A~Fianswer[i-1]1j
	for (j = 0; i > j; j++) {
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	653b      	str	r3, [r7, #80]	; 0x50
 8003bd4:	e03d      	b.n	8003c52 <console_val_send_hex+0xd6>
		if (num[i - j - 1] > 9) {
 8003bd6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003bd8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003bda:	1ad3      	subs	r3, r2, r3
 8003bdc:	3b01      	subs	r3, #1
 8003bde:	009b      	lsls	r3, r3, #2
 8003be0:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8003be4:	4413      	add	r3, r2
 8003be6:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8003bea:	2b09      	cmp	r3, #9
 8003bec:	dd13      	ble.n	8003c16 <console_val_send_hex+0x9a>
			answer[j] = num[i - j - 1] + 'A' - 10;
 8003bee:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003bf0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003bf2:	1ad3      	subs	r3, r2, r3
 8003bf4:	3b01      	subs	r3, #1
 8003bf6:	009b      	lsls	r3, r3, #2
 8003bf8:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8003bfc:	4413      	add	r3, r2
 8003bfe:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8003c02:	b2db      	uxtb	r3, r3
 8003c04:	3337      	adds	r3, #55	; 0x37
 8003c06:	b2d9      	uxtb	r1, r3
 8003c08:	f107 0214 	add.w	r2, r7, #20
 8003c0c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003c0e:	4413      	add	r3, r2
 8003c10:	460a      	mov	r2, r1
 8003c12:	701a      	strb	r2, [r3, #0]
 8003c14:	e012      	b.n	8003c3c <console_val_send_hex+0xc0>
		} else {
			answer[j] = '0' + num[i - j - 1];
 8003c16:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003c18:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003c1a:	1ad3      	subs	r3, r2, r3
 8003c1c:	3b01      	subs	r3, #1
 8003c1e:	009b      	lsls	r3, r3, #2
 8003c20:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8003c24:	4413      	add	r3, r2
 8003c26:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8003c2a:	b2db      	uxtb	r3, r3
 8003c2c:	3330      	adds	r3, #48	; 0x30
 8003c2e:	b2d9      	uxtb	r1, r3
 8003c30:	f107 0214 	add.w	r2, r7, #20
 8003c34:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003c36:	4413      	add	r3, r2
 8003c38:	460a      	mov	r2, r1
 8003c3a:	701a      	strb	r2, [r3, #0]
		}
		answer[j + 1] = '\0';
 8003c3c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003c3e:	3301      	adds	r3, #1
 8003c40:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8003c44:	4413      	add	r3, r2
 8003c46:	2200      	movs	r2, #0
 8003c48:	f803 2c44 	strb.w	r2, [r3, #-68]
	for (j = 0; i > j; j++) {
 8003c4c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003c4e:	3301      	adds	r3, #1
 8003c50:	653b      	str	r3, [r7, #80]	; 0x50
 8003c52:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003c54:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003c56:	429a      	cmp	r2, r3
 8003c58:	dcbd      	bgt.n	8003bd6 <console_val_send_hex+0x5a>
	}
	
	// 
	memset(snd_data, '0', sizeof(snd_data));
 8003c5a:	f107 0308 	add.w	r3, r7, #8
 8003c5e:	220a      	movs	r2, #10
 8003c60:	2130      	movs	r1, #48	; 0x30
 8003c62:	4618      	mov	r0, r3
 8003c64:	f003 fdaf 	bl	80077c6 <memset>
	// (*) i2Rs[
	memcpy(&(snd_data[digit - i]), &(answer[0]), (i+1));
 8003c68:	79ba      	ldrb	r2, [r7, #6]
 8003c6a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c6c:	1ad3      	subs	r3, r2, r3
 8003c6e:	f107 0208 	add.w	r2, r7, #8
 8003c72:	18d0      	adds	r0, r2, r3
 8003c74:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c76:	3301      	adds	r3, #1
 8003c78:	461a      	mov	r2, r3
 8003c7a:	f107 0314 	add.w	r3, r7, #20
 8003c7e:	4619      	mov	r1, r3
 8003c80:	f003 fd96 	bl	80077b0 <memcpy>
	
	// M
	ret = console_str_send(snd_data);
 8003c84:	f107 0308 	add.w	r3, r7, #8
 8003c88:	4618      	mov	r0, r3
 8003c8a:	f7ff fee9 	bl	8003a60 <console_str_send>
 8003c8e:	4603      	mov	r3, r0
 8003c90:	64bb      	str	r3, [r7, #72]	; 0x48
}
 8003c92:	4618      	mov	r0, r3
 8003c94:	3758      	adds	r7, #88	; 0x58
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bd80      	pop	{r7, pc}
	...

08003c9c <console_set_command>:

// R}h
int32_t console_set_command(COMMAND_INFO *cmd_info)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b085      	sub	sp, #20
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
	CONSOLE_CTL *this;
	
	// R}hNULLG[I
	if (cmd_info == NULL) {
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d102      	bne.n	8003cb0 <console_set_command+0x14>
		return -1;
 8003caa:	f04f 33ff 	mov.w	r3, #4294967295
 8003cae:	e028      	b.n	8003d02 <console_set_command+0x66>
	}
	
	// ubN
	this = &console_ctl;
 8003cb0:	4b17      	ldr	r3, [pc, #92]	; (8003d10 <console_set_command+0x74>)
 8003cb2:	60fb      	str	r3, [r7, #12]
	
	// R}ho^G[I
	if (this->cmd_idx >= CONOLE_CMD_NUM) {
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	f893 3188 	ldrb.w	r3, [r3, #392]	; 0x188
 8003cba:	2b1f      	cmp	r3, #31
 8003cbc:	d902      	bls.n	8003cc4 <console_set_command+0x28>
		return -1;
 8003cbe:	f04f 33ff 	mov.w	r3, #4294967295
 8003cc2:	e01e      	b.n	8003d02 <console_set_command+0x66>
	}
	
	// o^
	this->cmd_info[this->cmd_idx].input = cmd_info->input;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	f893 3188 	ldrb.w	r3, [r3, #392]	; 0x188
 8003cca:	461a      	mov	r2, r3
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6819      	ldr	r1, [r3, #0]
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	3211      	adds	r2, #17
 8003cd4:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
	this->cmd_info[this->cmd_idx].func = cmd_info->func;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	f893 3188 	ldrb.w	r3, [r3, #392]	; 0x188
 8003cde:	4618      	mov	r0, r3
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	685a      	ldr	r2, [r3, #4]
 8003ce4:	68f9      	ldr	r1, [r7, #12]
 8003ce6:	f100 0311 	add.w	r3, r0, #17
 8003cea:	00db      	lsls	r3, r3, #3
 8003cec:	440b      	add	r3, r1
 8003cee:	605a      	str	r2, [r3, #4]
	this->cmd_idx++;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	f893 3188 	ldrb.w	r3, [r3, #392]	; 0x188
 8003cf6:	3301      	adds	r3, #1
 8003cf8:	b2da      	uxtb	r2, r3
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	f883 2188 	strb.w	r2, [r3, #392]	; 0x188
	
	return 0;
 8003d00:	2300      	movs	r3, #0
}
 8003d02:	4618      	mov	r0, r3
 8003d04:	3714      	adds	r7, #20
 8003d06:	46bd      	mov	sp, r7
 8003d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0c:	4770      	bx	lr
 8003d0e:	bf00      	nop
 8003d10:	2004007c 	.word	0x2004007c

08003d14 <Error_Handler>:
#include "stm32l4xx.h"

//
// 
static Error_Handler(void)
{
 8003d14:	b480      	push	{r7}
 8003d16:	af00      	add	r7, sp, #0
	while(1) {} ;
 8003d18:	e7fe      	b.n	8003d18 <Error_Handler+0x4>

08003d1a <SystemClock_Config>:
}

static void SystemClock_Config(void)
{
 8003d1a:	b580      	push	{r7, lr}
 8003d1c:	b096      	sub	sp, #88	; 0x58
 8003d1e:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003d20:	f107 0314 	add.w	r3, r7, #20
 8003d24:	2244      	movs	r2, #68	; 0x44
 8003d26:	2100      	movs	r1, #0
 8003d28:	4618      	mov	r0, r3
 8003d2a:	f003 fd4c 	bl	80077c6 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003d2e:	463b      	mov	r3, r7
 8003d30:	2200      	movs	r2, #0
 8003d32:	601a      	str	r2, [r3, #0]
 8003d34:	605a      	str	r2, [r3, #4]
 8003d36:	609a      	str	r2, [r3, #8]
 8003d38:	60da      	str	r2, [r3, #12]
 8003d3a:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	*/
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8003d3c:	2000      	movs	r0, #0
 8003d3e:	f7fd fac1 	bl	80012c4 <HAL_PWREx_ControlVoltageScaling>
 8003d42:	4603      	mov	r3, r0
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d001      	beq.n	8003d4c <SystemClock_Config+0x32>
	{
		Error_Handler();
 8003d48:	f7ff ffe4 	bl	8003d14 <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	* in the RCC_OscInitTypeDef structure.
	*/
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 8003d4c:	2318      	movs	r3, #24
 8003d4e:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8003d50:	2301      	movs	r3, #1
 8003d52:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003d54:	2301      	movs	r3, #1
 8003d56:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.MSICalibrationValue = 0;
 8003d58:	2300      	movs	r3, #0
 8003d5a:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8003d5c:	2360      	movs	r3, #96	; 0x60
 8003d5e:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003d60:	2302      	movs	r3, #2
 8003d62:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8003d64:	2301      	movs	r3, #1
 8003d66:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 8003d68:	2301      	movs	r3, #1
 8003d6a:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLN = 60;
 8003d6c:	233c      	movs	r3, #60	; 0x3c
 8003d6e:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003d70:	2302      	movs	r3, #2
 8003d72:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003d74:	2302      	movs	r3, #2
 8003d76:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003d78:	2302      	movs	r3, #2
 8003d7a:	657b      	str	r3, [r7, #84]	; 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003d7c:	f107 0314 	add.w	r3, r7, #20
 8003d80:	4618      	mov	r0, r3
 8003d82:	f7fd fb53 	bl	800142c <HAL_RCC_OscConfig>
 8003d86:	4603      	mov	r3, r0
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d001      	beq.n	8003d90 <SystemClock_Config+0x76>
	{
		Error_Handler();
 8003d8c:	f7ff ffc2 	bl	8003d14 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	*/
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003d90:	230f      	movs	r3, #15
 8003d92:	603b      	str	r3, [r7, #0]
	                          |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003d94:	2303      	movs	r3, #3
 8003d96:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003d98:	2300      	movs	r3, #0
 8003d9a:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003da0:	2300      	movs	r3, #0
 8003da2:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003da4:	463b      	mov	r3, r7
 8003da6:	2105      	movs	r1, #5
 8003da8:	4618      	mov	r0, r3
 8003daa:	f7fd fe91 	bl	8001ad0 <HAL_RCC_ClockConfig>
 8003dae:	4603      	mov	r3, r0
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d001      	beq.n	8003db8 <SystemClock_Config+0x9e>
	{
		Error_Handler();
 8003db4:	f7ff ffae 	bl	8003d14 <Error_Handler>
	}
}
 8003db8:	bf00      	nop
 8003dba:	3758      	adds	r7, #88	; 0x58
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	bd80      	pop	{r7, pc}

08003dc0 <periferal_clock_init>:

// 
// 
void periferal_clock_init(void)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b0c0      	sub	sp, #256	; 0x100
 8003dc4:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003dc6:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003dca:	2294      	movs	r2, #148	; 0x94
 8003dcc:	2100      	movs	r1, #0
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f003 fcf9 	bl	80077c6 <memset>
	
	// 
	SystemClock_Config();
 8003dd4:	f7ff ffa1 	bl	8003d1a <SystemClock_Config>
	
	// I2C
	// ch1
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003dd8:	2340      	movs	r3, #64	; 0x40
 8003dda:	66fb      	str	r3, [r7, #108]	; 0x6c
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003ddc:	2300      	movs	r3, #0
 8003dde:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003de2:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003de6:	4618      	mov	r0, r3
 8003de8:	f7fe f916 	bl	8002018 <HAL_RCCEx_PeriphCLKConfig>
 8003dec:	4603      	mov	r3, r0
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d001      	beq.n	8003df6 <periferal_clock_init+0x36>
	{
		Error_Handler();
 8003df2:	f7ff ff8f 	bl	8003d14 <Error_Handler>
	}
	// ch2
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8003df6:	2380      	movs	r3, #128	; 0x80
 8003df8:	66fb      	str	r3, [r7, #108]	; 0x6c
	PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003e00:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003e04:	4618      	mov	r0, r3
 8003e06:	f7fe f907 	bl	8002018 <HAL_RCCEx_PeriphCLKConfig>
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d001      	beq.n	8003e14 <periferal_clock_init+0x54>
	{
		Error_Handler();
 8003e10:	f7ff ff80 	bl	8003d14 <Error_Handler>
	}
	
	// SAI
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 8003e14:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003e18:	66fb      	str	r3, [r7, #108]	; 0x6c
	PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8003e20:	2301      	movs	r3, #1
 8003e22:	673b      	str	r3, [r7, #112]	; 0x70
	PeriphClkInit.PLLSAI1.PLLSAI1M = 2;
 8003e24:	2302      	movs	r3, #2
 8003e26:	677b      	str	r3, [r7, #116]	; 0x74
	PeriphClkInit.PLLSAI1.PLLSAI1N = 12;
 8003e28:	230c      	movs	r3, #12
 8003e2a:	67bb      	str	r3, [r7, #120]	; 0x78
	PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8003e2c:	2302      	movs	r3, #2
 8003e2e:	67fb      	str	r3, [r7, #124]	; 0x7c
	PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8003e30:	2302      	movs	r3, #2
 8003e32:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8003e36:	2302      	movs	r3, #2
 8003e38:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 8003e3c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003e40:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003e44:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003e48:	4618      	mov	r0, r3
 8003e4a:	f7fe f8e5 	bl	8002018 <HAL_RCCEx_PeriphCLKConfig>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d001      	beq.n	8003e58 <periferal_clock_init+0x98>
	{
		Error_Handler();
 8003e54:	f7ff ff5e 	bl	8003d14 <Error_Handler>
	}
	
	// OCTOSPI
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 8003e58:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003e5c:	66fb      	str	r3, [r7, #108]	; 0x6c
	PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 8003e5e:	2300      	movs	r3, #0
 8003e60:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003e64:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003e68:	4618      	mov	r0, r3
 8003e6a:	f7fe f8d5 	bl	8002018 <HAL_RCCEx_PeriphCLKConfig>
 8003e6e:	4603      	mov	r3, r0
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d001      	beq.n	8003e78 <periferal_clock_init+0xb8>
	{
		Error_Handler();
 8003e74:	f7ff ff4e 	bl	8003d14 <Error_Handler>
	}
	
	// 
	__HAL_RCC_USART1_CLK_ENABLE();		// USART1
 8003e78:	4a98      	ldr	r2, [pc, #608]	; (80040dc <periferal_clock_init+0x31c>)
 8003e7a:	4b98      	ldr	r3, [pc, #608]	; (80040dc <periferal_clock_init+0x31c>)
 8003e7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e7e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e82:	6613      	str	r3, [r2, #96]	; 0x60
 8003e84:	4b95      	ldr	r3, [pc, #596]	; (80040dc <periferal_clock_init+0x31c>)
 8003e86:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e88:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e8c:	66bb      	str	r3, [r7, #104]	; 0x68
 8003e8e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
	__HAL_RCC_USART2_CLK_ENABLE();		// USART2
 8003e90:	4a92      	ldr	r2, [pc, #584]	; (80040dc <periferal_clock_init+0x31c>)
 8003e92:	4b92      	ldr	r3, [pc, #584]	; (80040dc <periferal_clock_init+0x31c>)
 8003e94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e96:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e9a:	6593      	str	r3, [r2, #88]	; 0x58
 8003e9c:	4b8f      	ldr	r3, [pc, #572]	; (80040dc <periferal_clock_init+0x31c>)
 8003e9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ea0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ea4:	667b      	str	r3, [r7, #100]	; 0x64
 8003ea6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
	__HAL_RCC_USART3_CLK_ENABLE();		// USART3
 8003ea8:	4a8c      	ldr	r2, [pc, #560]	; (80040dc <periferal_clock_init+0x31c>)
 8003eaa:	4b8c      	ldr	r3, [pc, #560]	; (80040dc <periferal_clock_init+0x31c>)
 8003eac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003eae:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003eb2:	6593      	str	r3, [r2, #88]	; 0x58
 8003eb4:	4b89      	ldr	r3, [pc, #548]	; (80040dc <periferal_clock_init+0x31c>)
 8003eb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003eb8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ebc:	663b      	str	r3, [r7, #96]	; 0x60
 8003ebe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
	__HAL_RCC_I2C1_CLK_ENABLE();		// I2C1
 8003ec0:	4a86      	ldr	r2, [pc, #536]	; (80040dc <periferal_clock_init+0x31c>)
 8003ec2:	4b86      	ldr	r3, [pc, #536]	; (80040dc <periferal_clock_init+0x31c>)
 8003ec4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ec6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003eca:	6593      	str	r3, [r2, #88]	; 0x58
 8003ecc:	4b83      	ldr	r3, [pc, #524]	; (80040dc <periferal_clock_init+0x31c>)
 8003ece:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ed0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ed4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003ed6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
	__HAL_RCC_I2C2_CLK_ENABLE();		// I2C2
 8003ed8:	4a80      	ldr	r2, [pc, #512]	; (80040dc <periferal_clock_init+0x31c>)
 8003eda:	4b80      	ldr	r3, [pc, #512]	; (80040dc <periferal_clock_init+0x31c>)
 8003edc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ede:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003ee2:	6593      	str	r3, [r2, #88]	; 0x58
 8003ee4:	4b7d      	ldr	r3, [pc, #500]	; (80040dc <periferal_clock_init+0x31c>)
 8003ee6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ee8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003eec:	65bb      	str	r3, [r7, #88]	; 0x58
 8003eee:	6dbb      	ldr	r3, [r7, #88]	; 0x58
	__HAL_RCC_SAI1_CLK_ENABLE();		// SAI1
 8003ef0:	4a7a      	ldr	r2, [pc, #488]	; (80040dc <periferal_clock_init+0x31c>)
 8003ef2:	4b7a      	ldr	r3, [pc, #488]	; (80040dc <periferal_clock_init+0x31c>)
 8003ef4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ef6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003efa:	6613      	str	r3, [r2, #96]	; 0x60
 8003efc:	4b77      	ldr	r3, [pc, #476]	; (80040dc <periferal_clock_init+0x31c>)
 8003efe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f00:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f04:	657b      	str	r3, [r7, #84]	; 0x54
 8003f06:	6d7b      	ldr	r3, [r7, #84]	; 0x54
	__HAL_RCC_OSPIM_CLK_ENABLE();		// OCTOSPIM
 8003f08:	4a74      	ldr	r2, [pc, #464]	; (80040dc <periferal_clock_init+0x31c>)
 8003f0a:	4b74      	ldr	r3, [pc, #464]	; (80040dc <periferal_clock_init+0x31c>)
 8003f0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f0e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003f12:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003f14:	4b71      	ldr	r3, [pc, #452]	; (80040dc <periferal_clock_init+0x31c>)
 8003f16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f18:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f1c:	653b      	str	r3, [r7, #80]	; 0x50
 8003f1e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
	__HAL_RCC_OSPI1_CLK_ENABLE();		// OCTOSPI1
 8003f20:	4a6e      	ldr	r2, [pc, #440]	; (80040dc <periferal_clock_init+0x31c>)
 8003f22:	4b6e      	ldr	r3, [pc, #440]	; (80040dc <periferal_clock_init+0x31c>)
 8003f24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f2a:	6513      	str	r3, [r2, #80]	; 0x50
 8003f2c:	4b6b      	ldr	r3, [pc, #428]	; (80040dc <periferal_clock_init+0x31c>)
 8003f2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f34:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003f36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
	__HAL_RCC_OSPI2_CLK_ENABLE();		// OCTOSPI1
 8003f38:	4a68      	ldr	r2, [pc, #416]	; (80040dc <periferal_clock_init+0x31c>)
 8003f3a:	4b68      	ldr	r3, [pc, #416]	; (80040dc <periferal_clock_init+0x31c>)
 8003f3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f3e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003f42:	6513      	str	r3, [r2, #80]	; 0x50
 8003f44:	4b65      	ldr	r3, [pc, #404]	; (80040dc <periferal_clock_init+0x31c>)
 8003f46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f48:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f4c:	64bb      	str	r3, [r7, #72]	; 0x48
 8003f4e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
	__HAL_RCC_TIM2_CLK_ENABLE();		// TIM2
 8003f50:	4a62      	ldr	r2, [pc, #392]	; (80040dc <periferal_clock_init+0x31c>)
 8003f52:	4b62      	ldr	r3, [pc, #392]	; (80040dc <periferal_clock_init+0x31c>)
 8003f54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f56:	f043 0301 	orr.w	r3, r3, #1
 8003f5a:	6593      	str	r3, [r2, #88]	; 0x58
 8003f5c:	4b5f      	ldr	r3, [pc, #380]	; (80040dc <periferal_clock_init+0x31c>)
 8003f5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f60:	f003 0301 	and.w	r3, r3, #1
 8003f64:	647b      	str	r3, [r7, #68]	; 0x44
 8003f66:	6c7b      	ldr	r3, [r7, #68]	; 0x44
	__HAL_RCC_TIM3_CLK_ENABLE();		// TIM3
 8003f68:	4a5c      	ldr	r2, [pc, #368]	; (80040dc <periferal_clock_init+0x31c>)
 8003f6a:	4b5c      	ldr	r3, [pc, #368]	; (80040dc <periferal_clock_init+0x31c>)
 8003f6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f6e:	f043 0302 	orr.w	r3, r3, #2
 8003f72:	6593      	str	r3, [r2, #88]	; 0x58
 8003f74:	4b59      	ldr	r3, [pc, #356]	; (80040dc <periferal_clock_init+0x31c>)
 8003f76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f78:	f003 0302 	and.w	r3, r3, #2
 8003f7c:	643b      	str	r3, [r7, #64]	; 0x40
 8003f7e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
	__HAL_RCC_TIM4_CLK_ENABLE();		// TIM4
 8003f80:	4a56      	ldr	r2, [pc, #344]	; (80040dc <periferal_clock_init+0x31c>)
 8003f82:	4b56      	ldr	r3, [pc, #344]	; (80040dc <periferal_clock_init+0x31c>)
 8003f84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f86:	f043 0304 	orr.w	r3, r3, #4
 8003f8a:	6593      	str	r3, [r2, #88]	; 0x58
 8003f8c:	4b53      	ldr	r3, [pc, #332]	; (80040dc <periferal_clock_init+0x31c>)
 8003f8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f90:	f003 0304 	and.w	r3, r3, #4
 8003f94:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003f96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
	__HAL_RCC_TIM5_CLK_ENABLE();		// TIM5
 8003f98:	4a50      	ldr	r2, [pc, #320]	; (80040dc <periferal_clock_init+0x31c>)
 8003f9a:	4b50      	ldr	r3, [pc, #320]	; (80040dc <periferal_clock_init+0x31c>)
 8003f9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f9e:	f043 0308 	orr.w	r3, r3, #8
 8003fa2:	6593      	str	r3, [r2, #88]	; 0x58
 8003fa4:	4b4d      	ldr	r3, [pc, #308]	; (80040dc <periferal_clock_init+0x31c>)
 8003fa6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fa8:	f003 0308 	and.w	r3, r3, #8
 8003fac:	63bb      	str	r3, [r7, #56]	; 0x38
 8003fae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
	__HAL_RCC_TIM15_CLK_ENABLE();		// TIM15
 8003fb0:	4a4a      	ldr	r2, [pc, #296]	; (80040dc <periferal_clock_init+0x31c>)
 8003fb2:	4b4a      	ldr	r3, [pc, #296]	; (80040dc <periferal_clock_init+0x31c>)
 8003fb4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003fb6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fba:	6613      	str	r3, [r2, #96]	; 0x60
 8003fbc:	4b47      	ldr	r3, [pc, #284]	; (80040dc <periferal_clock_init+0x31c>)
 8003fbe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003fc0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003fc4:	637b      	str	r3, [r7, #52]	; 0x34
 8003fc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	__HAL_RCC_TIM16_CLK_ENABLE();		// TIM16
 8003fc8:	4a44      	ldr	r2, [pc, #272]	; (80040dc <periferal_clock_init+0x31c>)
 8003fca:	4b44      	ldr	r3, [pc, #272]	; (80040dc <periferal_clock_init+0x31c>)
 8003fcc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003fce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003fd2:	6613      	str	r3, [r2, #96]	; 0x60
 8003fd4:	4b41      	ldr	r3, [pc, #260]	; (80040dc <periferal_clock_init+0x31c>)
 8003fd6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003fd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fdc:	633b      	str	r3, [r7, #48]	; 0x30
 8003fde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
	__HAL_RCC_TIM17_CLK_ENABLE();		// TIM17
 8003fe0:	4a3e      	ldr	r2, [pc, #248]	; (80040dc <periferal_clock_init+0x31c>)
 8003fe2:	4b3e      	ldr	r3, [pc, #248]	; (80040dc <periferal_clock_init+0x31c>)
 8003fe4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003fe6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003fea:	6613      	str	r3, [r2, #96]	; 0x60
 8003fec:	4b3b      	ldr	r3, [pc, #236]	; (80040dc <periferal_clock_init+0x31c>)
 8003fee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ff0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ff4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003ff6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	__HAL_RCC_DMA1_CLK_ENABLE();		// DMA1
 8003ff8:	4a38      	ldr	r2, [pc, #224]	; (80040dc <periferal_clock_init+0x31c>)
 8003ffa:	4b38      	ldr	r3, [pc, #224]	; (80040dc <periferal_clock_init+0x31c>)
 8003ffc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ffe:	f043 0301 	orr.w	r3, r3, #1
 8004002:	6493      	str	r3, [r2, #72]	; 0x48
 8004004:	4b35      	ldr	r3, [pc, #212]	; (80040dc <periferal_clock_init+0x31c>)
 8004006:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004008:	f003 0301 	and.w	r3, r3, #1
 800400c:	62bb      	str	r3, [r7, #40]	; 0x28
 800400e:	6abb      	ldr	r3, [r7, #40]	; 0x28
	__HAL_RCC_DMAMUX1_CLK_ENABLE();		// DMAMUX
 8004010:	4a32      	ldr	r2, [pc, #200]	; (80040dc <periferal_clock_init+0x31c>)
 8004012:	4b32      	ldr	r3, [pc, #200]	; (80040dc <periferal_clock_init+0x31c>)
 8004014:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004016:	f043 0304 	orr.w	r3, r3, #4
 800401a:	6493      	str	r3, [r2, #72]	; 0x48
 800401c:	4b2f      	ldr	r3, [pc, #188]	; (80040dc <periferal_clock_init+0x31c>)
 800401e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004020:	f003 0304 	and.w	r3, r3, #4
 8004024:	627b      	str	r3, [r7, #36]	; 0x24
 8004026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	
	// GPIO
	__HAL_RCC_PWR_CLK_ENABLE();
 8004028:	4a2c      	ldr	r2, [pc, #176]	; (80040dc <periferal_clock_init+0x31c>)
 800402a:	4b2c      	ldr	r3, [pc, #176]	; (80040dc <periferal_clock_init+0x31c>)
 800402c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800402e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004032:	6593      	str	r3, [r2, #88]	; 0x58
 8004034:	4b29      	ldr	r3, [pc, #164]	; (80040dc <periferal_clock_init+0x31c>)
 8004036:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004038:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800403c:	623b      	str	r3, [r7, #32]
 800403e:	6a3b      	ldr	r3, [r7, #32]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8004040:	4a26      	ldr	r2, [pc, #152]	; (80040dc <periferal_clock_init+0x31c>)
 8004042:	4b26      	ldr	r3, [pc, #152]	; (80040dc <periferal_clock_init+0x31c>)
 8004044:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004046:	f043 0301 	orr.w	r3, r3, #1
 800404a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800404c:	4b23      	ldr	r3, [pc, #140]	; (80040dc <periferal_clock_init+0x31c>)
 800404e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004050:	f003 0301 	and.w	r3, r3, #1
 8004054:	61fb      	str	r3, [r7, #28]
 8004056:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8004058:	4a20      	ldr	r2, [pc, #128]	; (80040dc <periferal_clock_init+0x31c>)
 800405a:	4b20      	ldr	r3, [pc, #128]	; (80040dc <periferal_clock_init+0x31c>)
 800405c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800405e:	f043 0302 	orr.w	r3, r3, #2
 8004062:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004064:	4b1d      	ldr	r3, [pc, #116]	; (80040dc <periferal_clock_init+0x31c>)
 8004066:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004068:	f003 0302 	and.w	r3, r3, #2
 800406c:	61bb      	str	r3, [r7, #24]
 800406e:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8004070:	4a1a      	ldr	r2, [pc, #104]	; (80040dc <periferal_clock_init+0x31c>)
 8004072:	4b1a      	ldr	r3, [pc, #104]	; (80040dc <periferal_clock_init+0x31c>)
 8004074:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004076:	f043 0304 	orr.w	r3, r3, #4
 800407a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800407c:	4b17      	ldr	r3, [pc, #92]	; (80040dc <periferal_clock_init+0x31c>)
 800407e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004080:	f003 0304 	and.w	r3, r3, #4
 8004084:	617b      	str	r3, [r7, #20]
 8004086:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8004088:	4a14      	ldr	r2, [pc, #80]	; (80040dc <periferal_clock_init+0x31c>)
 800408a:	4b14      	ldr	r3, [pc, #80]	; (80040dc <periferal_clock_init+0x31c>)
 800408c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800408e:	f043 0308 	orr.w	r3, r3, #8
 8004092:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004094:	4b11      	ldr	r3, [pc, #68]	; (80040dc <periferal_clock_init+0x31c>)
 8004096:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004098:	f003 0308 	and.w	r3, r3, #8
 800409c:	613b      	str	r3, [r7, #16]
 800409e:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80040a0:	4a0e      	ldr	r2, [pc, #56]	; (80040dc <periferal_clock_init+0x31c>)
 80040a2:	4b0e      	ldr	r3, [pc, #56]	; (80040dc <periferal_clock_init+0x31c>)
 80040a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040a6:	f043 0310 	orr.w	r3, r3, #16
 80040aa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80040ac:	4b0b      	ldr	r3, [pc, #44]	; (80040dc <periferal_clock_init+0x31c>)
 80040ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040b0:	f003 0310 	and.w	r3, r3, #16
 80040b4:	60fb      	str	r3, [r7, #12]
 80040b6:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 80040b8:	4a08      	ldr	r2, [pc, #32]	; (80040dc <periferal_clock_init+0x31c>)
 80040ba:	4b08      	ldr	r3, [pc, #32]	; (80040dc <periferal_clock_init+0x31c>)
 80040bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040be:	f043 0320 	orr.w	r3, r3, #32
 80040c2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80040c4:	4b05      	ldr	r3, [pc, #20]	; (80040dc <periferal_clock_init+0x31c>)
 80040c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040c8:	f003 0320 	and.w	r3, r3, #32
 80040cc:	60bb      	str	r3, [r7, #8]
 80040ce:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 80040d0:	4a02      	ldr	r2, [pc, #8]	; (80040dc <periferal_clock_init+0x31c>)
 80040d2:	4b02      	ldr	r3, [pc, #8]	; (80040dc <periferal_clock_init+0x31c>)
 80040d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80040da:	e001      	b.n	80040e0 <periferal_clock_init+0x320>
 80040dc:	40021000 	.word	0x40021000
 80040e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80040e2:	4b06      	ldr	r3, [pc, #24]	; (80040fc <periferal_clock_init+0x33c>)
 80040e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040ea:	607b      	str	r3, [r7, #4]
 80040ec:	687b      	ldr	r3, [r7, #4]
	
	HAL_PWREx_EnableVddIO2();
 80040ee:	f7fd f98d 	bl	800140c <HAL_PWREx_EnableVddIO2>
 80040f2:	bf00      	nop
 80040f4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80040f8:	46bd      	mov	sp, r7
 80040fa:	bd80      	pop	{r7, pc}
 80040fc:	40021000 	.word	0x40021000

08004100 <bt_dev_msg_connected>:
	{BT_BAUDRATE_115200, "baudrate = 11520\n"},
};

// 
static void bt_dev_msg_connected(void* par) 
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b082      	sub	sp, #8
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
	console_str_send((uint8_t*)"bluetooth device is connected\n");
 8004108:	4803      	ldr	r0, [pc, #12]	; (8004118 <bt_dev_msg_connected+0x18>)
 800410a:	f7ff fca9 	bl	8003a60 <console_str_send>
}
 800410e:	bf00      	nop
 8004110:	3708      	adds	r7, #8
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}
 8004116:	bf00      	nop
 8004118:	08007850 	.word	0x08007850

0800411c <bt_dev_msg_unconnected>:

// 
static void bt_dev_msg_unconnected(void* par) 
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b084      	sub	sp, #16
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
	BT_CTL *this = &bt_ctl;
 8004124:	4b06      	ldr	r3, [pc, #24]	; (8004140 <bt_dev_msg_unconnected+0x24>)
 8004126:	60fb      	str	r3, [r7, #12]
	
	console_str_send((uint8_t*)"bluetooth device is unconnected\n");
 8004128:	4806      	ldr	r0, [pc, #24]	; (8004144 <bt_dev_msg_unconnected+0x28>)
 800412a:	f7ff fc99 	bl	8003a60 <console_str_send>
	
	// 
	this->snd_buf.size = 0;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	2200      	movs	r2, #0
 8004132:	f883 2215 	strb.w	r2, [r3, #533]	; 0x215
}
 8004136:	bf00      	nop
 8004138:	3710      	adds	r7, #16
 800413a:	46bd      	mov	sp, r7
 800413c:	bd80      	pop	{r7, pc}
 800413e:	bf00      	nop
 8004140:	20040208 	.word	0x20040208
 8004144:	08007870 	.word	0x08007870

08004148 <bt_dev_connected>:

// 
static void bt_dev_connected(void) 
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b082      	sub	sp, #8
 800414c:	af00      	add	r7, sp, #0
	BT_CTL *this = &bt_ctl;
 800414e:	4b0d      	ldr	r3, [pc, #52]	; (8004184 <bt_dev_connected+0x3c>)
 8004150:	607b      	str	r3, [r7, #4]
	BT_MSG *msg;
	
	msg = kz_kmalloc(sizeof(BT_MSG));
 8004152:	2010      	movs	r0, #16
 8004154:	f003 f99b 	bl	800748e <kz_kmalloc>
 8004158:	6038      	str	r0, [r7, #0]
	msg->msg_type = EVENT_CONNECT;
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	2200      	movs	r2, #0
 800415e:	601a      	str	r2, [r3, #0]
	memset(&(msg->msg_data), 0, sizeof(BT_SEND_INFO));
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	3304      	adds	r3, #4
 8004164:	220c      	movs	r2, #12
 8004166:	2100      	movs	r1, #0
 8004168:	4618      	mov	r0, r3
 800416a:	f003 fb2c 	bl	80077c6 <memset>
	
	kz_send(this->msg_id, sizeof(BT_MSG), msg);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	7d1b      	ldrb	r3, [r3, #20]
 8004172:	683a      	ldr	r2, [r7, #0]
 8004174:	2110      	movs	r1, #16
 8004176:	4618      	mov	r0, r3
 8004178:	f003 f9b1 	bl	80074de <kz_send>
}
 800417c:	bf00      	nop
 800417e:	3708      	adds	r7, #8
 8004180:	46bd      	mov	sp, r7
 8004182:	bd80      	pop	{r7, pc}
 8004184:	20040208 	.word	0x20040208

08004188 <bt_dev_unconnected>:

// 
static void bt_dev_unconnected(void) 
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b082      	sub	sp, #8
 800418c:	af00      	add	r7, sp, #0
	BT_CTL *this = &bt_ctl;
 800418e:	4b0d      	ldr	r3, [pc, #52]	; (80041c4 <bt_dev_unconnected+0x3c>)
 8004190:	607b      	str	r3, [r7, #4]
	BT_MSG *msg;
	
	msg = kz_kmalloc(sizeof(BT_MSG));
 8004192:	2010      	movs	r0, #16
 8004194:	f003 f97b 	bl	800748e <kz_kmalloc>
 8004198:	6038      	str	r0, [r7, #0]
	msg->msg_type = EVENT_DISCONNECT;
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	2201      	movs	r2, #1
 800419e:	601a      	str	r2, [r3, #0]
	memset(&(msg->msg_data), 0, sizeof(BT_SEND_INFO));
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	3304      	adds	r3, #4
 80041a4:	220c      	movs	r2, #12
 80041a6:	2100      	movs	r1, #0
 80041a8:	4618      	mov	r0, r3
 80041aa:	f003 fb0c 	bl	80077c6 <memset>
	
	kz_send(this->msg_id, sizeof(BT_MSG), msg);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	7d1b      	ldrb	r3, [r3, #20]
 80041b2:	683a      	ldr	r2, [r7, #0]
 80041b4:	2110      	movs	r1, #16
 80041b6:	4618      	mov	r0, r3
 80041b8:	f003 f991 	bl	80074de <kz_send>
}
 80041bc:	bf00      	nop
 80041be:	3708      	adds	r7, #8
 80041c0:	46bd      	mov	sp, r7
 80041c2:	bd80      	pop	{r7, pc}
 80041c4:	20040208 	.word	0x20040208

080041c8 <bt_dev_msg_check_sts>:

// 
static void bt_dev_msg_check_sts(int argc, char *argv[])
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b084      	sub	sp, #16
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
 80041d0:	6039      	str	r1, [r7, #0]
	BT_CTL *this = &bt_ctl;
 80041d2:	4b22      	ldr	r3, [pc, #136]	; (800425c <bt_dev_msg_check_sts+0x94>)
 80041d4:	60fb      	str	r3, [r7, #12]
	GPIO_PinState status = 0U;
 80041d6:	2300      	movs	r3, #0
 80041d8:	72fb      	strb	r3, [r7, #11]
	
	// 
	status = HAL_GPIO_ReadPin(GPIOG, GPIO_PIN_3);
 80041da:	2108      	movs	r1, #8
 80041dc:	4820      	ldr	r0, [pc, #128]	; (8004260 <bt_dev_msg_check_sts+0x98>)
 80041de:	f7fc fad7 	bl	8000790 <HAL_GPIO_ReadPin>
 80041e2:	4603      	mov	r3, r0
 80041e4:	72fb      	strb	r3, [r7, #11]
	
	// 
	this->con_sts_bmp |= (status << this->check_sts_cnt);
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80041ec:	7afa      	ldrb	r2, [r7, #11]
 80041ee:	68f9      	ldr	r1, [r7, #12]
 80041f0:	f891 121c 	ldrb.w	r1, [r1, #540]	; 0x21c
 80041f4:	408a      	lsls	r2, r1
 80041f6:	431a      	orrs	r2, r3
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
	
	// 
	this->check_sts_cnt++;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
 8004204:	3301      	adds	r3, #1
 8004206:	b2da      	uxtb	r2, r3
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	f883 221c 	strb.w	r2, [r3, #540]	; 0x21c
	
	if (this->check_sts_cnt < BT_STATUS_CHECK_CHATTER_NUM) {
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
 8004214:	2b0f      	cmp	r3, #15
 8004216:	d91c      	bls.n	8004252 <bt_dev_msg_check_sts+0x8a>
		return;
	}
	
	// 
	this->check_sts_cnt = 0;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	2200      	movs	r2, #0
 800421c:	f883 221c 	strb.w	r2, [r3, #540]	; 0x21c
	
	// 
	if (this->con_sts_bmp == BT_CONNECTED) {
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8004226:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800422a:	4293      	cmp	r3, r2
 800422c:	d106      	bne.n	800423c <bt_dev_msg_check_sts+0x74>
		// 
		if (this->state != ST_CONNECTED) {
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	2b02      	cmp	r3, #2
 8004234:	d008      	beq.n	8004248 <bt_dev_msg_check_sts+0x80>
			// 
			bt_dev_connected();
 8004236:	f7ff ff87 	bl	8004148 <bt_dev_connected>
 800423a:	e005      	b.n	8004248 <bt_dev_msg_check_sts+0x80>
		}
	// 
	} else {
		// 
		if (this->state != ST_DISCONNECTED) {
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	2b03      	cmp	r3, #3
 8004242:	d001      	beq.n	8004248 <bt_dev_msg_check_sts+0x80>
			// 
			bt_dev_unconnected();
 8004244:	f7ff ffa0 	bl	8004188 <bt_dev_unconnected>
		}
	}
	
	// 
	this->con_sts_bmp = 0U;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	2200      	movs	r2, #0
 800424c:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
 8004250:	e000      	b.n	8004254 <bt_dev_msg_check_sts+0x8c>
		return;
 8004252:	bf00      	nop

}
 8004254:	3710      	adds	r7, #16
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}
 800425a:	bf00      	nop
 800425c:	20040208 	.word	0x20040208
 8004260:	48001800 	.word	0x48001800

08004264 <send_data>:

// 
static int32_t send_data(uint8_t *data, uint8_t size)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b084      	sub	sp, #16
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
 800426c:	460b      	mov	r3, r1
 800426e:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	
	// 
	ret = usart_send(BT_USART_CH, data, size);
 8004270:	78fb      	ldrb	r3, [r7, #3]
 8004272:	461a      	mov	r2, r3
 8004274:	6879      	ldr	r1, [r7, #4]
 8004276:	2001      	movs	r0, #1
 8004278:	f001 fc78 	bl	8005b6c <usart_send>
 800427c:	60f8      	str	r0, [r7, #12]
	
	return ret;
 800427e:	68fb      	ldr	r3, [r7, #12]
}
 8004280:	4618      	mov	r0, r3
 8004282:	3710      	adds	r7, #16
 8004284:	46bd      	mov	sp, r7
 8004286:	bd80      	pop	{r7, pc}

08004288 <cmd_check>:

// 
static int32_t cmd_check(uint8_t *data, uint8_t size)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b084      	sub	sp, #16
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
 8004290:	460b      	mov	r3, r1
 8004292:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	char *cmd = "AT";
 8004294:	4b06      	ldr	r3, [pc, #24]	; (80042b0 <cmd_check+0x28>)
 8004296:	60fb      	str	r3, [r7, #12]
	
	// 
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 2);
 8004298:	2202      	movs	r2, #2
 800429a:	68f9      	ldr	r1, [r7, #12]
 800429c:	2001      	movs	r0, #1
 800429e:	f001 fc65 	bl	8005b6c <usart_send>
 80042a2:	60b8      	str	r0, [r7, #8]
	
	return ret;
 80042a4:	68bb      	ldr	r3, [r7, #8]
}
 80042a6:	4618      	mov	r0, r3
 80042a8:	3710      	adds	r7, #16
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}
 80042ae:	bf00      	nop
 80042b0:	08007894 	.word	0x08007894

080042b4 <cmd_version>:

// 
static int32_t cmd_version(uint8_t *data, uint8_t size)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b084      	sub	sp, #16
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
 80042bc:	460b      	mov	r3, r1
 80042be:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	char *cmd = "AT+VERSION";
 80042c0:	4b06      	ldr	r3, [pc, #24]	; (80042dc <cmd_version+0x28>)
 80042c2:	60fb      	str	r3, [r7, #12]
	
	// 
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 10);
 80042c4:	220a      	movs	r2, #10
 80042c6:	68f9      	ldr	r1, [r7, #12]
 80042c8:	2001      	movs	r0, #1
 80042ca:	f001 fc4f 	bl	8005b6c <usart_send>
 80042ce:	60b8      	str	r0, [r7, #8]
	
	return ret;
 80042d0:	68bb      	ldr	r3, [r7, #8]
}
 80042d2:	4618      	mov	r0, r3
 80042d4:	3710      	adds	r7, #16
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bd80      	pop	{r7, pc}
 80042da:	bf00      	nop
 80042dc:	08007898 	.word	0x08007898

080042e0 <cmd_name>:

// 
static int32_t cmd_name(uint8_t *data, uint8_t size)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b084      	sub	sp, #16
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
 80042e8:	460b      	mov	r3, r1
 80042ea:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	char *cmd = "AT+NAME";
 80042ec:	4b0b      	ldr	r3, [pc, #44]	; (800431c <cmd_name+0x3c>)
 80042ee:	60bb      	str	r3, [r7, #8]
	
	// 
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 7);
 80042f0:	2207      	movs	r2, #7
 80042f2:	68b9      	ldr	r1, [r7, #8]
 80042f4:	2001      	movs	r0, #1
 80042f6:	f001 fc39 	bl	8005b6c <usart_send>
 80042fa:	60f8      	str	r0, [r7, #12]
	if (ret != -1) {
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004302:	d006      	beq.n	8004312 <cmd_name+0x32>
		ret = usart_send(BT_USART_CH, data, size);
 8004304:	78fb      	ldrb	r3, [r7, #3]
 8004306:	461a      	mov	r2, r3
 8004308:	6879      	ldr	r1, [r7, #4]
 800430a:	2001      	movs	r0, #1
 800430c:	f001 fc2e 	bl	8005b6c <usart_send>
 8004310:	60f8      	str	r0, [r7, #12]
	}
	
	return ret;
 8004312:	68fb      	ldr	r3, [r7, #12]
}
 8004314:	4618      	mov	r0, r3
 8004316:	3710      	adds	r7, #16
 8004318:	46bd      	mov	sp, r7
 800431a:	bd80      	pop	{r7, pc}
 800431c:	080078a4 	.word	0x080078a4

08004320 <cmd_baudrate>:

// 
static int32_t cmd_baudrate(uint8_t *data, uint8_t size)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b086      	sub	sp, #24
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
 8004328:	460b      	mov	r3, r1
 800432a:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	char cmd[8];
	
	// sizi1
	if (size != 1) {
 800432c:	78fb      	ldrb	r3, [r7, #3]
 800432e:	2b01      	cmp	r3, #1
 8004330:	d002      	beq.n	8004338 <cmd_baudrate+0x18>
		return -1;
 8004332:	f04f 33ff 	mov.w	r3, #4294967295
 8004336:	e01f      	b.n	8004378 <cmd_baudrate+0x58>
	}
	
	// 
	if ((*data >= BT_BAUDRATE_TYPE_MAX)||(*data <= BT_BAUDRATE_TYPE_NOT_USED)) {
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	781b      	ldrb	r3, [r3, #0]
 800433c:	2b08      	cmp	r3, #8
 800433e:	d803      	bhi.n	8004348 <cmd_baudrate+0x28>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	781b      	ldrb	r3, [r3, #0]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d102      	bne.n	800434e <cmd_baudrate+0x2e>
		return -1;
 8004348:	f04f 33ff 	mov.w	r3, #4294967295
 800434c:	e014      	b.n	8004378 <cmd_baudrate+0x58>
	}
	
	// 
	memcpy(cmd, "AT+BAUD", 7);
 800434e:	f107 030c 	add.w	r3, r7, #12
 8004352:	2207      	movs	r2, #7
 8004354:	490a      	ldr	r1, [pc, #40]	; (8004380 <cmd_baudrate+0x60>)
 8004356:	4618      	mov	r0, r3
 8004358:	f003 fa2a 	bl	80077b0 <memcpy>
	
	// 
	cmd[7] = *data + 0x30;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	781b      	ldrb	r3, [r3, #0]
 8004360:	3330      	adds	r3, #48	; 0x30
 8004362:	b2db      	uxtb	r3, r3
 8004364:	74fb      	strb	r3, [r7, #19]
	
	// 
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 8);
 8004366:	f107 030c 	add.w	r3, r7, #12
 800436a:	2208      	movs	r2, #8
 800436c:	4619      	mov	r1, r3
 800436e:	2001      	movs	r0, #1
 8004370:	f001 fbfc 	bl	8005b6c <usart_send>
 8004374:	6178      	str	r0, [r7, #20]
	
	return ret;
 8004376:	697b      	ldr	r3, [r7, #20]
}
 8004378:	4618      	mov	r0, r3
 800437a:	3718      	adds	r7, #24
 800437c:	46bd      	mov	sp, r7
 800437e:	bd80      	pop	{r7, pc}
 8004380:	080078ac 	.word	0x080078ac

08004384 <cmd_pin>:

// PIN
static int32_t cmd_pin(uint8_t *data, uint8_t size)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b084      	sub	sp, #16
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
 800438c:	460b      	mov	r3, r1
 800438e:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	char *cmd = "AT+PIN";
 8004390:	4b0e      	ldr	r3, [pc, #56]	; (80043cc <cmd_pin+0x48>)
 8004392:	60bb      	str	r3, [r7, #8]
	
	// sizi4
	if (size != 4) {
 8004394:	78fb      	ldrb	r3, [r7, #3]
 8004396:	2b04      	cmp	r3, #4
 8004398:	d002      	beq.n	80043a0 <cmd_pin+0x1c>
		return -1;
 800439a:	f04f 33ff 	mov.w	r3, #4294967295
 800439e:	e011      	b.n	80043c4 <cmd_pin+0x40>
	}
	
	// 
	ret = usart_send(BT_USART_CH, (uint8_t*)cmd, 6);
 80043a0:	2206      	movs	r2, #6
 80043a2:	68b9      	ldr	r1, [r7, #8]
 80043a4:	2001      	movs	r0, #1
 80043a6:	f001 fbe1 	bl	8005b6c <usart_send>
 80043aa:	60f8      	str	r0, [r7, #12]
	if (ret != -1) {
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043b2:	d006      	beq.n	80043c2 <cmd_pin+0x3e>
		ret = usart_send(BT_USART_CH, data, size);
 80043b4:	78fb      	ldrb	r3, [r7, #3]
 80043b6:	461a      	mov	r2, r3
 80043b8:	6879      	ldr	r1, [r7, #4]
 80043ba:	2001      	movs	r0, #1
 80043bc:	f001 fbd6 	bl	8005b6c <usart_send>
 80043c0:	60f8      	str	r0, [r7, #12]
	}
	
	return ret;
 80043c2:	68fb      	ldr	r3, [r7, #12]
}
 80043c4:	4618      	mov	r0, r3
 80043c6:	3710      	adds	r7, #16
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bd80      	pop	{r7, pc}
 80043cc:	080078b4 	.word	0x080078b4

080043d0 <bt_dev_msg_send>:

// 
static void bt_dev_msg_send(void *par) 
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b086      	sub	sp, #24
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
	BT_SEND_INFO *send_info = (BT_SEND_INFO*)par;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	617b      	str	r3, [r7, #20]
	BT_CTL *this = &bt_ctl;
 80043dc:	4b0e      	ldr	r3, [pc, #56]	; (8004418 <bt_dev_msg_send+0x48>)
 80043de:	613b      	str	r3, [r7, #16]
	int32_t ret;
	
	// 
	ret = snd_func[send_info->type](send_info->data, send_info->size);
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	781b      	ldrb	r3, [r3, #0]
 80043e4:	461a      	mov	r2, r3
 80043e6:	4b0d      	ldr	r3, [pc, #52]	; (800441c <bt_dev_msg_send+0x4c>)
 80043e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043ec:	697a      	ldr	r2, [r7, #20]
 80043ee:	6850      	ldr	r0, [r2, #4]
 80043f0:	697a      	ldr	r2, [r7, #20]
 80043f2:	7a12      	ldrb	r2, [r2, #8]
 80043f4:	4611      	mov	r1, r2
 80043f6:	4798      	blx	r3
 80043f8:	60f8      	str	r0, [r7, #12]
	if (ret != 0) {
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d002      	beq.n	8004406 <bt_dev_msg_send+0x36>
		console_str_send((uint8_t*)"send failed\n");
 8004400:	4807      	ldr	r0, [pc, #28]	; (8004420 <bt_dev_msg_send+0x50>)
 8004402:	f7ff fb2d 	bl	8003a60 <console_str_send>
	}
	
	// 0
	this->snd_buf.size = 0;
 8004406:	693b      	ldr	r3, [r7, #16]
 8004408:	2200      	movs	r2, #0
 800440a:	f883 2215 	strb.w	r2, [r3, #533]	; 0x215
}
 800440e:	bf00      	nop
 8004410:	3718      	adds	r7, #24
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}
 8004416:	bf00      	nop
 8004418:	20040208 	.word	0x20040208
 800441c:	20040000 	.word	0x20040000
 8004420:	080078bc 	.word	0x080078bc

08004424 <bt_dev_rcv_main>:
	{{NULL,					ST_UNDEIFNED},	{NULL,						ST_UNDEIFNED},		{NULL,				ST_UNDEIFNED},		{NULL,					ST_UNDEIFNED}},		// ST_UNDEIFNED
};

// BlueTooth
static int bt_dev_rcv_main(int argc, char *argv[])
{
 8004424:	b580      	push	{r7, lr}
 8004426:	b086      	sub	sp, #24
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
 800442c:	6039      	str	r1, [r7, #0]
	BT_CTL *this = &bt_ctl;
 800442e:	4b12      	ldr	r3, [pc, #72]	; (8004478 <bt_dev_rcv_main+0x54>)
 8004430:	617b      	str	r3, [r7, #20]
	uint8_t data;
	int32_t size;
	
	while (1) {
		// 
		size = usart_recv(BT_USART_CH, &data, 1);
 8004432:	f107 030f 	add.w	r3, r7, #15
 8004436:	2201      	movs	r2, #1
 8004438:	4619      	mov	r1, r3
 800443a:	2001      	movs	r0, #1
 800443c:	f001 fc0e 	bl	8005c5c <usart_recv>
 8004440:	6138      	str	r0, [r7, #16]
		// 
		if (size != 1) {
			; //  
		}
		// 
		if (this->state == ST_CONNECTED) {
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	2b02      	cmp	r3, #2
 8004448:	d10f      	bne.n	800446a <bt_dev_rcv_main+0x46>
				this->callback(this->rcv_buf.data, this->rcv_buf.size);
			}
#endif
			//console_str_send(&data);
			// 
			if (this->callback != NULL) {
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8004450:	2b00      	cmp	r3, #0
 8004452:	d0ee      	beq.n	8004432 <bt_dev_rcv_main+0xe>
				this->callback(data, this->callback_vp);
 8004454:	697b      	ldr	r3, [r7, #20]
 8004456:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 800445a:	7bfa      	ldrb	r2, [r7, #15]
 800445c:	4610      	mov	r0, r2
 800445e:	697a      	ldr	r2, [r7, #20]
 8004460:	f8d2 2224 	ldr.w	r2, [r2, #548]	; 0x224
 8004464:	4611      	mov	r1, r2
 8004466:	4798      	blx	r3
 8004468:	e7e3      	b.n	8004432 <bt_dev_rcv_main+0xe>
			}
		// 
		} else {
			// AT
			// 
			console_str_send(&data);
 800446a:	f107 030f 	add.w	r3, r7, #15
 800446e:	4618      	mov	r0, r3
 8004470:	f7ff faf6 	bl	8003a60 <console_str_send>
		size = usart_recv(BT_USART_CH, &data, 1);
 8004474:	e7dd      	b.n	8004432 <bt_dev_rcv_main+0xe>
 8004476:	bf00      	nop
 8004478:	20040208 	.word	0x20040208

0800447c <bt_dev_sts_main>:
	return 0;
}

// BlueTooth
static int bt_dev_sts_main(int argc, char *argv[])
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b08a      	sub	sp, #40	; 0x28
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
 8004484:	6039      	str	r1, [r7, #0]
	BT_CTL *this = &bt_ctl;
 8004486:	4b23      	ldr	r3, [pc, #140]	; (8004514 <bt_dev_sts_main+0x98>)
 8004488:	627b      	str	r3, [r7, #36]	; 0x24
	BT_MSG *msg;
	BT_MSG tmp_msg;
	int32_t size;
	int32_t addr;
	volatile uint32_t a = 0;
 800448a:	2300      	movs	r3, #0
 800448c:	60bb      	str	r3, [r7, #8]
	
	while(1){
		// 
		kz_recv(this->msg_id, &size, &msg);
 800448e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004490:	7d1b      	ldrb	r3, [r3, #20]
 8004492:	f107 0220 	add.w	r2, r7, #32
 8004496:	f107 010c 	add.w	r1, r7, #12
 800449a:	4618      	mov	r0, r3
 800449c:	f003 f837 	bl	800750e <kz_recv>
		// 
		memcpy(&tmp_msg, msg, sizeof(BT_MSG));
 80044a0:	6a39      	ldr	r1, [r7, #32]
 80044a2:	f107 0310 	add.w	r3, r7, #16
 80044a6:	2210      	movs	r2, #16
 80044a8:	4618      	mov	r0, r3
 80044aa:	f003 f981 	bl	80077b0 <memcpy>
		// 
		kz_kmfree(msg);
 80044ae:	6a3b      	ldr	r3, [r7, #32]
 80044b0:	4618      	mov	r0, r3
 80044b2:	f003 f803 	bl	80074bc <kz_kmfree>
		// 
		if (fsm[this->state][tmp_msg.msg_type].func != NULL) {
 80044b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044b8:	681a      	ldr	r2, [r3, #0]
 80044ba:	693b      	ldr	r3, [r7, #16]
 80044bc:	4916      	ldr	r1, [pc, #88]	; (8004518 <bt_dev_sts_main+0x9c>)
 80044be:	0092      	lsls	r2, r2, #2
 80044c0:	4413      	add	r3, r2
 80044c2:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d00c      	beq.n	80044e4 <bt_dev_sts_main+0x68>
			fsm[this->state][tmp_msg.msg_type].func(&(tmp_msg.msg_data));
 80044ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044cc:	681a      	ldr	r2, [r3, #0]
 80044ce:	693b      	ldr	r3, [r7, #16]
 80044d0:	4911      	ldr	r1, [pc, #68]	; (8004518 <bt_dev_sts_main+0x9c>)
 80044d2:	0092      	lsls	r2, r2, #2
 80044d4:	4413      	add	r3, r2
 80044d6:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
 80044da:	f107 0210 	add.w	r2, r7, #16
 80044de:	3204      	adds	r2, #4
 80044e0:	4610      	mov	r0, r2
 80044e2:	4798      	blx	r3
		}
		// 
		if (fsm[this->state][tmp_msg.msg_type].nxt_state != ST_UNDEIFNED) {
 80044e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044e6:	681a      	ldr	r2, [r3, #0]
 80044e8:	693b      	ldr	r3, [r7, #16]
 80044ea:	490b      	ldr	r1, [pc, #44]	; (8004518 <bt_dev_sts_main+0x9c>)
 80044ec:	0092      	lsls	r2, r2, #2
 80044ee:	4413      	add	r3, r2
 80044f0:	00db      	lsls	r3, r3, #3
 80044f2:	440b      	add	r3, r1
 80044f4:	791b      	ldrb	r3, [r3, #4]
 80044f6:	2b04      	cmp	r3, #4
 80044f8:	d0c9      	beq.n	800448e <bt_dev_sts_main+0x12>
			this->state = fsm[this->state][tmp_msg.msg_type].nxt_state;
 80044fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044fc:	681a      	ldr	r2, [r3, #0]
 80044fe:	693b      	ldr	r3, [r7, #16]
 8004500:	4905      	ldr	r1, [pc, #20]	; (8004518 <bt_dev_sts_main+0x9c>)
 8004502:	0092      	lsls	r2, r2, #2
 8004504:	4413      	add	r3, r2
 8004506:	00db      	lsls	r3, r3, #3
 8004508:	440b      	add	r3, r1
 800450a:	791b      	ldrb	r3, [r3, #4]
 800450c:	461a      	mov	r2, r3
 800450e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004510:	601a      	str	r2, [r3, #0]
		kz_recv(this->msg_id, &size, &msg);
 8004512:	e7bc      	b.n	800448e <bt_dev_sts_main+0x12>
 8004514:	20040208 	.word	0x20040208
 8004518:	08007d2c 	.word	0x08007d2c

0800451c <bt_dev_init>:
}
#endif

// BlueTooth
int32_t bt_dev_init(void)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b084      	sub	sp, #16
 8004520:	af02      	add	r7, sp, #8
	BT_CTL *this = &bt_ctl;
 8004522:	4b22      	ldr	r3, [pc, #136]	; (80045ac <bt_dev_init+0x90>)
 8004524:	607b      	str	r3, [r7, #4]
	int32_t ret;
	
	// 
	memset(this, 0, sizeof(BT_CTL));
 8004526:	f44f 720a 	mov.w	r2, #552	; 0x228
 800452a:	2100      	movs	r1, #0
 800452c:	6878      	ldr	r0, [r7, #4]
 800452e:	f003 f94a 	bl	80077c6 <memset>
	
	// 
	this->baudrate = BT_BAUDRATE_115200;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004538:	605a      	str	r2, [r3, #4]
	
	// usart
	ret = usart_open(BT_USART_CH, this->baudrate);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	4619      	mov	r1, r3
 8004540:	2001      	movs	r0, #1
 8004542:	f001 fa95 	bl	8005a70 <usart_open>
 8004546:	6038      	str	r0, [r7, #0]
	// usart
	if (ret != 0) {
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	2b00      	cmp	r3, #0
 800454c:	d002      	beq.n	8004554 <bt_dev_init+0x38>
		return -1;
 800454e:	f04f 33ff 	mov.w	r3, #4294967295
 8004552:	e026      	b.n	80045a2 <bt_dev_init+0x86>
	}
	
	// ID
	this->msg_id = MSGBOX_ID_BTMAIN;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2201      	movs	r2, #1
 8004558:	751a      	strb	r2, [r3, #20]
	
	// 
	set_cyclic_message(bt_dev_check_sts, BT_STATUS_CHECK_PERIOD);
 800455a:	210a      	movs	r1, #10
 800455c:	4814      	ldr	r0, [pc, #80]	; (80045b0 <bt_dev_init+0x94>)
 800455e:	f001 fde7 	bl	8006130 <set_cyclic_message>
	
	// 
	this->tsk_rcv_id = kz_run(bt_dev_rcv_main, "bt_dev_rcv_main",  BT_DEV_PRI, BT_DEV_STACK, 0, NULL);
 8004562:	2300      	movs	r3, #0
 8004564:	9301      	str	r3, [sp, #4]
 8004566:	2300      	movs	r3, #0
 8004568:	9300      	str	r3, [sp, #0]
 800456a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800456e:	2208      	movs	r2, #8
 8004570:	4910      	ldr	r1, [pc, #64]	; (80045b4 <bt_dev_init+0x98>)
 8004572:	4811      	ldr	r0, [pc, #68]	; (80045b8 <bt_dev_init+0x9c>)
 8004574:	f002 ff3a 	bl	80073ec <kz_run>
 8004578:	4602      	mov	r2, r0
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	609a      	str	r2, [r3, #8]
	this->tsk_sts_id = kz_run(bt_dev_sts_main, "bt_dev_sts_main",  BT_DEV_PRI, BT_DEV_STACK, 0, NULL);
 800457e:	2300      	movs	r3, #0
 8004580:	9301      	str	r3, [sp, #4]
 8004582:	2300      	movs	r3, #0
 8004584:	9300      	str	r3, [sp, #0]
 8004586:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800458a:	2208      	movs	r2, #8
 800458c:	490b      	ldr	r1, [pc, #44]	; (80045bc <bt_dev_init+0xa0>)
 800458e:	480c      	ldr	r0, [pc, #48]	; (80045c0 <bt_dev_init+0xa4>)
 8004590:	f002 ff2c 	bl	80073ec <kz_run>
 8004594:	4602      	mov	r2, r0
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	60da      	str	r2, [r3, #12]
	
	// 
	//tim_start_input_capture(BT_TIM_CH);
	
	// 
	this->state = ST_INITIALIZED;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2201      	movs	r2, #1
 800459e:	601a      	str	r2, [r3, #0]
	
	return 0;
 80045a0:	2300      	movs	r3, #0
}
 80045a2:	4618      	mov	r0, r3
 80045a4:	3708      	adds	r7, #8
 80045a6:	46bd      	mov	sp, r7
 80045a8:	bd80      	pop	{r7, pc}
 80045aa:	bf00      	nop
 80045ac:	20040208 	.word	0x20040208
 80045b0:	080045c5 	.word	0x080045c5
 80045b4:	08007920 	.word	0x08007920
 80045b8:	08004425 	.word	0x08004425
 80045bc:	08007930 	.word	0x08007930
 80045c0:	0800447d 	.word	0x0800447d

080045c4 <bt_dev_check_sts>:
	kz_send(this->msg_id, sizeof(BT_MSG), msg);
}

// 
int32_t bt_dev_check_sts(void)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b082      	sub	sp, #8
 80045c8:	af00      	add	r7, sp, #0
	BT_CTL *this = &bt_ctl;
 80045ca:	4b0c      	ldr	r3, [pc, #48]	; (80045fc <bt_dev_check_sts+0x38>)
 80045cc:	607b      	str	r3, [r7, #4]
	BT_MSG *msg;
	BT_MSG *tmp_msg;
	uint32_t i;
	
	msg = kz_kmalloc(sizeof(BT_MSG));
 80045ce:	2010      	movs	r0, #16
 80045d0:	f002 ff5d 	bl	800748e <kz_kmalloc>
 80045d4:	6038      	str	r0, [r7, #0]
	msg->msg_type = EVENT_CHECK_STS;
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	2203      	movs	r2, #3
 80045da:	601a      	str	r2, [r3, #0]
	msg->msg_data.data = NULL;
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	2200      	movs	r2, #0
 80045e0:	609a      	str	r2, [r3, #8]
	kz_send(this->msg_id, sizeof(BT_MSG), msg);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	7d1b      	ldrb	r3, [r3, #20]
 80045e6:	683a      	ldr	r2, [r7, #0]
 80045e8:	2110      	movs	r1, #16
 80045ea:	4618      	mov	r0, r3
 80045ec:	f002 ff77 	bl	80074de <kz_send>
}
 80045f0:	bf00      	nop
 80045f2:	4618      	mov	r0, r3
 80045f4:	3708      	adds	r7, #8
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bd80      	pop	{r7, pc}
 80045fa:	bf00      	nop
 80045fc:	20040208 	.word	0x20040208

08004600 <w25q20ew_polling_read_reg>:
	;
}

// 
static int32_t w25q20ew_polling_read_reg(uint32_t bit, uint32_t flag, uint32_t timeout)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b08a      	sub	sp, #40	; 0x28
 8004604:	af00      	add	r7, sp, #0
 8004606:	60f8      	str	r0, [r7, #12]
 8004608:	60b9      	str	r1, [r7, #8]
 800460a:	607a      	str	r2, [r7, #4]
	const OCTOSPI_COM_CFG *cmd_cfg;
	uint8_t status = 0;
 800460c:	2300      	movs	r3, #0
 800460e:	74fb      	strb	r3, [r7, #19]
	uint32_t cnt;
	int32_t ret = E_TMOUT;
 8004610:	f06f 0301 	mvn.w	r3, #1
 8004614:	623b      	str	r3, [r7, #32]
	int32_t drv_ret;
	uint8_t expected_status;
	
	// 
	cnt = timeout/W25Q20EW_POLLING_PERIOD;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	627b      	str	r3, [r7, #36]	; 0x24
	if (cnt == 1) {
 800461a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800461c:	2b01      	cmp	r3, #1
 800461e:	d101      	bne.n	8004624 <w25q20ew_polling_read_reg+0x24>
		cnt = 1;
 8004620:	2301      	movs	r3, #1
 8004622:	627b      	str	r3, [r7, #36]	; 0x24
	}
	
	// 
	cmd_cfg = &(cmd_config_tbl[CMD_READ_STATUS_REGISTER_1]);
 8004624:	4b15      	ldr	r3, [pc, #84]	; (800467c <w25q20ew_polling_read_reg+0x7c>)
 8004626:	61fb      	str	r3, [r7, #28]
	
	// 
	expected_status = (flag << (bit - 1));
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	3b01      	subs	r3, #1
 800462c:	68ba      	ldr	r2, [r7, #8]
 800462e:	fa02 f303 	lsl.w	r3, r2, r3
 8004632:	76fb      	strb	r3, [r7, #27]
	
	// 
	while(cnt-- > 0) {
 8004634:	e017      	b.n	8004666 <w25q20ew_polling_read_reg+0x66>
		// 
		drv_ret = octospi_recv(W25Q20EW_OCTOSPI_CH, cmd_cfg, &status, sizeof(status));
 8004636:	f107 0213 	add.w	r2, r7, #19
 800463a:	2301      	movs	r3, #1
 800463c:	69f9      	ldr	r1, [r7, #28]
 800463e:	2000      	movs	r0, #0
 8004640:	f000 ffdc 	bl	80055fc <octospi_recv>
 8004644:	6178      	str	r0, [r7, #20]
		// 
		if ((drv_ret == E_OK) && ((status & bit) == expected_status)) {
 8004646:	697b      	ldr	r3, [r7, #20]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d109      	bne.n	8004660 <w25q20ew_polling_read_reg+0x60>
 800464c:	7cfb      	ldrb	r3, [r7, #19]
 800464e:	461a      	mov	r2, r3
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	401a      	ands	r2, r3
 8004654:	7efb      	ldrb	r3, [r7, #27]
 8004656:	429a      	cmp	r2, r3
 8004658:	d102      	bne.n	8004660 <w25q20ew_polling_read_reg+0x60>
			ret = E_OK;
 800465a:	2300      	movs	r3, #0
 800465c:	623b      	str	r3, [r7, #32]
			break;
 800465e:	e007      	b.n	8004670 <w25q20ew_polling_read_reg+0x70>
		}
		// 
		kz_tsleep(W25Q20EW_POLLING_PERIOD);
 8004660:	2001      	movs	r0, #1
 8004662:	f002 ff81 	bl	8007568 <kz_tsleep>
	while(cnt-- > 0) {
 8004666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004668:	1e5a      	subs	r2, r3, #1
 800466a:	627a      	str	r2, [r7, #36]	; 0x24
 800466c:	2b00      	cmp	r3, #0
 800466e:	d1e2      	bne.n	8004636 <w25q20ew_polling_read_reg+0x36>
	}
	
	return ret;
 8004670:	6a3b      	ldr	r3, [r7, #32]
}
 8004672:	4618      	mov	r0, r3
 8004674:	3728      	adds	r7, #40	; 0x28
 8004676:	46bd      	mov	sp, r7
 8004678:	bd80      	pop	{r7, pc}
 800467a:	bf00      	nop
 800467c:	08007e20 	.word	0x08007e20

08004680 <w25q20ew_init>:

// 
int32_t w25q20ew_init(void)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b082      	sub	sp, #8
 8004684:	af00      	add	r7, sp, #0
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 8004686:	4b07      	ldr	r3, [pc, #28]	; (80046a4 <w25q20ew_init+0x24>)
 8004688:	607b      	str	r3, [r7, #4]
	
	// 
	memset(this, 0, sizeof(W25Q20EW_CTL));
 800468a:	220c      	movs	r2, #12
 800468c:	2100      	movs	r1, #0
 800468e:	6878      	ldr	r0, [r7, #4]
 8004690:	f003 f899 	bl	80077c6 <memset>
	
	// 
	this->state = ST_INITIALIZED;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2201      	movs	r2, #1
 8004698:	601a      	str	r2, [r3, #0]
	
	return 0;
 800469a:	2300      	movs	r3, #0
}
 800469c:	4618      	mov	r0, r3
 800469e:	3708      	adds	r7, #8
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bd80      	pop	{r7, pc}
 80046a4:	20040430 	.word	0x20040430

080046a8 <w25q20ew_open>:

int32_t w25q20ew_open(void)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b082      	sub	sp, #8
 80046ac:	af00      	add	r7, sp, #0
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 80046ae:	4b0a      	ldr	r3, [pc, #40]	; (80046d8 <w25q20ew_open+0x30>)
 80046b0:	607b      	str	r3, [r7, #4]
	int32_t ret;
	
	// octospi
	ret = octospi_open(W25Q20EW_OCTOSPI_CH, &open_par);
 80046b2:	490a      	ldr	r1, [pc, #40]	; (80046dc <w25q20ew_open+0x34>)
 80046b4:	2000      	movs	r0, #0
 80046b6:	f000 fdb9 	bl	800522c <octospi_open>
 80046ba:	6038      	str	r0, [r7, #0]
	if (ret != 0) {
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d002      	beq.n	80046c8 <w25q20ew_open+0x20>
		return -1;
 80046c2:	f04f 33ff 	mov.w	r3, #4294967295
 80046c6:	e003      	b.n	80046d0 <w25q20ew_open+0x28>
	}
	
	// 
	this->state = ST_IDLE;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2202      	movs	r2, #2
 80046cc:	601a      	str	r2, [r3, #0]
	
	return 0;
 80046ce:	2300      	movs	r3, #0
}
 80046d0:	4618      	mov	r0, r3
 80046d2:	3708      	adds	r7, #8
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bd80      	pop	{r7, pc}
 80046d8:	20040430 	.word	0x20040430
 80046dc:	08008130 	.word	0x08008130

080046e0 <w25q20ew_write_enable>:

// 
int32_t w25q20ew_write_enable(void)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b084      	sub	sp, #16
 80046e4:	af00      	add	r7, sp, #0
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 80046e6:	4b0e      	ldr	r3, [pc, #56]	; (8004720 <w25q20ew_write_enable+0x40>)
 80046e8:	60fb      	str	r3, [r7, #12]
	const OCTOSPI_COM_CFG *cmd_cfg;
	int32_t ret;
	
	// 
	if (this->state != ST_IDLE) {
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	2b02      	cmp	r3, #2
 80046f0:	d002      	beq.n	80046f8 <w25q20ew_write_enable+0x18>
		return -1;
 80046f2:	f04f 33ff 	mov.w	r3, #4294967295
 80046f6:	e00f      	b.n	8004718 <w25q20ew_write_enable+0x38>
	}
	// 
	this->state = ST_RUNNING;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2203      	movs	r2, #3
 80046fc:	601a      	str	r2, [r3, #0]
	
	// 
	cmd_cfg = &(cmd_config_tbl[CMD_WRITE_ENABLE]);
 80046fe:	4b09      	ldr	r3, [pc, #36]	; (8004724 <w25q20ew_write_enable+0x44>)
 8004700:	60bb      	str	r3, [r7, #8]
	
	// 
	ret = octospi_send(W25Q20EW_OCTOSPI_CH, cmd_cfg, NULL, 0);
 8004702:	2300      	movs	r3, #0
 8004704:	2200      	movs	r2, #0
 8004706:	68b9      	ldr	r1, [r7, #8]
 8004708:	2000      	movs	r0, #0
 800470a:	f000 ff47 	bl	800559c <octospi_send>
 800470e:	6078      	str	r0, [r7, #4]
	
	// 
	this->state = ST_IDLE;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	2202      	movs	r2, #2
 8004714:	601a      	str	r2, [r3, #0]
	
	return 0;
 8004716:	2300      	movs	r3, #0
}
 8004718:	4618      	mov	r0, r3
 800471a:	3710      	adds	r7, #16
 800471c:	46bd      	mov	sp, r7
 800471e:	bd80      	pop	{r7, pc}
 8004720:	20040430 	.word	0x20040430
 8004724:	08007dcc 	.word	0x08007dcc

08004728 <w25q20ew_wait_wel>:

// WEL
int32_t w25q20ew_wait_wel(uint32_t flag, uint32_t timeout)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b084      	sub	sp, #16
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
 8004730:	6039      	str	r1, [r7, #0]
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 8004732:	4b0d      	ldr	r3, [pc, #52]	; (8004768 <w25q20ew_wait_wel+0x40>)
 8004734:	60fb      	str	r3, [r7, #12]
	int32_t ret;
	
	// 
	if (this->state != ST_IDLE) {
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	2b02      	cmp	r3, #2
 800473c:	d002      	beq.n	8004744 <w25q20ew_wait_wel+0x1c>
		return -1;
 800473e:	f04f 33ff 	mov.w	r3, #4294967295
 8004742:	e00c      	b.n	800475e <w25q20ew_wait_wel+0x36>
	}
	// 
	this->state = ST_RUNNING;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	2203      	movs	r2, #3
 8004748:	601a      	str	r2, [r3, #0]
	
	// 
	ret = w25q20ew_polling_read_reg(FLASH_STATUS_1_WEL, flag, timeout);
 800474a:	683a      	ldr	r2, [r7, #0]
 800474c:	6879      	ldr	r1, [r7, #4]
 800474e:	2002      	movs	r0, #2
 8004750:	f7ff ff56 	bl	8004600 <w25q20ew_polling_read_reg>
 8004754:	60b8      	str	r0, [r7, #8]
	
	// 
	this->state = ST_IDLE;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	2202      	movs	r2, #2
 800475a:	601a      	str	r2, [r3, #0]
	
	return ret;
 800475c:	68bb      	ldr	r3, [r7, #8]
}
 800475e:	4618      	mov	r0, r3
 8004760:	3710      	adds	r7, #16
 8004762:	46bd      	mov	sp, r7
 8004764:	bd80      	pop	{r7, pc}
 8004766:	bf00      	nop
 8004768:	20040430 	.word	0x20040430

0800476c <w25q20ew_wait_wr_proc>:

// 
int32_t w25q20ew_wait_wr_proc(uint32_t timeout)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b084      	sub	sp, #16
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 8004774:	4b0c      	ldr	r3, [pc, #48]	; (80047a8 <w25q20ew_wait_wr_proc+0x3c>)
 8004776:	60fb      	str	r3, [r7, #12]
	int32_t ret;
	
	// 
	if (this->state != ST_IDLE) {
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	2b02      	cmp	r3, #2
 800477e:	d002      	beq.n	8004786 <w25q20ew_wait_wr_proc+0x1a>
		return -1;
 8004780:	f04f 33ff 	mov.w	r3, #4294967295
 8004784:	e00c      	b.n	80047a0 <w25q20ew_wait_wr_proc+0x34>
	}
	
	// 
	this->state = ST_RUNNING;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	2203      	movs	r2, #3
 800478a:	601a      	str	r2, [r3, #0]
	
	// 
	ret = w25q20ew_polling_read_reg(FLASH_STATUS_1_BUSY, 0, timeout);
 800478c:	687a      	ldr	r2, [r7, #4]
 800478e:	2100      	movs	r1, #0
 8004790:	2001      	movs	r0, #1
 8004792:	f7ff ff35 	bl	8004600 <w25q20ew_polling_read_reg>
 8004796:	60b8      	str	r0, [r7, #8]
	
	// 
	this->state = ST_IDLE;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	2202      	movs	r2, #2
 800479c:	601a      	str	r2, [r3, #0]
	
	return ret;
 800479e:	68bb      	ldr	r3, [r7, #8]
}
 80047a0:	4618      	mov	r0, r3
 80047a2:	3710      	adds	r7, #16
 80047a4:	46bd      	mov	sp, r7
 80047a6:	bd80      	pop	{r7, pc}
 80047a8:	20040430 	.word	0x20040430

080047ac <w25q20ew_write>:

// 
int32_t w25q20ew_write(uint32_t addr, uint8_t *data, uint8_t size)
{
 80047ac:	b480      	push	{r7}
 80047ae:	b087      	sub	sp, #28
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	60f8      	str	r0, [r7, #12]
 80047b4:	60b9      	str	r1, [r7, #8]
 80047b6:	4613      	mov	r3, r2
 80047b8:	71fb      	strb	r3, [r7, #7]
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 80047ba:	4b0e      	ldr	r3, [pc, #56]	; (80047f4 <w25q20ew_write+0x48>)
 80047bc:	617b      	str	r3, [r7, #20]
	
	// NULL
	if (data == NULL) {
 80047be:	68bb      	ldr	r3, [r7, #8]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d102      	bne.n	80047ca <w25q20ew_write+0x1e>
		return -1;
 80047c4:	f04f 33ff 	mov.w	r3, #4294967295
 80047c8:	e00d      	b.n	80047e6 <w25q20ew_write+0x3a>
	}
	
	// 
	if (this->state != ST_IDLE) {
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	2b02      	cmp	r3, #2
 80047d0:	d002      	beq.n	80047d8 <w25q20ew_write+0x2c>
		return -1;
 80047d2:	f04f 33ff 	mov.w	r3, #4294967295
 80047d6:	e006      	b.n	80047e6 <w25q20ew_write+0x3a>
	}
	// 
	this->state = ST_RUNNING;
 80047d8:	697b      	ldr	r3, [r7, #20]
 80047da:	2203      	movs	r2, #3
 80047dc:	601a      	str	r2, [r3, #0]
	
	// 
	this->state = ST_IDLE;
 80047de:	697b      	ldr	r3, [r7, #20]
 80047e0:	2202      	movs	r2, #2
 80047e2:	601a      	str	r2, [r3, #0]
	
	return 0;
 80047e4:	2300      	movs	r3, #0
}
 80047e6:	4618      	mov	r0, r3
 80047e8:	371c      	adds	r7, #28
 80047ea:	46bd      	mov	sp, r7
 80047ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f0:	4770      	bx	lr
 80047f2:	bf00      	nop
 80047f4:	20040430 	.word	0x20040430

080047f8 <w25q20ew_erase>:

// 
int32_t w25q20ew_erase(uint32_t addr)
{
 80047f8:	b5b0      	push	{r4, r5, r7, lr}
 80047fa:	b08c      	sub	sp, #48	; 0x30
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 8004800:	4b17      	ldr	r3, [pc, #92]	; (8004860 <w25q20ew_erase+0x68>)
 8004802:	62fb      	str	r3, [r7, #44]	; 0x2c
	OCTOSPI_COM_CFG cfg;
	int32_t ret;
	
	// 
	if (this->state != ST_IDLE) {
 8004804:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	2b02      	cmp	r3, #2
 800480a:	d002      	beq.n	8004812 <w25q20ew_erase+0x1a>
		return E_PAR;
 800480c:	f04f 33ff 	mov.w	r3, #4294967295
 8004810:	e022      	b.n	8004858 <w25q20ew_erase+0x60>
	}
	
	// 
	if (addr > W25Q20EW_END_ADDRESS) {
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004818:	d302      	bcc.n	8004820 <w25q20ew_erase+0x28>
		return E_PAR;
 800481a:	f04f 33ff 	mov.w	r3, #4294967295
 800481e:	e01b      	b.n	8004858 <w25q20ew_erase+0x60>
	}
	
	// 
	this->state = ST_RUNNING;
 8004820:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004822:	2203      	movs	r2, #3
 8004824:	601a      	str	r2, [r3, #0]
	
	// 
	memcpy(&cfg, &(cmd_config_tbl[CMD_SECTOR_ERACE]), sizeof(OCTOSPI_COM_CFG));
 8004826:	4b0f      	ldr	r3, [pc, #60]	; (8004864 <w25q20ew_erase+0x6c>)
 8004828:	f107 040c 	add.w	r4, r7, #12
 800482c:	f503 75e0 	add.w	r5, r3, #448	; 0x1c0
 8004830:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004832:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004834:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004838:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	cfg.addr = addr;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	617b      	str	r3, [r7, #20]
	
	// 
	ret = octospi_send(W25Q20EW_OCTOSPI_CH, &cfg, NULL, 0);
 8004840:	f107 010c 	add.w	r1, r7, #12
 8004844:	2300      	movs	r3, #0
 8004846:	2200      	movs	r2, #0
 8004848:	2000      	movs	r0, #0
 800484a:	f000 fea7 	bl	800559c <octospi_send>
 800484e:	62b8      	str	r0, [r7, #40]	; 0x28
	
	// 
	this->state = ST_IDLE;
 8004850:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004852:	2202      	movs	r2, #2
 8004854:	601a      	str	r2, [r3, #0]
	
	return ret;
 8004856:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8004858:	4618      	mov	r0, r3
 800485a:	3730      	adds	r7, #48	; 0x30
 800485c:	46bd      	mov	sp, r7
 800485e:	bdb0      	pop	{r4, r5, r7, pc}
 8004860:	20040430 	.word	0x20040430
 8004864:	08007dcc 	.word	0x08007dcc

08004868 <w25q20ew_read>:

// 
int32_t w25q20ew_read(uint32_t addr, uint8_t *data, uint8_t size)
{
 8004868:	b5b0      	push	{r4, r5, r7, lr}
 800486a:	b08e      	sub	sp, #56	; 0x38
 800486c:	af00      	add	r7, sp, #0
 800486e:	60f8      	str	r0, [r7, #12]
 8004870:	60b9      	str	r1, [r7, #8]
 8004872:	4613      	mov	r3, r2
 8004874:	71fb      	strb	r3, [r7, #7]
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 8004876:	4b17      	ldr	r3, [pc, #92]	; (80048d4 <w25q20ew_read+0x6c>)
 8004878:	637b      	str	r3, [r7, #52]	; 0x34
	OCTOSPI_COM_CFG cfg;
	int32_t ret;
	
	// NULL
	if (data == NULL) {
 800487a:	68bb      	ldr	r3, [r7, #8]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d102      	bne.n	8004886 <w25q20ew_read+0x1e>
		return -1;
 8004880:	f04f 33ff 	mov.w	r3, #4294967295
 8004884:	e022      	b.n	80048cc <w25q20ew_read+0x64>
	}
	
	// 
	if (this->state != ST_IDLE) {
 8004886:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	2b02      	cmp	r3, #2
 800488c:	d002      	beq.n	8004894 <w25q20ew_read+0x2c>
		return -1;
 800488e:	f04f 33ff 	mov.w	r3, #4294967295
 8004892:	e01b      	b.n	80048cc <w25q20ew_read+0x64>
	}
	// 
	this->state = ST_RUNNING;
 8004894:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004896:	2203      	movs	r2, #3
 8004898:	601a      	str	r2, [r3, #0]
	
#ifdef READ_ACCESS_SINGLE	// // 
	// 
	memcpy(&cfg, &(cmd_config_tbl[CMD_READ_DATA]), sizeof(OCTOSPI_COM_CFG));
 800489a:	4b0f      	ldr	r3, [pc, #60]	; (80048d8 <w25q20ew_read+0x70>)
 800489c:	f107 0414 	add.w	r4, r7, #20
 80048a0:	f103 05c4 	add.w	r5, r3, #196	; 0xc4
 80048a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80048a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80048a8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80048ac:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	cfg.addr = addr;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	61fb      	str	r3, [r7, #28]
	// 
	goto ACCESS_END;
#endif
	
	// 
	ret = octospi_recv(W25Q20EW_OCTOSPI_CH, &cfg, data, size);
 80048b4:	79fb      	ldrb	r3, [r7, #7]
 80048b6:	f107 0114 	add.w	r1, r7, #20
 80048ba:	68ba      	ldr	r2, [r7, #8]
 80048bc:	2000      	movs	r0, #0
 80048be:	f000 fe9d 	bl	80055fc <octospi_recv>
 80048c2:	6338      	str	r0, [r7, #48]	; 0x30
	
ACCESS_END:
	
	// 
	this->state = ST_IDLE;
 80048c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80048c6:	2202      	movs	r2, #2
 80048c8:	601a      	str	r2, [r3, #0]
	
	return ret;
 80048ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80048cc:	4618      	mov	r0, r3
 80048ce:	3738      	adds	r7, #56	; 0x38
 80048d0:	46bd      	mov	sp, r7
 80048d2:	bdb0      	pop	{r4, r5, r7, pc}
 80048d4:	20040430 	.word	0x20040430
 80048d8:	08007dcc 	.word	0x08007dcc

080048dc <w25q20ew_get_devise_id>:

// ID
// 2byte
int32_t w25q20ew_get_devise_id(uint8_t *id)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b086      	sub	sp, #24
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 80048e4:	4b0e      	ldr	r3, [pc, #56]	; (8004920 <w25q20ew_get_devise_id+0x44>)
 80048e6:	617b      	str	r3, [r7, #20]
	const OCTOSPI_COM_CFG *cmd_cfg;
	int32_t ret;
	
	// 
	if (this->state != ST_IDLE) {
 80048e8:	697b      	ldr	r3, [r7, #20]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	2b02      	cmp	r3, #2
 80048ee:	d002      	beq.n	80048f6 <w25q20ew_get_devise_id+0x1a>
		return -1;
 80048f0:	f04f 33ff 	mov.w	r3, #4294967295
 80048f4:	e00f      	b.n	8004916 <w25q20ew_get_devise_id+0x3a>
	}
	// 
	this->state = ST_RUNNING;
 80048f6:	697b      	ldr	r3, [r7, #20]
 80048f8:	2203      	movs	r2, #3
 80048fa:	601a      	str	r2, [r3, #0]
	
	// 
	cmd_cfg = &(cmd_config_tbl[CMD_READ_MANUFACTURER_DEVICE_ID]);
 80048fc:	4b09      	ldr	r3, [pc, #36]	; (8004924 <w25q20ew_get_devise_id+0x48>)
 80048fe:	613b      	str	r3, [r7, #16]
	
	// 
	ret = octospi_recv(W25Q20EW_OCTOSPI_CH, cmd_cfg, id, 2);
 8004900:	2302      	movs	r3, #2
 8004902:	687a      	ldr	r2, [r7, #4]
 8004904:	6939      	ldr	r1, [r7, #16]
 8004906:	2000      	movs	r0, #0
 8004908:	f000 fe78 	bl	80055fc <octospi_recv>
 800490c:	60f8      	str	r0, [r7, #12]
	
	// 
	this->state = ST_IDLE;
 800490e:	697b      	ldr	r3, [r7, #20]
 8004910:	2202      	movs	r2, #2
 8004912:	601a      	str	r2, [r3, #0]
	
	return ret;
 8004914:	68fb      	ldr	r3, [r7, #12]
}
 8004916:	4618      	mov	r0, r3
 8004918:	3718      	adds	r7, #24
 800491a:	46bd      	mov	sp, r7
 800491c:	bd80      	pop	{r7, pc}
 800491e:	bf00      	nop
 8004920:	20040430 	.word	0x20040430
 8004924:	08008050 	.word	0x08008050

08004928 <w25q20ew_get_sfdp>:

// SFDP
// 256byte
int32_t w25q20ew_get_sfdp(uint8_t *sfdp)
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b086      	sub	sp, #24
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 8004930:	4b11      	ldr	r3, [pc, #68]	; (8004978 <w25q20ew_get_sfdp+0x50>)
 8004932:	617b      	str	r3, [r7, #20]
	const OCTOSPI_COM_CFG *cmd_cfg;
	int32_t ret;
	
	// 
	if (this->state != ST_IDLE) {
 8004934:	697b      	ldr	r3, [r7, #20]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	2b02      	cmp	r3, #2
 800493a:	d002      	beq.n	8004942 <w25q20ew_get_sfdp+0x1a>
		return -1;
 800493c:	f04f 33ff 	mov.w	r3, #4294967295
 8004940:	e015      	b.n	800496e <w25q20ew_get_sfdp+0x46>
	}
	// 
	this->state = ST_RUNNING;
 8004942:	697b      	ldr	r3, [r7, #20]
 8004944:	2203      	movs	r2, #3
 8004946:	601a      	str	r2, [r3, #0]
	
	// 
	memset(sfdp, 0, sizeof(sfdp));
 8004948:	2204      	movs	r2, #4
 800494a:	2100      	movs	r1, #0
 800494c:	6878      	ldr	r0, [r7, #4]
 800494e:	f002 ff3a 	bl	80077c6 <memset>
	cmd_cfg = &(cmd_config_tbl[CMD_READ_SFDP_REGISTER]);
 8004952:	4b0a      	ldr	r3, [pc, #40]	; (800497c <w25q20ew_get_sfdp+0x54>)
 8004954:	613b      	str	r3, [r7, #16]
	
	// 
	ret = octospi_recv(W25Q20EW_OCTOSPI_CH, cmd_cfg, sfdp, 256);
 8004956:	f44f 7380 	mov.w	r3, #256	; 0x100
 800495a:	687a      	ldr	r2, [r7, #4]
 800495c:	6939      	ldr	r1, [r7, #16]
 800495e:	2000      	movs	r0, #0
 8004960:	f000 fe4c 	bl	80055fc <octospi_recv>
 8004964:	60f8      	str	r0, [r7, #12]
	
	// 
	this->state = ST_IDLE;
 8004966:	697b      	ldr	r3, [r7, #20]
 8004968:	2202      	movs	r2, #2
 800496a:	601a      	str	r2, [r3, #0]
	
	return ret;
 800496c:	68fb      	ldr	r3, [r7, #12]
}
 800496e:	4618      	mov	r0, r3
 8004970:	3718      	adds	r7, #24
 8004972:	46bd      	mov	sp, r7
 8004974:	bd80      	pop	{r7, pc}
 8004976:	bf00      	nop
 8004978:	20040430 	.word	0x20040430
 800497c:	080080dc 	.word	0x080080dc

08004980 <w25q20ew_write_disable>:

// 
int32_t w25q20ew_write_disable(void)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b084      	sub	sp, #16
 8004984:	af00      	add	r7, sp, #0
	W25Q20EW_CTL *this = &w25q20ew_ctl;
 8004986:	4b11      	ldr	r3, [pc, #68]	; (80049cc <w25q20ew_write_disable+0x4c>)
 8004988:	60fb      	str	r3, [r7, #12]
	const OCTOSPI_COM_CFG *cmd_cfg;
	int32_t ret;
	
	// 
	if (this->state != ST_IDLE) {
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	2b02      	cmp	r3, #2
 8004990:	d002      	beq.n	8004998 <w25q20ew_write_disable+0x18>
		return -1;
 8004992:	f04f 33ff 	mov.w	r3, #4294967295
 8004996:	e015      	b.n	80049c4 <w25q20ew_write_disable+0x44>
	}
	// 
	this->state = ST_RUNNING;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	2203      	movs	r2, #3
 800499c:	601a      	str	r2, [r3, #0]
	
	// 
	cmd_cfg = &(cmd_config_tbl[CMD_WRITE_DISABLE]);
 800499e:	4b0c      	ldr	r3, [pc, #48]	; (80049d0 <w25q20ew_write_disable+0x50>)
 80049a0:	60bb      	str	r3, [r7, #8]
	
	// 
	ret = octospi_send(W25Q20EW_OCTOSPI_CH, cmd_cfg, NULL, 0);
 80049a2:	2300      	movs	r3, #0
 80049a4:	2200      	movs	r2, #0
 80049a6:	68b9      	ldr	r1, [r7, #8]
 80049a8:	2000      	movs	r0, #0
 80049aa:	f000 fdf7 	bl	800559c <octospi_send>
 80049ae:	6078      	str	r0, [r7, #4]
	if (ret != 0) {
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d002      	beq.n	80049bc <w25q20ew_write_disable+0x3c>
		return -1;
 80049b6:	f04f 33ff 	mov.w	r3, #4294967295
 80049ba:	e003      	b.n	80049c4 <w25q20ew_write_disable+0x44>
	}
	
	// 
	this->state = ST_IDLE;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	2202      	movs	r2, #2
 80049c0:	601a      	str	r2, [r3, #0]
	
	return 0;
 80049c2:	2300      	movs	r3, #0
}
 80049c4:	4618      	mov	r0, r3
 80049c6:	3710      	adds	r7, #16
 80049c8:	46bd      	mov	sp, r7
 80049ca:	bd80      	pop	{r7, pc}
 80049cc:	20040430 	.word	0x20040430
 80049d0:	08007e04 	.word	0x08007e04

080049d4 <w25q20ew_cmd_get_device_id>:

// 
static void w25q20ew_cmd_get_device_id(void)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b084      	sub	sp, #16
 80049d8:	af00      	add	r7, sp, #0
	uint8_t id[2];
	uint32_t ret;
	uint32_t i;
	
	// 
	memset(id, 0, sizeof(id));
 80049da:	1d3b      	adds	r3, r7, #4
 80049dc:	2202      	movs	r2, #2
 80049de:	2100      	movs	r1, #0
 80049e0:	4618      	mov	r0, r3
 80049e2:	f002 fef0 	bl	80077c6 <memset>
	
	// ID
	ret = w25q20ew_get_devise_id(id);
 80049e6:	1d3b      	adds	r3, r7, #4
 80049e8:	4618      	mov	r0, r3
 80049ea:	f7ff ff77 	bl	80048dc <w25q20ew_get_devise_id>
 80049ee:	4603      	mov	r3, r0
 80049f0:	60bb      	str	r3, [r7, #8]
	if (ret != 0) {
 80049f2:	68bb      	ldr	r3, [r7, #8]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d002      	beq.n	80049fe <w25q20ew_cmd_get_device_id+0x2a>
		console_str_send("w25q20ew_get_devise_id error\n");
 80049f8:	480e      	ldr	r0, [pc, #56]	; (8004a34 <w25q20ew_cmd_get_device_id+0x60>)
 80049fa:	f7ff f831 	bl	8003a60 <console_str_send>
	}
	
	// 
	console_str_send("id\n");
 80049fe:	480e      	ldr	r0, [pc, #56]	; (8004a38 <w25q20ew_cmd_get_device_id+0x64>)
 8004a00:	f7ff f82e 	bl	8003a60 <console_str_send>
	for (i = 0; i < 2; i++) {
 8004a04:	2300      	movs	r3, #0
 8004a06:	60fb      	str	r3, [r7, #12]
 8004a08:	e00c      	b.n	8004a24 <w25q20ew_cmd_get_device_id+0x50>
		console_val_send(id[i]);
 8004a0a:	1d3a      	adds	r2, r7, #4
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	4413      	add	r3, r2
 8004a10:	781b      	ldrb	r3, [r3, #0]
 8004a12:	4618      	mov	r0, r3
 8004a14:	f7ff f83a 	bl	8003a8c <console_val_send>
		console_str_send("\n");
 8004a18:	4808      	ldr	r0, [pc, #32]	; (8004a3c <w25q20ew_cmd_get_device_id+0x68>)
 8004a1a:	f7ff f821 	bl	8003a60 <console_str_send>
	for (i = 0; i < 2; i++) {
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	3301      	adds	r3, #1
 8004a22:	60fb      	str	r3, [r7, #12]
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	2b01      	cmp	r3, #1
 8004a28:	d9ef      	bls.n	8004a0a <w25q20ew_cmd_get_device_id+0x36>
	}
}
 8004a2a:	bf00      	nop
 8004a2c:	3710      	adds	r7, #16
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bd80      	pop	{r7, pc}
 8004a32:	bf00      	nop
 8004a34:	080079bc 	.word	0x080079bc
 8004a38:	080079dc 	.word	0x080079dc
 8004a3c:	080079e0 	.word	0x080079e0

08004a40 <w25q20ew_cmd_get_sfdp>:

// 
static void w25q20ew_cmd_get_sfdp(void)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b0c4      	sub	sp, #272	; 0x110
 8004a44:	af00      	add	r7, sp, #0
	uint8_t sfdp[256];
	uint32_t ret;
	uint32_t i, j, k;
	
	// 
	memset(sfdp, 0, sizeof(sfdp));
 8004a46:	463b      	mov	r3, r7
 8004a48:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004a4c:	2100      	movs	r1, #0
 8004a4e:	4618      	mov	r0, r3
 8004a50:	f002 feb9 	bl	80077c6 <memset>
	
	// SFDP
	ret = w25q20ew_get_sfdp(sfdp);
 8004a54:	463b      	mov	r3, r7
 8004a56:	4618      	mov	r0, r3
 8004a58:	f7ff ff66 	bl	8004928 <w25q20ew_get_sfdp>
 8004a5c:	4603      	mov	r3, r0
 8004a5e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if (ret != 0) {
 8004a62:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d002      	beq.n	8004a70 <w25q20ew_cmd_get_sfdp+0x30>
		console_str_send("w25q20ew_cmd_get_sfdp error\n");
 8004a6a:	4829      	ldr	r0, [pc, #164]	; (8004b10 <w25q20ew_cmd_get_sfdp+0xd0>)
 8004a6c:	f7fe fff8 	bl	8003a60 <console_str_send>
	}
	
	// 
	console_str_send("==================== SFDP ============================\n");
 8004a70:	4828      	ldr	r0, [pc, #160]	; (8004b14 <w25q20ew_cmd_get_sfdp+0xd4>)
 8004a72:	f7fe fff5 	bl	8003a60 <console_str_send>
	console_str_send("     |  0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F\n");
 8004a76:	4828      	ldr	r0, [pc, #160]	; (8004b18 <w25q20ew_cmd_get_sfdp+0xd8>)
 8004a78:	f7fe fff2 	bl	8003a60 <console_str_send>
	console_str_send("------------------------------------------------------\n");
 8004a7c:	4827      	ldr	r0, [pc, #156]	; (8004b1c <w25q20ew_cmd_get_sfdp+0xdc>)
 8004a7e:	f7fe ffef 	bl	8003a60 <console_str_send>
	for (i = 0; i < 16; i++) {
 8004a82:	2300      	movs	r3, #0
 8004a84:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8004a88:	e039      	b.n	8004afe <w25q20ew_cmd_get_sfdp+0xbe>
		for (j = 0; j < 16; j++) {
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8004a90:	e029      	b.n	8004ae6 <w25q20ew_cmd_get_sfdp+0xa6>
			k = i*16+j;
 8004a92:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004a96:	011a      	lsls	r2, r3, #4
 8004a98:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004a9c:	4413      	add	r3, r2
 8004a9e:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
			if (j == 0) {
 8004aa2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d10c      	bne.n	8004ac4 <w25q20ew_cmd_get_sfdp+0x84>
				// 
				console_str_send("0x");
 8004aaa:	481d      	ldr	r0, [pc, #116]	; (8004b20 <w25q20ew_cmd_get_sfdp+0xe0>)
 8004aac:	f7fe ffd8 	bl	8003a60 <console_str_send>
				console_val_send_hex(k, 2);
 8004ab0:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8004ab4:	b2db      	uxtb	r3, r3
 8004ab6:	2102      	movs	r1, #2
 8004ab8:	4618      	mov	r0, r3
 8004aba:	f7ff f85f 	bl	8003b7c <console_val_send_hex>
				console_str_send(" |");
 8004abe:	4819      	ldr	r0, [pc, #100]	; (8004b24 <w25q20ew_cmd_get_sfdp+0xe4>)
 8004ac0:	f7fe ffce 	bl	8003a60 <console_str_send>
			}
			console_str_send(" ");
 8004ac4:	4818      	ldr	r0, [pc, #96]	; (8004b28 <w25q20ew_cmd_get_sfdp+0xe8>)
 8004ac6:	f7fe ffcb 	bl	8003a60 <console_str_send>
			console_val_send_hex(sfdp[k], 2);
 8004aca:	463a      	mov	r2, r7
 8004acc:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8004ad0:	4413      	add	r3, r2
 8004ad2:	781b      	ldrb	r3, [r3, #0]
 8004ad4:	2102      	movs	r1, #2
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	f7ff f850 	bl	8003b7c <console_val_send_hex>
		for (j = 0; j < 16; j++) {
 8004adc:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004ae0:	3301      	adds	r3, #1
 8004ae2:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8004ae6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004aea:	2b0f      	cmp	r3, #15
 8004aec:	d9d1      	bls.n	8004a92 <w25q20ew_cmd_get_sfdp+0x52>
		}
		console_str_send("\n");
 8004aee:	480f      	ldr	r0, [pc, #60]	; (8004b2c <w25q20ew_cmd_get_sfdp+0xec>)
 8004af0:	f7fe ffb6 	bl	8003a60 <console_str_send>
	for (i = 0; i < 16; i++) {
 8004af4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004af8:	3301      	adds	r3, #1
 8004afa:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8004afe:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004b02:	2b0f      	cmp	r3, #15
 8004b04:	d9c1      	bls.n	8004a8a <w25q20ew_cmd_get_sfdp+0x4a>
	}
}
 8004b06:	bf00      	nop
 8004b08:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	bd80      	pop	{r7, pc}
 8004b10:	080079e4 	.word	0x080079e4
 8004b14:	08007a04 	.word	0x08007a04
 8004b18:	08007a3c 	.word	0x08007a3c
 8004b1c:	08007a74 	.word	0x08007a74
 8004b20:	08007aac 	.word	0x08007aac
 8004b24:	08007ab0 	.word	0x08007ab0
 8004b28:	08007ab4 	.word	0x08007ab4
 8004b2c:	080079e0 	.word	0x080079e0

08004b30 <w25q20ew_cmd_write_enable>:

// 
static void w25q20ew_cmd_write_enable(void)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b082      	sub	sp, #8
 8004b34:	af00      	add	r7, sp, #0
	const OCTOSPI_COM_CFG *cmd_cfg;
	uint8_t status = 0;
 8004b36:	2300      	movs	r3, #0
 8004b38:	71fb      	strb	r3, [r7, #7]
	int32_t ret;
	
	// 
	console_str_send("write enable\n");
 8004b3a:	4809      	ldr	r0, [pc, #36]	; (8004b60 <w25q20ew_cmd_write_enable+0x30>)
 8004b3c:	f7fe ff90 	bl	8003a60 <console_str_send>
	ret = w25q20ew_write_enable();
 8004b40:	f7ff fdce 	bl	80046e0 <w25q20ew_write_enable>
 8004b44:	6038      	str	r0, [r7, #0]
	if (ret != E_OK) {
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d004      	beq.n	8004b56 <w25q20ew_cmd_write_enable+0x26>
		console_str_send("write enable error\n");
 8004b4c:	4805      	ldr	r0, [pc, #20]	; (8004b64 <w25q20ew_cmd_write_enable+0x34>)
 8004b4e:	f7fe ff87 	bl	8003a60 <console_str_send>
		goto WRITE_ENABLE_EXIT;
 8004b52:	bf00      	nop
	}
	
WRITE_ENABLE_EXIT:
	return;
 8004b54:	bf00      	nop
 8004b56:	bf00      	nop
}
 8004b58:	3708      	adds	r7, #8
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	bd80      	pop	{r7, pc}
 8004b5e:	bf00      	nop
 8004b60:	08007ab8 	.word	0x08007ab8
 8004b64:	08007ac8 	.word	0x08007ac8

08004b68 <w25q20ew_cmd_write_disable>:

// 
static void w25q20ew_cmd_write_disable(void)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b082      	sub	sp, #8
 8004b6c:	af00      	add	r7, sp, #0
	int32_t ret;
	
	// 
	console_str_send("write disable\n");
 8004b6e:	4809      	ldr	r0, [pc, #36]	; (8004b94 <w25q20ew_cmd_write_disable+0x2c>)
 8004b70:	f7fe ff76 	bl	8003a60 <console_str_send>
	ret = w25q20ew_write_disable();
 8004b74:	f7ff ff04 	bl	8004980 <w25q20ew_write_disable>
 8004b78:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d004      	beq.n	8004b8a <w25q20ew_cmd_write_disable+0x22>
		console_str_send("write disable error\n");
 8004b80:	4805      	ldr	r0, [pc, #20]	; (8004b98 <w25q20ew_cmd_write_disable+0x30>)
 8004b82:	f7fe ff6d 	bl	8003a60 <console_str_send>
		goto WRITE_DISABLE_EXIT;
 8004b86:	bf00      	nop
	}
	
WRITE_DISABLE_EXIT:
	return;
 8004b88:	bf00      	nop
 8004b8a:	bf00      	nop
}
 8004b8c:	3708      	adds	r7, #8
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	bd80      	pop	{r7, pc}
 8004b92:	bf00      	nop
 8004b94:	08007adc 	.word	0x08007adc
 8004b98:	08007aec 	.word	0x08007aec

08004b9c <w25q20ew_cmd_read_status>:

// 
static void w25q20ew_cmd_read_status(void)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b084      	sub	sp, #16
 8004ba0:	af00      	add	r7, sp, #0
	const OCTOSPI_COM_CFG *cmd_cfg;
	uint8_t status = 0;
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	71fb      	strb	r3, [r7, #7]
	int32_t ret;
	
	// 
	cmd_cfg = &(cmd_config_tbl[CMD_READ_STATUS_REGISTER_1]);
 8004ba6:	4b0f      	ldr	r3, [pc, #60]	; (8004be4 <w25q20ew_cmd_read_status+0x48>)
 8004ba8:	60fb      	str	r3, [r7, #12]
	
	// 
	ret = octospi_recv(W25Q20EW_OCTOSPI_CH, cmd_cfg, &status, sizeof(status));
 8004baa:	1dfa      	adds	r2, r7, #7
 8004bac:	2301      	movs	r3, #1
 8004bae:	68f9      	ldr	r1, [r7, #12]
 8004bb0:	2000      	movs	r0, #0
 8004bb2:	f000 fd23 	bl	80055fc <octospi_recv>
 8004bb6:	60b8      	str	r0, [r7, #8]
	if (ret != E_OK) {
 8004bb8:	68bb      	ldr	r3, [r7, #8]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d003      	beq.n	8004bc6 <w25q20ew_cmd_read_status+0x2a>
		console_str_send("status read error\n");
 8004bbe:	480a      	ldr	r0, [pc, #40]	; (8004be8 <w25q20ew_cmd_read_status+0x4c>)
 8004bc0:	f7fe ff4e 	bl	8003a60 <console_str_send>
		goto READ_STATUS_EXIT;
 8004bc4:	e00a      	b.n	8004bdc <w25q20ew_cmd_read_status+0x40>
	}
	console_str_send("status:");
 8004bc6:	4809      	ldr	r0, [pc, #36]	; (8004bec <w25q20ew_cmd_read_status+0x50>)
 8004bc8:	f7fe ff4a 	bl	8003a60 <console_str_send>
	console_val_send_hex(status, 2);
 8004bcc:	79fb      	ldrb	r3, [r7, #7]
 8004bce:	2102      	movs	r1, #2
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	f7fe ffd3 	bl	8003b7c <console_val_send_hex>
	console_str_send("\n");
 8004bd6:	4806      	ldr	r0, [pc, #24]	; (8004bf0 <w25q20ew_cmd_read_status+0x54>)
 8004bd8:	f7fe ff42 	bl	8003a60 <console_str_send>
	
READ_STATUS_EXIT:
	return;
 8004bdc:	bf00      	nop
}
 8004bde:	3710      	adds	r7, #16
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bd80      	pop	{r7, pc}
 8004be4:	08007e20 	.word	0x08007e20
 8004be8:	08007b04 	.word	0x08007b04
 8004bec:	08007b18 	.word	0x08007b18
 8004bf0:	080079e0 	.word	0x080079e0

08004bf4 <w25q20ew_cmd_erace>:

// 
static void w25q20ew_cmd_erace(void)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b082      	sub	sp, #8
 8004bf8:	af00      	add	r7, sp, #0
	int32_t ret;
	
	// 
	ret = w25q20ew_erase(0);
 8004bfa:	2000      	movs	r0, #0
 8004bfc:	f7ff fdfc 	bl	80047f8 <w25q20ew_erase>
 8004c00:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d004      	beq.n	8004c12 <w25q20ew_cmd_erace+0x1e>
		console_str_send("erace error\n");
 8004c08:	4804      	ldr	r0, [pc, #16]	; (8004c1c <w25q20ew_cmd_erace+0x28>)
 8004c0a:	f7fe ff29 	bl	8003a60 <console_str_send>
		goto ERACE_EXIT;
 8004c0e:	bf00      	nop
	}
	
ERACE_EXIT:
	return;
 8004c10:	bf00      	nop
 8004c12:	bf00      	nop
}
 8004c14:	3708      	adds	r7, #8
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bd80      	pop	{r7, pc}
 8004c1a:	bf00      	nop
 8004c1c:	08007b20 	.word	0x08007b20

08004c20 <w25q20ew_cmd_read>:

#define W25Q20EW_BUFF_SIZE	(4*1024)
static uint8_t w25q20ew_buff[W25Q20EW_BUFF_SIZE];
static void w25q20ew_cmd_read(void)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b084      	sub	sp, #16
 8004c24:	af00      	add	r7, sp, #0
	int32_t ret;
	uint32_t i, j, k;
	
	// 
	memset(w25q20ew_buff, 0, sizeof(W25Q20EW_BUFF_SIZE));
 8004c26:	2204      	movs	r2, #4
 8004c28:	2100      	movs	r1, #0
 8004c2a:	4824      	ldr	r0, [pc, #144]	; (8004cbc <w25q20ew_cmd_read+0x9c>)
 8004c2c:	f002 fdcb 	bl	80077c6 <memset>
	
	// 
	ret = w25q20ew_read(0, w25q20ew_buff, W25Q20EW_BUFF_SIZE);
 8004c30:	2200      	movs	r2, #0
 8004c32:	4922      	ldr	r1, [pc, #136]	; (8004cbc <w25q20ew_cmd_read+0x9c>)
 8004c34:	2000      	movs	r0, #0
 8004c36:	f7ff fe17 	bl	8004868 <w25q20ew_read>
 8004c3a:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d003      	beq.n	8004c4a <w25q20ew_cmd_read+0x2a>
		console_str_send("read error\n");
 8004c42:	481f      	ldr	r0, [pc, #124]	; (8004cc0 <w25q20ew_cmd_read+0xa0>)
 8004c44:	f7fe ff0c 	bl	8003a60 <console_str_send>
		goto ERACE_EXIT;
 8004c48:	e033      	b.n	8004cb2 <w25q20ew_cmd_read+0x92>
	}
	
	// 
	console_str_send("==================== BUFF ============================\n");
 8004c4a:	481e      	ldr	r0, [pc, #120]	; (8004cc4 <w25q20ew_cmd_read+0xa4>)
 8004c4c:	f7fe ff08 	bl	8003a60 <console_str_send>
	console_str_send("     |  0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F\n");
 8004c50:	481d      	ldr	r0, [pc, #116]	; (8004cc8 <w25q20ew_cmd_read+0xa8>)
 8004c52:	f7fe ff05 	bl	8003a60 <console_str_send>
	console_str_send("------------------------------------------------------\n");
 8004c56:	481d      	ldr	r0, [pc, #116]	; (8004ccc <w25q20ew_cmd_read+0xac>)
 8004c58:	f7fe ff02 	bl	8003a60 <console_str_send>
	for (i = 0; i < 16; i++) {
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	60fb      	str	r3, [r7, #12]
 8004c60:	e024      	b.n	8004cac <w25q20ew_cmd_read+0x8c>
		for (j = 0; j < W25Q20EW_BUFF_SIZE/16; j++) {
 8004c62:	2300      	movs	r3, #0
 8004c64:	60bb      	str	r3, [r7, #8]
 8004c66:	e018      	b.n	8004c9a <w25q20ew_cmd_read+0x7a>
			k = i*16+j;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	011a      	lsls	r2, r3, #4
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	4413      	add	r3, r2
 8004c70:	603b      	str	r3, [r7, #0]
			if (j == 0) {
 8004c72:	68bb      	ldr	r3, [r7, #8]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d102      	bne.n	8004c7e <w25q20ew_cmd_read+0x5e>
				// 
				//console_str_send("0x");
				//console_val_send_hex(k, 2);
				console_str_send(" |");
 8004c78:	4815      	ldr	r0, [pc, #84]	; (8004cd0 <w25q20ew_cmd_read+0xb0>)
 8004c7a:	f7fe fef1 	bl	8003a60 <console_str_send>
			}
			console_str_send(" ");
 8004c7e:	4815      	ldr	r0, [pc, #84]	; (8004cd4 <w25q20ew_cmd_read+0xb4>)
 8004c80:	f7fe feee 	bl	8003a60 <console_str_send>
			console_val_send_hex(w25q20ew_buff[k], 2);
 8004c84:	4a0d      	ldr	r2, [pc, #52]	; (8004cbc <w25q20ew_cmd_read+0x9c>)
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	4413      	add	r3, r2
 8004c8a:	781b      	ldrb	r3, [r3, #0]
 8004c8c:	2102      	movs	r1, #2
 8004c8e:	4618      	mov	r0, r3
 8004c90:	f7fe ff74 	bl	8003b7c <console_val_send_hex>
		for (j = 0; j < W25Q20EW_BUFF_SIZE/16; j++) {
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	3301      	adds	r3, #1
 8004c98:	60bb      	str	r3, [r7, #8]
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	2bff      	cmp	r3, #255	; 0xff
 8004c9e:	d9e3      	bls.n	8004c68 <w25q20ew_cmd_read+0x48>
		}
		console_str_send("\n");
 8004ca0:	480d      	ldr	r0, [pc, #52]	; (8004cd8 <w25q20ew_cmd_read+0xb8>)
 8004ca2:	f7fe fedd 	bl	8003a60 <console_str_send>
	for (i = 0; i < 16; i++) {
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	3301      	adds	r3, #1
 8004caa:	60fb      	str	r3, [r7, #12]
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	2b0f      	cmp	r3, #15
 8004cb0:	d9d7      	bls.n	8004c62 <w25q20ew_cmd_read+0x42>
	}
	
ERACE_EXIT:
	return;
 8004cb2:	bf00      	nop
}
 8004cb4:	3710      	adds	r7, #16
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	bd80      	pop	{r7, pc}
 8004cba:	bf00      	nop
 8004cbc:	2004043c 	.word	0x2004043c
 8004cc0:	08007b30 	.word	0x08007b30
 8004cc4:	08007b3c 	.word	0x08007b3c
 8004cc8:	08007a3c 	.word	0x08007a3c
 8004ccc:	08007a74 	.word	0x08007a74
 8004cd0:	08007ab0 	.word	0x08007ab0
 8004cd4:	08007ab4 	.word	0x08007ab4
 8004cd8:	080079e0 	.word	0x080079e0

08004cdc <w25q20ew_set_cmd>:

// 
void w25q20ew_set_cmd(void)
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b082      	sub	sp, #8
 8004ce0:	af00      	add	r7, sp, #0
	COMMAND_INFO cmd;
	
	// 
	cmd.input = "w25q20ew get_device_id";
 8004ce2:	4b1e      	ldr	r3, [pc, #120]	; (8004d5c <w25q20ew_set_cmd+0x80>)
 8004ce4:	603b      	str	r3, [r7, #0]
	cmd.func = w25q20ew_cmd_get_device_id;
 8004ce6:	4b1e      	ldr	r3, [pc, #120]	; (8004d60 <w25q20ew_set_cmd+0x84>)
 8004ce8:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8004cea:	463b      	mov	r3, r7
 8004cec:	4618      	mov	r0, r3
 8004cee:	f7fe ffd5 	bl	8003c9c <console_set_command>
	cmd.input = "w25q20ew get_sfdp";
 8004cf2:	4b1c      	ldr	r3, [pc, #112]	; (8004d64 <w25q20ew_set_cmd+0x88>)
 8004cf4:	603b      	str	r3, [r7, #0]
	cmd.func = w25q20ew_cmd_get_sfdp;
 8004cf6:	4b1c      	ldr	r3, [pc, #112]	; (8004d68 <w25q20ew_set_cmd+0x8c>)
 8004cf8:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8004cfa:	463b      	mov	r3, r7
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	f7fe ffcd 	bl	8003c9c <console_set_command>
	cmd.input = "w25q20ew write enable";
 8004d02:	4b1a      	ldr	r3, [pc, #104]	; (8004d6c <w25q20ew_set_cmd+0x90>)
 8004d04:	603b      	str	r3, [r7, #0]
	cmd.func = w25q20ew_cmd_write_enable;
 8004d06:	4b1a      	ldr	r3, [pc, #104]	; (8004d70 <w25q20ew_set_cmd+0x94>)
 8004d08:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8004d0a:	463b      	mov	r3, r7
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	f7fe ffc5 	bl	8003c9c <console_set_command>
	cmd.input = "w25q20ew write disable";
 8004d12:	4b18      	ldr	r3, [pc, #96]	; (8004d74 <w25q20ew_set_cmd+0x98>)
 8004d14:	603b      	str	r3, [r7, #0]
	cmd.func = w25q20ew_cmd_write_disable;
 8004d16:	4b18      	ldr	r3, [pc, #96]	; (8004d78 <w25q20ew_set_cmd+0x9c>)
 8004d18:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8004d1a:	463b      	mov	r3, r7
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	f7fe ffbd 	bl	8003c9c <console_set_command>
	cmd.input = "w25q20ew read status";
 8004d22:	4b16      	ldr	r3, [pc, #88]	; (8004d7c <w25q20ew_set_cmd+0xa0>)
 8004d24:	603b      	str	r3, [r7, #0]
	cmd.func = w25q20ew_cmd_read_status;
 8004d26:	4b16      	ldr	r3, [pc, #88]	; (8004d80 <w25q20ew_set_cmd+0xa4>)
 8004d28:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8004d2a:	463b      	mov	r3, r7
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	f7fe ffb5 	bl	8003c9c <console_set_command>
	cmd.input = "w25q20ew erace";
 8004d32:	4b14      	ldr	r3, [pc, #80]	; (8004d84 <w25q20ew_set_cmd+0xa8>)
 8004d34:	603b      	str	r3, [r7, #0]
	cmd.func = w25q20ew_cmd_erace;
 8004d36:	4b14      	ldr	r3, [pc, #80]	; (8004d88 <w25q20ew_set_cmd+0xac>)
 8004d38:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8004d3a:	463b      	mov	r3, r7
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	f7fe ffad 	bl	8003c9c <console_set_command>
	cmd.input = "w25q20ew read";
 8004d42:	4b12      	ldr	r3, [pc, #72]	; (8004d8c <w25q20ew_set_cmd+0xb0>)
 8004d44:	603b      	str	r3, [r7, #0]
	cmd.func = w25q20ew_cmd_read;
 8004d46:	4b12      	ldr	r3, [pc, #72]	; (8004d90 <w25q20ew_set_cmd+0xb4>)
 8004d48:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8004d4a:	463b      	mov	r3, r7
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	f7fe ffa5 	bl	8003c9c <console_set_command>
}
 8004d52:	bf00      	nop
 8004d54:	3708      	adds	r7, #8
 8004d56:	46bd      	mov	sp, r7
 8004d58:	bd80      	pop	{r7, pc}
 8004d5a:	bf00      	nop
 8004d5c:	08007b74 	.word	0x08007b74
 8004d60:	080049d5 	.word	0x080049d5
 8004d64:	08007b8c 	.word	0x08007b8c
 8004d68:	08004a41 	.word	0x08004a41
 8004d6c:	08007ba0 	.word	0x08007ba0
 8004d70:	08004b31 	.word	0x08004b31
 8004d74:	08007bb8 	.word	0x08007bb8
 8004d78:	08004b69 	.word	0x08004b69
 8004d7c:	08007bd0 	.word	0x08007bd0
 8004d80:	08004b9d 	.word	0x08004b9d
 8004d84:	08007be8 	.word	0x08007be8
 8004d88:	08004bf5 	.word	0x08004bf5
 8004d8c:	08007bf8 	.word	0x08007bf8
 8004d90:	08004c21 	.word	0x08004c21

08004d94 <dma_common_handler>:
	39,		// DMA_RESOURCE_SAI2_B
};

// 
static void dma_common_handler(DMA_CH ch)
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b086      	sub	sp, #24
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	4603      	mov	r3, r0
 8004d9c:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_dma *dma = (struct stm32l4_dma*)DMA1_BASE_ADDR;
 8004d9e:	4b25      	ldr	r3, [pc, #148]	; (8004e34 <dma_common_handler+0xa0>)
 8004da0:	617b      	str	r3, [r7, #20]
	DMA_CTL *this = get_myself(ch);
 8004da2:	79fa      	ldrb	r2, [r7, #7]
 8004da4:	4613      	mov	r3, r2
 8004da6:	005b      	lsls	r3, r3, #1
 8004da8:	4413      	add	r3, r2
 8004daa:	009b      	lsls	r3, r3, #2
 8004dac:	4a22      	ldr	r2, [pc, #136]	; (8004e38 <dma_common_handler+0xa4>)
 8004dae:	4413      	add	r3, r2
 8004db0:	613b      	str	r3, [r7, #16]
	uint32_t err_bit_pos = ((ch * 4) + 3);
 8004db2:	79fb      	ldrb	r3, [r7, #7]
 8004db4:	009b      	lsls	r3, r3, #2
 8004db6:	3303      	adds	r3, #3
 8004db8:	60fb      	str	r3, [r7, #12]
	uint32_t comp_bit_pos = ((ch * 4) + 1);
 8004dba:	79fb      	ldrb	r3, [r7, #7]
 8004dbc:	009b      	lsls	r3, r3, #2
 8004dbe:	3301      	adds	r3, #1
 8004dc0:	60bb      	str	r3, [r7, #8]
	
	// 
	if (dma->isr & (1UL << err_bit_pos)) {
 8004dc2:	697b      	ldr	r3, [r7, #20]
 8004dc4:	681a      	ldr	r2, [r3, #0]
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	fa22 f303 	lsr.w	r3, r2, r3
 8004dcc:	f003 0301 	and.w	r3, r3, #1
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d011      	beq.n	8004df8 <dma_common_handler+0x64>
		// 
		// (*)EN0
		dma->ifcr |= (1UL << ch);
 8004dd4:	697b      	ldr	r3, [r7, #20]
 8004dd6:	685a      	ldr	r2, [r3, #4]
 8004dd8:	79fb      	ldrb	r3, [r7, #7]
 8004dda:	2101      	movs	r1, #1
 8004ddc:	fa01 f303 	lsl.w	r3, r1, r3
 8004de0:	431a      	orrs	r2, r3
 8004de2:	697b      	ldr	r3, [r7, #20]
 8004de4:	605a      	str	r2, [r3, #4]
		// 
		this->callback(ch, -1, this->callback_vp);
 8004de6:	693b      	ldr	r3, [r7, #16]
 8004de8:	685b      	ldr	r3, [r3, #4]
 8004dea:	693a      	ldr	r2, [r7, #16]
 8004dec:	6892      	ldr	r2, [r2, #8]
 8004dee:	79f8      	ldrb	r0, [r7, #7]
 8004df0:	f04f 31ff 	mov.w	r1, #4294967295
 8004df4:	4798      	blx	r3
		return;
 8004df6:	e01a      	b.n	8004e2e <dma_common_handler+0x9a>
	}
	
	// 
	if (dma->isr & (1UL << comp_bit_pos)) {
 8004df8:	697b      	ldr	r3, [r7, #20]
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	68bb      	ldr	r3, [r7, #8]
 8004dfe:	fa22 f303 	lsr.w	r3, r2, r3
 8004e02:	f003 0301 	and.w	r3, r3, #1
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d010      	beq.n	8004e2c <dma_common_handler+0x98>
		// 
		dma->ifcr |= (1UL << ch);
 8004e0a:	697b      	ldr	r3, [r7, #20]
 8004e0c:	685a      	ldr	r2, [r3, #4]
 8004e0e:	79fb      	ldrb	r3, [r7, #7]
 8004e10:	2101      	movs	r1, #1
 8004e12:	fa01 f303 	lsl.w	r3, r1, r3
 8004e16:	431a      	orrs	r2, r3
 8004e18:	697b      	ldr	r3, [r7, #20]
 8004e1a:	605a      	str	r2, [r3, #4]
		// 
		this->callback(ch, 0, this->callback_vp);
 8004e1c:	693b      	ldr	r3, [r7, #16]
 8004e1e:	685b      	ldr	r3, [r3, #4]
 8004e20:	693a      	ldr	r2, [r7, #16]
 8004e22:	6892      	ldr	r2, [r2, #8]
 8004e24:	79f8      	ldrb	r0, [r7, #7]
 8004e26:	2100      	movs	r1, #0
 8004e28:	4798      	blx	r3
	}
	
	return;
 8004e2a:	bf00      	nop
 8004e2c:	bf00      	nop
}
 8004e2e:	3718      	adds	r7, #24
 8004e30:	46bd      	mov	sp, r7
 8004e32:	bd80      	pop	{r7, pc}
 8004e34:	40020000 	.word	0x40020000
 8004e38:	2004143c 	.word	0x2004143c

08004e3c <dma1_handler>:

/*  */
void dma1_handler(void){
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	af00      	add	r7, sp, #0
	dma_common_handler(DMA_CH1);
 8004e40:	2000      	movs	r0, #0
 8004e42:	f7ff ffa7 	bl	8004d94 <dma_common_handler>
}
 8004e46:	bf00      	nop
 8004e48:	bd80      	pop	{r7, pc}

08004e4a <dma2_handler>:

void dma2_handler(void){
 8004e4a:	b580      	push	{r7, lr}
 8004e4c:	af00      	add	r7, sp, #0
	dma_common_handler(DMA_CH2);
 8004e4e:	2001      	movs	r0, #1
 8004e50:	f7ff ffa0 	bl	8004d94 <dma_common_handler>
}
 8004e54:	bf00      	nop
 8004e56:	bd80      	pop	{r7, pc}

08004e58 <dma3_handler>:

void dma3_handler(void){
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	af00      	add	r7, sp, #0
	dma_common_handler(DMA_CH3);
 8004e5c:	2002      	movs	r0, #2
 8004e5e:	f7ff ff99 	bl	8004d94 <dma_common_handler>
}
 8004e62:	bf00      	nop
 8004e64:	bd80      	pop	{r7, pc}

08004e66 <dma4_handler>:

void dma4_handler(void){
 8004e66:	b580      	push	{r7, lr}
 8004e68:	af00      	add	r7, sp, #0
	dma_common_handler(DMA_CH4);
 8004e6a:	2003      	movs	r0, #3
 8004e6c:	f7ff ff92 	bl	8004d94 <dma_common_handler>
}
 8004e70:	bf00      	nop
 8004e72:	bd80      	pop	{r7, pc}

08004e74 <dma5_handler>:

void dma5_handler(void){
 8004e74:	b580      	push	{r7, lr}
 8004e76:	af00      	add	r7, sp, #0
	dma_common_handler(DMA_CH5);
 8004e78:	2004      	movs	r0, #4
 8004e7a:	f7ff ff8b 	bl	8004d94 <dma_common_handler>
}
 8004e7e:	bf00      	nop
 8004e80:	bd80      	pop	{r7, pc}

08004e82 <dma6_handler>:

void dma6_handler(void){
 8004e82:	b580      	push	{r7, lr}
 8004e84:	af00      	add	r7, sp, #0
	dma_common_handler(DMA_CH6);
 8004e86:	2005      	movs	r0, #5
 8004e88:	f7ff ff84 	bl	8004d94 <dma_common_handler>
}
 8004e8c:	bf00      	nop
 8004e8e:	bd80      	pop	{r7, pc}

08004e90 <dma7_handler>:

void dma7_handler(void){
 8004e90:	b580      	push	{r7, lr}
 8004e92:	af00      	add	r7, sp, #0
	dma_common_handler(DMA_CH7);
 8004e94:	2006      	movs	r0, #6
 8004e96:	f7ff ff7d 	bl	8004d94 <dma_common_handler>
}
 8004e9a:	bf00      	nop
 8004e9c:	bd80      	pop	{r7, pc}
	...

08004ea0 <dma_init>:

// 
// DMA
void dma_init(void)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b082      	sub	sp, #8
 8004ea4:	af00      	add	r7, sp, #0
	uint32_t ch;
	DMA_CTL *this;
	
	for (ch = 0; ch < DMA_CH_MAX; ch++) {
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	607b      	str	r3, [r7, #4]
 8004eaa:	e028      	b.n	8004efe <dma_init+0x5e>
		// 
		this = get_myself(ch);
 8004eac:	687a      	ldr	r2, [r7, #4]
 8004eae:	4613      	mov	r3, r2
 8004eb0:	005b      	lsls	r3, r3, #1
 8004eb2:	4413      	add	r3, r2
 8004eb4:	009b      	lsls	r3, r3, #2
 8004eb6:	4a15      	ldr	r2, [pc, #84]	; (8004f0c <dma_init+0x6c>)
 8004eb8:	4413      	add	r3, r2
 8004eba:	603b      	str	r3, [r7, #0]
		// 
		memset(this, 0, sizeof(DMA_CTL));
 8004ebc:	220c      	movs	r2, #12
 8004ebe:	2100      	movs	r1, #0
 8004ec0:	6838      	ldr	r0, [r7, #0]
 8004ec2:	f002 fc80 	bl	80077c6 <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8004ec6:	4912      	ldr	r1, [pc, #72]	; (8004f10 <dma_init+0x70>)
 8004ec8:	687a      	ldr	r2, [r7, #4]
 8004eca:	4613      	mov	r3, r2
 8004ecc:	005b      	lsls	r3, r3, #1
 8004ece:	4413      	add	r3, r2
 8004ed0:	009b      	lsls	r3, r3, #2
 8004ed2:	440b      	add	r3, r1
 8004ed4:	3308      	adds	r3, #8
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	b218      	sxth	r0, r3
 8004eda:	490d      	ldr	r1, [pc, #52]	; (8004f10 <dma_init+0x70>)
 8004edc:	687a      	ldr	r2, [r7, #4]
 8004ede:	4613      	mov	r3, r2
 8004ee0:	005b      	lsls	r3, r3, #1
 8004ee2:	4413      	add	r3, r2
 8004ee4:	009b      	lsls	r3, r3, #2
 8004ee6:	440b      	add	r3, r1
 8004ee8:	3304      	adds	r3, #4
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4619      	mov	r1, r3
 8004eee:	f002 fb26 	bl	800753e <kz_setintr>
		// 
		this->status = ST_INTIALIZED;
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	2201      	movs	r2, #1
 8004ef6:	601a      	str	r2, [r3, #0]
	for (ch = 0; ch < DMA_CH_MAX; ch++) {
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	3301      	adds	r3, #1
 8004efc:	607b      	str	r3, [r7, #4]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2b06      	cmp	r3, #6
 8004f02:	d9d3      	bls.n	8004eac <dma_init+0xc>
	}
	
	return;
 8004f04:	bf00      	nop
}
 8004f06:	3708      	adds	r7, #8
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	bd80      	pop	{r7, pc}
 8004f0c:	2004143c 	.word	0x2004143c
 8004f10:	08008144 	.word	0x08008144

08004f14 <I2C1_EV_IRQHandler>:
	while(1) {} ;
}

// 
static void I2C1_EV_IRQHandler(void)
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b082      	sub	sp, #8
 8004f18:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN I2C1_EV_IRQn 0 */
	I2C_CTL *this;
	
	// 
	this = get_myself(I2C_CH1);
 8004f1a:	4b07      	ldr	r3, [pc, #28]	; (8004f38 <I2C1_EV_IRQHandler+0x24>)
 8004f1c:	607b      	str	r3, [r7, #4]
	
	/* USER CODE END I2C1_EV_IRQn 0 */
	if (&(this->hi2c1) != 0) {
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	3304      	adds	r3, #4
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d004      	beq.n	8004f30 <I2C1_EV_IRQHandler+0x1c>
		HAL_I2C_EV_IRQHandler(&(this->hi2c1));
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	3304      	adds	r3, #4
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	f7fb fc60 	bl	80007f0 <HAL_I2C_EV_IRQHandler>
	}
	/* USER CODE BEGIN I2C1_EV_IRQn 1 */

	/* USER CODE END I2C1_EV_IRQn 1 */
}
 8004f30:	bf00      	nop
 8004f32:	3708      	adds	r7, #8
 8004f34:	46bd      	mov	sp, r7
 8004f36:	bd80      	pop	{r7, pc}
 8004f38:	20041490 	.word	0x20041490

08004f3c <I2C1_ER_IRQHandler>:

static void I2C1_ER_IRQHandler(void)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b082      	sub	sp, #8
 8004f40:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN I2C1_ER_IRQn 0 */
	I2C_CTL *this;
	
	// 
	this = get_myself(I2C_CH1);
 8004f42:	4b07      	ldr	r3, [pc, #28]	; (8004f60 <I2C1_ER_IRQHandler+0x24>)
 8004f44:	607b      	str	r3, [r7, #4]
	
	/* USER CODE END I2C1_ER_IRQn 0 */
	if (&(this->hi2c1) != 0) {
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	3304      	adds	r3, #4
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d004      	beq.n	8004f58 <I2C1_ER_IRQHandler+0x1c>
		HAL_I2C_ER_IRQHandler(&(this->hi2c1));
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	3304      	adds	r3, #4
 8004f52:	4618      	mov	r0, r3
 8004f54:	f7fb fc66 	bl	8000824 <HAL_I2C_ER_IRQHandler>
	}
	/* USER CODE BEGIN I2C1_ER_IRQn 1 */
	
	/* USER CODE END I2C1_ER_IRQn 1 */
}
 8004f58:	bf00      	nop
 8004f5a:	3708      	adds	r7, #8
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	bd80      	pop	{r7, pc}
 8004f60:	20041490 	.word	0x20041490

08004f64 <I2C2_EV_IRQHandler>:

static void I2C2_EV_IRQHandler(void)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b082      	sub	sp, #8
 8004f68:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN I2C1_EV_IRQn 0 */
	I2C_CTL *this;
	
	// 
	this = get_myself(I2C_CH2);
 8004f6a:	4b07      	ldr	r3, [pc, #28]	; (8004f88 <I2C2_EV_IRQHandler+0x24>)
 8004f6c:	607b      	str	r3, [r7, #4]
	
	/* USER CODE END I2C1_EV_IRQn 0 */
	if (&(this->hi2c1) != 0) {
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	3304      	adds	r3, #4
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d004      	beq.n	8004f80 <I2C2_EV_IRQHandler+0x1c>
		HAL_I2C_EV_IRQHandler(&(this->hi2c1));
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	3304      	adds	r3, #4
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	f7fb fc38 	bl	80007f0 <HAL_I2C_EV_IRQHandler>
	}
	/* USER CODE BEGIN I2C1_EV_IRQn 1 */

	/* USER CODE END I2C1_EV_IRQn 1 */
}
 8004f80:	bf00      	nop
 8004f82:	3708      	adds	r7, #8
 8004f84:	46bd      	mov	sp, r7
 8004f86:	bd80      	pop	{r7, pc}
 8004f88:	20041524 	.word	0x20041524

08004f8c <I2C2_ER_IRQHandler>:

static void I2C2_ER_IRQHandler(void)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b082      	sub	sp, #8
 8004f90:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN I2C1_ER_IRQn 0 */
	I2C_CTL *this;
	
	// 
	this = get_myself(I2C_CH2);
 8004f92:	4b07      	ldr	r3, [pc, #28]	; (8004fb0 <I2C2_ER_IRQHandler+0x24>)
 8004f94:	607b      	str	r3, [r7, #4]
	
	/* USER CODE END I2C1_ER_IRQn 0 */
	if (&(this->hi2c1) != 0) {
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	3304      	adds	r3, #4
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d004      	beq.n	8004fa8 <I2C2_ER_IRQHandler+0x1c>
		HAL_I2C_ER_IRQHandler(&(this->hi2c1));
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	3304      	adds	r3, #4
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	f7fb fc3e 	bl	8000824 <HAL_I2C_ER_IRQHandler>
	}
	/* USER CODE BEGIN I2C1_ER_IRQn 1 */
	
	/* USER CODE END I2C1_ER_IRQn 1 */
}
 8004fa8:	bf00      	nop
 8004faa:	3708      	adds	r7, #8
 8004fac:	46bd      	mov	sp, r7
 8004fae:	bd80      	pop	{r7, pc}
 8004fb0:	20041524 	.word	0x20041524

08004fb4 <i2c_wrapper_init>:
}

// 
// I2C
void i2c_wrapper_init(void)
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b082      	sub	sp, #8
 8004fb8:	af00      	add	r7, sp, #0
	I2C_CTL *this;
	uint32_t ch;
	
	for (ch = 0; ch < I2C_CH_MAX; ch++) {
 8004fba:	2300      	movs	r3, #0
 8004fbc:	607b      	str	r3, [r7, #4]
 8004fbe:	e03d      	b.n	800503c <i2c_wrapper_init+0x88>
		// 
		this = get_myself(ch);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2294      	movs	r2, #148	; 0x94
 8004fc4:	fb02 f303 	mul.w	r3, r2, r3
 8004fc8:	4a20      	ldr	r2, [pc, #128]	; (800504c <i2c_wrapper_init+0x98>)
 8004fca:	4413      	add	r3, r2
 8004fcc:	603b      	str	r3, [r7, #0]
		// 
		memset(this, 0, sizeof(I2C_CTL));
 8004fce:	2294      	movs	r2, #148	; 0x94
 8004fd0:	2100      	movs	r1, #0
 8004fd2:	6838      	ldr	r0, [r7, #0]
 8004fd4:	f002 fbf7 	bl	80077c6 <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8004fd8:	491d      	ldr	r1, [pc, #116]	; (8005050 <i2c_wrapper_init+0x9c>)
 8004fda:	687a      	ldr	r2, [r7, #4]
 8004fdc:	4613      	mov	r3, r2
 8004fde:	00db      	lsls	r3, r3, #3
 8004fe0:	1a9b      	subs	r3, r3, r2
 8004fe2:	009b      	lsls	r3, r3, #2
 8004fe4:	440b      	add	r3, r1
 8004fe6:	330c      	adds	r3, #12
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	b218      	sxth	r0, r3
 8004fec:	4918      	ldr	r1, [pc, #96]	; (8005050 <i2c_wrapper_init+0x9c>)
 8004fee:	687a      	ldr	r2, [r7, #4]
 8004ff0:	4613      	mov	r3, r2
 8004ff2:	00db      	lsls	r3, r3, #3
 8004ff4:	1a9b      	subs	r3, r3, r2
 8004ff6:	009b      	lsls	r3, r3, #2
 8004ff8:	440b      	add	r3, r1
 8004ffa:	3308      	adds	r3, #8
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4619      	mov	r1, r3
 8005000:	f002 fa9d 	bl	800753e <kz_setintr>
		kz_setintr(get_err_vec_no(ch), get_err_handler(ch));
 8005004:	4912      	ldr	r1, [pc, #72]	; (8005050 <i2c_wrapper_init+0x9c>)
 8005006:	687a      	ldr	r2, [r7, #4]
 8005008:	4613      	mov	r3, r2
 800500a:	00db      	lsls	r3, r3, #3
 800500c:	1a9b      	subs	r3, r3, r2
 800500e:	009b      	lsls	r3, r3, #2
 8005010:	440b      	add	r3, r1
 8005012:	3318      	adds	r3, #24
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	b218      	sxth	r0, r3
 8005018:	490d      	ldr	r1, [pc, #52]	; (8005050 <i2c_wrapper_init+0x9c>)
 800501a:	687a      	ldr	r2, [r7, #4]
 800501c:	4613      	mov	r3, r2
 800501e:	00db      	lsls	r3, r3, #3
 8005020:	1a9b      	subs	r3, r3, r2
 8005022:	009b      	lsls	r3, r3, #2
 8005024:	440b      	add	r3, r1
 8005026:	3314      	adds	r3, #20
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	4619      	mov	r1, r3
 800502c:	f002 fa87 	bl	800753e <kz_setintr>
		// 
		this->state = ST_INITIALIZED;
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	2201      	movs	r2, #1
 8005034:	601a      	str	r2, [r3, #0]
	for (ch = 0; ch < I2C_CH_MAX; ch++) {
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	3301      	adds	r3, #1
 800503a:	607b      	str	r3, [r7, #4]
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2b01      	cmp	r3, #1
 8005040:	d9be      	bls.n	8004fc0 <i2c_wrapper_init+0xc>
	}
}
 8005042:	bf00      	nop
 8005044:	3708      	adds	r7, #8
 8005046:	46bd      	mov	sp, r7
 8005048:	bd80      	pop	{r7, pc}
 800504a:	bf00      	nop
 800504c:	20041490 	.word	0x20041490
 8005050:	08008198 	.word	0x08008198

08005054 <opctspi_common_handler>:
static OCTSPI_CTL octspi_ctl[OCTOSPI_CH_MAX];
#define get_myself(n) (&octspi_ctl[(n)])

// 
void opctspi_common_handler(uint32_t ch)
{
 8005054:	b480      	push	{r7}
 8005056:	b083      	sub	sp, #12
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
	// 
}
 800505c:	bf00      	nop
 800505e:	370c      	adds	r7, #12
 8005060:	46bd      	mov	sp, r7
 8005062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005066:	4770      	bx	lr

08005068 <opctspi1_handler>:

//  CH1
static void opctspi1_handler(void) {
 8005068:	b580      	push	{r7, lr}
 800506a:	af00      	add	r7, sp, #0
	opctspi_common_handler(OCTOSPI_CH_1);
 800506c:	2000      	movs	r0, #0
 800506e:	f7ff fff1 	bl	8005054 <opctspi_common_handler>
}
 8005072:	bf00      	nop
 8005074:	bd80      	pop	{r7, pc}

08005076 <opctspi2_handler>:

//  CH2
static void opctspi2_handler(void) {
 8005076:	b580      	push	{r7, lr}
 8005078:	af00      	add	r7, sp, #0
	opctspi_common_handler(OCTOSPI_CH_2);
 800507a:	2001      	movs	r0, #1
 800507c:	f7ff ffea 	bl	8005054 <opctspi_common_handler>
}
 8005080:	bf00      	nop
 8005082:	bd80      	pop	{r7, pc}

08005084 <get_expornent>:

// 
static uint8_t get_expornent(uint32_t value)
{
 8005084:	b480      	push	{r7}
 8005086:	b087      	sub	sp, #28
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
	uint8_t i;
	uint32_t base = 1;
 800508c:	2301      	movs	r3, #1
 800508e:	613b      	str	r3, [r7, #16]
	uint8_t expornent = 0;
 8005090:	2300      	movs	r3, #0
 8005092:	73fb      	strb	r3, [r7, #15]
	
	/* 256 */
	for (i = 1; i < 256; i++) {
 8005094:	2301      	movs	r3, #1
 8005096:	75fb      	strb	r3, [r7, #23]
		base = base * 2;
 8005098:	693b      	ldr	r3, [r7, #16]
 800509a:	005b      	lsls	r3, r3, #1
 800509c:	613b      	str	r3, [r7, #16]
		if (base >= value) {
 800509e:	693a      	ldr	r2, [r7, #16]
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	429a      	cmp	r2, r3
 80050a4:	d302      	bcc.n	80050ac <get_expornent+0x28>
			expornent = i;
 80050a6:	7dfb      	ldrb	r3, [r7, #23]
 80050a8:	73fb      	strb	r3, [r7, #15]
			break;
 80050aa:	e003      	b.n	80050b4 <get_expornent+0x30>
	for (i = 1; i < 256; i++) {
 80050ac:	7dfb      	ldrb	r3, [r7, #23]
 80050ae:	3301      	adds	r3, #1
 80050b0:	75fb      	strb	r3, [r7, #23]
		base = base * 2;
 80050b2:	e7f1      	b.n	8005098 <get_expornent+0x14>
		}
	}
	
	return expornent;
 80050b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80050b6:	4618      	mov	r0, r3
 80050b8:	371c      	adds	r7, #28
 80050ba:	46bd      	mov	sp, r7
 80050bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c0:	4770      	bx	lr
	...

080050c4 <set_clk>:

// 
static void set_clk(OCTOSPI_CH ch, uint32_t clk)
{
 80050c4:	b580      	push	{r7, lr}
 80050c6:	b086      	sub	sp, #24
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	4603      	mov	r3, r0
 80050cc:	6039      	str	r1, [r7, #0]
 80050ce:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_octspi *octspi_base_addr = get_reg(ch);
 80050d0:	79fa      	ldrb	r2, [r7, #7]
 80050d2:	4913      	ldr	r1, [pc, #76]	; (8005120 <set_clk+0x5c>)
 80050d4:	4613      	mov	r3, r2
 80050d6:	005b      	lsls	r3, r3, #1
 80050d8:	4413      	add	r3, r2
 80050da:	00db      	lsls	r3, r3, #3
 80050dc:	440b      	add	r3, r1
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	613b      	str	r3, [r7, #16]
	uint32_t octospi_clk;
	uint32_t prescale;
	
	// OCTOSPI
	octospi_clk = HAL_RCCEx_GetPeriphCLKFreq(get_clk_no(ch));
 80050e2:	79fa      	ldrb	r2, [r7, #7]
 80050e4:	490e      	ldr	r1, [pc, #56]	; (8005120 <set_clk+0x5c>)
 80050e6:	4613      	mov	r3, r2
 80050e8:	005b      	lsls	r3, r3, #1
 80050ea:	4413      	add	r3, r2
 80050ec:	00db      	lsls	r3, r3, #3
 80050ee:	440b      	add	r3, r1
 80050f0:	3314      	adds	r3, #20
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	4618      	mov	r0, r3
 80050f6:	f7fd fab7 	bl	8002668 <HAL_RCCEx_GetPeriphCLKFreq>
 80050fa:	60f8      	str	r0, [r7, #12]
	// 
	prescale = octospi_clk/clk;
 80050fc:	68fa      	ldr	r2, [r7, #12]
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	fbb2 f3f3 	udiv	r3, r2, r3
 8005104:	617b      	str	r3, [r7, #20]
	if (prescale == 0) {
 8005106:	697b      	ldr	r3, [r7, #20]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d101      	bne.n	8005110 <set_clk+0x4c>
		prescale = 1;
 800510c:	2301      	movs	r3, #1
 800510e:	617b      	str	r3, [r7, #20]
	}
	// 
	octspi_base_addr->dcr2 = DCR2_PRESCALER(prescale);
 8005110:	697b      	ldr	r3, [r7, #20]
 8005112:	b2da      	uxtb	r2, r3
 8005114:	693b      	ldr	r3, [r7, #16]
 8005116:	60da      	str	r2, [r3, #12]
}
 8005118:	bf00      	nop
 800511a:	3718      	adds	r7, #24
 800511c:	46bd      	mov	sp, r7
 800511e:	bd80      	pop	{r7, pc}
 8005120:	080081d0 	.word	0x080081d0

08005124 <pin_config>:

// 
static void pin_config(OCTOSPI_CH ch, OCTOSPI_OPEN *par)
{
 8005124:	b480      	push	{r7}
 8005126:	b087      	sub	sp, #28
 8005128:	af00      	add	r7, sp, #0
 800512a:	4603      	mov	r3, r0
 800512c:	6039      	str	r1, [r7, #0]
 800512e:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_octspim *octspim_base_addr = (volatile struct stm32l4_octspim*)OCTSPIM_BASE_ADDR;
 8005130:	4b0d      	ldr	r3, [pc, #52]	; (8005168 <pin_config+0x44>)
 8005132:	617b      	str	r3, [r7, #20]
	const uint32_t pcr_tbl[OCTOSPI_CH_MAX] = {
		(uint32_t)(&(octspim_base_addr->p1cr)),
 8005134:	697b      	ldr	r3, [r7, #20]
 8005136:	3304      	adds	r3, #4
	const uint32_t pcr_tbl[OCTOSPI_CH_MAX] = {
 8005138:	60bb      	str	r3, [r7, #8]
		(uint32_t)(&(octspim_base_addr->p2cr)),
 800513a:	697b      	ldr	r3, [r7, #20]
 800513c:	3308      	adds	r3, #8
	const uint32_t pcr_tbl[OCTOSPI_CH_MAX] = {
 800513e:	60fb      	str	r3, [r7, #12]
	// OCTOSPIM
	// 
	//octspim_base_addr->cr =
	
	// pcr
	pcr_reg = (uint32_t*)pcr_tbl[ch];
 8005140:	79fb      	ldrb	r3, [r7, #7]
 8005142:	009b      	lsls	r3, r3, #2
 8005144:	f107 0218 	add.w	r2, r7, #24
 8005148:	4413      	add	r3, r2
 800514a:	f853 3c10 	ldr.w	r3, [r3, #-16]
 800514e:	613b      	str	r3, [r7, #16]
	
	// 
	*pcr_reg |= (PCR_IOHEN | PCR_IOLEN | PCR_NCSEN | PCR_CLKEN);
 8005150:	693b      	ldr	r3, [r7, #16]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f043 3201 	orr.w	r2, r3, #16843009	; 0x1010101
 8005158:	693b      	ldr	r3, [r7, #16]
 800515a:	601a      	str	r2, [r3, #0]
}
 800515c:	bf00      	nop
 800515e:	371c      	adds	r7, #28
 8005160:	46bd      	mov	sp, r7
 8005162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005166:	4770      	bx	lr
 8005168:	50061c00 	.word	0x50061c00

0800516c <wait_status>:

// 
static int32_t wait_status(OCTOSPI_CH ch, uint32_t flag, uint32_t timeout)
{
 800516c:	b480      	push	{r7}
 800516e:	b087      	sub	sp, #28
 8005170:	af00      	add	r7, sp, #0
 8005172:	4603      	mov	r3, r0
 8005174:	60b9      	str	r1, [r7, #8]
 8005176:	607a      	str	r2, [r7, #4]
 8005178:	73fb      	strb	r3, [r7, #15]
	volatile struct stm32l4_octspi *octspi_base_addr;
	
	// 
	octspi_base_addr = get_reg(ch);
 800517a:	7bfa      	ldrb	r2, [r7, #15]
 800517c:	490e      	ldr	r1, [pc, #56]	; (80051b8 <wait_status+0x4c>)
 800517e:	4613      	mov	r3, r2
 8005180:	005b      	lsls	r3, r3, #1
 8005182:	4413      	add	r3, r2
 8005184:	00db      	lsls	r3, r3, #3
 8005186:	440b      	add	r3, r1
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	617b      	str	r3, [r7, #20]
	
	while((octspi_base_addr->sr & flag) == 0) {
 800518c:	e007      	b.n	800519e <wait_status+0x32>
		// 
		if (timeout-- == 0) {
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	1e5a      	subs	r2, r3, #1
 8005192:	607a      	str	r2, [r7, #4]
 8005194:	2b00      	cmp	r3, #0
 8005196:	d102      	bne.n	800519e <wait_status+0x32>
			return E_TMOUT;
 8005198:	f06f 0301 	mvn.w	r3, #1
 800519c:	e006      	b.n	80051ac <wait_status+0x40>
	while((octspi_base_addr->sr & flag) == 0) {
 800519e:	697b      	ldr	r3, [r7, #20]
 80051a0:	6a1a      	ldr	r2, [r3, #32]
 80051a2:	68bb      	ldr	r3, [r7, #8]
 80051a4:	4013      	ands	r3, r2
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d0f1      	beq.n	800518e <wait_status+0x22>
		}
	}
	
	return E_OK;
 80051aa:	2300      	movs	r3, #0
}
 80051ac:	4618      	mov	r0, r3
 80051ae:	371c      	adds	r7, #28
 80051b0:	46bd      	mov	sp, r7
 80051b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b6:	4770      	bx	lr
 80051b8:	080081d0 	.word	0x080081d0

080051bc <octospi_init>:

// 
void octospi_init(void)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b082      	sub	sp, #8
 80051c0:	af00      	add	r7, sp, #0
	OCTSPI_CTL *this;
	uint8_t ch;
	
	for (ch = 0; ch < OCTOSPI_CH_MAX; ch++) {
 80051c2:	2300      	movs	r3, #0
 80051c4:	71fb      	strb	r3, [r7, #7]
 80051c6:	e025      	b.n	8005214 <octospi_init+0x58>
		// 
		this = get_myself(ch);
 80051c8:	79fb      	ldrb	r3, [r7, #7]
 80051ca:	011b      	lsls	r3, r3, #4
 80051cc:	4a15      	ldr	r2, [pc, #84]	; (8005224 <octospi_init+0x68>)
 80051ce:	4413      	add	r3, r2
 80051d0:	603b      	str	r3, [r7, #0]
		// 
		memset(this, 0, sizeof(OCTSPI_CTL));
 80051d2:	2210      	movs	r2, #16
 80051d4:	2100      	movs	r1, #0
 80051d6:	6838      	ldr	r0, [r7, #0]
 80051d8:	f002 faf5 	bl	80077c6 <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 80051dc:	79fa      	ldrb	r2, [r7, #7]
 80051de:	4912      	ldr	r1, [pc, #72]	; (8005228 <octospi_init+0x6c>)
 80051e0:	4613      	mov	r3, r2
 80051e2:	005b      	lsls	r3, r3, #1
 80051e4:	4413      	add	r3, r2
 80051e6:	00db      	lsls	r3, r3, #3
 80051e8:	440b      	add	r3, r1
 80051ea:	330c      	adds	r3, #12
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	b218      	sxth	r0, r3
 80051f0:	79fa      	ldrb	r2, [r7, #7]
 80051f2:	490d      	ldr	r1, [pc, #52]	; (8005228 <octospi_init+0x6c>)
 80051f4:	4613      	mov	r3, r2
 80051f6:	005b      	lsls	r3, r3, #1
 80051f8:	4413      	add	r3, r2
 80051fa:	00db      	lsls	r3, r3, #3
 80051fc:	440b      	add	r3, r1
 80051fe:	3308      	adds	r3, #8
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	4619      	mov	r1, r3
 8005204:	f002 f99b 	bl	800753e <kz_setintr>
		// 
		this->status = ST_INTIALIZED;
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	2201      	movs	r2, #1
 800520c:	605a      	str	r2, [r3, #4]
	for (ch = 0; ch < OCTOSPI_CH_MAX; ch++) {
 800520e:	79fb      	ldrb	r3, [r7, #7]
 8005210:	3301      	adds	r3, #1
 8005212:	71fb      	strb	r3, [r7, #7]
 8005214:	79fb      	ldrb	r3, [r7, #7]
 8005216:	2b01      	cmp	r3, #1
 8005218:	d9d6      	bls.n	80051c8 <octospi_init+0xc>
	}
}
 800521a:	bf00      	nop
 800521c:	3708      	adds	r7, #8
 800521e:	46bd      	mov	sp, r7
 8005220:	bd80      	pop	{r7, pc}
 8005222:	bf00      	nop
 8005224:	200415b8 	.word	0x200415b8
 8005228:	080081d0 	.word	0x080081d0

0800522c <octospi_open>:

// 
int32_t octospi_open(OCTOSPI_CH ch, OCTOSPI_OPEN *par)
{
 800522c:	b590      	push	{r4, r7, lr}
 800522e:	b085      	sub	sp, #20
 8005230:	af00      	add	r7, sp, #0
 8005232:	4603      	mov	r3, r0
 8005234:	6039      	str	r1, [r7, #0]
 8005236:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_octspi *octspi_base_addr;
	OCTSPI_CTL *this;
	
	// 
	if (ch >= OCTOSPI_CH_MAX) {
 8005238:	79fb      	ldrb	r3, [r7, #7]
 800523a:	2b01      	cmp	r3, #1
 800523c:	d902      	bls.n	8005244 <octospi_open+0x18>
		return E_PAR;
 800523e:	f04f 33ff 	mov.w	r3, #4294967295
 8005242:	e096      	b.n	8005372 <octospi_open+0x146>
	}
	
	// 
	if (par->mem_type >= OCTOSPI_MEM_MAX) {
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	799b      	ldrb	r3, [r3, #6]
 8005248:	2b05      	cmp	r3, #5
 800524a:	d902      	bls.n	8005252 <octospi_open+0x26>
		return E_PAR;
 800524c:	f04f 33ff 	mov.w	r3, #4294967295
 8005250:	e08f      	b.n	8005372 <octospi_open+0x146>
	}
	
	//  (*) OCTO
	if (par->interface >= OCTOSPI_IF_OCTO) {
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	795b      	ldrb	r3, [r3, #5]
 8005256:	2b03      	cmp	r3, #3
 8005258:	d902      	bls.n	8005260 <octospi_open+0x34>
		return E_PAR;
 800525a:	f04f 33ff 	mov.w	r3, #4294967295
 800525e:	e088      	b.n	8005372 <octospi_open+0x146>
	}
	
	// 
	this = get_myself(ch);
 8005260:	79fb      	ldrb	r3, [r7, #7]
 8005262:	011b      	lsls	r3, r3, #4
 8005264:	4a45      	ldr	r2, [pc, #276]	; (800537c <octospi_open+0x150>)
 8005266:	4413      	add	r3, r2
 8005268:	60fb      	str	r3, [r7, #12]
	
	// 
	if (this->status != ST_INTIALIZED) {
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	2b01      	cmp	r3, #1
 8005270:	d002      	beq.n	8005278 <octospi_open+0x4c>
		return E_PAR;
 8005272:	f04f 33ff 	mov.w	r3, #4294967295
 8005276:	e07c      	b.n	8005372 <octospi_open+0x146>
	}
	
	// 
	octspi_base_addr = get_reg(ch);
 8005278:	79fa      	ldrb	r2, [r7, #7]
 800527a:	4941      	ldr	r1, [pc, #260]	; (8005380 <octospi_open+0x154>)
 800527c:	4613      	mov	r3, r2
 800527e:	005b      	lsls	r3, r3, #1
 8005280:	4413      	add	r3, r2
 8005282:	00db      	lsls	r3, r3, #3
 8005284:	440b      	add	r3, r1
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	60bb      	str	r3, [r7, #8]
		7. OCTOSPI_WIR
		8. OCTOSPI_WABRalternate
	*/
	
	// DCR1
	octspi_base_addr->dcr1 = DCR1_MTYP(par->mem_type) | DCR1_DEVSIZE(get_expornent(par->size) - 1) | (par->clk_mode & DCR1_CKMODE);
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	799b      	ldrb	r3, [r3, #6]
 800528e:	061b      	lsls	r3, r3, #24
 8005290:	f003 64e0 	and.w	r4, r3, #117440512	; 0x7000000
 8005294:	683b      	ldr	r3, [r7, #0]
 8005296:	689b      	ldr	r3, [r3, #8]
 8005298:	4618      	mov	r0, r3
 800529a:	f7ff fef3 	bl	8005084 <get_expornent>
 800529e:	4603      	mov	r3, r0
 80052a0:	3b01      	subs	r3, #1
 80052a2:	041b      	lsls	r3, r3, #16
 80052a4:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 80052a8:	4323      	orrs	r3, r4
 80052aa:	461a      	mov	r2, r3
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	7bdb      	ldrb	r3, [r3, #15]
 80052b0:	f003 0301 	and.w	r3, r3, #1
 80052b4:	431a      	orrs	r2, r3
 80052b6:	68bb      	ldr	r3, [r7, #8]
 80052b8:	609a      	str	r2, [r3, #8]
	// CR
	// FTHRESFIFO
	//octspi_base_addr->cr |= CR_FTHRES(FIFO_SIZE/2);
	// 1FTF
	// 
	if (par->dual_mode != FALSE) {
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	7b1b      	ldrb	r3, [r3, #12]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d005      	beq.n	80052ce <octospi_open+0xa2>
		octspi_base_addr->cr |= CR_DMM;
 80052c2:	68bb      	ldr	r3, [r7, #8]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80052ca:	68bb      	ldr	r3, [r7, #8]
 80052cc:	601a      	str	r2, [r3, #0]
	}
	
	// 
	// DCR2
	set_clk(ch, par->clk);
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	681a      	ldr	r2, [r3, #0]
 80052d2:	79fb      	ldrb	r3, [r7, #7]
 80052d4:	4611      	mov	r1, r2
 80052d6:	4618      	mov	r0, r3
 80052d8:	f7ff fef4 	bl	80050c4 <set_clk>
	
	// DQSSSIO
	if (par->dqs_used != FALSE) {
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	7b5b      	ldrb	r3, [r3, #13]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d007      	beq.n	80052f4 <octospi_open+0xc8>
		octspi_base_addr->ccr |= CCR_SIOO;
 80052e4:	68bb      	ldr	r3, [r7, #8]
 80052e6:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80052ea:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80052ee:	68bb      	ldr	r3, [r7, #8]
 80052f0:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	}
	if (par->ssio_used != FALSE) {
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	7c1b      	ldrb	r3, [r3, #16]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d007      	beq.n	800530c <octospi_open+0xe0>
		octspi_base_addr->ccr |= CCR_DQSE;
 80052fc:	68bb      	ldr	r3, [r7, #8]
 80052fe:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8005302:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005306:	68bb      	ldr	r3, [r7, #8]
 8005308:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	}
	
	// 
	pin_config(ch, par);
 800530c:	79fb      	ldrb	r3, [r7, #7]
 800530e:	6839      	ldr	r1, [r7, #0]
 8005310:	4618      	mov	r0, r3
 8005312:	f7ff ff07 	bl	8005124 <pin_config>
	
	// OCTOSPI
	octspi_base_addr->cr |= CR_EN;
 8005316:	68bb      	ldr	r3, [r7, #8]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f043 0201 	orr.w	r2, r3, #1
 800531e:	68bb      	ldr	r3, [r7, #8]
 8005320:	601a      	str	r2, [r3, #0]
	
    // 
	HAL_NVIC_SetPriority(get_ire_type(ch), get_int_prio(ch), 0);
 8005322:	79fa      	ldrb	r2, [r7, #7]
 8005324:	4916      	ldr	r1, [pc, #88]	; (8005380 <octospi_open+0x154>)
 8005326:	4613      	mov	r3, r2
 8005328:	005b      	lsls	r3, r3, #1
 800532a:	4413      	add	r3, r2
 800532c:	00db      	lsls	r3, r3, #3
 800532e:	440b      	add	r3, r1
 8005330:	3304      	adds	r3, #4
 8005332:	f993 0000 	ldrsb.w	r0, [r3]
 8005336:	79fa      	ldrb	r2, [r7, #7]
 8005338:	4911      	ldr	r1, [pc, #68]	; (8005380 <octospi_open+0x154>)
 800533a:	4613      	mov	r3, r2
 800533c:	005b      	lsls	r3, r3, #1
 800533e:	4413      	add	r3, r2
 8005340:	00db      	lsls	r3, r3, #3
 8005342:	440b      	add	r3, r1
 8005344:	3310      	adds	r3, #16
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	2200      	movs	r2, #0
 800534a:	4619      	mov	r1, r3
 800534c:	f7fa fff7 	bl	800033e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(get_ire_type(ch));
 8005350:	79fa      	ldrb	r2, [r7, #7]
 8005352:	490b      	ldr	r1, [pc, #44]	; (8005380 <octospi_open+0x154>)
 8005354:	4613      	mov	r3, r2
 8005356:	005b      	lsls	r3, r3, #1
 8005358:	4413      	add	r3, r2
 800535a:	00db      	lsls	r3, r3, #3
 800535c:	440b      	add	r3, r1
 800535e:	3304      	adds	r3, #4
 8005360:	f993 3000 	ldrsb.w	r3, [r3]
 8005364:	4618      	mov	r0, r3
 8005366:	f7fb f806 	bl	8000376 <HAL_NVIC_EnableIRQ>
	
	// 
	this->status = ST_OPENED;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	2202      	movs	r2, #2
 800536e:	605a      	str	r2, [r3, #4]
	
	return E_OK;
 8005370:	2300      	movs	r3, #0
}
 8005372:	4618      	mov	r0, r3
 8005374:	3714      	adds	r7, #20
 8005376:	46bd      	mov	sp, r7
 8005378:	bd90      	pop	{r4, r7, pc}
 800537a:	bf00      	nop
 800537c:	200415b8 	.word	0x200415b8
 8005380:	080081d0 	.word	0x080081d0

08005384 <octospi_proc>:
	return E_OK;
}

// 
static int32_t octospi_proc(OCTOSPI_CH ch, OCTOSPI_COM_CFG *cfg, uint32_t mode, uint8_t *data, uint32_t size)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b088      	sub	sp, #32
 8005388:	af00      	add	r7, sp, #0
 800538a:	60b9      	str	r1, [r7, #8]
 800538c:	607a      	str	r2, [r7, #4]
 800538e:	603b      	str	r3, [r7, #0]
 8005390:	4603      	mov	r3, r0
 8005392:	73fb      	strb	r3, [r7, #15]
	volatile struct stm32l4_octspi *octspi_base_addr;
	OCTSPI_CTL *this;
	uint32_t tmp_ccr = 0UL;
 8005394:	2300      	movs	r3, #0
 8005396:	61fb      	str	r3, [r7, #28]
	
	// 
	this = get_myself(ch);
 8005398:	7bfb      	ldrb	r3, [r7, #15]
 800539a:	011b      	lsls	r3, r3, #4
 800539c:	4a7d      	ldr	r2, [pc, #500]	; (8005594 <octospi_proc+0x210>)
 800539e:	4413      	add	r3, r2
 80053a0:	61bb      	str	r3, [r7, #24]
		8. Read/write the data from/to the FIFO through OCTOSPI_DR (if no DMA usage).
		If neither the address register (OCTOSPI_AR) nor the data register (OCTOSPI_DR) need
	*/
	
	// 
	octspi_base_addr = get_reg(ch);
 80053a2:	7bfa      	ldrb	r2, [r7, #15]
 80053a4:	497c      	ldr	r1, [pc, #496]	; (8005598 <octospi_proc+0x214>)
 80053a6:	4613      	mov	r3, r2
 80053a8:	005b      	lsls	r3, r3, #1
 80053aa:	4413      	add	r3, r2
 80053ac:	00db      	lsls	r3, r3, #3
 80053ae:	440b      	add	r3, r1
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	617b      	str	r3, [r7, #20]
	
	// 
	octspi_base_addr->cr &= 0xCFFFFFFF;
 80053b4:	697b      	ldr	r3, [r7, #20]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80053bc:	697b      	ldr	r3, [r7, #20]
 80053be:	601a      	str	r2, [r3, #0]
	// 
	octspi_base_addr->cr |= CR_FMODE(mode);
 80053c0:	697b      	ldr	r3, [r7, #20]
 80053c2:	681a      	ldr	r2, [r3, #0]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	071b      	lsls	r3, r3, #28
 80053c8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80053cc:	431a      	orrs	r2, r3
 80053ce:	697b      	ldr	r3, [r7, #20]
 80053d0:	601a      	str	r2, [r3, #0]
	
	// 
	if ((mode == FMODE_INDIRECT_WRITE)||(mode == FMODE_INDIRECT_READ)) {
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d003      	beq.n	80053e0 <octospi_proc+0x5c>
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2b01      	cmp	r3, #1
 80053dc:	f040 80d4 	bne.w	8005588 <octospi_proc+0x204>
		// 
		octspi_base_addr->tcr = 0x00000000;
 80053e0:	697b      	ldr	r3, [r7, #20]
 80053e2:	2200      	movs	r2, #0
 80053e4:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
		octspi_base_addr->ccr = 0x00000000;
 80053e8:	697b      	ldr	r3, [r7, #20]
 80053ea:	2200      	movs	r2, #0
 80053ec:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
		
		// 
		octspi_base_addr->tcr |= cfg->dummy_cycle;
 80053f0:	697b      	ldr	r3, [r7, #20]
 80053f2:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 80053f6:	68bb      	ldr	r3, [r7, #8]
 80053f8:	691b      	ldr	r3, [r3, #16]
 80053fa:	431a      	orrs	r2, r3
 80053fc:	697b      	ldr	r3, [r7, #20]
 80053fe:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
		
		// 
		// 
		if (size > 0) {
 8005402:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005404:	2b00      	cmp	r3, #0
 8005406:	d00b      	beq.n	8005420 <octospi_proc+0x9c>
			// 
			octspi_base_addr->dlr = size - 1;
 8005408:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800540a:	1e5a      	subs	r2, r3, #1
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	641a      	str	r2, [r3, #64]	; 0x40
			tmp_ccr |= CCR_DMODE(cfg->data_if);
 8005410:	68bb      	ldr	r3, [r7, #8]
 8005412:	7d1b      	ldrb	r3, [r3, #20]
 8005414:	061b      	lsls	r3, r3, #24
 8005416:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800541a:	69fa      	ldr	r2, [r7, #28]
 800541c:	4313      	orrs	r3, r2
 800541e:	61fb      	str	r3, [r7, #28]
		}
		// 
		if (cfg->alternate_all_size > 0) {
 8005420:	68bb      	ldr	r3, [r7, #8]
 8005422:	699b      	ldr	r3, [r3, #24]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d013      	beq.n	8005450 <octospi_proc+0xcc>
			octspi_base_addr->abr = cfg->alternate_all_size;
 8005428:	68bb      	ldr	r3, [r7, #8]
 800542a:	699a      	ldr	r2, [r3, #24]
 800542c:	697b      	ldr	r3, [r7, #20]
 800542e:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
			tmp_ccr |= CCR_ABSIZE(cfg->alternate_size) | CCR_ABMODE(cfg->alternate_if);
 8005432:	68bb      	ldr	r3, [r7, #8]
 8005434:	7d5b      	ldrb	r3, [r3, #21]
 8005436:	051b      	lsls	r3, r3, #20
 8005438:	f403 1240 	and.w	r2, r3, #3145728	; 0x300000
 800543c:	68bb      	ldr	r3, [r7, #8]
 800543e:	7d9b      	ldrb	r3, [r3, #22]
 8005440:	041b      	lsls	r3, r3, #16
 8005442:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 8005446:	4313      	orrs	r3, r2
 8005448:	461a      	mov	r2, r3
 800544a:	69fb      	ldr	r3, [r7, #28]
 800544c:	4313      	orrs	r3, r2
 800544e:	61fb      	str	r3, [r7, #28]
		}
		// 
		if ((cfg->addr_if != OCTOSPI_IF_NONE) && (cfg->addr_if != OCTOSPI_IF_MAX)) {
 8005450:	68bb      	ldr	r3, [r7, #8]
 8005452:	7b5b      	ldrb	r3, [r3, #13]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d012      	beq.n	800547e <octospi_proc+0xfa>
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	7b5b      	ldrb	r3, [r3, #13]
 800545c:	2b05      	cmp	r3, #5
 800545e:	d00e      	beq.n	800547e <octospi_proc+0xfa>
			tmp_ccr |= CCR_ADSIZE(cfg->addr_size) | CCR_ADMODE(cfg->addr_if);
 8005460:	68bb      	ldr	r3, [r7, #8]
 8005462:	7b1b      	ldrb	r3, [r3, #12]
 8005464:	031b      	lsls	r3, r3, #12
 8005466:	f403 5240 	and.w	r2, r3, #12288	; 0x3000
 800546a:	68bb      	ldr	r3, [r7, #8]
 800546c:	7b5b      	ldrb	r3, [r3, #13]
 800546e:	021b      	lsls	r3, r3, #8
 8005470:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005474:	4313      	orrs	r3, r2
 8005476:	461a      	mov	r2, r3
 8005478:	69fb      	ldr	r3, [r7, #28]
 800547a:	4313      	orrs	r3, r2
 800547c:	61fb      	str	r3, [r7, #28]
		}
		
		// 
		tmp_ccr |= CCR_ISIZE(cfg->inst_size) | CCR_IMODE(cfg->inst_if);
 800547e:	68bb      	ldr	r3, [r7, #8]
 8005480:	791b      	ldrb	r3, [r3, #4]
 8005482:	011b      	lsls	r3, r3, #4
 8005484:	f003 0230 	and.w	r2, r3, #48	; 0x30
 8005488:	68bb      	ldr	r3, [r7, #8]
 800548a:	795b      	ldrb	r3, [r3, #5]
 800548c:	f003 0307 	and.w	r3, r3, #7
 8005490:	4313      	orrs	r3, r2
 8005492:	461a      	mov	r2, r3
 8005494:	69fb      	ldr	r3, [r7, #28]
 8005496:	4313      	orrs	r3, r2
 8005498:	61fb      	str	r3, [r7, #28]
		
		// CCR
		octspi_base_addr->ccr = tmp_ccr;
 800549a:	697b      	ldr	r3, [r7, #20]
 800549c:	69fa      	ldr	r2, [r7, #28]
 800549e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
		
		// 
		octspi_base_addr->ir = cfg->inst;
 80054a2:	68bb      	ldr	r3, [r7, #8]
 80054a4:	681a      	ldr	r2, [r3, #0]
 80054a6:	697b      	ldr	r3, [r7, #20]
 80054a8:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
		
		// 
		// (*) 
		if (((cfg->addr_if == OCTOSPI_IF_NONE) || (cfg->addr_if == OCTOSPI_IF_MAX)) && (size == 0)) {
 80054ac:	68bb      	ldr	r3, [r7, #8]
 80054ae:	7b5b      	ldrb	r3, [r3, #13]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d003      	beq.n	80054bc <octospi_proc+0x138>
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	7b5b      	ldrb	r3, [r3, #13]
 80054b8:	2b05      	cmp	r3, #5
 80054ba:	d102      	bne.n	80054c2 <octospi_proc+0x13e>
 80054bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d062      	beq.n	8005588 <octospi_proc+0x204>
			;
		// 
		} else {
			// 
			if ((cfg->addr_if != OCTOSPI_IF_NONE) && (cfg->addr_if != OCTOSPI_IF_MAX)) {
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	7b5b      	ldrb	r3, [r3, #13]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d007      	beq.n	80054da <octospi_proc+0x156>
 80054ca:	68bb      	ldr	r3, [r7, #8]
 80054cc:	7b5b      	ldrb	r3, [r3, #13]
 80054ce:	2b05      	cmp	r3, #5
 80054d0:	d003      	beq.n	80054da <octospi_proc+0x156>
				// 
				octspi_base_addr->ar = cfg->addr;
 80054d2:	68bb      	ldr	r3, [r7, #8]
 80054d4:	689a      	ldr	r2, [r3, #8]
 80054d6:	697b      	ldr	r3, [r7, #20]
 80054d8:	649a      	str	r2, [r3, #72]	; 0x48
			}
			// 
			if (size > 0) {
 80054da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d053      	beq.n	8005588 <octospi_proc+0x204>
				// 
				this->data = data;
 80054e0:	69bb      	ldr	r3, [r7, #24]
 80054e2:	683a      	ldr	r2, [r7, #0]
 80054e4:	609a      	str	r2, [r3, #8]
				// 
				this->data_size = size;
 80054e6:	69bb      	ldr	r3, [r7, #24]
 80054e8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80054ea:	60da      	str	r2, [r3, #12]
				
				// 
				while (this->data_size-- > 0) {
 80054ec:	e023      	b.n	8005536 <octospi_proc+0x1b2>
					// FIFO/
					if (wait_status(ch, SR_FTF, TIMEOUT) != E_OK) {
 80054ee:	7bfb      	ldrb	r3, [r7, #15]
 80054f0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80054f4:	2104      	movs	r1, #4
 80054f6:	4618      	mov	r0, r3
 80054f8:	f7ff fe38 	bl	800516c <wait_status>
 80054fc:	4603      	mov	r3, r0
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d002      	beq.n	8005508 <octospi_proc+0x184>
						return E_TMOUT;
 8005502:	f06f 0301 	mvn.w	r3, #1
 8005506:	e040      	b.n	800558a <octospi_proc+0x206>
					}
					// 
					if (mode == FMODE_INDIRECT_WRITE) {
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d109      	bne.n	8005522 <octospi_proc+0x19e>
						// 
						octspi_base_addr->dr.byte[0] = *(this->data++);
 800550e:	69bb      	ldr	r3, [r7, #24]
 8005510:	689b      	ldr	r3, [r3, #8]
 8005512:	1c59      	adds	r1, r3, #1
 8005514:	69ba      	ldr	r2, [r7, #24]
 8005516:	6091      	str	r1, [r2, #8]
 8005518:	781a      	ldrb	r2, [r3, #0]
 800551a:	697b      	ldr	r3, [r7, #20]
 800551c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8005520:	e009      	b.n	8005536 <octospi_proc+0x1b2>
						
					// 
					} else {
						// 
						*(this->data++) = octspi_base_addr->dr.byte[0];
 8005522:	69bb      	ldr	r3, [r7, #24]
 8005524:	689b      	ldr	r3, [r3, #8]
 8005526:	1c59      	adds	r1, r3, #1
 8005528:	69ba      	ldr	r2, [r7, #24]
 800552a:	6091      	str	r1, [r2, #8]
 800552c:	697a      	ldr	r2, [r7, #20]
 800552e:	f892 2050 	ldrb.w	r2, [r2, #80]	; 0x50
 8005532:	b2d2      	uxtb	r2, r2
 8005534:	701a      	strb	r2, [r3, #0]
				while (this->data_size-- > 0) {
 8005536:	69bb      	ldr	r3, [r7, #24]
 8005538:	68db      	ldr	r3, [r3, #12]
 800553a:	1e59      	subs	r1, r3, #1
 800553c:	69ba      	ldr	r2, [r7, #24]
 800553e:	60d1      	str	r1, [r2, #12]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d1d4      	bne.n	80054ee <octospi_proc+0x16a>
						
					}
				}
				
				// 
				if (wait_status(ch, SR_TCF, TIMEOUT) != 0) {
 8005544:	7bfb      	ldrb	r3, [r7, #15]
 8005546:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800554a:	2102      	movs	r1, #2
 800554c:	4618      	mov	r0, r3
 800554e:	f7ff fe0d 	bl	800516c <wait_status>
 8005552:	4603      	mov	r3, r0
 8005554:	2b00      	cmp	r3, #0
 8005556:	d002      	beq.n	800555e <octospi_proc+0x1da>
					return E_TMOUT;
 8005558:	f06f 0301 	mvn.w	r3, #1
 800555c:	e015      	b.n	800558a <octospi_proc+0x206>
				}
				// 
				octspi_base_addr->sr |= FCR_CTCF;
 800555e:	697b      	ldr	r3, [r7, #20]
 8005560:	6a1b      	ldr	r3, [r3, #32]
 8005562:	f043 0202 	orr.w	r2, r3, #2
 8005566:	697b      	ldr	r3, [r7, #20]
 8005568:	621a      	str	r2, [r3, #32]
				
				// 
				if ((octspi_base_addr->sr & SR_TEF) != 0) {
 800556a:	697b      	ldr	r3, [r7, #20]
 800556c:	6a1b      	ldr	r3, [r3, #32]
 800556e:	f003 0301 	and.w	r3, r3, #1
 8005572:	2b00      	cmp	r3, #0
 8005574:	d008      	beq.n	8005588 <octospi_proc+0x204>
					// 
					octspi_base_addr->sr |= FCR_CTEF;
 8005576:	697b      	ldr	r3, [r7, #20]
 8005578:	6a1b      	ldr	r3, [r3, #32]
 800557a:	f043 0201 	orr.w	r2, r3, #1
 800557e:	697b      	ldr	r3, [r7, #20]
 8005580:	621a      	str	r2, [r3, #32]
					return E_STS;
 8005582:	f06f 0302 	mvn.w	r3, #2
 8005586:	e000      	b.n	800558a <octospi_proc+0x206>
	}
	
	// 
	//octspi_base_addr->cr |= (CR_TCIE | CR_TEIE);
	
	return E_OK;
 8005588:	2300      	movs	r3, #0
}
 800558a:	4618      	mov	r0, r3
 800558c:	3720      	adds	r7, #32
 800558e:	46bd      	mov	sp, r7
 8005590:	bd80      	pop	{r7, pc}
 8005592:	bf00      	nop
 8005594:	200415b8 	.word	0x200415b8
 8005598:	080081d0 	.word	0x080081d0

0800559c <octospi_send>:

int32_t octospi_send(OCTOSPI_CH ch, OCTOSPI_COM_CFG *cfg, uint8_t *data, uint32_t size)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b088      	sub	sp, #32
 80055a0:	af02      	add	r7, sp, #8
 80055a2:	60b9      	str	r1, [r7, #8]
 80055a4:	607a      	str	r2, [r7, #4]
 80055a6:	603b      	str	r3, [r7, #0]
 80055a8:	4603      	mov	r3, r0
 80055aa:	73fb      	strb	r3, [r7, #15]
	OCTSPI_CTL *this;
	int32_t ret;
	
	// 
	if (ch >= OCTOSPI_CH_MAX) {
 80055ac:	7bfb      	ldrb	r3, [r7, #15]
 80055ae:	2b01      	cmp	r3, #1
 80055b0:	d902      	bls.n	80055b8 <octospi_send+0x1c>
		return -1;
 80055b2:	f04f 33ff 	mov.w	r3, #4294967295
 80055b6:	e01b      	b.n	80055f0 <octospi_send+0x54>
	}
	
	// 
	this = get_myself(ch);
 80055b8:	7bfb      	ldrb	r3, [r7, #15]
 80055ba:	011b      	lsls	r3, r3, #4
 80055bc:	4a0e      	ldr	r2, [pc, #56]	; (80055f8 <octospi_send+0x5c>)
 80055be:	4413      	add	r3, r2
 80055c0:	617b      	str	r3, [r7, #20]
	
	// 
	if (this->status != ST_OPENED) {
 80055c2:	697b      	ldr	r3, [r7, #20]
 80055c4:	685b      	ldr	r3, [r3, #4]
 80055c6:	2b02      	cmp	r3, #2
 80055c8:	d002      	beq.n	80055d0 <octospi_send+0x34>
		return E_PAR;
 80055ca:	f04f 33ff 	mov.w	r3, #4294967295
 80055ce:	e00f      	b.n	80055f0 <octospi_send+0x54>
	}
	
	// 
	this->status = ST_RUN;
 80055d0:	697b      	ldr	r3, [r7, #20]
 80055d2:	2203      	movs	r2, #3
 80055d4:	605a      	str	r2, [r3, #4]
	
	// 
	ret = octospi_proc(ch, cfg, FMODE_INDIRECT_WRITE, data, size);
 80055d6:	7bf8      	ldrb	r0, [r7, #15]
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	9300      	str	r3, [sp, #0]
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2200      	movs	r2, #0
 80055e0:	68b9      	ldr	r1, [r7, #8]
 80055e2:	f7ff fecf 	bl	8005384 <octospi_proc>
 80055e6:	6138      	str	r0, [r7, #16]
	
	// 
	this->status = ST_OPENED;
 80055e8:	697b      	ldr	r3, [r7, #20]
 80055ea:	2202      	movs	r2, #2
 80055ec:	605a      	str	r2, [r3, #4]
	
	return ret;
 80055ee:	693b      	ldr	r3, [r7, #16]
}
 80055f0:	4618      	mov	r0, r3
 80055f2:	3718      	adds	r7, #24
 80055f4:	46bd      	mov	sp, r7
 80055f6:	bd80      	pop	{r7, pc}
 80055f8:	200415b8 	.word	0x200415b8

080055fc <octospi_recv>:

int32_t octospi_recv(OCTOSPI_CH ch, OCTOSPI_COM_CFG *cfg, uint8_t *data, uint32_t size)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b088      	sub	sp, #32
 8005600:	af02      	add	r7, sp, #8
 8005602:	60b9      	str	r1, [r7, #8]
 8005604:	607a      	str	r2, [r7, #4]
 8005606:	603b      	str	r3, [r7, #0]
 8005608:	4603      	mov	r3, r0
 800560a:	73fb      	strb	r3, [r7, #15]
	OCTSPI_CTL *this;
	int32_t ret;
	
	// 
	if (ch >= OCTOSPI_CH_MAX) {
 800560c:	7bfb      	ldrb	r3, [r7, #15]
 800560e:	2b01      	cmp	r3, #1
 8005610:	d902      	bls.n	8005618 <octospi_recv+0x1c>
		return -1;
 8005612:	f04f 33ff 	mov.w	r3, #4294967295
 8005616:	e01b      	b.n	8005650 <octospi_recv+0x54>
	}
	
	// 
	this = get_myself(ch);
 8005618:	7bfb      	ldrb	r3, [r7, #15]
 800561a:	011b      	lsls	r3, r3, #4
 800561c:	4a0e      	ldr	r2, [pc, #56]	; (8005658 <octospi_recv+0x5c>)
 800561e:	4413      	add	r3, r2
 8005620:	617b      	str	r3, [r7, #20]
	
	// 
	if (this->status != ST_OPENED) {
 8005622:	697b      	ldr	r3, [r7, #20]
 8005624:	685b      	ldr	r3, [r3, #4]
 8005626:	2b02      	cmp	r3, #2
 8005628:	d002      	beq.n	8005630 <octospi_recv+0x34>
		return -1;
 800562a:	f04f 33ff 	mov.w	r3, #4294967295
 800562e:	e00f      	b.n	8005650 <octospi_recv+0x54>
	}
	
	// 
	this->status = ST_RUN;
 8005630:	697b      	ldr	r3, [r7, #20]
 8005632:	2203      	movs	r2, #3
 8005634:	605a      	str	r2, [r3, #4]
	
	// 
	ret = octospi_proc(ch, cfg, FMODE_INDIRECT_READ, data, size);
 8005636:	7bf8      	ldrb	r0, [r7, #15]
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	9300      	str	r3, [sp, #0]
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2201      	movs	r2, #1
 8005640:	68b9      	ldr	r1, [r7, #8]
 8005642:	f7ff fe9f 	bl	8005384 <octospi_proc>
 8005646:	6138      	str	r0, [r7, #16]
	
	// 
	this->status = ST_OPENED;
 8005648:	697b      	ldr	r3, [r7, #20]
 800564a:	2202      	movs	r2, #2
 800564c:	605a      	str	r2, [r3, #4]
	
	return ret;
 800564e:	693b      	ldr	r3, [r7, #16]
}
 8005650:	4618      	mov	r0, r3
 8005652:	3718      	adds	r7, #24
 8005654:	46bd      	mov	sp, r7
 8005656:	bd80      	pop	{r7, pc}
 8005658:	200415b8 	.word	0x200415b8

0800565c <sai_common_handler>:
	}
}

// 
static void sai_common_handler(SAI_CH ch)
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b088      	sub	sp, #32
 8005660:	af00      	add	r7, sp, #0
 8005662:	4603      	mov	r3, r0
 8005664:	71fb      	strb	r3, [r7, #7]
	SAI_TX_INFO *tx_info;
	RING_BUF *buf_info;
	uint8_t i;
	
	// 
	sai_base_addr = get_reg(ch);
 8005666:	79fa      	ldrb	r2, [r7, #7]
 8005668:	493a      	ldr	r1, [pc, #232]	; (8005754 <sai_common_handler+0xf8>)
 800566a:	4613      	mov	r3, r2
 800566c:	009b      	lsls	r3, r3, #2
 800566e:	4413      	add	r3, r2
 8005670:	009b      	lsls	r3, r3, #2
 8005672:	440b      	add	r3, r1
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	61bb      	str	r3, [r7, #24]
	
	// /
	sai_base_addr->aclrfr |= ACLRFR_COVRUDR;
 8005678:	69bb      	ldr	r3, [r7, #24]
 800567a:	69db      	ldr	r3, [r3, #28]
 800567c:	f043 0201 	orr.w	r2, r3, #1
 8005680:	69bb      	ldr	r3, [r7, #24]
 8005682:	61da      	str	r2, [r3, #28]
	
	// FIQ
	if ((sai_base_addr->aim & AIM_FRQIE) && (sai_base_addr->asr & ASR_FREQ)) {
 8005684:	69bb      	ldr	r3, [r7, #24]
 8005686:	695b      	ldr	r3, [r3, #20]
 8005688:	f003 0308 	and.w	r3, r3, #8
 800568c:	2b00      	cmp	r3, #0
 800568e:	d05d      	beq.n	800574c <sai_common_handler+0xf0>
 8005690:	69bb      	ldr	r3, [r7, #24]
 8005692:	699b      	ldr	r3, [r3, #24]
 8005694:	f003 0308 	and.w	r3, r3, #8
 8005698:	2b00      	cmp	r3, #0
 800569a:	d057      	beq.n	800574c <sai_common_handler+0xf0>
		// 
		this = get_myself(ch);
 800569c:	79fa      	ldrb	r2, [r7, #7]
 800569e:	4613      	mov	r3, r2
 80056a0:	02db      	lsls	r3, r3, #11
 80056a2:	4413      	add	r3, r2
 80056a4:	015b      	lsls	r3, r3, #5
 80056a6:	4a2c      	ldr	r2, [pc, #176]	; (8005758 <sai_common_handler+0xfc>)
 80056a8:	4413      	add	r3, r2
 80056aa:	617b      	str	r3, [r7, #20]
		tx_info = &(this->tx_info);
 80056ac:	697b      	ldr	r3, [r7, #20]
 80056ae:	3304      	adds	r3, #4
 80056b0:	613b      	str	r3, [r7, #16]
		buf_info = &(tx_info->s_buf);
 80056b2:	693b      	ldr	r3, [r7, #16]
 80056b4:	3304      	adds	r3, #4
 80056b6:	60fb      	str	r3, [r7, #12]
		// FIFO
		for (i = 0; i < tx_info->fifo_empty_size; i++) {
 80056b8:	2300      	movs	r3, #0
 80056ba:	77fb      	strb	r3, [r7, #31]
 80056bc:	e041      	b.n	8005742 <sai_common_handler+0xe6>
			// 
			if (buf_info->w_idx != buf_info->r_idx) {
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80056c4:	3304      	adds	r3, #4
 80056c6:	681a      	ldr	r2, [r3, #0]
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	429a      	cmp	r2, r3
 80056d2:	d014      	beq.n	80056fe <sai_common_handler+0xa2>
				sai_base_addr->adr = buf_info->buf[buf_info->r_idx];
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80056da:	681a      	ldr	r2, [r3, #0]
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80056e2:	69bb      	ldr	r3, [r7, #24]
 80056e4:	621a      	str	r2, [r3, #32]
				// 
				buf_info->r_idx = (buf_info->r_idx + 1U) & (SAI_BUF_SIZE - 1U);
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	3301      	adds	r3, #1
 80056f0:	f3c3 020c 	ubfx	r2, r3, #0, #13
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80056fa:	601a      	str	r2, [r3, #0]
 80056fc:	e01e      	b.n	800573c <sai_common_handler+0xe0>
			// 
			} else {
				// 
				sai_base_addr->aim &= ~AIM_FRQIE;
 80056fe:	69bb      	ldr	r3, [r7, #24]
 8005700:	695b      	ldr	r3, [r3, #20]
 8005702:	f023 0208 	bic.w	r2, r3, #8
 8005706:	69bb      	ldr	r3, [r7, #24]
 8005708:	615a      	str	r2, [r3, #20]
				// 
				if (tx_info->callback) {
 800570a:	693b      	ldr	r3, [r7, #16]
 800570c:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8005710:	3314      	adds	r3, #20
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	2b00      	cmp	r3, #0
 8005716:	d00c      	beq.n	8005732 <sai_common_handler+0xd6>
					tx_info->callback(ch, tx_info->callback_vp);
 8005718:	693b      	ldr	r3, [r7, #16]
 800571a:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800571e:	3314      	adds	r3, #20
 8005720:	681a      	ldr	r2, [r3, #0]
 8005722:	693b      	ldr	r3, [r7, #16]
 8005724:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8005728:	3318      	adds	r3, #24
 800572a:	6819      	ldr	r1, [r3, #0]
 800572c:	79fb      	ldrb	r3, [r7, #7]
 800572e:	4618      	mov	r0, r3
 8005730:	4790      	blx	r2
				}
				// 
				this->status = ST_OPENED;
 8005732:	697b      	ldr	r3, [r7, #20]
 8005734:	2202      	movs	r2, #2
 8005736:	705a      	strb	r2, [r3, #1]
				break;
 8005738:	bf00      	nop
			}
		}
	}
}
 800573a:	e007      	b.n	800574c <sai_common_handler+0xf0>
		for (i = 0; i < tx_info->fifo_empty_size; i++) {
 800573c:	7ffb      	ldrb	r3, [r7, #31]
 800573e:	3301      	adds	r3, #1
 8005740:	77fb      	strb	r3, [r7, #31]
 8005742:	693b      	ldr	r3, [r7, #16]
 8005744:	789b      	ldrb	r3, [r3, #2]
 8005746:	7ffa      	ldrb	r2, [r7, #31]
 8005748:	429a      	cmp	r2, r3
 800574a:	d3b8      	bcc.n	80056be <sai_common_handler+0x62>
}
 800574c:	bf00      	nop
 800574e:	3720      	adds	r7, #32
 8005750:	46bd      	mov	sp, r7
 8005752:	bd80      	pop	{r7, pc}
 8005754:	08008200 	.word	0x08008200
 8005758:	200415d8 	.word	0x200415d8

0800575c <sai1_handler>:

// 
void sai1_handler(void){
 800575c:	b580      	push	{r7, lr}
 800575e:	af00      	add	r7, sp, #0
	sai_common_handler(SAI_CH1);
 8005760:	2000      	movs	r0, #0
 8005762:	f7ff ff7b 	bl	800565c <sai_common_handler>
}
 8005766:	bf00      	nop
 8005768:	bd80      	pop	{r7, pc}
	...

0800576c <sai_init>:
}

// 
// SAI
void sai_init(void)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b082      	sub	sp, #8
 8005770:	af00      	add	r7, sp, #0
	uint32_t ch;
	SAI_CTL *this;
	
	for (ch = 0; ch < SAI_CH_MAX; ch++) {
 8005772:	2300      	movs	r3, #0
 8005774:	607b      	str	r3, [r7, #4]
 8005776:	e02c      	b.n	80057d2 <sai_init+0x66>
		// 
		this = get_myself(ch);
 8005778:	687a      	ldr	r2, [r7, #4]
 800577a:	4613      	mov	r3, r2
 800577c:	02db      	lsls	r3, r3, #11
 800577e:	4413      	add	r3, r2
 8005780:	015b      	lsls	r3, r3, #5
 8005782:	4a17      	ldr	r2, [pc, #92]	; (80057e0 <sai_init+0x74>)
 8005784:	4413      	add	r3, r2
 8005786:	603b      	str	r3, [r7, #0]
		// 
		memset(this, 0, sizeof(SAI_CTL));
 8005788:	4a16      	ldr	r2, [pc, #88]	; (80057e4 <sai_init+0x78>)
 800578a:	2100      	movs	r1, #0
 800578c:	6838      	ldr	r0, [r7, #0]
 800578e:	f002 f81a 	bl	80077c6 <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8005792:	4915      	ldr	r1, [pc, #84]	; (80057e8 <sai_init+0x7c>)
 8005794:	687a      	ldr	r2, [r7, #4]
 8005796:	4613      	mov	r3, r2
 8005798:	009b      	lsls	r3, r3, #2
 800579a:	4413      	add	r3, r2
 800579c:	009b      	lsls	r3, r3, #2
 800579e:	440b      	add	r3, r1
 80057a0:	330c      	adds	r3, #12
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	b218      	sxth	r0, r3
 80057a6:	4910      	ldr	r1, [pc, #64]	; (80057e8 <sai_init+0x7c>)
 80057a8:	687a      	ldr	r2, [r7, #4]
 80057aa:	4613      	mov	r3, r2
 80057ac:	009b      	lsls	r3, r3, #2
 80057ae:	4413      	add	r3, r2
 80057b0:	009b      	lsls	r3, r3, #2
 80057b2:	440b      	add	r3, r1
 80057b4:	3308      	adds	r3, #8
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	4619      	mov	r1, r3
 80057ba:	f001 fec0 	bl	800753e <kz_setintr>
		// 
		this->ch = ch;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	b2da      	uxtb	r2, r3
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	701a      	strb	r2, [r3, #0]
		// 
		this->status = ST_INTIALIZED;
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	2201      	movs	r2, #1
 80057ca:	705a      	strb	r2, [r3, #1]
	for (ch = 0; ch < SAI_CH_MAX; ch++) {
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	3301      	adds	r3, #1
 80057d0:	607b      	str	r3, [r7, #4]
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d0cf      	beq.n	8005778 <sai_init+0xc>
	}
	
	return;
 80057d8:	bf00      	nop
}
 80057da:	3708      	adds	r7, #8
 80057dc:	46bd      	mov	sp, r7
 80057de:	bd80      	pop	{r7, pc}
 80057e0:	200415d8 	.word	0x200415d8
 80057e4:	00010020 	.word	0x00010020
 80057e8:	08008200 	.word	0x08008200

080057ec <get_fifo_empty_num>:
#define get_int_prio(ch)	(usart_cfg[ch].int_priority)		// 
#define get_clk_no(ch)		(usart_cfg[ch].clk)					// 

// fifo
static uint16_t get_fifo_empty_num(uint16_t r_idx, uint16_t w_idx)
{
 80057ec:	b480      	push	{r7}
 80057ee:	b085      	sub	sp, #20
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	4603      	mov	r3, r0
 80057f4:	460a      	mov	r2, r1
 80057f6:	80fb      	strh	r3, [r7, #6]
 80057f8:	4613      	mov	r3, r2
 80057fa:	80bb      	strh	r3, [r7, #4]
	uint16_t empty_num;
	
	if (r_idx > w_idx) {
 80057fc:	88fa      	ldrh	r2, [r7, #6]
 80057fe:	88bb      	ldrh	r3, [r7, #4]
 8005800:	429a      	cmp	r2, r3
 8005802:	d904      	bls.n	800580e <get_fifo_empty_num+0x22>
		empty_num = r_idx - w_idx;
 8005804:	88fa      	ldrh	r2, [r7, #6]
 8005806:	88bb      	ldrh	r3, [r7, #4]
 8005808:	1ad3      	subs	r3, r2, r3
 800580a:	81fb      	strh	r3, [r7, #14]
 800580c:	e006      	b.n	800581c <get_fifo_empty_num+0x30>
	} else {
		empty_num = ((USART_BUF_SIZE - w_idx) + r_idx);
 800580e:	88fa      	ldrh	r2, [r7, #6]
 8005810:	88bb      	ldrh	r3, [r7, #4]
 8005812:	1ad3      	subs	r3, r2, r3
 8005814:	b29b      	uxth	r3, r3
 8005816:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800581a:	81fb      	strh	r3, [r7, #14]
	}
	
	return empty_num;
 800581c:	89fb      	ldrh	r3, [r7, #14]
}
 800581e:	4618      	mov	r0, r3
 8005820:	3714      	adds	r7, #20
 8005822:	46bd      	mov	sp, r7
 8005824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005828:	4770      	bx	lr
	...

0800582c <usart_common_handler>:

/*  */
static void usart_common_handler(USART_CH ch){
 800582c:	b580      	push	{r7, lr}
 800582e:	b086      	sub	sp, #24
 8005830:	af00      	add	r7, sp, #0
 8005832:	4603      	mov	r3, r0
 8005834:	71fb      	strb	r3, [r7, #7]
	RING_BUF *buf_info;
	volatile struct stm32l4_usart *usart_base_addr;
	uint8_t data;
	
	// 
	usart_base_addr = get_reg(ch);
 8005836:	79fa      	ldrb	r2, [r7, #7]
 8005838:	4953      	ldr	r1, [pc, #332]	; (8005988 <usart_common_handler+0x15c>)
 800583a:	4613      	mov	r3, r2
 800583c:	005b      	lsls	r3, r3, #1
 800583e:	4413      	add	r3, r2
 8005840:	00db      	lsls	r3, r3, #3
 8005842:	440b      	add	r3, r1
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	617b      	str	r3, [r7, #20]
	// 
	this = get_myself(ch);
 8005848:	79fb      	ldrb	r3, [r7, #7]
 800584a:	f640 022c 	movw	r2, #2092	; 0x82c
 800584e:	fb02 f303 	mul.w	r3, r2, r3
 8005852:	4a4e      	ldr	r2, [pc, #312]	; (800598c <usart_common_handler+0x160>)
 8005854:	4413      	add	r3, r2
 8005856:	613b      	str	r3, [r7, #16]
	
	// 
	if (usart_base_addr->isr & (ISR_ORE | ISR_FE | ISR_PE)) {
 8005858:	697b      	ldr	r3, [r7, #20]
 800585a:	69db      	ldr	r3, [r3, #28]
		// 
		//while(1){};
	}
	
	// 
	if (usart_base_addr->isr & ISR_RXFNE) {
 800585c:	697b      	ldr	r3, [r7, #20]
 800585e:	69db      	ldr	r3, [r3, #28]
 8005860:	f003 0320 	and.w	r3, r3, #32
 8005864:	2b00      	cmp	r3, #0
 8005866:	d03b      	beq.n	80058e0 <usart_common_handler+0xb4>
		// 
		data = usart_base_addr->rdr;
 8005868:	697b      	ldr	r3, [r7, #20]
 800586a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800586c:	73fb      	strb	r3, [r7, #15]
		// 
		buf_info = &(this->r_buf);
 800586e:	693b      	ldr	r3, [r7, #16]
 8005870:	3314      	adds	r3, #20
 8005872:	60bb      	str	r3, [r7, #8]
		// ?
		if (((buf_info->w_idx + 1U) & (USART_BUF_SIZE - 1U)) != buf_info->r_idx) {
 8005874:	68bb      	ldr	r3, [r7, #8]
 8005876:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 800587a:	3301      	adds	r3, #1
 800587c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005880:	68ba      	ldr	r2, [r7, #8]
 8005882:	f8b2 2400 	ldrh.w	r2, [r2, #1024]	; 0x400
 8005886:	4293      	cmp	r3, r2
 8005888:	d02a      	beq.n	80058e0 <usart_common_handler+0xb4>
			// 
			buf_info->buf[buf_info->w_idx] = data;
 800588a:	68bb      	ldr	r3, [r7, #8]
 800588c:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8005890:	4619      	mov	r1, r3
 8005892:	68bb      	ldr	r3, [r7, #8]
 8005894:	7bfa      	ldrb	r2, [r7, #15]
 8005896:	545a      	strb	r2, [r3, r1]
			// 
			buf_info->w_idx = (buf_info->w_idx + 1U) & (USART_BUF_SIZE - 1U);
 8005898:	68bb      	ldr	r3, [r7, #8]
 800589a:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 800589e:	3301      	adds	r3, #1
 80058a0:	b29b      	uxth	r3, r3
 80058a2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80058a6:	b29a      	uxth	r2, r3
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
			// 
			if (this->rcv_tsk_id != 0) {
 80058ae:	693b      	ldr	r3, [r7, #16]
 80058b0:	685b      	ldr	r3, [r3, #4]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d014      	beq.n	80058e0 <usart_common_handler+0xb4>
				// 
				if ((buf_info->w_idx - buf_info->r_idx) >= this->read_size) {
 80058b6:	68bb      	ldr	r3, [r7, #8]
 80058b8:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 80058bc:	461a      	mov	r2, r3
 80058be:	68bb      	ldr	r3, [r7, #8]
 80058c0:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 80058c4:	1ad3      	subs	r3, r2, r3
 80058c6:	461a      	mov	r2, r3
 80058c8:	693b      	ldr	r3, [r7, #16]
 80058ca:	689b      	ldr	r3, [r3, #8]
 80058cc:	429a      	cmp	r2, r3
 80058ce:	d307      	bcc.n	80058e0 <usart_common_handler+0xb4>
					// 
					this->read_size = 0;
 80058d0:	693b      	ldr	r3, [r7, #16]
 80058d2:	2200      	movs	r2, #0
 80058d4:	609a      	str	r2, [r3, #8]
					// 
					kx_wakeup(this->rcv_tsk_id);
 80058d6:	693b      	ldr	r3, [r7, #16]
 80058d8:	685b      	ldr	r3, [r3, #4]
 80058da:	4618      	mov	r0, r3
 80058dc:	f001 fe55 	bl	800758a <kx_wakeup>
		}
	}
	
	// 
	// ?  ?
	if ((usart_base_addr->cr3 & CR3_TXFTIE) && (usart_base_addr->isr & ISR_TXFNF)) {
 80058e0:	697b      	ldr	r3, [r7, #20]
 80058e2:	689b      	ldr	r3, [r3, #8]
 80058e4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d048      	beq.n	800597e <usart_common_handler+0x152>
 80058ec:	697b      	ldr	r3, [r7, #20]
 80058ee:	69db      	ldr	r3, [r3, #28]
 80058f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d042      	beq.n	800597e <usart_common_handler+0x152>
		// 
		buf_info = &(this->s_buf);
 80058f8:	693b      	ldr	r3, [r7, #16]
 80058fa:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 80058fe:	60bb      	str	r3, [r7, #8]
		if (buf_info->w_idx != buf_info->r_idx) {
 8005900:	68bb      	ldr	r3, [r7, #8]
 8005902:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 8005906:	68bb      	ldr	r3, [r7, #8]
 8005908:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 800590c:	429a      	cmp	r2, r3
 800590e:	d030      	beq.n	8005972 <usart_common_handler+0x146>
			// 
			usart_base_addr->tdr = buf_info->buf[buf_info->r_idx];
 8005910:	68bb      	ldr	r3, [r7, #8]
 8005912:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 8005916:	461a      	mov	r2, r3
 8005918:	68bb      	ldr	r3, [r7, #8]
 800591a:	5c9b      	ldrb	r3, [r3, r2]
 800591c:	461a      	mov	r2, r3
 800591e:	697b      	ldr	r3, [r7, #20]
 8005920:	629a      	str	r2, [r3, #40]	; 0x28
			// 
			buf_info->r_idx = (buf_info->r_idx + 1U) & (USART_BUF_SIZE - 1U);
 8005922:	68bb      	ldr	r3, [r7, #8]
 8005924:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 8005928:	3301      	adds	r3, #1
 800592a:	b29b      	uxth	r3, r3
 800592c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005930:	b29a      	uxth	r2, r3
 8005932:	68bb      	ldr	r3, [r7, #8]
 8005934:	f8a3 2400 	strh.w	r2, [r3, #1024]	; 0x400
			// 
			if (this->snd_tsk_id != 0) {
 8005938:	693b      	ldr	r3, [r7, #16]
 800593a:	68db      	ldr	r3, [r3, #12]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d01e      	beq.n	800597e <usart_common_handler+0x152>
				// 
				if (get_fifo_empty_num(buf_info->r_idx, buf_info->w_idx) >= this->send_size) {
 8005940:	68bb      	ldr	r3, [r7, #8]
 8005942:	f8b3 2400 	ldrh.w	r2, [r3, #1024]	; 0x400
 8005946:	68bb      	ldr	r3, [r7, #8]
 8005948:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 800594c:	4619      	mov	r1, r3
 800594e:	4610      	mov	r0, r2
 8005950:	f7ff ff4c 	bl	80057ec <get_fifo_empty_num>
 8005954:	4603      	mov	r3, r0
 8005956:	461a      	mov	r2, r3
 8005958:	693b      	ldr	r3, [r7, #16]
 800595a:	691b      	ldr	r3, [r3, #16]
 800595c:	429a      	cmp	r2, r3
 800595e:	d30e      	bcc.n	800597e <usart_common_handler+0x152>
					// 
					this->send_size = 0;
 8005960:	693b      	ldr	r3, [r7, #16]
 8005962:	2200      	movs	r2, #0
 8005964:	611a      	str	r2, [r3, #16]
					// 
					kx_wakeup(this->snd_tsk_id);
 8005966:	693b      	ldr	r3, [r7, #16]
 8005968:	68db      	ldr	r3, [r3, #12]
 800596a:	4618      	mov	r0, r3
 800596c:	f001 fe0d 	bl	800758a <kx_wakeup>
		} else {
			// 
			usart_base_addr->cr3 &= ~CR3_TXFTIE;
		}
	}
}
 8005970:	e005      	b.n	800597e <usart_common_handler+0x152>
			usart_base_addr->cr3 &= ~CR3_TXFTIE;
 8005972:	697b      	ldr	r3, [r7, #20]
 8005974:	689b      	ldr	r3, [r3, #8]
 8005976:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800597a:	697b      	ldr	r3, [r7, #20]
 800597c:	609a      	str	r2, [r3, #8]
}
 800597e:	bf00      	nop
 8005980:	3718      	adds	r7, #24
 8005982:	46bd      	mov	sp, r7
 8005984:	bd80      	pop	{r7, pc}
 8005986:	bf00      	nop
 8005988:	08008214 	.word	0x08008214
 800598c:	200515f8 	.word	0x200515f8

08005990 <usart1_handler>:

/*  */
void usart1_handler(void){
 8005990:	b580      	push	{r7, lr}
 8005992:	af00      	add	r7, sp, #0
	usart_common_handler(USART_CH1);
 8005994:	2000      	movs	r0, #0
 8005996:	f7ff ff49 	bl	800582c <usart_common_handler>
}
 800599a:	bf00      	nop
 800599c:	bd80      	pop	{r7, pc}

0800599e <usart2_handler>:

void usart2_handler(void){
 800599e:	b580      	push	{r7, lr}
 80059a0:	af00      	add	r7, sp, #0
	usart_common_handler(USART_CH2);
 80059a2:	2001      	movs	r0, #1
 80059a4:	f7ff ff42 	bl	800582c <usart_common_handler>
}
 80059a8:	bf00      	nop
 80059aa:	bd80      	pop	{r7, pc}

080059ac <usart3_handler>:

void usart3_handler(void){
 80059ac:	b580      	push	{r7, lr}
 80059ae:	af00      	add	r7, sp, #0
	usart_common_handler(USART_CH3);
 80059b0:	2002      	movs	r0, #2
 80059b2:	f7ff ff3b 	bl	800582c <usart_common_handler>
}
 80059b6:	bf00      	nop
 80059b8:	bd80      	pop	{r7, pc}
	...

080059bc <calc_brr>:

// 
static uint32_t calc_brr(USART_CH ch, uint32_t baudrate)
{
 80059bc:	b580      	push	{r7, lr}
 80059be:	b084      	sub	sp, #16
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	4603      	mov	r3, r0
 80059c4:	6039      	str	r1, [r7, #0]
 80059c6:	71fb      	strb	r3, [r7, #7]
	uint32_t clk;
	
	// 
	clk = HAL_RCCEx_GetPeriphCLKFreq(get_clk_no(ch));
 80059c8:	79fa      	ldrb	r2, [r7, #7]
 80059ca:	490a      	ldr	r1, [pc, #40]	; (80059f4 <calc_brr+0x38>)
 80059cc:	4613      	mov	r3, r2
 80059ce:	005b      	lsls	r3, r3, #1
 80059d0:	4413      	add	r3, r2
 80059d2:	00db      	lsls	r3, r3, #3
 80059d4:	440b      	add	r3, r1
 80059d6:	3314      	adds	r3, #20
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	4618      	mov	r0, r3
 80059dc:	f7fc fe44 	bl	8002668 <HAL_RCCEx_GetPeriphCLKFreq>
 80059e0:	60f8      	str	r0, [r7, #12]
	
	return (clk/baudrate);
 80059e2:	68fa      	ldr	r2, [r7, #12]
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80059ea:	4618      	mov	r0, r3
 80059ec:	3710      	adds	r7, #16
 80059ee:	46bd      	mov	sp, r7
 80059f0:	bd80      	pop	{r7, pc}
 80059f2:	bf00      	nop
 80059f4:	08008214 	.word	0x08008214

080059f8 <usart_init>:

// 
// USART
void usart_init(void)
{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b082      	sub	sp, #8
 80059fc:	af00      	add	r7, sp, #0
	uint32_t ch;
	USART_CTL *this;
	
	for (ch = 0; ch < USART_CH_MAX; ch++) {
 80059fe:	2300      	movs	r3, #0
 8005a00:	607b      	str	r3, [r7, #4]
 8005a02:	e029      	b.n	8005a58 <usart_init+0x60>
		// 
		this = get_myself(ch);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	f640 022c 	movw	r2, #2092	; 0x82c
 8005a0a:	fb02 f303 	mul.w	r3, r2, r3
 8005a0e:	4a16      	ldr	r2, [pc, #88]	; (8005a68 <usart_init+0x70>)
 8005a10:	4413      	add	r3, r2
 8005a12:	603b      	str	r3, [r7, #0]
		// 
		memset(this, 0, sizeof(USART_CTL));
 8005a14:	f640 022c 	movw	r2, #2092	; 0x82c
 8005a18:	2100      	movs	r1, #0
 8005a1a:	6838      	ldr	r0, [r7, #0]
 8005a1c:	f001 fed3 	bl	80077c6 <memset>
		// 
		kz_setintr(get_vec_no(ch), get_handler(ch));
 8005a20:	4912      	ldr	r1, [pc, #72]	; (8005a6c <usart_init+0x74>)
 8005a22:	687a      	ldr	r2, [r7, #4]
 8005a24:	4613      	mov	r3, r2
 8005a26:	005b      	lsls	r3, r3, #1
 8005a28:	4413      	add	r3, r2
 8005a2a:	00db      	lsls	r3, r3, #3
 8005a2c:	440b      	add	r3, r1
 8005a2e:	330c      	adds	r3, #12
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	b218      	sxth	r0, r3
 8005a34:	490d      	ldr	r1, [pc, #52]	; (8005a6c <usart_init+0x74>)
 8005a36:	687a      	ldr	r2, [r7, #4]
 8005a38:	4613      	mov	r3, r2
 8005a3a:	005b      	lsls	r3, r3, #1
 8005a3c:	4413      	add	r3, r2
 8005a3e:	00db      	lsls	r3, r3, #3
 8005a40:	440b      	add	r3, r1
 8005a42:	3308      	adds	r3, #8
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4619      	mov	r1, r3
 8005a48:	f001 fd79 	bl	800753e <kz_setintr>
		// 
		this->status = ST_INTIALIZED;
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	2201      	movs	r2, #1
 8005a50:	701a      	strb	r2, [r3, #0]
	for (ch = 0; ch < USART_CH_MAX; ch++) {
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	3301      	adds	r3, #1
 8005a56:	607b      	str	r3, [r7, #4]
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2b02      	cmp	r3, #2
 8005a5c:	d9d2      	bls.n	8005a04 <usart_init+0xc>
	}
	
	return;
 8005a5e:	bf00      	nop
}
 8005a60:	3708      	adds	r7, #8
 8005a62:	46bd      	mov	sp, r7
 8005a64:	bd80      	pop	{r7, pc}
 8005a66:	bf00      	nop
 8005a68:	200515f8 	.word	0x200515f8
 8005a6c:	08008214 	.word	0x08008214

08005a70 <usart_open>:

// USART
int32_t usart_open(USART_CH ch, uint32_t baudrate)
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b084      	sub	sp, #16
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	4603      	mov	r3, r0
 8005a78:	6039      	str	r1, [r7, #0]
 8005a7a:	71fb      	strb	r3, [r7, #7]
	volatile struct stm32l4_usart *usart_base_addr;
	USART_CTL *this = get_myself(ch);
 8005a7c:	79fb      	ldrb	r3, [r7, #7]
 8005a7e:	f640 022c 	movw	r2, #2092	; 0x82c
 8005a82:	fb02 f303 	mul.w	r3, r2, r3
 8005a86:	4a37      	ldr	r2, [pc, #220]	; (8005b64 <usart_open+0xf4>)
 8005a88:	4413      	add	r3, r2
 8005a8a:	60fb      	str	r3, [r7, #12]
	
	// 
	if (ch >= USART_CH_MAX) {
 8005a8c:	79fb      	ldrb	r3, [r7, #7]
 8005a8e:	2b02      	cmp	r3, #2
 8005a90:	d902      	bls.n	8005a98 <usart_open+0x28>
		return -1;
 8005a92:	f04f 33ff 	mov.w	r3, #4294967295
 8005a96:	e061      	b.n	8005b5c <usart_open+0xec>
	}
	
	// 
	if (this->status != ST_INTIALIZED) {
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	781b      	ldrb	r3, [r3, #0]
 8005a9c:	2b01      	cmp	r3, #1
 8005a9e:	d002      	beq.n	8005aa6 <usart_open+0x36>
		return -1;
 8005aa0:	f04f 33ff 	mov.w	r3, #4294967295
 8005aa4:	e05a      	b.n	8005b5c <usart_open+0xec>
	}
	
	// 
	usart_base_addr = get_reg(ch);
 8005aa6:	79fa      	ldrb	r2, [r7, #7]
 8005aa8:	492f      	ldr	r1, [pc, #188]	; (8005b68 <usart_open+0xf8>)
 8005aaa:	4613      	mov	r3, r2
 8005aac:	005b      	lsls	r3, r3, #1
 8005aae:	4413      	add	r3, r2
 8005ab0:	00db      	lsls	r3, r3, #3
 8005ab2:	440b      	add	r3, r1
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	60bb      	str	r3, [r7, #8]
	// 
	usart_base_addr->brr = calc_brr(ch, baudrate);
 8005ab8:	79fb      	ldrb	r3, [r7, #7]
 8005aba:	6839      	ldr	r1, [r7, #0]
 8005abc:	4618      	mov	r0, r3
 8005abe:	f7ff ff7d 	bl	80059bc <calc_brr>
 8005ac2:	4602      	mov	r2, r0
 8005ac4:	68bb      	ldr	r3, [r7, #8]
 8005ac6:	60da      	str	r2, [r3, #12]
	// FIFO
	usart_base_addr->cr1 |= (CR1_FIFOEN | CR1_TE | CR1_RE);
 8005ac8:	68bb      	ldr	r3, [r7, #8]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005ad0:	f043 030c 	orr.w	r3, r3, #12
 8005ad4:	68ba      	ldr	r2, [r7, #8]
 8005ad6:	6013      	str	r3, [r2, #0]
	// USART1
	usart_base_addr->cr1 |= CR1_UE ;
 8005ad8:	68bb      	ldr	r3, [r7, #8]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f043 0201 	orr.w	r2, r3, #1
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	601a      	str	r2, [r3, #0]
	
	// FIFO
	// 
	usart_base_addr->cr3 &= (~CR3_TXFTCFG | ~CR3_RXFTCFG);
 8005ae4:	68bb      	ldr	r3, [r7, #8]
 8005ae6:	689a      	ldr	r2, [r3, #8]
 8005ae8:	68bb      	ldr	r3, [r7, #8]
 8005aea:	609a      	str	r2, [r3, #8]
	// FIFO
	usart_base_addr->cr3 |= SET_CR3_TXFTCFG(5);
 8005aec:	68bb      	ldr	r3, [r7, #8]
 8005aee:	689b      	ldr	r3, [r3, #8]
 8005af0:	f043 4220 	orr.w	r2, r3, #2684354560	; 0xa0000000
 8005af4:	68bb      	ldr	r3, [r7, #8]
 8005af6:	609a      	str	r2, [r3, #8]
	// FIFO
	usart_base_addr->cr3 |= SET_CR3_RXFTCFG(0);
 8005af8:	68bb      	ldr	r3, [r7, #8]
 8005afa:	689a      	ldr	r2, [r3, #8]
 8005afc:	68bb      	ldr	r3, [r7, #8]
 8005afe:	609a      	str	r2, [r3, #8]
	
	// 
	usart_base_addr->cr3 |= CR3_RXFTIE;
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	689b      	ldr	r3, [r3, #8]
 8005b04:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005b08:	68bb      	ldr	r3, [r7, #8]
 8005b0a:	609a      	str	r2, [r3, #8]
	
	/*  */
    HAL_NVIC_SetPriority(get_ire_type(ch), get_int_prio(ch), 0);
 8005b0c:	79fa      	ldrb	r2, [r7, #7]
 8005b0e:	4916      	ldr	r1, [pc, #88]	; (8005b68 <usart_open+0xf8>)
 8005b10:	4613      	mov	r3, r2
 8005b12:	005b      	lsls	r3, r3, #1
 8005b14:	4413      	add	r3, r2
 8005b16:	00db      	lsls	r3, r3, #3
 8005b18:	440b      	add	r3, r1
 8005b1a:	3304      	adds	r3, #4
 8005b1c:	f993 0000 	ldrsb.w	r0, [r3]
 8005b20:	79fa      	ldrb	r2, [r7, #7]
 8005b22:	4911      	ldr	r1, [pc, #68]	; (8005b68 <usart_open+0xf8>)
 8005b24:	4613      	mov	r3, r2
 8005b26:	005b      	lsls	r3, r3, #1
 8005b28:	4413      	add	r3, r2
 8005b2a:	00db      	lsls	r3, r3, #3
 8005b2c:	440b      	add	r3, r1
 8005b2e:	3310      	adds	r3, #16
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	2200      	movs	r2, #0
 8005b34:	4619      	mov	r1, r3
 8005b36:	f7fa fc02 	bl	800033e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(get_ire_type(ch));
 8005b3a:	79fa      	ldrb	r2, [r7, #7]
 8005b3c:	490a      	ldr	r1, [pc, #40]	; (8005b68 <usart_open+0xf8>)
 8005b3e:	4613      	mov	r3, r2
 8005b40:	005b      	lsls	r3, r3, #1
 8005b42:	4413      	add	r3, r2
 8005b44:	00db      	lsls	r3, r3, #3
 8005b46:	440b      	add	r3, r1
 8005b48:	3304      	adds	r3, #4
 8005b4a:	f993 3000 	ldrsb.w	r3, [r3]
 8005b4e:	4618      	mov	r0, r3
 8005b50:	f7fa fc11 	bl	8000376 <HAL_NVIC_EnableIRQ>
	
	// 
	this->status = ST_OPENED;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	2202      	movs	r2, #2
 8005b58:	701a      	strb	r2, [r3, #0]
	
	return 0;
 8005b5a:	2300      	movs	r3, #0
}
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	3710      	adds	r7, #16
 8005b60:	46bd      	mov	sp, r7
 8005b62:	bd80      	pop	{r7, pc}
 8005b64:	200515f8 	.word	0x200515f8
 8005b68:	08008214 	.word	0x08008214

08005b6c <usart_send>:
	return 0;
}

// USART
int32_t usart_send(USART_CH ch, uint8_t *data, uint32_t size) 
{
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b088      	sub	sp, #32
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	4603      	mov	r3, r0
 8005b74:	60b9      	str	r1, [r7, #8]
 8005b76:	607a      	str	r2, [r7, #4]
 8005b78:	73fb      	strb	r3, [r7, #15]
	RING_BUF *buf_info;
	uint32_t i;
	volatile struct stm32l4_usart *usart_base_addr;
	
	// 
	if (ch >= USART_CH_MAX) {
 8005b7a:	7bfb      	ldrb	r3, [r7, #15]
 8005b7c:	2b02      	cmp	r3, #2
 8005b7e:	d902      	bls.n	8005b86 <usart_send+0x1a>
		return -1;
 8005b80:	f04f 33ff 	mov.w	r3, #4294967295
 8005b84:	e062      	b.n	8005c4c <usart_send+0xe0>
	}
	
	// NULL
	if (data == NULL) {
 8005b86:	68bb      	ldr	r3, [r7, #8]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d102      	bne.n	8005b92 <usart_send+0x26>
		return -1;
 8005b8c:	f04f 33ff 	mov.w	r3, #4294967295
 8005b90:	e05c      	b.n	8005c4c <usart_send+0xe0>
	}
	
	// 
	this = get_myself(ch);
 8005b92:	7bfb      	ldrb	r3, [r7, #15]
 8005b94:	f640 022c 	movw	r2, #2092	; 0x82c
 8005b98:	fb02 f303 	mul.w	r3, r2, r3
 8005b9c:	4a2d      	ldr	r2, [pc, #180]	; (8005c54 <usart_send+0xe8>)
 8005b9e:	4413      	add	r3, r2
 8005ba0:	61bb      	str	r3, [r7, #24]
	
	// 
	if (this->status != ST_OPENED) {
 8005ba2:	69bb      	ldr	r3, [r7, #24]
 8005ba4:	781b      	ldrb	r3, [r3, #0]
 8005ba6:	2b02      	cmp	r3, #2
 8005ba8:	d002      	beq.n	8005bb0 <usart_send+0x44>
		return -1;
 8005baa:	f04f 33ff 	mov.w	r3, #4294967295
 8005bae:	e04d      	b.n	8005c4c <usart_send+0xe0>
	}
	
	// 
	buf_info = &(this->s_buf);
 8005bb0:	69bb      	ldr	r3, [r7, #24]
 8005bb2:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8005bb6:	617b      	str	r3, [r7, #20]
	
	// 
	if (get_fifo_empty_num(buf_info->r_idx, buf_info->w_idx) < size) {
 8005bb8:	697b      	ldr	r3, [r7, #20]
 8005bba:	f8b3 2400 	ldrh.w	r2, [r3, #1024]	; 0x400
 8005bbe:	697b      	ldr	r3, [r7, #20]
 8005bc0:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8005bc4:	4619      	mov	r1, r3
 8005bc6:	4610      	mov	r0, r2
 8005bc8:	f7ff fe10 	bl	80057ec <get_fifo_empty_num>
 8005bcc:	4603      	mov	r3, r0
 8005bce:	461a      	mov	r2, r3
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	429a      	cmp	r2, r3
 8005bd4:	d209      	bcs.n	8005bea <usart_send+0x7e>
		// 
		this->send_size = size;
 8005bd6:	69bb      	ldr	r3, [r7, #24]
 8005bd8:	687a      	ldr	r2, [r7, #4]
 8005bda:	611a      	str	r2, [r3, #16]
		// ID
		this->snd_tsk_id = kz_getid();
 8005bdc:	f001 fc39 	bl	8007452 <kz_getid>
 8005be0:	4602      	mov	r2, r0
 8005be2:	69bb      	ldr	r3, [r7, #24]
 8005be4:	60da      	str	r2, [r3, #12]
		// 
		kz_sleep();
 8005be6:	f001 fc27 	bl	8007438 <kz_sleep>
	}
	
	// 
	INTR_DISABLE;
 8005bea:	b672      	cpsid	i
	
	for (i = 0; i < size; i++) {
 8005bec:	2300      	movs	r3, #0
 8005bee:	61fb      	str	r3, [r7, #28]
 8005bf0:	e017      	b.n	8005c22 <usart_send+0xb6>
		// 
		buf_info->buf[buf_info->w_idx] = *(data++);
 8005bf2:	697b      	ldr	r3, [r7, #20]
 8005bf4:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8005bf8:	4619      	mov	r1, r3
 8005bfa:	68bb      	ldr	r3, [r7, #8]
 8005bfc:	1c5a      	adds	r2, r3, #1
 8005bfe:	60ba      	str	r2, [r7, #8]
 8005c00:	781a      	ldrb	r2, [r3, #0]
 8005c02:	697b      	ldr	r3, [r7, #20]
 8005c04:	545a      	strb	r2, [r3, r1]
		// 
		buf_info->w_idx = (buf_info->w_idx + 1U) & (USART_BUF_SIZE - 1U);
 8005c06:	697b      	ldr	r3, [r7, #20]
 8005c08:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8005c0c:	3301      	adds	r3, #1
 8005c0e:	b29b      	uxth	r3, r3
 8005c10:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005c14:	b29a      	uxth	r2, r3
 8005c16:	697b      	ldr	r3, [r7, #20]
 8005c18:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
	for (i = 0; i < size; i++) {
 8005c1c:	69fb      	ldr	r3, [r7, #28]
 8005c1e:	3301      	adds	r3, #1
 8005c20:	61fb      	str	r3, [r7, #28]
 8005c22:	69fa      	ldr	r2, [r7, #28]
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	429a      	cmp	r2, r3
 8005c28:	d3e3      	bcc.n	8005bf2 <usart_send+0x86>
	}
	
	// 
	INTR_ENABLE;
 8005c2a:	b662      	cpsie	i
	
	// USART
	usart_base_addr = get_reg(ch);
 8005c2c:	7bfa      	ldrb	r2, [r7, #15]
 8005c2e:	490a      	ldr	r1, [pc, #40]	; (8005c58 <usart_send+0xec>)
 8005c30:	4613      	mov	r3, r2
 8005c32:	005b      	lsls	r3, r3, #1
 8005c34:	4413      	add	r3, r2
 8005c36:	00db      	lsls	r3, r3, #3
 8005c38:	440b      	add	r3, r1
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	613b      	str	r3, [r7, #16]
	usart_base_addr->cr3 |= CR3_TXFTIE;
 8005c3e:	693b      	ldr	r3, [r7, #16]
 8005c40:	689b      	ldr	r3, [r3, #8]
 8005c42:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005c46:	693b      	ldr	r3, [r7, #16]
 8005c48:	609a      	str	r2, [r3, #8]
	
	return 0;
 8005c4a:	2300      	movs	r3, #0
}
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	3720      	adds	r7, #32
 8005c50:	46bd      	mov	sp, r7
 8005c52:	bd80      	pop	{r7, pc}
 8005c54:	200515f8 	.word	0x200515f8
 8005c58:	08008214 	.word	0x08008214

08005c5c <usart_recv>:

// USART
int32_t usart_recv(USART_CH ch, uint8_t *data, uint32_t size) 
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b088      	sub	sp, #32
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	4603      	mov	r3, r0
 8005c64:	60b9      	str	r1, [r7, #8]
 8005c66:	607a      	str	r2, [r7, #4]
 8005c68:	73fb      	strb	r3, [r7, #15]
	RING_BUF *buf_info;
	uint32_t i;
	uint32_t cnt;
	
	// 
	if (ch >= USART_CH_MAX) {
 8005c6a:	7bfb      	ldrb	r3, [r7, #15]
 8005c6c:	2b02      	cmp	r3, #2
 8005c6e:	d902      	bls.n	8005c76 <usart_recv+0x1a>
		return -1;
 8005c70:	f04f 33ff 	mov.w	r3, #4294967295
 8005c74:	e056      	b.n	8005d24 <usart_recv+0xc8>
	}
	
	// NULL
	if (data == NULL) {
 8005c76:	68bb      	ldr	r3, [r7, #8]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d102      	bne.n	8005c82 <usart_recv+0x26>
		return -1;
 8005c7c:	f04f 33ff 	mov.w	r3, #4294967295
 8005c80:	e050      	b.n	8005d24 <usart_recv+0xc8>
	}
	
	// 
	this = get_myself(ch);
 8005c82:	7bfb      	ldrb	r3, [r7, #15]
 8005c84:	f640 022c 	movw	r2, #2092	; 0x82c
 8005c88:	fb02 f303 	mul.w	r3, r2, r3
 8005c8c:	4a27      	ldr	r2, [pc, #156]	; (8005d2c <usart_recv+0xd0>)
 8005c8e:	4413      	add	r3, r2
 8005c90:	61bb      	str	r3, [r7, #24]
	
	// 
	if (this->status != ST_OPENED) {
 8005c92:	69bb      	ldr	r3, [r7, #24]
 8005c94:	781b      	ldrb	r3, [r3, #0]
 8005c96:	2b02      	cmp	r3, #2
 8005c98:	d002      	beq.n	8005ca0 <usart_recv+0x44>
		return -1;
 8005c9a:	f04f 33ff 	mov.w	r3, #4294967295
 8005c9e:	e041      	b.n	8005d24 <usart_recv+0xc8>
	}
	
	// 
	buf_info = &(this->r_buf);
 8005ca0:	69bb      	ldr	r3, [r7, #24]
 8005ca2:	3314      	adds	r3, #20
 8005ca4:	617b      	str	r3, [r7, #20]
	
	// FIFO
	cnt = buf_info->w_idx - buf_info->r_idx;
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8005cac:	461a      	mov	r2, r3
 8005cae:	697b      	ldr	r3, [r7, #20]
 8005cb0:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 8005cb4:	1ad3      	subs	r3, r2, r3
 8005cb6:	613b      	str	r3, [r7, #16]
	
	// 
	this->read_size = 0;
 8005cb8:	69bb      	ldr	r3, [r7, #24]
 8005cba:	2200      	movs	r2, #0
 8005cbc:	609a      	str	r2, [r3, #8]
	
	// sleep
	if (cnt < size) {
 8005cbe:	693a      	ldr	r2, [r7, #16]
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	429a      	cmp	r2, r3
 8005cc4:	d20b      	bcs.n	8005cde <usart_recv+0x82>
		// 
		this->read_size = size - cnt;
 8005cc6:	687a      	ldr	r2, [r7, #4]
 8005cc8:	693b      	ldr	r3, [r7, #16]
 8005cca:	1ad2      	subs	r2, r2, r3
 8005ccc:	69bb      	ldr	r3, [r7, #24]
 8005cce:	609a      	str	r2, [r3, #8]
		// ID
		this->rcv_tsk_id = kz_getid();
 8005cd0:	f001 fbbf 	bl	8007452 <kz_getid>
 8005cd4:	4602      	mov	r2, r0
 8005cd6:	69bb      	ldr	r3, [r7, #24]
 8005cd8:	605a      	str	r2, [r3, #4]
		// 
		kz_sleep();
 8005cda:	f001 fbad 	bl	8007438 <kz_sleep>
	}
	
	// 
	INTR_DISABLE;
 8005cde:	b672      	cpsid	i
	
	for (i = 0; i < size; i++) {
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	61fb      	str	r3, [r7, #28]
 8005ce4:	e018      	b.n	8005d18 <usart_recv+0xbc>
		// 
		*data = buf_info->buf[buf_info->r_idx];
 8005ce6:	697b      	ldr	r3, [r7, #20]
 8005ce8:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 8005cec:	461a      	mov	r2, r3
 8005cee:	697b      	ldr	r3, [r7, #20]
 8005cf0:	5c9a      	ldrb	r2, [r3, r2]
 8005cf2:	68bb      	ldr	r3, [r7, #8]
 8005cf4:	701a      	strb	r2, [r3, #0]
		// 
		buf_info->r_idx = (buf_info->r_idx + 1U) & (USART_BUF_SIZE - 1U);
 8005cf6:	697b      	ldr	r3, [r7, #20]
 8005cf8:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 8005cfc:	3301      	adds	r3, #1
 8005cfe:	b29b      	uxth	r3, r3
 8005d00:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005d04:	b29a      	uxth	r2, r3
 8005d06:	697b      	ldr	r3, [r7, #20]
 8005d08:	f8a3 2400 	strh.w	r2, [r3, #1024]	; 0x400
		// 
		data++;
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	3301      	adds	r3, #1
 8005d10:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < size; i++) {
 8005d12:	69fb      	ldr	r3, [r7, #28]
 8005d14:	3301      	adds	r3, #1
 8005d16:	61fb      	str	r3, [r7, #28]
 8005d18:	69fa      	ldr	r2, [r7, #28]
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	429a      	cmp	r2, r3
 8005d1e:	d3e2      	bcc.n	8005ce6 <usart_recv+0x8a>
	}
	
	// 
	INTR_ENABLE;
 8005d20:	b662      	cpsie	i
	
	return cnt;
 8005d22:	693b      	ldr	r3, [r7, #16]
}
 8005d24:	4618      	mov	r0, r3
 8005d26:	3720      	adds	r7, #32
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	bd80      	pop	{r7, pc}
 8005d2c:	200515f8 	.word	0x200515f8

08005d30 <start_threads>:
}
#endif

/* VXeE^XN[UE^XNN */
static int start_threads(int argc, char *argv[])
{
 8005d30:	b580      	push	{r7, lr}
 8005d32:	b082      	sub	sp, #8
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	6078      	str	r0, [r7, #4]
 8005d38:	6039      	str	r1, [r7, #0]
	// ytF
	usart_init();
 8005d3a:	f7ff fe5d 	bl	80059f8 <usart_init>
	i2c_wrapper_init();
 8005d3e:	f7ff f939 	bl	8004fb4 <i2c_wrapper_init>
	sai_init();
 8005d42:	f7ff fd13 	bl	800576c <sai_init>
//	tim_init();
	dma_init();
 8005d46:	f7ff f8ab 	bl	8004ea0 <dma_init>
	octospi_init();
 8005d4a:	f7ff fa37 	bl	80051bc <octospi_init>
	
	// foCX
	bt_dev_init();
 8005d4e:	f7fe fbe5 	bl	800451c <bt_dev_init>
	//pcm3060_init();
	//LCD_dev_init();
	//gysfdmaxb_init();
	
	// }l[W
	wav_init();
 8005d52:	f000 fc09 	bl	8006568 <wav_init>
	cyc_init();
 8005d56:	f000 fa1d 	bl	8006194 <cyc_init>
	flash_mng_init();
 8005d5a:	f000 fa41 	bl	80061e0 <flash_mng_init>
	
	// Av
	console_init();
 8005d5e:	f7fd fe53 	bl	8003a08 <console_init>
	
	// R}h
	//bt_dev_set_cmd();
	//sound_app_set_cmd();
	//pcm3060_set_cmd();
	w25q20ew_set_cmd();
 8005d62:	f7fe ffbb 	bl	8004cdc <w25q20ew_set_cmd>
	//gysfdmaxb_set_cmd();
	flash_mng_set_cmd();
 8005d66:	f000 fbdf 	bl	8006528 <flash_mng_set_cmd>
	
	// eXg
	flash_mng_open(FLASH_MNG_KIND_W25Q20EW);
 8005d6a:	2000      	movs	r0, #0
 8005d6c:	f000 fa6c 	bl	8006248 <flash_mng_open>
	//kz_run(flash_main, "flash",  2, 0x200, 0, NULL);
	//kz_run(BTN_dev_main, "BTN_dev_main",  3, 0x1000, 0, NULL);
	//kz_run(test_tsk1, "test_tsk1",  3, 0x1000, 0, NULL);
	
	/* DCAChXbhs */
	kz_chpri(15); 
 8005d70:	200f      	movs	r0, #15
 8005d72:	f001 fb7b 	bl	800746c <kz_chpri>
	
	// VXe^XN
	//CTL_MSG_init();
	
	//INTR_ENABLE; /* L */
 	while (1) {
 8005d76:	e7fe      	b.n	8005d76 <start_threads+0x46>

08005d78 <main>:
	
	return 0;
}

int main(void)
{	
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b082      	sub	sp, #8
 8005d7c:	af02      	add	r7, sp, #8
	// ytFNbNL
	periferal_clock_init();
 8005d7e:	f7fe f81f 	bl	8003dc0 <periferal_clock_init>
	// st@NV
	pin_function_init();
 8005d82:	f001 fc13 	bl	80075ac <pin_function_init>
	
	/* OSJn */
	kz_start(start_threads, "idle", 0, 0x1000, 0, NULL);
 8005d86:	2300      	movs	r3, #0
 8005d88:	9301      	str	r3, [sp, #4]
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	9300      	str	r3, [sp, #0]
 8005d8e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005d92:	2200      	movs	r2, #0
 8005d94:	4903      	ldr	r1, [pc, #12]	; (8005da4 <main+0x2c>)
 8005d96:	4804      	ldr	r0, [pc, #16]	; (8005da8 <main+0x30>)
 8005d98:	f001 f918 	bl	8006fcc <kz_start>
	
	/*  */
	
	return 0;
 8005d9c:	2300      	movs	r3, #0
}
 8005d9e:	4618      	mov	r0, r3
 8005da0:	46bd      	mov	sp, r7
 8005da2:	bd80      	pop	{r7, pc}
 8005da4:	08007c08 	.word	0x08007c08
 8005da8:	08005d31 	.word	0x08005d31

08005dac <dbg_init>:
// ()
static DBG_TSK_INFO dbg_dispatch_tsk_info;

// 
void dbg_init(void)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b082      	sub	sp, #8
 8005db0:	af00      	add	r7, sp, #0
	DBG_INT_INFO *int_info = &dbg_int_info;
 8005db2:	4b0a      	ldr	r3, [pc, #40]	; (8005ddc <dbg_init+0x30>)
 8005db4:	607b      	str	r3, [r7, #4]
	DBG_INT_INFO *tsk_info = &dbg_tsk_info;
 8005db6:	4b0a      	ldr	r3, [pc, #40]	; (8005de0 <dbg_init+0x34>)
 8005db8:	603b      	str	r3, [r7, #0]
	
	memset(int_info, 0, sizeof(DBG_INT_INFO));
 8005dba:	f44f 724d 	mov.w	r2, #820	; 0x334
 8005dbe:	2100      	movs	r1, #0
 8005dc0:	6878      	ldr	r0, [r7, #4]
 8005dc2:	f001 fd00 	bl	80077c6 <memset>
	memset(tsk_info, 0, sizeof(DBG_TSK_INFO));
 8005dc6:	f44f 72a4 	mov.w	r2, #328	; 0x148
 8005dca:	2100      	movs	r1, #0
 8005dcc:	6838      	ldr	r0, [r7, #0]
 8005dce:	f001 fcfa 	bl	80077c6 <memset>
}
 8005dd2:	bf00      	nop
 8005dd4:	3708      	adds	r7, #8
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	bd80      	pop	{r7, pc}
 8005dda:	bf00      	nop
 8005ddc:	20052e7c 	.word	0x20052e7c
 8005de0:	200531b0 	.word	0x200531b0

08005de4 <dbg_save_int_info>:

// 
void dbg_save_int_info(softvec_type_t type, uint32_t svc_type, uint32_t sp)
{
 8005de4:	b5b0      	push	{r4, r5, r7, lr}
 8005de6:	b086      	sub	sp, #24
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	4603      	mov	r3, r0
 8005dec:	60b9      	str	r1, [r7, #8]
 8005dee:	607a      	str	r2, [r7, #4]
 8005df0:	81fb      	strh	r3, [r7, #14]
	DBG_INT_INFO *int_info = &dbg_int_info;
 8005df2:	4b58      	ldr	r3, [pc, #352]	; (8005f54 <dbg_save_int_info+0x170>)
 8005df4:	617b      	str	r3, [r7, #20]
	uint32_t *tmp_sp;
	
	tmp_sp = (uint32_t*)sp;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	613b      	str	r3, [r7, #16]
	
	// 
	int_info->last_hist_idx = int_info->all_cnt & (DBG_INT_HIST_NUM - 1);
 8005dfa:	697b      	ldr	r3, [r7, #20]
 8005dfc:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8005e00:	b2db      	uxtb	r3, r3
 8005e02:	f003 030f 	and.w	r3, r3, #15
 8005e06:	b2da      	uxtb	r2, r3
 8005e08:	697b      	ldr	r3, [r7, #20]
 8005e0a:	f883 2330 	strb.w	r2, [r3, #816]	; 0x330
	int_info->int_hist[int_info->last_hist_idx].int_type = type;
 8005e0e:	697b      	ldr	r3, [r7, #20]
 8005e10:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 8005e14:	4619      	mov	r1, r3
 8005e16:	697a      	ldr	r2, [r7, #20]
 8005e18:	460b      	mov	r3, r1
 8005e1a:	009b      	lsls	r3, r3, #2
 8005e1c:	440b      	add	r3, r1
 8005e1e:	009b      	lsls	r3, r3, #2
 8005e20:	4413      	add	r3, r2
 8005e22:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8005e26:	89fa      	ldrh	r2, [r7, #14]
 8005e28:	801a      	strh	r2, [r3, #0]
	int_info->int_hist[int_info->last_hist_idx].pc = *(tmp_sp + DBG_PC_OFFSET);
 8005e2a:	697b      	ldr	r3, [r7, #20]
 8005e2c:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 8005e30:	4618      	mov	r0, r3
 8005e32:	693b      	ldr	r3, [r7, #16]
 8005e34:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005e36:	6979      	ldr	r1, [r7, #20]
 8005e38:	4603      	mov	r3, r0
 8005e3a:	009b      	lsls	r3, r3, #2
 8005e3c:	4403      	add	r3, r0
 8005e3e:	009b      	lsls	r3, r3, #2
 8005e40:	440b      	add	r3, r1
 8005e42:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005e46:	601a      	str	r2, [r3, #0]
	int_info->int_hist[int_info->last_hist_idx].lr = *(tmp_sp + DBG_LR_OFFSET);
 8005e48:	697b      	ldr	r3, [r7, #20]
 8005e4a:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 8005e4e:	4618      	mov	r0, r3
 8005e50:	693b      	ldr	r3, [r7, #16]
 8005e52:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005e54:	6979      	ldr	r1, [r7, #20]
 8005e56:	4603      	mov	r3, r0
 8005e58:	009b      	lsls	r3, r3, #2
 8005e5a:	4403      	add	r3, r0
 8005e5c:	009b      	lsls	r3, r3, #2
 8005e5e:	440b      	add	r3, r1
 8005e60:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8005e64:	601a      	str	r2, [r3, #0]
	if ((type == SVCall_INTERRUPT_NO) || (type == PENDSV_INTERRUPT_NO)) {
 8005e66:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005e6a:	2b0b      	cmp	r3, #11
 8005e6c:	d003      	beq.n	8005e76 <dbg_save_int_info+0x92>
 8005e6e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005e72:	2b0e      	cmp	r3, #14
 8005e74:	d110      	bne.n	8005e98 <dbg_save_int_info+0xb4>
		int_info->int_hist[int_info->last_hist_idx].svc_type = svc_type;
 8005e76:	697b      	ldr	r3, [r7, #20]
 8005e78:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 8005e7c:	4619      	mov	r1, r3
 8005e7e:	68bb      	ldr	r3, [r7, #8]
 8005e80:	b2d8      	uxtb	r0, r3
 8005e82:	697a      	ldr	r2, [r7, #20]
 8005e84:	460b      	mov	r3, r1
 8005e86:	009b      	lsls	r3, r3, #2
 8005e88:	440b      	add	r3, r1
 8005e8a:	009b      	lsls	r3, r3, #2
 8005e8c:	4413      	add	r3, r2
 8005e8e:	f503 73fb 	add.w	r3, r3, #502	; 0x1f6
 8005e92:	4602      	mov	r2, r0
 8005e94:	701a      	strb	r2, [r3, #0]
 8005e96:	e00d      	b.n	8005eb4 <dbg_save_int_info+0xd0>
	} else {
		int_info->int_hist[int_info->last_hist_idx].svc_type = KZ_SYSCALL_TYPE_MAX;
 8005e98:	697b      	ldr	r3, [r7, #20]
 8005e9a:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 8005e9e:	4619      	mov	r1, r3
 8005ea0:	697a      	ldr	r2, [r7, #20]
 8005ea2:	460b      	mov	r3, r1
 8005ea4:	009b      	lsls	r3, r3, #2
 8005ea6:	440b      	add	r3, r1
 8005ea8:	009b      	lsls	r3, r3, #2
 8005eaa:	4413      	add	r3, r2
 8005eac:	f503 73fb 	add.w	r3, r3, #502	; 0x1f6
 8005eb0:	220d      	movs	r2, #13
 8005eb2:	701a      	strb	r2, [r3, #0]
	}
	int_info->int_hist[int_info->last_hist_idx].icsr = SCB->ICSR;
 8005eb4:	697b      	ldr	r3, [r7, #20]
 8005eb6:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 8005eba:	4618      	mov	r0, r3
 8005ebc:	4b26      	ldr	r3, [pc, #152]	; (8005f58 <dbg_save_int_info+0x174>)
 8005ebe:	685a      	ldr	r2, [r3, #4]
 8005ec0:	6979      	ldr	r1, [r7, #20]
 8005ec2:	4603      	mov	r3, r0
 8005ec4:	009b      	lsls	r3, r3, #2
 8005ec6:	4403      	add	r3, r0
 8005ec8:	009b      	lsls	r3, r3, #2
 8005eca:	440b      	add	r3, r1
 8005ecc:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8005ed0:	601a      	str	r2, [r3, #0]
	int_info->int_hist[int_info->last_hist_idx].time = kz_get_time_s()*1000 + kz_get_time_ms();
 8005ed2:	697b      	ldr	r3, [r7, #20]
 8005ed4:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 8005ed8:	461d      	mov	r5, r3
 8005eda:	f001 f91d 	bl	8007118 <kz_get_time_s>
 8005ede:	4602      	mov	r2, r0
 8005ee0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005ee4:	fb03 f402 	mul.w	r4, r3, r2
 8005ee8:	f001 f90a 	bl	8007100 <kz_get_time_ms>
 8005eec:	4603      	mov	r3, r0
 8005eee:	4423      	add	r3, r4
 8005ef0:	4619      	mov	r1, r3
 8005ef2:	697a      	ldr	r2, [r7, #20]
 8005ef4:	462b      	mov	r3, r5
 8005ef6:	009b      	lsls	r3, r3, #2
 8005ef8:	442b      	add	r3, r5
 8005efa:	009b      	lsls	r3, r3, #2
 8005efc:	4413      	add	r3, r2
 8005efe:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
 8005f02:	6019      	str	r1, [r3, #0]
	
	
	// 
	int_info->all_cnt++;
 8005f04:	697b      	ldr	r3, [r7, #20]
 8005f06:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8005f0a:	1c5a      	adds	r2, r3, #1
 8005f0c:	697b      	ldr	r3, [r7, #20]
 8005f0e:	f8c3 21ec 	str.w	r2, [r3, #492]	; 0x1ec
	
	// 
	int_info->int_cnt[type]++;
 8005f12:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005f16:	697a      	ldr	r2, [r7, #20]
 8005f18:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005f1c:	1c51      	adds	r1, r2, #1
 8005f1e:	697a      	ldr	r2, [r7, #20]
 8005f20:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	
	// SVC or PendSV
	if ((type == SVCall_INTERRUPT_NO) || (type == PENDSV_INTERRUPT_NO)) {
 8005f24:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005f28:	2b0b      	cmp	r3, #11
 8005f2a:	d003      	beq.n	8005f34 <dbg_save_int_info+0x150>
 8005f2c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005f30:	2b0e      	cmp	r3, #14
 8005f32:	d10a      	bne.n	8005f4a <dbg_save_int_info+0x166>
		int_info->svc_type[svc_type]++;
 8005f34:	697b      	ldr	r3, [r7, #20]
 8005f36:	68ba      	ldr	r2, [r7, #8]
 8005f38:	326e      	adds	r2, #110	; 0x6e
 8005f3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f3e:	1c59      	adds	r1, r3, #1
 8005f40:	697b      	ldr	r3, [r7, #20]
 8005f42:	68ba      	ldr	r2, [r7, #8]
 8005f44:	326e      	adds	r2, #110	; 0x6e
 8005f46:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8005f4a:	bf00      	nop
 8005f4c:	3718      	adds	r7, #24
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	bdb0      	pop	{r4, r5, r7, pc}
 8005f52:	bf00      	nop
 8005f54:	20052e7c 	.word	0x20052e7c
 8005f58:	e000ed00 	.word	0xe000ed00

08005f5c <dbg_save_tsk_info>:

// 
void dbg_save_tsk_info(char *tsk_name)
{
 8005f5c:	b5b0      	push	{r4, r5, r7, lr}
 8005f5e:	b084      	sub	sp, #16
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
	DBG_TSK_INFO *tsk_info = &dbg_tsk_info;
 8005f64:	4b23      	ldr	r3, [pc, #140]	; (8005ff4 <dbg_save_tsk_info+0x98>)
 8005f66:	60fb      	str	r3, [r7, #12]
	
	// 
	tsk_info->last_hist_idx = tsk_info->all_cnt & (DBG_TSK_HIST_NUM - 1);
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	b2db      	uxtb	r3, r3
 8005f6e:	f003 030f 	and.w	r3, r3, #15
 8005f72:	b2da      	uxtb	r2, r3
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	f883 2144 	strb.w	r2, [r3, #324]	; 0x144
	tsk_info->tsk_hist[tsk_info->last_hist_idx].tsk_name = tsk_name;
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 8005f80:	4619      	mov	r1, r3
 8005f82:	68fa      	ldr	r2, [r7, #12]
 8005f84:	460b      	mov	r3, r1
 8005f86:	009b      	lsls	r3, r3, #2
 8005f88:	440b      	add	r3, r1
 8005f8a:	009b      	lsls	r3, r3, #2
 8005f8c:	4413      	add	r3, r2
 8005f8e:	3308      	adds	r3, #8
 8005f90:	687a      	ldr	r2, [r7, #4]
 8005f92:	601a      	str	r2, [r3, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].icsr = SCB->ICSR;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	4b16      	ldr	r3, [pc, #88]	; (8005ff8 <dbg_save_tsk_info+0x9c>)
 8005f9e:	685a      	ldr	r2, [r3, #4]
 8005fa0:	68f9      	ldr	r1, [r7, #12]
 8005fa2:	4603      	mov	r3, r0
 8005fa4:	009b      	lsls	r3, r3, #2
 8005fa6:	4403      	add	r3, r0
 8005fa8:	009b      	lsls	r3, r3, #2
 8005faa:	440b      	add	r3, r1
 8005fac:	3314      	adds	r3, #20
 8005fae:	601a      	str	r2, [r3, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].time = kz_get_time_s()*1000 + kz_get_time_ms();
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 8005fb6:	461d      	mov	r5, r3
 8005fb8:	f001 f8ae 	bl	8007118 <kz_get_time_s>
 8005fbc:	4602      	mov	r2, r0
 8005fbe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005fc2:	fb03 f402 	mul.w	r4, r3, r2
 8005fc6:	f001 f89b 	bl	8007100 <kz_get_time_ms>
 8005fca:	4603      	mov	r3, r0
 8005fcc:	4423      	add	r3, r4
 8005fce:	4619      	mov	r1, r3
 8005fd0:	68fa      	ldr	r2, [r7, #12]
 8005fd2:	462b      	mov	r3, r5
 8005fd4:	009b      	lsls	r3, r3, #2
 8005fd6:	442b      	add	r3, r5
 8005fd8:	009b      	lsls	r3, r3, #2
 8005fda:	4413      	add	r3, r2
 8005fdc:	3304      	adds	r3, #4
 8005fde:	6019      	str	r1, [r3, #0]
	
	tsk_info->all_cnt++;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	1c5a      	adds	r2, r3, #1
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	601a      	str	r2, [r3, #0]
}
 8005fea:	bf00      	nop
 8005fec:	3710      	adds	r7, #16
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	bdb0      	pop	{r4, r5, r7, pc}
 8005ff2:	bf00      	nop
 8005ff4:	200531b0 	.word	0x200531b0
 8005ff8:	e000ed00 	.word	0xe000ed00

08005ffc <dbg_save_dispatch_tsk_info>:

// 
void dbg_save_dispatch_tsk_info(char *tsk_name, uint32_t sp)
{
 8005ffc:	b5b0      	push	{r4, r5, r7, lr}
 8005ffe:	b084      	sub	sp, #16
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
 8006004:	6039      	str	r1, [r7, #0]
	DBG_TSK_INFO *tsk_info = &dbg_dispatch_tsk_info;
 8006006:	4b32      	ldr	r3, [pc, #200]	; (80060d0 <dbg_save_dispatch_tsk_info+0xd4>)
 8006008:	60fb      	str	r3, [r7, #12]
	uint32_t *tmp_sp;
	
	tmp_sp = (uint32_t*)sp;
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	60bb      	str	r3, [r7, #8]
	
	// 
	tsk_info->last_hist_idx = tsk_info->all_cnt & (DBG_TSK_HIST_NUM - 1);
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	b2db      	uxtb	r3, r3
 8006014:	f003 030f 	and.w	r3, r3, #15
 8006018:	b2da      	uxtb	r2, r3
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	f883 2144 	strb.w	r2, [r3, #324]	; 0x144
	tsk_info->tsk_hist[tsk_info->last_hist_idx].tsk_name = tsk_name;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 8006026:	4619      	mov	r1, r3
 8006028:	68fa      	ldr	r2, [r7, #12]
 800602a:	460b      	mov	r3, r1
 800602c:	009b      	lsls	r3, r3, #2
 800602e:	440b      	add	r3, r1
 8006030:	009b      	lsls	r3, r3, #2
 8006032:	4413      	add	r3, r2
 8006034:	3308      	adds	r3, #8
 8006036:	687a      	ldr	r2, [r7, #4]
 8006038:	601a      	str	r2, [r3, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].icsr = SCB->ICSR;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 8006040:	4618      	mov	r0, r3
 8006042:	4b24      	ldr	r3, [pc, #144]	; (80060d4 <dbg_save_dispatch_tsk_info+0xd8>)
 8006044:	685a      	ldr	r2, [r3, #4]
 8006046:	68f9      	ldr	r1, [r7, #12]
 8006048:	4603      	mov	r3, r0
 800604a:	009b      	lsls	r3, r3, #2
 800604c:	4403      	add	r3, r0
 800604e:	009b      	lsls	r3, r3, #2
 8006050:	440b      	add	r3, r1
 8006052:	3314      	adds	r3, #20
 8006054:	601a      	str	r2, [r3, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].time = kz_get_time_s()*1000 + kz_get_time_ms();
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 800605c:	461d      	mov	r5, r3
 800605e:	f001 f85b 	bl	8007118 <kz_get_time_s>
 8006062:	4602      	mov	r2, r0
 8006064:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006068:	fb03 f402 	mul.w	r4, r3, r2
 800606c:	f001 f848 	bl	8007100 <kz_get_time_ms>
 8006070:	4603      	mov	r3, r0
 8006072:	4423      	add	r3, r4
 8006074:	4619      	mov	r1, r3
 8006076:	68fa      	ldr	r2, [r7, #12]
 8006078:	462b      	mov	r3, r5
 800607a:	009b      	lsls	r3, r3, #2
 800607c:	442b      	add	r3, r5
 800607e:	009b      	lsls	r3, r3, #2
 8006080:	4413      	add	r3, r2
 8006082:	3304      	adds	r3, #4
 8006084:	6019      	str	r1, [r3, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].pc = *(tmp_sp + DBG_PC_OFFSET);
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 800608c:	4618      	mov	r0, r3
 800608e:	68bb      	ldr	r3, [r7, #8]
 8006090:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006092:	68f9      	ldr	r1, [r7, #12]
 8006094:	4603      	mov	r3, r0
 8006096:	009b      	lsls	r3, r3, #2
 8006098:	4403      	add	r3, r0
 800609a:	009b      	lsls	r3, r3, #2
 800609c:	440b      	add	r3, r1
 800609e:	330c      	adds	r3, #12
 80060a0:	601a      	str	r2, [r3, #0]
	tsk_info->tsk_hist[tsk_info->last_hist_idx].lr = *(tmp_sp + DBG_LR_OFFSET);
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 80060a8:	4618      	mov	r0, r3
 80060aa:	68bb      	ldr	r3, [r7, #8]
 80060ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80060ae:	68f9      	ldr	r1, [r7, #12]
 80060b0:	4603      	mov	r3, r0
 80060b2:	009b      	lsls	r3, r3, #2
 80060b4:	4403      	add	r3, r0
 80060b6:	009b      	lsls	r3, r3, #2
 80060b8:	440b      	add	r3, r1
 80060ba:	3310      	adds	r3, #16
 80060bc:	601a      	str	r2, [r3, #0]
	
	tsk_info->all_cnt++;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	1c5a      	adds	r2, r3, #1
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	601a      	str	r2, [r3, #0]
}
 80060c8:	bf00      	nop
 80060ca:	3710      	adds	r7, #16
 80060cc:	46bd      	mov	sp, r7
 80060ce:	bdb0      	pop	{r4, r5, r7, pc}
 80060d0:	200532f8 	.word	0x200532f8
 80060d4:	e000ed00 	.word	0xe000ed00

080060d8 <cycmsg_main>:
 @brief bZ[WM^XN
 @param [in] argc
 @param [in] *argv[]
 */
int cycmsg_main(int argc, char *argv[])
{
 80060d8:	b580      	push	{r7, lr}
 80060da:	b084      	sub	sp, #16
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
 80060e0:	6039      	str	r1, [r7, #0]
	LIST *node;
	LIST *prev_node;
	
	while(1){
		// TASK_PERIODX[v
		kz_tsleep(CYC_TASK_PERIOD);
 80060e2:	2005      	movs	r0, #5
 80060e4:	f001 fa40 	bl	8007568 <kz_tsleep>

		node = cycmsg_que[0].head;
 80060e8:	4b10      	ldr	r3, [pc, #64]	; (800612c <cycmsg_main+0x54>)
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	60fb      	str	r3, [r7, #12]
		prev_node = cycmsg_que[0].head;
 80060ee:	4b0f      	ldr	r3, [pc, #60]	; (800612c <cycmsg_main+0x54>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	60bb      	str	r3, [r7, #8]

		// R[^C~ObZ[W
		while (node != NULL) {
 80060f4:	e015      	b.n	8006122 <cycmsg_main+0x4a>
			// w
			if (node->remain_period <= CYC_TASK_PERIOD) {
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	68db      	ldr	r3, [r3, #12]
 80060fa:	2b05      	cmp	r3, #5
 80060fc:	d807      	bhi.n	800610e <cycmsg_main+0x36>
				// wbZ[WR[
				node->cyc_msg();
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	685b      	ldr	r3, [r3, #4]
 8006102:	4798      	blx	r3
				// Xg
				//prev_node->next = node->next;
				// m[h
				//kz_kmfree(node);
				node->remain_period = node->period;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	689a      	ldr	r2, [r3, #8]
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	60da      	str	r2, [r3, #12]
 800610c:	e004      	b.n	8006118 <cycmsg_main+0x40>
			// w
			} else {
				// w^XN
				node->remain_period -= CYC_TASK_PERIOD;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	68db      	ldr	r3, [r3, #12]
 8006112:	1f5a      	subs	r2, r3, #5
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	60da      	str	r2, [r3, #12]
			}
			// XV
			prev_node = node;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	60bb      	str	r3, [r7, #8]
			node = node->next;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	60fb      	str	r3, [r7, #12]
		while (node != NULL) {
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d1e6      	bne.n	80060f6 <cycmsg_main+0x1e>
		kz_tsleep(CYC_TASK_PERIOD);
 8006128:	e7db      	b.n	80060e2 <cycmsg_main+0xa>
 800612a:	bf00      	nop
 800612c:	20053440 	.word	0x20053440

08006130 <set_cyclic_message>:
 @param [in] period         
 @return     -1             o^
 @return      0             o^
*/
uint32_t set_cyclic_message(CYC_MSG cyclic_message, uint32_t period)
{
 8006130:	b580      	push	{r7, lr}
 8006132:	b084      	sub	sp, #16
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
 8006138:	6039      	str	r1, [r7, #0]
	LIST *new_node;
	LIST *node;
	
	// p[^`FbN
	// bZ[WNULLAG[I
	if (cyclic_message == NULL) {
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2b00      	cmp	r3, #0
 800613e:	d102      	bne.n	8006146 <set_cyclic_message+0x16>
		return -1;
 8006140:	f04f 33ff 	mov.w	r3, #4294967295
 8006144:	e01f      	b.n	8006186 <set_cyclic_message+0x56>
	}
	
	// Vm[h
	new_node = kz_kmalloc(sizeof(LIST));
 8006146:	2010      	movs	r0, #16
 8006148:	f001 f9a1 	bl	800748e <kz_kmalloc>
 800614c:	60f8      	str	r0, [r7, #12]
	
	// bZ[W
	new_node->cyc_msg       = cyclic_message;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	687a      	ldr	r2, [r7, #4]
 8006152:	605a      	str	r2, [r3, #4]
	new_node->period        = period;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	683a      	ldr	r2, [r7, #0]
 8006158:	609a      	str	r2, [r3, #8]
	new_node->remain_period = period;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	683a      	ldr	r2, [r7, #0]
 800615e:	60da      	str	r2, [r3, #12]
	new_node->next          = NULL;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	2200      	movs	r2, #0
 8006164:	601a      	str	r2, [r3, #0]
	
	if (cycmsg_que[0].tail) {
 8006166:	4b0a      	ldr	r3, [pc, #40]	; (8006190 <set_cyclic_message+0x60>)
 8006168:	685b      	ldr	r3, [r3, #4]
 800616a:	2b00      	cmp	r3, #0
 800616c:	d004      	beq.n	8006178 <set_cyclic_message+0x48>
		cycmsg_que[0].tail->next = new_node;
 800616e:	4b08      	ldr	r3, [pc, #32]	; (8006190 <set_cyclic_message+0x60>)
 8006170:	685b      	ldr	r3, [r3, #4]
 8006172:	68fa      	ldr	r2, [r7, #12]
 8006174:	601a      	str	r2, [r3, #0]
 8006176:	e002      	b.n	800617e <set_cyclic_message+0x4e>
	} else {
		cycmsg_que[0].head = new_node;
 8006178:	4a05      	ldr	r2, [pc, #20]	; (8006190 <set_cyclic_message+0x60>)
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	6013      	str	r3, [r2, #0]
	}
	cycmsg_que[0].tail = new_node;
 800617e:	4a04      	ldr	r2, [pc, #16]	; (8006190 <set_cyclic_message+0x60>)
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	6053      	str	r3, [r2, #4]
	
	return 0;
 8006184:	2300      	movs	r3, #0
}
 8006186:	4618      	mov	r0, r3
 8006188:	3710      	adds	r7, #16
 800618a:	46bd      	mov	sp, r7
 800618c:	bd80      	pop	{r7, pc}
 800618e:	bf00      	nop
 8006190:	20053440 	.word	0x20053440

08006194 <cyc_init>:
 @brief 
 @param [in] 
 @return     
*/
void cyc_init(void)
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b084      	sub	sp, #16
 8006198:	af02      	add	r7, sp, #8
	CYC_CTL *this = &cyc_ctl;
 800619a:	4b0e      	ldr	r3, [pc, #56]	; (80061d4 <cyc_init+0x40>)
 800619c:	607b      	str	r3, [r7, #4]
	int32_t ret;
	
	// ubN
	memset(this, 0, sizeof(CYC_CTL));
 800619e:	2208      	movs	r2, #8
 80061a0:	2100      	movs	r1, #0
 80061a2:	6878      	ldr	r0, [r7, #4]
 80061a4:	f001 fb0f 	bl	80077c6 <memset>
	
	// ^XN
	this->tsk_id = kz_run(cycmsg_main, "cyc_main",  CYC_PRI, CYC_STACK, 0, NULL);
 80061a8:	2300      	movs	r3, #0
 80061aa:	9301      	str	r3, [sp, #4]
 80061ac:	2300      	movs	r3, #0
 80061ae:	9300      	str	r3, [sp, #0]
 80061b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80061b4:	2209      	movs	r2, #9
 80061b6:	4908      	ldr	r1, [pc, #32]	; (80061d8 <cyc_init+0x44>)
 80061b8:	4808      	ldr	r0, [pc, #32]	; (80061dc <cyc_init+0x48>)
 80061ba:	f001 f917 	bl	80073ec <kz_run>
 80061be:	4602      	mov	r2, r0
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	605a      	str	r2, [r3, #4]
	
	// XV
	this->state = ST_INITIALIZED;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2201      	movs	r2, #1
 80061c8:	601a      	str	r2, [r3, #0]
}
 80061ca:	bf00      	nop
 80061cc:	3708      	adds	r7, #8
 80061ce:	46bd      	mov	sp, r7
 80061d0:	bd80      	pop	{r7, pc}
 80061d2:	bf00      	nop
 80061d4:	20053448 	.word	0x20053448
 80061d8:	08007c10 	.word	0x08007c10
 80061dc:	080060d9 	.word	0x080060d9

080061e0 <flash_mng_init>:
	// FLASH
};

// 
int32_t flash_mng_init(void)
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b084      	sub	sp, #16
 80061e4:	af00      	add	r7, sp, #0
	const FLASH_MNG_FUNC *func;
	uint8_t i;
	int32_t ret;
	
	// Flash
	for (i = 0; i < FLASH_MNG_KIND_MAX; i++) {
 80061e6:	2300      	movs	r3, #0
 80061e8:	73fb      	strb	r3, [r7, #15]
 80061ea:	e021      	b.n	8006230 <flash_mng_init+0x50>
		// this
		this = &(fls_mng_ctl[i]);
 80061ec:	7bfb      	ldrb	r3, [r7, #15]
 80061ee:	009b      	lsls	r3, r3, #2
 80061f0:	4a13      	ldr	r2, [pc, #76]	; (8006240 <flash_mng_init+0x60>)
 80061f2:	4413      	add	r3, r2
 80061f4:	60bb      	str	r3, [r7, #8]
		memset(this, 0, sizeof(FLASH_MNG_CTL));
 80061f6:	2204      	movs	r2, #4
 80061f8:	2100      	movs	r1, #0
 80061fa:	68b8      	ldr	r0, [r7, #8]
 80061fc:	f001 fae3 	bl	80077c6 <memset>
		
		// 
		func = &(fls_mng_func_tbl[i]);
 8006200:	7bfa      	ldrb	r2, [r7, #15]
 8006202:	4613      	mov	r3, r2
 8006204:	00db      	lsls	r3, r3, #3
 8006206:	4413      	add	r3, r2
 8006208:	009b      	lsls	r3, r3, #2
 800620a:	4a0e      	ldr	r2, [pc, #56]	; (8006244 <flash_mng_init+0x64>)
 800620c:	4413      	add	r3, r2
 800620e:	607b      	str	r3, [r7, #4]
		
		// 
		ret = func->init();
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	4798      	blx	r3
 8006216:	6038      	str	r0, [r7, #0]
		if (ret != 0) {
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d002      	beq.n	8006224 <flash_mng_init+0x44>
			return -1;
 800621e:	f04f 33ff 	mov.w	r3, #4294967295
 8006222:	e009      	b.n	8006238 <flash_mng_init+0x58>
		}
		
		// 
		this->state = ST_INITIALIZED;
 8006224:	68bb      	ldr	r3, [r7, #8]
 8006226:	2201      	movs	r2, #1
 8006228:	601a      	str	r2, [r3, #0]
	for (i = 0; i < FLASH_MNG_KIND_MAX; i++) {
 800622a:	7bfb      	ldrb	r3, [r7, #15]
 800622c:	3301      	adds	r3, #1
 800622e:	73fb      	strb	r3, [r7, #15]
 8006230:	7bfb      	ldrb	r3, [r7, #15]
 8006232:	2b00      	cmp	r3, #0
 8006234:	d0da      	beq.n	80061ec <flash_mng_init+0xc>
	}
	
	return 0;
 8006236:	2300      	movs	r3, #0
}
 8006238:	4618      	mov	r0, r3
 800623a:	3710      	adds	r7, #16
 800623c:	46bd      	mov	sp, r7
 800623e:	bd80      	pop	{r7, pc}
 8006240:	20053450 	.word	0x20053450
 8006244:	0800825c 	.word	0x0800825c

08006248 <flash_mng_open>:

// 
int32_t flash_mng_open(uint32_t kind)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b086      	sub	sp, #24
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
	FLASH_MNG_CTL *this;
	const FLASH_MNG_FUNC *func;
	int32_t ret;
	
	// 
	if (kind >= FLASH_MNG_KIND_MAX) {
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d002      	beq.n	800625c <flash_mng_open+0x14>
		return -1;
 8006256:	f04f 33ff 	mov.w	r3, #4294967295
 800625a:	e021      	b.n	80062a0 <flash_mng_open+0x58>
	}
	
	// 
	this = &(fls_mng_ctl[kind]);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	009b      	lsls	r3, r3, #2
 8006260:	4a11      	ldr	r2, [pc, #68]	; (80062a8 <flash_mng_open+0x60>)
 8006262:	4413      	add	r3, r2
 8006264:	617b      	str	r3, [r7, #20]
	
	// 
	if (this->state != ST_INITIALIZED) {
 8006266:	697b      	ldr	r3, [r7, #20]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	2b01      	cmp	r3, #1
 800626c:	d002      	beq.n	8006274 <flash_mng_open+0x2c>
		return -1;
 800626e:	f04f 33ff 	mov.w	r3, #4294967295
 8006272:	e015      	b.n	80062a0 <flash_mng_open+0x58>
	}
	
	// 
	func = &(fls_mng_func_tbl[kind]);
 8006274:	687a      	ldr	r2, [r7, #4]
 8006276:	4613      	mov	r3, r2
 8006278:	00db      	lsls	r3, r3, #3
 800627a:	4413      	add	r3, r2
 800627c:	009b      	lsls	r3, r3, #2
 800627e:	4a0b      	ldr	r2, [pc, #44]	; (80062ac <flash_mng_open+0x64>)
 8006280:	4413      	add	r3, r2
 8006282:	613b      	str	r3, [r7, #16]
	
	// 
	ret = func->open();
 8006284:	693b      	ldr	r3, [r7, #16]
 8006286:	685b      	ldr	r3, [r3, #4]
 8006288:	4798      	blx	r3
 800628a:	60f8      	str	r0, [r7, #12]
	if (ret != 0) {
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	2b00      	cmp	r3, #0
 8006290:	d002      	beq.n	8006298 <flash_mng_open+0x50>
		return -1;
 8006292:	f04f 33ff 	mov.w	r3, #4294967295
 8006296:	e003      	b.n	80062a0 <flash_mng_open+0x58>
	}
	
	// 
	this->state = ST_IDLE;
 8006298:	697b      	ldr	r3, [r7, #20]
 800629a:	2202      	movs	r2, #2
 800629c:	601a      	str	r2, [r3, #0]
	
	return 0;
 800629e:	2300      	movs	r3, #0
}
 80062a0:	4618      	mov	r0, r3
 80062a2:	3718      	adds	r7, #24
 80062a4:	46bd      	mov	sp, r7
 80062a6:	bd80      	pop	{r7, pc}
 80062a8:	20053450 	.word	0x20053450
 80062ac:	0800825c 	.word	0x0800825c

080062b0 <flash_mng_erace>:

// 
int32_t flash_mng_erace(uint32_t kind, uint32_t addr)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b086      	sub	sp, #24
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
 80062b8:	6039      	str	r1, [r7, #0]
	FLASH_MNG_CTL *this;
	const FLASH_MNG_FUNC *func;
	int32_t ret;
	
	// 
	if (kind >= FLASH_MNG_KIND_MAX) {
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d002      	beq.n	80062c6 <flash_mng_erace+0x16>
		return -1;
 80062c0:	f04f 33ff 	mov.w	r3, #4294967295
 80062c4:	e06e      	b.n	80063a4 <flash_mng_erace+0xf4>
	}
	
	// 
	this = &(fls_mng_ctl[kind]);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	009b      	lsls	r3, r3, #2
 80062ca:	4a38      	ldr	r2, [pc, #224]	; (80063ac <flash_mng_erace+0xfc>)
 80062cc:	4413      	add	r3, r2
 80062ce:	613b      	str	r3, [r7, #16]
	
	//  (*) 
	INTR_DISABLE;
 80062d0:	b672      	cpsid	i
	// 
	if (this->state != ST_IDLE) {
 80062d2:	693b      	ldr	r3, [r7, #16]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	2b02      	cmp	r3, #2
 80062d8:	d003      	beq.n	80062e2 <flash_mng_erace+0x32>
		// 
		INTR_ENABLE;
 80062da:	b662      	cpsie	i
		return -1;
 80062dc:	f04f 33ff 	mov.w	r3, #4294967295
 80062e0:	e060      	b.n	80063a4 <flash_mng_erace+0xf4>
	}
	// 
	this->state = ST_RUNNING;
 80062e2:	693b      	ldr	r3, [r7, #16]
 80062e4:	2203      	movs	r2, #3
 80062e6:	601a      	str	r2, [r3, #0]
	// 
	INTR_ENABLE;
 80062e8:	b662      	cpsie	i
	
	// 
	func = &(fls_mng_func_tbl[kind]);
 80062ea:	687a      	ldr	r2, [r7, #4]
 80062ec:	4613      	mov	r3, r2
 80062ee:	00db      	lsls	r3, r3, #3
 80062f0:	4413      	add	r3, r2
 80062f2:	009b      	lsls	r3, r3, #2
 80062f4:	4a2e      	ldr	r2, [pc, #184]	; (80063b0 <flash_mng_erace+0x100>)
 80062f6:	4413      	add	r3, r2
 80062f8:	60fb      	str	r3, [r7, #12]
	
	// 
	ret = func->write_enable();
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	689b      	ldr	r3, [r3, #8]
 80062fe:	4798      	blx	r3
 8006300:	6178      	str	r0, [r7, #20]
	if (ret != E_OK) {
 8006302:	697b      	ldr	r3, [r7, #20]
 8006304:	2b00      	cmp	r3, #0
 8006306:	d13e      	bne.n	8006386 <flash_mng_erace+0xd6>
		goto EXIT;
	}
	
	kz_tsleep(1);
 8006308:	2001      	movs	r0, #1
 800630a:	f001 f92d 	bl	8007568 <kz_tsleep>
	
	// 
	ret = func->wait_wel(1, FLASH_MNG_TIMEOUT);
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	68db      	ldr	r3, [r3, #12]
 8006312:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8006316:	2001      	movs	r0, #1
 8006318:	4798      	blx	r3
 800631a:	6178      	str	r0, [r7, #20]
	if (ret != E_OK) {
 800631c:	697b      	ldr	r3, [r7, #20]
 800631e:	2b00      	cmp	r3, #0
 8006320:	d133      	bne.n	800638a <flash_mng_erace+0xda>
		goto EXIT;
	}
	
	kz_tsleep(1);
 8006322:	2001      	movs	r0, #1
 8006324:	f001 f920 	bl	8007568 <kz_tsleep>
	
	// 
	ret = func->erase(addr);
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	695b      	ldr	r3, [r3, #20]
 800632c:	6838      	ldr	r0, [r7, #0]
 800632e:	4798      	blx	r3
 8006330:	6178      	str	r0, [r7, #20]
	if (ret != E_OK) {
 8006332:	697b      	ldr	r3, [r7, #20]
 8006334:	2b00      	cmp	r3, #0
 8006336:	d12a      	bne.n	800638e <flash_mng_erace+0xde>
		goto EXIT;
	}
	
	kz_tsleep(1);
 8006338:	2001      	movs	r0, #1
 800633a:	f001 f915 	bl	8007568 <kz_tsleep>
	
	// 
	ret = func->wait_wr_proc(FLASH_MNG_TIMEOUT);
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	699b      	ldr	r3, [r3, #24]
 8006342:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006346:	4798      	blx	r3
 8006348:	6178      	str	r0, [r7, #20]
	if (ret != E_OK) {
 800634a:	697b      	ldr	r3, [r7, #20]
 800634c:	2b00      	cmp	r3, #0
 800634e:	d120      	bne.n	8006392 <flash_mng_erace+0xe2>
		goto EXIT;
	}
	
	kz_tsleep(1);
 8006350:	2001      	movs	r0, #1
 8006352:	f001 f909 	bl	8007568 <kz_tsleep>
	
	// 
	ret = func->write_disable();
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	6a1b      	ldr	r3, [r3, #32]
 800635a:	4798      	blx	r3
 800635c:	6178      	str	r0, [r7, #20]
	if (ret != E_OK) {
 800635e:	697b      	ldr	r3, [r7, #20]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d118      	bne.n	8006396 <flash_mng_erace+0xe6>
		goto EXIT;
	}
	
	kz_tsleep(1);
 8006364:	2001      	movs	r0, #1
 8006366:	f001 f8ff 	bl	8007568 <kz_tsleep>
	
	// 
	ret = func->wait_wel(0, FLASH_MNG_TIMEOUT);
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	68db      	ldr	r3, [r3, #12]
 800636e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8006372:	2000      	movs	r0, #0
 8006374:	4798      	blx	r3
 8006376:	6178      	str	r0, [r7, #20]
	if (ret != E_OK) {
 8006378:	697b      	ldr	r3, [r7, #20]
 800637a:	2b00      	cmp	r3, #0
 800637c:	d10d      	bne.n	800639a <flash_mng_erace+0xea>
		goto EXIT;
	}
	
	kz_tsleep(1);
 800637e:	2001      	movs	r0, #1
 8006380:	f001 f8f2 	bl	8007568 <kz_tsleep>
 8006384:	e00a      	b.n	800639c <flash_mng_erace+0xec>
		goto EXIT;
 8006386:	bf00      	nop
 8006388:	e008      	b.n	800639c <flash_mng_erace+0xec>
		goto EXIT;
 800638a:	bf00      	nop
 800638c:	e006      	b.n	800639c <flash_mng_erace+0xec>
		goto EXIT;
 800638e:	bf00      	nop
 8006390:	e004      	b.n	800639c <flash_mng_erace+0xec>
		goto EXIT;
 8006392:	bf00      	nop
 8006394:	e002      	b.n	800639c <flash_mng_erace+0xec>
		goto EXIT;
 8006396:	bf00      	nop
 8006398:	e000      	b.n	800639c <flash_mng_erace+0xec>
		goto EXIT;
 800639a:	bf00      	nop
	
EXIT:
	// 
	this->state = ST_IDLE;
 800639c:	693b      	ldr	r3, [r7, #16]
 800639e:	2202      	movs	r2, #2
 80063a0:	601a      	str	r2, [r3, #0]
	
	return ret;
 80063a2:	697b      	ldr	r3, [r7, #20]
}
 80063a4:	4618      	mov	r0, r3
 80063a6:	3718      	adds	r7, #24
 80063a8:	46bd      	mov	sp, r7
 80063aa:	bd80      	pop	{r7, pc}
 80063ac:	20053450 	.word	0x20053450
 80063b0:	0800825c 	.word	0x0800825c

080063b4 <flash_mng_read>:
	return ret;
}

// 
int32_t flash_mng_read(uint32_t kind, uint32_t addr, uint8_t *data, uint32_t size)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b088      	sub	sp, #32
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	60f8      	str	r0, [r7, #12]
 80063bc:	60b9      	str	r1, [r7, #8]
 80063be:	607a      	str	r2, [r7, #4]
 80063c0:	603b      	str	r3, [r7, #0]
	FLASH_MNG_CTL *this = &fls_mng_ctl;
 80063c2:	4b1d      	ldr	r3, [pc, #116]	; (8006438 <flash_mng_read+0x84>)
 80063c4:	61fb      	str	r3, [r7, #28]
	const FLASH_MNG_FUNC *func;
	int32_t ret;
	
	// NULL
	if (data == NULL) {
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d102      	bne.n	80063d2 <flash_mng_read+0x1e>
		return -1;
 80063cc:	f04f 33ff 	mov.w	r3, #4294967295
 80063d0:	e02e      	b.n	8006430 <flash_mng_read+0x7c>
	}
	
	// 
	if (kind >= FLASH_MNG_KIND_MAX) {
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d002      	beq.n	80063de <flash_mng_read+0x2a>
		return -1;
 80063d8:	f04f 33ff 	mov.w	r3, #4294967295
 80063dc:	e028      	b.n	8006430 <flash_mng_read+0x7c>
	}
	
	// 
	this = &(fls_mng_ctl[kind]);
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	009b      	lsls	r3, r3, #2
 80063e2:	4a15      	ldr	r2, [pc, #84]	; (8006438 <flash_mng_read+0x84>)
 80063e4:	4413      	add	r3, r2
 80063e6:	61fb      	str	r3, [r7, #28]
	
	//  (*) 
	INTR_DISABLE;
 80063e8:	b672      	cpsid	i
	// 
	if (this->state != ST_IDLE) {
 80063ea:	69fb      	ldr	r3, [r7, #28]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	2b02      	cmp	r3, #2
 80063f0:	d003      	beq.n	80063fa <flash_mng_read+0x46>
		// 
		INTR_ENABLE;
 80063f2:	b662      	cpsie	i
		return -1;
 80063f4:	f04f 33ff 	mov.w	r3, #4294967295
 80063f8:	e01a      	b.n	8006430 <flash_mng_read+0x7c>
	}
	// 
	this->state = ST_RUNNING;
 80063fa:	69fb      	ldr	r3, [r7, #28]
 80063fc:	2203      	movs	r2, #3
 80063fe:	601a      	str	r2, [r3, #0]
	// 
	INTR_ENABLE;
 8006400:	b662      	cpsie	i
	
	// 
	func = &(fls_mng_func_tbl[kind]);
 8006402:	68fa      	ldr	r2, [r7, #12]
 8006404:	4613      	mov	r3, r2
 8006406:	00db      	lsls	r3, r3, #3
 8006408:	4413      	add	r3, r2
 800640a:	009b      	lsls	r3, r3, #2
 800640c:	4a0b      	ldr	r2, [pc, #44]	; (800643c <flash_mng_read+0x88>)
 800640e:	4413      	add	r3, r2
 8006410:	61bb      	str	r3, [r7, #24]
	
	// 
	ret = func->read(addr, data, size);
 8006412:	69bb      	ldr	r3, [r7, #24]
 8006414:	69db      	ldr	r3, [r3, #28]
 8006416:	683a      	ldr	r2, [r7, #0]
 8006418:	b2d2      	uxtb	r2, r2
 800641a:	6879      	ldr	r1, [r7, #4]
 800641c:	68b8      	ldr	r0, [r7, #8]
 800641e:	4798      	blx	r3
 8006420:	6178      	str	r0, [r7, #20]
	
	kz_tsleep(1);
 8006422:	2001      	movs	r0, #1
 8006424:	f001 f8a0 	bl	8007568 <kz_tsleep>
	
	// 
	this->state = ST_IDLE;
 8006428:	69fb      	ldr	r3, [r7, #28]
 800642a:	2202      	movs	r2, #2
 800642c:	601a      	str	r2, [r3, #0]
	
	return ret;
 800642e:	697b      	ldr	r3, [r7, #20]
}
 8006430:	4618      	mov	r0, r3
 8006432:	3720      	adds	r7, #32
 8006434:	46bd      	mov	sp, r7
 8006436:	bd80      	pop	{r7, pc}
 8006438:	20053450 	.word	0x20053450
 800643c:	0800825c 	.word	0x0800825c

08006440 <flash_mng_cmd_erace>:
{
	
}

static void flash_mng_cmd_erace(void)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b082      	sub	sp, #8
 8006444:	af00      	add	r7, sp, #0
	int32_t ret;
	
	ret = flash_mng_erace(FLASH_MNG_KIND_W25Q20EW, 0);
 8006446:	2100      	movs	r1, #0
 8006448:	2000      	movs	r0, #0
 800644a:	f7ff ff31 	bl	80062b0 <flash_mng_erace>
 800644e:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d002      	beq.n	800645c <flash_mng_cmd_erace+0x1c>
		console_str_send("flash_mng_erace error\n");
 8006456:	4803      	ldr	r0, [pc, #12]	; (8006464 <flash_mng_cmd_erace+0x24>)
 8006458:	f7fd fb02 	bl	8003a60 <console_str_send>
	}
}
 800645c:	bf00      	nop
 800645e:	3708      	adds	r7, #8
 8006460:	46bd      	mov	sp, r7
 8006462:	bd80      	pop	{r7, pc}
 8006464:	08007c1c 	.word	0x08007c1c

08006468 <flash_mng_cmd_read>:

// RAM
#define FLASH_MNG_BUFF_SIZE		(4*1024)
static uint8_t flash_mng_buff[FLASH_MNG_BUFF_SIZE];
static void flash_mng_cmd_read(void)
{
 8006468:	b580      	push	{r7, lr}
 800646a:	b084      	sub	sp, #16
 800646c:	af00      	add	r7, sp, #0
	int32_t ret;
	uint32_t i, j, k;
	
	// 
	memset(flash_mng_buff, 0, sizeof(flash_mng_buff));
 800646e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006472:	2100      	movs	r1, #0
 8006474:	4824      	ldr	r0, [pc, #144]	; (8006508 <flash_mng_cmd_read+0xa0>)
 8006476:	f001 f9a6 	bl	80077c6 <memset>
	
	ret = flash_mng_read(FLASH_MNG_KIND_W25Q20EW, 0, flash_mng_buff, 4*1024);
 800647a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800647e:	4a22      	ldr	r2, [pc, #136]	; (8006508 <flash_mng_cmd_read+0xa0>)
 8006480:	2100      	movs	r1, #0
 8006482:	2000      	movs	r0, #0
 8006484:	f7ff ff96 	bl	80063b4 <flash_mng_read>
 8006488:	6078      	str	r0, [r7, #4]
	if (ret != E_OK) {
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2b00      	cmp	r3, #0
 800648e:	d003      	beq.n	8006498 <flash_mng_cmd_read+0x30>
		console_str_send("flash_mng_erace error\n");
 8006490:	481e      	ldr	r0, [pc, #120]	; (800650c <flash_mng_cmd_read+0xa4>)
 8006492:	f7fd fae5 	bl	8003a60 <console_str_send>
		return;
 8006496:	e033      	b.n	8006500 <flash_mng_cmd_read+0x98>
	}
	// 
	console_str_send("==================== read ============================\n");
 8006498:	481d      	ldr	r0, [pc, #116]	; (8006510 <flash_mng_cmd_read+0xa8>)
 800649a:	f7fd fae1 	bl	8003a60 <console_str_send>
	console_str_send("     |  0  1  2  3  4  5  6  7  8  9  A  B  C  D  E  F\n");
 800649e:	481d      	ldr	r0, [pc, #116]	; (8006514 <flash_mng_cmd_read+0xac>)
 80064a0:	f7fd fade 	bl	8003a60 <console_str_send>
	console_str_send("------------------------------------------------------\n");
 80064a4:	481c      	ldr	r0, [pc, #112]	; (8006518 <flash_mng_cmd_read+0xb0>)
 80064a6:	f7fd fadb 	bl	8003a60 <console_str_send>
	for (i = 0; i < 16; i++) {
 80064aa:	2300      	movs	r3, #0
 80064ac:	60fb      	str	r3, [r7, #12]
 80064ae:	e024      	b.n	80064fa <flash_mng_cmd_read+0x92>
		for (j = 0; j < FLASH_MNG_BUFF_SIZE/16; j++) {
 80064b0:	2300      	movs	r3, #0
 80064b2:	60bb      	str	r3, [r7, #8]
 80064b4:	e018      	b.n	80064e8 <flash_mng_cmd_read+0x80>
			k = i*16+j;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	011a      	lsls	r2, r3, #4
 80064ba:	68bb      	ldr	r3, [r7, #8]
 80064bc:	4413      	add	r3, r2
 80064be:	603b      	str	r3, [r7, #0]
			if (j == 0) {
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d102      	bne.n	80064cc <flash_mng_cmd_read+0x64>
				// 
				console_str_send(" |");
 80064c6:	4815      	ldr	r0, [pc, #84]	; (800651c <flash_mng_cmd_read+0xb4>)
 80064c8:	f7fd faca 	bl	8003a60 <console_str_send>
			}
			console_str_send(" ");
 80064cc:	4814      	ldr	r0, [pc, #80]	; (8006520 <flash_mng_cmd_read+0xb8>)
 80064ce:	f7fd fac7 	bl	8003a60 <console_str_send>
			console_val_send_hex(flash_mng_buff[k], 2);
 80064d2:	4a0d      	ldr	r2, [pc, #52]	; (8006508 <flash_mng_cmd_read+0xa0>)
 80064d4:	683b      	ldr	r3, [r7, #0]
 80064d6:	4413      	add	r3, r2
 80064d8:	781b      	ldrb	r3, [r3, #0]
 80064da:	2102      	movs	r1, #2
 80064dc:	4618      	mov	r0, r3
 80064de:	f7fd fb4d 	bl	8003b7c <console_val_send_hex>
		for (j = 0; j < FLASH_MNG_BUFF_SIZE/16; j++) {
 80064e2:	68bb      	ldr	r3, [r7, #8]
 80064e4:	3301      	adds	r3, #1
 80064e6:	60bb      	str	r3, [r7, #8]
 80064e8:	68bb      	ldr	r3, [r7, #8]
 80064ea:	2bff      	cmp	r3, #255	; 0xff
 80064ec:	d9e3      	bls.n	80064b6 <flash_mng_cmd_read+0x4e>
		}
		console_str_send("\n");
 80064ee:	480d      	ldr	r0, [pc, #52]	; (8006524 <flash_mng_cmd_read+0xbc>)
 80064f0:	f7fd fab6 	bl	8003a60 <console_str_send>
	for (i = 0; i < 16; i++) {
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	3301      	adds	r3, #1
 80064f8:	60fb      	str	r3, [r7, #12]
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	2b0f      	cmp	r3, #15
 80064fe:	d9d7      	bls.n	80064b0 <flash_mng_cmd_read+0x48>
	}
}
 8006500:	3710      	adds	r7, #16
 8006502:	46bd      	mov	sp, r7
 8006504:	bd80      	pop	{r7, pc}
 8006506:	bf00      	nop
 8006508:	20053454 	.word	0x20053454
 800650c:	08007c1c 	.word	0x08007c1c
 8006510:	08007c34 	.word	0x08007c34
 8006514:	08007c6c 	.word	0x08007c6c
 8006518:	08007ca4 	.word	0x08007ca4
 800651c:	08007cdc 	.word	0x08007cdc
 8006520:	08007ce0 	.word	0x08007ce0
 8006524:	08007ce4 	.word	0x08007ce4

08006528 <flash_mng_set_cmd>:

// 
void flash_mng_set_cmd(void)
{
 8006528:	b580      	push	{r7, lr}
 800652a:	b082      	sub	sp, #8
 800652c:	af00      	add	r7, sp, #0
	COMMAND_INFO cmd;
	
	// 
	cmd.input = "flash_mng erace";
 800652e:	4b0a      	ldr	r3, [pc, #40]	; (8006558 <flash_mng_set_cmd+0x30>)
 8006530:	603b      	str	r3, [r7, #0]
	cmd.func = flash_mng_cmd_erace;
 8006532:	4b0a      	ldr	r3, [pc, #40]	; (800655c <flash_mng_set_cmd+0x34>)
 8006534:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8006536:	463b      	mov	r3, r7
 8006538:	4618      	mov	r0, r3
 800653a:	f7fd fbaf 	bl	8003c9c <console_set_command>
	// 
	cmd.input = "flash_mng read";
 800653e:	4b08      	ldr	r3, [pc, #32]	; (8006560 <flash_mng_set_cmd+0x38>)
 8006540:	603b      	str	r3, [r7, #0]
	cmd.func = flash_mng_cmd_read;
 8006542:	4b08      	ldr	r3, [pc, #32]	; (8006564 <flash_mng_set_cmd+0x3c>)
 8006544:	607b      	str	r3, [r7, #4]
	console_set_command(&cmd);
 8006546:	463b      	mov	r3, r7
 8006548:	4618      	mov	r0, r3
 800654a:	f7fd fba7 	bl	8003c9c <console_set_command>
}
 800654e:	bf00      	nop
 8006550:	3708      	adds	r7, #8
 8006552:	46bd      	mov	sp, r7
 8006554:	bd80      	pop	{r7, pc}
 8006556:	bf00      	nop
 8006558:	08007ce8 	.word	0x08007ce8
 800655c:	08006441 	.word	0x08006441
 8006560:	08007cf8 	.word	0x08007cf8
 8006564:	08006469 	.word	0x08006469

08006568 <wav_init>:
}

// OJ
// 
void wav_init(void)
{
 8006568:	b580      	push	{r7, lr}
 800656a:	b082      	sub	sp, #8
 800656c:	af00      	add	r7, sp, #0
	WAV_CTL *this = &wav_ctl;
 800656e:	4b07      	ldr	r3, [pc, #28]	; (800658c <wav_init+0x24>)
 8006570:	607b      	str	r3, [r7, #4]
	
	// ubN
	memset(this, 0, sizeof(WAV_CTL));
 8006572:	2264      	movs	r2, #100	; 0x64
 8006574:	2100      	movs	r1, #0
 8006576:	6878      	ldr	r0, [r7, #4]
 8006578:	f001 f925 	bl	80077c6 <memset>
	
	// XV
	this->status = ST_INITIALIZED;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2201      	movs	r2, #1
 8006580:	701a      	strb	r2, [r3, #0]
	
	return;
 8006582:	bf00      	nop
}
 8006584:	3708      	adds	r7, #8
 8006586:	46bd      	mov	sp, r7
 8006588:	bd80      	pop	{r7, pc}
 800658a:	bf00      	nop
 800658c:	20054454 	.word	0x20054454

08006590 <_dispatch>:

    .section	.text._dispatch
	.weak	_dispatch
	.type	_dispatch, %function
_dispatch:
    MOV   R13, R0
 8006590:	4685      	mov	sp, r0
    LDR   R0,  [R13, #0]
 8006592:	9800      	ldr	r0, [sp, #0]
	LDR   R1,  [R13, #4]
 8006594:	9901      	ldr	r1, [sp, #4]
	LDR   R2,  [R13, #8]
 8006596:	9a02      	ldr	r2, [sp, #8]
	LDR   R3,  [R13, #12]
 8006598:	9b03      	ldr	r3, [sp, #12]
	LDR   R4,  [R13, #16]
 800659a:	9c04      	ldr	r4, [sp, #16]
	LDR   R5,  [R13, #20]
 800659c:	9d05      	ldr	r5, [sp, #20]
	LDR   R6,  [R13, #24]
 800659e:	9e06      	ldr	r6, [sp, #24]
	LDR   R7,  [R13, #28]
 80065a0:	9f07      	ldr	r7, [sp, #28]
	LDR   R8,  [R13, #32]
 80065a2:	f8dd 8020 	ldr.w	r8, [sp, #32]
	LDR   R9,  [R13, #36]
 80065a6:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
	LDR   R10, [R13, #40]
 80065aa:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
	LDR   R11, [R13, #44]
 80065ae:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
	LDR   R12, [R13, #48]
 80065b2:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
	ADD   R13, #52
 80065b6:	b00d      	add	sp, #52	; 0x34
	pop {pc}
 80065b8:	bd00      	pop	{pc}

080065ba <_dispatch_int>:

    .section	.text._dispatch_int
	.weak	_dispatch_int
	.type	_dispatch_int, %function
_dispatch_int:
    MOV   R13, R0
 80065ba:	4685      	mov	sp, r0
    pop {r4-r11,pc}
 80065bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080065c0 <vec_common>:
//.extern interrput
    .section	.text.vec_common
	.weak	vec_common
	.type	vec_common, %function
vec_common:
  push {r4-r11,LR}  /* Save all registers that are not saved */
 80065c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  MRS   r0, IPSR    /* first argument = interrupt no         */
 80065c4:	f3ef 8005 	mrs	r0, IPSR
  MRS   r1, MSP     /* second argument = stack pointer       */
 80065c8:	f3ef 8108 	mrs	r1, MSP
  bl    thread_intr /* jump to thread_intr                   */
 80065cc:	f000 fcbc 	bl	8006f48 <thread_intr>
  pop  {r4-r11,PC}
 80065d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080065d4 <NVIC_SetPriority>:
{
 80065d4:	b480      	push	{r7}
 80065d6:	b083      	sub	sp, #12
 80065d8:	af00      	add	r7, sp, #0
 80065da:	4603      	mov	r3, r0
 80065dc:	6039      	str	r1, [r7, #0]
 80065de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80065e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	da0b      	bge.n	8006600 <NVIC_SetPriority+0x2c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80065e8:	490d      	ldr	r1, [pc, #52]	; (8006620 <NVIC_SetPriority+0x4c>)
 80065ea:	79fb      	ldrb	r3, [r7, #7]
 80065ec:	f003 030f 	and.w	r3, r3, #15
 80065f0:	3b04      	subs	r3, #4
 80065f2:	683a      	ldr	r2, [r7, #0]
 80065f4:	b2d2      	uxtb	r2, r2
 80065f6:	0112      	lsls	r2, r2, #4
 80065f8:	b2d2      	uxtb	r2, r2
 80065fa:	440b      	add	r3, r1
 80065fc:	761a      	strb	r2, [r3, #24]
}
 80065fe:	e009      	b.n	8006614 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006600:	4908      	ldr	r1, [pc, #32]	; (8006624 <NVIC_SetPriority+0x50>)
 8006602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006606:	683a      	ldr	r2, [r7, #0]
 8006608:	b2d2      	uxtb	r2, r2
 800660a:	0112      	lsls	r2, r2, #4
 800660c:	b2d2      	uxtb	r2, r2
 800660e:	440b      	add	r3, r1
 8006610:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006614:	bf00      	nop
 8006616:	370c      	adds	r7, #12
 8006618:	46bd      	mov	sp, r7
 800661a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661e:	4770      	bx	lr
 8006620:	e000ed00 	.word	0xe000ed00
 8006624:	e000e100 	.word	0xe000e100

08006628 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006628:	b580      	push	{r7, lr}
 800662a:	b082      	sub	sp, #8
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	3b01      	subs	r3, #1
 8006634:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006638:	d301      	bcc.n	800663e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800663a:	2301      	movs	r3, #1
 800663c:	e00f      	b.n	800665e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800663e:	4a0a      	ldr	r2, [pc, #40]	; (8006668 <SysTick_Config+0x40>)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	3b01      	subs	r3, #1
 8006644:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, 5); /* set Priority for Systick Interrupt */
 8006646:	2105      	movs	r1, #5
 8006648:	f04f 30ff 	mov.w	r0, #4294967295
 800664c:	f7ff ffc2 	bl	80065d4 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006650:	4b05      	ldr	r3, [pc, #20]	; (8006668 <SysTick_Config+0x40>)
 8006652:	2200      	movs	r2, #0
 8006654:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006656:	4b04      	ldr	r3, [pc, #16]	; (8006668 <SysTick_Config+0x40>)
 8006658:	2207      	movs	r2, #7
 800665a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800665c:	2300      	movs	r3, #0
}
 800665e:	4618      	mov	r0, r3
 8006660:	3708      	adds	r7, #8
 8006662:	46bd      	mov	sp, r7
 8006664:	bd80      	pop	{r7, pc}
 8006666:	bf00      	nop
 8006668:	e000e010 	.word	0xe000e010

0800666c <getcurrent>:
void static SysTick_init(void);
static void mng_tsleep(void);

/* JgEXbhfB[EL[o */
static int getcurrent(void)
{
 800666c:	b480      	push	{r7}
 800666e:	af00      	add	r7, sp, #0
	if (current == NULL) {
 8006670:	4b1d      	ldr	r3, [pc, #116]	; (80066e8 <getcurrent+0x7c>)
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	2b00      	cmp	r3, #0
 8006676:	d102      	bne.n	800667e <getcurrent+0x12>
		return -1;
 8006678:	f04f 33ff 	mov.w	r3, #4294967295
 800667c:	e02e      	b.n	80066dc <getcurrent+0x70>
	}
	if (!(current->flags & KZ_THREAD_FLAG_READY)) {
 800667e:	4b1a      	ldr	r3, [pc, #104]	; (80066e8 <getcurrent+0x7c>)
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006684:	f003 0301 	and.w	r3, r3, #1
 8006688:	2b00      	cmp	r3, #0
 800668a:	d101      	bne.n	8006690 <getcurrent+0x24>
		/*  */
		return 1;
 800668c:	2301      	movs	r3, #1
 800668e:	e025      	b.n	80066dc <getcurrent+0x70>
	}
	
	/* JgEXbhKCo */
	readyque[current->priority].head = current->next;
 8006690:	4b15      	ldr	r3, [pc, #84]	; (80066e8 <getcurrent+0x7c>)
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	69db      	ldr	r3, [r3, #28]
 8006696:	4a14      	ldr	r2, [pc, #80]	; (80066e8 <getcurrent+0x7c>)
 8006698:	6812      	ldr	r2, [r2, #0]
 800669a:	6812      	ldr	r2, [r2, #0]
 800669c:	4913      	ldr	r1, [pc, #76]	; (80066ec <getcurrent+0x80>)
 800669e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	if (readyque[current->priority].head == NULL) {
 80066a2:	4b11      	ldr	r3, [pc, #68]	; (80066e8 <getcurrent+0x7c>)
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	69db      	ldr	r3, [r3, #28]
 80066a8:	4a10      	ldr	r2, [pc, #64]	; (80066ec <getcurrent+0x80>)
 80066aa:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d107      	bne.n	80066c2 <getcurrent+0x56>
		readyque[current->priority].tail = NULL;
 80066b2:	4b0d      	ldr	r3, [pc, #52]	; (80066e8 <getcurrent+0x7c>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	69db      	ldr	r3, [r3, #28]
 80066b8:	4a0c      	ldr	r2, [pc, #48]	; (80066ec <getcurrent+0x80>)
 80066ba:	00db      	lsls	r3, r3, #3
 80066bc:	4413      	add	r3, r2
 80066be:	2200      	movs	r2, #0
 80066c0:	605a      	str	r2, [r3, #4]
	}
	current->flags &= ~KZ_THREAD_FLAG_READY;
 80066c2:	4b09      	ldr	r3, [pc, #36]	; (80066e8 <getcurrent+0x7c>)
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	4a08      	ldr	r2, [pc, #32]	; (80066e8 <getcurrent+0x7c>)
 80066c8:	6812      	ldr	r2, [r2, #0]
 80066ca:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80066cc:	f022 0201 	bic.w	r2, r2, #1
 80066d0:	629a      	str	r2, [r3, #40]	; 0x28
	current->next = NULL;
 80066d2:	4b05      	ldr	r3, [pc, #20]	; (80066e8 <getcurrent+0x7c>)
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	2200      	movs	r2, #0
 80066d8:	601a      	str	r2, [r3, #0]
	
	return 0;
 80066da:	2300      	movs	r3, #0
}
 80066dc:	4618      	mov	r0, r3
 80066de:	46bd      	mov	sp, r7
 80066e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e4:	4770      	bx	lr
 80066e6:	bf00      	nop
 80066e8:	200544b8 	.word	0x200544b8
 80066ec:	20054af8 	.word	0x20054af8

080066f0 <putcurrent>:

/* JgEXbhfB[EL[q */
static int putcurrent(void)
{
 80066f0:	b480      	push	{r7}
 80066f2:	af00      	add	r7, sp, #0
	if (current == NULL) {
 80066f4:	4b21      	ldr	r3, [pc, #132]	; (800677c <putcurrent+0x8c>)
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d102      	bne.n	8006702 <putcurrent+0x12>
		return -1;
 80066fc:	f04f 33ff 	mov.w	r3, #4294967295
 8006700:	e036      	b.n	8006770 <putcurrent+0x80>
	}
	if (current->flags & KZ_THREAD_FLAG_READY) {
 8006702:	4b1e      	ldr	r3, [pc, #120]	; (800677c <putcurrent+0x8c>)
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006708:	f003 0301 	and.w	r3, r3, #1
 800670c:	2b00      	cmp	r3, #0
 800670e:	d001      	beq.n	8006714 <putcurrent+0x24>
		/* L */
		return 1;
 8006710:	2301      	movs	r3, #1
 8006712:	e02d      	b.n	8006770 <putcurrent+0x80>
	}

	/* fB[EL[ */
	if (readyque[current->priority].tail) {
 8006714:	4b19      	ldr	r3, [pc, #100]	; (800677c <putcurrent+0x8c>)
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	69db      	ldr	r3, [r3, #28]
 800671a:	4a19      	ldr	r2, [pc, #100]	; (8006780 <putcurrent+0x90>)
 800671c:	00db      	lsls	r3, r3, #3
 800671e:	4413      	add	r3, r2
 8006720:	685b      	ldr	r3, [r3, #4]
 8006722:	2b00      	cmp	r3, #0
 8006724:	d00a      	beq.n	800673c <putcurrent+0x4c>
		readyque[current->priority].tail->next = current;
 8006726:	4b15      	ldr	r3, [pc, #84]	; (800677c <putcurrent+0x8c>)
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	69db      	ldr	r3, [r3, #28]
 800672c:	4a14      	ldr	r2, [pc, #80]	; (8006780 <putcurrent+0x90>)
 800672e:	00db      	lsls	r3, r3, #3
 8006730:	4413      	add	r3, r2
 8006732:	685b      	ldr	r3, [r3, #4]
 8006734:	4a11      	ldr	r2, [pc, #68]	; (800677c <putcurrent+0x8c>)
 8006736:	6812      	ldr	r2, [r2, #0]
 8006738:	601a      	str	r2, [r3, #0]
 800673a:	e007      	b.n	800674c <putcurrent+0x5c>
	} else {
		readyque[current->priority].head = current;
 800673c:	4b0f      	ldr	r3, [pc, #60]	; (800677c <putcurrent+0x8c>)
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	69db      	ldr	r3, [r3, #28]
 8006742:	4a0e      	ldr	r2, [pc, #56]	; (800677c <putcurrent+0x8c>)
 8006744:	6812      	ldr	r2, [r2, #0]
 8006746:	490e      	ldr	r1, [pc, #56]	; (8006780 <putcurrent+0x90>)
 8006748:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	}
	readyque[current->priority].tail = current;
 800674c:	4b0b      	ldr	r3, [pc, #44]	; (800677c <putcurrent+0x8c>)
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	69db      	ldr	r3, [r3, #28]
 8006752:	4a0a      	ldr	r2, [pc, #40]	; (800677c <putcurrent+0x8c>)
 8006754:	6812      	ldr	r2, [r2, #0]
 8006756:	490a      	ldr	r1, [pc, #40]	; (8006780 <putcurrent+0x90>)
 8006758:	00db      	lsls	r3, r3, #3
 800675a:	440b      	add	r3, r1
 800675c:	605a      	str	r2, [r3, #4]
	current->flags |= KZ_THREAD_FLAG_READY;
 800675e:	4b07      	ldr	r3, [pc, #28]	; (800677c <putcurrent+0x8c>)
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	4a06      	ldr	r2, [pc, #24]	; (800677c <putcurrent+0x8c>)
 8006764:	6812      	ldr	r2, [r2, #0]
 8006766:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8006768:	f042 0201 	orr.w	r2, r2, #1
 800676c:	629a      	str	r2, [r3, #40]	; 0x28

	return 0;
 800676e:	2300      	movs	r3, #0
}
 8006770:	4618      	mov	r0, r3
 8006772:	46bd      	mov	sp, r7
 8006774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006778:	4770      	bx	lr
 800677a:	bf00      	nop
 800677c:	200544b8 	.word	0x200544b8
 8006780:	20054af8 	.word	0x20054af8

08006784 <thread_end>:

static void thread_end(void)
{
 8006784:	b580      	push	{r7, lr}
 8006786:	af00      	add	r7, sp, #0
	kz_exit();
 8006788:	f000 fe4e 	bl	8007428 <kz_exit>
}
 800678c:	bf00      	nop
 800678e:	bd80      	pop	{r7, pc}

08006790 <thread_init>:

/* XbhX^[gEAbv */
static void thread_init(kz_thread *thp)
{
 8006790:	b580      	push	{r7, lr}
 8006792:	b082      	sub	sp, #8
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
	/* XbhCo */
	thp->init.func(thp->init.argc, thp->init.argv);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800679c:	687a      	ldr	r2, [r7, #4]
 800679e:	6b10      	ldr	r0, [r2, #48]	; 0x30
 80067a0:	687a      	ldr	r2, [r7, #4]
 80067a2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80067a4:	4611      	mov	r1, r2
 80067a6:	4798      	blx	r3
	thread_end();
 80067a8:	f7ff ffec 	bl	8006784 <thread_end>
}
 80067ac:	bf00      	nop
 80067ae:	3708      	adds	r7, #8
 80067b0:	46bd      	mov	sp, r7
 80067b2:	bd80      	pop	{r7, pc}

080067b4 <thread_run>:

/* VXeER[(kz_run():XbhN) */
static kz_thread_id_t thread_run(kz_func_t func, char *name, int priority,
				 int stacksize, int argc, char *argv[])
{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	b088      	sub	sp, #32
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	60f8      	str	r0, [r7, #12]
 80067bc:	60b9      	str	r1, [r7, #8]
 80067be:	607a      	str	r2, [r7, #4]
 80067c0:	603b      	str	r3, [r7, #0]
	extern char _task_stack_end;   /* JEXNvg`X^bN */
	static char *thread_stack = &_task_stack_start;
	static int init_dispatch = 0;
	
	/* ^XNERg[EubN */
	for (i = 0; i < THREAD_NUM; i++) {
 80067c2:	2300      	movs	r3, #0
 80067c4:	61fb      	str	r3, [r7, #28]
 80067c6:	e00e      	b.n	80067e6 <thread_run+0x32>
		thp = &threads[i];
 80067c8:	69fa      	ldr	r2, [r7, #28]
 80067ca:	4613      	mov	r3, r2
 80067cc:	011b      	lsls	r3, r3, #4
 80067ce:	4413      	add	r3, r2
 80067d0:	009b      	lsls	r3, r3, #2
 80067d2:	4a94      	ldr	r2, [pc, #592]	; (8006a24 <thread_run+0x270>)
 80067d4:	4413      	add	r3, r2
 80067d6:	61bb      	str	r3, [r7, #24]
		if (!thp->init.func) /*  */
 80067d8:	69bb      	ldr	r3, [r7, #24]
 80067da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d006      	beq.n	80067ee <thread_run+0x3a>
	for (i = 0; i < THREAD_NUM; i++) {
 80067e0:	69fb      	ldr	r3, [r7, #28]
 80067e2:	3301      	adds	r3, #1
 80067e4:	61fb      	str	r3, [r7, #28]
 80067e6:	69fb      	ldr	r3, [r7, #28]
 80067e8:	2b0e      	cmp	r3, #14
 80067ea:	dded      	ble.n	80067c8 <thread_run+0x14>
 80067ec:	e000      	b.n	80067f0 <thread_run+0x3c>
			break;
 80067ee:	bf00      	nop
	}
	
	if (i == THREAD_NUM) /*  */
 80067f0:	69fb      	ldr	r3, [r7, #28]
 80067f2:	2b0f      	cmp	r3, #15
 80067f4:	d102      	bne.n	80067fc <thread_run+0x48>
	return -1;
 80067f6:	f04f 33ff 	mov.w	r3, #4294967295
 80067fa:	e10f      	b.n	8006a1c <thread_run+0x268>
	
	memset(thp, 0, sizeof(*thp));
 80067fc:	2244      	movs	r2, #68	; 0x44
 80067fe:	2100      	movs	r1, #0
 8006800:	69b8      	ldr	r0, [r7, #24]
 8006802:	f000 ffe0 	bl	80077c6 <memset>
	
	/* ^XNERg[EubN(TCB) */
	strcpy(thp->name, name);
 8006806:	69bb      	ldr	r3, [r7, #24]
 8006808:	330c      	adds	r3, #12
 800680a:	68b9      	ldr	r1, [r7, #8]
 800680c:	4618      	mov	r0, r3
 800680e:	f000 ffe2 	bl	80077d6 <strcpy>
	thp->next     = NULL;
 8006812:	69bb      	ldr	r3, [r7, #24]
 8006814:	2200      	movs	r2, #0
 8006816:	601a      	str	r2, [r3, #0]
	thp->priority = priority;
 8006818:	69bb      	ldr	r3, [r7, #24]
 800681a:	687a      	ldr	r2, [r7, #4]
 800681c:	61da      	str	r2, [r3, #28]
	thp->flags    = 0;
 800681e:	69bb      	ldr	r3, [r7, #24]
 8006820:	2200      	movs	r2, #0
 8006822:	629a      	str	r2, [r3, #40]	; 0x28
	
	thp->init.func = func;
 8006824:	69bb      	ldr	r3, [r7, #24]
 8006826:	68fa      	ldr	r2, [r7, #12]
 8006828:	62da      	str	r2, [r3, #44]	; 0x2c
	thp->init.argc = argc;
 800682a:	69bb      	ldr	r3, [r7, #24]
 800682c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800682e:	631a      	str	r2, [r3, #48]	; 0x30
	thp->init.argv = argv;
 8006830:	69bb      	ldr	r3, [r7, #24]
 8006832:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006834:	635a      	str	r2, [r3, #52]	; 0x34
	
	/* X^bNl */
	memset(thread_stack, 0, stacksize);
 8006836:	4b7c      	ldr	r3, [pc, #496]	; (8006a28 <thread_run+0x274>)
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	683a      	ldr	r2, [r7, #0]
 800683c:	2100      	movs	r1, #0
 800683e:	4618      	mov	r0, r3
 8006840:	f000 ffc1 	bl	80077c6 <memset>
	thread_stack += stacksize;
 8006844:	4b78      	ldr	r3, [pc, #480]	; (8006a28 <thread_run+0x274>)
 8006846:	681a      	ldr	r2, [r3, #0]
 8006848:	683b      	ldr	r3, [r7, #0]
 800684a:	4413      	add	r3, r2
 800684c:	4a76      	ldr	r2, [pc, #472]	; (8006a28 <thread_run+0x274>)
 800684e:	6013      	str	r3, [r2, #0]
	
	thp->stack_size = stacksize;
 8006850:	683a      	ldr	r2, [r7, #0]
 8006852:	69bb      	ldr	r3, [r7, #24]
 8006854:	625a      	str	r2, [r3, #36]	; 0x24
	
	thp->stack = thread_stack; /* X^bN */
 8006856:	4b74      	ldr	r3, [pc, #464]	; (8006a28 <thread_run+0x274>)
 8006858:	681a      	ldr	r2, [r3, #0]
 800685a:	69bb      	ldr	r3, [r7, #24]
 800685c:	621a      	str	r2, [r3, #32]
	
	/* X^bN */
	sp = (uint32 *)thp->stack;
 800685e:	69bb      	ldr	r3, [r7, #24]
 8006860:	6a1b      	ldr	r3, [r3, #32]
 8006862:	617b      	str	r3, [r7, #20]
	
	/*
	* vOEJE^D
	* XbhDx[C~XbhD
	*/
	if(init_dispatch==0){
 8006864:	4b71      	ldr	r3, [pc, #452]	; (8006a2c <thread_run+0x278>)
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	2b00      	cmp	r3, #0
 800686a:	d15d      	bne.n	8006928 <thread_run+0x174>
		*(--sp) = (uint32_t)thread_end;
 800686c:	697b      	ldr	r3, [r7, #20]
 800686e:	3b04      	subs	r3, #4
 8006870:	617b      	str	r3, [r7, #20]
 8006872:	4a6f      	ldr	r2, [pc, #444]	; (8006a30 <thread_run+0x27c>)
 8006874:	697b      	ldr	r3, [r7, #20]
 8006876:	601a      	str	r2, [r3, #0]
		*(--sp) = (uint32_t)thread_init;
 8006878:	697b      	ldr	r3, [r7, #20]
 800687a:	3b04      	subs	r3, #4
 800687c:	617b      	str	r3, [r7, #20]
 800687e:	4a6d      	ldr	r2, [pc, #436]	; (8006a34 <thread_run+0x280>)
 8006880:	697b      	ldr	r3, [r7, #20]
 8006882:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r12 */
 8006884:	697b      	ldr	r3, [r7, #20]
 8006886:	3b04      	subs	r3, #4
 8006888:	617b      	str	r3, [r7, #20]
 800688a:	697b      	ldr	r3, [r7, #20]
 800688c:	2200      	movs	r2, #0
 800688e:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r11 */
 8006890:	697b      	ldr	r3, [r7, #20]
 8006892:	3b04      	subs	r3, #4
 8006894:	617b      	str	r3, [r7, #20]
 8006896:	697b      	ldr	r3, [r7, #20]
 8006898:	2200      	movs	r2, #0
 800689a:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r10 */
 800689c:	697b      	ldr	r3, [r7, #20]
 800689e:	3b04      	subs	r3, #4
 80068a0:	617b      	str	r3, [r7, #20]
 80068a2:	697b      	ldr	r3, [r7, #20]
 80068a4:	2200      	movs	r2, #0
 80068a6:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r9  */
 80068a8:	697b      	ldr	r3, [r7, #20]
 80068aa:	3b04      	subs	r3, #4
 80068ac:	617b      	str	r3, [r7, #20]
 80068ae:	697b      	ldr	r3, [r7, #20]
 80068b0:	2200      	movs	r2, #0
 80068b2:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r8  */
 80068b4:	697b      	ldr	r3, [r7, #20]
 80068b6:	3b04      	subs	r3, #4
 80068b8:	617b      	str	r3, [r7, #20]
 80068ba:	697b      	ldr	r3, [r7, #20]
 80068bc:	2200      	movs	r2, #0
 80068be:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r7  */
 80068c0:	697b      	ldr	r3, [r7, #20]
 80068c2:	3b04      	subs	r3, #4
 80068c4:	617b      	str	r3, [r7, #20]
 80068c6:	697b      	ldr	r3, [r7, #20]
 80068c8:	2200      	movs	r2, #0
 80068ca:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r6  */
 80068cc:	697b      	ldr	r3, [r7, #20]
 80068ce:	3b04      	subs	r3, #4
 80068d0:	617b      	str	r3, [r7, #20]
 80068d2:	697b      	ldr	r3, [r7, #20]
 80068d4:	2200      	movs	r2, #0
 80068d6:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r5  */
 80068d8:	697b      	ldr	r3, [r7, #20]
 80068da:	3b04      	subs	r3, #4
 80068dc:	617b      	str	r3, [r7, #20]
 80068de:	697b      	ldr	r3, [r7, #20]
 80068e0:	2200      	movs	r2, #0
 80068e2:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r4  */
 80068e4:	697b      	ldr	r3, [r7, #20]
 80068e6:	3b04      	subs	r3, #4
 80068e8:	617b      	str	r3, [r7, #20]
 80068ea:	697b      	ldr	r3, [r7, #20]
 80068ec:	2200      	movs	r2, #0
 80068ee:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r3  */
 80068f0:	697b      	ldr	r3, [r7, #20]
 80068f2:	3b04      	subs	r3, #4
 80068f4:	617b      	str	r3, [r7, #20]
 80068f6:	697b      	ldr	r3, [r7, #20]
 80068f8:	2200      	movs	r2, #0
 80068fa:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r2  */
 80068fc:	697b      	ldr	r3, [r7, #20]
 80068fe:	3b04      	subs	r3, #4
 8006900:	617b      	str	r3, [r7, #20]
 8006902:	697b      	ldr	r3, [r7, #20]
 8006904:	2200      	movs	r2, #0
 8006906:	601a      	str	r2, [r3, #0]
		*(--sp) = 0; /* r1  */
 8006908:	697b      	ldr	r3, [r7, #20]
 800690a:	3b04      	subs	r3, #4
 800690c:	617b      	str	r3, [r7, #20]
 800690e:	697b      	ldr	r3, [r7, #20]
 8006910:	2200      	movs	r2, #0
 8006912:	601a      	str	r2, [r3, #0]
		/* XbhX^[gAbv(thread_init())n@*/
		*(--sp) = (uint32_t)thp; /* r0  */
 8006914:	697b      	ldr	r3, [r7, #20]
 8006916:	3b04      	subs	r3, #4
 8006918:	617b      	str	r3, [r7, #20]
 800691a:	69ba      	ldr	r2, [r7, #24]
 800691c:	697b      	ldr	r3, [r7, #20]
 800691e:	601a      	str	r2, [r3, #0]
		init_dispatch = 1;
 8006920:	4b42      	ldr	r3, [pc, #264]	; (8006a2c <thread_run+0x278>)
 8006922:	2201      	movs	r2, #1
 8006924:	601a      	str	r2, [r3, #0]
 8006926:	e06d      	b.n	8006a04 <thread_run+0x250>
	}else{
		*(--sp) = (uint32_t)thread_end;
 8006928:	697b      	ldr	r3, [r7, #20]
 800692a:	3b04      	subs	r3, #4
 800692c:	617b      	str	r3, [r7, #20]
 800692e:	4a40      	ldr	r2, [pc, #256]	; (8006a30 <thread_run+0x27c>)
 8006930:	697b      	ldr	r3, [r7, #20]
 8006932:	601a      	str	r2, [r3, #0]
		*(--sp) = 0x1000000;             /* APSR */
 8006934:	697b      	ldr	r3, [r7, #20]
 8006936:	3b04      	subs	r3, #4
 8006938:	617b      	str	r3, [r7, #20]
 800693a:	697b      	ldr	r3, [r7, #20]
 800693c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006940:	601a      	str	r2, [r3, #0]
		*(--sp) = (uint32_t)thread_init; /* pc   */
 8006942:	697b      	ldr	r3, [r7, #20]
 8006944:	3b04      	subs	r3, #4
 8006946:	617b      	str	r3, [r7, #20]
 8006948:	4a3a      	ldr	r2, [pc, #232]	; (8006a34 <thread_run+0x280>)
 800694a:	697b      	ldr	r3, [r7, #20]
 800694c:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* lr(Kv) */
 800694e:	697b      	ldr	r3, [r7, #20]
 8006950:	3b04      	subs	r3, #4
 8006952:	617b      	str	r3, [r7, #20]
 8006954:	697b      	ldr	r3, [r7, #20]
 8006956:	2200      	movs	r2, #0
 8006958:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r12  */
 800695a:	697b      	ldr	r3, [r7, #20]
 800695c:	3b04      	subs	r3, #4
 800695e:	617b      	str	r3, [r7, #20]
 8006960:	697b      	ldr	r3, [r7, #20]
 8006962:	2200      	movs	r2, #0
 8006964:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r3   */
 8006966:	697b      	ldr	r3, [r7, #20]
 8006968:	3b04      	subs	r3, #4
 800696a:	617b      	str	r3, [r7, #20]
 800696c:	697b      	ldr	r3, [r7, #20]
 800696e:	2200      	movs	r2, #0
 8006970:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r2   */
 8006972:	697b      	ldr	r3, [r7, #20]
 8006974:	3b04      	subs	r3, #4
 8006976:	617b      	str	r3, [r7, #20]
 8006978:	697b      	ldr	r3, [r7, #20]
 800697a:	2200      	movs	r2, #0
 800697c:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r1   */
 800697e:	697b      	ldr	r3, [r7, #20]
 8006980:	3b04      	subs	r3, #4
 8006982:	617b      	str	r3, [r7, #20]
 8006984:	697b      	ldr	r3, [r7, #20]
 8006986:	2200      	movs	r2, #0
 8006988:	601a      	str	r2, [r3, #0]
		*(--sp) = (uint32_t)thp;         /* r0(^XN) */
 800698a:	697b      	ldr	r3, [r7, #20]
 800698c:	3b04      	subs	r3, #4
 800698e:	617b      	str	r3, [r7, #20]
 8006990:	69ba      	ldr	r2, [r7, #24]
 8006992:	697b      	ldr	r3, [r7, #20]
 8006994:	601a      	str	r2, [r3, #0]
		*(--sp) = (uint32_t)0xFFFFFFF9;
 8006996:	697b      	ldr	r3, [r7, #20]
 8006998:	3b04      	subs	r3, #4
 800699a:	617b      	str	r3, [r7, #20]
 800699c:	697b      	ldr	r3, [r7, #20]
 800699e:	f06f 0206 	mvn.w	r2, #6
 80069a2:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r11  */
 80069a4:	697b      	ldr	r3, [r7, #20]
 80069a6:	3b04      	subs	r3, #4
 80069a8:	617b      	str	r3, [r7, #20]
 80069aa:	697b      	ldr	r3, [r7, #20]
 80069ac:	2200      	movs	r2, #0
 80069ae:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r10  */
 80069b0:	697b      	ldr	r3, [r7, #20]
 80069b2:	3b04      	subs	r3, #4
 80069b4:	617b      	str	r3, [r7, #20]
 80069b6:	697b      	ldr	r3, [r7, #20]
 80069b8:	2200      	movs	r2, #0
 80069ba:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r9   */
 80069bc:	697b      	ldr	r3, [r7, #20]
 80069be:	3b04      	subs	r3, #4
 80069c0:	617b      	str	r3, [r7, #20]
 80069c2:	697b      	ldr	r3, [r7, #20]
 80069c4:	2200      	movs	r2, #0
 80069c6:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r8   */
 80069c8:	697b      	ldr	r3, [r7, #20]
 80069ca:	3b04      	subs	r3, #4
 80069cc:	617b      	str	r3, [r7, #20]
 80069ce:	697b      	ldr	r3, [r7, #20]
 80069d0:	2200      	movs	r2, #0
 80069d2:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r7   */
 80069d4:	697b      	ldr	r3, [r7, #20]
 80069d6:	3b04      	subs	r3, #4
 80069d8:	617b      	str	r3, [r7, #20]
 80069da:	697b      	ldr	r3, [r7, #20]
 80069dc:	2200      	movs	r2, #0
 80069de:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r6   */
 80069e0:	697b      	ldr	r3, [r7, #20]
 80069e2:	3b04      	subs	r3, #4
 80069e4:	617b      	str	r3, [r7, #20]
 80069e6:	697b      	ldr	r3, [r7, #20]
 80069e8:	2200      	movs	r2, #0
 80069ea:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r5   */
 80069ec:	697b      	ldr	r3, [r7, #20]
 80069ee:	3b04      	subs	r3, #4
 80069f0:	617b      	str	r3, [r7, #20]
 80069f2:	697b      	ldr	r3, [r7, #20]
 80069f4:	2200      	movs	r2, #0
 80069f6:	601a      	str	r2, [r3, #0]
		*(--sp) = 0;                     /* r4   */
 80069f8:	697b      	ldr	r3, [r7, #20]
 80069fa:	3b04      	subs	r3, #4
 80069fc:	617b      	str	r3, [r7, #20]
 80069fe:	697b      	ldr	r3, [r7, #20]
 8006a00:	2200      	movs	r2, #0
 8006a02:	601a      	str	r2, [r3, #0]
	}
	/* XbhReLXg */
	thp->context.sp = (uint32)sp;
 8006a04:	697a      	ldr	r2, [r7, #20]
 8006a06:	69bb      	ldr	r3, [r7, #24]
 8006a08:	641a      	str	r2, [r3, #64]	; 0x40
	
	/* VXeER[oXbhfB[EL[ */
	putcurrent();
 8006a0a:	f7ff fe71 	bl	80066f0 <putcurrent>
	
	/* VKXbhCfB[EL[ */
	current = thp;
 8006a0e:	4a0a      	ldr	r2, [pc, #40]	; (8006a38 <thread_run+0x284>)
 8006a10:	69bb      	ldr	r3, [r7, #24]
 8006a12:	6013      	str	r3, [r2, #0]
	putcurrent();
 8006a14:	f7ff fe6c 	bl	80066f0 <putcurrent>
	
	return (kz_thread_id_t)current;
 8006a18:	4b07      	ldr	r3, [pc, #28]	; (8006a38 <thread_run+0x284>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
}
 8006a1c:	4618      	mov	r0, r3
 8006a1e:	3720      	adds	r7, #32
 8006a20:	46bd      	mov	sp, r7
 8006a22:	bd80      	pop	{r7, pc}
 8006a24:	200544bc 	.word	0x200544bc
 8006a28:	20040018 	.word	0x20040018
 8006a2c:	20054b80 	.word	0x20054b80
 8006a30:	08006785 	.word	0x08006785
 8006a34:	08006791 	.word	0x08006791
 8006a38:	200544b8 	.word	0x200544b8

08006a3c <thread_exit>:

/* VXeER[(kz_exit():XbhI) */
static int thread_exit(void)
{
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	af00      	add	r7, sp, #0
	/*
	* {X^bNpD
	* CXbhpED
	*/
	puts(current->name);
 8006a40:	4b09      	ldr	r3, [pc, #36]	; (8006a68 <thread_exit+0x2c>)
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	330c      	adds	r3, #12
 8006a46:	4618      	mov	r0, r3
 8006a48:	f000 fe62 	bl	8007710 <puts>
	puts(" EXIT.\n");
 8006a4c:	4807      	ldr	r0, [pc, #28]	; (8006a6c <thread_exit+0x30>)
 8006a4e:	f000 fe5f 	bl	8007710 <puts>
	memset(current, 0, sizeof(*current));
 8006a52:	4b05      	ldr	r3, [pc, #20]	; (8006a68 <thread_exit+0x2c>)
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	2244      	movs	r2, #68	; 0x44
 8006a58:	2100      	movs	r1, #0
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	f000 feb3 	bl	80077c6 <memset>
	return 0;
 8006a60:	2300      	movs	r3, #0
	}
 8006a62:	4618      	mov	r0, r3
 8006a64:	bd80      	pop	{r7, pc}
 8006a66:	bf00      	nop
 8006a68:	200544b8 	.word	0x200544b8
 8006a6c:	08007d08 	.word	0x08007d08

08006a70 <thread_wait>:

/* VXeER[(kz_wait():Xbhs) */
static int thread_wait(void)
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	af00      	add	r7, sp, #0
	putcurrent();
 8006a74:	f7ff fe3c 	bl	80066f0 <putcurrent>
	return 0;
 8006a78:	2300      	movs	r3, #0
}
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	bd80      	pop	{r7, pc}

08006a7e <thread_sleep>:

/* VXeER[(kz_sleep():XbhX[v) */
static int thread_sleep(void)
{
 8006a7e:	b480      	push	{r7}
 8006a80:	af00      	add	r7, sp, #0
	return 0;
 8006a82:	2300      	movs	r3, #0
}
 8006a84:	4618      	mov	r0, r3
 8006a86:	46bd      	mov	sp, r7
 8006a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8c:	4770      	bx	lr
	...

08006a90 <thread_wakeup>:

/* VXeER[(kz_wakeup():XbhEFCNEAbv) */
static int thread_wakeup(kz_thread_id_t id)
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	b082      	sub	sp, #8
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	6078      	str	r0, [r7, #4]
	/* EFCNEAbvoXbhfB[EL[ */
	putcurrent();
 8006a98:	f7ff fe2a 	bl	80066f0 <putcurrent>

	/* wXbhfB[EL[EFCNEAbv */
	current = (kz_thread *)id;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	4a04      	ldr	r2, [pc, #16]	; (8006ab0 <thread_wakeup+0x20>)
 8006aa0:	6013      	str	r3, [r2, #0]
	putcurrent();
 8006aa2:	f7ff fe25 	bl	80066f0 <putcurrent>

	return 0;
 8006aa6:	2300      	movs	r3, #0
}
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	3708      	adds	r7, #8
 8006aac:	46bd      	mov	sp, r7
 8006aae:	bd80      	pop	{r7, pc}
 8006ab0:	200544b8 	.word	0x200544b8

08006ab4 <thread_getid>:

/* VXeER[(kz_getid():XbhID) */
static kz_thread_id_t thread_getid(void)
{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	af00      	add	r7, sp, #0
	putcurrent();
 8006ab8:	f7ff fe1a 	bl	80066f0 <putcurrent>
	return (kz_thread_id_t)current;
 8006abc:	4b01      	ldr	r3, [pc, #4]	; (8006ac4 <thread_getid+0x10>)
 8006abe:	681b      	ldr	r3, [r3, #0]
}
 8006ac0:	4618      	mov	r0, r3
 8006ac2:	bd80      	pop	{r7, pc}
 8006ac4:	200544b8 	.word	0x200544b8

08006ac8 <thread_chpri>:

/* VXeER[(kz_chpri():XbhDxX) */
static int thread_chpri(int priority)
{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	b084      	sub	sp, #16
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	6078      	str	r0, [r7, #4]
	int old = current->priority;
 8006ad0:	4b08      	ldr	r3, [pc, #32]	; (8006af4 <thread_chpri+0x2c>)
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	69db      	ldr	r3, [r3, #28]
 8006ad6:	60fb      	str	r3, [r7, #12]
	
	if (priority >= 0)
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	db03      	blt.n	8006ae6 <thread_chpri+0x1e>
		current->priority = priority; /* DxX */
 8006ade:	4b05      	ldr	r3, [pc, #20]	; (8006af4 <thread_chpri+0x2c>)
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	687a      	ldr	r2, [r7, #4]
 8006ae4:	61da      	str	r2, [r3, #28]
	
	putcurrent(); /* VDxfB[EL[q */
 8006ae6:	f7ff fe03 	bl	80066f0 <putcurrent>
	return old;
 8006aea:	68fb      	ldr	r3, [r7, #12]
}
 8006aec:	4618      	mov	r0, r3
 8006aee:	3710      	adds	r7, #16
 8006af0:	46bd      	mov	sp, r7
 8006af2:	bd80      	pop	{r7, pc}
 8006af4:	200544b8 	.word	0x200544b8

08006af8 <thread_kmalloc>:

/* VXeER[(kz_kmalloc():Il) */
static void *thread_kmalloc(int size)
{
 8006af8:	b580      	push	{r7, lr}
 8006afa:	b082      	sub	sp, #8
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	6078      	str	r0, [r7, #4]
	putcurrent();
 8006b00:	f7ff fdf6 	bl	80066f0 <putcurrent>
	return kzmem_alloc(size);
 8006b04:	6878      	ldr	r0, [r7, #4]
 8006b06:	f000 fc07 	bl	8007318 <kzmem_alloc>
 8006b0a:	4603      	mov	r3, r0
}
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	3708      	adds	r7, #8
 8006b10:	46bd      	mov	sp, r7
 8006b12:	bd80      	pop	{r7, pc}

08006b14 <thread_kmfree>:

/* VXeER[(kz_kfree():) */
static int thread_kmfree(char *p)
{
 8006b14:	b580      	push	{r7, lr}
 8006b16:	b082      	sub	sp, #8
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
	kzmem_free(p);
 8006b1c:	6878      	ldr	r0, [r7, #4]
 8006b1e:	f000 fc37 	bl	8007390 <kzmem_free>
	putcurrent();
 8006b22:	f7ff fde5 	bl	80066f0 <putcurrent>
	return 0;
 8006b26:	2300      	movs	r3, #0
}
 8006b28:	4618      	mov	r0, r3
 8006b2a:	3708      	adds	r7, #8
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	bd80      	pop	{r7, pc}

08006b30 <sendmsg>:

/* bZ[WM */
static void sendmsg(kz_msgbox *mboxp, kz_thread *thp, int size, char *p)
{
 8006b30:	b580      	push	{r7, lr}
 8006b32:	b086      	sub	sp, #24
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	60f8      	str	r0, [r7, #12]
 8006b38:	60b9      	str	r1, [r7, #8]
 8006b3a:	607a      	str	r2, [r7, #4]
 8006b3c:	603b      	str	r3, [r7, #0]
	kz_msgbuf *mp;
	
	/* bZ[WEobt@ */
	mp = (kz_msgbuf *)kzmem_alloc(sizeof(*mp));
 8006b3e:	2010      	movs	r0, #16
 8006b40:	f000 fbea 	bl	8007318 <kzmem_alloc>
 8006b44:	6178      	str	r0, [r7, #20]
	
	if (mp == NULL)
 8006b46:	697b      	ldr	r3, [r7, #20]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d101      	bne.n	8006b50 <sendmsg+0x20>
		kz_sysdown();
 8006b4c:	f000 faa6 	bl	800709c <kz_sysdown>
	
	mp->next       = NULL;
 8006b50:	697b      	ldr	r3, [r7, #20]
 8006b52:	2200      	movs	r2, #0
 8006b54:	601a      	str	r2, [r3, #0]
	mp->sender     = thp;
 8006b56:	697b      	ldr	r3, [r7, #20]
 8006b58:	68ba      	ldr	r2, [r7, #8]
 8006b5a:	605a      	str	r2, [r3, #4]
	mp->param.size = size;
 8006b5c:	697b      	ldr	r3, [r7, #20]
 8006b5e:	687a      	ldr	r2, [r7, #4]
 8006b60:	609a      	str	r2, [r3, #8]
	mp->param.p    = p;
 8006b62:	697b      	ldr	r3, [r7, #20]
 8006b64:	683a      	ldr	r2, [r7, #0]
 8006b66:	60da      	str	r2, [r3, #12]
	
	/* bZ[WE{bNXbZ[W */
	if (mboxp->tail) {
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	689b      	ldr	r3, [r3, #8]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d004      	beq.n	8006b7a <sendmsg+0x4a>
		mboxp->tail->next = mp;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	689b      	ldr	r3, [r3, #8]
 8006b74:	697a      	ldr	r2, [r7, #20]
 8006b76:	601a      	str	r2, [r3, #0]
 8006b78:	e002      	b.n	8006b80 <sendmsg+0x50>
	} else {
		mboxp->head = mp;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	697a      	ldr	r2, [r7, #20]
 8006b7e:	605a      	str	r2, [r3, #4]
	}
	mboxp->tail = mp;
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	697a      	ldr	r2, [r7, #20]
 8006b84:	609a      	str	r2, [r3, #8]
}
 8006b86:	bf00      	nop
 8006b88:	3718      	adds	r7, #24
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	bd80      	pop	{r7, pc}

08006b8e <recvmsg>:

/* bZ[WM */
static void recvmsg(kz_msgbox *mboxp)
{
 8006b8e:	b580      	push	{r7, lr}
 8006b90:	b084      	sub	sp, #16
 8006b92:	af00      	add	r7, sp, #0
 8006b94:	6078      	str	r0, [r7, #4]
	kz_msgbuf *mp;
	kz_syscall_param_t *p;
	
	/* bZ[WE{bNXbZ[Wo */
	mp = mboxp->head;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	685b      	ldr	r3, [r3, #4]
 8006b9a:	60fb      	str	r3, [r7, #12]
	mboxp->head = mp->next;
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681a      	ldr	r2, [r3, #0]
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	605a      	str	r2, [r3, #4]
	if (mboxp->head == NULL)
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	685b      	ldr	r3, [r3, #4]
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d102      	bne.n	8006bb2 <recvmsg+0x24>
		mboxp->tail = NULL;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	2200      	movs	r2, #0
 8006bb0:	609a      	str	r2, [r3, #8]
	mp->next = NULL;
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	601a      	str	r2, [r3, #0]
	
	/* bZ[WMXbhl */
	p = mboxp->receiver->syscall.param;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006bbe:	60bb      	str	r3, [r7, #8]
	p->un.recv.ret = (kz_thread_id_t)mp->sender;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	685b      	ldr	r3, [r3, #4]
 8006bc4:	461a      	mov	r2, r3
 8006bc6:	68bb      	ldr	r3, [r7, #8]
 8006bc8:	60da      	str	r2, [r3, #12]
	if (p->un.recv.sizep)
 8006bca:	68bb      	ldr	r3, [r7, #8]
 8006bcc:	685b      	ldr	r3, [r3, #4]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d004      	beq.n	8006bdc <recvmsg+0x4e>
		*(p->un.recv.sizep) = mp->param.size;
 8006bd2:	68bb      	ldr	r3, [r7, #8]
 8006bd4:	685b      	ldr	r3, [r3, #4]
 8006bd6:	68fa      	ldr	r2, [r7, #12]
 8006bd8:	6892      	ldr	r2, [r2, #8]
 8006bda:	601a      	str	r2, [r3, #0]
	if (p->un.recv.pp)
 8006bdc:	68bb      	ldr	r3, [r7, #8]
 8006bde:	689b      	ldr	r3, [r3, #8]
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d004      	beq.n	8006bee <recvmsg+0x60>
		*(p->un.recv.pp) = mp->param.p;
 8006be4:	68bb      	ldr	r3, [r7, #8]
 8006be6:	689b      	ldr	r3, [r3, #8]
 8006be8:	68fa      	ldr	r2, [r7, #12]
 8006bea:	68d2      	ldr	r2, [r2, #12]
 8006bec:	601a      	str	r2, [r3, #0]
	
	/* MXbhCNULL */
	mboxp->receiver = NULL;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	2200      	movs	r2, #0
 8006bf2:	601a      	str	r2, [r3, #0]
	
	/* bZ[WEobt@ */
	kzmem_free(mp);
 8006bf4:	68f8      	ldr	r0, [r7, #12]
 8006bf6:	f000 fbcb 	bl	8007390 <kzmem_free>
}
 8006bfa:	bf00      	nop
 8006bfc:	3710      	adds	r7, #16
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	bd80      	pop	{r7, pc}
	...

08006c04 <thread_send>:

/* VXeER[(kz_send():bZ[WM) */
static int thread_send(kz_msgbox_id_t id, int size, char *p)
{
 8006c04:	b580      	push	{r7, lr}
 8006c06:	b086      	sub	sp, #24
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	4603      	mov	r3, r0
 8006c0c:	60b9      	str	r1, [r7, #8]
 8006c0e:	607a      	str	r2, [r7, #4]
 8006c10:	73fb      	strb	r3, [r7, #15]
	kz_msgbox *mboxp = &msgboxes[id];
 8006c12:	7bfb      	ldrb	r3, [r7, #15]
 8006c14:	011b      	lsls	r3, r3, #4
 8006c16:	4a0f      	ldr	r2, [pc, #60]	; (8006c54 <thread_send+0x50>)
 8006c18:	4413      	add	r3, r2
 8006c1a:	617b      	str	r3, [r7, #20]
	
	putcurrent();
 8006c1c:	f7ff fd68 	bl	80066f0 <putcurrent>
	sendmsg(mboxp, current, size, p); /* bZ[WM */
 8006c20:	4b0d      	ldr	r3, [pc, #52]	; (8006c58 <thread_send+0x54>)
 8006c22:	6819      	ldr	r1, [r3, #0]
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	68ba      	ldr	r2, [r7, #8]
 8006c28:	6978      	ldr	r0, [r7, #20]
 8006c2a:	f7ff ff81 	bl	8006b30 <sendmsg>
	
	/* MXbhMs */
	if (mboxp->receiver) {
 8006c2e:	697b      	ldr	r3, [r7, #20]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d008      	beq.n	8006c48 <thread_send+0x44>
		current = mboxp->receiver; /* MXbh */
 8006c36:	697b      	ldr	r3, [r7, #20]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	4a07      	ldr	r2, [pc, #28]	; (8006c58 <thread_send+0x54>)
 8006c3c:	6013      	str	r3, [r2, #0]
		recvmsg(mboxp); /* bZ[WM */
 8006c3e:	6978      	ldr	r0, [r7, #20]
 8006c40:	f7ff ffa5 	bl	8006b8e <recvmsg>
		putcurrent(); /* M\CubN */
 8006c44:	f7ff fd54 	bl	80066f0 <putcurrent>
	}
	
	return size;
 8006c48:	68bb      	ldr	r3, [r7, #8]
}
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	3718      	adds	r7, #24
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	bd80      	pop	{r7, pc}
 8006c52:	bf00      	nop
 8006c54:	20054a70 	.word	0x20054a70
 8006c58:	200544b8 	.word	0x200544b8

08006c5c <thread_recv>:

/* VXeER[(kz_recv():bZ[WM) */
static kz_thread_id_t thread_recv(kz_msgbox_id_t id, int *sizep, char **pp)
{
 8006c5c:	b580      	push	{r7, lr}
 8006c5e:	b086      	sub	sp, #24
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	4603      	mov	r3, r0
 8006c64:	60b9      	str	r1, [r7, #8]
 8006c66:	607a      	str	r2, [r7, #4]
 8006c68:	73fb      	strb	r3, [r7, #15]
	kz_msgbox *mboxp = &msgboxes[id];
 8006c6a:	7bfb      	ldrb	r3, [r7, #15]
 8006c6c:	011b      	lsls	r3, r3, #4
 8006c6e:	4a10      	ldr	r2, [pc, #64]	; (8006cb0 <thread_recv+0x54>)
 8006c70:	4413      	add	r3, r2
 8006c72:	617b      	str	r3, [r7, #20]
	
	if (mboxp->receiver) /* XbhM */
 8006c74:	697b      	ldr	r3, [r7, #20]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d001      	beq.n	8006c80 <thread_recv+0x24>
		kz_sysdown();
 8006c7c:	f000 fa0e 	bl	800709c <kz_sysdown>
	
	mboxp->receiver = current; /* MXbh */
 8006c80:	4b0c      	ldr	r3, [pc, #48]	; (8006cb4 <thread_recv+0x58>)
 8006c82:	681a      	ldr	r2, [r3, #0]
 8006c84:	697b      	ldr	r3, [r7, #20]
 8006c86:	601a      	str	r2, [r3, #0]
	
	if (mboxp->head == NULL) {
 8006c88:	697b      	ldr	r3, [r7, #20]
 8006c8a:	685b      	ldr	r3, [r3, #4]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d102      	bne.n	8006c96 <thread_recv+0x3a>
		/*
		 * bZ[WE{bNXbZ[WCXbh
		 * X[vD(VXeER[ubN)
		 */
		return -1;
 8006c90:	f04f 33ff 	mov.w	r3, #4294967295
 8006c94:	e008      	b.n	8006ca8 <thread_recv+0x4c>
	}
	
	recvmsg(mboxp); /* bZ[WM */
 8006c96:	6978      	ldr	r0, [r7, #20]
 8006c98:	f7ff ff79 	bl	8006b8e <recvmsg>
	putcurrent(); /* bZ[WMCfB[ */
 8006c9c:	f7ff fd28 	bl	80066f0 <putcurrent>
	
	return current->syscall.param->un.recv.ret;
 8006ca0:	4b04      	ldr	r3, [pc, #16]	; (8006cb4 <thread_recv+0x58>)
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ca6:	68db      	ldr	r3, [r3, #12]
}
 8006ca8:	4618      	mov	r0, r3
 8006caa:	3718      	adds	r7, #24
 8006cac:	46bd      	mov	sp, r7
 8006cae:	bd80      	pop	{r7, pc}
 8006cb0:	20054a70 	.word	0x20054a70
 8006cb4:	200544b8 	.word	0x200544b8

08006cb8 <thread_setintr>:

/* VXeER[(kz_setintr():nho^) */
static int thread_setintr(softvec_type_t type, kz_handler_t handler)
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b082      	sub	sp, #8
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	4603      	mov	r3, r0
 8006cc0:	6039      	str	r1, [r7, #0]
 8006cc2:	80fb      	strh	r3, [r7, #6]
	* tC\tgEGAExN^
	* OSo^D
	*/
	//softvec_setintr(type, thread_intr);
	
	handlers[type] = handler; /* OSonho^ */
 8006cc4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006cc8:	4905      	ldr	r1, [pc, #20]	; (8006ce0 <thread_setintr+0x28>)
 8006cca:	683a      	ldr	r2, [r7, #0]
 8006ccc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	putcurrent();
 8006cd0:	f7ff fd0e 	bl	80066f0 <putcurrent>
	
	return 0;
 8006cd4:	2300      	movs	r3, #0
}
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	3708      	adds	r7, #8
 8006cda:	46bd      	mov	sp, r7
 8006cdc:	bd80      	pop	{r7, pc}
 8006cde:	bf00      	nop
 8006ce0:	200548b8 	.word	0x200548b8

08006ce4 <thread_tsleep>:

static int thread_tsleep(int time)
{
 8006ce4:	b480      	push	{r7}
 8006ce6:	b083      	sub	sp, #12
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	6078      	str	r0, [r7, #4]
	// time
	current->time = time;
 8006cec:	4b0e      	ldr	r3, [pc, #56]	; (8006d28 <thread_tsleep+0x44>)
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	687a      	ldr	r2, [r7, #4]
 8006cf2:	609a      	str	r2, [r3, #8]
	
	// timque
	if(timque[0].tail){
 8006cf4:	4b0d      	ldr	r3, [pc, #52]	; (8006d2c <thread_tsleep+0x48>)
 8006cf6:	685b      	ldr	r3, [r3, #4]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d005      	beq.n	8006d08 <thread_tsleep+0x24>
		// A^XN
		timque[0].tail->t_next = current;
 8006cfc:	4b0b      	ldr	r3, [pc, #44]	; (8006d2c <thread_tsleep+0x48>)
 8006cfe:	685b      	ldr	r3, [r3, #4]
 8006d00:	4a09      	ldr	r2, [pc, #36]	; (8006d28 <thread_tsleep+0x44>)
 8006d02:	6812      	ldr	r2, [r2, #0]
 8006d04:	605a      	str	r2, [r3, #4]
 8006d06:	e003      	b.n	8006d10 <thread_tsleep+0x2c>
	}else{
		// A^XN
		timque[0].head = current;
 8006d08:	4b07      	ldr	r3, [pc, #28]	; (8006d28 <thread_tsleep+0x44>)
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	4a07      	ldr	r2, [pc, #28]	; (8006d2c <thread_tsleep+0x48>)
 8006d0e:	6013      	str	r3, [r2, #0]
	}
	// ^XN
	timque[0].tail = current;
 8006d10:	4b05      	ldr	r3, [pc, #20]	; (8006d28 <thread_tsleep+0x44>)
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	4a05      	ldr	r2, [pc, #20]	; (8006d2c <thread_tsleep+0x48>)
 8006d16:	6053      	str	r3, [r2, #4]
	
	return 0;
 8006d18:	2300      	movs	r3, #0
}
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	370c      	adds	r7, #12
 8006d1e:	46bd      	mov	sp, r7
 8006d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d24:	4770      	bx	lr
 8006d26:	bf00      	nop
 8006d28:	200544b8 	.word	0x200544b8
 8006d2c:	20054b78 	.word	0x20054b78

08006d30 <call_functions>:

static void call_functions(kz_syscall_type_t type, kz_syscall_param_t *p)
{
 8006d30:	b5b0      	push	{r4, r5, r7, lr}
 8006d32:	b084      	sub	sp, #16
 8006d34:	af02      	add	r7, sp, #8
 8006d36:	4603      	mov	r3, r0
 8006d38:	6039      	str	r1, [r7, #0]
 8006d3a:	71fb      	strb	r3, [r7, #7]
	/* VXeER[scurrent */
	switch (type) {
 8006d3c:	79fb      	ldrb	r3, [r7, #7]
 8006d3e:	2b0c      	cmp	r3, #12
 8006d40:	f200 809d 	bhi.w	8006e7e <call_functions+0x14e>
 8006d44:	a201      	add	r2, pc, #4	; (adr r2, 8006d4c <call_functions+0x1c>)
 8006d46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d4a:	bf00      	nop
 8006d4c:	08006d81 	.word	0x08006d81
 8006d50:	08006dad 	.word	0x08006dad
 8006d54:	08006db3 	.word	0x08006db3
 8006d58:	08006dbf 	.word	0x08006dbf
 8006d5c:	08006dcb 	.word	0x08006dcb
 8006d60:	08006ddd 	.word	0x08006ddd
 8006d64:	08006de9 	.word	0x08006de9
 8006d68:	08006dfb 	.word	0x08006dfb
 8006d6c:	08006e0d 	.word	0x08006e0d
 8006d70:	08006e1f 	.word	0x08006e1f
 8006d74:	08006e39 	.word	0x08006e39
 8006d78:	08006e53 	.word	0x08006e53
 8006d7c:	08006e6d 	.word	0x08006e6d
		case KZ_SYSCALL_TYPE_RUN: /* kz_run() */
			p->un.run.ret = thread_run(p->un.run.func, p->un.run.name,
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	6818      	ldr	r0, [r3, #0]
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	6859      	ldr	r1, [r3, #4]
 8006d88:	683b      	ldr	r3, [r7, #0]
 8006d8a:	689c      	ldr	r4, [r3, #8]
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	68dd      	ldr	r5, [r3, #12]
 8006d90:	683b      	ldr	r3, [r7, #0]
 8006d92:	691b      	ldr	r3, [r3, #16]
 8006d94:	683a      	ldr	r2, [r7, #0]
 8006d96:	6952      	ldr	r2, [r2, #20]
 8006d98:	9201      	str	r2, [sp, #4]
 8006d9a:	9300      	str	r3, [sp, #0]
 8006d9c:	462b      	mov	r3, r5
 8006d9e:	4622      	mov	r2, r4
 8006da0:	f7ff fd08 	bl	80067b4 <thread_run>
 8006da4:	4602      	mov	r2, r0
 8006da6:	683b      	ldr	r3, [r7, #0]
 8006da8:	619a      	str	r2, [r3, #24]
					       p->un.run.priority, p->un.run.stacksize,
					       p->un.run.argc, p->un.run.argv);
			break;
 8006daa:	e069      	b.n	8006e80 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_EXIT: /* kz_exit() */
			/* TCBCl */
			thread_exit();
 8006dac:	f7ff fe46 	bl	8006a3c <thread_exit>
			break;
 8006db0:	e066      	b.n	8006e80 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_WAIT: /* kz_wait() */
			p->un.wait.ret = thread_wait();
 8006db2:	f7ff fe5d 	bl	8006a70 <thread_wait>
 8006db6:	4602      	mov	r2, r0
 8006db8:	683b      	ldr	r3, [r7, #0]
 8006dba:	601a      	str	r2, [r3, #0]
			break;
 8006dbc:	e060      	b.n	8006e80 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_SLEEP: /* kz_sleep() */
			p->un.sleep.ret = thread_sleep();
 8006dbe:	f7ff fe5e 	bl	8006a7e <thread_sleep>
 8006dc2:	4602      	mov	r2, r0
 8006dc4:	683b      	ldr	r3, [r7, #0]
 8006dc6:	601a      	str	r2, [r3, #0]
			break;
 8006dc8:	e05a      	b.n	8006e80 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_WAKEUP: /* kz_wakeup() */
			p->un.wakeup.ret = thread_wakeup(p->un.wakeup.id);
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	4618      	mov	r0, r3
 8006dd0:	f7ff fe5e 	bl	8006a90 <thread_wakeup>
 8006dd4:	4602      	mov	r2, r0
 8006dd6:	683b      	ldr	r3, [r7, #0]
 8006dd8:	605a      	str	r2, [r3, #4]
			break;
 8006dda:	e051      	b.n	8006e80 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_GETID: /* kz_getid() */
			p->un.getid.ret = thread_getid();
 8006ddc:	f7ff fe6a 	bl	8006ab4 <thread_getid>
 8006de0:	4602      	mov	r2, r0
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	601a      	str	r2, [r3, #0]
			break;
 8006de6:	e04b      	b.n	8006e80 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_CHPRI: /* kz_chpri() */
			p->un.chpri.ret = thread_chpri(p->un.chpri.priority);
 8006de8:	683b      	ldr	r3, [r7, #0]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	4618      	mov	r0, r3
 8006dee:	f7ff fe6b 	bl	8006ac8 <thread_chpri>
 8006df2:	4602      	mov	r2, r0
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	605a      	str	r2, [r3, #4]
			break;
 8006df8:	e042      	b.n	8006e80 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_KMALLOC: /* kz_kmalloc() */
			p->un.kmalloc.ret = thread_kmalloc(p->un.kmalloc.size);
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	4618      	mov	r0, r3
 8006e00:	f7ff fe7a 	bl	8006af8 <thread_kmalloc>
 8006e04:	4602      	mov	r2, r0
 8006e06:	683b      	ldr	r3, [r7, #0]
 8006e08:	605a      	str	r2, [r3, #4]
			break;
 8006e0a:	e039      	b.n	8006e80 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_KMFREE: /* kz_kmfree() */
			p->un.kmfree.ret = thread_kmfree(p->un.kmfree.p);
 8006e0c:	683b      	ldr	r3, [r7, #0]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	4618      	mov	r0, r3
 8006e12:	f7ff fe7f 	bl	8006b14 <thread_kmfree>
 8006e16:	4602      	mov	r2, r0
 8006e18:	683b      	ldr	r3, [r7, #0]
 8006e1a:	605a      	str	r2, [r3, #4]
			break;
 8006e1c:	e030      	b.n	8006e80 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_SEND: /* kz_send() */
			p->un.send.ret = thread_send(p->un.send.id,
 8006e1e:	683b      	ldr	r3, [r7, #0]
 8006e20:	7818      	ldrb	r0, [r3, #0]
 8006e22:	683b      	ldr	r3, [r7, #0]
 8006e24:	6859      	ldr	r1, [r3, #4]
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	689b      	ldr	r3, [r3, #8]
 8006e2a:	461a      	mov	r2, r3
 8006e2c:	f7ff feea 	bl	8006c04 <thread_send>
 8006e30:	4602      	mov	r2, r0
 8006e32:	683b      	ldr	r3, [r7, #0]
 8006e34:	60da      	str	r2, [r3, #12]
						 p->un.send.size, p->un.send.p);
			break;
 8006e36:	e023      	b.n	8006e80 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_RECV: /* kz_recv() */
			p->un.recv.ret = thread_recv(p->un.recv.id,
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	7818      	ldrb	r0, [r3, #0]
 8006e3c:	683b      	ldr	r3, [r7, #0]
 8006e3e:	6859      	ldr	r1, [r3, #4]
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	689b      	ldr	r3, [r3, #8]
 8006e44:	461a      	mov	r2, r3
 8006e46:	f7ff ff09 	bl	8006c5c <thread_recv>
 8006e4a:	4602      	mov	r2, r0
 8006e4c:	683b      	ldr	r3, [r7, #0]
 8006e4e:	60da      	str	r2, [r3, #12]
						 p->un.recv.sizep, p->un.recv.pp);
			break;
 8006e50:	e016      	b.n	8006e80 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_SETINTR: /* kz_setintr() */
			p->un.setintr.ret = thread_setintr(p->un.setintr.type,
 8006e52:	683b      	ldr	r3, [r7, #0]
 8006e54:	f9b3 2000 	ldrsh.w	r2, [r3]
 8006e58:	683b      	ldr	r3, [r7, #0]
 8006e5a:	685b      	ldr	r3, [r3, #4]
 8006e5c:	4619      	mov	r1, r3
 8006e5e:	4610      	mov	r0, r2
 8006e60:	f7ff ff2a 	bl	8006cb8 <thread_setintr>
 8006e64:	4602      	mov	r2, r0
 8006e66:	683b      	ldr	r3, [r7, #0]
 8006e68:	609a      	str	r2, [r3, #8]
						       p->un.setintr.handler);
			break;
 8006e6a:	e009      	b.n	8006e80 <call_functions+0x150>
		case KZ_SYSCALL_TYPE_TSLEEP:/* kz_tsleep() */
			p->un.tsleep.ret = thread_tsleep(p->un.tsleep.time);
 8006e6c:	683b      	ldr	r3, [r7, #0]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	4618      	mov	r0, r3
 8006e72:	f7ff ff37 	bl	8006ce4 <thread_tsleep>
 8006e76:	4602      	mov	r2, r0
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	605a      	str	r2, [r3, #4]
			break;
 8006e7c:	e000      	b.n	8006e80 <call_functions+0x150>
		default:
			break;
 8006e7e:	bf00      	nop
	}
}
 8006e80:	bf00      	nop
 8006e82:	3708      	adds	r7, #8
 8006e84:	46bd      	mov	sp, r7
 8006e86:	bdb0      	pop	{r4, r5, r7, pc}

08006e88 <syscall_proc>:

/* VXeER[ */
static void syscall_proc(kz_syscall_type_t type, kz_syscall_param_t *p)
{
 8006e88:	b580      	push	{r7, lr}
 8006e8a:	b082      	sub	sp, #8
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	4603      	mov	r3, r0
 8006e90:	6039      	str	r1, [r7, #0]
 8006e92:	71fb      	strb	r3, [r7, #7]
	* VXeER[oXbhfB[EL[
	* OoDVXeER[
	* oXbhpC
	*  putcurrent() sKvD
	*/
	getcurrent();
 8006e94:	f7ff fbea 	bl	800666c <getcurrent>
	call_functions(type, p);
 8006e98:	79fb      	ldrb	r3, [r7, #7]
 8006e9a:	6839      	ldr	r1, [r7, #0]
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	f7ff ff47 	bl	8006d30 <call_functions>
}
 8006ea2:	bf00      	nop
 8006ea4:	3708      	adds	r7, #8
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	bd80      	pop	{r7, pc}
	...

08006eac <srvcall_proc>:

/* T[rXER[ */
static void srvcall_proc(kz_syscall_type_t type, kz_syscall_param_t *p)
{
 8006eac:	b580      	push	{r7, lr}
 8006eae:	b082      	sub	sp, #8
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	4603      	mov	r3, r0
 8006eb4:	6039      	str	r1, [r7, #0]
 8006eb6:	71fb      	strb	r3, [r7, #7]
	* current c NULL D
	* T[rXER[ thread_intrvec() nho
	* Co thread_intrvec() 
	* XPW[OsCcurrent D
	*/
	current = NULL;
 8006eb8:	4b05      	ldr	r3, [pc, #20]	; (8006ed0 <srvcall_proc+0x24>)
 8006eba:	2200      	movs	r2, #0
 8006ebc:	601a      	str	r2, [r3, #0]
	call_functions(type, p);
 8006ebe:	79fb      	ldrb	r3, [r7, #7]
 8006ec0:	6839      	ldr	r1, [r7, #0]
 8006ec2:	4618      	mov	r0, r3
 8006ec4:	f7ff ff34 	bl	8006d30 <call_functions>
}
 8006ec8:	bf00      	nop
 8006eca:	3708      	adds	r7, #8
 8006ecc:	46bd      	mov	sp, r7
 8006ece:	bd80      	pop	{r7, pc}
 8006ed0:	200544b8 	.word	0x200544b8

08006ed4 <schedule>:

/* XbhXPW[O */
static void schedule(void)
{
 8006ed4:	b580      	push	{r7, lr}
 8006ed6:	b082      	sub	sp, #8
 8006ed8:	af00      	add	r7, sp, #0
	
	/*
	* D(Dxl)fB[EL[C
	* \XbhD
	*/
	for (i = 0; i < PRIORITY_NUM; i++) {
 8006eda:	2300      	movs	r3, #0
 8006edc:	607b      	str	r3, [r7, #4]
 8006ede:	e008      	b.n	8006ef2 <schedule+0x1e>
		if (readyque[i].head) /*  */
 8006ee0:	4a0e      	ldr	r2, [pc, #56]	; (8006f1c <schedule+0x48>)
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d106      	bne.n	8006efa <schedule+0x26>
	for (i = 0; i < PRIORITY_NUM; i++) {
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	3301      	adds	r3, #1
 8006ef0:	607b      	str	r3, [r7, #4]
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2b0f      	cmp	r3, #15
 8006ef6:	ddf3      	ble.n	8006ee0 <schedule+0xc>
 8006ef8:	e000      	b.n	8006efc <schedule+0x28>
			break;
 8006efa:	bf00      	nop
	}
	if (i == PRIORITY_NUM) /*  */
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2b10      	cmp	r3, #16
 8006f00:	d101      	bne.n	8006f06 <schedule+0x32>
	kz_sysdown();
 8006f02:	f000 f8cb 	bl	800709c <kz_sysdown>
	
	current = readyque[i].head; /* JgEXbh */
 8006f06:	4a05      	ldr	r2, [pc, #20]	; (8006f1c <schedule+0x48>)
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006f0e:	4a04      	ldr	r2, [pc, #16]	; (8006f20 <schedule+0x4c>)
 8006f10:	6013      	str	r3, [r2, #0]
}
 8006f12:	bf00      	nop
 8006f14:	3708      	adds	r7, #8
 8006f16:	46bd      	mov	sp, r7
 8006f18:	bd80      	pop	{r7, pc}
 8006f1a:	bf00      	nop
 8006f1c:	20054af8 	.word	0x20054af8
 8006f20:	200544b8 	.word	0x200544b8

08006f24 <syscall_intr>:

static void syscall_intr(void)
{
 8006f24:	b580      	push	{r7, lr}
 8006f26:	af00      	add	r7, sp, #0
	syscall_proc(current->syscall.type, current->syscall.param);
 8006f28:	4b06      	ldr	r3, [pc, #24]	; (8006f44 <syscall_intr+0x20>)
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 8006f30:	4b04      	ldr	r3, [pc, #16]	; (8006f44 <syscall_intr+0x20>)
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f36:	4619      	mov	r1, r3
 8006f38:	4610      	mov	r0, r2
 8006f3a:	f7ff ffa5 	bl	8006e88 <syscall_proc>
}
 8006f3e:	bf00      	nop
 8006f40:	bd80      	pop	{r7, pc}
 8006f42:	bf00      	nop
 8006f44:	200544b8 	.word	0x200544b8

08006f48 <thread_intr>:
	thread_exit(); /* XbhI */
}

/*  */
void thread_intr(softvec_type_t type, unsigned long sp)
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b082      	sub	sp, #8
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	4603      	mov	r3, r0
 8006f50:	6039      	str	r1, [r7, #0]
 8006f52:	80fb      	strh	r3, [r7, #6]
	/* JgEXbhReLXg */
	current->context.sp = sp;
 8006f54:	4b1b      	ldr	r3, [pc, #108]	; (8006fc4 <thread_intr+0x7c>)
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	683a      	ldr	r2, [r7, #0]
 8006f5a:	641a      	str	r2, [r3, #64]	; 0x40
	
	// debug
	dbg_save_int_info(type, current->syscall.type, sp);
 8006f5c:	4b19      	ldr	r3, [pc, #100]	; (8006fc4 <thread_intr+0x7c>)
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006f64:	4619      	mov	r1, r3
 8006f66:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006f6a:	683a      	ldr	r2, [r7, #0]
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	f7fe ff39 	bl	8005de4 <dbg_save_int_info>
	dbg_save_tsk_info(current->name);
 8006f72:	4b14      	ldr	r3, [pc, #80]	; (8006fc4 <thread_intr+0x7c>)
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	330c      	adds	r3, #12
 8006f78:	4618      	mov	r0, r3
 8006f7a:	f7fe ffef 	bl	8005f5c <dbg_save_tsk_info>
	* syscall_intr(), softerr_intr() nho^C
	* sD
	* OCkz_setintr()[Uo^nh
	* sD
	*/
	if (handlers[type]) {
 8006f7e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006f82:	4a11      	ldr	r2, [pc, #68]	; (8006fc8 <thread_intr+0x80>)
 8006f84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d005      	beq.n	8006f98 <thread_intr+0x50>
		handlers[type]();
 8006f8c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006f90:	4a0d      	ldr	r2, [pc, #52]	; (8006fc8 <thread_intr+0x80>)
 8006f92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f96:	4798      	blx	r3
	}
	
	schedule(); /* XbhXPW[O */
 8006f98:	f7ff ff9c 	bl	8006ed4 <schedule>
	
	dbg_save_dispatch_tsk_info(current->name, current->context.sp);
 8006f9c:	4b09      	ldr	r3, [pc, #36]	; (8006fc4 <thread_intr+0x7c>)
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f103 020c 	add.w	r2, r3, #12
 8006fa4:	4b07      	ldr	r3, [pc, #28]	; (8006fc4 <thread_intr+0x7c>)
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006faa:	4619      	mov	r1, r3
 8006fac:	4610      	mov	r0, r2
 8006fae:	f7ff f825 	bl	8005ffc <dbg_save_dispatch_tsk_info>
	
	/*
	* XbhfBXpb`
	* (dispatch(){startup.sCAZuLq)
	*/
	_dispatch_int(current->context);
 8006fb2:	4b04      	ldr	r3, [pc, #16]	; (8006fc4 <thread_intr+0x7c>)
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8006fb8:	f7ff faff 	bl	80065ba <_dispatch_int>
	/*  */
}
 8006fbc:	bf00      	nop
 8006fbe:	3708      	adds	r7, #8
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	bd80      	pop	{r7, pc}
 8006fc4:	200544b8 	.word	0x200544b8
 8006fc8:	200548b8 	.word	0x200548b8

08006fcc <kz_start>:

void kz_start(kz_func_t func, char *name, int priority, int stacksize,
	      int argc, char *argv[])
{
 8006fcc:	b580      	push	{r7, lr}
 8006fce:	b086      	sub	sp, #24
 8006fd0:	af02      	add	r7, sp, #8
 8006fd2:	60f8      	str	r0, [r7, #12]
 8006fd4:	60b9      	str	r1, [r7, #8]
 8006fd6:	607a      	str	r2, [r7, #4]
 8006fd8:	603b      	str	r3, [r7, #0]
	kzmem_init(); /* I */
 8006fda:	f000 f97f 	bl	80072dc <kzmem_init>

	/*
	* ~oXbhACu current 
	* Ccurrent  NULL D
	*/
	current = NULL;
 8006fde:	4b26      	ldr	r3, [pc, #152]	; (8007078 <kz_start+0xac>)
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	601a      	str	r2, [r3, #0]
	
	// eubN
	
	memset(readyque, 0, sizeof(readyque));
 8006fe4:	2280      	movs	r2, #128	; 0x80
 8006fe6:	2100      	movs	r1, #0
 8006fe8:	4824      	ldr	r0, [pc, #144]	; (800707c <kz_start+0xb0>)
 8006fea:	f000 fbec 	bl	80077c6 <memset>
	memset(threads,  0, sizeof(threads));
 8006fee:	f44f 727f 	mov.w	r2, #1020	; 0x3fc
 8006ff2:	2100      	movs	r1, #0
 8006ff4:	4822      	ldr	r0, [pc, #136]	; (8007080 <kz_start+0xb4>)
 8006ff6:	f000 fbe6 	bl	80077c6 <memset>
	memset(handlers, 0, sizeof(handlers));
 8006ffa:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 8006ffe:	2100      	movs	r1, #0
 8007000:	4820      	ldr	r0, [pc, #128]	; (8007084 <kz_start+0xb8>)
 8007002:	f000 fbe0 	bl	80077c6 <memset>
	memset(msgboxes, 0, sizeof(msgboxes));
 8007006:	2280      	movs	r2, #128	; 0x80
 8007008:	2100      	movs	r1, #0
 800700a:	481f      	ldr	r0, [pc, #124]	; (8007088 <kz_start+0xbc>)
 800700c:	f000 fbdb 	bl	80077c6 <memset>
	memset(&mng_time, 0, sizeof(mng_time));
 8007010:	2208      	movs	r2, #8
 8007012:	2100      	movs	r1, #0
 8007014:	481d      	ldr	r0, [pc, #116]	; (800708c <kz_start+0xc0>)
 8007016:	f000 fbd6 	bl	80077c6 <memset>
	memset(timque, 0, sizeof(timque));
 800701a:	2208      	movs	r2, #8
 800701c:	2100      	movs	r1, #0
 800701e:	481c      	ldr	r0, [pc, #112]	; (8007090 <kz_start+0xc4>)
 8007020:	f000 fbd1 	bl	80077c6 <memset>
	
	// debug
	dbg_init();
 8007024:	f7fe fec2 	bl	8005dac <dbg_init>
	
	/* nho^ */
#ifdef SVC_USED
	thread_setintr(SVCall_INTERRUPT_NO, syscall_intr); /* VXeER[ */
 8007028:	491a      	ldr	r1, [pc, #104]	; (8007094 <kz_start+0xc8>)
 800702a:	200b      	movs	r0, #11
 800702c:	f7ff fe44 	bl	8006cb8 <thread_setintr>
#else
	thread_setintr(PENDSV_INTERRUPT_NO, syscall_intr); /* VXeER[ */
#endif
	thread_setintr(SYSTICK_INTERRUPT_NO, SysTick_Handler);
 8007030:	4919      	ldr	r1, [pc, #100]	; (8007098 <kz_start+0xcc>)
 8007032:	200f      	movs	r0, #15
 8007034:	f7ff fe40 	bl	8006cb8 <thread_setintr>
	
	// Dx
#ifdef SVC_USED
	HAL_NVIC_SetPriority(SVCall_IRQn, INTERRPUT_PRIORITY_4, 0);
 8007038:	2200      	movs	r2, #0
 800703a:	2104      	movs	r1, #4
 800703c:	f06f 0004 	mvn.w	r0, #4
 8007040:	f7f9 f97d 	bl	800033e <HAL_NVIC_SetPriority>
#else
	HAL_NVIC_SetPriority(PendSV_IRQn, INTERRPUT_PRIORITY_5, 0);
#endif
	/* VXeER[ssoXbh */
	current = (kz_thread *)thread_run(func, name, priority, stacksize,
 8007044:	69fb      	ldr	r3, [r7, #28]
 8007046:	9301      	str	r3, [sp, #4]
 8007048:	69bb      	ldr	r3, [r7, #24]
 800704a:	9300      	str	r3, [sp, #0]
 800704c:	683b      	ldr	r3, [r7, #0]
 800704e:	687a      	ldr	r2, [r7, #4]
 8007050:	68b9      	ldr	r1, [r7, #8]
 8007052:	68f8      	ldr	r0, [r7, #12]
 8007054:	f7ff fbae 	bl	80067b4 <thread_run>
 8007058:	4603      	mov	r3, r0
 800705a:	461a      	mov	r2, r3
 800705c:	4b06      	ldr	r3, [pc, #24]	; (8007078 <kz_start+0xac>)
 800705e:	601a      	str	r2, [r3, #0]
				    argc, argv);
	
	/* Systick^C} */
	SysTick_init();
 8007060:	f000 f866 	bl	8007130 <SysTick_init>
	
	/* XbhN */
	_dispatch(current->context);
 8007064:	4b04      	ldr	r3, [pc, #16]	; (8007078 <kz_start+0xac>)
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800706a:	f7ff fa91 	bl	8006590 <_dispatch>
	
	/*  */
}
 800706e:	bf00      	nop
 8007070:	3710      	adds	r7, #16
 8007072:	46bd      	mov	sp, r7
 8007074:	bd80      	pop	{r7, pc}
 8007076:	bf00      	nop
 8007078:	200544b8 	.word	0x200544b8
 800707c:	20054af8 	.word	0x20054af8
 8007080:	200544bc 	.word	0x200544bc
 8007084:	200548b8 	.word	0x200548b8
 8007088:	20054a70 	.word	0x20054a70
 800708c:	20054af0 	.word	0x20054af0
 8007090:	20054b78 	.word	0x20054b78
 8007094:	08006f25 	.word	0x08006f25
 8007098:	08007155 	.word	0x08007155

0800709c <kz_sysdown>:

void kz_sysdown(void)
{
 800709c:	b580      	push	{r7, lr}
 800709e:	af00      	add	r7, sp, #0
	puts("system error!\n");
 80070a0:	4801      	ldr	r0, [pc, #4]	; (80070a8 <kz_sysdown+0xc>)
 80070a2:	f000 fb35 	bl	8007710 <puts>
	while (1)
 80070a6:	e7fe      	b.n	80070a6 <kz_sysdown+0xa>
 80070a8:	08007d18 	.word	0x08007d18

080070ac <kz_syscall>:
	;
}

/* VXeER[opCu */
void kz_syscall(kz_syscall_type_t type, kz_syscall_param_t *param)
{
 80070ac:	b480      	push	{r7}
 80070ae:	b083      	sub	sp, #12
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	4603      	mov	r3, r0
 80070b4:	6039      	str	r1, [r7, #0]
 80070b6:	71fb      	strb	r3, [r7, #7]
	current->syscall.type  = type;
 80070b8:	4b08      	ldr	r3, [pc, #32]	; (80070dc <kz_syscall+0x30>)
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	79fa      	ldrb	r2, [r7, #7]
 80070be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	current->syscall.param = param;
 80070c2:	4b06      	ldr	r3, [pc, #24]	; (80070dc <kz_syscall+0x30>)
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	683a      	ldr	r2, [r7, #0]
 80070c8:	63da      	str	r2, [r3, #60]	; 0x3c
#ifdef SVC_USED
	__asm volatile("    SVC %0 \n" : : "I" (0));
 80070ca:	df00      	svc	0
	__asm volatile("    NOP \n");
 80070cc:	bf00      	nop
#else
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
#endif
}
 80070ce:	bf00      	nop
 80070d0:	370c      	adds	r7, #12
 80070d2:	46bd      	mov	sp, r7
 80070d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d8:	4770      	bx	lr
 80070da:	bf00      	nop
 80070dc:	200544b8 	.word	0x200544b8

080070e0 <kz_srvcall>:

/* T[rXER[opCu */
void kz_srvcall(kz_syscall_type_t type, kz_syscall_param_t *param)
{
 80070e0:	b580      	push	{r7, lr}
 80070e2:	b082      	sub	sp, #8
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	4603      	mov	r3, r0
 80070e8:	6039      	str	r1, [r7, #0]
 80070ea:	71fb      	strb	r3, [r7, #7]
	srvcall_proc(type, param);
 80070ec:	79fb      	ldrb	r3, [r7, #7]
 80070ee:	6839      	ldr	r1, [r7, #0]
 80070f0:	4618      	mov	r0, r3
 80070f2:	f7ff fedb 	bl	8006eac <srvcall_proc>
}
 80070f6:	bf00      	nop
 80070f8:	3708      	adds	r7, #8
 80070fa:	46bd      	mov	sp, r7
 80070fc:	bd80      	pop	{r7, pc}
	...

08007100 <kz_get_time_ms>:

uint32 kz_get_time_ms(void)
{
 8007100:	b480      	push	{r7}
 8007102:	af00      	add	r7, sp, #0
	return mng_time.time_ms;
 8007104:	4b03      	ldr	r3, [pc, #12]	; (8007114 <kz_get_time_ms+0x14>)
 8007106:	681b      	ldr	r3, [r3, #0]
}
 8007108:	4618      	mov	r0, r3
 800710a:	46bd      	mov	sp, r7
 800710c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007110:	4770      	bx	lr
 8007112:	bf00      	nop
 8007114:	20054af0 	.word	0x20054af0

08007118 <kz_get_time_s>:

uint32 kz_get_time_s(void)
{
 8007118:	b480      	push	{r7}
 800711a:	af00      	add	r7, sp, #0
	return mng_time.time_s;
 800711c:	4b03      	ldr	r3, [pc, #12]	; (800712c <kz_get_time_s+0x14>)
 800711e:	685b      	ldr	r3, [r3, #4]
}
 8007120:	4618      	mov	r0, r3
 8007122:	46bd      	mov	sp, r7
 8007124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007128:	4770      	bx	lr
 800712a:	bf00      	nop
 800712c:	20054af0 	.word	0x20054af0

08007130 <SysTick_init>:

/* Systick */
void static SysTick_init(void)
{
 8007130:	b580      	push	{r7, lr}
 8007132:	af00      	add	r7, sp, #0
	/* 1usSystick */
	SysTick_Config(SystemCoreClock / 1000);
 8007134:	4b05      	ldr	r3, [pc, #20]	; (800714c <SysTick_init+0x1c>)
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	4a05      	ldr	r2, [pc, #20]	; (8007150 <SysTick_init+0x20>)
 800713a:	fba2 2303 	umull	r2, r3, r2, r3
 800713e:	099b      	lsrs	r3, r3, #6
 8007140:	4618      	mov	r0, r3
 8007142:	f7ff fa71 	bl	8006628 <SysTick_Config>
}
 8007146:	bf00      	nop
 8007148:	bd80      	pop	{r7, pc}
 800714a:	bf00      	nop
 800714c:	2004005c 	.word	0x2004005c
 8007150:	10624dd3 	.word	0x10624dd3

08007154 <SysTick_Handler>:

/* Systick */
void SysTick_Handler(void)
{
 8007154:	b580      	push	{r7, lr}
 8007156:	af00      	add	r7, sp, #0
	/*  */
	mng_time.time_ms++;
 8007158:	4b0a      	ldr	r3, [pc, #40]	; (8007184 <SysTick_Handler+0x30>)
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	3301      	adds	r3, #1
 800715e:	4a09      	ldr	r2, [pc, #36]	; (8007184 <SysTick_Handler+0x30>)
 8007160:	6013      	str	r3, [r2, #0]
	/* 1000mso */
	if(1000 == mng_time.time_ms){
 8007162:	4b08      	ldr	r3, [pc, #32]	; (8007184 <SysTick_Handler+0x30>)
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800716a:	d107      	bne.n	800717c <SysTick_Handler+0x28>
		mng_time.time_s++;
 800716c:	4b05      	ldr	r3, [pc, #20]	; (8007184 <SysTick_Handler+0x30>)
 800716e:	685b      	ldr	r3, [r3, #4]
 8007170:	3301      	adds	r3, #1
 8007172:	4a04      	ldr	r2, [pc, #16]	; (8007184 <SysTick_Handler+0x30>)
 8007174:	6053      	str	r3, [r2, #4]
		mng_time.time_ms = 0;
 8007176:	4b03      	ldr	r3, [pc, #12]	; (8007184 <SysTick_Handler+0x30>)
 8007178:	2200      	movs	r2, #0
 800717a:	601a      	str	r2, [r3, #0]
	}
	
	/* ^XN`FbN */
	mng_tsleep();
 800717c:	f000 f804 	bl	8007188 <mng_tsleep>
}
 8007180:	bf00      	nop
 8007182:	bd80      	pop	{r7, pc}
 8007184:	20054af0 	.word	0x20054af0

08007188 <mng_tsleep>:

static void mng_tsleep(void)
{
 8007188:	b480      	push	{r7}
 800718a:	b083      	sub	sp, #12
 800718c:	af00      	add	r7, sp, #0
	int i;
	kz_thread *current_task;
	kz_thread *prev_task;
	
	current_task = timque[0].head;
 800718e:	4b35      	ldr	r3, [pc, #212]	; (8007264 <mng_tsleep+0xdc>)
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	607b      	str	r3, [r7, #4]
	prev_task = timque[0].head;
 8007194:	4b33      	ldr	r3, [pc, #204]	; (8007264 <mng_tsleep+0xdc>)
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	603b      	str	r3, [r7, #0]
	
	while(NULL != current_task) {
 800719a:	e059      	b.n	8007250 <mng_tsleep+0xc8>
		if(0 == current_task->time){
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	689b      	ldr	r3, [r3, #8]
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d14b      	bne.n	800723c <mng_tsleep+0xb4>
			/* fB[L[*/
			if(readyque[current_task->priority].tail) {
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	69db      	ldr	r3, [r3, #28]
 80071a8:	4a2f      	ldr	r2, [pc, #188]	; (8007268 <mng_tsleep+0xe0>)
 80071aa:	00db      	lsls	r3, r3, #3
 80071ac:	4413      	add	r3, r2
 80071ae:	685b      	ldr	r3, [r3, #4]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d008      	beq.n	80071c6 <mng_tsleep+0x3e>
				readyque[current_task->priority].tail->next = current_task;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	69db      	ldr	r3, [r3, #28]
 80071b8:	4a2b      	ldr	r2, [pc, #172]	; (8007268 <mng_tsleep+0xe0>)
 80071ba:	00db      	lsls	r3, r3, #3
 80071bc:	4413      	add	r3, r2
 80071be:	685b      	ldr	r3, [r3, #4]
 80071c0:	687a      	ldr	r2, [r7, #4]
 80071c2:	601a      	str	r2, [r3, #0]
 80071c4:	e005      	b.n	80071d2 <mng_tsleep+0x4a>
			} else {
				readyque[current_task->priority].head = current_task;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	69db      	ldr	r3, [r3, #28]
 80071ca:	4927      	ldr	r1, [pc, #156]	; (8007268 <mng_tsleep+0xe0>)
 80071cc:	687a      	ldr	r2, [r7, #4]
 80071ce:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
			}
			readyque[current_task->priority].tail = current_task;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	69db      	ldr	r3, [r3, #28]
 80071d6:	4a24      	ldr	r2, [pc, #144]	; (8007268 <mng_tsleep+0xe0>)
 80071d8:	00db      	lsls	r3, r3, #3
 80071da:	4413      	add	r3, r2
 80071dc:	687a      	ldr	r2, [r7, #4]
 80071de:	605a      	str	r2, [r3, #4]
			current_task->flags |= KZ_THREAD_FLAG_READY;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071e4:	f043 0201 	orr.w	r2, r3, #1
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	629a      	str	r2, [r3, #40]	; 0x28
			/* timqueO */
			/*   O^XNt_next^XNt_next(fB[L[^XNtimqueO) */
			prev_task->t_next = current_task->t_next;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	685a      	ldr	r2, [r3, #4]
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	605a      	str	r2, [r3, #4]
			/*   timqueO^XNtimque */
			if(current_task == timque[0].head) {
 80071f4:	4b1b      	ldr	r3, [pc, #108]	; (8007264 <mng_tsleep+0xdc>)
 80071f6:	681a      	ldr	r2, [r3, #0]
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	429a      	cmp	r2, r3
 80071fc:	d10f      	bne.n	800721e <mng_tsleep+0x96>
				/*   O^XNtimque */
				if(NULL == current_task->t_next) {
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	685b      	ldr	r3, [r3, #4]
 8007202:	2b00      	cmp	r3, #0
 8007204:	d106      	bne.n	8007214 <mng_tsleep+0x8c>
					/*    timqueNULL */
					timque[0].head = NULL;
 8007206:	4b17      	ldr	r3, [pc, #92]	; (8007264 <mng_tsleep+0xdc>)
 8007208:	2200      	movs	r2, #0
 800720a:	601a      	str	r2, [r3, #0]
					timque[0].tail = NULL;
 800720c:	4b15      	ldr	r3, [pc, #84]	; (8007264 <mng_tsleep+0xdc>)
 800720e:	2200      	movs	r2, #0
 8007210:	605a      	str	r2, [r3, #4]
 8007212:	e00c      	b.n	800722e <mng_tsleep+0xa6>
					/*   O^XNO^XN */
				} else {
					/*   timque^XNt_next */
					timque[0].head = current_task->t_next;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	685b      	ldr	r3, [r3, #4]
 8007218:	4a12      	ldr	r2, [pc, #72]	; (8007264 <mng_tsleep+0xdc>)
 800721a:	6013      	str	r3, [r2, #0]
 800721c:	e007      	b.n	800722e <mng_tsleep+0xa6>
				}
				/*   O^XNtimque */
			} else if (current_task == timque[0].tail) {
 800721e:	4b11      	ldr	r3, [pc, #68]	; (8007264 <mng_tsleep+0xdc>)
 8007220:	685a      	ldr	r2, [r3, #4]
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	429a      	cmp	r2, r3
 8007226:	d102      	bne.n	800722e <mng_tsleep+0xa6>
				/*   timqueO^XN */
				timque[0].tail = prev_task;
 8007228:	4a0e      	ldr	r2, [pc, #56]	; (8007264 <mng_tsleep+0xdc>)
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	6053      	str	r3, [r2, #4]
			}
			/* timqueOAfBXpb`^XNnext|C^NA */
			current_task->t_next = NULL;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	2200      	movs	r2, #0
 8007232:	605a      	str	r2, [r3, #4]
			/* ^XNXV */
			current_task = prev_task->t_next;
 8007234:	683b      	ldr	r3, [r7, #0]
 8007236:	685b      	ldr	r3, [r3, #4]
 8007238:	607b      	str	r3, [r7, #4]
 800723a:	e009      	b.n	8007250 <mng_tsleep+0xc8>
		} else {
			/* 1 */
			current_task->time--;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	689b      	ldr	r3, [r3, #8]
 8007240:	1e5a      	subs	r2, r3, #1
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	609a      	str	r2, [r3, #8]
			/* O^XNXV */
			prev_task = current_task;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	603b      	str	r3, [r7, #0]
			/* ^XNXV */
			current_task = current_task->t_next;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	685b      	ldr	r3, [r3, #4]
 800724e:	607b      	str	r3, [r7, #4]
	while(NULL != current_task) {
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2b00      	cmp	r3, #0
 8007254:	d1a2      	bne.n	800719c <mng_tsleep+0x14>
		}
	}
}
 8007256:	bf00      	nop
 8007258:	370c      	adds	r7, #12
 800725a:	46bd      	mov	sp, r7
 800725c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007260:	4770      	bx	lr
 8007262:	bf00      	nop
 8007264:	20054b78 	.word	0x20054b78
 8007268:	20054af8 	.word	0x20054af8

0800726c <kzmem_init_pool>:

#define MEMORY_AREA_NUM (sizeof(pool) / sizeof(*pool))

/* Ev[ */
static int kzmem_init_pool(kzmem_pool *p)
{
 800726c:	b580      	push	{r7, lr}
 800726e:	b086      	sub	sp, #24
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
  kzmem_block *mp;
  kzmem_block **mpp;
  extern char _system_pool_start; /* JEXNvg` */
  static char *area = &_system_pool_start;

  mp = (kzmem_block *)area;
 8007274:	4b18      	ldr	r3, [pc, #96]	; (80072d8 <kzmem_init_pool+0x6c>)
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	613b      	str	r3, [r7, #16]

  /* XNXgq */
  mpp = &p->free;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	3308      	adds	r3, #8
 800727e:	60fb      	str	r3, [r7, #12]
  for (i = 0; i < p->num; i++) {
 8007280:	2300      	movs	r3, #0
 8007282:	617b      	str	r3, [r7, #20]
 8007284:	e01d      	b.n	80072c2 <kzmem_init_pool+0x56>
    *mpp = mp;
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	693a      	ldr	r2, [r7, #16]
 800728a:	601a      	str	r2, [r3, #0]
    memset(mp, 0, sizeof(*mp));
 800728c:	2208      	movs	r2, #8
 800728e:	2100      	movs	r1, #0
 8007290:	6938      	ldr	r0, [r7, #16]
 8007292:	f000 fa98 	bl	80077c6 <memset>
    mp->size = p->size;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681a      	ldr	r2, [r3, #0]
 800729a:	693b      	ldr	r3, [r7, #16]
 800729c:	605a      	str	r2, [r3, #4]
    mpp = &(mp->next);
 800729e:	693b      	ldr	r3, [r7, #16]
 80072a0:	60fb      	str	r3, [r7, #12]
    mp = (kzmem_block *)((char *)mp + p->size);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	461a      	mov	r2, r3
 80072a8:	693b      	ldr	r3, [r7, #16]
 80072aa:	4413      	add	r3, r2
 80072ac:	613b      	str	r3, [r7, #16]
    area += p->size;
 80072ae:	4b0a      	ldr	r3, [pc, #40]	; (80072d8 <kzmem_init_pool+0x6c>)
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	687a      	ldr	r2, [r7, #4]
 80072b4:	6812      	ldr	r2, [r2, #0]
 80072b6:	4413      	add	r3, r2
 80072b8:	4a07      	ldr	r2, [pc, #28]	; (80072d8 <kzmem_init_pool+0x6c>)
 80072ba:	6013      	str	r3, [r2, #0]
  for (i = 0; i < p->num; i++) {
 80072bc:	697b      	ldr	r3, [r7, #20]
 80072be:	3301      	adds	r3, #1
 80072c0:	617b      	str	r3, [r7, #20]
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	685a      	ldr	r2, [r3, #4]
 80072c6:	697b      	ldr	r3, [r7, #20]
 80072c8:	429a      	cmp	r2, r3
 80072ca:	dcdc      	bgt.n	8007286 <kzmem_init_pool+0x1a>
  }

  return 0;
 80072cc:	2300      	movs	r3, #0
}
 80072ce:	4618      	mov	r0, r3
 80072d0:	3718      	adds	r7, #24
 80072d2:	46bd      	mov	sp, r7
 80072d4:	bd80      	pop	{r7, pc}
 80072d6:	bf00      	nop
 80072d8:	20040058 	.word	0x20040058

080072dc <kzmem_init>:

/* I */
int kzmem_init(void)
{
 80072dc:	b580      	push	{r7, lr}
 80072de:	b082      	sub	sp, #8
 80072e0:	af00      	add	r7, sp, #0
  int i;
  for (i = 0; i < MEMORY_AREA_NUM; i++) {
 80072e2:	2300      	movs	r3, #0
 80072e4:	607b      	str	r3, [r7, #4]
 80072e6:	e00c      	b.n	8007302 <kzmem_init+0x26>
    kzmem_init_pool(&pool[i]); /* eEv[ */
 80072e8:	687a      	ldr	r2, [r7, #4]
 80072ea:	4613      	mov	r3, r2
 80072ec:	005b      	lsls	r3, r3, #1
 80072ee:	4413      	add	r3, r2
 80072f0:	009b      	lsls	r3, r3, #2
 80072f2:	4a08      	ldr	r2, [pc, #32]	; (8007314 <kzmem_init+0x38>)
 80072f4:	4413      	add	r3, r2
 80072f6:	4618      	mov	r0, r3
 80072f8:	f7ff ffb8 	bl	800726c <kzmem_init_pool>
  for (i = 0; i < MEMORY_AREA_NUM; i++) {
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	3301      	adds	r3, #1
 8007300:	607b      	str	r3, [r7, #4]
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2b04      	cmp	r3, #4
 8007306:	d9ef      	bls.n	80072e8 <kzmem_init+0xc>
  }
  return 0;
 8007308:	2300      	movs	r3, #0
}
 800730a:	4618      	mov	r0, r3
 800730c:	3708      	adds	r7, #8
 800730e:	46bd      	mov	sp, r7
 8007310:	bd80      	pop	{r7, pc}
 8007312:	bf00      	nop
 8007314:	2004001c 	.word	0x2004001c

08007318 <kzmem_alloc>:

/* Il */
void *kzmem_alloc(int size)
{
 8007318:	b580      	push	{r7, lr}
 800731a:	b086      	sub	sp, #24
 800731c:	af00      	add	r7, sp, #0
 800731e:	6078      	str	r0, [r7, #4]
	int i;
	kzmem_block *mp;
	kzmem_pool *p;
	
	for (i = 0; i < MEMORY_AREA_NUM; i++) {
 8007320:	2300      	movs	r3, #0
 8007322:	617b      	str	r3, [r7, #20]
 8007324:	e027      	b.n	8007376 <kzmem_alloc+0x5e>
		p = &pool[i];
 8007326:	697a      	ldr	r2, [r7, #20]
 8007328:	4613      	mov	r3, r2
 800732a:	005b      	lsls	r3, r3, #1
 800732c:	4413      	add	r3, r2
 800732e:	009b      	lsls	r3, r3, #2
 8007330:	4a16      	ldr	r2, [pc, #88]	; (800738c <kzmem_alloc+0x74>)
 8007332:	4413      	add	r3, r2
 8007334:	613b      	str	r3, [r7, #16]
		if (size <= p->size - sizeof(kzmem_block)) {
 8007336:	693b      	ldr	r3, [r7, #16]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f1a3 0208 	sub.w	r2, r3, #8
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	429a      	cmp	r2, r3
 8007342:	d315      	bcc.n	8007370 <kzmem_alloc+0x58>
			if (p->free == NULL) { /* (EubNs) */
 8007344:	693b      	ldr	r3, [r7, #16]
 8007346:	689b      	ldr	r3, [r3, #8]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d103      	bne.n	8007354 <kzmem_alloc+0x3c>
				kz_sysdown();
 800734c:	f7ff fea6 	bl	800709c <kz_sysdown>
				return NULL;
 8007350:	2300      	movs	r3, #0
 8007352:	e016      	b.n	8007382 <kzmem_alloc+0x6a>
			}
			/* NXg */
			mp = p->free;
 8007354:	693b      	ldr	r3, [r7, #16]
 8007356:	689b      	ldr	r3, [r3, #8]
 8007358:	60fb      	str	r3, [r7, #12]
			p->free = p->free->next;
 800735a:	693b      	ldr	r3, [r7, #16]
 800735c:	689b      	ldr	r3, [r3, #8]
 800735e:	681a      	ldr	r2, [r3, #0]
 8007360:	693b      	ldr	r3, [r7, #16]
 8007362:	609a      	str	r2, [r3, #8]
			mp->next = NULL;
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	2200      	movs	r2, #0
 8007368:	601a      	str	r2, [r3, #0]
			
			/*
			* p\CEubN\
			* CAhXD
			*/
			return mp + 1;
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	3308      	adds	r3, #8
 800736e:	e008      	b.n	8007382 <kzmem_alloc+0x6a>
	for (i = 0; i < MEMORY_AREA_NUM; i++) {
 8007370:	697b      	ldr	r3, [r7, #20]
 8007372:	3301      	adds	r3, #1
 8007374:	617b      	str	r3, [r7, #20]
 8007376:	697b      	ldr	r3, [r7, #20]
 8007378:	2b04      	cmp	r3, #4
 800737a:	d9d4      	bls.n	8007326 <kzmem_alloc+0xe>
		}
	}
	
	/* wTCYi[Ev[ */
	kz_sysdown();
 800737c:	f7ff fe8e 	bl	800709c <kz_sysdown>
	return NULL;
 8007380:	2300      	movs	r3, #0
}
 8007382:	4618      	mov	r0, r3
 8007384:	3718      	adds	r7, #24
 8007386:	46bd      	mov	sp, r7
 8007388:	bd80      	pop	{r7, pc}
 800738a:	bf00      	nop
 800738c:	2004001c 	.word	0x2004001c

08007390 <kzmem_free>:

/*  */
void kzmem_free(void *mem)
{
 8007390:	b580      	push	{r7, lr}
 8007392:	b086      	sub	sp, #24
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
	int i;
	kzmem_block *mp;
	kzmem_pool *p;

	/* O()EubN\ */
	mp = ((kzmem_block *)mem - 1);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	3b08      	subs	r3, #8
 800739c:	613b      	str	r3, [r7, #16]

	for (i = 0; i < MEMORY_AREA_NUM; i++) {
 800739e:	2300      	movs	r3, #0
 80073a0:	617b      	str	r3, [r7, #20]
 80073a2:	e018      	b.n	80073d6 <kzmem_free+0x46>
		p = &pool[i];
 80073a4:	697a      	ldr	r2, [r7, #20]
 80073a6:	4613      	mov	r3, r2
 80073a8:	005b      	lsls	r3, r3, #1
 80073aa:	4413      	add	r3, r2
 80073ac:	009b      	lsls	r3, r3, #2
 80073ae:	4a0e      	ldr	r2, [pc, #56]	; (80073e8 <kzmem_free+0x58>)
 80073b0:	4413      	add	r3, r2
 80073b2:	60fb      	str	r3, [r7, #12]
		if (mp->size == p->size) {
 80073b4:	693b      	ldr	r3, [r7, #16]
 80073b6:	685a      	ldr	r2, [r3, #4]
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	429a      	cmp	r2, r3
 80073be:	d107      	bne.n	80073d0 <kzmem_free+0x40>
			/* NXg */
			mp->next = p->free;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	689a      	ldr	r2, [r3, #8]
 80073c4:	693b      	ldr	r3, [r7, #16]
 80073c6:	601a      	str	r2, [r3, #0]
			p->free = mp;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	693a      	ldr	r2, [r7, #16]
 80073cc:	609a      	str	r2, [r3, #8]
			
			return;
 80073ce:	e007      	b.n	80073e0 <kzmem_free+0x50>
	for (i = 0; i < MEMORY_AREA_NUM; i++) {
 80073d0:	697b      	ldr	r3, [r7, #20]
 80073d2:	3301      	adds	r3, #1
 80073d4:	617b      	str	r3, [r7, #20]
 80073d6:	697b      	ldr	r3, [r7, #20]
 80073d8:	2b04      	cmp	r3, #4
 80073da:	d9e3      	bls.n	80073a4 <kzmem_free+0x14>
		}
	}

  kz_sysdown();
 80073dc:	f7ff fe5e 	bl	800709c <kz_sysdown>
}
 80073e0:	3718      	adds	r7, #24
 80073e2:	46bd      	mov	sp, r7
 80073e4:	bd80      	pop	{r7, pc}
 80073e6:	bf00      	nop
 80073e8:	2004001c 	.word	0x2004001c

080073ec <kz_run>:

/* VXeER[ */

kz_thread_id_t kz_run(kz_func_t func, char *name, int priority, int stacksize,
		      int argc, char *argv[])
{
 80073ec:	b580      	push	{r7, lr}
 80073ee:	b08c      	sub	sp, #48	; 0x30
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	60f8      	str	r0, [r7, #12]
 80073f4:	60b9      	str	r1, [r7, #8]
 80073f6:	607a      	str	r2, [r7, #4]
 80073f8:	603b      	str	r3, [r7, #0]
  kz_syscall_param_t param;
  param.un.run.func = func;
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	617b      	str	r3, [r7, #20]
  param.un.run.name = name;
 80073fe:	68bb      	ldr	r3, [r7, #8]
 8007400:	61bb      	str	r3, [r7, #24]
  param.un.run.priority = priority;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	61fb      	str	r3, [r7, #28]
  param.un.run.stacksize = stacksize;
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	623b      	str	r3, [r7, #32]
  param.un.run.argc = argc;
 800740a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800740c:	627b      	str	r3, [r7, #36]	; 0x24
  param.un.run.argv = argv;
 800740e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007410:	62bb      	str	r3, [r7, #40]	; 0x28
  kz_syscall(KZ_SYSCALL_TYPE_RUN, &param);
 8007412:	f107 0314 	add.w	r3, r7, #20
 8007416:	4619      	mov	r1, r3
 8007418:	2000      	movs	r0, #0
 800741a:	f7ff fe47 	bl	80070ac <kz_syscall>
  return param.un.run.ret;
 800741e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8007420:	4618      	mov	r0, r3
 8007422:	3730      	adds	r7, #48	; 0x30
 8007424:	46bd      	mov	sp, r7
 8007426:	bd80      	pop	{r7, pc}

08007428 <kz_exit>:

void kz_exit(void)
{
 8007428:	b580      	push	{r7, lr}
 800742a:	af00      	add	r7, sp, #0
  kz_syscall(KZ_SYSCALL_TYPE_EXIT, NULL);
 800742c:	2100      	movs	r1, #0
 800742e:	2001      	movs	r0, #1
 8007430:	f7ff fe3c 	bl	80070ac <kz_syscall>
}
 8007434:	bf00      	nop
 8007436:	bd80      	pop	{r7, pc}

08007438 <kz_sleep>:
  kz_syscall(KZ_SYSCALL_TYPE_WAIT, &param);
  return param.un.wait.ret;
}

int kz_sleep(void)
{
 8007438:	b580      	push	{r7, lr}
 800743a:	b088      	sub	sp, #32
 800743c:	af00      	add	r7, sp, #0
  kz_syscall_param_t param;
  kz_syscall(KZ_SYSCALL_TYPE_SLEEP, &param);
 800743e:	1d3b      	adds	r3, r7, #4
 8007440:	4619      	mov	r1, r3
 8007442:	2003      	movs	r0, #3
 8007444:	f7ff fe32 	bl	80070ac <kz_syscall>
  return param.un.sleep.ret;
 8007448:	687b      	ldr	r3, [r7, #4]
}
 800744a:	4618      	mov	r0, r3
 800744c:	3720      	adds	r7, #32
 800744e:	46bd      	mov	sp, r7
 8007450:	bd80      	pop	{r7, pc}

08007452 <kz_getid>:
  kz_syscall(KZ_SYSCALL_TYPE_WAKEUP, &param);
  return param.un.wakeup.ret;
}

kz_thread_id_t kz_getid(void)
{
 8007452:	b580      	push	{r7, lr}
 8007454:	b088      	sub	sp, #32
 8007456:	af00      	add	r7, sp, #0
  kz_syscall_param_t param;
  kz_syscall(KZ_SYSCALL_TYPE_GETID, &param);
 8007458:	1d3b      	adds	r3, r7, #4
 800745a:	4619      	mov	r1, r3
 800745c:	2005      	movs	r0, #5
 800745e:	f7ff fe25 	bl	80070ac <kz_syscall>
  return param.un.getid.ret;
 8007462:	687b      	ldr	r3, [r7, #4]
}
 8007464:	4618      	mov	r0, r3
 8007466:	3720      	adds	r7, #32
 8007468:	46bd      	mov	sp, r7
 800746a:	bd80      	pop	{r7, pc}

0800746c <kz_chpri>:

int kz_chpri(int priority)
{
 800746c:	b580      	push	{r7, lr}
 800746e:	b08a      	sub	sp, #40	; 0x28
 8007470:	af00      	add	r7, sp, #0
 8007472:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.chpri.priority = priority;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	60fb      	str	r3, [r7, #12]
  kz_syscall(KZ_SYSCALL_TYPE_CHPRI, &param);
 8007478:	f107 030c 	add.w	r3, r7, #12
 800747c:	4619      	mov	r1, r3
 800747e:	2006      	movs	r0, #6
 8007480:	f7ff fe14 	bl	80070ac <kz_syscall>
  return param.un.chpri.ret;
 8007484:	693b      	ldr	r3, [r7, #16]
}
 8007486:	4618      	mov	r0, r3
 8007488:	3728      	adds	r7, #40	; 0x28
 800748a:	46bd      	mov	sp, r7
 800748c:	bd80      	pop	{r7, pc}

0800748e <kz_kmalloc>:

void *kz_kmalloc(int size)
{
 800748e:	b580      	push	{r7, lr}
 8007490:	b08a      	sub	sp, #40	; 0x28
 8007492:	af00      	add	r7, sp, #0
 8007494:	6078      	str	r0, [r7, #4]
	kz_syscall_param_t param;
	uint32_t result;
	
	__asm volatile ("MRS %0, basepri" : "=r" (result) );
 8007496:	f3ef 8311 	mrs	r3, BASEPRI
 800749a:	627b      	str	r3, [r7, #36]	; 0x24
	param.un.kmalloc.size = size;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	60bb      	str	r3, [r7, #8]
	param.un.kmalloc.ret = 0xAAAAAAAA;
 80074a0:	f04f 33aa 	mov.w	r3, #2863311530	; 0xaaaaaaaa
 80074a4:	60fb      	str	r3, [r7, #12]
	
	kz_syscall(KZ_SYSCALL_TYPE_KMALLOC, &param);
 80074a6:	f107 0308 	add.w	r3, r7, #8
 80074aa:	4619      	mov	r1, r3
 80074ac:	2007      	movs	r0, #7
 80074ae:	f7ff fdfd 	bl	80070ac <kz_syscall>
	return param.un.kmalloc.ret;
 80074b2:	68fb      	ldr	r3, [r7, #12]
}
 80074b4:	4618      	mov	r0, r3
 80074b6:	3728      	adds	r7, #40	; 0x28
 80074b8:	46bd      	mov	sp, r7
 80074ba:	bd80      	pop	{r7, pc}

080074bc <kz_kmfree>:

int kz_kmfree(void *p)
{
 80074bc:	b580      	push	{r7, lr}
 80074be:	b08a      	sub	sp, #40	; 0x28
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.kmfree.p = p;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	60fb      	str	r3, [r7, #12]
  kz_syscall(KZ_SYSCALL_TYPE_KMFREE, &param);
 80074c8:	f107 030c 	add.w	r3, r7, #12
 80074cc:	4619      	mov	r1, r3
 80074ce:	2008      	movs	r0, #8
 80074d0:	f7ff fdec 	bl	80070ac <kz_syscall>
  return param.un.kmfree.ret;
 80074d4:	693b      	ldr	r3, [r7, #16]
}
 80074d6:	4618      	mov	r0, r3
 80074d8:	3728      	adds	r7, #40	; 0x28
 80074da:	46bd      	mov	sp, r7
 80074dc:	bd80      	pop	{r7, pc}

080074de <kz_send>:

int kz_send(kz_msgbox_id_t id, int size, char *p)
{
 80074de:	b580      	push	{r7, lr}
 80074e0:	b08c      	sub	sp, #48	; 0x30
 80074e2:	af00      	add	r7, sp, #0
 80074e4:	4603      	mov	r3, r0
 80074e6:	60b9      	str	r1, [r7, #8]
 80074e8:	607a      	str	r2, [r7, #4]
 80074ea:	73fb      	strb	r3, [r7, #15]
	kz_syscall_param_t param;
	
	param.un.send.id = id;
 80074ec:	7bfb      	ldrb	r3, [r7, #15]
 80074ee:	753b      	strb	r3, [r7, #20]
	param.un.send.size = size;
 80074f0:	68bb      	ldr	r3, [r7, #8]
 80074f2:	61bb      	str	r3, [r7, #24]
	param.un.send.p = p;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	61fb      	str	r3, [r7, #28]
	
	kz_syscall(KZ_SYSCALL_TYPE_SEND, &param);
 80074f8:	f107 0314 	add.w	r3, r7, #20
 80074fc:	4619      	mov	r1, r3
 80074fe:	2009      	movs	r0, #9
 8007500:	f7ff fdd4 	bl	80070ac <kz_syscall>
	return param.un.send.ret;
 8007504:	6a3b      	ldr	r3, [r7, #32]
}
 8007506:	4618      	mov	r0, r3
 8007508:	3730      	adds	r7, #48	; 0x30
 800750a:	46bd      	mov	sp, r7
 800750c:	bd80      	pop	{r7, pc}

0800750e <kz_recv>:

kz_thread_id_t kz_recv(kz_msgbox_id_t id, int *sizep, char **pp)
{
 800750e:	b580      	push	{r7, lr}
 8007510:	b08c      	sub	sp, #48	; 0x30
 8007512:	af00      	add	r7, sp, #0
 8007514:	4603      	mov	r3, r0
 8007516:	60b9      	str	r1, [r7, #8]
 8007518:	607a      	str	r2, [r7, #4]
 800751a:	73fb      	strb	r3, [r7, #15]
  kz_syscall_param_t param;
  param.un.recv.id = id;
 800751c:	7bfb      	ldrb	r3, [r7, #15]
 800751e:	753b      	strb	r3, [r7, #20]
  param.un.recv.sizep = sizep;
 8007520:	68bb      	ldr	r3, [r7, #8]
 8007522:	61bb      	str	r3, [r7, #24]
  param.un.recv.pp = pp;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	61fb      	str	r3, [r7, #28]
  kz_syscall(KZ_SYSCALL_TYPE_RECV, &param);
 8007528:	f107 0314 	add.w	r3, r7, #20
 800752c:	4619      	mov	r1, r3
 800752e:	200a      	movs	r0, #10
 8007530:	f7ff fdbc 	bl	80070ac <kz_syscall>
  return param.un.recv.ret;
 8007534:	6a3b      	ldr	r3, [r7, #32]
}
 8007536:	4618      	mov	r0, r3
 8007538:	3730      	adds	r7, #48	; 0x30
 800753a:	46bd      	mov	sp, r7
 800753c:	bd80      	pop	{r7, pc}

0800753e <kz_setintr>:

int kz_setintr(softvec_type_t type, kz_handler_t handler)
{
 800753e:	b580      	push	{r7, lr}
 8007540:	b08a      	sub	sp, #40	; 0x28
 8007542:	af00      	add	r7, sp, #0
 8007544:	4603      	mov	r3, r0
 8007546:	6039      	str	r1, [r7, #0]
 8007548:	80fb      	strh	r3, [r7, #6]
  kz_syscall_param_t param;
  param.un.setintr.type = type;
 800754a:	88fb      	ldrh	r3, [r7, #6]
 800754c:	81bb      	strh	r3, [r7, #12]
  param.un.setintr.handler = handler;
 800754e:	683b      	ldr	r3, [r7, #0]
 8007550:	613b      	str	r3, [r7, #16]
  kz_syscall(KZ_SYSCALL_TYPE_SETINTR, &param);
 8007552:	f107 030c 	add.w	r3, r7, #12
 8007556:	4619      	mov	r1, r3
 8007558:	200b      	movs	r0, #11
 800755a:	f7ff fda7 	bl	80070ac <kz_syscall>
  return param.un.setintr.ret;
 800755e:	697b      	ldr	r3, [r7, #20]
}
 8007560:	4618      	mov	r0, r3
 8007562:	3728      	adds	r7, #40	; 0x28
 8007564:	46bd      	mov	sp, r7
 8007566:	bd80      	pop	{r7, pc}

08007568 <kz_tsleep>:

int kz_tsleep(int time)
{
 8007568:	b580      	push	{r7, lr}
 800756a:	b08a      	sub	sp, #40	; 0x28
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.tsleep.time = time;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	60fb      	str	r3, [r7, #12]
  kz_syscall(KZ_SYSCALL_TYPE_TSLEEP, &param);
 8007574:	f107 030c 	add.w	r3, r7, #12
 8007578:	4619      	mov	r1, r3
 800757a:	200c      	movs	r0, #12
 800757c:	f7ff fd96 	bl	80070ac <kz_syscall>
  return param.un.tsleep.ret;
 8007580:	693b      	ldr	r3, [r7, #16]
}
 8007582:	4618      	mov	r0, r3
 8007584:	3728      	adds	r7, #40	; 0x28
 8007586:	46bd      	mov	sp, r7
 8007588:	bd80      	pop	{r7, pc}

0800758a <kx_wakeup>:

/* T[rXER[ */

int kx_wakeup(kz_thread_id_t id)
{
 800758a:	b580      	push	{r7, lr}
 800758c:	b08a      	sub	sp, #40	; 0x28
 800758e:	af00      	add	r7, sp, #0
 8007590:	6078      	str	r0, [r7, #4]
  kz_syscall_param_t param;
  param.un.wakeup.id = id;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	60fb      	str	r3, [r7, #12]
  kz_srvcall(KZ_SYSCALL_TYPE_WAKEUP, &param);
 8007596:	f107 030c 	add.w	r3, r7, #12
 800759a:	4619      	mov	r1, r3
 800759c:	2004      	movs	r0, #4
 800759e:	f7ff fd9f 	bl	80070e0 <kz_srvcall>
  return param.un.wakeup.ret;
 80075a2:	693b      	ldr	r3, [r7, #16]
}
 80075a4:	4618      	mov	r0, r3
 80075a6:	3728      	adds	r7, #40	; 0x28
 80075a8:	46bd      	mov	sp, r7
 80075aa:	bd80      	pop	{r7, pc}

080075ac <pin_function_init>:
};

// 
// 
void pin_function_init(void)
{
 80075ac:	b590      	push	{r4, r7, lr}
 80075ae:	b083      	sub	sp, #12
 80075b0:	af00      	add	r7, sp, #0
	uint32_t size;
	uint32_t i;
	
	// 
	size = sizeof(pin_func)/sizeof(pin_func[0]);
 80075b2:	2320      	movs	r3, #32
 80075b4:	603b      	str	r3, [r7, #0]
	
	// 
	for (i = 0; i < size; i++) {
 80075b6:	2300      	movs	r3, #0
 80075b8:	607b      	str	r3, [r7, #4]
 80075ba:	e03e      	b.n	800763a <pin_function_init+0x8e>
		// GPIO
		if (pin_func[i].pin_state) {
 80075bc:	4923      	ldr	r1, [pc, #140]	; (800764c <pin_function_init+0xa0>)
 80075be:	687a      	ldr	r2, [r7, #4]
 80075c0:	4613      	mov	r3, r2
 80075c2:	00db      	lsls	r3, r3, #3
 80075c4:	1a9b      	subs	r3, r3, r2
 80075c6:	009b      	lsls	r3, r3, #2
 80075c8:	440b      	add	r3, r1
 80075ca:	3318      	adds	r3, #24
 80075cc:	781b      	ldrb	r3, [r3, #0]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d01d      	beq.n	800760e <pin_function_init+0x62>
			HAL_GPIO_WritePin(pin_func[i].pin_group, &(pin_func[i].pin_cfg), pin_func[i].pin_state);
 80075d2:	491e      	ldr	r1, [pc, #120]	; (800764c <pin_function_init+0xa0>)
 80075d4:	687a      	ldr	r2, [r7, #4]
 80075d6:	4613      	mov	r3, r2
 80075d8:	00db      	lsls	r3, r3, #3
 80075da:	1a9b      	subs	r3, r3, r2
 80075dc:	009b      	lsls	r3, r3, #2
 80075de:	440b      	add	r3, r1
 80075e0:	6818      	ldr	r0, [r3, #0]
 80075e2:	687a      	ldr	r2, [r7, #4]
 80075e4:	4613      	mov	r3, r2
 80075e6:	00db      	lsls	r3, r3, #3
 80075e8:	1a9b      	subs	r3, r3, r2
 80075ea:	009b      	lsls	r3, r3, #2
 80075ec:	4a17      	ldr	r2, [pc, #92]	; (800764c <pin_function_init+0xa0>)
 80075ee:	4413      	add	r3, r2
 80075f0:	3304      	adds	r3, #4
 80075f2:	b29c      	uxth	r4, r3
 80075f4:	4915      	ldr	r1, [pc, #84]	; (800764c <pin_function_init+0xa0>)
 80075f6:	687a      	ldr	r2, [r7, #4]
 80075f8:	4613      	mov	r3, r2
 80075fa:	00db      	lsls	r3, r3, #3
 80075fc:	1a9b      	subs	r3, r3, r2
 80075fe:	009b      	lsls	r3, r3, #2
 8007600:	440b      	add	r3, r1
 8007602:	3318      	adds	r3, #24
 8007604:	781b      	ldrb	r3, [r3, #0]
 8007606:	461a      	mov	r2, r3
 8007608:	4621      	mov	r1, r4
 800760a:	f7f9 f8d9 	bl	80007c0 <HAL_GPIO_WritePin>
		}
		// pin
		HAL_GPIO_Init(pin_func[i].pin_group, &(pin_func[i].pin_cfg));
 800760e:	490f      	ldr	r1, [pc, #60]	; (800764c <pin_function_init+0xa0>)
 8007610:	687a      	ldr	r2, [r7, #4]
 8007612:	4613      	mov	r3, r2
 8007614:	00db      	lsls	r3, r3, #3
 8007616:	1a9b      	subs	r3, r3, r2
 8007618:	009b      	lsls	r3, r3, #2
 800761a:	440b      	add	r3, r1
 800761c:	6818      	ldr	r0, [r3, #0]
 800761e:	687a      	ldr	r2, [r7, #4]
 8007620:	4613      	mov	r3, r2
 8007622:	00db      	lsls	r3, r3, #3
 8007624:	1a9b      	subs	r3, r3, r2
 8007626:	009b      	lsls	r3, r3, #2
 8007628:	4a08      	ldr	r2, [pc, #32]	; (800764c <pin_function_init+0xa0>)
 800762a:	4413      	add	r3, r2
 800762c:	3304      	adds	r3, #4
 800762e:	4619      	mov	r1, r3
 8007630:	f7f8 ff1c 	bl	800046c <HAL_GPIO_Init>
	for (i = 0; i < size; i++) {
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	3301      	adds	r3, #1
 8007638:	607b      	str	r3, [r7, #4]
 800763a:	687a      	ldr	r2, [r7, #4]
 800763c:	683b      	ldr	r3, [r7, #0]
 800763e:	429a      	cmp	r2, r3
 8007640:	d3bc      	bcc.n	80075bc <pin_function_init+0x10>
	}
 8007642:	bf00      	nop
 8007644:	370c      	adds	r7, #12
 8007646:	46bd      	mov	sp, r7
 8007648:	bd90      	pop	{r4, r7, pc}
 800764a:	bf00      	nop
 800764c:	08008280 	.word	0x08008280

08007650 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8007650:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007688 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8007654:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8007656:	e003      	b.n	8007660 <LoopCopyDataInit>

08007658 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8007658:	4b0c      	ldr	r3, [pc, #48]	; (800768c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800765a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800765c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800765e:	3104      	adds	r1, #4

08007660 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8007660:	480b      	ldr	r0, [pc, #44]	; (8007690 <LoopForever+0xa>)
	ldr	r3, =_edata
 8007662:	4b0c      	ldr	r3, [pc, #48]	; (8007694 <LoopForever+0xe>)
	adds	r2, r0, r1
 8007664:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8007666:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8007668:	d3f6      	bcc.n	8007658 <CopyDataInit>
	ldr	r2, =_sbss
 800766a:	4a0b      	ldr	r2, [pc, #44]	; (8007698 <LoopForever+0x12>)
	b	LoopFillZerobss
 800766c:	e002      	b.n	8007674 <LoopFillZerobss>

0800766e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800766e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8007670:	f842 3b04 	str.w	r3, [r2], #4

08007674 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8007674:	4b09      	ldr	r3, [pc, #36]	; (800769c <LoopForever+0x16>)
	cmp	r2, r3
 8007676:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8007678:	d3f9      	bcc.n	800766e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800767a:	f000 f813 	bl	80076a4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800767e:	f000 f873 	bl	8007768 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8007682:	f7fe fb79 	bl	8005d78 <main>

08007686 <LoopForever>:

LoopForever:
    b LoopForever
 8007686:	e7fe      	b.n	8007686 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8007688:	20030000 	.word	0x20030000
	ldr	r3, =_sidata
 800768c:	08008650 	.word	0x08008650
	ldr	r0, =_sdata
 8007690:	20040000 	.word	0x20040000
	ldr	r3, =_edata
 8007694:	20040060 	.word	0x20040060
	ldr	r2, =_sbss
 8007698:	20040060 	.word	0x20040060
	ldr	r3, = _ebss
 800769c:	20054b8c 	.word	0x20054b8c

080076a0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80076a0:	e7fe      	b.n	80076a0 <ADC1_IRQHandler>
	...

080076a4 <SystemInit>:
  * @param	None
  * @retval None
  */

void SystemInit(void)
{
 80076a4:	b480      	push	{r7}
 80076a6:	af00      	add	r7, sp, #0
			
				1. PLLON
	*/
	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80076a8:	4a17      	ldr	r2, [pc, #92]	; (8007708 <SystemInit+0x64>)
 80076aa:	4b17      	ldr	r3, [pc, #92]	; (8007708 <SystemInit+0x64>)
 80076ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076b0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80076b4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
	/* Reset the RCC clock configuration to the default reset state ------------*/
	/* Set MSION bit */
	RCC->CR |= RCC_CR_MSION;
 80076b8:	4a14      	ldr	r2, [pc, #80]	; (800770c <SystemInit+0x68>)
 80076ba:	4b14      	ldr	r3, [pc, #80]	; (800770c <SystemInit+0x68>)
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f043 0301 	orr.w	r3, r3, #1
 80076c2:	6013      	str	r3, [r2, #0]
	/* Reset CFGR register */
	RCC->CFGR = 0x00000000U;
 80076c4:	4b11      	ldr	r3, [pc, #68]	; (800770c <SystemInit+0x68>)
 80076c6:	2200      	movs	r2, #0
 80076c8:	609a      	str	r2, [r3, #8]
	/* Reset HSEON, CSSON , HSION, and PLLON bits */
	RCC->CR &= 0xEAF6FFFFU;
 80076ca:	4a10      	ldr	r2, [pc, #64]	; (800770c <SystemInit+0x68>)
 80076cc:	4b0f      	ldr	r3, [pc, #60]	; (800770c <SystemInit+0x68>)
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80076d4:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80076d8:	6013      	str	r3, [r2, #0]
	/* Reset PLLCFGR register */
	RCC->PLLCFGR = 0x00001000U;
 80076da:	4b0c      	ldr	r3, [pc, #48]	; (800770c <SystemInit+0x68>)
 80076dc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80076e0:	60da      	str	r2, [r3, #12]
	/* Reset HSEBYP bit */
	RCC->CR &= 0xFFFBFFFFU;
 80076e2:	4a0a      	ldr	r2, [pc, #40]	; (800770c <SystemInit+0x68>)
 80076e4:	4b09      	ldr	r3, [pc, #36]	; (800770c <SystemInit+0x68>)
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80076ec:	6013      	str	r3, [r2, #0]
	/* Disable all interrupts */
	RCC->CIER = 0x00000000U;
 80076ee:	4b07      	ldr	r3, [pc, #28]	; (800770c <SystemInit+0x68>)
 80076f0:	2200      	movs	r2, #0
 80076f2:	619a      	str	r2, [r3, #24]
	/* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
	SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
	SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80076f4:	4b04      	ldr	r3, [pc, #16]	; (8007708 <SystemInit+0x64>)
 80076f6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80076fa:	609a      	str	r2, [r3, #8]
#endif
}
 80076fc:	bf00      	nop
 80076fe:	46bd      	mov	sp, r7
 8007700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007704:	4770      	bx	lr
 8007706:	bf00      	nop
 8007708:	e000ed00 	.word	0xe000ed00
 800770c:	40021000 	.word	0x40021000

08007710 <puts>:
**  the result is EOF.
**
**===========================================================================
*/
int puts(const char *s)
{
 8007710:	b580      	push	{r7, lr}
 8007712:	b086      	sub	sp, #24
 8007714:	af00      	add	r7, sp, #0
 8007716:	6078      	str	r0, [r7, #4]
	int length = strlen(s);
 8007718:	6878      	ldr	r0, [r7, #4]
 800771a:	f7f8 fd79 	bl	8000210 <strlen>
 800771e:	4603      	mov	r3, r0
 8007720:	613b      	str	r3, [r7, #16]
	int numbytes = 0;
 8007722:	2300      	movs	r3, #0
 8007724:	60fb      	str	r3, [r7, #12]
	int res;

	numbytes = _write(1, (char*)s, length);
 8007726:	693a      	ldr	r2, [r7, #16]
 8007728:	6879      	ldr	r1, [r7, #4]
 800772a:	2001      	movs	r0, #1
 800772c:	f000 f85c 	bl	80077e8 <_write>
 8007730:	60f8      	str	r0, [r7, #12]
	numbytes += _write(1, "\n", 1);
 8007732:	2201      	movs	r2, #1
 8007734:	490b      	ldr	r1, [pc, #44]	; (8007764 <puts+0x54>)
 8007736:	2001      	movs	r0, #1
 8007738:	f000 f856 	bl	80077e8 <_write>
 800773c:	4602      	mov	r2, r0
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	4413      	add	r3, r2
 8007742:	60fb      	str	r3, [r7, #12]

	if (numbytes == (length+1))
 8007744:	693b      	ldr	r3, [r7, #16]
 8007746:	1c5a      	adds	r2, r3, #1
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	429a      	cmp	r2, r3
 800774c:	d102      	bne.n	8007754 <puts+0x44>
	{
		res = 0;
 800774e:	2300      	movs	r3, #0
 8007750:	617b      	str	r3, [r7, #20]
 8007752:	e002      	b.n	800775a <puts+0x4a>
	}
	else
	{
		res = EOF;
 8007754:	f04f 33ff 	mov.w	r3, #4294967295
 8007758:	617b      	str	r3, [r7, #20]
	}

	return res;
 800775a:	697b      	ldr	r3, [r7, #20]
}
 800775c:	4618      	mov	r0, r3
 800775e:	3718      	adds	r7, #24
 8007760:	46bd      	mov	sp, r7
 8007762:	bd80      	pop	{r7, pc}
 8007764:	08007d28 	.word	0x08007d28

08007768 <__libc_init_array>:
 8007768:	b570      	push	{r4, r5, r6, lr}
 800776a:	4e0d      	ldr	r6, [pc, #52]	; (80077a0 <__libc_init_array+0x38>)
 800776c:	4c0d      	ldr	r4, [pc, #52]	; (80077a4 <__libc_init_array+0x3c>)
 800776e:	1ba4      	subs	r4, r4, r6
 8007770:	10a4      	asrs	r4, r4, #2
 8007772:	2500      	movs	r5, #0
 8007774:	42a5      	cmp	r5, r4
 8007776:	d109      	bne.n	800778c <__libc_init_array+0x24>
 8007778:	4e0b      	ldr	r6, [pc, #44]	; (80077a8 <__libc_init_array+0x40>)
 800777a:	4c0c      	ldr	r4, [pc, #48]	; (80077ac <__libc_init_array+0x44>)
 800777c:	f000 f83c 	bl	80077f8 <_init>
 8007780:	1ba4      	subs	r4, r4, r6
 8007782:	10a4      	asrs	r4, r4, #2
 8007784:	2500      	movs	r5, #0
 8007786:	42a5      	cmp	r5, r4
 8007788:	d105      	bne.n	8007796 <__libc_init_array+0x2e>
 800778a:	bd70      	pop	{r4, r5, r6, pc}
 800778c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007790:	4798      	blx	r3
 8007792:	3501      	adds	r5, #1
 8007794:	e7ee      	b.n	8007774 <__libc_init_array+0xc>
 8007796:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800779a:	4798      	blx	r3
 800779c:	3501      	adds	r5, #1
 800779e:	e7f2      	b.n	8007786 <__libc_init_array+0x1e>
 80077a0:	08008648 	.word	0x08008648
 80077a4:	08008648 	.word	0x08008648
 80077a8:	08008648 	.word	0x08008648
 80077ac:	0800864c 	.word	0x0800864c

080077b0 <memcpy>:
 80077b0:	b510      	push	{r4, lr}
 80077b2:	1e43      	subs	r3, r0, #1
 80077b4:	440a      	add	r2, r1
 80077b6:	4291      	cmp	r1, r2
 80077b8:	d100      	bne.n	80077bc <memcpy+0xc>
 80077ba:	bd10      	pop	{r4, pc}
 80077bc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80077c0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80077c4:	e7f7      	b.n	80077b6 <memcpy+0x6>

080077c6 <memset>:
 80077c6:	4402      	add	r2, r0
 80077c8:	4603      	mov	r3, r0
 80077ca:	4293      	cmp	r3, r2
 80077cc:	d100      	bne.n	80077d0 <memset+0xa>
 80077ce:	4770      	bx	lr
 80077d0:	f803 1b01 	strb.w	r1, [r3], #1
 80077d4:	e7f9      	b.n	80077ca <memset+0x4>

080077d6 <strcpy>:
 80077d6:	4603      	mov	r3, r0
 80077d8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80077dc:	f803 2b01 	strb.w	r2, [r3], #1
 80077e0:	2a00      	cmp	r2, #0
 80077e2:	d1f9      	bne.n	80077d8 <strcpy+0x2>
 80077e4:	4770      	bx	lr
	...

080077e8 <_write>:
 80077e8:	4b02      	ldr	r3, [pc, #8]	; (80077f4 <_write+0xc>)
 80077ea:	2258      	movs	r2, #88	; 0x58
 80077ec:	601a      	str	r2, [r3, #0]
 80077ee:	f04f 30ff 	mov.w	r0, #4294967295
 80077f2:	4770      	bx	lr
 80077f4:	20054b88 	.word	0x20054b88

080077f8 <_init>:
 80077f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077fa:	bf00      	nop
 80077fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077fe:	bc08      	pop	{r3}
 8007800:	469e      	mov	lr, r3
 8007802:	4770      	bx	lr

08007804 <_fini>:
 8007804:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007806:	bf00      	nop
 8007808:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800780a:	bc08      	pop	{r3}
 800780c:	469e      	mov	lr, r3
 800780e:	4770      	bx	lr
