\hypertarget{union__hw__lptmr__psr}{}\section{\+\_\+hw\+\_\+lptmr\+\_\+psr Union Reference}
\label{union__hw__lptmr__psr}\index{\+\_\+hw\+\_\+lptmr\+\_\+psr@{\+\_\+hw\+\_\+lptmr\+\_\+psr}}


H\+W\+\_\+\+L\+P\+T\+M\+R\+\_\+\+P\+SR -\/ Low Power Timer Prescale Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+lptmr.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__lptmr__psr_1_1__hw__lptmr__psr__bitfields}{\+\_\+hw\+\_\+lptmr\+\_\+psr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__lptmr__psr_a5662daca28d8f330c20ed038dc1e376c}{}\label{union__hw__lptmr__psr_a5662daca28d8f330c20ed038dc1e376c}

\item 
struct \hyperlink{struct__hw__lptmr__psr_1_1__hw__lptmr__psr__bitfields}{\+\_\+hw\+\_\+lptmr\+\_\+psr\+::\+\_\+hw\+\_\+lptmr\+\_\+psr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__lptmr__psr_abc5993110479143caebbb1ab79f3a088}{}\label{union__hw__lptmr__psr_abc5993110479143caebbb1ab79f3a088}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+L\+P\+T\+M\+R\+\_\+\+P\+SR -\/ Low Power Timer Prescale Register (RW) 

Reset value\+: 0x00000000U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+lptmr.\+h\end{DoxyCompactItemize}
