{"vcs1":{"timestamp_begin":1680154346.847812150, "rt":0.44, "ut":0.17, "st":0.10}}
{"vcselab":{"timestamp_begin":1680154347.351881839, "rt":0.45, "ut":0.24, "st":0.10}}
{"link":{"timestamp_begin":1680154347.856157914, "rt":0.20, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680154346.475717571}
{"VCS_COMP_START_TIME": 1680154346.475717571}
{"VCS_COMP_END_TIME": 1680154348.126609560}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug datapath.sv FSM.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 338248}}
{"stitch_vcselab": {"peak_mem": 231064}}
