module test_interface(SW, LEDR, KEY, HEX0, HEX1, CLOCK_50);

	input [17:0]SW;
	input [3:0]KEY;
	input CLOCK_50;
	output [6:0]HEX0, HEX1;
	output [17:0]LEDR;
	
	wire clk1hz;
	//wire [5:0]count;
	
	clock_divider(.clk(CLOCK_50),
				     .reset(1), 
				     .hz_in(1),
				     .hz_out(clk1hz));
	second_counter(clk1hz, .key(KEY[0]),.key1(KEY[1]),.key2(KEY[2]),.rst(SW[17]), .S_counter_over(LEDR[17]),.S1(HEX0),S2(HEX1));
endmodule 