#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Jun 16 15:19:28 2023
# Process ID: 3687731
# Current directory: /home/lab/mill/kc705/prokc705_test/prokc705_test.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/lab/mill/kc705/prokc705_test/prokc705_test.runs/synth_1/top.vds
# Journal file: /home/lab/mill/kc705/prokc705_test/prokc705_test.runs/synth_1/vivado.jou
# Running On: tristar, OS: Linux, CPU Frequency: 2200.000 MHz, CPU Physical cores: 16, Host memory: 134952 MB
#-----------------------------------------------------------
source top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/lab/mill/kc705/prokc705_test/prokc705_test.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/lab/mill/kc705/prokc705_test/prokc705_test.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
WARNING: [Vivado_Tcl 4-1809] The reference checkpoint is from an old version of Vivado; A full resynthesis flow will be run
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3687796
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/async_fifo.v:61]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/async_fifo.v:62]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/async_fifo.v:63]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/async_fifo_fwft.v:57]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/async_fifo_fwft.v:58]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/async_fifo_fwft.v:59]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/channel.v:47]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/channel_128.v:58]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/channel_32.v:58]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/channel_64.v:58]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/counter.v:56]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/counter.v:59]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/counter.v:60]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/counter.v:67]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/demux.v:51]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/ultrascale.vh:361]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/ultrascale.vh:376]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/engine_layer.v:122]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/engine_layer.v:124]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/engine_layer.v:141]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/engine_layer.v:143]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/engine_layer.v:161]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/engine_layer.v:163]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/engine_layer.v:185]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/engine_layer.v:187]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/engine_layer.v:241]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/engine_layer.v:243]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/engine_layer.v:257]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/engine_layer.v:259]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/engine_layer.v:299]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/engine_layer.v:301]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/engine_layer.v:317]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/engine_layer.v:319]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/engine_layer.v:335]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/engine_layer.v:337]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/engine_layer.v:373]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/engine_layer.v:375]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/engine_layer.v:389]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/engine_layer.v:391]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/engine_layer.v:455]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/engine_layer.v:457]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/engine_layer.v:474]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/engine_layer.v:476]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/fifo.v:65]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/fifo.v:66]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/offset_flag_to_one_hot.v:50]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/offset_to_mask.v:41]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/offset_to_mask.v:47]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/ram_1clk_1w_1r.v:55]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/ram_1clk_1w_1r.v:57]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/ram_1clk_1w_1r.v:61]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/ram_2clk_1w_1r.v:57]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/ram_2clk_1w_1r.v:58]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/ram_2clk_1w_1r.v:63]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/registers.v:58]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/registers.v:61]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/registers.v:76]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/registers.v:78]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/registers.v:131]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/registers.v:132]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/registers.v:167]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/registers.v:170]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/registers.v:183]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/registers.v:186]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/registers.v:199]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/registers.v:227]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/reorder_queue.v:70]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/reorder_queue.v:73]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/reorder_queue.v:74]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/reorder_queue.v:84]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/reorder_queue.v:86]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/reorder_queue.v:244]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/reorder_queue.v:246]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/reorder_queue_input.v:52]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/reorder_queue_input.v:53]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/reorder_queue_input.v:61]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/reorder_queue_input.v:63]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/reorder_queue_output.v:67]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/reorder_queue_output.v:68]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/reset_controller.v:64]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/reset_extender.v:49]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/riffa.v:58]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/riffa.v:60]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/riffa.v:77]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/riffa.v:79]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/riffa.v:97]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/riffa.v:99]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/riffa.v:121]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/riffa.v:123]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/riffa.v:175]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/riffa.v:176]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/riffa.v:177]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/riffa.v:255]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/riffa.v:257]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/riffa.v:399]
INFO: [Synth 8-11241] undeclared symbol 'wPendingRst', assumed default net type 'wire' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/riffa.v:425]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/riffa.v:444]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/riffa.v:446]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/riffa.v:507]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/riffa.v:509]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/riffa.v:539]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/riffa.v:542]
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 2147483648; using -2147483648 instead [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/riffa.v:630]
INFO: [Common 17-14] Message 'Synth 8-11057' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tlp.vh:228]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tlp.vh:248]
INFO: [Synth 8-11241] undeclared symbol 'rRst', assumed default net type 'wire' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/rxr_engine_ultrascale.v:384]
INFO: [Synth 8-11241] undeclared symbol 'wDoneEngRst', assumed default net type 'wire' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_engine_classic.v:179]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3273.520 ; gain = 384.801 ; free physical = 94519 ; free virtual = 119924
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/lab/mill/kc705/src/boards/kc705/top.v:17]
INFO: [Synth 8-6157] synthesizing module 'link_act' [/home/lab/mill/kc705/src/core/link-act.v:17]
INFO: [Synth 8-6155] done synthesizing module 'link_act' (0#1) [/home/lab/mill/kc705/src/core/link-act.v:17]
INFO: [Synth 8-6157] synthesizing module 'kc705_clk' [/home/lab/mill/kc705/src/boards/kc705/kc705-clk.v:17]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/home/cad/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71783]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [/home/cad/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71783]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [/home/cad/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:72266]
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (0#1) [/home/cad/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:72266]
INFO: [Synth 8-6157] synthesizing module 'clk_200_50_100' [/home/lab/mill/kc705/prokc705_test/prokc705_test.runs/synth_1/.Xil/Vivado-3687731-tristar/realtime/clk_200_50_100_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_200_50_100' (0#1) [/home/lab/mill/kc705/prokc705_test/prokc705_test.runs/synth_1/.Xil/Vivado-3687731-tristar/realtime/clk_200_50_100_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'kc705_clk' (0#1) [/home/lab/mill/kc705/src/boards/kc705/kc705-clk.v:17]
WARNING: [Synth 8-7071] port 'CLK125P' of module 'kc705_clk' is unconnected for instance 'cm' [/home/lab/mill/kc705/src/boards/kc705/top.v:43]
WARNING: [Synth 8-7071] port 'CLK125N' of module 'kc705_clk' is unconnected for instance 'cm' [/home/lab/mill/kc705/src/boards/kc705/top.v:43]
WARNING: [Synth 8-7071] port 'GTREFCLK125' of module 'kc705_clk' is unconnected for instance 'cm' [/home/lab/mill/kc705/src/boards/kc705/top.v:43]
WARNING: [Synth 8-7023] instance 'cm' of module 'kc705_clk' has 12 connections declared, but only 9 given [/home/lab/mill/kc705/src/boards/kc705/top.v:43]
INFO: [Synth 8-6157] synthesizing module 'pcie_port' [/home/lab/mill/kc705/src/pcie/riffa/riffa-port-k7.v:72]
INFO: [Synth 8-6157] synthesizing module 'xillybus_compat' [/home/lab/mill/kc705/src/pcie/riffa/xillybus-compat.v:18]
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xillybus_compat' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/xillybus-compat.v:18]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/home/cad/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71768]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/home/cad/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71768]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [/home/cad/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71922]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (0#1) [/home/cad/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71922]
INFO: [Synth 8-6157] synthesizing module 'PCIeGen1x8If64' [/home/lab/mill/kc705/prokc705_test/prokc705_test.runs/synth_1/.Xil/Vivado-3687731-tristar/realtime/PCIeGen1x8If64_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PCIeGen1x8If64' (0#1) [/home/lab/mill/kc705/prokc705_test/prokc705_test.runs/synth_1/.Xil/Vivado-3687731-tristar/realtime/PCIeGen1x8If64_stub.v:6]
WARNING: [Synth 8-689] width (5) of port connection 's_axis_tx_tuser' does not match port width (4) of module 'PCIeGen1x8If64' [/home/lab/mill/kc705/src/pcie/riffa/riffa-port-k7.v:269]
WARNING: [Synth 8-7071] port 'tx_buf_av' of module 'PCIeGen1x8If64' is unconnected for instance 'PCIe_i' [/home/lab/mill/kc705/src/pcie/riffa/riffa-port-k7.v:244]
WARNING: [Synth 8-7071] port 'tx_cfg_req' of module 'PCIeGen1x8If64' is unconnected for instance 'PCIe_i' [/home/lab/mill/kc705/src/pcie/riffa/riffa-port-k7.v:244]
WARNING: [Synth 8-7071] port 'tx_err_drop' of module 'PCIeGen1x8If64' is unconnected for instance 'PCIe_i' [/home/lab/mill/kc705/src/pcie/riffa/riffa-port-k7.v:244]
WARNING: [Synth 8-7071] port 'cfg_bridge_serr_en' of module 'PCIeGen1x8If64' is unconnected for instance 'PCIe_i' [/home/lab/mill/kc705/src/pcie/riffa/riffa-port-k7.v:244]
WARNING: [Synth 8-7071] port 'cfg_slot_control_electromech_il_ctl_pulse' of module 'PCIeGen1x8If64' is unconnected for instance 'PCIe_i' [/home/lab/mill/kc705/src/pcie/riffa/riffa-port-k7.v:244]
WARNING: [Synth 8-7071] port 'cfg_root_control_syserr_corr_err_en' of module 'PCIeGen1x8If64' is unconnected for instance 'PCIe_i' [/home/lab/mill/kc705/src/pcie/riffa/riffa-port-k7.v:244]
WARNING: [Synth 8-7071] port 'cfg_root_control_syserr_non_fatal_err_en' of module 'PCIeGen1x8If64' is unconnected for instance 'PCIe_i' [/home/lab/mill/kc705/src/pcie/riffa/riffa-port-k7.v:244]
WARNING: [Synth 8-7071] port 'cfg_root_control_syserr_fatal_err_en' of module 'PCIeGen1x8If64' is unconnected for instance 'PCIe_i' [/home/lab/mill/kc705/src/pcie/riffa/riffa-port-k7.v:244]
WARNING: [Synth 8-7071] port 'cfg_root_control_pme_int_en' of module 'PCIeGen1x8If64' is unconnected for instance 'PCIe_i' [/home/lab/mill/kc705/src/pcie/riffa/riffa-port-k7.v:244]
WARNING: [Synth 8-7071] port 'cfg_aer_rooterr_corr_err_reporting_en' of module 'PCIeGen1x8If64' is unconnected for instance 'PCIe_i' [/home/lab/mill/kc705/src/pcie/riffa/riffa-port-k7.v:244]
WARNING: [Synth 8-7071] port 'cfg_aer_rooterr_non_fatal_err_reporting_en' of module 'PCIeGen1x8If64' is unconnected for instance 'PCIe_i' [/home/lab/mill/kc705/src/pcie/riffa/riffa-port-k7.v:244]
WARNING: [Synth 8-7071] port 'cfg_aer_rooterr_fatal_err_reporting_en' of module 'PCIeGen1x8If64' is unconnected for instance 'PCIe_i' [/home/lab/mill/kc705/src/pcie/riffa/riffa-port-k7.v:244]
WARNING: [Synth 8-7071] port 'cfg_aer_rooterr_corr_err_received' of module 'PCIeGen1x8If64' is unconnected for instance 'PCIe_i' [/home/lab/mill/kc705/src/pcie/riffa/riffa-port-k7.v:244]
WARNING: [Synth 8-7071] port 'cfg_aer_rooterr_non_fatal_err_received' of module 'PCIeGen1x8If64' is unconnected for instance 'PCIe_i' [/home/lab/mill/kc705/src/pcie/riffa/riffa-port-k7.v:244]
WARNING: [Synth 8-7071] port 'cfg_aer_rooterr_fatal_err_received' of module 'PCIeGen1x8If64' is unconnected for instance 'PCIe_i' [/home/lab/mill/kc705/src/pcie/riffa/riffa-port-k7.v:244]
WARNING: [Synth 8-7071] port 'cfg_vc_tcvc_map' of module 'PCIeGen1x8If64' is unconnected for instance 'PCIe_i' [/home/lab/mill/kc705/src/pcie/riffa/riffa-port-k7.v:244]
WARNING: [Synth 8-7023] instance 'PCIe_i' of module 'PCIeGen1x8If64' has 87 connections declared, but only 71 given [/home/lab/mill/kc705/src/pcie/riffa/riffa-port-k7.v:244]
INFO: [Synth 8-6157] synthesizing module 'riffa_wrapper_kc705' [/home/lab/mill/kc705/src/pcie/riffa/riffa_wrapper_kc705.v:48]
	Parameter C_NUM_CHNL bound to: 2 - type: integer 
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MAX_PAYLOAD_BYTES bound to: 256 - type: integer 
	Parameter C_LOG_NUM_TAGS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'translation_xilinx' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/translation_xilinx.v:51]
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'translation_xilinx' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/translation_xilinx.v:51]
INFO: [Synth 8-6157] synthesizing module 'engine_layer' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/engine_layer.v:45]
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_LOG_NUM_TAGS bound to: 5 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 64 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
INFO: [Synth 8-6157] synthesizing module 'rx_engine_classic' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/rx_engine_classic.v:48]
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_LOG_NUM_TAGS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rxr_engine_classic' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/rxr_engine_classic.v:47]
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RX_PIPELINE_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'register' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/register.v:43]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/register.v:43]
INFO: [Synth 8-6157] synthesizing module 'pipeline' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:45]
INFO: [Synth 8-6157] synthesizing module 'offset_to_mask' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/offset_to_mask.v:36]
	Parameter C_MASK_SWAP bound to: 0 - type: integer 
	Parameter C_MASK_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'offset_to_mask' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/offset_to_mask.v:36]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/register.v:43]
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/register.v:43]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized1' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/register.v:43]
	Parameter C_WIDTH bound to: 5 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized1' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/register.v:43]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized2' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/register.v:43]
	Parameter C_WIDTH bound to: 10 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized2' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/register.v:43]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized3' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/register.v:43]
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized3' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/register.v:43]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized0' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 132 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized0' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 132 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized0' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized0' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:45]
INFO: [Synth 8-6157] synthesizing module 'shiftreg' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/shiftreg.v:49]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_WIDTH bound to: 1'b1 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/shiftreg.v:49]
INFO: [Synth 8-6155] done synthesizing module 'rxr_engine_classic' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/rxr_engine_classic.v:47]
INFO: [Synth 8-6157] synthesizing module 'rxc_engine_classic' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/rxc_engine_classic.v:47]
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RX_PIPELINE_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'register__parameterized4' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/register.v:43]
	Parameter C_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized4' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/register.v:43]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized5' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/register.v:43]
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_VALUE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized5' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/register.v:43]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized1' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 100 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized1' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized1' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized1' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:45]
INFO: [Synth 8-6155] done synthesizing module 'rxc_engine_classic' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/rxc_engine_classic.v:47]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized0' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/shiftreg.v:49]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_WIDTH bound to: 64 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized0' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/shiftreg.v:49]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized1' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/shiftreg.v:49]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_WIDTH bound to: 4 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized1' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/shiftreg.v:49]
INFO: [Synth 8-6155] done synthesizing module 'rx_engine_classic' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/rx_engine_classic.v:48]
INFO: [Synth 8-6157] synthesizing module 'tx_engine_classic' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_engine_classic.v:54]
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 64 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
INFO: [Synth 8-6157] synthesizing module 'txc_engine_classic' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/txc_engine_classic.v:52]
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 0 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 64 - type: integer 
	Parameter C_DEPTH_PACKETS bound to: 10 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
INFO: [Synth 8-6157] synthesizing module 'txc_formatter_classic' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/txc_engine_classic.v:209]
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_ALIGN_WIDTH bound to: 0 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 0 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized2' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 128 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized2' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized2' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized2' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:45]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized3' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 158 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized3' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 158 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized3' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized3' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:45]
INFO: [Synth 8-6155] done synthesizing module 'txc_formatter_classic' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/txc_engine_classic.v:209]
INFO: [Synth 8-6157] synthesizing module 'tx_engine' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_engine.v:49]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_DEPTH_PACKETS bound to: 10 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 0 - type: integer 
	Parameter C_FORMATTER_DELAY bound to: 1 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 64 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
INFO: [Synth 8-6157] synthesizing module 'tx_data_pipeline' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_data_pipeline.v:55]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 0 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 64 - type: integer 
	Parameter C_DEPTH_PACKETS bound to: 22 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
INFO: [Synth 8-6157] synthesizing module 'tx_data_shift' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_data_shift.v:73]
	Parameter C_PIPELINE_OUTPUT bound to: 0 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
INFO: [Synth 8-6157] synthesizing module 'rotate' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/rotate.v:44]
	Parameter C_DIRECTION bound to: LEFT - type: string 
	Parameter C_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rotate' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/rotate.v:44]
INFO: [Synth 8-6157] synthesizing module 'one_hot_mux' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/one_hot_mux.v:44]
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 2 - type: integer 
	Parameter C_AGGREGATE_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'one_hot_mux' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/one_hot_mux.v:44]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized4' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 68 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized4' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized4' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized4' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:45]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized5' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 69 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized5' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 69 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized5' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized5' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:45]
INFO: [Synth 8-6157] synthesizing module 'rotate__parameterized0' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/rotate.v:44]
	Parameter C_DIRECTION bound to: RIGHT - type: string 
	Parameter C_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rotate__parameterized0' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/rotate.v:44]
INFO: [Synth 8-6157] synthesizing module 'offset_flag_to_one_hot' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/offset_flag_to_one_hot.v:45]
	Parameter C_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'offset_flag_to_one_hot' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/offset_flag_to_one_hot.v:45]
INFO: [Synth 8-6155] done synthesizing module 'tx_data_shift' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_data_shift.v:73]
INFO: [Synth 8-6157] synthesizing module 'tx_data_fifo' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_data_fifo.v:63]
	Parameter C_DEPTH_PACKETS bound to: 22 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized6' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized6' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized6' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized6' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/fifo.v:45]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_DEPTH bound to: 704 - type: integer 
	Parameter C_DELAY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'scsdpram' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/scsdpram.v:50]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'scsdpram' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/scsdpram.v:50]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized2' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/shiftreg.v:49]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1'b1 
	Parameter C_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized2' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/shiftreg.v:49]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/fifo.v:45]
INFO: [Synth 8-6157] synthesizing module 'counter_v2' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_data_fifo.v:288]
	Parameter C_MAX_VALUE bound to: 22 - type: integer 
	Parameter C_SAT_VALUE bound to: 23 - type: integer 
	Parameter C_FLR_VALUE bound to: 0 - type: integer 
	Parameter C_RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_v2' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_data_fifo.v:288]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized7' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized7' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized7' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized7' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:45]
INFO: [Synth 8-6155] done synthesizing module 'tx_data_fifo' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_data_fifo.v:63]
INFO: [Synth 8-6155] done synthesizing module 'tx_data_pipeline' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_data_pipeline.v:55]
INFO: [Synth 8-6157] synthesizing module 'tx_hdr_fifo' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_hdr_fifo.v:56]
	Parameter C_DEPTH_PACKETS bound to: 10 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 0 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized8' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 158 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized8' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 158 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized8' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized8' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo__parameterized0' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/fifo.v:45]
	Parameter C_WIDTH bound to: 158 - type: integer 
	Parameter C_DEPTH bound to: 10 - type: integer 
	Parameter C_DELAY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'scsdpram__parameterized0' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/scsdpram.v:50]
	Parameter C_WIDTH bound to: 158 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'scsdpram__parameterized0' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/scsdpram.v:50]
INFO: [Synth 8-6155] done synthesizing module 'fifo__parameterized0' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/fifo.v:45]
INFO: [Synth 8-6155] done synthesizing module 'tx_hdr_fifo' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_hdr_fifo.v:56]
INFO: [Synth 8-6157] synthesizing module 'tx_alignment_pipeline' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:87]
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_DATA_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_HDR_INPUT bound to: 1 - type: integer 
	Parameter C_USE_COMPUTE_REG bound to: 1 - type: integer 
	Parameter C_USE_READY_REG bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized9' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized9' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized9' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized9' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:45]
INFO: [Synth 8-6157] synthesizing module 'mux' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/mux.v:45]
	Parameter C_NUM_INPUTS bound to: 4 - type: integer 
	Parameter C_CLOG_NUM_INPUTS bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_MUX_TYPE bound to: SELECT - type: string 
INFO: [Synth 8-6157] synthesizing module 'mux_select' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/mux.v:90]
	Parameter C_NUM_INPUTS bound to: 4 - type: integer 
	Parameter C_CLOG_NUM_INPUTS bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_select' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/mux.v:90]
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/mux.v:45]
WARNING: [Synth 8-689] width (4) of port connection 'MASK' does not match port width (2) of module 'offset_to_mask' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:274]
WARNING: [Synth 8-689] width (4) of port connection 'MASK' does not match port width (2) of module 'offset_to_mask' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:287]
WARNING: [Synth 8-689] width (32) of port connection 'OFFSET' does not match port width (1) of module 'offset_to_mask' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:290]
WARNING: [Synth 8-689] width (4) of port connection 'WR_DATA' does not match port width (2) of module 'rotate__parameterized0' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:302]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized10' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 166 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized10' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 166 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized10' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized10' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:45]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized11' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 11 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized11' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized11' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized11' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:45]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/counter.v:47]
	Parameter C_MAX_VALUE bound to: 3 - type: integer 
	Parameter C_SAT_VALUE bound to: 3 - type: integer 
	Parameter C_RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/counter.v:47]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/counter.v:47]
	Parameter C_MAX_VALUE bound to: 32768 - type: integer 
	Parameter C_SAT_VALUE bound to: 65536 - type: integer 
	Parameter C_RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/counter.v:47]
WARNING: [Synth 8-689] width (15) of port connection 'VALUE' does not match port width (16) of module 'counter__parameterized0' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:417]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized12' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 67 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized12' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 67 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized12' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized12' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:45]
INFO: [Synth 8-6155] done synthesizing module 'tx_alignment_pipeline' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:87]
INFO: [Synth 8-6155] done synthesizing module 'tx_engine' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_engine.v:49]
INFO: [Synth 8-6155] done synthesizing module 'txc_engine_classic' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/txc_engine_classic.v:52]
INFO: [Synth 8-6157] synthesizing module 'txr_engine_classic' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/txr_engine_classic.v:51]
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 0 - type: integer 
	Parameter C_MAX_PAYLOAD_DWORDS bound to: 64 - type: integer 
	Parameter C_DEPTH_PACKETS bound to: 10 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
INFO: [Synth 8-6157] synthesizing module 'txr_formatter_classic' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/txr_engine_classic.v:207]
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MAX_HDR_WIDTH bound to: 128 - type: integer 
	Parameter C_MAX_ALIGN_WIDTH bound to: 0 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 0 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
INFO: [Synth 8-6155] done synthesizing module 'txr_formatter_classic' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/txr_engine_classic.v:207]
INFO: [Synth 8-6155] done synthesizing module 'txr_engine_classic' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/txr_engine_classic.v:51]
INFO: [Synth 8-6157] synthesizing module 'tx_mux' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_engine_classic.v:436]
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 0 - type: integer 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_MUX_TYPE bound to: SHIFT - type: string 
	Parameter C_VENDOR bound to: XILINX - type: string 
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized13' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:45]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 68 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reg_pipeline__parameterized13' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:214]
	Parameter C_DEPTH bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_pipeline__parameterized13' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:214]
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized13' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:45]
INFO: [Synth 8-6157] synthesizing module 'tx_arbiter' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_engine_classic.v:656]
	Parameter C_TXC_PRIORITY bound to: 1 - type: integer 
	Parameter C_TXR_PRIORITY bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tx_arbiter' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_engine_classic.v:656]
INFO: [Synth 8-6157] synthesizing module 'tx_phi' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_engine_classic.v:836]
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MUX_TYPE bound to: SHIFT - type: string 
	Parameter C_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mux__parameterized0' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/mux.v:45]
	Parameter C_NUM_INPUTS bound to: 2 - type: integer 
	Parameter C_CLOG_NUM_INPUTS bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 69 - type: integer 
	Parameter C_MUX_TYPE bound to: SELECT - type: string 
INFO: [Synth 8-6157] synthesizing module 'mux_select__parameterized0' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/mux.v:90]
	Parameter C_NUM_INPUTS bound to: 2 - type: integer 
	Parameter C_CLOG_NUM_INPUTS bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 69 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_select__parameterized0' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/mux.v:90]
INFO: [Synth 8-6155] done synthesizing module 'mux__parameterized0' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/mux.v:45]
INFO: [Synth 8-6155] done synthesizing module 'tx_phi' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_engine_classic.v:836]
INFO: [Synth 8-6155] done synthesizing module 'tx_mux' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_engine_classic.v:436]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized3' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/shiftreg.v:49]
	Parameter C_DEPTH bound to: 10 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized3' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/shiftreg.v:49]
INFO: [Synth 8-6157] synthesizing module 'reset_controller' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/reset_controller.v:50]
	Parameter C_RST_COUNT bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized1' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/counter.v:47]
	Parameter C_MAX_VALUE bound to: 16 - type: integer 
	Parameter C_SAT_VALUE bound to: 16 - type: integer 
	Parameter C_RST_VALUE bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized1' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/counter.v:47]
INFO: [Synth 8-6155] done synthesizing module 'reset_controller' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/reset_controller.v:50]
INFO: [Synth 8-6155] done synthesizing module 'tx_engine_classic' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_engine_classic.v:54]
INFO: [Synth 8-6155] done synthesizing module 'engine_layer' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/engine_layer.v:45]
INFO: [Synth 8-6157] synthesizing module 'riffa' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/riffa.v:38]
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_NUM_CHNL bound to: 2 - type: integer 
	Parameter C_MAX_READ_REQ_BYTES bound to: 512 - type: integer 
	Parameter C_TAG_WIDTH bound to: 5 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_FPGA_NAME bound to: REGT - type: string 
	Parameter C_FPGA_ID bound to: K705 - type: string 
	Parameter C_DEPTH_PACKETS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'channel' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/channel.v:43]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'channel_64' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/channel_64.v:51]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rx_port_64' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/rx_port_64.v:51]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MAIN_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_SG_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_packer_64' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/fifo_packer_64.v:47]
INFO: [Synth 8-6155] done synthesizing module 'fifo_packer_64' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/fifo_packer_64.v:47]
INFO: [Synth 8-6157] synthesizing module 'async_fifo_fwft' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/async_fifo_fwft.v:53]
	Parameter C_WIDTH bound to: 64 - type: integer 
	Parameter C_DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'async_fifo' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/async_fifo.v:57]
	Parameter C_WIDTH bound to: 64 - type: integer 
	Parameter C_DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram_2clk_1w_1r' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/ram_2clk_1w_1r.v:48]
	Parameter C_RAM_WIDTH bound to: 64 - type: integer 
	Parameter C_RAM_DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_2clk_1w_1r' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/ram_2clk_1w_1r.v:48]
INFO: [Synth 8-6157] synthesizing module 'async_cmp' [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/async_fifo.v:142]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'async_cmp' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/async_fifo.v:142]
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rd_ptr_empty' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/async_fifo.v:195]
	Parameter C_DEPTH_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wr_ptr_full' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/async_fifo.v:255]
INFO: [Synth 8-6155] done synthesizing module 'async_fifo' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/async_fifo.v:57]
INFO: [Synth 8-6155] done synthesizing module 'async_fifo_fwft' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/async_fifo_fwft.v:53]
	Parameter C_WIDTH bound to: 64 - type: integer 
	Parameter C_DEPTH bound to: 1024 - type: integer 
	Parameter C_PROVIDE_COUNT bound to: 1 - type: integer 
	Parameter C_RAM_WIDTH bound to: 64 - type: integer 
	Parameter C_RAM_DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_1clk_1w_1r' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/ram_1clk_1w_1r.v:48]
INFO: [Synth 8-6155] done synthesizing module 'sync_fifo' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/sync_fifo.v:54]
	Parameter C_FIFO_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sg_list_requester' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/sg_list_requester.v:63]
INFO: [Synth 8-6155] done synthesizing module 'rx_port_requester_mux' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/rx_port_requester_mux.v:52]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sg_list_reader_64' (0#1) [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/sg_list_reader_64.v:52]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter C_MAX_READ_REQ bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_WIDTH bound to: 65 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_RAM_WIDTH bound to: 65 - type: integer 
	Parameter C_RAM_DEPTH bound to: 8 - type: integer 
	Parameter C_DEPTH_BITS bound to: 3 - type: integer 
	Parameter C_DEPTH_BITS bound to: 3 - type: integer 
	Parameter C_DEPTH_BITS bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_FIFO_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_WIDTH bound to: 64 - type: integer 
	Parameter C_DEPTH bound to: 512 - type: integer 
	Parameter C_PROVIDE_COUNT bound to: 1 - type: integer 
	Parameter C_RAM_WIDTH bound to: 64 - type: integer 
	Parameter C_RAM_DEPTH bound to: 512 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 71 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 71 - type: integer 
	Parameter C_RST_COUNT bound to: 8 - type: integer 
	Parameter C_MAX_VALUE bound to: 8 - type: integer 
	Parameter C_SAT_VALUE bound to: 8 - type: integer 
	Parameter C_RST_VALUE bound to: 0 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_VALUE bound to: 0 - type: integer 
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_NUM_CHNL bound to: 2 - type: integer 
	Parameter C_MAX_READ_REQ_BYTES bound to: 512 - type: integer 
	Parameter C_TAG_WIDTH bound to: 5 - type: integer 
	Parameter C_RAM_WIDTH bound to: 32 - type: integer 
	Parameter C_RAM_DEPTH bound to: 2048 - type: integer 
	Parameter C_RAM_WIDTH bound to: 12 - type: integer 
	Parameter C_RAM_DEPTH bound to: 32 - type: integer 
	Parameter C_RAM_WIDTH bound to: 6 - type: integer 
	Parameter C_RAM_DEPTH bound to: 32 - type: integer 
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TAG_WIDTH bound to: 5 - type: integer 
	Parameter C_TAG_DW_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_DATA_ADDR_STRIDE_WIDTH bound to: 6 - type: integer 
	Parameter C_DATA_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_RAM_WIDTH bound to: 8 - type: integer 
	Parameter C_RAM_DEPTH bound to: 32 - type: integer 
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_NUM_CHNL bound to: 2 - type: integer 
	Parameter C_TAG_WIDTH bound to: 5 - type: integer 
	Parameter C_TAG_DW_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_DATA_ADDR_STRIDE_WIDTH bound to: 6 - type: integer 
	Parameter C_DATA_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_NUM_CHNL bound to: 2 - type: integer 
	Parameter C_MAX_READ_REQ_BYTES bound to: 512 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_NUM_VECTORS bound to: 2 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_FPGA_NAME bound to: REGT - type: string 
	Parameter C_PIPELINE_OUTPUT bound to: 1 - type: integer 
	Parameter C_PIPELINE_INPUT bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 183 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 183 - type: integer 
	Parameter C_OUTPUTS bound to: 16 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_OUTPUTS bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 60 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 60 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 139 - type: integer 
	Parameter C_USE_MEMORY bound to: 0 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 139 - type: integer 
	Parameter C_NUM_CHNL bound to: 2 - type: integer 
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_NUM_CHNL bound to: 2 - type: integer 
	Parameter C_TAG_WIDTH bound to: 5 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_DEPTH_PACKETS bound to: 4 - type: integer 
	Parameter C_PCI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_NUM_CHNL bound to: 2 - type: integer 
	Parameter C_TAG_WIDTH bound to: 5 - type: integer 
	Parameter C_VENDOR bound to: XILINX - type: string 
	Parameter C_NUM_CHNL bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_DELAY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
WARNING: [Synth 8-7071] port 'valid' of module 'fifo_64x512_afull' is unconnected for instance 'src1_fifo' [/home/lab/mill/kc705/src/pcie/riffa/riffa-port-k7.v:565]
WARNING: [Synth 8-7071] port 'prog_full' of module 'fifo_64x512_afull' is unconnected for instance 'src1_fifo' [/home/lab/mill/kc705/src/pcie/riffa/riffa-port-k7.v:565]
WARNING: [Synth 8-7023] instance 'src1_fifo' of module 'fifo_64x512_afull' has 10 connections declared, but only 8 given [/home/lab/mill/kc705/src/pcie/riffa/riffa-port-k7.v:565]
WARNING: [Synth 8-7071] port 'valid' of module 'fifo_64x512_afull' is unconnected for instance 'src2_fifo' [/home/lab/mill/kc705/src/pcie/riffa/riffa-port-k7.v:577]
WARNING: [Synth 8-7071] port 'prog_full' of module 'fifo_64x512_afull' is unconnected for instance 'src2_fifo' [/home/lab/mill/kc705/src/pcie/riffa/riffa-port-k7.v:577]
WARNING: [Synth 8-7023] instance 'src2_fifo' of module 'fifo_64x512_afull' has 10 connections declared, but only 8 given [/home/lab/mill/kc705/src/pcie/riffa/riffa-port-k7.v:577]
WARNING: [Synth 8-7071] port 'valid' of module 'fifo_64x512_afull' is unconnected for instance 'sink1_fifo' [/home/lab/mill/kc705/src/pcie/riffa/riffa-port-k7.v:650]
WARNING: [Synth 8-7023] instance 'sink1_fifo' of module 'fifo_64x512_afull' has 10 connections declared, but only 9 given [/home/lab/mill/kc705/src/pcie/riffa/riffa-port-k7.v:650]
WARNING: [Synth 8-7071] port 'valid' of module 'fifo_64x512_afull' is unconnected for instance 'sink2_fifo' [/home/lab/mill/kc705/src/pcie/riffa/riffa-port-k7.v:663]
WARNING: [Synth 8-7023] instance 'sink2_fifo' of module 'fifo_64x512_afull' has 10 connections declared, but only 9 given [/home/lab/mill/kc705/src/pcie/riffa/riffa-port-k7.v:663]
	Parameter AXI_Width bound to: 64 - type: integer 
	Parameter AXI_Width bound to: 64 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/lab/mill/kc705/src/serdes/aurora/aurora-port.v:70]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lab/mill/kc705/src/serdes/aurora/k7-aurora-boot.v:35]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lab/mill/kc705/src/icap/xilinx/pe-icap.v:222]
	Parameter DEVICE_ID bound to: 56955027 - type: integer 
	Parameter ICAP_WIDTH bound to: X32 - type: string 
WARNING: [Synth 8-7071] port 'full' of module 'fwft_64x512_afull' is unconnected for instance 'fifo1' [/home/lab/mill/kc705/src/pe-base/pe-intadd.v:45]
WARNING: [Synth 8-7023] instance 'fifo1' of module 'fwft_64x512_afull' has 10 connections declared, but only 9 given [/home/lab/mill/kc705/src/pe-base/pe-intadd.v:45]
WARNING: [Synth 8-7071] port 'full' of module 'fwft_64x512_afull' is unconnected for instance 'fifo2' [/home/lab/mill/kc705/src/pe-base/pe-intadd.v:50]
WARNING: [Synth 8-7023] instance 'fifo2' of module 'fwft_64x512_afull' has 10 connections declared, but only 9 given [/home/lab/mill/kc705/src/pe-base/pe-intadd.v:50]
	Parameter NumPorts bound to: 7 - type: integer 
	Parameter PassThrough bound to: 7'b0000111 
WARNING: [Synth 8-7071] port 'full' of module 'fwft_64x512_afull' is unconnected for instance 'fwft' [/home/lab/mill/kc705/src/core/router.v:104]
WARNING: [Synth 8-7071] port 'empty' of module 'fwft_64x512_afull' is unconnected for instance 'fwft' [/home/lab/mill/kc705/src/core/router.v:104]
WARNING: [Synth 8-7023] instance 'fwft' of module 'fwft_64x512_afull' has 10 connections declared, but only 8 given [/home/lab/mill/kc705/src/core/router.v:104]
	Parameter NumPorts bound to: 7 - type: integer 
	Parameter PassThrough bound to: 7'b0000111 
	Parameter NumPorts bound to: 7 - type: integer 
	Parameter NumPorts bound to: 7 - type: integer 
	Parameter PortNo bound to: 1 - type: integer 
	Parameter NumCh bound to: 7 - type: integer 
	Parameter Width bound to: 64 - type: integer 
	Parameter NumCh bound to: 7 - type: integer 
	Parameter NumPorts bound to: 7 - type: integer 
	Parameter PortNo bound to: 2 - type: integer 
	Parameter NumPorts bound to: 7 - type: integer 
	Parameter PortNo bound to: 3 - type: integer 
	Parameter NumPorts bound to: 7 - type: integer 
	Parameter PortNo bound to: 4 - type: integer 
	Parameter NumPorts bound to: 7 - type: integer 
	Parameter PortNo bound to: 5 - type: integer 
	Parameter NumPorts bound to: 7 - type: integer 
	Parameter PortNo bound to: 6 - type: integer 
	Parameter NumPorts bound to: 7 - type: integer 
	Parameter PortNo bound to: 7 - type: integer 
	Parameter Width bound to: 7 - type: integer 
	Parameter NumCh bound to: 7 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lab/mill/kc705/src/boards/kc705/top.v:156]
WARNING: [Synth 8-6014] Unused sequential element RX_LEN_reg was removed.  [/home/lab/mill/kc705/src/pcie/riffa/xillybus-compat.v:130]
WARNING: [Synth 8-3848] Net S_AXIS_TX_TUSER in module/entity translation_xilinx does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/translation_xilinx.v:75]
WARNING: [Synth 8-3848] Net RX_TLP_BAR_DECODE in module/entity translation_xilinx does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/translation_xilinx.v:104]
WARNING: [Synth 8-6014] Unused sequential element gen_sr_registers[4].rDataShift_reg[4] was removed.  [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/shiftreg.v:73]
WARNING: [Synth 8-6014] Unused sequential element gen_sr_registers[4].rDataShift_reg[4] was removed.  [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/shiftreg.v:73]
WARNING: [Synth 8-6014] Unused sequential element gen_sr_registers[4].rDataShift_reg[4] was removed.  [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/shiftreg.v:73]
WARNING: [Synth 8-3848] Net wSchedule[0][31] in module/entity tx_alignment_pipeline does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][30] in module/entity tx_alignment_pipeline does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][29] in module/entity tx_alignment_pipeline does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][28] in module/entity tx_alignment_pipeline does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][27] in module/entity tx_alignment_pipeline does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][26] in module/entity tx_alignment_pipeline does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][25] in module/entity tx_alignment_pipeline does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][24] in module/entity tx_alignment_pipeline does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][11] in module/entity tx_alignment_pipeline does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][10] in module/entity tx_alignment_pipeline does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][9] in module/entity tx_alignment_pipeline does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][8] in module/entity tx_alignment_pipeline does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][7] in module/entity tx_alignment_pipeline does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][6] in module/entity tx_alignment_pipeline does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][5] in module/entity tx_alignment_pipeline does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][4] in module/entity tx_alignment_pipeline does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][3] in module/entity tx_alignment_pipeline does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][2] in module/entity tx_alignment_pipeline does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][1] in module/entity tx_alignment_pipeline does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[0][0] in module/entity tx_alignment_pipeline does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][31] in module/entity tx_alignment_pipeline does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][30] in module/entity tx_alignment_pipeline does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][29] in module/entity tx_alignment_pipeline does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][28] in module/entity tx_alignment_pipeline does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][27] in module/entity tx_alignment_pipeline does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][26] in module/entity tx_alignment_pipeline does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][25] in module/entity tx_alignment_pipeline does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][24] in module/entity tx_alignment_pipeline does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][11] in module/entity tx_alignment_pipeline does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][10] in module/entity tx_alignment_pipeline does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][9] in module/entity tx_alignment_pipeline does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][8] in module/entity tx_alignment_pipeline does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][7] in module/entity tx_alignment_pipeline does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][6] in module/entity tx_alignment_pipeline does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][5] in module/entity tx_alignment_pipeline does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][4] in module/entity tx_alignment_pipeline does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][3] in module/entity tx_alignment_pipeline does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][2] in module/entity tx_alignment_pipeline does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][1] in module/entity tx_alignment_pipeline does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-3848] Net wSchedule[1][0] in module/entity tx_alignment_pipeline does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_alignment_pipeline.v:163]
WARNING: [Synth 8-6014] Unused sequential element gen_sr_registers[10].rDataShift_reg[10] was removed.  [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/shiftreg.v:73]
WARNING: [Synth 8-6014] Unused sequential element gen_sr_registers[4].rDataShift_reg[4] was removed.  [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/shiftreg.v:73]
WARNING: [Synth 8-3848] Net __wRdMemory[31] in module/entity registers does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[28] in module/entity registers does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[27] in module/entity registers does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[26] in module/entity registers does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[23] in module/entity registers does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[22] in module/entity registers does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[21] in module/entity registers does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[20] in module/entity registers does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[19] in module/entity registers does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[18] in module/entity registers does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[17] in module/entity registers does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[16] in module/entity registers does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[7] in module/entity registers does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[6] in module/entity registers does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[5] in module/entity registers does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[4] in module/entity registers does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[3] in module/entity registers does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[2] in module/entity registers does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[1] in module/entity registers does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/registers.v:160]
WARNING: [Synth 8-3848] Net __wRdMemory[0] in module/entity registers does not have driver. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/registers.v:160]
WARNING: [Synth 8-6014] Unused sequential element rCapAddr64_reg was removed.  [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_multiplexer_64.v:235]
WARNING: [Synth 8-6014] Unused sequential element rWnR_reg was removed.  [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_multiplexer_64.v:382]
WARNING: [Synth 8-6014] Unused sequential element rTag_reg was removed.  [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_multiplexer_64.v:384]
WARNING: [Synth 8-6014] Unused sequential element rAddr_reg was removed.  [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_multiplexer_64.v:385]
WARNING: [Synth 8-3936] Found unconnected internal register 'rChnl_reg' and it is trimmed from '24' to '20' bits. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_multiplexer_64.v:380]
WARNING: [Synth 8-3936] Found unconnected internal register '_rChnl_reg' and it is trimmed from '24' to '20' bits. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_multiplexer_64.v:397]
WARNING: [Synth 8-3936] Found unconnected internal register 'rLen_reg' and it is trimmed from '70' to '54' bits. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_multiplexer_64.v:386]
WARNING: [Synth 8-3936] Found unconnected internal register '_rLen_reg' and it is trimmed from '70' to '54' bits. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_multiplexer_64.v:396]
WARNING: [Synth 8-6014] Unused sequential element RX_STAT_reg was removed.  [/home/lab/mill/kc705/src/serdes/aurora/aurora-port.v:180]
WARNING: [Synth 8-6014] Unused sequential element CFG_DATA_LEN_reg was removed.  [/home/lab/mill/kc705/src/icap/xilinx/pe-icap.v:152]
WARNING: [Synth 8-3848] Net Q2 in module/entity pe does not have driver. [/home/lab/mill/kc705/src/pe-base/pe-intadd.v:30]
WARNING: [Synth 8-3848] Net router_sink_gen[3].PTc in module/entity router_core does not have driver. [/home/lab/mill/kc705/src/core/router.v:240]
WARNING: [Synth 8-3848] Net router_sink_gen[4].PTc in module/entity router_core does not have driver. [/home/lab/mill/kc705/src/core/router.v:240]
WARNING: [Synth 8-3848] Net router_sink_gen[5].PTc in module/entity router_core does not have driver. [/home/lab/mill/kc705/src/core/router.v:240]
WARNING: [Synth 8-3848] Net router_sink_gen[6].PTc in module/entity router_core does not have driver. [/home/lab/mill/kc705/src/core/router.v:240]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'pci'. This will prevent further optimization [/home/lab/mill/kc705/src/boards/kc705/top.v:61]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila'. This will prevent further optimization [/home/lab/mill/kc705/src/boards/kc705/top.v:156]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ro'. This will prevent further optimization [/home/lab/mill/kc705/src/boards/kc705/top.v:145]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'icap'. This will prevent further optimization [/home/lab/mill/kc705/src/boards/kc705/top.v:110]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'pe'. This will prevent further optimization [/home/lab/mill/kc705/src/boards/kc705/top.v:124]
WARNING: [Synth 8-7129] Port DEST_VALID[6] in module router_mux__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[5] in module router_mux__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[4] in module router_mux__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[3] in module router_mux__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[2] in module router_mux__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[1] in module router_mux__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[0] in module router_mux__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[6] in module router_mux__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[5] in module router_mux__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[4] in module router_mux__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[3] in module router_mux__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[2] in module router_mux__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[1] in module router_mux__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[0] in module router_mux__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[6] in module router_mux__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[5] in module router_mux__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[4] in module router_mux__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[3] in module router_mux__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[2] in module router_mux__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[1] in module router_mux__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[0] in module router_mux__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[6] in module router_mux__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[5] in module router_mux__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[4] in module router_mux__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[3] in module router_mux__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[2] in module router_mux__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[1] in module router_mux__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[0] in module router_mux__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[6] in module router_mux__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[5] in module router_mux__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[4] in module router_mux__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[3] in module router_mux__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[2] in module router_mux__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[1] in module router_mux__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[0] in module router_mux__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[6] in module router_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[5] in module router_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[4] in module router_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[3] in module router_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[2] in module router_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[1] in module router_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[0] in module router_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[6] in module router_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[5] in module router_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[4] in module router_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[3] in module router_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[2] in module router_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[1] in module router_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_VALID[0] in module router_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[447] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[446] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[445] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[444] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[443] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[442] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[441] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[440] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[439] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[438] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[437] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[436] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[435] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[434] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[433] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[432] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[431] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[430] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[429] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[428] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[427] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[426] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[425] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[424] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[423] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[422] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[421] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[420] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[419] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[418] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[417] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[416] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[415] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[414] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[413] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[412] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[411] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[410] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[409] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[408] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[407] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[406] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[405] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[404] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[403] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[402] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[401] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[400] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[399] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[398] in module router_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port PT[397] in module router_core is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3420.301 ; gain = 531.582 ; free physical = 94361 ; free virtual = 119768
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3432.176 ; gain = 543.457 ; free physical = 94361 ; free virtual = 119768
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3432.176 ; gain = 543.457 ; free physical = 94361 ; free virtual = 119768
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3435.145 ; gain = 0.000 ; free physical = 94361 ; free virtual = 119768
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/fifo_66x512_async_dprogfull/fifo_66x512_async_dprogfull/fifo_66x512_async_dprogfull_in_context.xdc] for cell 'au/ap_sma/ap/tx_fifo'
Finished Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/fifo_66x512_async_dprogfull/fifo_66x512_async_dprogfull/fifo_66x512_async_dprogfull_in_context.xdc] for cell 'au/ap_sma/ap/tx_fifo'
Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/fifo_66x512_async_dprogfull/fifo_66x512_async_dprogfull/fifo_66x512_async_dprogfull_in_context.xdc] for cell 'au/ap_sma/ap/rx_fifo'
Finished Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/fifo_66x512_async_dprogfull/fifo_66x512_async_dprogfull/fifo_66x512_async_dprogfull_in_context.xdc] for cell 'au/ap_sma/ap/rx_fifo'
Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/fifo_66x512_async_dprogfull/fifo_66x512_async_dprogfull/fifo_66x512_async_dprogfull_in_context.xdc] for cell 'au/ap_sfp/ap/tx_fifo'
Finished Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/fifo_66x512_async_dprogfull/fifo_66x512_async_dprogfull/fifo_66x512_async_dprogfull_in_context.xdc] for cell 'au/ap_sfp/ap/tx_fifo'
Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/fifo_66x512_async_dprogfull/fifo_66x512_async_dprogfull/fifo_66x512_async_dprogfull_in_context.xdc] for cell 'au/ap_sfp/ap/rx_fifo'
Finished Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/fifo_66x512_async_dprogfull/fifo_66x512_async_dprogfull/fifo_66x512_async_dprogfull_in_context.xdc] for cell 'au/ap_sfp/ap/rx_fifo'
Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/kc705_sfp_slave/kc705_sfp_slave/kc705_sfp_slave_in_context.xdc] for cell 'au/aurora_core_sfp'
Finished Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/kc705_sfp_slave/kc705_sfp_slave/kc705_sfp_slave_in_context.xdc] for cell 'au/aurora_core_sfp'
Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/fifo_64x512_32_async_afull/fifo_64x512_32_async_afull/fifo_64x512_32_async_afull_in_context.xdc] for cell 'icap/fifo'
Finished Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/fifo_64x512_32_async_afull/fifo_64x512_32_async_afull/fifo_64x512_32_async_afull_in_context.xdc] for cell 'icap/fifo'
Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/PCIeGen1x8If64/PCIeGen1x8If64/PCIeGen1x8If64_in_context.xdc] for cell 'pci/PCIe_i'
Finished Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/PCIeGen1x8If64/PCIeGen1x8If64/PCIeGen1x8If64_in_context.xdc] for cell 'pci/PCIe_i'
Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/clk_200_50_100/clk_200_50_100/clk_200_50_100_in_context.xdc] for cell 'cm/dcm1'
Finished Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/clk_200_50_100/clk_200_50_100/clk_200_50_100_in_context.xdc] for cell 'cm/dcm1'
Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/fwft_64x512_afull/fwft_64x512_afull/fwft_64x512_afull_in_context.xdc] for cell 'pe/fifo1'
Finished Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/fwft_64x512_afull/fwft_64x512_afull/fwft_64x512_afull_in_context.xdc] for cell 'pe/fifo1'
Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/fwft_64x512_afull/fwft_64x512_afull/fwft_64x512_afull_in_context.xdc] for cell 'pe/fifo2'
Finished Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/fwft_64x512_afull/fwft_64x512_afull/fwft_64x512_afull_in_context.xdc] for cell 'pe/fifo2'
Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/fwft_64x512_afull/fwft_64x512_afull/fwft_64x512_afull_in_context.xdc] for cell 'ro/rxbuf_gen[0].rxbuf/fwft'
Finished Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/fwft_64x512_afull/fwft_64x512_afull/fwft_64x512_afull_in_context.xdc] for cell 'ro/rxbuf_gen[0].rxbuf/fwft'
Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/fwft_64x512_afull/fwft_64x512_afull/fwft_64x512_afull_in_context.xdc] for cell 'ro/rxbuf_gen[1].rxbuf/fwft'
Finished Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/fwft_64x512_afull/fwft_64x512_afull/fwft_64x512_afull_in_context.xdc] for cell 'ro/rxbuf_gen[1].rxbuf/fwft'
Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/fwft_64x512_afull/fwft_64x512_afull/fwft_64x512_afull_in_context.xdc] for cell 'ro/rxbuf_gen[2].rxbuf/fwft'
Finished Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/fwft_64x512_afull/fwft_64x512_afull/fwft_64x512_afull_in_context.xdc] for cell 'ro/rxbuf_gen[2].rxbuf/fwft'
Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/fwft_64x512_afull/fwft_64x512_afull/fwft_64x512_afull_in_context.xdc] for cell 'ro/rxbuf_gen[3].rxbuf/fwft'
Finished Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/fwft_64x512_afull/fwft_64x512_afull/fwft_64x512_afull_in_context.xdc] for cell 'ro/rxbuf_gen[3].rxbuf/fwft'
Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/fwft_64x512_afull/fwft_64x512_afull/fwft_64x512_afull_in_context.xdc] for cell 'ro/rxbuf_gen[4].rxbuf/fwft'
Finished Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/fwft_64x512_afull/fwft_64x512_afull/fwft_64x512_afull_in_context.xdc] for cell 'ro/rxbuf_gen[4].rxbuf/fwft'
Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/fwft_64x512_afull/fwft_64x512_afull/fwft_64x512_afull_in_context.xdc] for cell 'ro/rxbuf_gen[5].rxbuf/fwft'
Finished Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/fwft_64x512_afull/fwft_64x512_afull/fwft_64x512_afull_in_context.xdc] for cell 'ro/rxbuf_gen[5].rxbuf/fwft'
Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/fwft_64x512_afull/fwft_64x512_afull/fwft_64x512_afull_in_context.xdc] for cell 'ro/rxbuf_gen[6].rxbuf/fwft'
Finished Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/fwft_64x512_afull/fwft_64x512_afull/fwft_64x512_afull_in_context.xdc] for cell 'ro/rxbuf_gen[6].rxbuf/fwft'
Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/fifo_64x512_afull/fifo_64x512_afull/fifo_64x512_afull_in_context.xdc] for cell 'pci/src1_fifo'
Finished Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/fifo_64x512_afull/fifo_64x512_afull/fifo_64x512_afull_in_context.xdc] for cell 'pci/src1_fifo'
Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/fifo_64x512_afull/fifo_64x512_afull/fifo_64x512_afull_in_context.xdc] for cell 'pci/src2_fifo'
Finished Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/fifo_64x512_afull/fifo_64x512_afull/fifo_64x512_afull_in_context.xdc] for cell 'pci/src2_fifo'
Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/fifo_64x512_afull/fifo_64x512_afull/fifo_64x512_afull_in_context.xdc] for cell 'pci/sink1_fifo'
Finished Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/fifo_64x512_afull/fifo_64x512_afull/fifo_64x512_afull_in_context.xdc] for cell 'pci/sink1_fifo'
Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/fifo_64x512_afull/fifo_64x512_afull/fifo_64x512_afull_in_context.xdc] for cell 'pci/sink2_fifo'
Finished Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/fifo_64x512_afull/fifo_64x512_afull/fifo_64x512_afull_in_context.xdc] for cell 'pci/sink2_fifo'
Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/kc705_sma_6g_frame/kc705_sma_6g_frame/kc705_sma_6g_frame_in_context.xdc] for cell 'au/aurora_core_sma'
Finished Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/kc705_sma_6g_frame/kc705_sma_6g_frame/kc705_sma_6g_frame_in_context.xdc] for cell 'au/aurora_core_sma'
Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila'
Finished Parsing XDC File [/home/lab/mill/kc705/prokc705_test/prokc705_test.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila'
Parsing XDC File [/home/lab/mill/kc705/src/boards/kc705/kc705.xdc]
Finished Parsing XDC File [/home/lab/mill/kc705/src/boards/kc705/kc705.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lab/mill/kc705/src/boards/kc705/kc705.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lab/mill/kc705/src/boards/kc705/riffa.xdc]
Finished Parsing XDC File [/home/lab/mill/kc705/src/boards/kc705/riffa.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lab/mill/kc705/src/boards/kc705/riffa.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3559.926 ; gain = 0.000 ; free physical = 94348 ; free virtual = 119755
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3559.926 ; gain = 0.000 ; free physical = 94348 ; free virtual = 119755
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ila' at clock pin 'clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'au/ap_sfp/ap/rx_fifo' at clock pin 'rd_clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'au/ap_sfp/ap/tx_fifo' at clock pin 'rd_clk' is different from the actual clock period '8.192', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'au/ap_sma/ap/rx_fifo' at clock pin 'rd_clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'au/ap_sma/ap/tx_fifo' at clock pin 'rd_clk' is different from the actual clock period '8.192', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'icap/fifo' at clock pin 'wr_clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'pci/sink1_fifo' at clock pin 'clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'pci/sink2_fifo' at clock pin 'clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'pci/src1_fifo' at clock pin 'clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'pci/src2_fifo' at clock pin 'clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'pe/fifo1' at clock pin 'clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'pe/fifo2' at clock pin 'clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ro/rxbuf_gen[0].rxbuf/fwft' at clock pin 'clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ro/rxbuf_gen[1].rxbuf/fwft' at clock pin 'clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ro/rxbuf_gen[2].rxbuf/fwft' at clock pin 'clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ro/rxbuf_gen[3].rxbuf/fwft' at clock pin 'clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ro/rxbuf_gen[4].rxbuf/fwft' at clock pin 'clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ro/rxbuf_gen[5].rxbuf/fwft' at clock pin 'clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ro/rxbuf_gen[6].rxbuf/fwft' at clock pin 'clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3559.926 ; gain = 671.207 ; free physical = 94338 ; free virtual = 119745
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3559.926 ; gain = 671.207 ; free physical = 94338 ; free virtual = 119745
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for au/ap_sma/ap/rx_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for au/ap_sfp/ap/rx_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for au/ap_sma/ap/tx_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for au/ap_sfp/ap/tx_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for au/aurora_core_sfp. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for icap/fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pci/PCIe_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cm/dcm1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pe/fifo1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pe/fifo2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ro/\rxbuf_gen[0].rxbuf /fwft. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ro/\rxbuf_gen[1].rxbuf /fwft. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ro/\rxbuf_gen[2].rxbuf /fwft. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ro/\rxbuf_gen[3].rxbuf /fwft. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ro/\rxbuf_gen[4].rxbuf /fwft. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ro/\rxbuf_gen[5].rxbuf /fwft. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ro/\rxbuf_gen[6].rxbuf /fwft. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pci/sink1_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pci/sink2_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pci/src1_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pci/src2_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for au/aurora_core_sma. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ila. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3559.926 ; gain = 671.207 ; free physical = 94338 ; free virtual = 119745
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'RX_STAT_reg' in module 'xillybus_compat'
INFO: [Synth 8-802] inferred FSM for state register 'TX_STAT_reg' in module 'xillybus_compat'
INFO: [Synth 8-802] inferred FSM for state register 'rArbState_reg' in module 'tx_arbiter'
INFO: [Synth 8-802] inferred FSM for state register 'rState_reg' in module 'reset_controller'
INFO: [Synth 8-802] inferred FSM for state register 'rState_reg' in module 'sg_list_requester'
INFO: [Synth 8-802] inferred FSM for state register 'rState_reg' in module 'rx_port_requester_mux'
INFO: [Synth 8-802] inferred FSM for state register 'rRdState_reg' in module 'sg_list_reader_64'
INFO: [Synth 8-802] inferred FSM for state register 'rCapState_reg' in module 'sg_list_reader_64'
INFO: [Synth 8-802] inferred FSM for state register 'rMainState_reg' in module 'rx_port_reader'
INFO: [Synth 8-802] inferred FSM for state register 'rRxState_reg' in module 'rx_port_reader'
INFO: [Synth 8-802] inferred FSM for state register 'rState_reg' in module 'tx_port_channel_gate_64'
INFO: [Synth 8-802] inferred FSM for state register 'rState_reg' in module 'tx_port_monitor_64'
INFO: [Synth 8-802] inferred FSM for state register 'rMainState_reg' in module 'tx_port_writer'
INFO: [Synth 8-802] inferred FSM for state register 'rTxState_reg' in module 'tx_port_writer'
INFO: [Synth 8-802] inferred FSM for state register 'rState_reg' in module 'reorder_queue_output'
INFO: [Synth 8-802] inferred FSM for state register 'rState_reg' in module 'interrupt_controller'
INFO: [Synth 8-802] inferred FSM for state register 'rState_reg' in module 'interrupt'
WARNING: [Synth 8-3936] Found unconnected internal register 'rCapChnl_reg' and it is trimmed from '6' to '4' bits. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_multiplexer_64.v:233]
INFO: [Synth 8-802] inferred FSM for state register 'TX_STAT_reg' in module 'aurora_port__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'RX_FC_STAT_reg' in module 'aurora_port__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'TX_STAT_reg' in module 'aurora_port'
INFO: [Synth 8-802] inferred FSM for state register 'RX_FC_STAT_reg' in module 'aurora_port'
INFO: [Synth 8-802] inferred FSM for state register 'STAT_REPLY_reg' in module 'pe_icap'
INFO: [Synth 8-802] inferred FSM for state register 'STAT_reg' in module 'pe_icap'
INFO: [Synth 8-802] inferred FSM for state register 'STAT_reg' in module 'router_sink'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  iSTATE |                             0001 |                             0001
                 iSTATE0 |                             0010 |                             0010
                 iSTATE1 |                             0100 |                             0100
                 iSTATE2 |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'RX_STAT_reg' in module 'xillybus_compat'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 iSTATE3 |                            00001 |                            00001
                 iSTATE2 |                            00010 |                            00010
                  iSTATE |                            00100 |                            00100
                 iSTATE0 |                            01000 |                            01000
                 iSTATE1 |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'TX_STAT_reg' in module 'xillybus_compat'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
    S_TXARB_TRANSMIT_TXC |                               10 |                               10
    S_TXARB_TRANSMIT_TXR |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rArbState_reg' in module 'tx_arbiter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 iSTATE0 |                              100 |                              100
                  iSTATE |                              001 |                              001
                 iSTATE1 |                              010 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rState_reg' in module 'reset_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  iSTATE |                         00000001 |                         00000001
                 iSTATE0 |                         00000010 |                         00000010
                 iSTATE1 |                         00000100 |                         00000100
                 iSTATE2 |                         00001000 |                         00001000
                 iSTATE5 |                         00010000 |                         00010000
                 iSTATE3 |                         00100000 |                         00100000
                 iSTATE6 |                         01000000 |                         01000000
                 iSTATE4 |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rState_reg' in module 'sg_list_requester'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rState_reg' using encoding 'one-hot' in module 'rx_port_requester_mux'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               01
                 iSTATE0 |                              010 |                               11
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rRdState_reg' using encoding 'one-hot' in module 'sg_list_reader_64'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rCapState_reg' using encoding 'one-hot' in module 'sg_list_reader_64'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  iSTATE |                         00000001 |                         00000001
                 iSTATE6 |                         00000010 |                         00000010
                 iSTATE5 |                         00000100 |                         00000100
                 iSTATE0 |                         00001000 |                         00001000
                 iSTATE1 |                         00010000 |                         00010000
                 iSTATE4 |                         00100000 |                         00100000
                 iSTATE2 |                         01000000 |                         01000000
                 iSTATE3 |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rRxState_reg' in module 'rx_port_reader'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 iSTATE3 |                           000001 |                           000001
                  iSTATE |                           000010 |                           000010
                 iSTATE2 |                           000100 |                           000100
                 iSTATE4 |                           001000 |                           001000
                 iSTATE0 |                           010000 |                           010000
                 iSTATE1 |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rMainState_reg' in module 'rx_port_reader'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rState_reg' using encoding 'sequential' in module 'tx_port_channel_gate_64'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  iSTATE |                           000001 |                           000001
                 iSTATE0 |                           000010 |                           000010
                 iSTATE1 |                           000100 |                           000100
                 iSTATE2 |                           001000 |                           001000
                 iSTATE3 |                           010000 |                           010000
                 iSTATE4 |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rState_reg' in module 'tx_port_monitor_64'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 iSTATE4 |                         00000001 |                         00000001
                 iSTATE6 |                         00000010 |                         00000010
                  iSTATE |                         00000100 |                         00000100
                 iSTATE5 |                         00001000 |                         00001000
                 iSTATE0 |                         00010000 |                         00010000
                 iSTATE1 |                         00100000 |                         00100000
                 iSTATE2 |                         01000000 |                         01000000
                 iSTATE3 |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rTxState_reg' in module 'tx_port_writer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  iSTATE |                         00000001 |                         00000001
                 iSTATE0 |                         00000010 |                         00000010
                 iSTATE4 |                         00000100 |                         00000100
                 iSTATE1 |                         00001000 |                         00001000
                 iSTATE5 |                         00010000 |                         00010000
                 iSTATE2 |                         00100000 |                         00100000
                 iSTATE6 |                         01000000 |                         01000000
                 iSTATE3 |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rMainState_reg' in module 'tx_port_writer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               10
                 iSTATE1 |                               10 |                               11
                 iSTATE2 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rState_reg' using encoding 'sequential' in module 'reorder_queue_output'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                           000001 |                              000
                 iSTATE0 |                           000010 |                              001
                 iSTATE1 |                           000100 |                              010
                 iSTATE2 |                           001000 |                              011
                 iSTATE3 |                           010000 |                              100
                 iSTATE4 |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rState_reg' using encoding 'one-hot' in module 'interrupt_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rState_reg' using encoding 'sequential' in module 'interrupt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  iSTATE |                             0001 |                             0001
                 iSTATE0 |                             0010 |                             0010
                 iSTATE1 |                             0100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'TX_STAT_reg' in module 'aurora_port__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  iSTATE |                             0001 |                             0001
                 iSTATE0 |                             0010 |                             0010
                 iSTATE1 |                             0100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'TX_STAT_reg' in module 'aurora_port'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  iSTATE |                             0001 |                             0001
                 iSTATE0 |                             0010 |                             0010
                 iSTATE1 |                             0100 |                             0100
                 iSTATE2 |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'STAT_reg' in module 'pe_icap'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  iSTATE |                             0001 |                             0001
                 iSTATE0 |                             0010 |                             0010
                 iSTATE1 |                             0100 |                             0100
                 iSTATE2 |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'STAT_REPLY_reg' in module 'pe_icap'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  iSTATE |                              001 |                              001
                 iSTATE0 |                              010 |                              010
                 iSTATE1 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'STAT_reg' in module 'router_sink'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3559.926 ; gain = 671.207 ; free physical = 94342 ; free virtual = 119752
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'led_gen[3].led' (link_act) to 'led_gen[4].led'
INFO: [Synth 8-223] decloning instance 'led_gen[3].led' (link_act) to 'led_gen[5].led'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 4     
	   3 Input   32 Bit       Adders := 12    
	   2 Input   32 Bit       Adders := 35    
	   2 Input   27 Bit       Adders := 6     
	   2 Input   17 Bit       Adders := 26    
	   3 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 8     
	   4 Input   16 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 29    
	   3 Input   11 Bit       Adders := 4     
	   4 Input   11 Bit       Adders := 6     
	   2 Input   10 Bit       Adders := 21    
	   3 Input   10 Bit       Adders := 4     
	   5 Input   10 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 5     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 8     
	   2 Input    5 Bit       Adders := 13    
	   2 Input    4 Bit       Adders := 26    
	   2 Input    3 Bit       Adders := 23    
	   4 Input    2 Bit       Adders := 8     
	   2 Input    2 Bit       Adders := 11    
	   5 Input    2 Bit       Adders := 2     
	   3 Input    2 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 10    
+---XORs : 
	   2 Input     10 Bit         XORs := 8     
	   2 Input      3 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	              448 Bit    Registers := 1     
	              320 Bit    Registers := 1     
	              183 Bit    Registers := 1     
	              166 Bit    Registers := 2     
	              158 Bit    Registers := 8     
	              139 Bit    Registers := 1     
	              132 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	              100 Bit    Registers := 1     
	               96 Bit    Registers := 8     
	               71 Bit    Registers := 1     
	               68 Bit    Registers := 6     
	               67 Bit    Registers := 2     
	               65 Bit    Registers := 4     
	               64 Bit    Registers := 80    
	               62 Bit    Registers := 3     
	               60 Bit    Registers := 1     
	               54 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               34 Bit    Registers := 12    
	               32 Bit    Registers := 107   
	               31 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               27 Bit    Registers := 6     
	               24 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 7     
	               11 Bit    Registers := 62    
	               10 Bit    Registers := 57    
	                8 Bit    Registers := 17    
	                7 Bit    Registers := 23    
	                6 Bit    Registers := 26    
	                5 Bit    Registers := 29    
	                4 Bit    Registers := 65    
	                3 Bit    Registers := 54    
	                2 Bit    Registers := 56    
	                1 Bit    Registers := 581   
+---RAMs : 
	              64K Bit	(1024 X 64 bit)          RAMs := 6     
	              64K Bit	(2048 X 32 bit)          RAMs := 2     
	              34K Bit	(1024 X 34 bit)          RAMs := 4     
	              32K Bit	(512 X 64 bit)          RAMs := 2     
	               2K Bit	(16 X 158 bit)          RAMs := 2     
	             1024 Bit	(16 X 64 bit)          RAMs := 7     
	              520 Bit	(8 X 65 bit)          RAMs := 2     
	              384 Bit	(32 X 12 bit)          RAMs := 2     
	              256 Bit	(32 X 8 bit)          RAMs := 1     
	              192 Bit	(32 X 6 bit)          RAMs := 1     
	               64 Bit	(32 X 2 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   96 Bit        Muxes := 8     
	   2 Input   69 Bit        Muxes := 1     
	   4 Input   65 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 125   
	   3 Input   64 Bit        Muxes := 2     
	   4 Input   64 Bit        Muxes := 2     
	   5 Input   64 Bit        Muxes := 1     
	   2 Input   62 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 41    
	   4 Input   32 Bit        Muxes := 12    
	   3 Input   32 Bit        Muxes := 4     
	   5 Input   32 Bit        Muxes := 3     
	   6 Input   32 Bit        Muxes := 2     
	   2 Input   27 Bit        Muxes := 12    
	   2 Input   17 Bit        Muxes := 36    
	   2 Input   16 Bit        Muxes := 8     
	   2 Input   12 Bit        Muxes := 4     
	   2 Input   11 Bit        Muxes := 15    
	   4 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 21    
	   3 Input   10 Bit        Muxes := 2     
	   5 Input   10 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 12    
	   2 Input    8 Bit        Muxes := 19    
	   4 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 8     
	   7 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 26    
	   3 Input    7 Bit        Muxes := 7     
	   7 Input    6 Bit        Muxes := 8     
	   2 Input    6 Bit        Muxes := 22    
	   6 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 7     
	   2 Input    5 Bit        Muxes := 8     
	   6 Input    5 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 7     
	   3 Input    4 Bit        Muxes := 9     
	   2 Input    4 Bit        Muxes := 16    
	   5 Input    4 Bit        Muxes := 10    
	   4 Input    4 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 11    
	   2 Input    3 Bit        Muxes := 39    
	   7 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 15    
	   2 Input    2 Bit        Muxes := 35    
	   4 Input    2 Bit        Muxes := 10    
	   3 Input    2 Bit        Muxes := 9     
	   5 Input    2 Bit        Muxes := 3     
	   6 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 176   
	   9 Input    1 Bit        Muxes := 52    
	   3 Input    1 Bit        Muxes := 43    
	   7 Input    1 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 112   
	   6 Input    1 Bit        Muxes := 8     
	   5 Input    1 Bit        Muxes := 25    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'rCountHist_reg' and it is trimmed from '6' to '5' bits. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_port_buffer_64.v:140]
WARNING: [Synth 8-3936] Found unconnected internal register 'rLen_reg' and it is trimmed from '54' to '51' bits. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/tx_multiplexer_64.v:386]
WARNING: [Synth 8-3936] Found unconnected internal register 'txc_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/gen_stages[1].rData_reg[1]' and it is trimmed from '11' to '9' bits. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:263]
WARNING: [Synth 8-3936] Found unconnected internal register 'txr_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/gen_stages[1].rData_reg[1]' and it is trimmed from '11' to '9' bits. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:263]
WARNING: [Synth 8-3936] Found unconnected internal register 'engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/output_pipeline/pipeline_inst/gen_stages[1].rData_reg[1]' and it is trimmed from '100' to '84' bits. [/home/lab/mill/kc705/src/pcie/riffa/src-riffa/pipeline.v:263]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 3559.926 ; gain = 671.207 ; free physical = 94262 ; free virtual = 119696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                  | RTL Object                                                                                                                                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|channel:/\channel/rxPort /mainFifo/fifo/mem  | rRAM_reg                                                                                                                                              | 1 K x 64(NO_CHANGE)    | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|channel:/\channel/rxPort /sgRxFifo/mem       | rRAM_reg                                                                                                                                              | 1 K x 64(READ_FIRST)   | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|channel:/\channel/rxPort /sgTxFifo/mem       | rRAM_reg                                                                                                                                              | 1 K x 64(READ_FIRST)   | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|channel:/\channel/txPort/buffer/fifo /mem    | rRAM_reg                                                                                                                                              | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|pci/riffa_insti_1/reorderQueue/\rams[0].ram  | rRAM_reg                                                                                                                                              | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|pci/riffa_insti_1/reorderQueue/\rams[1].ram  | rRAM_reg                                                                                                                                              | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|pci                                          | engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg | 1 K x 34(READ_FIRST)   | W |   | 1 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|pci                                          | engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg | 1 K x 34(READ_FIRST)   | W |   | 1 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|pci                                          | engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/txhf_inst/fifo_inst/mem/rMemory_reg                                          | 16 x 158(READ_FIRST)   | W |   | 16 x 158(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 
|pci                                          | engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg | 1 K x 34(READ_FIRST)   | W |   | 1 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|pci                                          | engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg | 1 K x 34(READ_FIRST)   | W |   | 1 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|pci                                          | engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/rMemory_reg                                          | 16 x 158(READ_FIRST)   | W |   | 16 x 158(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-----------------------------------------------------+------------------------------------------+-----------+----------------------+----------------+
|Module Name                                          | RTL Object                               | Inference | Size (Depth x Width) | Primitives     | 
+-----------------------------------------------------+------------------------------------------+-----------+----------------------+----------------+
|channel:/\channel/txPort/gate/fifo /mem              | rRAM_reg                                 | Implied   | 8 x 65               | RAM32M x 11    | 
|pci/riffa_insti_1/reorderQueue/pktRam                | rRAM_reg                                 | Implied   | 32 x 12              | RAM32M x 2     | 
|pci/riffa_insti_1/reorderQueue/mapRam                | rRAM_reg                                 | Implied   | 32 x 6               | RAM32M x 1     | 
|pci/riffa_insti_1/reorderQueue/\data_input/countRam  | rRAM_reg                                 | Implied   | 32 x 8               | RAM32M x 2     | 
|pci/riffa_insti_1/reorderQueue/\data_input/posRam    | rRAM_reg                                 | Implied   | 32 x 12              | RAM32M x 2     | 
|pci                                                  | tx_mux_inst/req_ack_fifo/mem/rMemory_reg | Implied   | 32 x 2               | RAM32X1D x 2   | 
|i_0/ro/\rxbuf_gen[0].rxbuf                           | BUP_reg                                  | Implied   | 16 x 64              | RAM16X1D x 64  | 
|i_0/ro/\rxbuf_gen[1].rxbuf                           | BUP_reg                                  | Implied   | 16 x 64              | RAM16X1D x 64  | 
|i_0/ro/\rxbuf_gen[2].rxbuf                           | BUP_reg                                  | Implied   | 16 x 64              | RAM16X1D x 64  | 
|i_0/ro/\rxbuf_gen[3].rxbuf                           | BUP_reg                                  | Implied   | 16 x 64              | RAM16X1D x 64  | 
|i_0/ro/\rxbuf_gen[4].rxbuf                           | BUP_reg                                  | Implied   | 16 x 64              | RAM16X1D x 64  | 
|i_0/ro/\rxbuf_gen[5].rxbuf                           | BUP_reg                                  | Implied   | 16 x 64              | RAM16X1D x 64  | 
|i_0/ro/\rxbuf_gen[6].rxbuf                           | BUP_reg                                  | Implied   | 16 x 64              | RAM16X1D x 64  | 
+-----------------------------------------------------+------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 3559.926 ; gain = 671.207 ; free physical = 94262 ; free virtual = 119696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 3559.926 ; gain = 671.207 ; free physical = 94262 ; free virtual = 119696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                  | RTL Object                                                                                                                                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|channel:/\channel/rxPort /mainFifo/fifo/mem  | rRAM_reg                                                                                                                                              | 1 K x 64(NO_CHANGE)    | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|channel:/\channel/rxPort /sgRxFifo/mem       | rRAM_reg                                                                                                                                              | 1 K x 64(READ_FIRST)   | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|channel:/\channel/rxPort /sgTxFifo/mem       | rRAM_reg                                                                                                                                              | 1 K x 64(READ_FIRST)   | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|channel:/\channel/txPort/buffer/fifo /mem    | rRAM_reg                                                                                                                                              | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|pci/riffa_insti_1/reorderQueue/\rams[0].ram  | rRAM_reg                                                                                                                                              | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|pci/riffa_insti_1/reorderQueue/\rams[1].ram  | rRAM_reg                                                                                                                                              | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|pci                                          | engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg | 1 K x 34(READ_FIRST)   | W |   | 1 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|pci                                          | engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg | 1 K x 34(READ_FIRST)   | W |   | 1 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|pci                                          | engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/txhf_inst/fifo_inst/mem/rMemory_reg                                          | 16 x 158(READ_FIRST)   | W |   | 16 x 158(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 
|pci                                          | engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg | 1 K x 34(READ_FIRST)   | W |   | 1 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|pci                                          | engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg | 1 K x 34(READ_FIRST)   | W |   | 1 K x 34(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|pci                                          | engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/rMemory_reg                                          | 16 x 158(READ_FIRST)   | W |   | 16 x 158(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+-----------------------------------------------------+------------------------------------------+-----------+----------------------+----------------+
|Module Name                                          | RTL Object                               | Inference | Size (Depth x Width) | Primitives     | 
+-----------------------------------------------------+------------------------------------------+-----------+----------------------+----------------+
|channel:/\channel/txPort/gate/fifo /mem              | rRAM_reg                                 | Implied   | 8 x 65               | RAM32M x 11    | 
|pci/riffa_insti_1/reorderQueue/pktRam                | rRAM_reg                                 | Implied   | 32 x 12              | RAM32M x 2     | 
|pci/riffa_insti_1/reorderQueue/mapRam                | rRAM_reg                                 | Implied   | 32 x 6               | RAM32M x 1     | 
|pci/riffa_insti_1/reorderQueue/\data_input/countRam  | rRAM_reg                                 | Implied   | 32 x 8               | RAM32M x 2     | 
|pci/riffa_insti_1/reorderQueue/\data_input/posRam    | rRAM_reg                                 | Implied   | 32 x 12              | RAM32M x 2     | 
|pci                                                  | tx_mux_inst/req_ack_fifo/mem/rMemory_reg | Implied   | 32 x 2               | RAM32X1D x 2   | 
|i_0/ro/\rxbuf_gen[0].rxbuf                           | BUP_reg                                  | Implied   | 16 x 64              | RAM16X1D x 64  | 
|i_0/ro/\rxbuf_gen[1].rxbuf                           | BUP_reg                                  | Implied   | 16 x 64              | RAM16X1D x 64  | 
|i_0/ro/\rxbuf_gen[2].rxbuf                           | BUP_reg                                  | Implied   | 16 x 64              | RAM16X1D x 64  | 
|i_0/ro/\rxbuf_gen[3].rxbuf                           | BUP_reg                                  | Implied   | 16 x 64              | RAM16X1D x 64  | 
|i_0/ro/\rxbuf_gen[4].rxbuf                           | BUP_reg                                  | Implied   | 16 x 64              | RAM16X1D x 64  | 
|i_0/ro/\rxbuf_gen[5].rxbuf                           | BUP_reg                                  | Implied   | 16 x 64              | RAM16X1D x 64  | 
|i_0/ro/\rxbuf_gen[6].rxbuf                           | BUP_reg                                  | Implied   | 16 x 64              | RAM16X1D x 64  | 
+-----------------------------------------------------+------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance pci/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pci/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pci/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifo/mem/rRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pci/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifo/mem/rRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pci/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifo/mem/rRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pci/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifo/mem/rRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pci/riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/mem/rRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pci/riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pci/riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pci/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxFifo/mem/rRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pci/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxFifo/mem/rRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pci/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxFifo/mem/rRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pci/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxFifo/mem/rRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pci/riffa/riffa_inst/channels[1].channel/channel/txPort/buffer/fifo/mem/rRAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pci/riffa/riffa_inst/reorderQueue/rams[0].ram/rRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pci/riffa/riffa_inst/reorderQueue/rams[0].ram/rRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pci/riffa/riffa_inst/reorderQueue/rams[1].ram/rRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pci/riffa/riffa_inst/reorderQueue/rams[1].ram/rRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pci/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pci/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pci/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pci/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 3559.926 ; gain = 671.207 ; free physical = 94260 ; free virtual = 119694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin gt_rxcdrovrden_in
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin drpaddr_in[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin drpaddr_in[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin drpaddr_in[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin drpaddr_in[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin drpaddr_in[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin drpaddr_in[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin drpaddr_in[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin drpaddr_in[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin drpaddr_in[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin drpdi_in[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin drpdi_in[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin drpdi_in[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin drpdi_in[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin drpdi_in[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin drpdi_in[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin drpdi_in[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin drpdi_in[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin drpdi_in[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin drpdi_in[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin drpdi_in[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin drpdi_in[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin drpdi_in[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin drpdi_in[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin drpdi_in[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin drpdi_in[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin qpll_drpaddr_in[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin qpll_drpaddr_in[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin qpll_drpaddr_in[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin qpll_drpaddr_in[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin qpll_drpaddr_in[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin qpll_drpaddr_in[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin qpll_drpaddr_in[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin qpll_drpaddr_in[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin qpll_drpdi_in[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin qpll_drpdi_in[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin qpll_drpdi_in[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin qpll_drpdi_in[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin qpll_drpdi_in[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin qpll_drpdi_in[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin qpll_drpdi_in[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin qpll_drpdi_in[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin qpll_drpdi_in[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin qpll_drpdi_in[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin qpll_drpdi_in[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin qpll_drpdi_in[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin qpll_drpdi_in[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin qpll_drpdi_in[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin qpll_drpdi_in[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sma  has unconnected pin qpll_drpdi_in[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin gt_rxcdrovrden_in
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin drpaddr_in[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin drpaddr_in[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin drpaddr_in[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin drpaddr_in[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin drpaddr_in[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin drpaddr_in[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin drpaddr_in[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin drpaddr_in[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin drpaddr_in[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin drpdi_in[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin drpdi_in[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin drpdi_in[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin drpdi_in[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin drpdi_in[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin drpdi_in[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin drpdi_in[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin drpdi_in[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin drpdi_in[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin drpdi_in[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin drpdi_in[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin drpdi_in[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin drpdi_in[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin drpdi_in[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin drpdi_in[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin drpdi_in[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin qpll_drpaddr_in[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin qpll_drpaddr_in[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin qpll_drpaddr_in[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin qpll_drpaddr_in[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin qpll_drpaddr_in[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin qpll_drpaddr_in[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin qpll_drpaddr_in[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin qpll_drpaddr_in[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin qpll_drpdi_in[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin qpll_drpdi_in[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin qpll_drpdi_in[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin qpll_drpdi_in[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin qpll_drpdi_in[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin qpll_drpdi_in[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin qpll_drpdi_in[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin qpll_drpdi_in[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin qpll_drpdi_in[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin qpll_drpdi_in[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin qpll_drpdi_in[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin qpll_drpdi_in[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin qpll_drpdi_in[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin qpll_drpdi_in[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin qpll_drpdi_in[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \au/aurora_core_sfp  has unconnected pin qpll_drpdi_in[0]
INFO: [Common 17-14] Message 'Synth 8-4442' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 3559.926 ; gain = 671.207 ; free physical = 94260 ; free virtual = 119694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 3559.926 ; gain = 671.207 ; free physical = 94260 ; free virtual = 119694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 3559.926 ; gain = 671.207 ; free physical = 94262 ; free virtual = 119696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 3559.926 ; gain = 671.207 ; free physical = 94262 ; free virtual = 119696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 3559.926 ; gain = 671.207 ; free physical = 94262 ; free virtual = 119696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 3559.926 ; gain = 671.207 ; free physical = 94262 ; free virtual = 119696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|pcie_port   | riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/rValsProp_reg[3]                                | 4      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|pcie_port   | riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rValsProp_reg[2]                                 | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|pcie_port   | riffa/riffa_inst/reorderQueue/data_input/rErr_reg[4]                                                        | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pcie_port   | riffa/riffa_inst/reorderQueue/data_input/rDone_reg[4]                                                       | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pcie_port   | riffa/riffa_inst/reorderQueue/data_input/rDE_reg[4]                                                         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pcie_port   | riffa/riffa_inst/reorderQueue/data_input/rData_reg[319]                                                     | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|pcie_port   | riffa/riffa_inst/reorderQueue/data_input/rData_reg[287]                                                     | 5      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|pcie_port   | riffa/riffa_inst/tx_mux_inst/tx_mux/rValid_reg[5]                                                           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pcie_port   | riffa/riffa_inst/tx_mux_inst/tx_mux/rChnl_reg[19]                                                           | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|pcie_port   | riffa/riffa_inst/tx_mux_inst/tx_mux/rStart_reg[5]                                                           | 6      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|pcie_port   | riffa/riffa_inst/tx_mux_inst/tx_mux/rDone_reg[5]                                                            | 6      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|pcie_port   | riffa/riffa_inst/tx_mux_inst/tx_mux/rLen_reg[50]                                                            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pcie_port   | riffa/engine_layer_inst/rx_engine_classic_inst/data_shiftreg_inst/gen_sr_registers[2].rDataShift_reg[2][31] | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
+------------+-------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |PCIeGen1x8If64              |         1|
|2     |fifo_64x512_afull           |         4|
|3     |fifo_64x512_32_async_afull  |         1|
|4     |fwft_64x512_afull           |         9|
|5     |ila_0                       |         1|
|6     |kc705_sma_6g_frame          |         1|
|7     |kc705_sfp_slave             |         1|
|8     |fifo_66x512_async_dprogfull |         4|
|9     |clk_200_50_100              |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |PCIeGen1x8If64              |     1|
|2     |clk_200_50                  |     1|
|3     |fifo_64x512_32_async_afull  |     1|
|4     |fifo_64x512_afull           |     4|
|8     |fifo_66x512_async_dprogfull |     4|
|12    |fwft_64x512_afull           |     9|
|21    |ila                         |     1|
|22    |kc705_sfp_slave             |     1|
|23    |kc705_sma_6g_frame          |     1|
|24    |BUFG                        |     1|
|25    |CARRY4                      |   979|
|26    |IBUFDS_GTE2                 |     1|
|27    |ICAPE2                      |     1|
|28    |LUT1                        |   974|
|29    |LUT2                        |  1420|
|30    |LUT3                        |  3839|
|31    |LUT4                        |  2220|
|32    |LUT5                        |   986|
|33    |LUT6                        |  4226|
|34    |MUXF7                       |    24|
|35    |MUXF8                       |     4|
|36    |RAM16X1D                    |   448|
|37    |RAM32M                      |    28|
|38    |RAM32X1D                    |     4|
|39    |RAMB18E1                    |     2|
|40    |RAMB36E1                    |    26|
|45    |SRL16E                      |    95|
|46    |FDCE                        |   188|
|47    |FDPE                        |     8|
|48    |FDRE                        | 13644|
|49    |FDSE                        |   150|
|50    |IBUF                        |    23|
|51    |IBUFDS                      |     2|
|52    |IBUFGDS                     |     1|
|53    |OBUF                        |    28|
+------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 3559.926 ; gain = 671.207 ; free physical = 94262 ; free virtual = 119696
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 100 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 3559.926 ; gain = 543.457 ; free physical = 94262 ; free virtual = 119696
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 3559.926 ; gain = 671.207 ; free physical = 94262 ; free virtual = 119696
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3559.926 ; gain = 0.000 ; free physical = 94532 ; free virtual = 119967
INFO: [Netlist 29-17] Analyzing 1518 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'DIFF_TERM' constraint because cell 'cm/clk125_buf' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'cm/clk125_buf' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3571.801 ; gain = 0.000 ; free physical = 94529 ; free virtual = 119963
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 481 instances were transformed.
  IBUFGDS => IBUFDS: 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 448 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 28 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete | Checksum: 1ff6bb9a
INFO: [Common 17-83] Releasing license: Synthesis
309 Infos, 362 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 3571.801 ; gain = 1061.906 ; free physical = 94529 ; free virtual = 119963
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3156.718; main = 2832.704; forked = 377.954
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4505.785; main = 3571.805; forked = 977.871
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/lab/mill/kc705/prokc705_test/prokc705_test.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 16 15:20:35 2023...
