{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1637274609140 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1637274609141 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FinalProject 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"FinalProject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1637274609175 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1637274609214 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1637274609214 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "finalProject_soc:u0\|finalProject_soc_sdram_pll:sdram_pll\|finalProject_soc_sdram_pll_altpll_vg92:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"finalProject_soc:u0\|finalProject_soc_sdram_pll:sdram_pll\|finalProject_soc_sdram_pll_altpll_vg92:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "finalProject_soc:u0\|finalProject_soc_sdram_pll:sdram_pll\|finalProject_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for finalProject_soc:u0\|finalProject_soc_sdram_pll:sdram_pll\|finalProject_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] port" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_sdram_pll.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/" { { 0 { 0 ""} 0 1884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1637274609270 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "finalProject_soc:u0\|finalProject_soc_sdram_pll:sdram_pll\|finalProject_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] 1 1 -18 -1000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -18 degrees (-1000 ps) for finalProject_soc:u0\|finalProject_soc_sdram_pll:sdram_pll\|finalProject_soc_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] port" {  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_sdram_pll.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/" { { 0 { 0 ""} 0 1885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1637274609270 ""}  } { { "finalProject_soc/synthesis/submodules/finalProject_soc_sdram_pll.v" "" { Text "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/finalProject_soc/synthesis/submodules/finalProject_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "D:/College/Fa2021/ECE_385/ECE385-FinalProjectPongFPGA/" { { 0 { 0 ""} 0 1884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 16