/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* up */
#define up__0__INTTYPE CYREG_PICU3_INTTYPE1
#define up__0__MASK 0x02u
#define up__0__PC CYREG_PRT3_PC1
#define up__0__PORT 3u
#define up__0__SHIFT 1u
#define up__AG CYREG_PRT3_AG
#define up__AMUX CYREG_PRT3_AMUX
#define up__BIE CYREG_PRT3_BIE
#define up__BIT_MASK CYREG_PRT3_BIT_MASK
#define up__BYP CYREG_PRT3_BYP
#define up__CTL CYREG_PRT3_CTL
#define up__DM0 CYREG_PRT3_DM0
#define up__DM1 CYREG_PRT3_DM1
#define up__DM2 CYREG_PRT3_DM2
#define up__DR CYREG_PRT3_DR
#define up__INP_DIS CYREG_PRT3_INP_DIS
#define up__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define up__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define up__LCD_EN CYREG_PRT3_LCD_EN
#define up__MASK 0x02u
#define up__PORT 3u
#define up__PRT CYREG_PRT3_PRT
#define up__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define up__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define up__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define up__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define up__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define up__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define up__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define up__PS CYREG_PRT3_PS
#define up__SHIFT 1u
#define up__SLW CYREG_PRT3_SLW

/* USB */
#define USB_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_arb_int__INTC_MASK 0x400000u
#define USB_arb_int__INTC_NUMBER 22u
#define USB_arb_int__INTC_PRIOR_NUM 3u
#define USB_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USB_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USB_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_bus_reset__INTC_MASK 0x800000u
#define USB_bus_reset__INTC_NUMBER 23u
#define USB_bus_reset__INTC_PRIOR_NUM 3u
#define USB_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USB_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USB_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USB_Dm__0__MASK 0x80u
#define USB_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USB_Dm__0__PORT 15u
#define USB_Dm__0__SHIFT 7u
#define USB_Dm__AG CYREG_PRT15_AG
#define USB_Dm__AMUX CYREG_PRT15_AMUX
#define USB_Dm__BIE CYREG_PRT15_BIE
#define USB_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USB_Dm__BYP CYREG_PRT15_BYP
#define USB_Dm__CTL CYREG_PRT15_CTL
#define USB_Dm__DM0 CYREG_PRT15_DM0
#define USB_Dm__DM1 CYREG_PRT15_DM1
#define USB_Dm__DM2 CYREG_PRT15_DM2
#define USB_Dm__DR CYREG_PRT15_DR
#define USB_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USB_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USB_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USB_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USB_Dm__MASK 0x80u
#define USB_Dm__PORT 15u
#define USB_Dm__PRT CYREG_PRT15_PRT
#define USB_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USB_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USB_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USB_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USB_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USB_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USB_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USB_Dm__PS CYREG_PRT15_PS
#define USB_Dm__SHIFT 7u
#define USB_Dm__SLW CYREG_PRT15_SLW
#define USB_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USB_Dp__0__MASK 0x40u
#define USB_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USB_Dp__0__PORT 15u
#define USB_Dp__0__SHIFT 6u
#define USB_Dp__AG CYREG_PRT15_AG
#define USB_Dp__AMUX CYREG_PRT15_AMUX
#define USB_Dp__BIE CYREG_PRT15_BIE
#define USB_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USB_Dp__BYP CYREG_PRT15_BYP
#define USB_Dp__CTL CYREG_PRT15_CTL
#define USB_Dp__DM0 CYREG_PRT15_DM0
#define USB_Dp__DM1 CYREG_PRT15_DM1
#define USB_Dp__DM2 CYREG_PRT15_DM2
#define USB_Dp__DR CYREG_PRT15_DR
#define USB_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USB_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USB_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USB_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USB_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USB_Dp__MASK 0x40u
#define USB_Dp__PORT 15u
#define USB_Dp__PRT CYREG_PRT15_PRT
#define USB_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USB_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USB_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USB_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USB_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USB_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USB_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USB_Dp__PS CYREG_PRT15_PS
#define USB_Dp__SHIFT 6u
#define USB_Dp__SLW CYREG_PRT15_SLW
#define USB_Dp__SNAP CYREG_PICU_15_SNAP_15
#define USB_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_dp_int__INTC_MASK 0x1000u
#define USB_dp_int__INTC_NUMBER 12u
#define USB_dp_int__INTC_PRIOR_NUM 3u
#define USB_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USB_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USB_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_ep_0__INTC_MASK 0x1000000u
#define USB_ep_0__INTC_NUMBER 24u
#define USB_ep_0__INTC_PRIOR_NUM 3u
#define USB_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USB_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USB_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_ep_1__INTC_MASK 0x10u
#define USB_ep_1__INTC_NUMBER 4u
#define USB_ep_1__INTC_PRIOR_NUM 3u
#define USB_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define USB_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USB_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_ep_2__INTC_MASK 0x20u
#define USB_ep_2__INTC_NUMBER 5u
#define USB_ep_2__INTC_PRIOR_NUM 3u
#define USB_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define USB_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USB_EP_DMA_Done_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_EP_DMA_Done_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_EP_DMA_Done_isr__INTC_MASK 0x08u
#define USB_EP_DMA_Done_isr__INTC_NUMBER 3u
#define USB_EP_DMA_Done_isr__INTC_PRIOR_NUM 7u
#define USB_EP_DMA_Done_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define USB_EP_DMA_Done_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_EP_DMA_Done_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USB_ep1__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define USB_ep1__DRQ_NUMBER 0u
#define USB_ep1__NUMBEROF_TDS 0u
#define USB_ep1__PRIORITY 2u
#define USB_ep1__TERMIN_EN 1u
#define USB_ep1__TERMIN_SEL 0u
#define USB_ep1__TERMOUT0_EN 1u
#define USB_ep1__TERMOUT0_SEL 0u
#define USB_ep1__TERMOUT1_EN 0u
#define USB_ep1__TERMOUT1_SEL 0u
#define USB_EP17_DMA_Done_SR_sts_intr_sts_reg__0__MASK 0x01u
#define USB_EP17_DMA_Done_SR_sts_intr_sts_reg__0__POS 0
#define USB_EP17_DMA_Done_SR_sts_intr_sts_reg__1__MASK 0x02u
#define USB_EP17_DMA_Done_SR_sts_intr_sts_reg__1__POS 1
#define USB_EP17_DMA_Done_SR_sts_intr_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define USB_EP17_DMA_Done_SR_sts_intr_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define USB_EP17_DMA_Done_SR_sts_intr_sts_reg__2__MASK 0x04u
#define USB_EP17_DMA_Done_SR_sts_intr_sts_reg__2__POS 2
#define USB_EP17_DMA_Done_SR_sts_intr_sts_reg__3__MASK 0x08u
#define USB_EP17_DMA_Done_SR_sts_intr_sts_reg__3__POS 3
#define USB_EP17_DMA_Done_SR_sts_intr_sts_reg__4__MASK 0x10u
#define USB_EP17_DMA_Done_SR_sts_intr_sts_reg__4__POS 4
#define USB_EP17_DMA_Done_SR_sts_intr_sts_reg__5__MASK 0x20u
#define USB_EP17_DMA_Done_SR_sts_intr_sts_reg__5__POS 5
#define USB_EP17_DMA_Done_SR_sts_intr_sts_reg__6__MASK 0x40u
#define USB_EP17_DMA_Done_SR_sts_intr_sts_reg__6__POS 6
#define USB_EP17_DMA_Done_SR_sts_intr_sts_reg__MASK 0x7Fu
#define USB_EP17_DMA_Done_SR_sts_intr_sts_reg__MASK_REG CYREG_B1_UDB09_MSK
#define USB_EP17_DMA_Done_SR_sts_intr_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define USB_EP17_DMA_Done_SR_sts_intr_sts_reg__STATUS_REG CYREG_B1_UDB09_ST
#define USB_ep2__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define USB_ep2__DRQ_NUMBER 1u
#define USB_ep2__NUMBEROF_TDS 0u
#define USB_ep2__PRIORITY 2u
#define USB_ep2__TERMIN_EN 1u
#define USB_ep2__TERMIN_SEL 0u
#define USB_ep2__TERMOUT0_EN 1u
#define USB_ep2__TERMOUT0_SEL 1u
#define USB_ep2__TERMOUT1_EN 0u
#define USB_ep2__TERMOUT1_SEL 0u
#define USB_EP8_DMA_Done_SR_sts_intr_sts_reg__0__MASK 0x01u
#define USB_EP8_DMA_Done_SR_sts_intr_sts_reg__0__POS 0
#define USB_EP8_DMA_Done_SR_sts_intr_sts_reg__1__MASK 0x02u
#define USB_EP8_DMA_Done_SR_sts_intr_sts_reg__1__POS 1
#define USB_EP8_DMA_Done_SR_sts_intr_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define USB_EP8_DMA_Done_SR_sts_intr_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define USB_EP8_DMA_Done_SR_sts_intr_sts_reg__MASK 0x03u
#define USB_EP8_DMA_Done_SR_sts_intr_sts_reg__MASK_REG CYREG_B1_UDB08_MSK
#define USB_EP8_DMA_Done_SR_sts_intr_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define USB_EP8_DMA_Done_SR_sts_intr_sts_reg__STATUS_REG CYREG_B1_UDB08_ST
#define USB_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USB_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USB_sof_int__INTC_MASK 0x200000u
#define USB_sof_int__INTC_NUMBER 21u
#define USB_sof_int__INTC_PRIOR_NUM 3u
#define USB_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USB_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USB_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USB_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USB_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USB_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USB_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USB_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USB_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USB_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USB_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USB_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USB_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USB_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USB_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USB_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USB_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USB_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USB_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USB_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USB_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USB_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USB_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USB_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USB_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USB_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USB_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USB_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USB_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USB_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USB_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USB_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USB_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USB_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USB_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USB_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USB_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USB_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USB_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USB_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USB_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USB_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USB_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USB_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USB_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USB_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USB_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USB_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USB_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USB_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USB_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USB_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USB_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USB_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USB_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USB_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USB_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USB_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USB_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USB_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USB_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USB_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USB_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USB_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USB_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USB_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USB_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USB_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USB_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USB_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USB_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USB_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USB_USB__CR0 CYREG_USB_CR0
#define USB_USB__CR1 CYREG_USB_CR1
#define USB_USB__CWA CYREG_USB_CWA
#define USB_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USB_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USB_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USB_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USB_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USB_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USB_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USB_USB__EP0_CR CYREG_USB_EP0_CR
#define USB_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USB_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USB_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USB_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USB_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USB_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USB_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USB_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USB_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USB_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USB_USB__PM_ACT_MSK 0x01u
#define USB_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USB_USB__PM_STBY_MSK 0x01u
#define USB_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USB_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USB_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USB_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USB_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USB_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USB_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USB_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USB_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USB_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USB_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USB_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USB_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USB_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USB_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USB_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USB_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USB_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USB_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USB_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USB_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USB_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USB_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USB_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USB_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USB_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USB_USB__SOF0 CYREG_USB_SOF0
#define USB_USB__SOF1 CYREG_USB_SOF1
#define USB_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USB_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USB_USB__USBIO_CR1 CYREG_USB_USBIO_CR1
#define USB_Vbus_ps_sts_sts_reg__0__MASK 0x01u
#define USB_Vbus_ps_sts_sts_reg__0__POS 0
#define USB_Vbus_ps_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define USB_Vbus_ps_sts_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define USB_Vbus_ps_sts_sts_reg__MASK 0x01u
#define USB_Vbus_ps_sts_sts_reg__MASK_REG CYREG_B1_UDB05_MSK
#define USB_Vbus_ps_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define USB_Vbus_ps_sts_sts_reg__STATUS_REG CYREG_B1_UDB05_ST

/* V_H */
#define V_H__0__INTTYPE CYREG_PICU0_INTTYPE4
#define V_H__0__MASK 0x10u
#define V_H__0__PC CYREG_PRT0_PC4
#define V_H__0__PORT 0u
#define V_H__0__SHIFT 4u
#define V_H__AG CYREG_PRT0_AG
#define V_H__AMUX CYREG_PRT0_AMUX
#define V_H__BIE CYREG_PRT0_BIE
#define V_H__BIT_MASK CYREG_PRT0_BIT_MASK
#define V_H__BYP CYREG_PRT0_BYP
#define V_H__CTL CYREG_PRT0_CTL
#define V_H__DM0 CYREG_PRT0_DM0
#define V_H__DM1 CYREG_PRT0_DM1
#define V_H__DM2 CYREG_PRT0_DM2
#define V_H__DR CYREG_PRT0_DR
#define V_H__INP_DIS CYREG_PRT0_INP_DIS
#define V_H__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define V_H__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define V_H__LCD_EN CYREG_PRT0_LCD_EN
#define V_H__MASK 0x10u
#define V_H__PORT 0u
#define V_H__PRT CYREG_PRT0_PRT
#define V_H__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define V_H__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define V_H__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define V_H__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define V_H__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define V_H__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define V_H__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define V_H__PS CYREG_PRT0_PS
#define V_H__SHIFT 4u
#define V_H__SLW CYREG_PRT0_SLW

/* SS_1 */
#define SS_1__0__INTTYPE CYREG_PICU1_INTTYPE5
#define SS_1__0__MASK 0x20u
#define SS_1__0__PC CYREG_PRT1_PC5
#define SS_1__0__PORT 1u
#define SS_1__0__SHIFT 5u
#define SS_1__AG CYREG_PRT1_AG
#define SS_1__AMUX CYREG_PRT1_AMUX
#define SS_1__BIE CYREG_PRT1_BIE
#define SS_1__BIT_MASK CYREG_PRT1_BIT_MASK
#define SS_1__BYP CYREG_PRT1_BYP
#define SS_1__CTL CYREG_PRT1_CTL
#define SS_1__DM0 CYREG_PRT1_DM0
#define SS_1__DM1 CYREG_PRT1_DM1
#define SS_1__DM2 CYREG_PRT1_DM2
#define SS_1__DR CYREG_PRT1_DR
#define SS_1__INP_DIS CYREG_PRT1_INP_DIS
#define SS_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define SS_1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define SS_1__LCD_EN CYREG_PRT1_LCD_EN
#define SS_1__MASK 0x20u
#define SS_1__PORT 1u
#define SS_1__PRT CYREG_PRT1_PRT
#define SS_1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define SS_1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define SS_1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define SS_1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define SS_1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define SS_1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define SS_1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define SS_1__PS CYREG_PRT1_PS
#define SS_1__SHIFT 5u
#define SS_1__SLW CYREG_PRT1_SLW

/* SS_2 */
#define SS_2__0__INTTYPE CYREG_PICU1_INTTYPE2
#define SS_2__0__MASK 0x04u
#define SS_2__0__PC CYREG_PRT1_PC2
#define SS_2__0__PORT 1u
#define SS_2__0__SHIFT 2u
#define SS_2__AG CYREG_PRT1_AG
#define SS_2__AMUX CYREG_PRT1_AMUX
#define SS_2__BIE CYREG_PRT1_BIE
#define SS_2__BIT_MASK CYREG_PRT1_BIT_MASK
#define SS_2__BYP CYREG_PRT1_BYP
#define SS_2__CTL CYREG_PRT1_CTL
#define SS_2__DM0 CYREG_PRT1_DM0
#define SS_2__DM1 CYREG_PRT1_DM1
#define SS_2__DM2 CYREG_PRT1_DM2
#define SS_2__DR CYREG_PRT1_DR
#define SS_2__INP_DIS CYREG_PRT1_INP_DIS
#define SS_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define SS_2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define SS_2__LCD_EN CYREG_PRT1_LCD_EN
#define SS_2__MASK 0x04u
#define SS_2__PORT 1u
#define SS_2__PRT CYREG_PRT1_PRT
#define SS_2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define SS_2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define SS_2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define SS_2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define SS_2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define SS_2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define SS_2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define SS_2__PS CYREG_PRT1_PS
#define SS_2__SHIFT 2u
#define SS_2__SLW CYREG_PRT1_SLW

/* down */
#define down__0__INTTYPE CYREG_PICU15_INTTYPE3
#define down__0__MASK 0x08u
#define down__0__PC CYREG_IO_PC_PRT15_PC3
#define down__0__PORT 15u
#define down__0__SHIFT 3u
#define down__AG CYREG_PRT15_AG
#define down__AMUX CYREG_PRT15_AMUX
#define down__BIE CYREG_PRT15_BIE
#define down__BIT_MASK CYREG_PRT15_BIT_MASK
#define down__BYP CYREG_PRT15_BYP
#define down__CTL CYREG_PRT15_CTL
#define down__DM0 CYREG_PRT15_DM0
#define down__DM1 CYREG_PRT15_DM1
#define down__DM2 CYREG_PRT15_DM2
#define down__DR CYREG_PRT15_DR
#define down__INP_DIS CYREG_PRT15_INP_DIS
#define down__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define down__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define down__LCD_EN CYREG_PRT15_LCD_EN
#define down__MASK 0x08u
#define down__PORT 15u
#define down__PRT CYREG_PRT15_PRT
#define down__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define down__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define down__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define down__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define down__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define down__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define down__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define down__PS CYREG_PRT15_PS
#define down__SHIFT 3u
#define down__SLW CYREG_PRT15_SLW

/* ADC_1 */
#define ADC_1_Bypass_P03__0__INTTYPE CYREG_PICU0_INTTYPE3
#define ADC_1_Bypass_P03__0__MASK 0x08u
#define ADC_1_Bypass_P03__0__PC CYREG_PRT0_PC3
#define ADC_1_Bypass_P03__0__PORT 0u
#define ADC_1_Bypass_P03__0__SHIFT 3u
#define ADC_1_Bypass_P03__AG CYREG_PRT0_AG
#define ADC_1_Bypass_P03__AMUX CYREG_PRT0_AMUX
#define ADC_1_Bypass_P03__BIE CYREG_PRT0_BIE
#define ADC_1_Bypass_P03__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_1_Bypass_P03__BYP CYREG_PRT0_BYP
#define ADC_1_Bypass_P03__CTL CYREG_PRT0_CTL
#define ADC_1_Bypass_P03__DM0 CYREG_PRT0_DM0
#define ADC_1_Bypass_P03__DM1 CYREG_PRT0_DM1
#define ADC_1_Bypass_P03__DM2 CYREG_PRT0_DM2
#define ADC_1_Bypass_P03__DR CYREG_PRT0_DR
#define ADC_1_Bypass_P03__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_1_Bypass_P03__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADC_1_Bypass_P03__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_1_Bypass_P03__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_1_Bypass_P03__MASK 0x08u
#define ADC_1_Bypass_P03__PORT 0u
#define ADC_1_Bypass_P03__PRT CYREG_PRT0_PRT
#define ADC_1_Bypass_P03__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_1_Bypass_P03__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_1_Bypass_P03__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_1_Bypass_P03__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_1_Bypass_P03__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_1_Bypass_P03__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_1_Bypass_P03__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_1_Bypass_P03__PS CYREG_PRT0_PS
#define ADC_1_Bypass_P03__SHIFT 3u
#define ADC_1_Bypass_P03__SLW CYREG_PRT0_SLW
#define ADC_1_DEC__COHER CYREG_DEC_COHER
#define ADC_1_DEC__CR CYREG_DEC_CR
#define ADC_1_DEC__DR1 CYREG_DEC_DR1
#define ADC_1_DEC__DR2 CYREG_DEC_DR2
#define ADC_1_DEC__DR2H CYREG_DEC_DR2H
#define ADC_1_DEC__GCOR CYREG_DEC_GCOR
#define ADC_1_DEC__GCORH CYREG_DEC_GCORH
#define ADC_1_DEC__GVAL CYREG_DEC_GVAL
#define ADC_1_DEC__OCOR CYREG_DEC_OCOR
#define ADC_1_DEC__OCORH CYREG_DEC_OCORH
#define ADC_1_DEC__OCORM CYREG_DEC_OCORM
#define ADC_1_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_1_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_1_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_1_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_1_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_1_DEC__PM_ACT_MSK 0x01u
#define ADC_1_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_1_DEC__PM_STBY_MSK 0x01u
#define ADC_1_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_1_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_1_DEC__SR CYREG_DEC_SR
#define ADC_1_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_1_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_1_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_1_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_1_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_1_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_1_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_1_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8
#define ADC_1_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_1_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_1_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_1_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_1_DSM__CLK CYREG_DSM0_CLK
#define ADC_1_DSM__CR0 CYREG_DSM0_CR0
#define ADC_1_DSM__CR1 CYREG_DSM0_CR1
#define ADC_1_DSM__CR10 CYREG_DSM0_CR10
#define ADC_1_DSM__CR11 CYREG_DSM0_CR11
#define ADC_1_DSM__CR12 CYREG_DSM0_CR12
#define ADC_1_DSM__CR13 CYREG_DSM0_CR13
#define ADC_1_DSM__CR14 CYREG_DSM0_CR14
#define ADC_1_DSM__CR15 CYREG_DSM0_CR15
#define ADC_1_DSM__CR16 CYREG_DSM0_CR16
#define ADC_1_DSM__CR17 CYREG_DSM0_CR17
#define ADC_1_DSM__CR2 CYREG_DSM0_CR2
#define ADC_1_DSM__CR3 CYREG_DSM0_CR3
#define ADC_1_DSM__CR4 CYREG_DSM0_CR4
#define ADC_1_DSM__CR5 CYREG_DSM0_CR5
#define ADC_1_DSM__CR6 CYREG_DSM0_CR6
#define ADC_1_DSM__CR7 CYREG_DSM0_CR7
#define ADC_1_DSM__CR8 CYREG_DSM0_CR8
#define ADC_1_DSM__CR9 CYREG_DSM0_CR9
#define ADC_1_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_1_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_1_DSM__MISC CYREG_DSM0_MISC
#define ADC_1_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_1_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_1_DSM__REF0 CYREG_DSM0_REF0
#define ADC_1_DSM__REF1 CYREG_DSM0_REF1
#define ADC_1_DSM__REF2 CYREG_DSM0_REF2
#define ADC_1_DSM__REF3 CYREG_DSM0_REF3
#define ADC_1_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_1_DSM__SW0 CYREG_DSM0_SW0
#define ADC_1_DSM__SW2 CYREG_DSM0_SW2
#define ADC_1_DSM__SW3 CYREG_DSM0_SW3
#define ADC_1_DSM__SW4 CYREG_DSM0_SW4
#define ADC_1_DSM__SW6 CYREG_DSM0_SW6
#define ADC_1_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_1_DSM__TST0 CYREG_DSM0_TST0
#define ADC_1_DSM__TST1 CYREG_DSM0_TST1
#define ADC_1_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_1_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_1_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_1_Ext_CP_Clk__INDEX 0x00u
#define ADC_1_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_1_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_1_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_1_Ext_CP_Clk__PM_STBY_MSK 0x01u
#define ADC_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_1_IRQ__INTC_MASK 0x20000000u
#define ADC_1_IRQ__INTC_NUMBER 29u
#define ADC_1_IRQ__INTC_PRIOR_NUM 6u
#define ADC_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_1_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_1_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_1_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_1_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_1_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_1_theACLK__INDEX 0x00u
#define ADC_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_1_theACLK__PM_ACT_MSK 0x01u
#define ADC_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_1_theACLK__PM_STBY_MSK 0x01u

/* I2C_1 */
#define I2C_1_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_1_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_1_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_1_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_1_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_1_I2C_FF__D CYREG_I2C_D
#define I2C_1_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_1_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_1_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_1_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_1_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_1_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2C_1_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2C_1_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2C_1_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2C_1_I2C_FF__XCFG CYREG_I2C_XCFG
#define I2C_1_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_1_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_1_I2C_IRQ__INTC_MASK 0x8000u
#define I2C_1_I2C_IRQ__INTC_NUMBER 15u
#define I2C_1_I2C_IRQ__INTC_PRIOR_NUM 6u
#define I2C_1_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2C_1_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_1_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* LED_1 */
#define LED_1__0__INTTYPE CYREG_PICU0_INTTYPE2
#define LED_1__0__MASK 0x04u
#define LED_1__0__PC CYREG_PRT0_PC2
#define LED_1__0__PORT 0u
#define LED_1__0__SHIFT 2u
#define LED_1__AG CYREG_PRT0_AG
#define LED_1__AMUX CYREG_PRT0_AMUX
#define LED_1__BIE CYREG_PRT0_BIE
#define LED_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define LED_1__BYP CYREG_PRT0_BYP
#define LED_1__CTL CYREG_PRT0_CTL
#define LED_1__DM0 CYREG_PRT0_DM0
#define LED_1__DM1 CYREG_PRT0_DM1
#define LED_1__DM2 CYREG_PRT0_DM2
#define LED_1__DR CYREG_PRT0_DR
#define LED_1__INP_DIS CYREG_PRT0_INP_DIS
#define LED_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LED_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LED_1__LCD_EN CYREG_PRT0_LCD_EN
#define LED_1__MASK 0x04u
#define LED_1__PORT 0u
#define LED_1__PRT CYREG_PRT0_PRT
#define LED_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LED_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LED_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LED_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LED_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LED_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LED_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LED_1__PS CYREG_PRT0_PS
#define LED_1__SHIFT 2u
#define LED_1__SLW CYREG_PRT0_SLW

/* SCL_1 */
#define SCL_1__0__INTTYPE CYREG_PICU12_INTTYPE0
#define SCL_1__0__MASK 0x01u
#define SCL_1__0__PC CYREG_PRT12_PC0
#define SCL_1__0__PORT 12u
#define SCL_1__0__SHIFT 0u
#define SCL_1__AG CYREG_PRT12_AG
#define SCL_1__BIE CYREG_PRT12_BIE
#define SCL_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCL_1__BYP CYREG_PRT12_BYP
#define SCL_1__DM0 CYREG_PRT12_DM0
#define SCL_1__DM1 CYREG_PRT12_DM1
#define SCL_1__DM2 CYREG_PRT12_DM2
#define SCL_1__DR CYREG_PRT12_DR
#define SCL_1__INP_DIS CYREG_PRT12_INP_DIS
#define SCL_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCL_1__MASK 0x01u
#define SCL_1__PORT 12u
#define SCL_1__PRT CYREG_PRT12_PRT
#define SCL_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCL_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCL_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCL_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCL_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCL_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCL_1__PS CYREG_PRT12_PS
#define SCL_1__SHIFT 0u
#define SCL_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCL_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCL_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCL_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCL_1__SLW CYREG_PRT12_SLW

/* SDA_1 */
#define SDA_1__0__INTTYPE CYREG_PICU12_INTTYPE1
#define SDA_1__0__MASK 0x02u
#define SDA_1__0__PC CYREG_PRT12_PC1
#define SDA_1__0__PORT 12u
#define SDA_1__0__SHIFT 1u
#define SDA_1__AG CYREG_PRT12_AG
#define SDA_1__BIE CYREG_PRT12_BIE
#define SDA_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDA_1__BYP CYREG_PRT12_BYP
#define SDA_1__DM0 CYREG_PRT12_DM0
#define SDA_1__DM1 CYREG_PRT12_DM1
#define SDA_1__DM2 CYREG_PRT12_DM2
#define SDA_1__DR CYREG_PRT12_DR
#define SDA_1__INP_DIS CYREG_PRT12_INP_DIS
#define SDA_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SDA_1__MASK 0x02u
#define SDA_1__PORT 12u
#define SDA_1__PRT CYREG_PRT12_PRT
#define SDA_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDA_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDA_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDA_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDA_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDA_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDA_1__PS CYREG_PRT12_PS
#define SDA_1__SHIFT 1u
#define SDA_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDA_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDA_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDA_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDA_1__SLW CYREG_PRT12_SLW

/* enter */
#define enter__0__INTTYPE CYREG_PICU15_INTTYPE2
#define enter__0__MASK 0x04u
#define enter__0__PC CYREG_IO_PC_PRT15_PC2
#define enter__0__PORT 15u
#define enter__0__SHIFT 2u
#define enter__AG CYREG_PRT15_AG
#define enter__AMUX CYREG_PRT15_AMUX
#define enter__BIE CYREG_PRT15_BIE
#define enter__BIT_MASK CYREG_PRT15_BIT_MASK
#define enter__BYP CYREG_PRT15_BYP
#define enter__CTL CYREG_PRT15_CTL
#define enter__DM0 CYREG_PRT15_DM0
#define enter__DM1 CYREG_PRT15_DM1
#define enter__DM2 CYREG_PRT15_DM2
#define enter__DR CYREG_PRT15_DR
#define enter__INP_DIS CYREG_PRT15_INP_DIS
#define enter__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define enter__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define enter__LCD_EN CYREG_PRT15_LCD_EN
#define enter__MASK 0x04u
#define enter__PORT 15u
#define enter__PRT CYREG_PRT15_PRT
#define enter__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define enter__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define enter__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define enter__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define enter__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define enter__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define enter__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define enter__PS CYREG_PRT15_PS
#define enter__SHIFT 2u
#define enter__SLW CYREG_PRT15_SLW

/* MISO_1 */
#define MISO_1__0__INTTYPE CYREG_PICU1_INTTYPE7
#define MISO_1__0__MASK 0x80u
#define MISO_1__0__PC CYREG_PRT1_PC7
#define MISO_1__0__PORT 1u
#define MISO_1__0__SHIFT 7u
#define MISO_1__AG CYREG_PRT1_AG
#define MISO_1__AMUX CYREG_PRT1_AMUX
#define MISO_1__BIE CYREG_PRT1_BIE
#define MISO_1__BIT_MASK CYREG_PRT1_BIT_MASK
#define MISO_1__BYP CYREG_PRT1_BYP
#define MISO_1__CTL CYREG_PRT1_CTL
#define MISO_1__DM0 CYREG_PRT1_DM0
#define MISO_1__DM1 CYREG_PRT1_DM1
#define MISO_1__DM2 CYREG_PRT1_DM2
#define MISO_1__DR CYREG_PRT1_DR
#define MISO_1__INP_DIS CYREG_PRT1_INP_DIS
#define MISO_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define MISO_1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define MISO_1__LCD_EN CYREG_PRT1_LCD_EN
#define MISO_1__MASK 0x80u
#define MISO_1__PORT 1u
#define MISO_1__PRT CYREG_PRT1_PRT
#define MISO_1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define MISO_1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define MISO_1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define MISO_1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define MISO_1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define MISO_1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define MISO_1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define MISO_1__PS CYREG_PRT1_PS
#define MISO_1__SHIFT 7u
#define MISO_1__SLW CYREG_PRT1_SLW

/* MISO_2 */
#define MISO_2__0__INTTYPE CYREG_PICU2_INTTYPE7
#define MISO_2__0__MASK 0x80u
#define MISO_2__0__PC CYREG_PRT2_PC7
#define MISO_2__0__PORT 2u
#define MISO_2__0__SHIFT 7u
#define MISO_2__AG CYREG_PRT2_AG
#define MISO_2__AMUX CYREG_PRT2_AMUX
#define MISO_2__BIE CYREG_PRT2_BIE
#define MISO_2__BIT_MASK CYREG_PRT2_BIT_MASK
#define MISO_2__BYP CYREG_PRT2_BYP
#define MISO_2__CTL CYREG_PRT2_CTL
#define MISO_2__DM0 CYREG_PRT2_DM0
#define MISO_2__DM1 CYREG_PRT2_DM1
#define MISO_2__DM2 CYREG_PRT2_DM2
#define MISO_2__DR CYREG_PRT2_DR
#define MISO_2__INP_DIS CYREG_PRT2_INP_DIS
#define MISO_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define MISO_2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define MISO_2__LCD_EN CYREG_PRT2_LCD_EN
#define MISO_2__MASK 0x80u
#define MISO_2__PORT 2u
#define MISO_2__PRT CYREG_PRT2_PRT
#define MISO_2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define MISO_2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define MISO_2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define MISO_2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define MISO_2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define MISO_2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define MISO_2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define MISO_2__PS CYREG_PRT2_PS
#define MISO_2__SHIFT 7u
#define MISO_2__SLW CYREG_PRT2_SLW

/* MOSI_1 */
#define MOSI_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define MOSI_1__0__MASK 0x40u
#define MOSI_1__0__PC CYREG_PRT12_PC6
#define MOSI_1__0__PORT 12u
#define MOSI_1__0__SHIFT 6u
#define MOSI_1__AG CYREG_PRT12_AG
#define MOSI_1__BIE CYREG_PRT12_BIE
#define MOSI_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define MOSI_1__BYP CYREG_PRT12_BYP
#define MOSI_1__DM0 CYREG_PRT12_DM0
#define MOSI_1__DM1 CYREG_PRT12_DM1
#define MOSI_1__DM2 CYREG_PRT12_DM2
#define MOSI_1__DR CYREG_PRT12_DR
#define MOSI_1__INP_DIS CYREG_PRT12_INP_DIS
#define MOSI_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define MOSI_1__MASK 0x40u
#define MOSI_1__PORT 12u
#define MOSI_1__PRT CYREG_PRT12_PRT
#define MOSI_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define MOSI_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define MOSI_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define MOSI_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define MOSI_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define MOSI_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define MOSI_1__PS CYREG_PRT12_PS
#define MOSI_1__SHIFT 6u
#define MOSI_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define MOSI_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define MOSI_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define MOSI_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define MOSI_1__SLW CYREG_PRT12_SLW

/* MOSI_2 */
#define MOSI_2__0__INTTYPE CYREG_PICU12_INTTYPE4
#define MOSI_2__0__MASK 0x10u
#define MOSI_2__0__PC CYREG_PRT12_PC4
#define MOSI_2__0__PORT 12u
#define MOSI_2__0__SHIFT 4u
#define MOSI_2__AG CYREG_PRT12_AG
#define MOSI_2__BIE CYREG_PRT12_BIE
#define MOSI_2__BIT_MASK CYREG_PRT12_BIT_MASK
#define MOSI_2__BYP CYREG_PRT12_BYP
#define MOSI_2__DM0 CYREG_PRT12_DM0
#define MOSI_2__DM1 CYREG_PRT12_DM1
#define MOSI_2__DM2 CYREG_PRT12_DM2
#define MOSI_2__DR CYREG_PRT12_DR
#define MOSI_2__INP_DIS CYREG_PRT12_INP_DIS
#define MOSI_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define MOSI_2__MASK 0x10u
#define MOSI_2__PORT 12u
#define MOSI_2__PRT CYREG_PRT12_PRT
#define MOSI_2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define MOSI_2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define MOSI_2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define MOSI_2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define MOSI_2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define MOSI_2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define MOSI_2__PS CYREG_PRT12_PS
#define MOSI_2__SHIFT 4u
#define MOSI_2__SIO_CFG CYREG_PRT12_SIO_CFG
#define MOSI_2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define MOSI_2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define MOSI_2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define MOSI_2__SLW CYREG_PRT12_SLW

/* SCLK_1 */
#define SCLK_1__0__INTTYPE CYREG_PICU1_INTTYPE6
#define SCLK_1__0__MASK 0x40u
#define SCLK_1__0__PC CYREG_PRT1_PC6
#define SCLK_1__0__PORT 1u
#define SCLK_1__0__SHIFT 6u
#define SCLK_1__AG CYREG_PRT1_AG
#define SCLK_1__AMUX CYREG_PRT1_AMUX
#define SCLK_1__BIE CYREG_PRT1_BIE
#define SCLK_1__BIT_MASK CYREG_PRT1_BIT_MASK
#define SCLK_1__BYP CYREG_PRT1_BYP
#define SCLK_1__CTL CYREG_PRT1_CTL
#define SCLK_1__DM0 CYREG_PRT1_DM0
#define SCLK_1__DM1 CYREG_PRT1_DM1
#define SCLK_1__DM2 CYREG_PRT1_DM2
#define SCLK_1__DR CYREG_PRT1_DR
#define SCLK_1__INP_DIS CYREG_PRT1_INP_DIS
#define SCLK_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define SCLK_1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define SCLK_1__LCD_EN CYREG_PRT1_LCD_EN
#define SCLK_1__MASK 0x40u
#define SCLK_1__PORT 1u
#define SCLK_1__PRT CYREG_PRT1_PRT
#define SCLK_1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define SCLK_1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define SCLK_1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define SCLK_1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define SCLK_1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define SCLK_1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define SCLK_1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define SCLK_1__PS CYREG_PRT1_PS
#define SCLK_1__SHIFT 6u
#define SCLK_1__SLW CYREG_PRT1_SLW

/* SCLK_2 */
#define SCLK_2__0__INTTYPE CYREG_PICU12_INTTYPE5
#define SCLK_2__0__MASK 0x20u
#define SCLK_2__0__PC CYREG_PRT12_PC5
#define SCLK_2__0__PORT 12u
#define SCLK_2__0__SHIFT 5u
#define SCLK_2__AG CYREG_PRT12_AG
#define SCLK_2__BIE CYREG_PRT12_BIE
#define SCLK_2__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCLK_2__BYP CYREG_PRT12_BYP
#define SCLK_2__DM0 CYREG_PRT12_DM0
#define SCLK_2__DM1 CYREG_PRT12_DM1
#define SCLK_2__DM2 CYREG_PRT12_DM2
#define SCLK_2__DR CYREG_PRT12_DR
#define SCLK_2__INP_DIS CYREG_PRT12_INP_DIS
#define SCLK_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCLK_2__MASK 0x20u
#define SCLK_2__PORT 12u
#define SCLK_2__PRT CYREG_PRT12_PRT
#define SCLK_2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCLK_2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCLK_2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCLK_2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCLK_2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCLK_2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCLK_2__PS CYREG_PRT12_PS
#define SCLK_2__SHIFT 5u
#define SCLK_2__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCLK_2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCLK_2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCLK_2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCLK_2__SLW CYREG_PRT12_SLW

/* SPIM_1 */
#define SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define SPIM_1_BSPIM_BitCounter__CONTROL_REG CYREG_B1_UDB07_CTL
#define SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define SPIM_1_BSPIM_BitCounter__COUNT_REG CYREG_B1_UDB07_CTL
#define SPIM_1_BSPIM_BitCounter__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter__PERIOD_REG CYREG_B1_UDB07_MSK
#define SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define SPIM_1_BSPIM_BitCounter_ST__MASK_REG CYREG_B1_UDB07_MSK
#define SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_REG CYREG_B1_UDB07_ST
#define SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define SPIM_1_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_1_BSPIM_RxStsReg__4__POS 4
#define SPIM_1_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_1_BSPIM_RxStsReg__5__POS 5
#define SPIM_1_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_1_BSPIM_RxStsReg__6__POS 6
#define SPIM_1_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_1_BSPIM_RxStsReg__MASK_REG CYREG_B1_UDB04_MSK
#define SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define SPIM_1_BSPIM_RxStsReg__STATUS_REG CYREG_B1_UDB04_ST
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define SPIM_1_BSPIM_sR8_Dp_u0__A0_REG CYREG_B1_UDB07_A0
#define SPIM_1_BSPIM_sR8_Dp_u0__A1_REG CYREG_B1_UDB07_A1
#define SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define SPIM_1_BSPIM_sR8_Dp_u0__D0_REG CYREG_B1_UDB07_D0
#define SPIM_1_BSPIM_sR8_Dp_u0__D1_REG CYREG_B1_UDB07_D1
#define SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define SPIM_1_BSPIM_sR8_Dp_u0__F0_REG CYREG_B1_UDB07_F0
#define SPIM_1_BSPIM_sR8_Dp_u0__F1_REG CYREG_B1_UDB07_F1
#define SPIM_1_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define SPIM_1_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define SPIM_1_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_1_BSPIM_TxStsReg__0__POS 0
#define SPIM_1_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_1_BSPIM_TxStsReg__1__POS 1
#define SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define SPIM_1_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_1_BSPIM_TxStsReg__2__POS 2
#define SPIM_1_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_1_BSPIM_TxStsReg__3__POS 3
#define SPIM_1_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_1_BSPIM_TxStsReg__4__POS 4
#define SPIM_1_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_1_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB07_MSK
#define SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define SPIM_1_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB07_ST
#define SPIM_1_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define SPIM_1_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define SPIM_1_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define SPIM_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPIM_1_IntClock__INDEX 0x01u
#define SPIM_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPIM_1_IntClock__PM_ACT_MSK 0x02u
#define SPIM_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPIM_1_IntClock__PM_STBY_MSK 0x02u

/* SPIM_2 */
#define SPIM_2_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define SPIM_2_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define SPIM_2_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define SPIM_2_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define SPIM_2_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define SPIM_2_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define SPIM_2_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define SPIM_2_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define SPIM_2_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define SPIM_2_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define SPIM_2_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB08_CTL
#define SPIM_2_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define SPIM_2_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB08_CTL
#define SPIM_2_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define SPIM_2_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define SPIM_2_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define SPIM_2_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB08_MSK
#define SPIM_2_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define SPIM_2_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define SPIM_2_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB08_MSK
#define SPIM_2_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define SPIM_2_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define SPIM_2_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define SPIM_2_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB08_ST_CTL
#define SPIM_2_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB08_ST_CTL
#define SPIM_2_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB08_ST
#define SPIM_2_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define SPIM_2_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define SPIM_2_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_2_BSPIM_RxStsReg__4__POS 4
#define SPIM_2_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_2_BSPIM_RxStsReg__5__POS 5
#define SPIM_2_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_2_BSPIM_RxStsReg__6__POS 6
#define SPIM_2_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_2_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB12_MSK
#define SPIM_2_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define SPIM_2_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB12_ST
#define SPIM_2_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define SPIM_2_BSPIM_sR8_Dp_u0__A0_REG CYREG_B1_UDB11_A0
#define SPIM_2_BSPIM_sR8_Dp_u0__A1_REG CYREG_B1_UDB11_A1
#define SPIM_2_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define SPIM_2_BSPIM_sR8_Dp_u0__D0_REG CYREG_B1_UDB11_D0
#define SPIM_2_BSPIM_sR8_Dp_u0__D1_REG CYREG_B1_UDB11_D1
#define SPIM_2_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define SPIM_2_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define SPIM_2_BSPIM_sR8_Dp_u0__F0_REG CYREG_B1_UDB11_F0
#define SPIM_2_BSPIM_sR8_Dp_u0__F1_REG CYREG_B1_UDB11_F1
#define SPIM_2_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_2_BSPIM_TxStsReg__0__POS 0
#define SPIM_2_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_2_BSPIM_TxStsReg__1__POS 1
#define SPIM_2_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define SPIM_2_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define SPIM_2_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_2_BSPIM_TxStsReg__2__POS 2
#define SPIM_2_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_2_BSPIM_TxStsReg__3__POS 3
#define SPIM_2_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_2_BSPIM_TxStsReg__4__POS 4
#define SPIM_2_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_2_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB05_MSK
#define SPIM_2_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define SPIM_2_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB05_ST
#define SPIM_2_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define SPIM_2_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define SPIM_2_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define SPIM_2_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPIM_2_IntClock__INDEX 0x02u
#define SPIM_2_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPIM_2_IntClock__PM_ACT_MSK 0x04u
#define SPIM_2_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPIM_2_IntClock__PM_STBY_MSK 0x04u

/* IDAC8_1 */
#define IDAC8_1_viDAC8__CR0 CYREG_DAC2_CR0
#define IDAC8_1_viDAC8__CR1 CYREG_DAC2_CR1
#define IDAC8_1_viDAC8__D CYREG_DAC2_D
#define IDAC8_1_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define IDAC8_1_viDAC8__PM_ACT_MSK 0x04u
#define IDAC8_1_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define IDAC8_1_viDAC8__PM_STBY_MSK 0x04u
#define IDAC8_1_viDAC8__STROBE CYREG_DAC2_STROBE
#define IDAC8_1_viDAC8__SW0 CYREG_DAC2_SW0
#define IDAC8_1_viDAC8__SW2 CYREG_DAC2_SW2
#define IDAC8_1_viDAC8__SW3 CYREG_DAC2_SW3
#define IDAC8_1_viDAC8__SW4 CYREG_DAC2_SW4
#define IDAC8_1_viDAC8__TR CYREG_DAC2_TR
#define IDAC8_1_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define IDAC8_1_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define IDAC8_1_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define IDAC8_1_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define IDAC8_1_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define IDAC8_1_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define IDAC8_1_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define IDAC8_1_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define IDAC8_1_viDAC8__TST CYREG_DAC2_TST

/* V_T_1_1 */
#define V_T_1_1__0__INTTYPE CYREG_PICU0_INTTYPE5
#define V_T_1_1__0__MASK 0x20u
#define V_T_1_1__0__PC CYREG_PRT0_PC5
#define V_T_1_1__0__PORT 0u
#define V_T_1_1__0__SHIFT 5u
#define V_T_1_1__AG CYREG_PRT0_AG
#define V_T_1_1__AMUX CYREG_PRT0_AMUX
#define V_T_1_1__BIE CYREG_PRT0_BIE
#define V_T_1_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define V_T_1_1__BYP CYREG_PRT0_BYP
#define V_T_1_1__CTL CYREG_PRT0_CTL
#define V_T_1_1__DM0 CYREG_PRT0_DM0
#define V_T_1_1__DM1 CYREG_PRT0_DM1
#define V_T_1_1__DM2 CYREG_PRT0_DM2
#define V_T_1_1__DR CYREG_PRT0_DR
#define V_T_1_1__INP_DIS CYREG_PRT0_INP_DIS
#define V_T_1_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define V_T_1_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define V_T_1_1__LCD_EN CYREG_PRT0_LCD_EN
#define V_T_1_1__MASK 0x20u
#define V_T_1_1__PORT 0u
#define V_T_1_1__PRT CYREG_PRT0_PRT
#define V_T_1_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define V_T_1_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define V_T_1_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define V_T_1_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define V_T_1_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define V_T_1_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define V_T_1_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define V_T_1_1__PS CYREG_PRT0_PS
#define V_T_1_1__SHIFT 5u
#define V_T_1_1__SLW CYREG_PRT0_SLW

/* V_T_1_2 */
#define V_T_1_2__0__INTTYPE CYREG_PICU0_INTTYPE0
#define V_T_1_2__0__MASK 0x01u
#define V_T_1_2__0__PC CYREG_PRT0_PC0
#define V_T_1_2__0__PORT 0u
#define V_T_1_2__0__SHIFT 0u
#define V_T_1_2__AG CYREG_PRT0_AG
#define V_T_1_2__AMUX CYREG_PRT0_AMUX
#define V_T_1_2__BIE CYREG_PRT0_BIE
#define V_T_1_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define V_T_1_2__BYP CYREG_PRT0_BYP
#define V_T_1_2__CTL CYREG_PRT0_CTL
#define V_T_1_2__DM0 CYREG_PRT0_DM0
#define V_T_1_2__DM1 CYREG_PRT0_DM1
#define V_T_1_2__DM2 CYREG_PRT0_DM2
#define V_T_1_2__DR CYREG_PRT0_DR
#define V_T_1_2__INP_DIS CYREG_PRT0_INP_DIS
#define V_T_1_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define V_T_1_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define V_T_1_2__LCD_EN CYREG_PRT0_LCD_EN
#define V_T_1_2__MASK 0x01u
#define V_T_1_2__PORT 0u
#define V_T_1_2__PRT CYREG_PRT0_PRT
#define V_T_1_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define V_T_1_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define V_T_1_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define V_T_1_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define V_T_1_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define V_T_1_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define V_T_1_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define V_T_1_2__PS CYREG_PRT0_PS
#define V_T_1_2__SHIFT 0u
#define V_T_1_2__SLW CYREG_PRT0_SLW

/* vBusPin */
#define vBusPin__0__INTTYPE CYREG_PICU12_INTTYPE7
#define vBusPin__0__MASK 0x80u
#define vBusPin__0__PC CYREG_PRT12_PC7
#define vBusPin__0__PORT 12u
#define vBusPin__0__SHIFT 7u
#define vBusPin__AG CYREG_PRT12_AG
#define vBusPin__BIE CYREG_PRT12_BIE
#define vBusPin__BIT_MASK CYREG_PRT12_BIT_MASK
#define vBusPin__BYP CYREG_PRT12_BYP
#define vBusPin__DM0 CYREG_PRT12_DM0
#define vBusPin__DM1 CYREG_PRT12_DM1
#define vBusPin__DM2 CYREG_PRT12_DM2
#define vBusPin__DR CYREG_PRT12_DR
#define vBusPin__INP_DIS CYREG_PRT12_INP_DIS
#define vBusPin__INTSTAT CYREG_PICU12_INTSTAT
#define vBusPin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define vBusPin__MASK 0x80u
#define vBusPin__PORT 12u
#define vBusPin__PRT CYREG_PRT12_PRT
#define vBusPin__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define vBusPin__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define vBusPin__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define vBusPin__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define vBusPin__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define vBusPin__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define vBusPin__PS CYREG_PRT12_PS
#define vBusPin__SHIFT 7u
#define vBusPin__SIO_CFG CYREG_PRT12_SIO_CFG
#define vBusPin__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define vBusPin__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define vBusPin__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define vBusPin__SLW CYREG_PRT12_SLW
#define vBusPin__SNAP CYREG_PICU12_SNAP

/* CapSense */
#define CapSense_BufCH0__CFG0 CYREG_CAPSL_CFG0
#define CapSense_BufCH0__CFG1 CYREG_CAPSL_CFG1
#define CapSense_BufCH0__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define CapSense_BufCH0__PM_ACT_MSK 0x10u
#define CapSense_BufCH0__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define CapSense_BufCH0__PM_STBY_MSK 0x10u
#define CapSense_BufCH1__CFG0 CYREG_CAPSR_CFG0
#define CapSense_BufCH1__CFG1 CYREG_CAPSR_CFG1
#define CapSense_BufCH1__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define CapSense_BufCH1__PM_ACT_MSK 0x20u
#define CapSense_BufCH1__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define CapSense_BufCH1__PM_STBY_MSK 0x20u
#define CapSense_ClockGen_FF_Prescaler__CAP0 CYREG_TMR0_CAP0
#define CapSense_ClockGen_FF_Prescaler__CAP1 CYREG_TMR0_CAP1
#define CapSense_ClockGen_FF_Prescaler__CFG0 CYREG_TMR0_CFG0
#define CapSense_ClockGen_FF_Prescaler__CFG1 CYREG_TMR0_CFG1
#define CapSense_ClockGen_FF_Prescaler__CFG2 CYREG_TMR0_CFG2
#define CapSense_ClockGen_FF_Prescaler__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define CapSense_ClockGen_FF_Prescaler__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define CapSense_ClockGen_FF_Prescaler__PER0 CYREG_TMR0_PER0
#define CapSense_ClockGen_FF_Prescaler__PER1 CYREG_TMR0_PER1
#define CapSense_ClockGen_FF_Prescaler__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define CapSense_ClockGen_FF_Prescaler__PM_ACT_MSK 0x01u
#define CapSense_ClockGen_FF_Prescaler__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define CapSense_ClockGen_FF_Prescaler__PM_STBY_MSK 0x01u
#define CapSense_ClockGen_FF_Prescaler__RT0 CYREG_TMR0_RT0
#define CapSense_ClockGen_FF_Prescaler__RT1 CYREG_TMR0_RT1
#define CapSense_ClockGen_FF_Prescaler__SR0 CYREG_TMR0_SR0
#define CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define CapSense_ClockGen_ScanSpeed__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define CapSense_ClockGen_ScanSpeed__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define CapSense_ClockGen_ScanSpeed__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define CapSense_ClockGen_ScanSpeed__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define CapSense_ClockGen_ScanSpeed__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define CapSense_ClockGen_ScanSpeed__CONTROL_REG CYREG_B0_UDB06_CTL
#define CapSense_ClockGen_ScanSpeed__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define CapSense_ClockGen_ScanSpeed__COUNT_REG CYREG_B0_UDB06_CTL
#define CapSense_ClockGen_ScanSpeed__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define CapSense_ClockGen_ScanSpeed__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define CapSense_ClockGen_ScanSpeed__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define CapSense_ClockGen_ScanSpeed__PERIOD_REG CYREG_B0_UDB06_MSK
#define CapSense_ClockGen_SyncCtrl_CtrlReg__0__MASK 0x01u
#define CapSense_ClockGen_SyncCtrl_CtrlReg__0__POS 0
#define CapSense_ClockGen_SyncCtrl_CtrlReg__1__MASK 0x02u
#define CapSense_ClockGen_SyncCtrl_CtrlReg__1__POS 1
#define CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define CapSense_ClockGen_SyncCtrl_CtrlReg__2__MASK 0x04u
#define CapSense_ClockGen_SyncCtrl_CtrlReg__2__POS 2
#define CapSense_ClockGen_SyncCtrl_CtrlReg__3__MASK 0x08u
#define CapSense_ClockGen_SyncCtrl_CtrlReg__3__POS 3
#define CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_REG CYREG_B0_UDB04_CTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__COUNT_REG CYREG_B0_UDB04_CTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__MASK 0x0Fu
#define CapSense_ClockGen_SyncCtrl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__PERIOD_REG CYREG_B0_UDB04_MSK
#define CapSense_CmodCH0__0__INTTYPE CYREG_PICU15_INTTYPE4
#define CapSense_CmodCH0__0__MASK 0x10u
#define CapSense_CmodCH0__0__PC CYREG_IO_PC_PRT15_PC4
#define CapSense_CmodCH0__0__PORT 15u
#define CapSense_CmodCH0__0__SHIFT 4u
#define CapSense_CmodCH0__AG CYREG_PRT15_AG
#define CapSense_CmodCH0__AMUX CYREG_PRT15_AMUX
#define CapSense_CmodCH0__BIE CYREG_PRT15_BIE
#define CapSense_CmodCH0__BIT_MASK CYREG_PRT15_BIT_MASK
#define CapSense_CmodCH0__BYP CYREG_PRT15_BYP
#define CapSense_CmodCH0__Cmod_CH0__INTTYPE CYREG_PICU15_INTTYPE4
#define CapSense_CmodCH0__Cmod_CH0__MASK 0x10u
#define CapSense_CmodCH0__Cmod_CH0__PC CYREG_IO_PC_PRT15_PC4
#define CapSense_CmodCH0__Cmod_CH0__PORT 15u
#define CapSense_CmodCH0__Cmod_CH0__SHIFT 4u
#define CapSense_CmodCH0__CTL CYREG_PRT15_CTL
#define CapSense_CmodCH0__DM0 CYREG_PRT15_DM0
#define CapSense_CmodCH0__DM1 CYREG_PRT15_DM1
#define CapSense_CmodCH0__DM2 CYREG_PRT15_DM2
#define CapSense_CmodCH0__DR CYREG_PRT15_DR
#define CapSense_CmodCH0__INP_DIS CYREG_PRT15_INP_DIS
#define CapSense_CmodCH0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define CapSense_CmodCH0__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define CapSense_CmodCH0__LCD_EN CYREG_PRT15_LCD_EN
#define CapSense_CmodCH0__MASK 0x10u
#define CapSense_CmodCH0__PORT 15u
#define CapSense_CmodCH0__PRT CYREG_PRT15_PRT
#define CapSense_CmodCH0__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define CapSense_CmodCH0__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define CapSense_CmodCH0__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define CapSense_CmodCH0__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define CapSense_CmodCH0__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define CapSense_CmodCH0__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define CapSense_CmodCH0__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define CapSense_CmodCH0__PS CYREG_PRT15_PS
#define CapSense_CmodCH0__SHIFT 4u
#define CapSense_CmodCH0__SLW CYREG_PRT15_SLW
#define CapSense_CmodCH1__0__INTTYPE CYREG_PICU1_INTTYPE4
#define CapSense_CmodCH1__0__MASK 0x10u
#define CapSense_CmodCH1__0__PC CYREG_PRT1_PC4
#define CapSense_CmodCH1__0__PORT 1u
#define CapSense_CmodCH1__0__SHIFT 4u
#define CapSense_CmodCH1__AG CYREG_PRT1_AG
#define CapSense_CmodCH1__AMUX CYREG_PRT1_AMUX
#define CapSense_CmodCH1__BIE CYREG_PRT1_BIE
#define CapSense_CmodCH1__BIT_MASK CYREG_PRT1_BIT_MASK
#define CapSense_CmodCH1__BYP CYREG_PRT1_BYP
#define CapSense_CmodCH1__Cmod_CH1__INTTYPE CYREG_PICU1_INTTYPE4
#define CapSense_CmodCH1__Cmod_CH1__MASK 0x10u
#define CapSense_CmodCH1__Cmod_CH1__PC CYREG_PRT1_PC4
#define CapSense_CmodCH1__Cmod_CH1__PORT 1u
#define CapSense_CmodCH1__Cmod_CH1__SHIFT 4u
#define CapSense_CmodCH1__CTL CYREG_PRT1_CTL
#define CapSense_CmodCH1__DM0 CYREG_PRT1_DM0
#define CapSense_CmodCH1__DM1 CYREG_PRT1_DM1
#define CapSense_CmodCH1__DM2 CYREG_PRT1_DM2
#define CapSense_CmodCH1__DR CYREG_PRT1_DR
#define CapSense_CmodCH1__INP_DIS CYREG_PRT1_INP_DIS
#define CapSense_CmodCH1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define CapSense_CmodCH1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define CapSense_CmodCH1__LCD_EN CYREG_PRT1_LCD_EN
#define CapSense_CmodCH1__MASK 0x10u
#define CapSense_CmodCH1__PORT 1u
#define CapSense_CmodCH1__PRT CYREG_PRT1_PRT
#define CapSense_CmodCH1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define CapSense_CmodCH1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define CapSense_CmodCH1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define CapSense_CmodCH1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define CapSense_CmodCH1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define CapSense_CmodCH1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define CapSense_CmodCH1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define CapSense_CmodCH1__PS CYREG_PRT1_PS
#define CapSense_CmodCH1__SHIFT 4u
#define CapSense_CmodCH1__SLW CYREG_PRT1_SLW
#define CapSense_CompCH0_ctComp__CLK CYREG_CMP0_CLK
#define CapSense_CompCH0_ctComp__CMP_MASK 0x01u
#define CapSense_CompCH0_ctComp__CMP_NUMBER 0u
#define CapSense_CompCH0_ctComp__CR CYREG_CMP0_CR
#define CapSense_CompCH0_ctComp__LUT__CR CYREG_LUT0_CR
#define CapSense_CompCH0_ctComp__LUT__MSK CYREG_LUT_MSK
#define CapSense_CompCH0_ctComp__LUT__MSK_MASK 0x01u
#define CapSense_CompCH0_ctComp__LUT__MSK_SHIFT 0u
#define CapSense_CompCH0_ctComp__LUT__MX CYREG_LUT0_MX
#define CapSense_CompCH0_ctComp__LUT__SR CYREG_LUT_SR
#define CapSense_CompCH0_ctComp__LUT__SR_MASK 0x01u
#define CapSense_CompCH0_ctComp__LUT__SR_SHIFT 0u
#define CapSense_CompCH0_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define CapSense_CompCH0_ctComp__PM_ACT_MSK 0x01u
#define CapSense_CompCH0_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define CapSense_CompCH0_ctComp__PM_STBY_MSK 0x01u
#define CapSense_CompCH0_ctComp__SW0 CYREG_CMP0_SW0
#define CapSense_CompCH0_ctComp__SW2 CYREG_CMP0_SW2
#define CapSense_CompCH0_ctComp__SW3 CYREG_CMP0_SW3
#define CapSense_CompCH0_ctComp__SW4 CYREG_CMP0_SW4
#define CapSense_CompCH0_ctComp__SW6 CYREG_CMP0_SW6
#define CapSense_CompCH0_ctComp__TR0 CYREG_CMP0_TR0
#define CapSense_CompCH0_ctComp__TR1 CYREG_CMP0_TR1
#define CapSense_CompCH0_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP0_TR0
#define CapSense_CompCH0_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
#define CapSense_CompCH0_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP0_TR1
#define CapSense_CompCH0_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
#define CapSense_CompCH0_ctComp__WRK CYREG_CMP_WRK
#define CapSense_CompCH0_ctComp__WRK_MASK 0x01u
#define CapSense_CompCH0_ctComp__WRK_SHIFT 0u
#define CapSense_CompCH1_ctComp__CLK CYREG_CMP3_CLK
#define CapSense_CompCH1_ctComp__CMP_MASK 0x08u
#define CapSense_CompCH1_ctComp__CMP_NUMBER 3u
#define CapSense_CompCH1_ctComp__CR CYREG_CMP3_CR
#define CapSense_CompCH1_ctComp__LUT__CR CYREG_LUT3_CR
#define CapSense_CompCH1_ctComp__LUT__MSK CYREG_LUT_MSK
#define CapSense_CompCH1_ctComp__LUT__MSK_MASK 0x08u
#define CapSense_CompCH1_ctComp__LUT__MSK_SHIFT 3u
#define CapSense_CompCH1_ctComp__LUT__MX CYREG_LUT3_MX
#define CapSense_CompCH1_ctComp__LUT__SR CYREG_LUT_SR
#define CapSense_CompCH1_ctComp__LUT__SR_MASK 0x08u
#define CapSense_CompCH1_ctComp__LUT__SR_SHIFT 3u
#define CapSense_CompCH1_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define CapSense_CompCH1_ctComp__PM_ACT_MSK 0x08u
#define CapSense_CompCH1_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define CapSense_CompCH1_ctComp__PM_STBY_MSK 0x08u
#define CapSense_CompCH1_ctComp__SW0 CYREG_CMP3_SW0
#define CapSense_CompCH1_ctComp__SW2 CYREG_CMP3_SW2
#define CapSense_CompCH1_ctComp__SW3 CYREG_CMP3_SW3
#define CapSense_CompCH1_ctComp__SW4 CYREG_CMP3_SW4
#define CapSense_CompCH1_ctComp__SW6 CYREG_CMP3_SW6
#define CapSense_CompCH1_ctComp__TR0 CYREG_CMP3_TR0
#define CapSense_CompCH1_ctComp__TR1 CYREG_CMP3_TR1
#define CapSense_CompCH1_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP3_TR0
#define CapSense_CompCH1_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
#define CapSense_CompCH1_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP3_TR1
#define CapSense_CompCH1_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
#define CapSense_CompCH1_ctComp__WRK CYREG_CMP_WRK
#define CapSense_CompCH1_ctComp__WRK_MASK 0x08u
#define CapSense_CompCH1_ctComp__WRK_SHIFT 3u
#define CapSense_IdacCH0_viDAC8__CR0 CYREG_DAC0_CR0
#define CapSense_IdacCH0_viDAC8__CR1 CYREG_DAC0_CR1
#define CapSense_IdacCH0_viDAC8__D CYREG_DAC0_D
#define CapSense_IdacCH0_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define CapSense_IdacCH0_viDAC8__PM_ACT_MSK 0x01u
#define CapSense_IdacCH0_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define CapSense_IdacCH0_viDAC8__PM_STBY_MSK 0x01u
#define CapSense_IdacCH0_viDAC8__STROBE CYREG_DAC0_STROBE
#define CapSense_IdacCH0_viDAC8__SW0 CYREG_DAC0_SW0
#define CapSense_IdacCH0_viDAC8__SW2 CYREG_DAC0_SW2
#define CapSense_IdacCH0_viDAC8__SW3 CYREG_DAC0_SW3
#define CapSense_IdacCH0_viDAC8__SW4 CYREG_DAC0_SW4
#define CapSense_IdacCH0_viDAC8__TR CYREG_DAC0_TR
#define CapSense_IdacCH0_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC0_M1
#define CapSense_IdacCH0_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC0_M2
#define CapSense_IdacCH0_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC0_M3
#define CapSense_IdacCH0_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC0_M4
#define CapSense_IdacCH0_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC0_M5
#define CapSense_IdacCH0_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC0_M6
#define CapSense_IdacCH0_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC0_M7
#define CapSense_IdacCH0_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC0_M8
#define CapSense_IdacCH0_viDAC8__TST CYREG_DAC0_TST
#define CapSense_IdacCH1_viDAC8__CR0 CYREG_DAC1_CR0
#define CapSense_IdacCH1_viDAC8__CR1 CYREG_DAC1_CR1
#define CapSense_IdacCH1_viDAC8__D CYREG_DAC1_D
#define CapSense_IdacCH1_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define CapSense_IdacCH1_viDAC8__PM_ACT_MSK 0x02u
#define CapSense_IdacCH1_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define CapSense_IdacCH1_viDAC8__PM_STBY_MSK 0x02u
#define CapSense_IdacCH1_viDAC8__STROBE CYREG_DAC1_STROBE
#define CapSense_IdacCH1_viDAC8__SW0 CYREG_DAC1_SW0
#define CapSense_IdacCH1_viDAC8__SW2 CYREG_DAC1_SW2
#define CapSense_IdacCH1_viDAC8__SW3 CYREG_DAC1_SW3
#define CapSense_IdacCH1_viDAC8__SW4 CYREG_DAC1_SW4
#define CapSense_IdacCH1_viDAC8__TR CYREG_DAC1_TR
#define CapSense_IdacCH1_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC1_M1
#define CapSense_IdacCH1_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC1_M2
#define CapSense_IdacCH1_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC1_M3
#define CapSense_IdacCH1_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC1_M4
#define CapSense_IdacCH1_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC1_M5
#define CapSense_IdacCH1_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC1_M6
#define CapSense_IdacCH1_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC1_M7
#define CapSense_IdacCH1_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC1_M8
#define CapSense_IdacCH1_viDAC8__TST CYREG_DAC1_TST
#define CapSense_IntClock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define CapSense_IntClock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define CapSense_IntClock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define CapSense_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define CapSense_IntClock__INDEX 0x03u
#define CapSense_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define CapSense_IntClock__PM_ACT_MSK 0x08u
#define CapSense_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define CapSense_IntClock__PM_STBY_MSK 0x08u
#define CapSense_IsrCH0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define CapSense_IsrCH0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define CapSense_IsrCH0__INTC_MASK 0x02u
#define CapSense_IsrCH0__INTC_NUMBER 1u
#define CapSense_IsrCH0__INTC_PRIOR_NUM 5u
#define CapSense_IsrCH0__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define CapSense_IsrCH0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define CapSense_IsrCH0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define CapSense_IsrCH1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define CapSense_IsrCH1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define CapSense_IsrCH1__INTC_MASK 0x04u
#define CapSense_IsrCH1__INTC_NUMBER 2u
#define CapSense_IsrCH1__INTC_PRIOR_NUM 5u
#define CapSense_IsrCH1__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define CapSense_IsrCH1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define CapSense_IsrCH1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define CapSense_MeasureCH0_UDB_Counter_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define CapSense_MeasureCH0_UDB_Counter_u0__A0_REG CYREG_B0_UDB04_A0
#define CapSense_MeasureCH0_UDB_Counter_u0__A1_REG CYREG_B0_UDB04_A1
#define CapSense_MeasureCH0_UDB_Counter_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define CapSense_MeasureCH0_UDB_Counter_u0__D0_REG CYREG_B0_UDB04_D0
#define CapSense_MeasureCH0_UDB_Counter_u0__D1_REG CYREG_B0_UDB04_D1
#define CapSense_MeasureCH0_UDB_Counter_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define CapSense_MeasureCH0_UDB_Counter_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define CapSense_MeasureCH0_UDB_Counter_u0__F0_REG CYREG_B0_UDB04_F0
#define CapSense_MeasureCH0_UDB_Counter_u0__F1_REG CYREG_B0_UDB04_F1
#define CapSense_MeasureCH0_UDB_Counter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define CapSense_MeasureCH0_UDB_Counter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define CapSense_MeasureCH0_UDB_Window_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define CapSense_MeasureCH0_UDB_Window_u0__A0_REG CYREG_B0_UDB00_A0
#define CapSense_MeasureCH0_UDB_Window_u0__A1_REG CYREG_B0_UDB00_A1
#define CapSense_MeasureCH0_UDB_Window_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define CapSense_MeasureCH0_UDB_Window_u0__D0_REG CYREG_B0_UDB00_D0
#define CapSense_MeasureCH0_UDB_Window_u0__D1_REG CYREG_B0_UDB00_D1
#define CapSense_MeasureCH0_UDB_Window_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define CapSense_MeasureCH0_UDB_Window_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define CapSense_MeasureCH0_UDB_Window_u0__F0_REG CYREG_B0_UDB00_F0
#define CapSense_MeasureCH0_UDB_Window_u0__F1_REG CYREG_B0_UDB00_F1
#define CapSense_MeasureCH1_UDB_Counter_u0__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define CapSense_MeasureCH1_UDB_Counter_u0__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define CapSense_MeasureCH1_UDB_Counter_u0__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define CapSense_MeasureCH1_UDB_Counter_u0__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define CapSense_MeasureCH1_UDB_Counter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define CapSense_MeasureCH1_UDB_Counter_u0__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define CapSense_MeasureCH1_UDB_Counter_u0__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define CapSense_MeasureCH1_UDB_Counter_u0__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define CapSense_MeasureCH1_UDB_Counter_u0__A0_REG CYREG_B0_UDB01_A0
#define CapSense_MeasureCH1_UDB_Counter_u0__A1_REG CYREG_B0_UDB01_A1
#define CapSense_MeasureCH1_UDB_Counter_u0__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define CapSense_MeasureCH1_UDB_Counter_u0__D0_REG CYREG_B0_UDB01_D0
#define CapSense_MeasureCH1_UDB_Counter_u0__D1_REG CYREG_B0_UDB01_D1
#define CapSense_MeasureCH1_UDB_Counter_u0__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define CapSense_MeasureCH1_UDB_Counter_u0__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define CapSense_MeasureCH1_UDB_Counter_u0__F0_REG CYREG_B0_UDB01_F0
#define CapSense_MeasureCH1_UDB_Counter_u0__F1_REG CYREG_B0_UDB01_F1
#define CapSense_MeasureCH1_UDB_Counter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define CapSense_MeasureCH1_UDB_Counter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define CapSense_MeasureCH1_UDB_Window_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define CapSense_MeasureCH1_UDB_Window_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define CapSense_MeasureCH1_UDB_Window_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define CapSense_MeasureCH1_UDB_Window_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define CapSense_MeasureCH1_UDB_Window_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define CapSense_MeasureCH1_UDB_Window_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define CapSense_MeasureCH1_UDB_Window_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define CapSense_MeasureCH1_UDB_Window_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define CapSense_MeasureCH1_UDB_Window_u0__A0_REG CYREG_B0_UDB02_A0
#define CapSense_MeasureCH1_UDB_Window_u0__A1_REG CYREG_B0_UDB02_A1
#define CapSense_MeasureCH1_UDB_Window_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define CapSense_MeasureCH1_UDB_Window_u0__D0_REG CYREG_B0_UDB02_D0
#define CapSense_MeasureCH1_UDB_Window_u0__D1_REG CYREG_B0_UDB02_D1
#define CapSense_MeasureCH1_UDB_Window_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define CapSense_MeasureCH1_UDB_Window_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define CapSense_MeasureCH1_UDB_Window_u0__F0_REG CYREG_B0_UDB02_F0
#define CapSense_MeasureCH1_UDB_Window_u0__F1_REG CYREG_B0_UDB02_F1
#define CapSense_PortCH0__0__INTTYPE CYREG_PICU2_INTTYPE0
#define CapSense_PortCH0__0__MASK 0x01u
#define CapSense_PortCH0__0__PC CYREG_PRT2_PC0
#define CapSense_PortCH0__0__PORT 2u
#define CapSense_PortCH0__0__SHIFT 0u
#define CapSense_PortCH0__1__INTTYPE CYREG_PICU2_INTTYPE2
#define CapSense_PortCH0__1__MASK 0x04u
#define CapSense_PortCH0__1__PC CYREG_PRT2_PC2
#define CapSense_PortCH0__1__PORT 2u
#define CapSense_PortCH0__1__SHIFT 2u
#define CapSense_PortCH0__2__INTTYPE CYREG_PICU2_INTTYPE4
#define CapSense_PortCH0__2__MASK 0x10u
#define CapSense_PortCH0__2__PC CYREG_PRT2_PC4
#define CapSense_PortCH0__2__PORT 2u
#define CapSense_PortCH0__2__SHIFT 4u
#define CapSense_PortCH0__3__INTTYPE CYREG_PICU2_INTTYPE6
#define CapSense_PortCH0__3__MASK 0x40u
#define CapSense_PortCH0__3__PC CYREG_PRT2_PC6
#define CapSense_PortCH0__3__PORT 2u
#define CapSense_PortCH0__3__SHIFT 6u
#define CapSense_PortCH0__AG CYREG_PRT2_AG
#define CapSense_PortCH0__AMUX CYREG_PRT2_AMUX
#define CapSense_PortCH0__BIE CYREG_PRT2_BIE
#define CapSense_PortCH0__BIT_MASK CYREG_PRT2_BIT_MASK
#define CapSense_PortCH0__Button0__BTN__INTTYPE CYREG_PICU2_INTTYPE0
#define CapSense_PortCH0__Button0__BTN__MASK 0x01u
#define CapSense_PortCH0__Button0__BTN__PC CYREG_PRT2_PC0
#define CapSense_PortCH0__Button0__BTN__PORT 2u
#define CapSense_PortCH0__Button0__BTN__SHIFT 0u
#define CapSense_PortCH0__Button1__BTN__INTTYPE CYREG_PICU2_INTTYPE2
#define CapSense_PortCH0__Button1__BTN__MASK 0x04u
#define CapSense_PortCH0__Button1__BTN__PC CYREG_PRT2_PC2
#define CapSense_PortCH0__Button1__BTN__PORT 2u
#define CapSense_PortCH0__Button1__BTN__SHIFT 2u
#define CapSense_PortCH0__Button2__BTN__INTTYPE CYREG_PICU2_INTTYPE4
#define CapSense_PortCH0__Button2__BTN__MASK 0x10u
#define CapSense_PortCH0__Button2__BTN__PC CYREG_PRT2_PC4
#define CapSense_PortCH0__Button2__BTN__PORT 2u
#define CapSense_PortCH0__Button2__BTN__SHIFT 4u
#define CapSense_PortCH0__Button3__BTN__INTTYPE CYREG_PICU2_INTTYPE6
#define CapSense_PortCH0__Button3__BTN__MASK 0x40u
#define CapSense_PortCH0__Button3__BTN__PC CYREG_PRT2_PC6
#define CapSense_PortCH0__Button3__BTN__PORT 2u
#define CapSense_PortCH0__Button3__BTN__SHIFT 6u
#define CapSense_PortCH0__BYP CYREG_PRT2_BYP
#define CapSense_PortCH0__CTL CYREG_PRT2_CTL
#define CapSense_PortCH0__DM0 CYREG_PRT2_DM0
#define CapSense_PortCH0__DM1 CYREG_PRT2_DM1
#define CapSense_PortCH0__DM2 CYREG_PRT2_DM2
#define CapSense_PortCH0__DR CYREG_PRT2_DR
#define CapSense_PortCH0__INP_DIS CYREG_PRT2_INP_DIS
#define CapSense_PortCH0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define CapSense_PortCH0__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CapSense_PortCH0__LCD_EN CYREG_PRT2_LCD_EN
#define CapSense_PortCH0__PORT 2u
#define CapSense_PortCH0__PRT CYREG_PRT2_PRT
#define CapSense_PortCH0__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CapSense_PortCH0__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CapSense_PortCH0__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CapSense_PortCH0__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CapSense_PortCH0__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CapSense_PortCH0__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CapSense_PortCH0__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CapSense_PortCH0__PS CYREG_PRT2_PS
#define CapSense_PortCH0__SLW CYREG_PRT2_SLW
#define CapSense_PortCH1__0__INTTYPE CYREG_PICU3_INTTYPE0
#define CapSense_PortCH1__0__MASK 0x01u
#define CapSense_PortCH1__0__PC CYREG_PRT3_PC0
#define CapSense_PortCH1__0__PORT 3u
#define CapSense_PortCH1__0__SHIFT 0u
#define CapSense_PortCH1__1__INTTYPE CYREG_PICU3_INTTYPE3
#define CapSense_PortCH1__1__MASK 0x08u
#define CapSense_PortCH1__1__PC CYREG_PRT3_PC3
#define CapSense_PortCH1__1__PORT 3u
#define CapSense_PortCH1__1__SHIFT 3u
#define CapSense_PortCH1__2__INTTYPE CYREG_PICU3_INTTYPE5
#define CapSense_PortCH1__2__MASK 0x20u
#define CapSense_PortCH1__2__PC CYREG_PRT3_PC5
#define CapSense_PortCH1__2__PORT 3u
#define CapSense_PortCH1__2__SHIFT 5u
#define CapSense_PortCH1__3__INTTYPE CYREG_PICU3_INTTYPE7
#define CapSense_PortCH1__3__MASK 0x80u
#define CapSense_PortCH1__3__PC CYREG_PRT3_PC7
#define CapSense_PortCH1__3__PORT 3u
#define CapSense_PortCH1__3__SHIFT 7u
#define CapSense_PortCH1__AG CYREG_PRT3_AG
#define CapSense_PortCH1__AMUX CYREG_PRT3_AMUX
#define CapSense_PortCH1__BIE CYREG_PRT3_BIE
#define CapSense_PortCH1__BIT_MASK CYREG_PRT3_BIT_MASK
#define CapSense_PortCH1__Button4__BTN__INTTYPE CYREG_PICU3_INTTYPE0
#define CapSense_PortCH1__Button4__BTN__MASK 0x01u
#define CapSense_PortCH1__Button4__BTN__PC CYREG_PRT3_PC0
#define CapSense_PortCH1__Button4__BTN__PORT 3u
#define CapSense_PortCH1__Button4__BTN__SHIFT 0u
#define CapSense_PortCH1__Button5__BTN__INTTYPE CYREG_PICU3_INTTYPE3
#define CapSense_PortCH1__Button5__BTN__MASK 0x08u
#define CapSense_PortCH1__Button5__BTN__PC CYREG_PRT3_PC3
#define CapSense_PortCH1__Button5__BTN__PORT 3u
#define CapSense_PortCH1__Button5__BTN__SHIFT 3u
#define CapSense_PortCH1__Button6__BTN__INTTYPE CYREG_PICU3_INTTYPE5
#define CapSense_PortCH1__Button6__BTN__MASK 0x20u
#define CapSense_PortCH1__Button6__BTN__PC CYREG_PRT3_PC5
#define CapSense_PortCH1__Button6__BTN__PORT 3u
#define CapSense_PortCH1__Button6__BTN__SHIFT 5u
#define CapSense_PortCH1__Button7__BTN__INTTYPE CYREG_PICU3_INTTYPE7
#define CapSense_PortCH1__Button7__BTN__MASK 0x80u
#define CapSense_PortCH1__Button7__BTN__PC CYREG_PRT3_PC7
#define CapSense_PortCH1__Button7__BTN__PORT 3u
#define CapSense_PortCH1__Button7__BTN__SHIFT 7u
#define CapSense_PortCH1__BYP CYREG_PRT3_BYP
#define CapSense_PortCH1__CTL CYREG_PRT3_CTL
#define CapSense_PortCH1__DM0 CYREG_PRT3_DM0
#define CapSense_PortCH1__DM1 CYREG_PRT3_DM1
#define CapSense_PortCH1__DM2 CYREG_PRT3_DM2
#define CapSense_PortCH1__DR CYREG_PRT3_DR
#define CapSense_PortCH1__INP_DIS CYREG_PRT3_INP_DIS
#define CapSense_PortCH1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define CapSense_PortCH1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CapSense_PortCH1__LCD_EN CYREG_PRT3_LCD_EN
#define CapSense_PortCH1__PORT 3u
#define CapSense_PortCH1__PRT CYREG_PRT3_PRT
#define CapSense_PortCH1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CapSense_PortCH1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CapSense_PortCH1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CapSense_PortCH1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CapSense_PortCH1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CapSense_PortCH1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CapSense_PortCH1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CapSense_PortCH1__PS CYREG_PRT3_PS
#define CapSense_PortCH1__SLW CYREG_PRT3_SLW

/* DMA_1_RX */
#define DMA_1_RX__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DMA_1_RX__DRQ_NUMBER 2u
#define DMA_1_RX__NUMBEROF_TDS 0u
#define DMA_1_RX__PRIORITY 3u
#define DMA_1_RX__TERMIN_EN 0u
#define DMA_1_RX__TERMIN_SEL 0u
#define DMA_1_RX__TERMOUT0_EN 0u
#define DMA_1_RX__TERMOUT0_SEL 0u
#define DMA_1_RX__TERMOUT1_EN 0u
#define DMA_1_RX__TERMOUT1_SEL 0u

/* DMA_1_TX */
#define DMA_1_TX__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DMA_1_TX__DRQ_NUMBER 3u
#define DMA_1_TX__NUMBEROF_TDS 0u
#define DMA_1_TX__PRIORITY 3u
#define DMA_1_TX__TERMIN_EN 0u
#define DMA_1_TX__TERMIN_SEL 0u
#define DMA_1_TX__TERMOUT0_EN 0u
#define DMA_1_TX__TERMOUT0_SEL 0u
#define DMA_1_TX__TERMOUT1_EN 0u
#define DMA_1_TX__TERMOUT1_SEL 0u

/* DMA_2_RX */
#define DMA_2_RX__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define DMA_2_RX__DRQ_NUMBER 4u
#define DMA_2_RX__NUMBEROF_TDS 0u
#define DMA_2_RX__PRIORITY 3u
#define DMA_2_RX__TERMIN_EN 0u
#define DMA_2_RX__TERMIN_SEL 0u
#define DMA_2_RX__TERMOUT0_EN 0u
#define DMA_2_RX__TERMOUT0_SEL 0u
#define DMA_2_RX__TERMOUT1_EN 0u
#define DMA_2_RX__TERMOUT1_SEL 0u

/* DMA_2_TX */
#define DMA_2_TX__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define DMA_2_TX__DRQ_NUMBER 5u
#define DMA_2_TX__NUMBEROF_TDS 0u
#define DMA_2_TX__PRIORITY 3u
#define DMA_2_TX__TERMIN_EN 0u
#define DMA_2_TX__TERMIN_SEL 0u
#define DMA_2_TX__TERMOUT0_EN 0u
#define DMA_2_TX__TERMOUT0_SEL 0u
#define DMA_2_TX__TERMOUT1_EN 0u
#define DMA_2_TX__TERMOUT1_SEL 0u

/* ExtMUXS0 */
#define ExtMUXS0__0__INTTYPE CYREG_PICU15_INTTYPE0
#define ExtMUXS0__0__MASK 0x01u
#define ExtMUXS0__0__PC CYREG_IO_PC_PRT15_PC0
#define ExtMUXS0__0__PORT 15u
#define ExtMUXS0__0__SHIFT 0u
#define ExtMUXS0__AG CYREG_PRT15_AG
#define ExtMUXS0__AMUX CYREG_PRT15_AMUX
#define ExtMUXS0__BIE CYREG_PRT15_BIE
#define ExtMUXS0__BIT_MASK CYREG_PRT15_BIT_MASK
#define ExtMUXS0__BYP CYREG_PRT15_BYP
#define ExtMUXS0__CTL CYREG_PRT15_CTL
#define ExtMUXS0__DM0 CYREG_PRT15_DM0
#define ExtMUXS0__DM1 CYREG_PRT15_DM1
#define ExtMUXS0__DM2 CYREG_PRT15_DM2
#define ExtMUXS0__DR CYREG_PRT15_DR
#define ExtMUXS0__INP_DIS CYREG_PRT15_INP_DIS
#define ExtMUXS0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define ExtMUXS0__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define ExtMUXS0__LCD_EN CYREG_PRT15_LCD_EN
#define ExtMUXS0__MASK 0x01u
#define ExtMUXS0__PORT 15u
#define ExtMUXS0__PRT CYREG_PRT15_PRT
#define ExtMUXS0__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define ExtMUXS0__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define ExtMUXS0__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define ExtMUXS0__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define ExtMUXS0__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define ExtMUXS0__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define ExtMUXS0__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define ExtMUXS0__PS CYREG_PRT15_PS
#define ExtMUXS0__SHIFT 0u
#define ExtMUXS0__SLW CYREG_PRT15_SLW

/* ExtMUXS1 */
#define ExtMUXS1__0__INTTYPE CYREG_PICU15_INTTYPE1
#define ExtMUXS1__0__MASK 0x02u
#define ExtMUXS1__0__PC CYREG_IO_PC_PRT15_PC1
#define ExtMUXS1__0__PORT 15u
#define ExtMUXS1__0__SHIFT 1u
#define ExtMUXS1__AG CYREG_PRT15_AG
#define ExtMUXS1__AMUX CYREG_PRT15_AMUX
#define ExtMUXS1__BIE CYREG_PRT15_BIE
#define ExtMUXS1__BIT_MASK CYREG_PRT15_BIT_MASK
#define ExtMUXS1__BYP CYREG_PRT15_BYP
#define ExtMUXS1__CTL CYREG_PRT15_CTL
#define ExtMUXS1__DM0 CYREG_PRT15_DM0
#define ExtMUXS1__DM1 CYREG_PRT15_DM1
#define ExtMUXS1__DM2 CYREG_PRT15_DM2
#define ExtMUXS1__DR CYREG_PRT15_DR
#define ExtMUXS1__INP_DIS CYREG_PRT15_INP_DIS
#define ExtMUXS1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define ExtMUXS1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define ExtMUXS1__LCD_EN CYREG_PRT15_LCD_EN
#define ExtMUXS1__MASK 0x02u
#define ExtMUXS1__PORT 15u
#define ExtMUXS1__PRT CYREG_PRT15_PRT
#define ExtMUXS1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define ExtMUXS1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define ExtMUXS1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define ExtMUXS1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define ExtMUXS1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define ExtMUXS1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define ExtMUXS1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define ExtMUXS1__PS CYREG_PRT15_PS
#define ExtMUXS1__SHIFT 1u
#define ExtMUXS1__SLW CYREG_PRT15_SLW

/* IDAC_OUT */
#define IDAC_OUT__0__INTTYPE CYREG_PICU0_INTTYPE7
#define IDAC_OUT__0__MASK 0x80u
#define IDAC_OUT__0__PC CYREG_PRT0_PC7
#define IDAC_OUT__0__PORT 0u
#define IDAC_OUT__0__SHIFT 7u
#define IDAC_OUT__AG CYREG_PRT0_AG
#define IDAC_OUT__AMUX CYREG_PRT0_AMUX
#define IDAC_OUT__BIE CYREG_PRT0_BIE
#define IDAC_OUT__BIT_MASK CYREG_PRT0_BIT_MASK
#define IDAC_OUT__BYP CYREG_PRT0_BYP
#define IDAC_OUT__CTL CYREG_PRT0_CTL
#define IDAC_OUT__DM0 CYREG_PRT0_DM0
#define IDAC_OUT__DM1 CYREG_PRT0_DM1
#define IDAC_OUT__DM2 CYREG_PRT0_DM2
#define IDAC_OUT__DR CYREG_PRT0_DR
#define IDAC_OUT__INP_DIS CYREG_PRT0_INP_DIS
#define IDAC_OUT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define IDAC_OUT__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define IDAC_OUT__LCD_EN CYREG_PRT0_LCD_EN
#define IDAC_OUT__MASK 0x80u
#define IDAC_OUT__PORT 0u
#define IDAC_OUT__PRT CYREG_PRT0_PRT
#define IDAC_OUT__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define IDAC_OUT__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define IDAC_OUT__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define IDAC_OUT__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define IDAC_OUT__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define IDAC_OUT__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define IDAC_OUT__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define IDAC_OUT__PS CYREG_PRT0_PS
#define IDAC_OUT__SHIFT 7u
#define IDAC_OUT__SLW CYREG_PRT0_SLW

/* blue_LED */
#define blue_LED__0__INTTYPE CYREG_PICU2_INTTYPE1
#define blue_LED__0__MASK 0x02u
#define blue_LED__0__PC CYREG_PRT2_PC1
#define blue_LED__0__PORT 2u
#define blue_LED__0__SHIFT 1u
#define blue_LED__AG CYREG_PRT2_AG
#define blue_LED__AMUX CYREG_PRT2_AMUX
#define blue_LED__BIE CYREG_PRT2_BIE
#define blue_LED__BIT_MASK CYREG_PRT2_BIT_MASK
#define blue_LED__BYP CYREG_PRT2_BYP
#define blue_LED__CTL CYREG_PRT2_CTL
#define blue_LED__DM0 CYREG_PRT2_DM0
#define blue_LED__DM1 CYREG_PRT2_DM1
#define blue_LED__DM2 CYREG_PRT2_DM2
#define blue_LED__DR CYREG_PRT2_DR
#define blue_LED__INP_DIS CYREG_PRT2_INP_DIS
#define blue_LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define blue_LED__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define blue_LED__LCD_EN CYREG_PRT2_LCD_EN
#define blue_LED__MASK 0x02u
#define blue_LED__PORT 2u
#define blue_LED__PRT CYREG_PRT2_PRT
#define blue_LED__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define blue_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define blue_LED__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define blue_LED__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define blue_LED__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define blue_LED__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define blue_LED__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define blue_LED__PS CYREG_PRT2_PS
#define blue_LED__SHIFT 1u
#define blue_LED__SLW CYREG_PRT2_SLW

/* cv_pedal */
#define cv_pedal__0__INTTYPE CYREG_PICU3_INTTYPE4
#define cv_pedal__0__MASK 0x10u
#define cv_pedal__0__PC CYREG_PRT3_PC4
#define cv_pedal__0__PORT 3u
#define cv_pedal__0__SHIFT 4u
#define cv_pedal__AG CYREG_PRT3_AG
#define cv_pedal__AMUX CYREG_PRT3_AMUX
#define cv_pedal__BIE CYREG_PRT3_BIE
#define cv_pedal__BIT_MASK CYREG_PRT3_BIT_MASK
#define cv_pedal__BYP CYREG_PRT3_BYP
#define cv_pedal__CTL CYREG_PRT3_CTL
#define cv_pedal__DM0 CYREG_PRT3_DM0
#define cv_pedal__DM1 CYREG_PRT3_DM1
#define cv_pedal__DM2 CYREG_PRT3_DM2
#define cv_pedal__DR CYREG_PRT3_DR
#define cv_pedal__INP_DIS CYREG_PRT3_INP_DIS
#define cv_pedal__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define cv_pedal__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define cv_pedal__LCD_EN CYREG_PRT3_LCD_EN
#define cv_pedal__MASK 0x10u
#define cv_pedal__PORT 3u
#define cv_pedal__PRT CYREG_PRT3_PRT
#define cv_pedal__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define cv_pedal__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define cv_pedal__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define cv_pedal__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define cv_pedal__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define cv_pedal__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define cv_pedal__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define cv_pedal__PS CYREG_PRT3_PS
#define cv_pedal__SHIFT 4u
#define cv_pedal__SLW CYREG_PRT3_SLW

/* joy_x_25 */
#define joy_x_25__0__INTTYPE CYREG_PICU2_INTTYPE5
#define joy_x_25__0__MASK 0x20u
#define joy_x_25__0__PC CYREG_PRT2_PC5
#define joy_x_25__0__PORT 2u
#define joy_x_25__0__SHIFT 5u
#define joy_x_25__AG CYREG_PRT2_AG
#define joy_x_25__AMUX CYREG_PRT2_AMUX
#define joy_x_25__BIE CYREG_PRT2_BIE
#define joy_x_25__BIT_MASK CYREG_PRT2_BIT_MASK
#define joy_x_25__BYP CYREG_PRT2_BYP
#define joy_x_25__CTL CYREG_PRT2_CTL
#define joy_x_25__DM0 CYREG_PRT2_DM0
#define joy_x_25__DM1 CYREG_PRT2_DM1
#define joy_x_25__DM2 CYREG_PRT2_DM2
#define joy_x_25__DR CYREG_PRT2_DR
#define joy_x_25__INP_DIS CYREG_PRT2_INP_DIS
#define joy_x_25__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define joy_x_25__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define joy_x_25__LCD_EN CYREG_PRT2_LCD_EN
#define joy_x_25__MASK 0x20u
#define joy_x_25__PORT 2u
#define joy_x_25__PRT CYREG_PRT2_PRT
#define joy_x_25__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define joy_x_25__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define joy_x_25__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define joy_x_25__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define joy_x_25__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define joy_x_25__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define joy_x_25__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define joy_x_25__PS CYREG_PRT2_PS
#define joy_x_25__SHIFT 5u
#define joy_x_25__SLW CYREG_PRT2_SLW

/* joy_y_23 */
#define joy_y_23__0__INTTYPE CYREG_PICU2_INTTYPE3
#define joy_y_23__0__MASK 0x08u
#define joy_y_23__0__PC CYREG_PRT2_PC3
#define joy_y_23__0__PORT 2u
#define joy_y_23__0__SHIFT 3u
#define joy_y_23__AG CYREG_PRT2_AG
#define joy_y_23__AMUX CYREG_PRT2_AMUX
#define joy_y_23__BIE CYREG_PRT2_BIE
#define joy_y_23__BIT_MASK CYREG_PRT2_BIT_MASK
#define joy_y_23__BYP CYREG_PRT2_BYP
#define joy_y_23__CTL CYREG_PRT2_CTL
#define joy_y_23__DM0 CYREG_PRT2_DM0
#define joy_y_23__DM1 CYREG_PRT2_DM1
#define joy_y_23__DM2 CYREG_PRT2_DM2
#define joy_y_23__DR CYREG_PRT2_DR
#define joy_y_23__INP_DIS CYREG_PRT2_INP_DIS
#define joy_y_23__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define joy_y_23__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define joy_y_23__LCD_EN CYREG_PRT2_LCD_EN
#define joy_y_23__MASK 0x08u
#define joy_y_23__PORT 2u
#define joy_y_23__PRT CYREG_PRT2_PRT
#define joy_y_23__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define joy_y_23__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define joy_y_23__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define joy_y_23__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define joy_y_23__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define joy_y_23__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define joy_y_23__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define joy_y_23__PS CYREG_PRT2_PS
#define joy_y_23__SHIFT 3u
#define joy_y_23__SLW CYREG_PRT2_SLW

/* ExtMUX_EN */
#define ExtMUX_EN__0__INTTYPE CYREG_PICU15_INTTYPE5
#define ExtMUX_EN__0__MASK 0x20u
#define ExtMUX_EN__0__PC CYREG_IO_PC_PRT15_PC5
#define ExtMUX_EN__0__PORT 15u
#define ExtMUX_EN__0__SHIFT 5u
#define ExtMUX_EN__AG CYREG_PRT15_AG
#define ExtMUX_EN__AMUX CYREG_PRT15_AMUX
#define ExtMUX_EN__BIE CYREG_PRT15_BIE
#define ExtMUX_EN__BIT_MASK CYREG_PRT15_BIT_MASK
#define ExtMUX_EN__BYP CYREG_PRT15_BYP
#define ExtMUX_EN__CTL CYREG_PRT15_CTL
#define ExtMUX_EN__DM0 CYREG_PRT15_DM0
#define ExtMUX_EN__DM1 CYREG_PRT15_DM1
#define ExtMUX_EN__DM2 CYREG_PRT15_DM2
#define ExtMUX_EN__DR CYREG_PRT15_DR
#define ExtMUX_EN__INP_DIS CYREG_PRT15_INP_DIS
#define ExtMUX_EN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define ExtMUX_EN__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define ExtMUX_EN__LCD_EN CYREG_PRT15_LCD_EN
#define ExtMUX_EN__MASK 0x20u
#define ExtMUX_EN__PORT 15u
#define ExtMUX_EN__PRT CYREG_PRT15_PRT
#define ExtMUX_EN__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define ExtMUX_EN__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define ExtMUX_EN__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define ExtMUX_EN__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define ExtMUX_EN__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define ExtMUX_EN__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define ExtMUX_EN__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define ExtMUX_EN__PS CYREG_PRT15_PS
#define ExtMUX_EN__SHIFT 5u
#define ExtMUX_EN__SLW CYREG_PRT15_SLW

/* SPI_ready */
#define SPI_ready__0__INTTYPE CYREG_PICU0_INTTYPE6
#define SPI_ready__0__MASK 0x40u
#define SPI_ready__0__PC CYREG_PRT0_PC6
#define SPI_ready__0__PORT 0u
#define SPI_ready__0__SHIFT 6u
#define SPI_ready__AG CYREG_PRT0_AG
#define SPI_ready__AMUX CYREG_PRT0_AMUX
#define SPI_ready__BIE CYREG_PRT0_BIE
#define SPI_ready__BIT_MASK CYREG_PRT0_BIT_MASK
#define SPI_ready__BYP CYREG_PRT0_BYP
#define SPI_ready__CTL CYREG_PRT0_CTL
#define SPI_ready__DM0 CYREG_PRT0_DM0
#define SPI_ready__DM1 CYREG_PRT0_DM1
#define SPI_ready__DM2 CYREG_PRT0_DM2
#define SPI_ready__DR CYREG_PRT0_DR
#define SPI_ready__INP_DIS CYREG_PRT0_INP_DIS
#define SPI_ready__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SPI_ready__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SPI_ready__LCD_EN CYREG_PRT0_LCD_EN
#define SPI_ready__MASK 0x40u
#define SPI_ready__PORT 0u
#define SPI_ready__PRT CYREG_PRT0_PRT
#define SPI_ready__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SPI_ready__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SPI_ready__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SPI_ready__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SPI_ready__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SPI_ready__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SPI_ready__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SPI_ready__PS CYREG_PRT0_PS
#define SPI_ready__SHIFT 6u
#define SPI_ready__SLW CYREG_PRT0_SLW

/* knob_1_01 */
#define knob_1_01__0__INTTYPE CYREG_PICU0_INTTYPE1
#define knob_1_01__0__MASK 0x02u
#define knob_1_01__0__PC CYREG_PRT0_PC1
#define knob_1_01__0__PORT 0u
#define knob_1_01__0__SHIFT 1u
#define knob_1_01__AG CYREG_PRT0_AG
#define knob_1_01__AMUX CYREG_PRT0_AMUX
#define knob_1_01__BIE CYREG_PRT0_BIE
#define knob_1_01__BIT_MASK CYREG_PRT0_BIT_MASK
#define knob_1_01__BYP CYREG_PRT0_BYP
#define knob_1_01__CTL CYREG_PRT0_CTL
#define knob_1_01__DM0 CYREG_PRT0_DM0
#define knob_1_01__DM1 CYREG_PRT0_DM1
#define knob_1_01__DM2 CYREG_PRT0_DM2
#define knob_1_01__DR CYREG_PRT0_DR
#define knob_1_01__INP_DIS CYREG_PRT0_INP_DIS
#define knob_1_01__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define knob_1_01__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define knob_1_01__LCD_EN CYREG_PRT0_LCD_EN
#define knob_1_01__MASK 0x02u
#define knob_1_01__PORT 0u
#define knob_1_01__PRT CYREG_PRT0_PRT
#define knob_1_01__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define knob_1_01__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define knob_1_01__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define knob_1_01__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define knob_1_01__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define knob_1_01__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define knob_1_01__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define knob_1_01__PS CYREG_PRT0_PS
#define knob_1_01__SHIFT 1u
#define knob_1_01__SLW CYREG_PRT0_SLW

/* knob_2_36 */
#define knob_2_36__0__INTTYPE CYREG_PICU3_INTTYPE6
#define knob_2_36__0__MASK 0x40u
#define knob_2_36__0__PC CYREG_PRT3_PC6
#define knob_2_36__0__PORT 3u
#define knob_2_36__0__SHIFT 6u
#define knob_2_36__AG CYREG_PRT3_AG
#define knob_2_36__AMUX CYREG_PRT3_AMUX
#define knob_2_36__BIE CYREG_PRT3_BIE
#define knob_2_36__BIT_MASK CYREG_PRT3_BIT_MASK
#define knob_2_36__BYP CYREG_PRT3_BYP
#define knob_2_36__CTL CYREG_PRT3_CTL
#define knob_2_36__DM0 CYREG_PRT3_DM0
#define knob_2_36__DM1 CYREG_PRT3_DM1
#define knob_2_36__DM2 CYREG_PRT3_DM2
#define knob_2_36__DR CYREG_PRT3_DR
#define knob_2_36__INP_DIS CYREG_PRT3_INP_DIS
#define knob_2_36__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define knob_2_36__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define knob_2_36__LCD_EN CYREG_PRT3_LCD_EN
#define knob_2_36__MASK 0x40u
#define knob_2_36__PORT 3u
#define knob_2_36__PRT CYREG_PRT3_PRT
#define knob_2_36__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define knob_2_36__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define knob_2_36__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define knob_2_36__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define knob_2_36__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define knob_2_36__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define knob_2_36__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define knob_2_36__PS CYREG_PRT3_PS
#define knob_2_36__SHIFT 6u
#define knob_2_36__SLW CYREG_PRT3_SLW

/* fretted_mom */
#define fretted_mom__0__INTTYPE CYREG_PICU12_INTTYPE3
#define fretted_mom__0__MASK 0x08u
#define fretted_mom__0__PC CYREG_PRT12_PC3
#define fretted_mom__0__PORT 12u
#define fretted_mom__0__SHIFT 3u
#define fretted_mom__AG CYREG_PRT12_AG
#define fretted_mom__BIE CYREG_PRT12_BIE
#define fretted_mom__BIT_MASK CYREG_PRT12_BIT_MASK
#define fretted_mom__BYP CYREG_PRT12_BYP
#define fretted_mom__DM0 CYREG_PRT12_DM0
#define fretted_mom__DM1 CYREG_PRT12_DM1
#define fretted_mom__DM2 CYREG_PRT12_DM2
#define fretted_mom__DR CYREG_PRT12_DR
#define fretted_mom__INP_DIS CYREG_PRT12_INP_DIS
#define fretted_mom__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define fretted_mom__MASK 0x08u
#define fretted_mom__PORT 12u
#define fretted_mom__PRT CYREG_PRT12_PRT
#define fretted_mom__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define fretted_mom__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define fretted_mom__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define fretted_mom__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define fretted_mom__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define fretted_mom__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define fretted_mom__PS CYREG_PRT12_PS
#define fretted_mom__SHIFT 3u
#define fretted_mom__SIO_CFG CYREG_PRT12_SIO_CFG
#define fretted_mom__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define fretted_mom__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define fretted_mom__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define fretted_mom__SLW CYREG_PRT12_SLW

/* my_Vbus_ISR */
#define my_Vbus_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define my_Vbus_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define my_Vbus_ISR__INTC_MASK 0x800u
#define my_Vbus_ISR__INTC_NUMBER 11u
#define my_Vbus_ISR__INTC_PRIOR_NUM 6u
#define my_Vbus_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_11
#define my_Vbus_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define my_Vbus_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_Seq_1 */
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_REG CYREG_B0_UDB11_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_REG CYREG_B0_UDB11_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PERIOD_REG CYREG_B0_UDB11_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_REG CYREG_B0_UDB11_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG CYREG_B0_UDB11_ST_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB11_ST_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_REG CYREG_B0_UDB11_ST
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__MASK 0x01u
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__POS 0
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__MASK 0x02u
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__POS 1
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_REG CYREG_B0_UDB01_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_REG CYREG_B0_UDB01_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK 0x03u
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PERIOD_REG CYREG_B0_UDB01_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__MASK 0x01u
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__POS 0
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK 0x01u
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK_REG CYREG_B0_UDB03_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_REG CYREG_B0_UDB03_ST
#define ADC_SAR_Seq_1_FinalBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define ADC_SAR_Seq_1_FinalBuf__DRQ_NUMBER 6u
#define ADC_SAR_Seq_1_FinalBuf__NUMBEROF_TDS 0u
#define ADC_SAR_Seq_1_FinalBuf__PRIORITY 4u
#define ADC_SAR_Seq_1_FinalBuf__TERMIN_EN 0u
#define ADC_SAR_Seq_1_FinalBuf__TERMIN_SEL 0u
#define ADC_SAR_Seq_1_FinalBuf__TERMOUT0_EN 1u
#define ADC_SAR_Seq_1_FinalBuf__TERMOUT0_SEL 6u
#define ADC_SAR_Seq_1_FinalBuf__TERMOUT1_EN 0u
#define ADC_SAR_Seq_1_FinalBuf__TERMOUT1_SEL 0u
#define ADC_SAR_Seq_1_IntClock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define ADC_SAR_Seq_1_IntClock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define ADC_SAR_Seq_1_IntClock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define ADC_SAR_Seq_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_Seq_1_IntClock__INDEX 0x04u
#define ADC_SAR_Seq_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_SAR_Seq_1_IntClock__PM_ACT_MSK 0x10u
#define ADC_SAR_Seq_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_SAR_Seq_1_IntClock__PM_STBY_MSK 0x10u
#define ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_Seq_1_IRQ__INTC_MASK 0x01u
#define ADC_SAR_Seq_1_IRQ__INTC_NUMBER 0u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM 6u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CLK CYREG_SAR1_CLK
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_MSK 0x02u
#define ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_MSK 0x02u
#define ADC_SAR_Seq_1_SAR_ADC_SAR__SW0 CYREG_SAR1_SW0
#define ADC_SAR_Seq_1_SAR_ADC_SAR__SW2 CYREG_SAR1_SW2
#define ADC_SAR_Seq_1_SAR_ADC_SAR__SW3 CYREG_SAR1_SW3
#define ADC_SAR_Seq_1_SAR_ADC_SAR__SW4 CYREG_SAR1_SW4
#define ADC_SAR_Seq_1_SAR_ADC_SAR__SW6 CYREG_SAR1_SW6
#define ADC_SAR_Seq_1_SAR_ADC_SAR__TR0 CYREG_SAR1_TR0
#define ADC_SAR_Seq_1_SAR_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define ADC_SAR_Seq_1_SAR_ADC_SAR__WRK1 CYREG_SAR1_WRK1
#define ADC_SAR_Seq_1_TempBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define ADC_SAR_Seq_1_TempBuf__DRQ_NUMBER 7u
#define ADC_SAR_Seq_1_TempBuf__NUMBEROF_TDS 0u
#define ADC_SAR_Seq_1_TempBuf__PRIORITY 4u
#define ADC_SAR_Seq_1_TempBuf__TERMIN_EN 0u
#define ADC_SAR_Seq_1_TempBuf__TERMIN_SEL 0u
#define ADC_SAR_Seq_1_TempBuf__TERMOUT0_EN 1u
#define ADC_SAR_Seq_1_TempBuf__TERMOUT0_SEL 7u
#define ADC_SAR_Seq_1_TempBuf__TERMOUT1_EN 0u
#define ADC_SAR_Seq_1_TempBuf__TERMOUT1_SEL 0u

/* CV_pedal_sense */
#define CV_pedal_sense__0__INTTYPE CYREG_PICU3_INTTYPE2
#define CV_pedal_sense__0__MASK 0x04u
#define CV_pedal_sense__0__PC CYREG_PRT3_PC2
#define CV_pedal_sense__0__PORT 3u
#define CV_pedal_sense__0__SHIFT 2u
#define CV_pedal_sense__AG CYREG_PRT3_AG
#define CV_pedal_sense__AMUX CYREG_PRT3_AMUX
#define CV_pedal_sense__BIE CYREG_PRT3_BIE
#define CV_pedal_sense__BIT_MASK CYREG_PRT3_BIT_MASK
#define CV_pedal_sense__BYP CYREG_PRT3_BYP
#define CV_pedal_sense__CTL CYREG_PRT3_CTL
#define CV_pedal_sense__DM0 CYREG_PRT3_DM0
#define CV_pedal_sense__DM1 CYREG_PRT3_DM1
#define CV_pedal_sense__DM2 CYREG_PRT3_DM2
#define CV_pedal_sense__DR CYREG_PRT3_DR
#define CV_pedal_sense__INP_DIS CYREG_PRT3_INP_DIS
#define CV_pedal_sense__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define CV_pedal_sense__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CV_pedal_sense__LCD_EN CYREG_PRT3_LCD_EN
#define CV_pedal_sense__MASK 0x04u
#define CV_pedal_sense__PORT 3u
#define CV_pedal_sense__PRT CYREG_PRT3_PRT
#define CV_pedal_sense__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CV_pedal_sense__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CV_pedal_sense__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CV_pedal_sense__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CV_pedal_sense__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CV_pedal_sense__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CV_pedal_sense__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CV_pedal_sense__PS CYREG_PRT3_PS
#define CV_pedal_sense__SHIFT 2u
#define CV_pedal_sense__SLW CYREG_PRT3_SLW

/* fretted_latching */
#define fretted_latching__0__INTTYPE CYREG_PICU12_INTTYPE2
#define fretted_latching__0__MASK 0x04u
#define fretted_latching__0__PC CYREG_PRT12_PC2
#define fretted_latching__0__PORT 12u
#define fretted_latching__0__SHIFT 2u
#define fretted_latching__AG CYREG_PRT12_AG
#define fretted_latching__BIE CYREG_PRT12_BIE
#define fretted_latching__BIT_MASK CYREG_PRT12_BIT_MASK
#define fretted_latching__BYP CYREG_PRT12_BYP
#define fretted_latching__DM0 CYREG_PRT12_DM0
#define fretted_latching__DM1 CYREG_PRT12_DM1
#define fretted_latching__DM2 CYREG_PRT12_DM2
#define fretted_latching__DR CYREG_PRT12_DR
#define fretted_latching__INP_DIS CYREG_PRT12_INP_DIS
#define fretted_latching__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define fretted_latching__MASK 0x04u
#define fretted_latching__PORT 12u
#define fretted_latching__PRT CYREG_PRT12_PRT
#define fretted_latching__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define fretted_latching__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define fretted_latching__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define fretted_latching__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define fretted_latching__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define fretted_latching__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define fretted_latching__PS CYREG_PRT12_PS
#define fretted_latching__SHIFT 2u
#define fretted_latching__SIO_CFG CYREG_PRT12_SIO_CFG
#define fretted_latching__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define fretted_latching__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define fretted_latching__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define fretted_latching__SLW CYREG_PRT12_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 78857142U
#define BCLK__BUS_CLK__KHZ 78857U
#define BCLK__BUS_CLK__MHZ 78U
#define CY_PROJECT_NAME "CE210514_PSOC3_5_Thermistor"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 0
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 0
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_UNCOMPRESSED
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x800
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000800Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x2000
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO0 3.3
#define CYDEV_VDDIO0_MV 3300
#define CYDEV_VDDIO1 3.3
#define CYDEV_VDDIO1_MV 3300
#define CYDEV_VDDIO2 3.3
#define CYDEV_VDDIO2_MV 3300
#define CYDEV_VDDIO3 3.3
#define CYDEV_VDDIO3_MV 3300
#define CYDEV_VIO0 3.3
#define CYDEV_VIO0_MV 3300
#define CYDEV_VIO1 3.3
#define CYDEV_VIO1_MV 3300
#define CYDEV_VIO2 3.3
#define CYDEV_VIO2_MV 3300
#define CYDEV_VIO3 3.3
#define CYDEV_VIO3_MV 3300
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x000000FFu
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
