loading file: `./top.breeze'
determining dependencies
using technology: `NDC35900L/four_b_rb'
processing file/block: `[top]'
required Breeze parts (in order, [top-level]):
 ctrltop
 thcomp
 thcomptop
 mult_shiftadd
 ema
 ematop
 med
 medtop
 sampler
 samplertop
 reg1cfgw2r
 reg1regw2r
 regs
[top]

making these HCs:
Adapt: (8 9 "true" "true") (9 8 "false" "false") (9 10 "true" "true") (17 9 "true" "true") (17 18 "true" "true")
Arbiter: ()
BinaryFunc: (1 8 8 "GreaterThan" "false" "false" "false") (10 9 9 "Add" "true" "true" "true") (18 17 17 "Add" "true" "true" "true")
BinaryFuncConstR: (1 3 1 "NotEquals" "false" "false" "false" 0) (1 8 1 "GreaterThan" "false" "false" "false" 0) (3 3 1 "Subtract" "false" "false" "false" 1) (8 8 1 "Add" "false" "false" "false" 1) (8 8 1 "Subtract" "false" "false" "false" 1)
Call: (2) (3)
CallDemuxPush: (1 2)
CallMux: (3 2) (8 2) (8 3) (8 4) (8 5) (8 6) (8 10) (9 2) (17 2)
Case: (1 1 "1") (1 2 "0;1") (1 2 "1;0") (2 3 "2,3;0;1") (3 3 "1,4,6;0,7,5;3,2") (4 4 "10,6m8,8,4m8,3m12,5m8,9;0;1;2") (4 10 "12,14,10,9,13,11,15;0;1;2;3;4;5;6;7;8")
Combine: (8 7 1) (16 8 8) (17 1 16) (17 8 9)
CombineEqual: (3 1 3) (24 8 3)
Concur: (2)
Constant: (1 0) (3 0) (17 0)
Continue: ()
DecisionWait: (1) (2)
Encode: (1 2 "0;1") (1 2 "1;0") (2 3 "0;1;2") (4 4 "5;12;15;6")
FalseVariable: (1 1 "") (8 1 "") (8 2 "") (8 3 "") (13 7 "9..12;0..7;0..7;0..7;0..7;9..12;8..8") (16 2 "0..7;8..15") (16 3 "8..15;0..7;0..7") (17 2 "8..16;0..7") (24 4 "0..7;8..15;16..23;8..15") (24 14 "0..7;8..15;0..7;8..15;16..23;8..15;16..23;0..7;0..7;16..23;0..7;16..23;8..15;0..7")
Fetch: (1 "false") (2 "false") (3 "false") (4 "false") (8 "false") (8 "true") (9 "false") (16 "false") (17 "false") (24 "false")
Loop: ()
PassivatorPush: (8 1)
Sequence: (2 "S") (2 "T") (4 "SSS") (5 "SSSS") (6 "STSSS") (7 "SSSSSS") (7 "SSSSST") (7 "SSSSTT") (10 "SSSSSSSST") (12 "SSSSSSSSTTT")
UnaryFunc: (1 1 "Invert" "false") (10 9 "Negate" "false")
Variable: (1 1 "") (1 3 "") (2 1 "") (3 1 "") (3 2 "") (8 1 "") (8 2 "") (8 2 "0..0;1..7") (8 4 "") (9 1 "") (9 2 "") (17 1 "") (17 2 "8..15") (17 2 ";0..15")
While: ()
WireFork: (2) (6) (10)
finished composing HCs
reading cell name mapping file: `NDC35900L.map'

making HC netlists (102 to build)
0% |---------------------------------------------------| 100%
    ===================================================

No undeclared component netlists to build
making Breeze part netlists (14 to build)
0% |--------------| 100%
    ==============

propagating global signals
writing EDA native netlist to file: `impl-top-impl4phbd.v'
writing cell list to file: `impl-top-impl4phbd.lst'
finished writing netlist
writing cell name mapping file: `NDC35900L.map'
writing file list to file: `impl-top-impl4phbd.lst'
