5 c 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd wor.vcd -o wor.cdd -v wor.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" wor.v 1 26 1
2 1 8 f000f 2 1 c 0 0 e
2 2 8 b000b 2 1 c 0 0 d
2 3 8 b000f 2 8 1184 1 2 1 34 1102
2 4 8 70007 0 1 400 0 0 a
2 5 8 7000f 1 35 6 3 4
2 6 9 f000f 2 1 c 0 0 e
2 7 9 c000c 2 1 c 0 0 d
2 8 9 c000f 2 31 1188 6 7 2 34 330a
2 9 9 b0010 2 26 1008 8 0 2 34 330a
2 10 9 70007 0 1 400 0 0 b
2 11 9 70010 2 35 a 9 10
2 12 10 140014 2 1 8 0 0 b
2 13 10 e000e 1 1 4 0 0 a
2 14 10 c000c 1 0 1008 0 0 32 96 4 0 0 0 0 0 0 0
2 15 10 b0010 2 25 1104 13 14 2 34 30a
2 16 10 b0014 3 9 1088 12 15 2 34 3300a
2 17 10 70007 0 1 400 0 0 c
2 18 10 70014 3 35 a 16 17
1 a 3 3000b 1 0 0 0 1 33 2
1 b 4 3000b 1 0 1 0 2 33 120a
1 c 5 3000b 1 0 1 0 2 33 120a
1 d 6 3000b 1 0 0 0 1 33 102
1 e 6 3000e 1 0 0 0 1 33 1002
4 5 f 5 5
4 11 f 11 11
4 18 f 18 18
3 1 main.$u0 "main.$u0" wor.v 0 24 1
