Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Nov  7 23:52:18 2024
| Host         : DESKTOP-S99FO1K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file internal_ram_timing_summary_routed.rpt -pb internal_ram_timing_summary_routed.pb -rpx internal_ram_timing_summary_routed.rpx -warn_on_violation
| Design       : internal_ram
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (15)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (15)
5. checking no_input_delay (0)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (15)
-------------------------
 There are 15 register/latch pins with no clock driven by root clock pin: i_CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (15)
-------------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   47          inf        0.000                      0                   47           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_CLK
                            (input port)
  Destination:            o_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.571ns  (logic 3.657ns (42.672%)  route 4.914ns (57.328%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    o_CLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  o_CLK_OBUF_BUFG_inst/O
                         net (fo=16, routed)          2.942     5.948    o_CLK_OBUF_BUFG
    D17                  OBUF (Prop_obuf_I_O)         2.623     8.571 r  o_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     8.571    o_CLK
    D17                                                               r  o_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_DATA[1]
                            (input port)
  Destination:            o_DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.813ns  (logic 3.527ns (51.768%)  route 3.286ns (48.232%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  i_DATA[1] (IN)
                         net (fo=0)                   0.000     0.000    i_DATA[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  i_DATA_IBUF[1]_inst/O
                         net (fo=1, routed)           3.286     4.217    o_DATA_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         2.596     6.813 r  o_DATA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.813    o_DATA[1]
    L18                                                               r  o_DATA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_DATA[11]
                            (input port)
  Destination:            o_DATA[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.676ns  (logic 3.566ns (53.416%)  route 3.110ns (46.584%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  i_DATA[11] (IN)
                         net (fo=0)                   0.000     0.000    i_DATA[11]
    V17                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  i_DATA_IBUF[11]_inst/O
                         net (fo=1, routed)           3.110     4.048    o_DATA_OBUF[11]
    E18                  OBUF (Prop_obuf_I_O)         2.628     6.676 r  o_DATA_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.676    o_DATA[11]
    E18                                                               r  o_DATA[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_DATA[10]
                            (input port)
  Destination:            o_DATA[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.653ns  (logic 3.572ns (53.681%)  route 3.082ns (46.319%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  i_DATA[10] (IN)
                         net (fo=0)                   0.000     0.000    i_DATA[10]
    W16                  IBUF (Prop_ibuf_I_O)         0.949     0.949 r  i_DATA_IBUF[10]_inst/O
                         net (fo=1, routed)           3.082     4.031    o_DATA_OBUF[10]
    E19                  OBUF (Prop_obuf_I_O)         2.623     6.653 r  o_DATA_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.653    o_DATA[10]
    E19                                                               r  o_DATA[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_DATA[12]
                            (input port)
  Destination:            o_DATA[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.643ns  (logic 3.561ns (53.609%)  route 3.082ns (46.391%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  i_DATA[12] (IN)
                         net (fo=0)                   0.000     0.000    i_DATA[12]
    V16                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  i_DATA_IBUF[12]_inst/O
                         net (fo=1, routed)           3.082     4.028    o_DATA_OBUF[12]
    F18                  OBUF (Prop_obuf_I_O)         2.615     6.643 r  o_DATA_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.643    o_DATA[12]
    F18                                                               r  o_DATA[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_DATA[15]
                            (input port)
  Destination:            o_DATA[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.643ns  (logic 3.561ns (53.609%)  route 3.082ns (46.391%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  i_DATA[15] (IN)
                         net (fo=0)                   0.000     0.000    i_DATA[15]
    T18                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  i_DATA_IBUF[15]_inst/O
                         net (fo=1, routed)           3.082     4.020    o_DATA_OBUF[15]
    D18                  OBUF (Prop_obuf_I_O)         2.622     6.643 r  o_DATA_OBUF[15]_inst/O
                         net (fo=0)                   0.000     6.643    o_DATA[15]
    D18                                                               r  o_DATA[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_DATA[14]
                            (input port)
  Destination:            o_DATA[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.640ns  (logic 3.558ns (53.590%)  route 3.082ns (46.410%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  i_DATA[14] (IN)
                         net (fo=0)                   0.000     0.000    i_DATA[14]
    U17                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  i_DATA_IBUF[14]_inst/O
                         net (fo=1, routed)           3.082     4.019    o_DATA_OBUF[14]
    D19                  OBUF (Prop_obuf_I_O)         2.621     6.640 r  o_DATA_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.640    o_DATA[14]
    D19                                                               r  o_DATA[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_DATA[13]
                            (input port)
  Destination:            o_DATA[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.624ns  (logic 3.543ns (53.480%)  route 3.082ns (46.520%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_DATA[13] (IN)
                         net (fo=0)                   0.000     0.000    i_DATA[13]
    U18                  IBUF (Prop_ibuf_I_O)         0.926     0.926 r  i_DATA_IBUF[13]_inst/O
                         net (fo=1, routed)           3.082     4.008    o_DATA_OBUF[13]
    G18                  OBUF (Prop_obuf_I_O)         2.616     6.624 r  o_DATA_OBUF[13]_inst/O
                         net (fo=0)                   0.000     6.624    o_DATA[13]
    G18                                                               r  o_DATA[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_DATA[6]
                            (input port)
  Destination:            o_DATA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.604ns  (logic 3.566ns (54.001%)  route 3.038ns (45.999%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  i_DATA[6] (IN)
                         net (fo=0)                   0.000     0.000    i_DATA[6]
    W13                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  i_DATA_IBUF[6]_inst/O
                         net (fo=1, routed)           3.038     3.981    o_DATA_OBUF[6]
    G17                  OBUF (Prop_obuf_I_O)         2.622     6.604 r  o_DATA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.604    o_DATA[6]
    G17                                                               r  o_DATA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_DATA[2]
                            (input port)
  Destination:            o_DATA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.595ns  (logic 3.552ns (53.856%)  route 3.043ns (46.144%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  i_DATA[2] (IN)
                         net (fo=0)                   0.000     0.000    i_DATA[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  i_DATA_IBUF[2]_inst/O
                         net (fo=1, routed)           3.043     3.978    o_DATA_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         2.618     6.595 r  o_DATA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.595    o_DATA[2]
    J18                                                               r  o_DATA[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_ADDR_COUNT_u32_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_ADDR_COUNT_u32_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.257ns (65.798%)  route 0.134ns (34.202%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE                         0.000     0.000 r  r_ADDR_COUNT_u32_reg[6]/C
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  r_ADDR_COUNT_u32_reg[6]/Q
                         net (fo=2, routed)           0.134     0.280    o_ADDR_OBUF[6]
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.391 r  r_ADDR_COUNT_u32_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.391    r_ADDR_COUNT_u32_reg[4]_i_1_n_5
    SLICE_X0Y23          FDRE                                         r  r_ADDR_COUNT_u32_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_ADDR_COUNT_u32_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_ADDR_COUNT_u32_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.257ns (65.787%)  route 0.134ns (34.213%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE                         0.000     0.000 r  r_ADDR_COUNT_u32_reg[10]/C
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  r_ADDR_COUNT_u32_reg[10]/Q
                         net (fo=2, routed)           0.134     0.280    o_ADDR_OBUF[10]
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.391 r  r_ADDR_COUNT_u32_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.391    r_ADDR_COUNT_u32_reg[8]_i_1_n_5
    SLICE_X0Y24          FDRE                                         r  r_ADDR_COUNT_u32_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_ADDR_COUNT_u32_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_ADDR_COUNT_u32_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.257ns (65.424%)  route 0.136ns (34.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE                         0.000     0.000 r  r_ADDR_COUNT_u32_reg[14]/C
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  r_ADDR_COUNT_u32_reg[14]/Q
                         net (fo=2, routed)           0.136     0.282    o_ADDR_OBUF[14]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.393 r  r_ADDR_COUNT_u32_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.393    r_ADDR_COUNT_u32_reg[12]_i_1_n_5
    SLICE_X0Y25          FDRE                                         r  r_ADDR_COUNT_u32_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_ADDR_COUNT_u32_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_ADDR_COUNT_u32_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.257ns (65.424%)  route 0.136ns (34.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE                         0.000     0.000 r  r_ADDR_COUNT_u32_reg[2]/C
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  r_ADDR_COUNT_u32_reg[2]/Q
                         net (fo=2, routed)           0.136     0.282    o_ADDR_OBUF[2]
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.393 r  r_ADDR_COUNT_u32_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.393    r_ADDR_COUNT_u32_reg[0]_i_1_n_5
    SLICE_X0Y22          FDRE                                         r  r_ADDR_COUNT_u32_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_ADDR_COUNT_u32_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_ADDR_COUNT_u32_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.290ns (68.462%)  route 0.134ns (31.538%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE                         0.000     0.000 r  r_ADDR_COUNT_u32_reg[6]/C
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  r_ADDR_COUNT_u32_reg[6]/Q
                         net (fo=2, routed)           0.134     0.280    o_ADDR_OBUF[6]
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.424 r  r_ADDR_COUNT_u32_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    r_ADDR_COUNT_u32_reg[4]_i_1_n_4
    SLICE_X0Y23          FDRE                                         r  r_ADDR_COUNT_u32_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_ADDR_COUNT_u32_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_ADDR_COUNT_u32_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.290ns (68.452%)  route 0.134ns (31.548%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE                         0.000     0.000 r  r_ADDR_COUNT_u32_reg[10]/C
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  r_ADDR_COUNT_u32_reg[10]/Q
                         net (fo=2, routed)           0.134     0.280    o_ADDR_OBUF[10]
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.424 r  r_ADDR_COUNT_u32_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    r_ADDR_COUNT_u32_reg[8]_i_1_n_4
    SLICE_X0Y24          FDRE                                         r  r_ADDR_COUNT_u32_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_ADDR_COUNT_u32_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_ADDR_COUNT_u32_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.290ns (68.103%)  route 0.136ns (31.897%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE                         0.000     0.000 r  r_ADDR_COUNT_u32_reg[2]/C
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  r_ADDR_COUNT_u32_reg[2]/Q
                         net (fo=2, routed)           0.136     0.282    o_ADDR_OBUF[2]
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.426 r  r_ADDR_COUNT_u32_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.426    r_ADDR_COUNT_u32_reg[0]_i_1_n_4
    SLICE_X0Y22          FDRE                                         r  r_ADDR_COUNT_u32_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_ADDR_COUNT_u32_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_ADDR_COUNT_u32_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.261ns (58.264%)  route 0.187ns (41.736%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE                         0.000     0.000 r  r_ADDR_COUNT_u32_reg[0]/C
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  r_ADDR_COUNT_u32_reg[0]/Q
                         net (fo=2, routed)           0.187     0.333    o_ADDR_OBUF[0]
    SLICE_X0Y22          LUT1 (Prop_lut1_I0_O)        0.045     0.378 r  r_ADDR_COUNT_u32[0]_i_2/O
                         net (fo=1, routed)           0.000     0.378    r_ADDR_COUNT_u32[0]_i_2_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.448 r  r_ADDR_COUNT_u32_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.448    r_ADDR_COUNT_u32_reg[0]_i_1_n_7
    SLICE_X0Y22          FDRE                                         r  r_ADDR_COUNT_u32_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_ADDR_COUNT_u32_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_ADDR_COUNT_u32_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.256ns (57.144%)  route 0.192ns (42.856%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE                         0.000     0.000 r  r_ADDR_COUNT_u32_reg[9]/C
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  r_ADDR_COUNT_u32_reg[9]/Q
                         net (fo=2, routed)           0.192     0.338    o_ADDR_OBUF[9]
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.448 r  r_ADDR_COUNT_u32_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.448    r_ADDR_COUNT_u32_reg[8]_i_1_n_6
    SLICE_X0Y24          FDRE                                         r  r_ADDR_COUNT_u32_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_ADDR_COUNT_u32_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_ADDR_COUNT_u32_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.256ns (57.136%)  route 0.192ns (42.864%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE                         0.000     0.000 r  r_ADDR_COUNT_u32_reg[5]/C
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  r_ADDR_COUNT_u32_reg[5]/Q
                         net (fo=2, routed)           0.192     0.338    o_ADDR_OBUF[5]
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.448 r  r_ADDR_COUNT_u32_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.448    r_ADDR_COUNT_u32_reg[4]_i_1_n_6
    SLICE_X0Y23          FDRE                                         r  r_ADDR_COUNT_u32_reg[5]/D
  -------------------------------------------------------------------    -------------------





