/******************************************************************************
 * COPYRIGHT CRAY INC. ar_pi_mmr_values.h
 * FILE: ar_pi_mmr_values.h
 * Created by v2h.c on Wed Oct  8 14:39:02 2014
 ******************************************************************************/

#ifndef _AR_PI_MMR_VALUES_H_
#define _AR_PI_MMR_VALUES_H_

/*
 *  AR PI MMR VALUES DEFINES
 */
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_RDMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_WRSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_HWRMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_RDMASK_QW2	0x000000000003ffffull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_WRTMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_RSTMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_RSTDATA_QW2	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_XSMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_WSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_RSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_W1SMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_W1CMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_WRSTMASK_QW2	0x000000000003ffffull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_HWWMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_HI_PCIE_PII_HWRMASK_QW2	0x000000000003ffffull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_RDMASK_QW1	0xffffffffffffffffull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_WRSTMASK_QW1	0xffffffffffffffffull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_MID_PCIE_PII_HWRMASK_QW1	0xffffffffffffffffull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII_RDMASK   	0xffffffffffffffffull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII_WRTMASK  	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII_RSTMASK  	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII_RSTDATA  	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII_XSMASK   	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII_WSEMASK  	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII_RSEMASK  	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII_W1SMASK  	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII_W1CMASK  	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII_WRSTMASK 	0xffffffffffffffffull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII_HWWMASK  	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_IRQ_CCLK_0_LO_PCIE_PII_HWRMASK  	0xffffffffffffffffull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_RDMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_WRSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_HWRMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_RDMASK_QW2	0x000000000003ffffull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_WRTMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_RSTMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_RSTDATA_QW2	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_XSMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_WSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_RSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_W1SMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_W1CMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_WRSTMASK_QW2	0x000000000003ffffull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_HWWMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_HI_PCIE_PII_HWRMASK_QW2	0x000000000003ffffull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_RDMASK_QW1	0xffffffffffffffffull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_WRSTMASK_QW1	0xffffffffffffffffull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_MID_PCIE_PII_HWRMASK_QW1	0xffffffffffffffffull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII_RDMASK 	0xffffffffffffffffull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII_WRTMASK	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII_RSTMASK	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII_RSTDATA	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII_XSMASK 	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII_WSEMASK	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII_RSEMASK	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII_W1SMASK	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII_W1CMASK	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII_WRSTMASK	0xffffffffffffffffull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII_HWWMASK	0x0000000000000000ull
#define AR_PI_PII_F0_MSIX_CTRL_TABLE_CCLK_1_LO_PCIE_PII_HWRMASK	0xffffffffffffffffull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_RDMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_WRSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_HWRMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_RDMASK_QW2	0x000000000003ffffull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_WRTMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_RSTMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_RSTDATA_QW2	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_XSMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_WSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_RSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_W1SMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_W1CMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_WRSTMASK_QW2	0x000000000003ffffull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_HWWMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_HI_PCIE_PII_HWRMASK_QW2	0x000000000003ffffull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_RDMASK_QW1	0xffffffffffffffffull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_WRSTMASK_QW1	0xffffffffffffffffull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_MID_PCIE_PII_HWRMASK_QW1	0xffffffffffffffffull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_RDMASK   	0xffffffffffffffffull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_WRTMASK  	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_RSTMASK  	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_RSTDATA  	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_XSMASK   	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_WSEMASK  	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_RSEMASK  	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_W1SMASK  	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_W1CMASK  	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_WRSTMASK 	0xffffffffffffffffull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_HWWMASK  	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_IRQ_CCLK_2_LO_PCIE_PII_HWRMASK  	0xffffffffffffffffull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_RDMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_WRSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_HWRMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_RDMASK_QW2	0x000000000003ffffull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_WRTMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_RSTMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_RSTDATA_QW2	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_XSMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_WSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_RSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_W1SMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_W1CMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_WRSTMASK_QW2	0x000000000003ffffull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_HWWMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_HI_PCIE_PII_HWRMASK_QW2	0x000000000003ffffull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_RDMASK_QW1	0xffffffffffffffffull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_WRSTMASK_QW1	0xffffffffffffffffull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_MID_PCIE_PII_HWRMASK_QW1	0xffffffffffffffffull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_RDMASK   	0xffffffffffffffffull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_WRTMASK  	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_RSTMASK  	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_RSTDATA  	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_XSMASK   	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_WSEMASK  	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_RSEMASK  	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_W1SMASK  	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_W1CMASK  	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_WRSTMASK 	0xffffffffffffffffull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_HWWMASK  	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_IRQ_CCLK_4_LO_PCIE_PII_HWRMASK  	0xffffffffffffffffull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_RDMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_WRSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_HWRMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_RDMASK_QW2	0x000000000003ffffull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_WRTMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_RSTMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_RSTDATA_QW2	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_XSMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_WSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_RSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_W1SMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_W1CMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_WRSTMASK_QW2	0x000000000003ffffull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_HWWMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_HI_PCIE_PII_HWRMASK_QW2	0x000000000003ffffull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_RDMASK_QW1	0xffffffffffffffffull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_WRSTMASK_QW1	0xffffffffffffffffull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_MID_PCIE_PII_HWRMASK_QW1	0xffffffffffffffffull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_RDMASK   	0xffffffffffffffffull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_WRTMASK  	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_RSTMASK  	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_RSTDATA  	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_XSMASK   	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_WSEMASK  	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_RSEMASK  	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_W1SMASK  	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_W1CMASK  	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_WRSTMASK 	0xffffffffffffffffull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_HWWMASK  	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_IRQ_CCLK_6_LO_PCIE_PII_HWRMASK  	0xffffffffffffffffull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_RDMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_WRSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_HWRMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_RDMASK_QW2	0x000000000003ffffull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_WRTMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_RSTMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_RSTDATA_QW2	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_XSMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_WSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_RSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_W1SMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_W1CMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_WRSTMASK_QW2	0x000000000003ffffull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_HWWMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_HI_PCIE_PII_HWRMASK_QW2	0x000000000003ffffull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_RDMASK_QW1	0xffffffffffffffffull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_WRSTMASK_QW1	0xffffffffffffffffull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_MID_PCIE_PII_HWRMASK_QW1	0xffffffffffffffffull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_RDMASK 	0xffffffffffffffffull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_WRTMASK	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_RSTMASK	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_RSTDATA	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_XSMASK 	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_WSEMASK	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_RSEMASK	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_W1SMASK	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_W1CMASK	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_WRSTMASK	0xffffffffffffffffull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_HWWMASK	0x0000000000000000ull
#define AR_PI_PII_F1_MSIX_CTRL_TABLE_CCLK_3_LO_PCIE_PII_HWRMASK	0xffffffffffffffffull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_RDMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_WRSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_HWRMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_RDMASK_QW2	0x000000000003ffffull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_WRTMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_RSTMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_RSTDATA_QW2	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_XSMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_WSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_RSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_W1SMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_W1CMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_WRSTMASK_QW2	0x000000000003ffffull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_HWWMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_HI_PCIE_PII_HWRMASK_QW2	0x000000000003ffffull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_RDMASK_QW1	0xffffffffffffffffull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_WRSTMASK_QW1	0xffffffffffffffffull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_MID_PCIE_PII_HWRMASK_QW1	0xffffffffffffffffull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_RDMASK 	0xffffffffffffffffull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_WRTMASK	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_RSTMASK	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_RSTDATA	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_XSMASK 	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_WSEMASK	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_RSEMASK	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_W1SMASK	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_W1CMASK	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_WRSTMASK	0xffffffffffffffffull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_HWWMASK	0x0000000000000000ull
#define AR_PI_PII_F2_MSIX_CTRL_TABLE_CCLK_5_LO_PCIE_PII_HWRMASK	0xffffffffffffffffull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_RDMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_WRSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_HWRMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_RDMASK_QW2	0x000000000003ffffull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_WRTMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_RSTMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_RSTDATA_QW2	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_XSMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_WSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_RSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_W1SMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_W1CMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_WRSTMASK_QW2	0x000000000003ffffull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_HWWMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_HI_PCIE_PII_HWRMASK_QW2	0x000000000003ffffull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_RDMASK_QW1	0xffffffffffffffffull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_WRSTMASK_QW1	0xffffffffffffffffull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_MID_PCIE_PII_HWRMASK_QW1	0xffffffffffffffffull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_RDMASK 	0xffffffffffffffffull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_WRTMASK	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_RSTMASK	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_RSTDATA	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_XSMASK 	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_WSEMASK	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_RSEMASK	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_W1SMASK	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_W1CMASK	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_WRSTMASK	0xffffffffffffffffull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_HWWMASK	0x0000000000000000ull
#define AR_PI_PII_F3_MSIX_CTRL_TABLE_CCLK_7_LO_PCIE_PII_HWRMASK	0xffffffffffffffffull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_RDMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_WRSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_HWRMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_RDMASK_QW2	0x000000000003ffffull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_WRTMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_RSTMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_RSTDATA_QW2	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_XSMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_WSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_RSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_W1SMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_W1CMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_WRSTMASK_QW2	0x000000000003ffffull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_HWWMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_HI_PCIE_PII_HWRMASK_QW2	0x000000000003ffffull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_RDMASK_QW1	0xffffffffffffffffull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_WRSTMASK_QW1	0xffffffffffffffffull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_MID_PCIE_PII_HWRMASK_QW1	0xffffffffffffffffull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII_RDMASK	0xffffffffffffffffull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII_WRTMASK	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII_RSTMASK	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII_RSTDATA	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII_XSMASK	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII_WSEMASK	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII_RSEMASK	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII_W1SMASK	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII_W1CMASK	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII_WRSTMASK	0xffffffffffffffffull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII_HWWMASK	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_READ_ACCESS_CCLK_8_LO_PCIE_PII_HWRMASK	0xffffffffffffffffull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_RDMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_WRSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_HWRMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_RDMASK_QW2	0x000000000003ffffull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_WRTMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_RSTMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_RSTDATA_QW2	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_XSMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_WSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_RSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_W1SMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_W1CMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_WRSTMASK_QW2	0x000000000003ffffull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_HWWMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_HI_PCIE_PII_HWRMASK_QW2	0x000000000003ffffull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_RDMASK_QW1	0xffffffffffffffffull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_WRSTMASK_QW1	0xffffffffffffffffull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_MID_PCIE_PII_HWRMASK_QW1	0xffffffffffffffffull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII_RDMASK	0xffffffffffffffffull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII_WRTMASK	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII_RSTMASK	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII_RSTDATA	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII_XSMASK	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII_WSEMASK	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII_RSEMASK	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII_W1SMASK	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII_W1CMASK	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII_WRSTMASK	0xffffffffffffffffull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII_HWWMASK	0x0000000000000000ull
#define AR_PI_PII_CCLK_MMR_WRITE_ACCESS_CCLK_9_LO_PCIE_PII_HWRMASK	0xffffffffffffffffull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_RDMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_WRSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_HWRMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_RDMASK_QW2	0x000000000003ffffull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_WRTMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_RSTMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_RSTDATA_QW2	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_XSMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_WSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_RSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_W1SMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_W1CMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_WRSTMASK_QW2	0x000000000003ffffull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_HWWMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_HI_PCIE_PII_HWRMASK_QW2	0x000000000003ffffull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_RDMASK_QW1	0xffffffffffffffffull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_WRSTMASK_QW1	0xffffffffffffffffull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_MID_PCIE_PII_HWRMASK_QW1	0xffffffffffffffffull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_RDMASK 	0xffffffffffffffffull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_WRTMASK	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_RSTMASK	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_RSTDATA	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_XSMASK 	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_WSEMASK	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_RSEMASK	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_W1SMASK	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_W1CMASK	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_WRSTMASK	0xffffffffffffffffull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_HWWMASK	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_FIFO_READ_PCLK_0_LO_PCIE_PII_HWRMASK	0xffffffffffffffffull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_RDMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_WRSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_HWRMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_RDMASK_QW2	0x000000000003ffffull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_WRTMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_RSTMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_RSTDATA_QW2	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_XSMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_WSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_RSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_W1SMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_W1CMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_WRSTMASK_QW2	0x000000000003ffffull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_HWWMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_HI_PCIE_PII_HWRMASK_QW2	0x000000000003ffffull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_RDMASK_QW1	0xffffffffffffffffull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_WRSTMASK_QW1	0xffffffffffffffffull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_MID_PCIE_PII_HWRMASK_QW1	0xffffffffffffffffull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII_RDMASK   	0xffffffffffffffffull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII_WRTMASK  	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII_RSTMASK  	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII_RSTDATA  	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII_XSMASK   	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII_WSEMASK  	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII_RSEMASK  	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII_W1SMASK  	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII_W1CMASK  	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII_WRSTMASK 	0xffffffffffffffffull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII_HWWMASK  	0x0000000000000000ull
#define AR_PI_PII_MSIX_MUX_HAL_MSG_PCLK_1_LO_PCIE_PII_HWRMASK  	0xffffffffffffffffull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_RDMASK_QW0       	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_WRTMASK_QW0      	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_RSTMASK_QW0      	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_RSTDATA_QW0      	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_XSMASK_QW0       	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_WSEMASK_QW0      	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_RSEMASK_QW0      	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_W1SMASK_QW0      	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_W1CMASK_QW0      	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_WRSTMASK_QW0     	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_HWWMASK_QW0      	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_HWRMASK_QW0      	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_RDMASK_QW1       	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_WRTMASK_QW1      	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_RSTMASK_QW1      	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_RSTDATA_QW1      	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_XSMASK_QW1       	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_WSEMASK_QW1      	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_RSEMASK_QW1      	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_W1SMASK_QW1      	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_W1CMASK_QW1      	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_WRSTMASK_QW1     	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_HWWMASK_QW1      	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_HWRMASK_QW1      	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_RDMASK_QW2       	0x000000000003ffffull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_WRTMASK_QW2      	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_RSTMASK_QW2      	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_RSTDATA_QW2      	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_XSMASK_QW2       	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_WSEMASK_QW2      	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_RSEMASK_QW2      	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_W1SMASK_QW2      	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_W1CMASK_QW2      	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_WRSTMASK_QW2     	0x000000000003ffffull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_HWWMASK_QW2      	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_HI_PCIE_PII_HWRMASK_QW2      	0x000000000003ffffull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_RDMASK_QW0      	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_WRTMASK_QW0     	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_RSTMASK_QW0     	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_RSTDATA_QW0     	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_XSMASK_QW0      	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_WSEMASK_QW0     	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_RSEMASK_QW0     	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_W1SMASK_QW0     	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_W1CMASK_QW0     	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_WRSTMASK_QW0    	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_HWWMASK_QW0     	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_HWRMASK_QW0     	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_RDMASK_QW1      	0xffffffffffffffffull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_WRTMASK_QW1     	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_RSTMASK_QW1     	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_RSTDATA_QW1     	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_XSMASK_QW1      	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_WSEMASK_QW1     	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_RSEMASK_QW1     	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_W1SMASK_QW1     	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_W1CMASK_QW1     	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_WRSTMASK_QW1    	0xffffffffffffffffull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_HWWMASK_QW1     	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_MID_PCIE_PII_HWRMASK_QW1     	0xffffffffffffffffull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_RDMASK           	0xffffffffffffffffull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_WRTMASK          	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_RSTMASK          	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_RSTDATA          	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_XSMASK           	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_WSEMASK          	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_RSEMASK          	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_W1SMASK          	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_W1CMASK          	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_WRSTMASK         	0xffffffffffffffffull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_HWWMASK          	0x0000000000000000ull
#define AR_PI_PII_IRQ_SYNC_PCLK_2_LO_PCIE_PII_HWRMASK          	0xffffffffffffffffull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_RDMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_WRSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_HWRMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_RDMASK_QW2	0x000000000003ffffull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_WRTMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_RSTMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_RSTDATA_QW2	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_XSMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_WSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_RSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_W1SMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_W1CMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_WRSTMASK_QW2	0x000000000003ffffull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_HWWMASK_QW2	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_HI_PCIE_PII_HWRMASK_QW2	0x000000000003ffffull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_RDMASK_QW1	0xffffffffffffffffull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_WRSTMASK_QW1	0xffffffffffffffffull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_MID_PCIE_PII_HWRMASK_QW1	0xffffffffffffffffull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII_RDMASK	0xffffffffffffffffull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII_WRTMASK	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII_RSTMASK	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII_RSTDATA	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII_XSMASK	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII_WSEMASK	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII_RSEMASK	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII_W1SMASK	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII_W1CMASK	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII_WRSTMASK	0xffffffffffffffffull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII_HWWMASK	0x0000000000000000ull
#define AR_PI_PII_PCLK_MMR_READ_ACCESS_PCLK_3_LO_PCIE_PII_HWRMASK	0xffffffffffffffffull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_RDMASK_QW0     	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_WRTMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_RSTMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_RSTDATA_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_XSMASK_QW0     	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_WSEMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_RSEMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_W1SMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_W1CMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_WRSTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_HWWMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_HWRMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_RDMASK_QW1     	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_WRTMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_RSTMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_RSTDATA_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_XSMASK_QW1     	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_WSEMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_RSEMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_W1SMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_W1CMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_WRSTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_HWWMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_HWRMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_RDMASK_QW2     	0x000000003fffffffull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_WRTMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_RSTMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_RSTDATA_QW2    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_XSMASK_QW2     	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_WSEMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_RSEMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_W1SMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_W1CMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_WRSTMASK_QW2   	0x000000003fffffffull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_HWWMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_HI_PCIE_PMI_HWRMASK_QW2    	0x000000003fffffffull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_RDMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_WRTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_RSTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_RSTDATA_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_XSMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_WSEMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_RSEMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_W1SMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_W1CMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_WRSTMASK_QW0  	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_HWWMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_HWRMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_RDMASK_QW1    	0xffffffffffffffffull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_WRTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_RSTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_RSTDATA_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_XSMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_WSEMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_RSEMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_W1SMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_W1CMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_WRSTMASK_QW1  	0xffffffffffffffffull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_HWWMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_MID_PCIE_PMI_HWRMASK_QW1   	0xffffffffffffffffull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI_RDMASK         	0xffffffffffffffffull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI_WRTMASK        	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI_RSTMASK        	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI_RSTDATA        	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI_XSMASK         	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI_WSEMASK        	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI_RSEMASK        	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI_W1SMASK        	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI_W1CMASK        	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI_WRSTMASK       	0xffffffffffffffffull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI_HWWMASK        	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_0_LO_PCIE_PMI_HWRMASK        	0xffffffffffffffffull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_RDMASK_QW0     	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_WRTMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_RSTMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_RSTDATA_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_XSMASK_QW0     	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_WSEMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_RSEMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_W1SMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_W1CMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_WRSTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_HWWMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_HWRMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_RDMASK_QW1     	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_WRTMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_RSTMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_RSTDATA_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_XSMASK_QW1     	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_WSEMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_RSEMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_W1SMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_W1CMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_WRSTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_HWWMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_HWRMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_RDMASK_QW2     	0x000000003fffffffull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_WRTMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_RSTMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_RSTDATA_QW2    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_XSMASK_QW2     	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_WSEMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_RSEMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_W1SMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_W1CMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_WRSTMASK_QW2   	0x000000003fffffffull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_HWWMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_HI_PCIE_PMI_HWRMASK_QW2    	0x000000003fffffffull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_RDMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_WRTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_RSTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_RSTDATA_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_XSMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_WSEMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_RSEMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_W1SMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_W1CMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_WRSTMASK_QW0  	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_HWWMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_HWRMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_RDMASK_QW1    	0xffffffffffffffffull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_WRTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_RSTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_RSTDATA_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_XSMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_WSEMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_RSEMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_W1SMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_W1CMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_WRSTMASK_QW1  	0xffffffffffffffffull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_HWWMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_MID_PCIE_PMI_HWRMASK_QW1   	0xffffffffffffffffull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI_RDMASK         	0xffffffffffffffffull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI_WRTMASK        	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI_RSTMASK        	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI_RSTDATA        	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI_XSMASK         	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI_WSEMASK        	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI_RSEMASK        	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI_W1SMASK        	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI_W1CMASK        	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI_WRSTMASK       	0xffffffffffffffffull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI_HWWMASK        	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_1_LO_PCIE_PMI_HWRMASK        	0xffffffffffffffffull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_RDMASK_QW0     	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_WRTMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_RSTMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_RSTDATA_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_XSMASK_QW0     	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_WSEMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_RSEMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_W1SMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_W1CMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_WRSTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_HWWMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_HWRMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_RDMASK_QW1     	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_WRTMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_RSTMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_RSTDATA_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_XSMASK_QW1     	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_WSEMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_RSEMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_W1SMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_W1CMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_WRSTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_HWWMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_HWRMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_RDMASK_QW2     	0x000000003fffffffull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_WRTMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_RSTMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_RSTDATA_QW2    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_XSMASK_QW2     	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_WSEMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_RSEMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_W1SMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_W1CMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_WRSTMASK_QW2   	0x000000003fffffffull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_HWWMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_HI_PCIE_PMI_HWRMASK_QW2    	0x000000003fffffffull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_RDMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_WRTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_RSTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_RSTDATA_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_XSMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_WSEMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_RSEMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_W1SMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_W1CMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_WRSTMASK_QW0  	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_HWWMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_HWRMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_RDMASK_QW1    	0xffffffffffffffffull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_WRTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_RSTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_RSTDATA_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_XSMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_WSEMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_RSEMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_W1SMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_W1CMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_WRSTMASK_QW1  	0xffffffffffffffffull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_HWWMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_MID_PCIE_PMI_HWRMASK_QW1   	0xffffffffffffffffull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_RDMASK         	0xffffffffffffffffull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_WRTMASK        	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_RSTMASK        	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_RSTDATA        	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_XSMASK         	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_WSEMASK        	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_RSEMASK        	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_W1SMASK        	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_W1CMASK        	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_WRSTMASK       	0xffffffffffffffffull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_HWWMASK        	0x0000000000000000ull
#define AR_PI_PMI_NREQ_BLOCK_CCLK_2_LO_PCIE_PMI_HWRMASK        	0xffffffffffffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_RDMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_WRSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_HWRMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_RDMASK_QW2	0x000000003fffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_WRTMASK_QW2	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_RSTMASK_QW2	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_RSTDATA_QW2	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_XSMASK_QW2	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_WSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_RSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_W1SMASK_QW2	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_W1CMASK_QW2	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_WRSTMASK_QW2	0x000000003fffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_HWWMASK_QW2	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_HI_PCIE_PMI_HWRMASK_QW2	0x000000003fffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_RDMASK_QW1	0xffffffffffffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_WRSTMASK_QW1	0xffffffffffffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_MID_PCIE_PMI_HWRMASK_QW1	0xffffffffffffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI_RDMASK    	0xffffffffffffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI_WRTMASK   	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI_RSTMASK   	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI_RSTDATA   	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI_XSMASK    	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI_WSEMASK   	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI_RSEMASK   	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI_W1SMASK   	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI_W1CMASK   	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI_WRSTMASK  	0xffffffffffffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI_HWWMASK   	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_3_LO_PCIE_PMI_HWRMASK   	0xffffffffffffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_RDMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_WRSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_HWRMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_RDMASK_QW2	0x000000003fffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_WRTMASK_QW2	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_RSTMASK_QW2	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_RSTDATA_QW2	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_XSMASK_QW2	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_WSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_RSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_W1SMASK_QW2	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_W1CMASK_QW2	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_WRSTMASK_QW2	0x000000003fffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_HWWMASK_QW2	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_HI_PCIE_PMI_HWRMASK_QW2	0x000000003fffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_RDMASK_QW1	0xffffffffffffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_WRSTMASK_QW1	0xffffffffffffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_MID_PCIE_PMI_HWRMASK_QW1	0xffffffffffffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI_RDMASK    	0xffffffffffffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI_WRTMASK   	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI_RSTMASK   	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI_RSTDATA   	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI_XSMASK    	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI_WSEMASK   	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI_RSEMASK   	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI_W1SMASK   	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI_W1CMASK   	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI_WRSTMASK  	0xffffffffffffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI_HWWMASK   	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_4_LO_PCIE_PMI_HWRMASK   	0xffffffffffffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_RDMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_WRSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_HWRMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_RDMASK_QW2	0x000000003fffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_WRTMASK_QW2	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_RSTMASK_QW2	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_RSTDATA_QW2	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_XSMASK_QW2	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_WSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_RSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_W1SMASK_QW2	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_W1CMASK_QW2	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_WRSTMASK_QW2	0x000000003fffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_HWWMASK_QW2	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_HI_PCIE_PMI_HWRMASK_QW2	0x000000003fffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_RDMASK_QW1	0xffffffffffffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_WRSTMASK_QW1	0xffffffffffffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_MID_PCIE_PMI_HWRMASK_QW1	0xffffffffffffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI_RDMASK    	0xffffffffffffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI_WRTMASK   	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI_RSTMASK   	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI_RSTDATA   	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI_XSMASK    	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI_WSEMASK   	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI_RSEMASK   	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI_W1SMASK   	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI_W1CMASK   	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI_WRSTMASK  	0xffffffffffffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI_HWWMASK   	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_5_LO_PCIE_PMI_HWRMASK   	0xffffffffffffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_RDMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_WRSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_HWRMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_RDMASK_QW2	0x000000003fffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_WRTMASK_QW2	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_RSTMASK_QW2	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_RSTDATA_QW2	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_XSMASK_QW2	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_WSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_RSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_W1SMASK_QW2	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_W1CMASK_QW2	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_WRSTMASK_QW2	0x000000003fffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_HWWMASK_QW2	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_HI_PCIE_PMI_HWRMASK_QW2	0x000000003fffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_RDMASK_QW1	0xffffffffffffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_WRSTMASK_QW1	0xffffffffffffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_MID_PCIE_PMI_HWRMASK_QW1	0xffffffffffffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI_RDMASK    	0xffffffffffffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI_WRTMASK   	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI_RSTMASK   	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI_RSTDATA   	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI_XSMASK    	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI_WSEMASK   	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI_RSEMASK   	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI_W1SMASK   	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI_W1CMASK   	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI_WRSTMASK  	0xffffffffffffffffull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI_HWWMASK   	0x0000000000000000ull
#define AR_PI_PMI_REQ_TRANS_BLOCK_CCLK_6_LO_PCIE_PMI_HWRMASK   	0xffffffffffffffffull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_RDMASK_QW0     	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_WRTMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_RSTMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_RSTDATA_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_XSMASK_QW0     	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_WSEMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_RSEMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_W1SMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_W1CMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_WRSTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_HWWMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_HWRMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_RDMASK_QW1     	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_WRTMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_RSTMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_RSTDATA_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_XSMASK_QW1     	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_WSEMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_RSEMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_W1SMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_W1CMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_WRSTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_HWWMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_HWRMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_RDMASK_QW2     	0x000000003fffffffull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_WRTMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_RSTMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_RSTDATA_QW2    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_XSMASK_QW2     	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_WSEMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_RSEMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_W1SMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_W1CMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_WRSTMASK_QW2   	0x000000003fffffffull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_HWWMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_HI_PCIE_PMI_HWRMASK_QW2    	0x000000003fffffffull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_RDMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_WRTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_RSTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_RSTDATA_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_XSMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_WSEMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_RSEMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_W1SMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_W1CMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_WRSTMASK_QW0  	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_HWWMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_HWRMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_RDMASK_QW1    	0xffffffffffffffffull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_WRTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_RSTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_RSTDATA_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_XSMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_WSEMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_RSEMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_W1SMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_W1CMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_WRSTMASK_QW1  	0xffffffffffffffffull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_HWWMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_MID_PCIE_PMI_HWRMASK_QW1   	0xffffffffffffffffull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI_RDMASK         	0xffffffffffffffffull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI_WRTMASK        	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI_RSTMASK        	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI_RSTDATA        	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI_XSMASK         	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI_WSEMASK        	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI_RSEMASK        	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI_W1SMASK        	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI_W1CMASK        	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI_WRSTMASK       	0xffffffffffffffffull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI_HWWMASK        	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_7_LO_PCIE_PMI_HWRMASK        	0xffffffffffffffffull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_RDMASK_QW0     	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_WRTMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_RSTMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_RSTDATA_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_XSMASK_QW0     	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_WSEMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_RSEMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_W1SMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_W1CMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_WRSTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_HWWMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_HWRMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_RDMASK_QW1     	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_WRTMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_RSTMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_RSTDATA_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_XSMASK_QW1     	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_WSEMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_RSEMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_W1SMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_W1CMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_WRSTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_HWWMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_HWRMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_RDMASK_QW2     	0x000000003fffffffull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_WRTMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_RSTMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_RSTDATA_QW2    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_XSMASK_QW2     	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_WSEMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_RSEMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_W1SMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_W1CMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_WRSTMASK_QW2   	0x000000003fffffffull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_HWWMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_HI_PCIE_PMI_HWRMASK_QW2    	0x000000003fffffffull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_RDMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_WRTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_RSTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_RSTDATA_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_XSMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_WSEMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_RSEMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_W1SMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_W1CMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_WRSTMASK_QW0  	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_HWWMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_HWRMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_RDMASK_QW1    	0xffffffffffffffffull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_WRTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_RSTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_RSTDATA_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_XSMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_WSEMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_RSEMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_W1SMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_W1CMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_WRSTMASK_QW1  	0xffffffffffffffffull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_HWWMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_MID_PCIE_PMI_HWRMASK_QW1   	0xffffffffffffffffull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_RDMASK         	0xffffffffffffffffull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_WRTMASK        	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_RSTMASK        	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_RSTDATA        	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_XSMASK         	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_WSEMASK        	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_RSEMASK        	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_W1SMASK        	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_W1CMASK        	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_WRSTMASK       	0xffffffffffffffffull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_HWWMASK        	0x0000000000000000ull
#define AR_PI_PMI_NRSP_BLOCK_CCLK_8_LO_PCIE_PMI_HWRMASK        	0xffffffffffffffffull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_RDMASK_QW0     	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_WRTMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_RSTMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_RSTDATA_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_XSMASK_QW0     	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_WSEMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_RSEMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_W1SMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_W1CMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_WRSTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_HWWMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_HWRMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_RDMASK_QW1     	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_WRTMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_RSTMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_RSTDATA_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_XSMASK_QW1     	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_WSEMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_RSEMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_W1SMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_W1CMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_WRSTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_HWWMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_HWRMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_RDMASK_QW2     	0x000000003fffffffull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_WRTMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_RSTMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_RSTDATA_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_XSMASK_QW2     	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_WSEMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_RSEMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_W1SMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_W1CMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_WRSTMASK_QW2   	0x000000003fffffffull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_HWWMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_HI_PCIE_PMI_HWRMASK_QW2    	0x000000003fffffffull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_RDMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_WRTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_RSTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_RSTDATA_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_XSMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_WSEMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_RSEMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_W1SMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_W1CMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_WRSTMASK_QW0  	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_HWWMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_HWRMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_RDMASK_QW1    	0xffffffffffffffffull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_WRTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_RSTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_RSTDATA_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_XSMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_WSEMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_RSEMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_W1SMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_W1CMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_WRSTMASK_QW1  	0xffffffffffffffffull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_HWWMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_MID_PCIE_PMI_HWRMASK_QW1   	0xffffffffffffffffull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI_RDMASK         	0xffffffffffffffffull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI_WRTMASK        	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI_RSTMASK        	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI_RSTDATA        	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI_XSMASK         	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI_WSEMASK        	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI_RSEMASK        	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI_W1SMASK        	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI_W1CMASK        	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI_WRSTMASK       	0xffffffffffffffffull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI_HWWMASK        	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_9_LO_PCIE_PMI_HWRMASK        	0xffffffffffffffffull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_RDMASK_QW0     	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_WRTMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_RSTMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_RSTDATA_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_XSMASK_QW0     	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_WSEMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_RSEMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_W1SMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_W1CMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_WRSTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_HWWMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_HWRMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_RDMASK_QW1     	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_WRTMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_RSTMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_RSTDATA_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_XSMASK_QW1     	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_WSEMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_RSEMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_W1SMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_W1CMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_WRSTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_HWWMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_HWRMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_RDMASK_QW2     	0x000000003fffffffull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_WRTMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_RSTMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_RSTDATA_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_XSMASK_QW2     	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_WSEMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_RSEMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_W1SMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_W1CMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_WRSTMASK_QW2   	0x000000003fffffffull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_HWWMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_HI_PCIE_PMI_HWRMASK_QW2    	0x000000003fffffffull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_RDMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_WRTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_RSTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_RSTDATA_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_XSMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_WSEMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_RSEMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_W1SMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_W1CMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_WRSTMASK_QW0  	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_HWWMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_HWRMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_RDMASK_QW1    	0xffffffffffffffffull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_WRTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_RSTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_RSTDATA_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_XSMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_WSEMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_RSEMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_W1SMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_W1CMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_WRSTMASK_QW1  	0xffffffffffffffffull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_HWWMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_MID_PCIE_PMI_HWRMASK_QW1   	0xffffffffffffffffull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI_RDMASK         	0xffffffffffffffffull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI_WRTMASK        	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI_RSTMASK        	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI_RSTDATA        	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI_XSMASK         	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI_WSEMASK        	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI_RSEMASK        	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI_W1SMASK        	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI_W1CMASK        	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI_WRSTMASK       	0xffffffffffffffffull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI_HWWMASK        	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_A_LO_PCIE_PMI_HWRMASK        	0xffffffffffffffffull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_RDMASK_QW0     	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_WRTMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_RSTMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_RSTDATA_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_XSMASK_QW0     	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_WSEMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_RSEMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_W1SMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_W1CMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_WRSTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_HWWMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_HWRMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_RDMASK_QW1     	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_WRTMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_RSTMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_RSTDATA_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_XSMASK_QW1     	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_WSEMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_RSEMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_W1SMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_W1CMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_WRSTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_HWWMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_HWRMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_RDMASK_QW2     	0x000000003fffffffull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_WRTMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_RSTMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_RSTDATA_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_XSMASK_QW2     	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_WSEMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_RSEMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_W1SMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_W1CMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_WRSTMASK_QW2   	0x000000003fffffffull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_HWWMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_HI_PCIE_PMI_HWRMASK_QW2    	0x000000003fffffffull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_RDMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_WRTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_RSTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_RSTDATA_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_XSMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_WSEMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_RSEMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_W1SMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_W1CMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_WRSTMASK_QW0  	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_HWWMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_HWRMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_RDMASK_QW1    	0xffffffffffffffffull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_WRTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_RSTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_RSTDATA_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_XSMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_WSEMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_RSEMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_W1SMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_W1CMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_WRSTMASK_QW1  	0xffffffffffffffffull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_HWWMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_MID_PCIE_PMI_HWRMASK_QW1   	0xffffffffffffffffull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_RDMASK         	0xffffffffffffffffull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_WRTMASK        	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_RSTMASK        	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_RSTDATA        	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_XSMASK         	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_WSEMASK        	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_RSEMASK        	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_W1SMASK        	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_W1CMASK        	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_WRSTMASK       	0xffffffffffffffffull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_HWWMASK        	0x0000000000000000ull
#define AR_PI_PMI_PREQ_BLOCK_PCLK_B_LO_PCIE_PMI_HWRMASK        	0xffffffffffffffffull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_RDMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_WRSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_HWRMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_RDMASK_QW2	0x000000003fffffffull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_WRTMASK_QW2	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_RSTMASK_QW2	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_RSTDATA_QW2	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_XSMASK_QW2	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_WSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_RSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_W1SMASK_QW2	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_W1CMASK_QW2	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_WRSTMASK_QW2	0x000000003fffffffull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_HWWMASK_QW2	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_HI_PCIE_PMI_HWRMASK_QW2	0x000000003fffffffull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_RDMASK_QW1	0xffffffffffffffffull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_WRSTMASK_QW1	0xffffffffffffffffull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_MID_PCIE_PMI_HWRMASK_QW1	0xffffffffffffffffull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI_RDMASK    	0xffffffffffffffffull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI_WRTMASK   	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI_RSTMASK   	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI_RSTDATA   	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI_XSMASK    	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI_WSEMASK   	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI_RSEMASK   	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI_W1SMASK   	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI_W1CMASK   	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI_WRSTMASK  	0xffffffffffffffffull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI_HWWMASK   	0x0000000000000000ull
#define AR_PI_PMI_RSP_TRANS_BLOCK_CCLK_C_LO_PCIE_PMI_HWRMASK   	0xffffffffffffffffull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_RDMASK_QW0     	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_WRTMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_RSTMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_RSTDATA_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_XSMASK_QW0     	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_WSEMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_RSEMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_W1SMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_W1CMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_WRSTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_HWWMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_HWRMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_RDMASK_QW1     	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_WRTMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_RSTMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_RSTDATA_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_XSMASK_QW1     	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_WSEMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_RSEMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_W1SMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_W1CMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_WRSTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_HWWMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_HWRMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_RDMASK_QW2     	0x000000003fffffffull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_WRTMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_RSTMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_RSTDATA_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_XSMASK_QW2     	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_WSEMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_RSEMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_W1SMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_W1CMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_WRSTMASK_QW2   	0x000000003fffffffull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_HWWMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_HI_PCIE_PMI_HWRMASK_QW2    	0x000000003fffffffull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_RDMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_WRTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_RSTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_RSTDATA_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_XSMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_WSEMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_RSEMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_W1SMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_W1CMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_WRSTMASK_QW0  	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_HWWMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_HWRMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_RDMASK_QW1    	0xffffffffffffffffull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_WRTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_RSTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_RSTDATA_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_XSMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_WSEMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_RSEMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_W1SMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_W1CMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_WRSTMASK_QW1  	0xffffffffffffffffull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_HWWMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_MID_PCIE_PMI_HWRMASK_QW1   	0xffffffffffffffffull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI_RDMASK         	0xffffffffffffffffull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI_WRTMASK        	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI_RSTMASK        	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI_RSTDATA        	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI_XSMASK         	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI_WSEMASK        	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI_RSEMASK        	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI_W1SMASK        	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI_W1CMASK        	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI_WRSTMASK       	0xffffffffffffffffull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI_HWWMASK        	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_D_LO_PCIE_PMI_HWRMASK        	0xffffffffffffffffull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_RDMASK_QW0     	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_WRTMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_RSTMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_RSTDATA_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_XSMASK_QW0     	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_WSEMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_RSEMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_W1SMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_W1CMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_WRSTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_HWWMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_HWRMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_RDMASK_QW1     	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_WRTMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_RSTMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_RSTDATA_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_XSMASK_QW1     	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_WSEMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_RSEMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_W1SMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_W1CMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_WRSTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_HWWMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_HWRMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_RDMASK_QW2     	0x000000003fffffffull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_WRTMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_RSTMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_RSTDATA_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_XSMASK_QW2     	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_WSEMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_RSEMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_W1SMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_W1CMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_WRSTMASK_QW2   	0x000000003fffffffull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_HWWMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_HI_PCIE_PMI_HWRMASK_QW2    	0x000000003fffffffull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_RDMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_WRTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_RSTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_RSTDATA_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_XSMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_WSEMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_RSEMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_W1SMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_W1CMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_WRSTMASK_QW0  	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_HWWMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_HWRMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_RDMASK_QW1    	0xffffffffffffffffull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_WRTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_RSTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_RSTDATA_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_XSMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_WSEMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_RSEMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_W1SMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_W1CMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_WRSTMASK_QW1  	0xffffffffffffffffull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_HWWMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_MID_PCIE_PMI_HWRMASK_QW1   	0xffffffffffffffffull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI_RDMASK         	0xffffffffffffffffull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI_WRTMASK        	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI_RSTMASK        	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI_RSTDATA        	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI_XSMASK         	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI_WSEMASK        	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI_RSEMASK        	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI_W1SMASK        	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI_W1CMASK        	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI_WRSTMASK       	0xffffffffffffffffull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI_HWWMASK        	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_E_LO_PCIE_PMI_HWRMASK        	0xffffffffffffffffull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_RDMASK_QW0     	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_WRTMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_RSTMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_RSTDATA_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_XSMASK_QW0     	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_WSEMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_RSEMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_W1SMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_W1CMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_WRSTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_HWWMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_HWRMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_RDMASK_QW1     	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_WRTMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_RSTMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_RSTDATA_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_XSMASK_QW1     	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_WSEMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_RSEMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_W1SMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_W1CMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_WRSTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_HWWMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_HWRMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_RDMASK_QW2     	0x000000003fffffffull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_WRTMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_RSTMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_RSTDATA_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_XSMASK_QW2     	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_WSEMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_RSEMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_W1SMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_W1CMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_WRSTMASK_QW2   	0x000000003fffffffull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_HWWMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_HI_PCIE_PMI_HWRMASK_QW2    	0x000000003fffffffull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_RDMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_WRTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_RSTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_RSTDATA_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_XSMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_WSEMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_RSEMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_W1SMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_W1CMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_WRSTMASK_QW0  	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_HWWMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_HWRMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_RDMASK_QW1    	0xffffffffffffffffull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_WRTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_RSTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_RSTDATA_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_XSMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_WSEMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_RSEMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_W1SMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_W1CMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_WRSTMASK_QW1  	0xffffffffffffffffull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_HWWMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_MID_PCIE_PMI_HWRMASK_QW1   	0xffffffffffffffffull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_RDMASK         	0xffffffffffffffffull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_WRTMASK        	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_RSTMASK        	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_RSTDATA        	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_XSMASK         	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_WSEMASK        	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_RSEMASK        	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_W1SMASK        	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_W1CMASK        	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_WRSTMASK       	0xffffffffffffffffull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_HWWMASK        	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_PCLK_F_LO_PCIE_PMI_HWRMASK        	0xffffffffffffffffull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_RDMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_WRTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_RSTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_RSTDATA_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_XSMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_WSEMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_RSEMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_W1SMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_W1CMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_WRSTMASK_QW0  	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_HWWMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_HWRMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_RDMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_WRTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_RSTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_RSTDATA_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_XSMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_WSEMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_RSEMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_W1SMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_W1CMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_WRSTMASK_QW1  	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_HWWMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_HWRMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_RDMASK_QW2    	0x000000003fffffffull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_WRTMASK_QW2   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_RSTMASK_QW2   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_RSTDATA_QW2   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_XSMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_WSEMASK_QW2   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_RSEMASK_QW2   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_W1SMASK_QW2   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_W1CMASK_QW2   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_WRSTMASK_QW2  	0x000000003fffffffull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_HWWMASK_QW2   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_HI_PCIE_PMI_HWRMASK_QW2   	0x000000003fffffffull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_RDMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_WRTMASK_QW0  	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_RSTMASK_QW0  	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_RSTDATA_QW0  	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_XSMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_WSEMASK_QW0  	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_RSEMASK_QW0  	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_W1SMASK_QW0  	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_W1CMASK_QW0  	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_WRSTMASK_QW0 	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_HWWMASK_QW0  	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_HWRMASK_QW0  	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_RDMASK_QW1   	0xffffffffffffffffull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_WRTMASK_QW1  	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_RSTMASK_QW1  	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_RSTDATA_QW1  	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_XSMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_WSEMASK_QW1  	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_RSEMASK_QW1  	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_W1SMASK_QW1  	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_W1CMASK_QW1  	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_WRSTMASK_QW1 	0xffffffffffffffffull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_HWWMASK_QW1  	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_MID_PCIE_PMI_HWRMASK_QW1  	0xffffffffffffffffull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI_RDMASK        	0xffffffffffffffffull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI_WRTMASK       	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI_RSTMASK       	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI_RSTDATA       	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI_XSMASK        	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI_WSEMASK       	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI_RSEMASK       	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI_W1SMASK       	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI_W1CMASK       	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI_WRSTMASK      	0xffffffffffffffffull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI_HWWMASK       	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_10_LO_PCIE_PMI_HWRMASK       	0xffffffffffffffffull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_RDMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_WRTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_RSTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_RSTDATA_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_XSMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_WSEMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_RSEMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_W1SMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_W1CMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_WRSTMASK_QW0  	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_HWWMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_HWRMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_RDMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_WRTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_RSTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_RSTDATA_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_XSMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_WSEMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_RSEMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_W1SMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_W1CMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_WRSTMASK_QW1  	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_HWWMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_HWRMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_RDMASK_QW2    	0x000000003fffffffull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_WRTMASK_QW2   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_RSTMASK_QW2   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_RSTDATA_QW2   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_XSMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_WSEMASK_QW2   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_RSEMASK_QW2   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_W1SMASK_QW2   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_W1CMASK_QW2   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_WRSTMASK_QW2  	0x000000003fffffffull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_HWWMASK_QW2   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_HI_PCIE_PMI_HWRMASK_QW2   	0x000000003fffffffull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_RDMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_WRTMASK_QW0  	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_RSTMASK_QW0  	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_RSTDATA_QW0  	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_XSMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_WSEMASK_QW0  	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_RSEMASK_QW0  	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_W1SMASK_QW0  	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_W1CMASK_QW0  	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_WRSTMASK_QW0 	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_HWWMASK_QW0  	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_HWRMASK_QW0  	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_RDMASK_QW1   	0xffffffffffffffffull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_WRTMASK_QW1  	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_RSTMASK_QW1  	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_RSTDATA_QW1  	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_XSMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_WSEMASK_QW1  	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_RSEMASK_QW1  	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_W1SMASK_QW1  	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_W1CMASK_QW1  	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_WRSTMASK_QW1 	0xffffffffffffffffull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_HWWMASK_QW1  	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_MID_PCIE_PMI_HWRMASK_QW1  	0xffffffffffffffffull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_RDMASK        	0xffffffffffffffffull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_WRTMASK       	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_RSTMASK       	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_RSTDATA       	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_XSMASK        	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_WSEMASK       	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_RSEMASK       	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_W1SMASK       	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_W1CMASK       	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_WRSTMASK      	0xffffffffffffffffull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_HWWMASK       	0x0000000000000000ull
#define AR_PI_PMI_PRSP_BLOCK_CCLK_11_LO_PCIE_PMI_HWRMASK       	0xffffffffffffffffull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_RDMASK_QW0     	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_WRTMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_RSTMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_RSTDATA_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_XSMASK_QW0     	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_WSEMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_RSEMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_W1SMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_W1CMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_WRSTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_HWWMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_HWRMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_RDMASK_QW1     	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_WRTMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_RSTMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_RSTDATA_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_XSMASK_QW1     	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_WSEMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_RSEMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_W1SMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_W1CMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_WRSTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_HWWMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_HWRMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_RDMASK_QW2     	0x000000003fffffffull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_WRTMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_RSTMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_RSTDATA_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_XSMASK_QW2     	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_WSEMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_RSEMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_W1SMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_W1CMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_WRSTMASK_QW2   	0x000000003fffffffull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_HWWMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_HI_PCIE_PMI_HWRMASK_QW2    	0x000000003fffffffull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RDMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_WRTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTDATA_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_XSMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_WSEMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSEMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_W1SMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_W1CMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_WRSTMASK_QW0  	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_HWWMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_HWRMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RDMASK_QW1    	0xffffffffffffffffull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_WRTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSTDATA_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_XSMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_WSEMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_RSEMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_W1SMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_W1CMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_WRSTMASK_QW1  	0xffffffffffffffffull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_HWWMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_MID_PCIE_PMI_HWRMASK_QW1   	0xffffffffffffffffull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_RDMASK         	0xffffffffffffffffull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_WRTMASK        	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_RSTMASK        	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_RSTDATA        	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_XSMASK         	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_WSEMASK        	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_RSEMASK        	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_W1SMASK        	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_W1CMASK        	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_WRSTMASK       	0xffffffffffffffffull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_HWWMASK        	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_CCLK_12_LO_PCIE_PMI_HWRMASK        	0xffffffffffffffffull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_RDMASK_QW0     	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_WRTMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_RSTMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_RSTDATA_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_XSMASK_QW0     	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_WSEMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_RSEMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_W1SMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_W1CMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_WRSTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_HWWMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_HWRMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_RDMASK_QW1     	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_WRTMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_RSTMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_RSTDATA_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_XSMASK_QW1     	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_WSEMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_RSEMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_W1SMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_W1CMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_WRSTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_HWWMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_HWRMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_RDMASK_QW2     	0x000000003fffffffull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_WRTMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_RSTMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_RSTDATA_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_XSMASK_QW2     	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_WSEMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_RSEMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_W1SMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_W1CMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_WRSTMASK_QW2   	0x000000003fffffffull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_HWWMASK_QW2    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_HI_PCIE_PMI_HWRMASK_QW2    	0x000000003fffffffull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_RDMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_WRTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_RSTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_RSTDATA_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_XSMASK_QW0    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_WSEMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_RSEMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_W1SMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_W1CMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_WRSTMASK_QW0  	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_HWWMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_HWRMASK_QW0   	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_RDMASK_QW1    	0xffffffffffffffffull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_WRTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_RSTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_RSTDATA_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_XSMASK_QW1    	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_WSEMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_RSEMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_W1SMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_W1CMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_WRSTMASK_QW1  	0xffffffffffffffffull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_HWWMASK_QW1   	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_MID_PCIE_PMI_HWRMASK_QW1   	0xffffffffffffffffull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_RDMASK         	0xffffffffffffffffull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_WRTMASK        	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_RSTMASK        	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_RSTDATA        	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_XSMASK         	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_WSEMASK        	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_RSEMASK        	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_W1SMASK        	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_W1CMASK        	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_WRSTMASK       	0xffffffffffffffffull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_HWWMASK        	0x0000000000000000ull
#define AR_PI_PMI_PMI_ERROR_PCLK_13_LO_PCIE_PMI_HWRMASK        	0xffffffffffffffffull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_RDMASK_QW0 	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_XSMASK_QW0 	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_RDMASK_QW1 	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_XSMASK_QW1 	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_WRSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_HWRMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_RDMASK_QW2 	0x000000000003ffffull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_WRTMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_RSTMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_RSTDATA_QW2	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_XSMASK_QW2 	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_WSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_RSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_W1SMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_W1CMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_WRSTMASK_QW2	0x000000000003ffffull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_HWWMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_HI_PCIE_PTI_HWRMASK_QW2	0x000000000003ffffull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_RDMASK_QW1	0xffffffffffffffffull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_WRSTMASK_QW1	0xffffffffffffffffull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_MID_PCIE_PTI_HWRMASK_QW1	0xffffffffffffffffull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI_RDMASK     	0xffffffffffffffffull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI_WRTMASK    	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI_RSTMASK    	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI_RSTDATA    	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI_XSMASK     	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI_WSEMASK    	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI_RSEMASK    	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI_W1SMASK    	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI_W1CMASK    	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI_WRSTMASK   	0xffffffffffffffffull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI_HWWMASK    	0x0000000000000000ull
#define AR_PI_PTI_NIF_PI_NIC_REQ_CCLK_0_LO_PCIE_PTI_HWRMASK    	0xffffffffffffffffull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_RDMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_WRSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_HWRMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_RDMASK_QW2	0x000000000003ffffull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_WRTMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_RSTMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_RSTDATA_QW2	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_XSMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_WSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_RSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_W1SMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_W1CMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_WRSTMASK_QW2	0x000000000003ffffull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_HWWMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_HI_PCIE_PTI_HWRMASK_QW2	0x000000000003ffffull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_RDMASK_QW1	0xffffffffffffffffull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_WRSTMASK_QW1	0xffffffffffffffffull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_MID_PCIE_PTI_HWRMASK_QW1	0xffffffffffffffffull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI_RDMASK 	0xffffffffffffffffull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI_WRTMASK	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI_RSTMASK	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI_RSTDATA	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI_XSMASK 	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI_WSEMASK	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI_RSEMASK	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI_W1SMASK	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI_W1CMASK	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI_WRSTMASK	0xffffffffffffffffull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI_HWWMASK	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW0_CCLK_1_LO_PCIE_PTI_HWRMASK	0xffffffffffffffffull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_RDMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_WRSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_HWRMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_RDMASK_QW2	0x000000000003ffffull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_WRTMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_RSTMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_RSTDATA_QW2	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_XSMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_WSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_RSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_W1SMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_W1CMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_WRSTMASK_QW2	0x000000000003ffffull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_HWWMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_HI_PCIE_PTI_HWRMASK_QW2	0x000000000003ffffull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_RDMASK_QW1	0xffffffffffffffffull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_WRSTMASK_QW1	0xffffffffffffffffull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_MID_PCIE_PTI_HWRMASK_QW1	0xffffffffffffffffull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI_RDMASK 	0xffffffffffffffffull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI_WRTMASK	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI_RSTMASK	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI_RSTDATA	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI_XSMASK 	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI_WSEMASK	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI_RSEMASK	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI_W1SMASK	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI_W1CMASK	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI_WRSTMASK	0xffffffffffffffffull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI_HWWMASK	0x0000000000000000ull
#define AR_PI_PTI_NIF_IFIFOC_OUT_OW1_CCLK_2_LO_PCIE_PTI_HWRMASK	0xffffffffffffffffull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_RDMASK_QW0       	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_WRTMASK_QW0      	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_RSTMASK_QW0      	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_RSTDATA_QW0      	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_XSMASK_QW0       	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_WSEMASK_QW0      	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_RSEMASK_QW0      	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_W1SMASK_QW0      	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_W1CMASK_QW0      	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_WRSTMASK_QW0     	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_HWWMASK_QW0      	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_HWRMASK_QW0      	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_RDMASK_QW1       	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_WRTMASK_QW1      	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_RSTMASK_QW1      	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_RSTDATA_QW1      	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_XSMASK_QW1       	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_WSEMASK_QW1      	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_RSEMASK_QW1      	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_W1SMASK_QW1      	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_W1CMASK_QW1      	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_WRSTMASK_QW1     	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_HWWMASK_QW1      	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_HWRMASK_QW1      	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_RDMASK_QW2       	0x000000000003ffffull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_WRTMASK_QW2      	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_RSTMASK_QW2      	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_RSTDATA_QW2      	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_XSMASK_QW2       	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_WSEMASK_QW2      	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_RSEMASK_QW2      	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_W1SMASK_QW2      	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_W1CMASK_QW2      	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_WRSTMASK_QW2     	0x000000000003ffffull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_HWWMASK_QW2      	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_HI_PCIE_PTI_HWRMASK_QW2      	0x000000000003ffffull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RDMASK_QW0      	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_WRTMASK_QW0     	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RSTMASK_QW0     	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RSTDATA_QW0     	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_XSMASK_QW0      	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_WSEMASK_QW0     	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RSEMASK_QW0     	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_W1SMASK_QW0     	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_W1CMASK_QW0     	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_WRSTMASK_QW0    	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_HWWMASK_QW0     	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_HWRMASK_QW0     	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RDMASK_QW1      	0xffffffffffffffffull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_WRTMASK_QW1     	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RSTMASK_QW1     	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RSTDATA_QW1     	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_XSMASK_QW1      	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_WSEMASK_QW1     	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_RSEMASK_QW1     	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_W1SMASK_QW1     	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_W1CMASK_QW1     	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_WRSTMASK_QW1    	0xffffffffffffffffull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_HWWMASK_QW1     	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_MID_PCIE_PTI_HWRMASK_QW1     	0xffffffffffffffffull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_RDMASK           	0xffffffffffffffffull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_WRTMASK          	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_RSTMASK          	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_RSTDATA          	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_XSMASK           	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_WSEMASK          	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_RSEMASK          	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_W1SMASK          	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_W1CMASK          	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_WRSTMASK         	0xffffffffffffffffull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_HWWMASK          	0x0000000000000000ull
#define AR_PI_PTI_NIF_XLAT_CCLK_3_LO_PCIE_PTI_HWRMASK          	0xffffffffffffffffull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_RDMASK_QW0  	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_WRTMASK_QW0 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_RSTMASK_QW0 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_RSTDATA_QW0 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_XSMASK_QW0  	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_WSEMASK_QW0 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_RSEMASK_QW0 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_W1SMASK_QW0 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_W1CMASK_QW0 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_HWWMASK_QW0 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_HWRMASK_QW0 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_RDMASK_QW1  	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_WRTMASK_QW1 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_RSTMASK_QW1 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_RSTDATA_QW1 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_XSMASK_QW1  	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_WSEMASK_QW1 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_RSEMASK_QW1 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_W1SMASK_QW1 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_W1CMASK_QW1 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_WRSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_HWWMASK_QW1 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_HWRMASK_QW1 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_RDMASK_QW2  	0x000000000003ffffull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_WRTMASK_QW2 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_RSTMASK_QW2 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_RSTDATA_QW2 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_XSMASK_QW2  	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_WSEMASK_QW2 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_RSEMASK_QW2 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_W1SMASK_QW2 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_W1CMASK_QW2 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_WRSTMASK_QW2	0x000000000003ffffull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_HWWMASK_QW2 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_HI_PCIE_PTI_HWRMASK_QW2 	0x000000000003ffffull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_RDMASK_QW0 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_XSMASK_QW0 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_RDMASK_QW1 	0xffffffffffffffffull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_XSMASK_QW1 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_WRSTMASK_QW1	0xffffffffffffffffull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_MID_PCIE_PTI_HWRMASK_QW1	0xffffffffffffffffull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI_RDMASK      	0xffffffffffffffffull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI_WRTMASK     	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI_RSTMASK     	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI_RSTDATA     	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI_XSMASK      	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI_WSEMASK     	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI_RSEMASK     	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI_W1SMASK     	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI_W1CMASK     	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI_WRSTMASK    	0xffffffffffffffffull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI_HWWMASK     	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_IFIFO_CCLK_4_LO_PCIE_PTI_HWRMASK     	0xffffffffffffffffull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_RDMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_WRSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_HWRMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_RDMASK_QW2	0x000000000003ffffull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_WRTMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_RSTMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_RSTDATA_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_XSMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_WSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_RSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_W1SMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_W1CMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_WRSTMASK_QW2	0x000000000003ffffull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_HWWMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_HI_PCIE_PTI_HWRMASK_QW2	0x000000000003ffffull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_RDMASK_QW1	0xffffffffffffffffull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_WRSTMASK_QW1	0xffffffffffffffffull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_MID_PCIE_PTI_HWRMASK_QW1	0xffffffffffffffffull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI_RDMASK	0xffffffffffffffffull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI_WRTMASK	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI_RSTMASK	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI_RSTDATA	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI_XSMASK	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI_WSEMASK	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI_RSEMASK	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI_W1SMASK	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI_W1CMASK	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI_WRSTMASK	0xffffffffffffffffull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI_HWWMASK	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW0_CCLK_5_LO_PCIE_PTI_HWRMASK	0xffffffffffffffffull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_RDMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_WRSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_HWRMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_RDMASK_QW2	0x000000000003ffffull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_WRTMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_RSTMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_RSTDATA_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_XSMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_WSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_RSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_W1SMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_W1CMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_WRSTMASK_QW2	0x000000000003ffffull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_HWWMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_HI_PCIE_PTI_HWRMASK_QW2	0x000000000003ffffull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_RDMASK_QW1	0xffffffffffffffffull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_WRSTMASK_QW1	0xffffffffffffffffull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_MID_PCIE_PTI_HWRMASK_QW1	0xffffffffffffffffull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI_RDMASK	0xffffffffffffffffull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI_WRTMASK	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI_RSTMASK	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI_RSTDATA	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI_XSMASK	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI_WSEMASK	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI_RSEMASK	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI_W1SMASK	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI_W1CMASK	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI_WRSTMASK	0xffffffffffffffffull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI_HWWMASK	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_OFIFO_IN_OW1_CCLK_6_LO_PCIE_PTI_HWRMASK	0xffffffffffffffffull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_RDMASK_QW0   	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_WRTMASK_QW0  	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_RSTMASK_QW0  	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_RSTDATA_QW0  	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_XSMASK_QW0   	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_WSEMASK_QW0  	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_RSEMASK_QW0  	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_W1SMASK_QW0  	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_W1CMASK_QW0  	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_WRSTMASK_QW0 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_HWWMASK_QW0  	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_HWRMASK_QW0  	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_RDMASK_QW1   	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_WRTMASK_QW1  	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_RSTMASK_QW1  	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_RSTDATA_QW1  	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_XSMASK_QW1   	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_WSEMASK_QW1  	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_RSEMASK_QW1  	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_W1SMASK_QW1  	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_W1CMASK_QW1  	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_WRSTMASK_QW1 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_HWWMASK_QW1  	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_HWRMASK_QW1  	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_RDMASK_QW2   	0x000000000003ffffull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_WRTMASK_QW2  	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_RSTMASK_QW2  	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_RSTDATA_QW2  	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_XSMASK_QW2   	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_WSEMASK_QW2  	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_RSEMASK_QW2  	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_W1SMASK_QW2  	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_W1CMASK_QW2  	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_WRSTMASK_QW2 	0x000000000003ffffull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_HWWMASK_QW2  	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_HI_PCIE_PTI_HWRMASK_QW2  	0x000000000003ffffull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_RDMASK_QW0  	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_WRTMASK_QW0 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_RSTMASK_QW0 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_RSTDATA_QW0 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_XSMASK_QW0  	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_WSEMASK_QW0 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_RSEMASK_QW0 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_W1SMASK_QW0 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_W1CMASK_QW0 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_HWWMASK_QW0 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_HWRMASK_QW0 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_RDMASK_QW1  	0xffffffffffffffffull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_WRTMASK_QW1 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_RSTMASK_QW1 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_RSTDATA_QW1 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_XSMASK_QW1  	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_WSEMASK_QW1 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_RSEMASK_QW1 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_W1SMASK_QW1 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_W1CMASK_QW1 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_WRSTMASK_QW1	0xffffffffffffffffull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_HWWMASK_QW1 	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_MID_PCIE_PTI_HWRMASK_QW1 	0xffffffffffffffffull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_RDMASK       	0xffffffffffffffffull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_WRTMASK      	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_RSTMASK      	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_RSTDATA      	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_XSMASK       	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_WSEMASK      	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_RSEMASK      	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_W1SMASK      	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_W1CMASK      	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_WRSTMASK     	0xffffffffffffffffull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_HWWMASK      	0x0000000000000000ull
#define AR_PI_PTI_LIF_RSP_XLAT_CCLK_7_LO_PCIE_PTI_HWRMASK      	0xffffffffffffffffull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_RDMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_WRSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_HWRMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_RDMASK_QW2	0x000000000003ffffull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_WRTMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_RSTMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_RSTDATA_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_XSMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_WSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_RSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_W1SMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_W1CMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_WRSTMASK_QW2	0x000000000003ffffull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_HWWMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_HI_PCIE_PTI_HWRMASK_QW2	0x000000000003ffffull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_RDMASK_QW1	0xffffffffffffffffull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_WRSTMASK_QW1	0xffffffffffffffffull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_MID_PCIE_PTI_HWRMASK_QW1	0xffffffffffffffffull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI_RDMASK  	0xffffffffffffffffull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI_WRTMASK 	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI_RSTMASK 	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI_RSTDATA 	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI_XSMASK  	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI_WSEMASK 	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI_RSEMASK 	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI_W1SMASK 	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI_W1CMASK 	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI_WRSTMASK	0xffffffffffffffffull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI_HWWMASK 	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_PI_LB_REQ_CCLK_8_LO_PCIE_PTI_HWRMASK 	0xffffffffffffffffull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_RDMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_WRSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_HWRMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_RDMASK_QW2	0x000000000003ffffull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_WRTMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_RSTMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_RSTDATA_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_XSMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_WSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_RSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_W1SMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_W1CMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_WRSTMASK_QW2	0x000000000003ffffull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_HWWMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_HI_PCIE_PTI_HWRMASK_QW2	0x000000000003ffffull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_RDMASK_QW1	0xffffffffffffffffull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_WRSTMASK_QW1	0xffffffffffffffffull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_MID_PCIE_PTI_HWRMASK_QW1	0xffffffffffffffffull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI_RDMASK	0xffffffffffffffffull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI_WRTMASK	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI_RSTMASK	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI_RSTDATA	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI_XSMASK	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI_WSEMASK	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI_RSEMASK	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI_W1SMASK	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI_W1CMASK	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI_WRSTMASK	0xffffffffffffffffull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI_HWWMASK	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW0_CCLK_9_LO_PCIE_PTI_HWRMASK	0xffffffffffffffffull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_RDMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_WRSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_HWRMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_RDMASK_QW2	0x000000000003ffffull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_WRTMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_RSTMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_RSTDATA_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_XSMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_WSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_RSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_W1SMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_W1CMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_WRSTMASK_QW2	0x000000000003ffffull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_HWWMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_HI_PCIE_PTI_HWRMASK_QW2	0x000000000003ffffull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_RDMASK_QW1	0xffffffffffffffffull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_WRSTMASK_QW1	0xffffffffffffffffull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_MID_PCIE_PTI_HWRMASK_QW1	0xffffffffffffffffull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI_RDMASK	0xffffffffffffffffull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI_WRTMASK	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI_RSTMASK	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI_RSTDATA	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI_XSMASK	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI_WSEMASK	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI_RSEMASK	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI_W1SMASK	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI_W1CMASK	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI_WRSTMASK	0xffffffffffffffffull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI_HWWMASK	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_IFIFOC_OUT_OW1_CCLK_A_LO_PCIE_PTI_HWRMASK	0xffffffffffffffffull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_RDMASK_QW0   	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_WRTMASK_QW0  	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_RSTMASK_QW0  	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_RSTDATA_QW0  	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_XSMASK_QW0   	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_WSEMASK_QW0  	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_RSEMASK_QW0  	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_W1SMASK_QW0  	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_W1CMASK_QW0  	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_WRSTMASK_QW0 	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_HWWMASK_QW0  	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_HWRMASK_QW0  	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_RDMASK_QW1   	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_WRTMASK_QW1  	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_RSTMASK_QW1  	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_RSTDATA_QW1  	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_XSMASK_QW1   	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_WSEMASK_QW1  	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_RSEMASK_QW1  	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_W1SMASK_QW1  	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_W1CMASK_QW1  	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_WRSTMASK_QW1 	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_HWWMASK_QW1  	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_HWRMASK_QW1  	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_RDMASK_QW2   	0x000000000003ffffull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_WRTMASK_QW2  	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_RSTMASK_QW2  	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_RSTDATA_QW2  	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_XSMASK_QW2   	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_WSEMASK_QW2  	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_RSEMASK_QW2  	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_W1SMASK_QW2  	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_W1CMASK_QW2  	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_WRSTMASK_QW2 	0x000000000003ffffull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_HWWMASK_QW2  	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_HI_PCIE_PTI_HWRMASK_QW2  	0x000000000003ffffull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_RDMASK_QW0  	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_WRTMASK_QW0 	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_RSTMASK_QW0 	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_RSTDATA_QW0 	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_XSMASK_QW0  	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_WSEMASK_QW0 	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_RSEMASK_QW0 	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_W1SMASK_QW0 	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_W1CMASK_QW0 	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_HWWMASK_QW0 	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_HWRMASK_QW0 	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_RDMASK_QW1  	0xffffffffffffffffull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_WRTMASK_QW1 	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_RSTMASK_QW1 	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_RSTDATA_QW1 	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_XSMASK_QW1  	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_WSEMASK_QW1 	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_RSEMASK_QW1 	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_W1SMASK_QW1 	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_W1CMASK_QW1 	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_WRSTMASK_QW1	0xffffffffffffffffull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_HWWMASK_QW1 	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_MID_PCIE_PTI_HWRMASK_QW1 	0xffffffffffffffffull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_RDMASK       	0xffffffffffffffffull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_WRTMASK      	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_RSTMASK      	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_RSTDATA      	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_XSMASK       	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_WSEMASK      	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_RSEMASK      	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_W1SMASK      	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_W1CMASK      	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_WRSTMASK     	0xffffffffffffffffull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_HWWMASK      	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_XLAT_CCLK_B_LO_PCIE_PTI_HWRMASK      	0xffffffffffffffffull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_RDMASK_QW0 	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_XSMASK_QW0 	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_RDMASK_QW1 	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_XSMASK_QW1 	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_WRSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_HWRMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_RDMASK_QW2 	0x000000000003ffffull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_WRTMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_RSTMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_RSTDATA_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_XSMASK_QW2 	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_WSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_RSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_W1SMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_W1CMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_WRSTMASK_QW2	0x000000000003ffffull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_HWWMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_HI_PCIE_PTI_HWRMASK_QW2	0x000000000003ffffull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_RDMASK_QW1	0xffffffffffffffffull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_WRSTMASK_QW1	0xffffffffffffffffull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_MID_PCIE_PTI_HWRMASK_QW1	0xffffffffffffffffull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI_RDMASK     	0xffffffffffffffffull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI_WRTMASK    	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI_RSTMASK    	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI_RSTDATA    	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI_XSMASK     	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI_WSEMASK    	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI_RSEMASK    	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI_W1SMASK    	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI_W1CMASK    	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI_WRSTMASK   	0xffffffffffffffffull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI_HWWMASK    	0x0000000000000000ull
#define AR_PI_PTI_LIF_REQ_ORF_IN_CCLK_C_LO_PCIE_PTI_HWRMASK    	0xffffffffffffffffull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_RDMASK_QW0     	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_WRTMASK_QW0    	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_RSTMASK_QW0    	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_RSTDATA_QW0    	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_XSMASK_QW0     	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_WSEMASK_QW0    	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_RSEMASK_QW0    	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_W1SMASK_QW0    	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_W1CMASK_QW0    	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_WRSTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_HWWMASK_QW0    	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_HWRMASK_QW0    	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_RDMASK_QW1     	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_WRTMASK_QW1    	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_RSTMASK_QW1    	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_RSTDATA_QW1    	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_XSMASK_QW1     	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_WSEMASK_QW1    	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_RSEMASK_QW1    	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_W1SMASK_QW1    	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_W1CMASK_QW1    	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_WRSTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_HWWMASK_QW1    	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_HWRMASK_QW1    	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_RDMASK_QW2     	0x000000000003ffffull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_WRTMASK_QW2    	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_RSTMASK_QW2    	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_RSTDATA_QW2    	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_XSMASK_QW2     	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_WSEMASK_QW2    	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_RSEMASK_QW2    	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_W1SMASK_QW2    	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_W1CMASK_QW2    	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_WRSTMASK_QW2   	0x000000000003ffffull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_HWWMASK_QW2    	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_HI_PCIE_PTI_HWRMASK_QW2    	0x000000000003ffffull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_RDMASK_QW0    	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_WRTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_RSTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_RSTDATA_QW0   	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_XSMASK_QW0    	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_WSEMASK_QW0   	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_RSEMASK_QW0   	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_W1SMASK_QW0   	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_W1CMASK_QW0   	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_WRSTMASK_QW0  	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_HWWMASK_QW0   	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_HWRMASK_QW0   	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_RDMASK_QW1    	0xffffffffffffffffull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_WRTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_RSTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_RSTDATA_QW1   	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_XSMASK_QW1    	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_WSEMASK_QW1   	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_RSEMASK_QW1   	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_W1SMASK_QW1   	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_W1CMASK_QW1   	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_WRSTMASK_QW1  	0xffffffffffffffffull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_HWWMASK_QW1   	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_MID_PCIE_PTI_HWRMASK_QW1   	0xffffffffffffffffull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI_RDMASK         	0xffffffffffffffffull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI_WRTMASK        	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI_RSTMASK        	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI_RSTDATA        	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI_XSMASK         	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI_WSEMASK        	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI_RSEMASK        	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI_W1SMASK        	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI_W1CMASK        	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI_WRSTMASK       	0xffffffffffffffffull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI_HWWMASK        	0x0000000000000000ull
#define AR_PI_PTI_PTI_MMR_IF_CCLK_D_LO_PCIE_PTI_HWRMASK        	0xffffffffffffffffull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_RDMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_WRSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_HWRMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_RDMASK_QW2	0x000000000003ffffull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_WRTMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_RSTMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_RSTDATA_QW2	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_XSMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_WSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_RSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_W1SMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_W1CMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_WRSTMASK_QW2	0x000000000003ffffull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_HWWMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_HI_PCIE_PTI_HWRMASK_QW2	0x000000000003ffffull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_RDMASK_QW1	0xffffffffffffffffull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_WRSTMASK_QW1	0xffffffffffffffffull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_MID_PCIE_PTI_HWRMASK_QW1	0xffffffffffffffffull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI_RDMASK   	0xffffffffffffffffull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI_WRTMASK  	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI_RSTMASK  	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI_RSTDATA  	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI_XSMASK   	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI_WSEMASK  	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI_RSEMASK  	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI_W1SMASK  	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI_W1CMASK  	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI_WRSTMASK 	0xffffffffffffffffull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI_HWWMASK  	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW0_PCLK_0_LO_PCIE_PTI_HWRMASK  	0xffffffffffffffffull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_RDMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_WRSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_HWRMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_RDMASK_QW2	0x000000000003ffffull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_WRTMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_RSTMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_RSTDATA_QW2	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_XSMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_WSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_RSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_W1SMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_W1CMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_WRSTMASK_QW2	0x000000000003ffffull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_HWWMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_HI_PCIE_PTI_HWRMASK_QW2	0x000000000003ffffull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_RDMASK_QW1	0xffffffffffffffffull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_WRSTMASK_QW1	0xffffffffffffffffull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_MID_PCIE_PTI_HWRMASK_QW1	0xffffffffffffffffull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI_RDMASK   	0xffffffffffffffffull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI_WRTMASK  	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI_RSTMASK  	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI_RSTDATA  	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI_XSMASK   	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI_WSEMASK  	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI_RSEMASK  	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI_W1SMASK  	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI_W1CMASK  	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI_WRSTMASK 	0xffffffffffffffffull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI_HWWMASK  	0x0000000000000000ull
#define AR_PI_PTI_TREQ_DATA_IN_OW1_PCLK_1_LO_PCIE_PTI_HWRMASK  	0xffffffffffffffffull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_RDMASK_QW0     	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_WRTMASK_QW0    	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_RSTMASK_QW0    	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_RSTDATA_QW0    	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_XSMASK_QW0     	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_WSEMASK_QW0    	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_RSEMASK_QW0    	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_W1SMASK_QW0    	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_W1CMASK_QW0    	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_WRSTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_HWWMASK_QW0    	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_HWRMASK_QW0    	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_RDMASK_QW1     	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_WRTMASK_QW1    	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_RSTMASK_QW1    	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_RSTDATA_QW1    	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_XSMASK_QW1     	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_WSEMASK_QW1    	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_RSEMASK_QW1    	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_W1SMASK_QW1    	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_W1CMASK_QW1    	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_WRSTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_HWWMASK_QW1    	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_HWRMASK_QW1    	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_RDMASK_QW2     	0x000000000003ffffull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_WRTMASK_QW2    	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_RSTMASK_QW2    	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_RSTDATA_QW2    	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_XSMASK_QW2     	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_WSEMASK_QW2    	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_RSEMASK_QW2    	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_W1SMASK_QW2    	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_W1CMASK_QW2    	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_WRSTMASK_QW2   	0x000000000003ffffull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_HWWMASK_QW2    	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_HI_PCIE_PTI_HWRMASK_QW2    	0x000000000003ffffull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_RDMASK_QW0    	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_WRTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_RSTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_RSTDATA_QW0   	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_XSMASK_QW0    	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_WSEMASK_QW0   	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_RSEMASK_QW0   	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_W1SMASK_QW0   	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_W1CMASK_QW0   	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_WRSTMASK_QW0  	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_HWWMASK_QW0   	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_HWRMASK_QW0   	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_RDMASK_QW1    	0xffffffffffffffffull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_WRTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_RSTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_RSTDATA_QW1   	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_XSMASK_QW1    	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_WSEMASK_QW1   	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_RSEMASK_QW1   	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_W1SMASK_QW1   	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_W1CMASK_QW1   	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_WRSTMASK_QW1  	0xffffffffffffffffull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_HWWMASK_QW1   	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_MID_PCIE_PTI_HWRMASK_QW1   	0xffffffffffffffffull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_RDMASK         	0xffffffffffffffffull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_WRTMASK        	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_RSTMASK        	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_RSTDATA        	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_XSMASK         	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_WSEMASK        	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_RSEMASK        	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_W1SMASK        	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_W1CMASK        	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_WRSTMASK       	0xffffffffffffffffull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_HWWMASK        	0x0000000000000000ull
#define AR_PI_PTI_TREQ_STATE_PCLK_2_LO_PCIE_PTI_HWRMASK        	0xffffffffffffffffull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_RDMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_WRSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_HWRMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_RDMASK_QW2	0x000000000003ffffull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_WRTMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_RSTMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_RSTDATA_QW2	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_XSMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_WSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_RSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_W1SMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_W1CMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_WRSTMASK_QW2	0x000000000003ffffull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_HWWMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_HI_PCIE_PTI_HWRMASK_QW2	0x000000000003ffffull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_RDMASK_QW1	0xffffffffffffffffull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_WRSTMASK_QW1	0xffffffffffffffffull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_MID_PCIE_PTI_HWRMASK_QW1	0xffffffffffffffffull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI_RDMASK	0xffffffffffffffffull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI_WRTMASK	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI_RSTMASK	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI_RSTDATA	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI_XSMASK	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI_WSEMASK	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI_RSEMASK	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI_W1SMASK	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI_W1CMASK	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI_WRSTMASK	0xffffffffffffffffull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI_HWWMASK	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW0_PCLK_4_LO_PCIE_PTI_HWRMASK	0xffffffffffffffffull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_RDMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_WRSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_HWRMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_RDMASK_QW2	0x000000000003ffffull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_WRTMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_RSTMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_RSTDATA_QW2	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_XSMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_WSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_RSEMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_W1SMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_W1CMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_WRSTMASK_QW2	0x000000000003ffffull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_HWWMASK_QW2	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_HI_PCIE_PTI_HWRMASK_QW2	0x000000000003ffffull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_RDMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_WRTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_RSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_RSTDATA_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_XSMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_WSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_RSEMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_W1SMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_W1CMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_WRSTMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_HWWMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_HWRMASK_QW0	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_RDMASK_QW1	0xffffffffffffffffull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_WRTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_RSTMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_RSTDATA_QW1	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_XSMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_WSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_RSEMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_W1SMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_W1CMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_WRSTMASK_QW1	0xffffffffffffffffull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_HWWMASK_QW1	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_MID_PCIE_PTI_HWRMASK_QW1	0xffffffffffffffffull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI_RDMASK	0xffffffffffffffffull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI_WRTMASK	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI_RSTMASK	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI_RSTDATA	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI_XSMASK	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI_WSEMASK	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI_RSEMASK	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI_W1SMASK	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI_W1CMASK	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI_WRSTMASK	0xffffffffffffffffull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI_HWWMASK	0x0000000000000000ull
#define AR_PI_PTI_TRSP_COMPL_DATA_OW1_PCLK_5_LO_PCIE_PTI_HWRMASK	0xffffffffffffffffull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_RDMASK_QW0     	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_WRTMASK_QW0    	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_RSTMASK_QW0    	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_RSTDATA_QW0    	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_XSMASK_QW0     	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_WSEMASK_QW0    	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_RSEMASK_QW0    	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_W1SMASK_QW0    	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_W1CMASK_QW0    	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_WRSTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_HWWMASK_QW0    	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_HWRMASK_QW0    	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_RDMASK_QW1     	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_WRTMASK_QW1    	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_RSTMASK_QW1    	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_RSTDATA_QW1    	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_XSMASK_QW1     	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_WSEMASK_QW1    	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_RSEMASK_QW1    	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_W1SMASK_QW1    	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_W1CMASK_QW1    	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_WRSTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_HWWMASK_QW1    	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_HWRMASK_QW1    	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_RDMASK_QW2     	0x000000000003ffffull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_WRTMASK_QW2    	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_RSTMASK_QW2    	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_RSTDATA_QW2    	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_XSMASK_QW2     	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_WSEMASK_QW2    	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_RSEMASK_QW2    	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_W1SMASK_QW2    	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_W1CMASK_QW2    	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_WRSTMASK_QW2   	0x000000000003ffffull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_HWWMASK_QW2    	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_HI_PCIE_PTI_HWRMASK_QW2    	0x000000000003ffffull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_RDMASK_QW0    	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_WRTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_RSTMASK_QW0   	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_RSTDATA_QW0   	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_XSMASK_QW0    	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_WSEMASK_QW0   	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_RSEMASK_QW0   	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_W1SMASK_QW0   	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_W1CMASK_QW0   	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_WRSTMASK_QW0  	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_HWWMASK_QW0   	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_HWRMASK_QW0   	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_RDMASK_QW1    	0xffffffffffffffffull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_WRTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_RSTMASK_QW1   	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_RSTDATA_QW1   	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_XSMASK_QW1    	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_WSEMASK_QW1   	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_RSEMASK_QW1   	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_W1SMASK_QW1   	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_W1CMASK_QW1   	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_WRSTMASK_QW1  	0xffffffffffffffffull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_HWWMASK_QW1   	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_MID_PCIE_PTI_HWRMASK_QW1   	0xffffffffffffffffull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_RDMASK         	0xffffffffffffffffull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_WRTMASK        	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_RSTMASK        	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_RSTDATA        	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_XSMASK         	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_WSEMASK        	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_RSEMASK        	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_W1SMASK        	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_W1CMASK        	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_WRSTMASK       	0xffffffffffffffffull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_HWWMASK        	0x0000000000000000ull
#define AR_PI_PTI_TRSP_STATE_PCLK_6_LO_PCIE_PTI_HWRMASK        	0xffffffffffffffffull
#define AR_PI_ERR_FLG_RDMASK                                   	0x00000003ffff007full
#define AR_PI_ERR_FLG_WRTMASK                                  	0x0000000000000000ull
#define AR_PI_ERR_FLG_RSTMASK                                  	0x0000000000000000ull
#define AR_PI_ERR_FLG_RSTDATA                                  	0x0000000000000000ull
#define AR_PI_ERR_FLG_XSMASK                                   	0x0000000000000000ull
#define AR_PI_ERR_FLG_WSEMASK                                  	0x0000000000000000ull
#define AR_PI_ERR_FLG_RSEMASK                                  	0x0000000000000000ull
#define AR_PI_ERR_FLG_W1SMASK                                  	0x00000003ffff007full
#define AR_PI_ERR_FLG_W1CMASK                                  	0x0000000000000000ull
#define AR_PI_ERR_FLG_WRSTMASK                                 	0x00000003ffff007full
#define AR_PI_ERR_FLG_HWWMASK                                  	0x00000003ffff007eull
#define AR_PI_ERR_FLG_HWRMASK                                  	0x0000000000000000ull
#define AR_PI_ERR_CLR_RDMASK                                   	0x0000000000000000ull
#define AR_PI_ERR_CLR_WRTMASK                                  	0x0000000000000000ull
#define AR_PI_ERR_CLR_RSTMASK                                  	0x0000000000000000ull
#define AR_PI_ERR_CLR_RSTDATA                                  	0x0000000000000000ull
#define AR_PI_ERR_CLR_XSMASK                                   	0x0000000000000000ull
#define AR_PI_ERR_CLR_WSEMASK                                  	0x00000003ffff007full
#define AR_PI_ERR_CLR_RSEMASK                                  	0x0000000000000000ull
#define AR_PI_ERR_CLR_W1SMASK                                  	0x0000000000000000ull
#define AR_PI_ERR_CLR_W1CMASK                                  	0x0000000000000000ull
#define AR_PI_ERR_CLR_WRSTMASK                                 	0x00000003ffff007full
#define AR_PI_ERR_CLR_HWWMASK                                  	0x0000000000000000ull
#define AR_PI_ERR_CLR_HWRMASK                                  	0x0000000000000000ull
#define AR_PI_ERR_HSS_MSK_RDMASK                               	0x00000003ffff007full
#define AR_PI_ERR_HSS_MSK_WRTMASK                              	0x00000003ffff007full
#define AR_PI_ERR_HSS_MSK_RSTMASK                              	0x0000000000000000ull
#define AR_PI_ERR_HSS_MSK_RSTDATA                              	0x00000003ffff007full
#define AR_PI_ERR_HSS_MSK_XSMASK                               	0x0000000000000000ull
#define AR_PI_ERR_HSS_MSK_WSEMASK                              	0x0000000000000000ull
#define AR_PI_ERR_HSS_MSK_RSEMASK                              	0x0000000000000000ull
#define AR_PI_ERR_HSS_MSK_W1SMASK                              	0x0000000000000000ull
#define AR_PI_ERR_HSS_MSK_W1CMASK                              	0x0000000000000000ull
#define AR_PI_ERR_HSS_MSK_WRSTMASK                             	0x00000003ffff007full
#define AR_PI_ERR_HSS_MSK_HWWMASK                              	0x0000000000000000ull
#define AR_PI_ERR_HSS_MSK_HWRMASK                              	0x0000000000000000ull
#define AR_PI_ERR_OS_MSK_RDMASK                                	0x00000003ffff007full
#define AR_PI_ERR_OS_MSK_WRTMASK                               	0x00000003ffff007full
#define AR_PI_ERR_OS_MSK_RSTMASK                               	0x0000000000000000ull
#define AR_PI_ERR_OS_MSK_RSTDATA                               	0x00000003ffff007full
#define AR_PI_ERR_OS_MSK_XSMASK                                	0x0000000000000000ull
#define AR_PI_ERR_OS_MSK_WSEMASK                               	0x0000000000000000ull
#define AR_PI_ERR_OS_MSK_RSEMASK                               	0x0000000000000000ull
#define AR_PI_ERR_OS_MSK_W1SMASK                               	0x0000000000000000ull
#define AR_PI_ERR_OS_MSK_W1CMASK                               	0x0000000000000000ull
#define AR_PI_ERR_OS_MSK_WRSTMASK                              	0x00000003ffff007full
#define AR_PI_ERR_OS_MSK_HWWMASK                               	0x0000000000000000ull
#define AR_PI_ERR_OS_MSK_HWRMASK                               	0x0000000000000000ull
#define AR_PI_ERR_FIRST_FLG_RDMASK                             	0x00000003ffff007full
#define AR_PI_ERR_FIRST_FLG_WRTMASK                            	0x00000003ffff007full
#define AR_PI_ERR_FIRST_FLG_RSTMASK                            	0x0000000000000000ull
#define AR_PI_ERR_FIRST_FLG_RSTDATA                            	0x0000000000000000ull
#define AR_PI_ERR_FIRST_FLG_XSMASK                             	0x0000000000000000ull
#define AR_PI_ERR_FIRST_FLG_WSEMASK                            	0x0000000000000000ull
#define AR_PI_ERR_FIRST_FLG_RSEMASK                            	0x0000000000000000ull
#define AR_PI_ERR_FIRST_FLG_W1SMASK                            	0x0000000000000000ull
#define AR_PI_ERR_FIRST_FLG_W1CMASK                            	0x0000000000000000ull
#define AR_PI_ERR_FIRST_FLG_WRSTMASK                           	0x00000003ffff007full
#define AR_PI_ERR_FIRST_FLG_HWWMASK                            	0x0000000000000000ull
#define AR_PI_ERR_FIRST_FLG_HWRMASK                            	0x0000000000000000ull
#define AR_PI_CFG_PMI_CFG_RDMASK                               	0x000001fffffff7ffull
#define AR_PI_CFG_PMI_CFG_WRTMASK                              	0x000001fffffff7ffull
#define AR_PI_CFG_PMI_CFG_RSTMASK                              	0x0000000000000000ull
#define AR_PI_CFG_PMI_CFG_RSTDATA                              	0x00000003ff10a5a4ull
#define AR_PI_CFG_PMI_CFG_XSMASK                               	0x0000000000000000ull
#define AR_PI_CFG_PMI_CFG_WSEMASK                              	0x0000000000000000ull
#define AR_PI_CFG_PMI_CFG_RSEMASK                              	0x0000000000000000ull
#define AR_PI_CFG_PMI_CFG_W1SMASK                              	0x0000000000000000ull
#define AR_PI_CFG_PMI_CFG_W1CMASK                              	0x0000000000000000ull
#define AR_PI_CFG_PMI_CFG_WRSTMASK                             	0x000001fffffff7ffull
#define AR_PI_CFG_PMI_CFG_HWWMASK                              	0x0000000000000000ull
#define AR_PI_CFG_PMI_CFG_HWRMASK                              	0x000001fffffff7ffull
#define AR_PI_CFG_PMI_ATTR_CTL_RDMASK                          	0x000000000000ffffull
#define AR_PI_CFG_PMI_ATTR_CTL_WRTMASK                         	0x000000000000ffffull
#define AR_PI_CFG_PMI_ATTR_CTL_RSTMASK                         	0x0000000000000000ull
#define AR_PI_CFG_PMI_ATTR_CTL_RSTDATA                         	0x000000000000aaaaull
#define AR_PI_CFG_PMI_ATTR_CTL_XSMASK                          	0x0000000000000000ull
#define AR_PI_CFG_PMI_ATTR_CTL_WSEMASK                         	0x0000000000000000ull
#define AR_PI_CFG_PMI_ATTR_CTL_RSEMASK                         	0x0000000000000000ull
#define AR_PI_CFG_PMI_ATTR_CTL_W1SMASK                         	0x0000000000000000ull
#define AR_PI_CFG_PMI_ATTR_CTL_W1CMASK                         	0x0000000000000000ull
#define AR_PI_CFG_PMI_ATTR_CTL_WRSTMASK                        	0x000000000000ffffull
#define AR_PI_CFG_PMI_ATTR_CTL_HWWMASK                         	0x0000000000000000ull
#define AR_PI_CFG_PMI_ATTR_CTL_HWRMASK                         	0x000000000000ffffull
#define AR_PI_CFG_PMI_TCG_CFG_RDMASK                           	0xffffffffffffffffull
#define AR_PI_CFG_PMI_TCG_CFG_WRTMASK                          	0xffffffffffffffffull
#define AR_PI_CFG_PMI_TCG_CFG_RSTMASK                          	0x0000000000000000ull
#define AR_PI_CFG_PMI_TCG_CFG_RSTDATA                          	0x0000000000000000ull
#define AR_PI_CFG_PMI_TCG_CFG_XSMASK                           	0x0000000000000000ull
#define AR_PI_CFG_PMI_TCG_CFG_WSEMASK                          	0x0000000000000000ull
#define AR_PI_CFG_PMI_TCG_CFG_RSEMASK                          	0x0000000000000000ull
#define AR_PI_CFG_PMI_TCG_CFG_W1SMASK                          	0x0000000000000000ull
#define AR_PI_CFG_PMI_TCG_CFG_W1CMASK                          	0x0000000000000000ull
#define AR_PI_CFG_PMI_TCG_CFG_WRSTMASK                         	0xffffffffffffffffull
#define AR_PI_CFG_PMI_TCG_CFG_HWWMASK                          	0x0000000000000000ull
#define AR_PI_CFG_PMI_TCG_CFG_HWRMASK                          	0xffffffffffffffffull
#define AR_PI_CFG_PMI_TCG_MAP_RDMASK                           	0x7777777777777777ull
#define AR_PI_CFG_PMI_TCG_MAP_WRTMASK                          	0x7777777777777777ull
#define AR_PI_CFG_PMI_TCG_MAP_RSTMASK                          	0x0000000000000000ull
#define AR_PI_CFG_PMI_TCG_MAP_RSTDATA                          	0x0000000000000000ull
#define AR_PI_CFG_PMI_TCG_MAP_XSMASK                           	0x0000000000000000ull
#define AR_PI_CFG_PMI_TCG_MAP_WSEMASK                          	0x0000000000000000ull
#define AR_PI_CFG_PMI_TCG_MAP_RSEMASK                          	0x0000000000000000ull
#define AR_PI_CFG_PMI_TCG_MAP_W1SMASK                          	0x0000000000000000ull
#define AR_PI_CFG_PMI_TCG_MAP_W1CMASK                          	0x0000000000000000ull
#define AR_PI_CFG_PMI_TCG_MAP_WRSTMASK                         	0x7777777777777777ull
#define AR_PI_CFG_PMI_TCG_MAP_HWWMASK                          	0x0000000000000000ull
#define AR_PI_CFG_PMI_TCG_MAP_HWRMASK                          	0x7777777777777777ull
#define AR_PI_CFG_PMI_TPH_MAP_RDMASK                           	0x0000000000000fffull
#define AR_PI_CFG_PMI_TPH_MAP_WRTMASK                          	0x0000000000000fffull
#define AR_PI_CFG_PMI_TPH_MAP_RSTMASK                          	0x0000000000000000ull
#define AR_PI_CFG_PMI_TPH_MAP_RSTDATA                          	0x0000000000000000ull
#define AR_PI_CFG_PMI_TPH_MAP_XSMASK                           	0x0000000000000000ull
#define AR_PI_CFG_PMI_TPH_MAP_WSEMASK                          	0x0000000000000000ull
#define AR_PI_CFG_PMI_TPH_MAP_RSEMASK                          	0x0000000000000000ull
#define AR_PI_CFG_PMI_TPH_MAP_W1SMASK                          	0x0000000000000000ull
#define AR_PI_CFG_PMI_TPH_MAP_W1CMASK                          	0x0000000000000000ull
#define AR_PI_CFG_PMI_TPH_MAP_WRSTMASK                         	0x0000000000000fffull
#define AR_PI_CFG_PMI_TPH_MAP_HWWMASK                          	0x0000000000000000ull
#define AR_PI_CFG_PMI_TPH_MAP_HWRMASK                          	0x0000000000000fffull
#define AR_PI_CFG_PMI_ZBR_ADR_RDMASK                           	0xffffffffffffffffull
#define AR_PI_CFG_PMI_ZBR_ADR_WRTMASK                          	0xffffffffffffffffull
#define AR_PI_CFG_PMI_ZBR_ADR_RSTMASK                          	0x0000000000000000ull
#define AR_PI_CFG_PMI_ZBR_ADR_RSTDATA                          	0x0000000000000000ull
#define AR_PI_CFG_PMI_ZBR_ADR_XSMASK                           	0x0000000000000000ull
#define AR_PI_CFG_PMI_ZBR_ADR_WSEMASK                          	0x0000000000000000ull
#define AR_PI_CFG_PMI_ZBR_ADR_RSEMASK                          	0x0000000000000000ull
#define AR_PI_CFG_PMI_ZBR_ADR_W1SMASK                          	0x0000000000000000ull
#define AR_PI_CFG_PMI_ZBR_ADR_W1CMASK                          	0x0000000000000000ull
#define AR_PI_CFG_PMI_ZBR_ADR_WRSTMASK                         	0xffffffffffffffffull
#define AR_PI_CFG_PMI_ZBR_ADR_HWWMASK                          	0x0000000000000000ull
#define AR_PI_CFG_PMI_ZBR_ADR_HWRMASK                          	0xffffffffffffffffull
#define AR_PI_CFG_PMI_SCRUB_RDMASK                             	0x0000000bffffffffull
#define AR_PI_CFG_PMI_SCRUB_WRTMASK                            	0x0000000bffffffffull
#define AR_PI_CFG_PMI_SCRUB_RSTMASK                            	0x0000000000000000ull
#define AR_PI_CFG_PMI_SCRUB_RSTDATA                            	0x0000000080000000ull
#define AR_PI_CFG_PMI_SCRUB_XSMASK                             	0x0000000000000000ull
#define AR_PI_CFG_PMI_SCRUB_WSEMASK                            	0x0000000000000000ull
#define AR_PI_CFG_PMI_SCRUB_RSEMASK                            	0x0000000000000000ull
#define AR_PI_CFG_PMI_SCRUB_W1SMASK                            	0x0000000000000000ull
#define AR_PI_CFG_PMI_SCRUB_W1CMASK                            	0x0000000000000000ull
#define AR_PI_CFG_PMI_SCRUB_WRSTMASK                           	0x0000000bffffffffull
#define AR_PI_CFG_PMI_SCRUB_HWWMASK                            	0x0000000000000000ull
#define AR_PI_CFG_PMI_SCRUB_HWRMASK                            	0x0000000bffffffffull
#define AR_PI_CFG_PMI_TRAFFIC_SHAPE_RDMASK                     	0x8000ffffffffffffull
#define AR_PI_CFG_PMI_TRAFFIC_SHAPE_WRTMASK                    	0x8000ffffffffffffull
#define AR_PI_CFG_PMI_TRAFFIC_SHAPE_RSTMASK                    	0x0000000000000000ull
#define AR_PI_CFG_PMI_TRAFFIC_SHAPE_RSTDATA                    	0x0000000000010001ull
#define AR_PI_CFG_PMI_TRAFFIC_SHAPE_XSMASK                     	0x0000000000000000ull
#define AR_PI_CFG_PMI_TRAFFIC_SHAPE_WSEMASK                    	0x0000000000000000ull
#define AR_PI_CFG_PMI_TRAFFIC_SHAPE_RSEMASK                    	0x0000000000000000ull
#define AR_PI_CFG_PMI_TRAFFIC_SHAPE_W1SMASK                    	0x0000000000000000ull
#define AR_PI_CFG_PMI_TRAFFIC_SHAPE_W1CMASK                    	0x0000000000000000ull
#define AR_PI_CFG_PMI_TRAFFIC_SHAPE_WRSTMASK                   	0x8000ffffffffffffull
#define AR_PI_CFG_PMI_TRAFFIC_SHAPE_HWWMASK                    	0x0000000000000000ull
#define AR_PI_CFG_PMI_TRAFFIC_SHAPE_HWRMASK                    	0x8000ffffffffffffull
#define AR_PI_PMI_DBG_ERRINJ_REQTRANS_RDMASK                   	0x00000000fffff07bull
#define AR_PI_PMI_DBG_ERRINJ_REQTRANS_WRTMASK                  	0x00000000fffff07bull
#define AR_PI_PMI_DBG_ERRINJ_REQTRANS_RSTMASK                  	0x0000000000000000ull
#define AR_PI_PMI_DBG_ERRINJ_REQTRANS_RSTDATA                  	0x0000000000000000ull
#define AR_PI_PMI_DBG_ERRINJ_REQTRANS_XSMASK                   	0x0000000000000000ull
#define AR_PI_PMI_DBG_ERRINJ_REQTRANS_WSEMASK                  	0x0000000000000000ull
#define AR_PI_PMI_DBG_ERRINJ_REQTRANS_RSEMASK                  	0x0000000000000000ull
#define AR_PI_PMI_DBG_ERRINJ_REQTRANS_W1SMASK                  	0x0000000000000000ull
#define AR_PI_PMI_DBG_ERRINJ_REQTRANS_W1CMASK                  	0x0000000000000000ull
#define AR_PI_PMI_DBG_ERRINJ_REQTRANS_WRSTMASK                 	0x00000000fffff07bull
#define AR_PI_PMI_DBG_ERRINJ_REQTRANS_HWWMASK                  	0x0000000000000008ull
#define AR_PI_PMI_DBG_ERRINJ_REQTRANS_HWRMASK                  	0x00000000fffff073ull
#define AR_PI_PMI_DBG_ERRINJ_PRSP_RDMASK                       	0x00000001ff7f007bull
#define AR_PI_PMI_DBG_ERRINJ_PRSP_WRTMASK                      	0x00000001ff7f007bull
#define AR_PI_PMI_DBG_ERRINJ_PRSP_RSTMASK                      	0x0000000000000000ull
#define AR_PI_PMI_DBG_ERRINJ_PRSP_RSTDATA                      	0x0000000000000000ull
#define AR_PI_PMI_DBG_ERRINJ_PRSP_XSMASK                       	0x0000000000000000ull
#define AR_PI_PMI_DBG_ERRINJ_PRSP_WSEMASK                      	0x0000000000000000ull
#define AR_PI_PMI_DBG_ERRINJ_PRSP_RSEMASK                      	0x0000000000000000ull
#define AR_PI_PMI_DBG_ERRINJ_PRSP_W1SMASK                      	0x0000000000000000ull
#define AR_PI_PMI_DBG_ERRINJ_PRSP_W1CMASK                      	0x0000000000000000ull
#define AR_PI_PMI_DBG_ERRINJ_PRSP_WRSTMASK                     	0x00000001ff7f007bull
#define AR_PI_PMI_DBG_ERRINJ_PRSP_HWWMASK                      	0x0000000000000008ull
#define AR_PI_PMI_DBG_ERRINJ_PRSP_HWRMASK                      	0x00000001ff7f0072ull
#define AR_PI_PMI_ERR_FLG_RDMASK                               	0x00003fff0000ffffull
#define AR_PI_PMI_ERR_FLG_WRTMASK                              	0x0000000000000000ull
#define AR_PI_PMI_ERR_FLG_RSTMASK                              	0x0000000000000000ull
#define AR_PI_PMI_ERR_FLG_RSTDATA                              	0x0000000000000000ull
#define AR_PI_PMI_ERR_FLG_XSMASK                               	0x0000000000000000ull
#define AR_PI_PMI_ERR_FLG_WSEMASK                              	0x0000000000000000ull
#define AR_PI_PMI_ERR_FLG_RSEMASK                              	0x0000000000000000ull
#define AR_PI_PMI_ERR_FLG_W1SMASK                              	0x00003fff0000ffffull
#define AR_PI_PMI_ERR_FLG_W1CMASK                              	0x0000000000000000ull
#define AR_PI_PMI_ERR_FLG_WRSTMASK                             	0x00003fff0000ffffull
#define AR_PI_PMI_ERR_FLG_HWWMASK                              	0x00003fff0000fffeull
#define AR_PI_PMI_ERR_FLG_HWRMASK                              	0x0000000000000000ull
#define AR_PI_PMI_ERR_CLR_RDMASK                               	0x0000000000000000ull
#define AR_PI_PMI_ERR_CLR_WRTMASK                              	0x0000000000000000ull
#define AR_PI_PMI_ERR_CLR_RSTMASK                              	0x0000000000000000ull
#define AR_PI_PMI_ERR_CLR_RSTDATA                              	0x0000000000000000ull
#define AR_PI_PMI_ERR_CLR_XSMASK                               	0x0000000000000000ull
#define AR_PI_PMI_ERR_CLR_WSEMASK                              	0x00003fff0000ffffull
#define AR_PI_PMI_ERR_CLR_RSEMASK                              	0x0000000000000000ull
#define AR_PI_PMI_ERR_CLR_W1SMASK                              	0x0000000000000000ull
#define AR_PI_PMI_ERR_CLR_W1CMASK                              	0x0000000000000000ull
#define AR_PI_PMI_ERR_CLR_WRSTMASK                             	0x00003fff0000ffffull
#define AR_PI_PMI_ERR_CLR_HWWMASK                              	0x0000000000000000ull
#define AR_PI_PMI_ERR_CLR_HWRMASK                              	0x0000000000000000ull
#define AR_PI_PMI_ERR_HSS_MSK_RDMASK                           	0x00003fff0000ffffull
#define AR_PI_PMI_ERR_HSS_MSK_WRTMASK                          	0x00003fff0000ffffull
#define AR_PI_PMI_ERR_HSS_MSK_RSTMASK                          	0x0000000000000000ull
#define AR_PI_PMI_ERR_HSS_MSK_RSTDATA                          	0x00003fff0000ffffull
#define AR_PI_PMI_ERR_HSS_MSK_XSMASK                           	0x0000000000000000ull
#define AR_PI_PMI_ERR_HSS_MSK_WSEMASK                          	0x0000000000000000ull
#define AR_PI_PMI_ERR_HSS_MSK_RSEMASK                          	0x0000000000000000ull
#define AR_PI_PMI_ERR_HSS_MSK_W1SMASK                          	0x0000000000000000ull
#define AR_PI_PMI_ERR_HSS_MSK_W1CMASK                          	0x0000000000000000ull
#define AR_PI_PMI_ERR_HSS_MSK_WRSTMASK                         	0x00003fff0000ffffull
#define AR_PI_PMI_ERR_HSS_MSK_HWWMASK                          	0x0000000000000000ull
#define AR_PI_PMI_ERR_HSS_MSK_HWRMASK                          	0x0000000000000000ull
#define AR_PI_PMI_ERR_OS_MSK_RDMASK                            	0x00003fff0000ffffull
#define AR_PI_PMI_ERR_OS_MSK_WRTMASK                           	0x00003fff0000ffffull
#define AR_PI_PMI_ERR_OS_MSK_RSTMASK                           	0x0000000000000000ull
#define AR_PI_PMI_ERR_OS_MSK_RSTDATA                           	0x00003fff0000ffffull
#define AR_PI_PMI_ERR_OS_MSK_XSMASK                            	0x0000000000000000ull
#define AR_PI_PMI_ERR_OS_MSK_WSEMASK                           	0x0000000000000000ull
#define AR_PI_PMI_ERR_OS_MSK_RSEMASK                           	0x0000000000000000ull
#define AR_PI_PMI_ERR_OS_MSK_W1SMASK                           	0x0000000000000000ull
#define AR_PI_PMI_ERR_OS_MSK_W1CMASK                           	0x0000000000000000ull
#define AR_PI_PMI_ERR_OS_MSK_WRSTMASK                          	0x00003fff0000ffffull
#define AR_PI_PMI_ERR_OS_MSK_HWWMASK                           	0x0000000000000000ull
#define AR_PI_PMI_ERR_OS_MSK_HWRMASK                           	0x0000000000000000ull
#define AR_PI_PMI_ERR_FIRST_FLG_RDMASK                         	0x00003fff0000ffffull
#define AR_PI_PMI_ERR_FIRST_FLG_WRTMASK                        	0x00003fff0000ffffull
#define AR_PI_PMI_ERR_FIRST_FLG_RSTMASK                        	0x0000000000000000ull
#define AR_PI_PMI_ERR_FIRST_FLG_RSTDATA                        	0x0000000000000000ull
#define AR_PI_PMI_ERR_FIRST_FLG_XSMASK                         	0x0000000000000000ull
#define AR_PI_PMI_ERR_FIRST_FLG_WSEMASK                        	0x0000000000000000ull
#define AR_PI_PMI_ERR_FIRST_FLG_RSEMASK                        	0x0000000000000000ull
#define AR_PI_PMI_ERR_FIRST_FLG_W1SMASK                        	0x0000000000000000ull
#define AR_PI_PMI_ERR_FIRST_FLG_W1CMASK                        	0x0000000000000000ull
#define AR_PI_PMI_ERR_FIRST_FLG_WRSTMASK                       	0x00003fff0000ffffull
#define AR_PI_PMI_ERR_FIRST_FLG_HWWMASK                        	0x0000000000000000ull
#define AR_PI_PMI_ERR_FIRST_FLG_HWRMASK                        	0x0000000000000000ull
#define AR_PI_PMI_FIFO_ERR_FLG_RDMASK                          	0x000000000fffffffull
#define AR_PI_PMI_FIFO_ERR_FLG_WRTMASK                         	0x0000000000000000ull
#define AR_PI_PMI_FIFO_ERR_FLG_RSTMASK                         	0x0000000000000000ull
#define AR_PI_PMI_FIFO_ERR_FLG_RSTDATA                         	0x0000000000000000ull
#define AR_PI_PMI_FIFO_ERR_FLG_XSMASK                          	0x0000000000000000ull
#define AR_PI_PMI_FIFO_ERR_FLG_WSEMASK                         	0x0000000000000000ull
#define AR_PI_PMI_FIFO_ERR_FLG_RSEMASK                         	0x0000000000000000ull
#define AR_PI_PMI_FIFO_ERR_FLG_W1SMASK                         	0x000000000fffffffull
#define AR_PI_PMI_FIFO_ERR_FLG_W1CMASK                         	0x0000000000000000ull
#define AR_PI_PMI_FIFO_ERR_FLG_WRSTMASK                        	0x000000000fffffffull
#define AR_PI_PMI_FIFO_ERR_FLG_HWWMASK                         	0x000000000ffffffeull
#define AR_PI_PMI_FIFO_ERR_FLG_HWRMASK                         	0x0000000000000000ull
#define AR_PI_PMI_FIFO_ERR_CLR_RDMASK                          	0x0000000000000000ull
#define AR_PI_PMI_FIFO_ERR_CLR_WRTMASK                         	0x0000000000000000ull
#define AR_PI_PMI_FIFO_ERR_CLR_RSTMASK                         	0x0000000000000000ull
#define AR_PI_PMI_FIFO_ERR_CLR_RSTDATA                         	0x0000000000000000ull
#define AR_PI_PMI_FIFO_ERR_CLR_XSMASK                          	0x0000000000000000ull
#define AR_PI_PMI_FIFO_ERR_CLR_WSEMASK                         	0x000000000fffffffull
#define AR_PI_PMI_FIFO_ERR_CLR_RSEMASK                         	0x0000000000000000ull
#define AR_PI_PMI_FIFO_ERR_CLR_W1SMASK                         	0x0000000000000000ull
#define AR_PI_PMI_FIFO_ERR_CLR_W1CMASK                         	0x0000000000000000ull
#define AR_PI_PMI_FIFO_ERR_CLR_WRSTMASK                        	0x000000000fffffffull
#define AR_PI_PMI_FIFO_ERR_CLR_HWWMASK                         	0x0000000000000000ull
#define AR_PI_PMI_FIFO_ERR_CLR_HWRMASK                         	0x0000000000000000ull
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_RDMASK                      	0x000000000fffffffull
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_WRTMASK                     	0x000000000fffffffull
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_RSTMASK                     	0x0000000000000000ull
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_RSTDATA                     	0x000000000fffffffull
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_XSMASK                      	0x0000000000000000ull
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_WSEMASK                     	0x0000000000000000ull
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_RSEMASK                     	0x0000000000000000ull
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_W1SMASK                     	0x0000000000000000ull
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_W1CMASK                     	0x0000000000000000ull
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_WRSTMASK                    	0x000000000fffffffull
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_HWWMASK                     	0x0000000000000000ull
#define AR_PI_PMI_FIFO_ERR_HSS_MSK_HWRMASK                     	0x0000000000000000ull
#define AR_PI_PMI_FIFO_ERR_OS_MSK_RDMASK                       	0x000000000fffffffull
#define AR_PI_PMI_FIFO_ERR_OS_MSK_WRTMASK                      	0x000000000fffffffull
#define AR_PI_PMI_FIFO_ERR_OS_MSK_RSTMASK                      	0x0000000000000000ull
#define AR_PI_PMI_FIFO_ERR_OS_MSK_RSTDATA                      	0x000000000fffffffull
#define AR_PI_PMI_FIFO_ERR_OS_MSK_XSMASK                       	0x0000000000000000ull
#define AR_PI_PMI_FIFO_ERR_OS_MSK_WSEMASK                      	0x0000000000000000ull
#define AR_PI_PMI_FIFO_ERR_OS_MSK_RSEMASK                      	0x0000000000000000ull
#define AR_PI_PMI_FIFO_ERR_OS_MSK_W1SMASK                      	0x0000000000000000ull
#define AR_PI_PMI_FIFO_ERR_OS_MSK_W1CMASK                      	0x0000000000000000ull
#define AR_PI_PMI_FIFO_ERR_OS_MSK_WRSTMASK                     	0x000000000fffffffull
#define AR_PI_PMI_FIFO_ERR_OS_MSK_HWWMASK                      	0x0000000000000000ull
#define AR_PI_PMI_FIFO_ERR_OS_MSK_HWRMASK                      	0x0000000000000000ull
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_RDMASK                    	0x000000000fffffffull
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_WRTMASK                   	0x000000000fffffffull
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_RSTMASK                   	0x0000000000000000ull
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_RSTDATA                   	0x0000000000000000ull
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_XSMASK                    	0x0000000000000000ull
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_WSEMASK                   	0x0000000000000000ull
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_RSEMASK                   	0x0000000000000000ull
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_W1SMASK                   	0x0000000000000000ull
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_W1CMASK                   	0x0000000000000000ull
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_WRSTMASK                  	0x000000000fffffffull
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_HWWMASK                   	0x0000000000000000ull
#define AR_PI_PMI_FIFO_ERR_FIRST_FLG_HWRMASK                   	0x0000000000000000ull
#define AR_PI_PMI_MBE_ERR_INFO_RDMASK                          	0xffffffffffffffffull
#define AR_PI_PMI_MBE_ERR_INFO_WRTMASK                         	0xffffffffffffffffull
#define AR_PI_PMI_MBE_ERR_INFO_RSTMASK                         	0x0000000000000000ull
#define AR_PI_PMI_MBE_ERR_INFO_RSTDATA                         	0x0000000000000000ull
#define AR_PI_PMI_MBE_ERR_INFO_XSMASK                          	0x0000000000000000ull
#define AR_PI_PMI_MBE_ERR_INFO_WSEMASK                         	0x0000000000000000ull
#define AR_PI_PMI_MBE_ERR_INFO_RSEMASK                         	0x0000000000000000ull
#define AR_PI_PMI_MBE_ERR_INFO_W1SMASK                         	0x0000000000000000ull
#define AR_PI_PMI_MBE_ERR_INFO_W1CMASK                         	0x0000000000000000ull
#define AR_PI_PMI_MBE_ERR_INFO_WRSTMASK                        	0xffffffffffffffffull
#define AR_PI_PMI_MBE_ERR_INFO_HWWMASK                         	0xffffffffffffffffull
#define AR_PI_PMI_MBE_ERR_INFO_HWRMASK                         	0x0000000000000000ull
#define AR_PI_PMI_SBE_ERR_INFO_RDMASK                          	0x00000000ffffffffull
#define AR_PI_PMI_SBE_ERR_INFO_WRTMASK                         	0x00000000ffffffffull
#define AR_PI_PMI_SBE_ERR_INFO_RSTMASK                         	0x0000000000000000ull
#define AR_PI_PMI_SBE_ERR_INFO_RSTDATA                         	0x0000000000000000ull
#define AR_PI_PMI_SBE_ERR_INFO_XSMASK                          	0x0000000000000000ull
#define AR_PI_PMI_SBE_ERR_INFO_WSEMASK                         	0x0000000000000000ull
#define AR_PI_PMI_SBE_ERR_INFO_RSEMASK                         	0x0000000000000000ull
#define AR_PI_PMI_SBE_ERR_INFO_W1SMASK                         	0x0000000000000000ull
#define AR_PI_PMI_SBE_ERR_INFO_W1CMASK                         	0x0000000000000000ull
#define AR_PI_PMI_SBE_ERR_INFO_WRSTMASK                        	0x00000000ffffffffull
#define AR_PI_PMI_SBE_ERR_INFO_HWWMASK                         	0x00000000ffffffffull
#define AR_PI_PMI_SBE_ERR_INFO_HWRMASK                         	0x0000000000000000ull
#define AR_PI_PMI_PTID_STALL_DURATION_RDMASK                   	0x000000ffffffffffull
#define AR_PI_PMI_PTID_STALL_DURATION_WRTMASK                  	0x0000000000000000ull
#define AR_PI_PMI_PTID_STALL_DURATION_RSTMASK                  	0x0000000000000000ull
#define AR_PI_PMI_PTID_STALL_DURATION_RSTDATA                  	0x0000000000000000ull
#define AR_PI_PMI_PTID_STALL_DURATION_XSMASK                   	0x0000000000000000ull
#define AR_PI_PMI_PTID_STALL_DURATION_WSEMASK                  	0x000000ffffffffffull
#define AR_PI_PMI_PTID_STALL_DURATION_RSEMASK                  	0x0000000000000000ull
#define AR_PI_PMI_PTID_STALL_DURATION_W1SMASK                  	0x0000000000000000ull
#define AR_PI_PMI_PTID_STALL_DURATION_W1CMASK                  	0x0000000000000000ull
#define AR_PI_PMI_PTID_STALL_DURATION_WRSTMASK                 	0x0000000000000000ull
#define AR_PI_PMI_PTID_STALL_DURATION_HWWMASK                  	0x0000000000000000ull
#define AR_PI_PMI_PTID_STALL_DURATION_HWRMASK                  	0x000000ffffffffffull
#define AR_PI_PMI_IRSP_STALL_DURATION_RDMASK                   	0x000000ffffffffffull
#define AR_PI_PMI_IRSP_STALL_DURATION_WRTMASK                  	0x0000000000000000ull
#define AR_PI_PMI_IRSP_STALL_DURATION_RSTMASK                  	0x0000000000000000ull
#define AR_PI_PMI_IRSP_STALL_DURATION_RSTDATA                  	0x0000000000000000ull
#define AR_PI_PMI_IRSP_STALL_DURATION_XSMASK                   	0x0000000000000000ull
#define AR_PI_PMI_IRSP_STALL_DURATION_WSEMASK                  	0x000000ffffffffffull
#define AR_PI_PMI_IRSP_STALL_DURATION_RSEMASK                  	0x0000000000000000ull
#define AR_PI_PMI_IRSP_STALL_DURATION_W1SMASK                  	0x0000000000000000ull
#define AR_PI_PMI_IRSP_STALL_DURATION_W1CMASK                  	0x0000000000000000ull
#define AR_PI_PMI_IRSP_STALL_DURATION_WRSTMASK                 	0x0000000000000000ull
#define AR_PI_PMI_IRSP_STALL_DURATION_HWWMASK                  	0x0000000000000000ull
#define AR_PI_PMI_IRSP_STALL_DURATION_HWRMASK                  	0x000000ffffffffffull
#define AR_PI_PMI_NRSP_STALL_DURATION_RDMASK                   	0x000000ffffffffffull
#define AR_PI_PMI_NRSP_STALL_DURATION_WRTMASK                  	0x0000000000000000ull
#define AR_PI_PMI_NRSP_STALL_DURATION_RSTMASK                  	0x0000000000000000ull
#define AR_PI_PMI_NRSP_STALL_DURATION_RSTDATA                  	0x0000000000000000ull
#define AR_PI_PMI_NRSP_STALL_DURATION_XSMASK                   	0x0000000000000000ull
#define AR_PI_PMI_NRSP_STALL_DURATION_WSEMASK                  	0x000000ffffffffffull
#define AR_PI_PMI_NRSP_STALL_DURATION_RSEMASK                  	0x0000000000000000ull
#define AR_PI_PMI_NRSP_STALL_DURATION_W1SMASK                  	0x0000000000000000ull
#define AR_PI_PMI_NRSP_STALL_DURATION_W1CMASK                  	0x0000000000000000ull
#define AR_PI_PMI_NRSP_STALL_DURATION_WRSTMASK                 	0x0000000000000000ull
#define AR_PI_PMI_NRSP_STALL_DURATION_HWWMASK                  	0x0000000000000000ull
#define AR_PI_PMI_NRSP_STALL_DURATION_HWRMASK                  	0x000000ffffffffffull
#define AR_PI_PII_CFG_RDMASK                                   	0x0000000000000001ull
#define AR_PI_PII_CFG_WRTMASK                                  	0x0000000000000001ull
#define AR_PI_PII_CFG_RSTMASK                                  	0x0000000000000000ull
#define AR_PI_PII_CFG_RSTDATA                                  	0x0000000000000000ull
#define AR_PI_PII_CFG_XSMASK                                   	0x0000000000000000ull
#define AR_PI_PII_CFG_WSEMASK                                  	0x0000000000000000ull
#define AR_PI_PII_CFG_RSEMASK                                  	0x0000000000000000ull
#define AR_PI_PII_CFG_W1SMASK                                  	0x0000000000000000ull
#define AR_PI_PII_CFG_W1CMASK                                  	0x0000000000000000ull
#define AR_PI_PII_CFG_WRSTMASK                                 	0x0000000000000001ull
#define AR_PI_PII_CFG_HWWMASK                                  	0x0000000000000000ull
#define AR_PI_PII_CFG_HWRMASK                                  	0x0000000000000001ull
#define AR_PI_PII_DBG_ERRINJ_RAM_RDMASK                        	0x0000003fff00ffe7ull
#define AR_PI_PII_DBG_ERRINJ_RAM_WRTMASK                       	0x0000003fff00ffe7ull
#define AR_PI_PII_DBG_ERRINJ_RAM_RSTMASK                       	0x0000000000000000ull
#define AR_PI_PII_DBG_ERRINJ_RAM_RSTDATA                       	0x0000000000000000ull
#define AR_PI_PII_DBG_ERRINJ_RAM_XSMASK                        	0x0000000000000000ull
#define AR_PI_PII_DBG_ERRINJ_RAM_WSEMASK                       	0x0000000000000000ull
#define AR_PI_PII_DBG_ERRINJ_RAM_RSEMASK                       	0x0000000000000000ull
#define AR_PI_PII_DBG_ERRINJ_RAM_W1SMASK                       	0x0000000000000000ull
#define AR_PI_PII_DBG_ERRINJ_RAM_W1CMASK                       	0x0000000000000000ull
#define AR_PI_PII_DBG_ERRINJ_RAM_WRSTMASK                      	0x0000003fff00ffe7ull
#define AR_PI_PII_DBG_ERRINJ_RAM_HWWMASK                       	0x0000000000000080ull
#define AR_PI_PII_DBG_ERRINJ_RAM_HWRMASK                       	0x0000003fff00ff67ull
#define AR_PI_PII_ERR_FLG_RDMASK                               	0x0000000001fffff1ull
#define AR_PI_PII_ERR_FLG_WRTMASK                              	0x0000000000000000ull
#define AR_PI_PII_ERR_FLG_RSTMASK                              	0x0000000000000000ull
#define AR_PI_PII_ERR_FLG_RSTDATA                              	0x0000000000000000ull
#define AR_PI_PII_ERR_FLG_XSMASK                               	0x0000000000000000ull
#define AR_PI_PII_ERR_FLG_WSEMASK                              	0x0000000000000000ull
#define AR_PI_PII_ERR_FLG_RSEMASK                              	0x0000000000000000ull
#define AR_PI_PII_ERR_FLG_W1SMASK                              	0x0000000001fffff1ull
#define AR_PI_PII_ERR_FLG_W1CMASK                              	0x0000000000000000ull
#define AR_PI_PII_ERR_FLG_WRSTMASK                             	0x0000000001fffff1ull
#define AR_PI_PII_ERR_FLG_HWWMASK                              	0x0000000001fffff0ull
#define AR_PI_PII_ERR_FLG_HWRMASK                              	0x0000000000000000ull
#define AR_PI_PII_ERR_CLR_RDMASK                               	0x0000000000000000ull
#define AR_PI_PII_ERR_CLR_WRTMASK                              	0x0000000000000000ull
#define AR_PI_PII_ERR_CLR_RSTMASK                              	0x0000000000000000ull
#define AR_PI_PII_ERR_CLR_RSTDATA                              	0x0000000000000000ull
#define AR_PI_PII_ERR_CLR_XSMASK                               	0x0000000000000000ull
#define AR_PI_PII_ERR_CLR_WSEMASK                              	0x0000000001fffff1ull
#define AR_PI_PII_ERR_CLR_RSEMASK                              	0x0000000000000000ull
#define AR_PI_PII_ERR_CLR_W1SMASK                              	0x0000000000000000ull
#define AR_PI_PII_ERR_CLR_W1CMASK                              	0x0000000000000000ull
#define AR_PI_PII_ERR_CLR_WRSTMASK                             	0x0000000001fffff1ull
#define AR_PI_PII_ERR_CLR_HWWMASK                              	0x0000000000000000ull
#define AR_PI_PII_ERR_CLR_HWRMASK                              	0x0000000000000000ull
#define AR_PI_PII_ERR_HSS_MSK_RDMASK                           	0x0000000001fffff1ull
#define AR_PI_PII_ERR_HSS_MSK_WRTMASK                          	0x0000000001fffff1ull
#define AR_PI_PII_ERR_HSS_MSK_RSTMASK                          	0x0000000000000000ull
#define AR_PI_PII_ERR_HSS_MSK_RSTDATA                          	0x0000000001fffff1ull
#define AR_PI_PII_ERR_HSS_MSK_XSMASK                           	0x0000000000000000ull
#define AR_PI_PII_ERR_HSS_MSK_WSEMASK                          	0x0000000000000000ull
#define AR_PI_PII_ERR_HSS_MSK_RSEMASK                          	0x0000000000000000ull
#define AR_PI_PII_ERR_HSS_MSK_W1SMASK                          	0x0000000000000000ull
#define AR_PI_PII_ERR_HSS_MSK_W1CMASK                          	0x0000000000000000ull
#define AR_PI_PII_ERR_HSS_MSK_WRSTMASK                         	0x0000000001fffff1ull
#define AR_PI_PII_ERR_HSS_MSK_HWWMASK                          	0x0000000000000000ull
#define AR_PI_PII_ERR_HSS_MSK_HWRMASK                          	0x0000000000000000ull
#define AR_PI_PII_ERR_OS_MSK_RDMASK                            	0x0000000001fffff1ull
#define AR_PI_PII_ERR_OS_MSK_WRTMASK                           	0x0000000001fffff1ull
#define AR_PI_PII_ERR_OS_MSK_RSTMASK                           	0x0000000000000000ull
#define AR_PI_PII_ERR_OS_MSK_RSTDATA                           	0x0000000001fffff1ull
#define AR_PI_PII_ERR_OS_MSK_XSMASK                            	0x0000000000000000ull
#define AR_PI_PII_ERR_OS_MSK_WSEMASK                           	0x0000000000000000ull
#define AR_PI_PII_ERR_OS_MSK_RSEMASK                           	0x0000000000000000ull
#define AR_PI_PII_ERR_OS_MSK_W1SMASK                           	0x0000000000000000ull
#define AR_PI_PII_ERR_OS_MSK_W1CMASK                           	0x0000000000000000ull
#define AR_PI_PII_ERR_OS_MSK_WRSTMASK                          	0x0000000001fffff1ull
#define AR_PI_PII_ERR_OS_MSK_HWWMASK                           	0x0000000000000000ull
#define AR_PI_PII_ERR_OS_MSK_HWRMASK                           	0x0000000000000000ull
#define AR_PI_PII_ERR_FIRST_FLG_RDMASK                         	0x0000000001fffff1ull
#define AR_PI_PII_ERR_FIRST_FLG_WRTMASK                        	0x0000000001fffff1ull
#define AR_PI_PII_ERR_FIRST_FLG_RSTMASK                        	0x0000000000000000ull
#define AR_PI_PII_ERR_FIRST_FLG_RSTDATA                        	0x0000000000000000ull
#define AR_PI_PII_ERR_FIRST_FLG_XSMASK                         	0x0000000000000000ull
#define AR_PI_PII_ERR_FIRST_FLG_WSEMASK                        	0x0000000000000000ull
#define AR_PI_PII_ERR_FIRST_FLG_RSEMASK                        	0x0000000000000000ull
#define AR_PI_PII_ERR_FIRST_FLG_W1SMASK                        	0x0000000000000000ull
#define AR_PI_PII_ERR_FIRST_FLG_W1CMASK                        	0x0000000000000000ull
#define AR_PI_PII_ERR_FIRST_FLG_WRSTMASK                       	0x0000000001fffff1ull
#define AR_PI_PII_ERR_FIRST_FLG_HWWMASK                        	0x0000000000000000ull
#define AR_PI_PII_ERR_FIRST_FLG_HWRMASK                        	0x0000000000000000ull
#define AR_PI_PII_ERR_INFO_MBE_RDMASK                          	0xffffffffffffffffull
#define AR_PI_PII_ERR_INFO_MBE_WRTMASK                         	0xffffffffffffffffull
#define AR_PI_PII_ERR_INFO_MBE_RSTMASK                         	0x0000000000000000ull
#define AR_PI_PII_ERR_INFO_MBE_RSTDATA                         	0x0000000000000000ull
#define AR_PI_PII_ERR_INFO_MBE_XSMASK                          	0x0000000000000000ull
#define AR_PI_PII_ERR_INFO_MBE_WSEMASK                         	0x0000000000000000ull
#define AR_PI_PII_ERR_INFO_MBE_RSEMASK                         	0x0000000000000000ull
#define AR_PI_PII_ERR_INFO_MBE_W1SMASK                         	0x0000000000000000ull
#define AR_PI_PII_ERR_INFO_MBE_W1CMASK                         	0x0000000000000000ull
#define AR_PI_PII_ERR_INFO_MBE_WRSTMASK                        	0xffffffffffffffffull
#define AR_PI_PII_ERR_INFO_MBE_HWWMASK                         	0xffffffffffffffffull
#define AR_PI_PII_ERR_INFO_MBE_HWRMASK                         	0x0000000000000000ull
#define AR_PI_PII_ERR_INFO_SBE_RDMASK                          	0xffffffffffffffffull
#define AR_PI_PII_ERR_INFO_SBE_WRTMASK                         	0xffffffffffffffffull
#define AR_PI_PII_ERR_INFO_SBE_RSTMASK                         	0x0000000000000000ull
#define AR_PI_PII_ERR_INFO_SBE_RSTDATA                         	0x0000000000000000ull
#define AR_PI_PII_ERR_INFO_SBE_XSMASK                          	0x0000000000000000ull
#define AR_PI_PII_ERR_INFO_SBE_WSEMASK                         	0x0000000000000000ull
#define AR_PI_PII_ERR_INFO_SBE_RSEMASK                         	0x0000000000000000ull
#define AR_PI_PII_ERR_INFO_SBE_W1SMASK                         	0x0000000000000000ull
#define AR_PI_PII_ERR_INFO_SBE_W1CMASK                         	0x0000000000000000ull
#define AR_PI_PII_ERR_INFO_SBE_WRSTMASK                        	0xffffffffffffffffull
#define AR_PI_PII_ERR_INFO_SBE_HWWMASK                         	0xffffffffffffffffull
#define AR_PI_PII_ERR_INFO_SBE_HWRMASK                         	0x0000000000000000ull
#define AR_PI_PTI_CFG_RDMASK                                   	0x00000000000003ffull
#define AR_PI_PTI_CFG_WRTMASK                                  	0x00000000000003ffull
#define AR_PI_PTI_CFG_RSTMASK                                  	0x0000000000000000ull
#define AR_PI_PTI_CFG_RSTDATA                                  	0x0000000000000184ull
#define AR_PI_PTI_CFG_XSMASK                                   	0x0000000000000000ull
#define AR_PI_PTI_CFG_WSEMASK                                  	0x0000000000000000ull
#define AR_PI_PTI_CFG_RSEMASK                                  	0x0000000000000000ull
#define AR_PI_PTI_CFG_W1SMASK                                  	0x0000000000000000ull
#define AR_PI_PTI_CFG_W1CMASK                                  	0x0000000000000000ull
#define AR_PI_PTI_CFG_WRSTMASK                                 	0x00000000000003ffull
#define AR_PI_PTI_CFG_HWWMASK                                  	0x0000000000000000ull
#define AR_PI_PTI_CFG_HWRMASK                                  	0x00000000000003ffull
#define AR_PI_PTI_DBG_ERRINJ_FIFO_RDMASK                       	0x00000001ff01ffffull
#define AR_PI_PTI_DBG_ERRINJ_FIFO_WRTMASK                      	0x00000001ff01ffffull
#define AR_PI_PTI_DBG_ERRINJ_FIFO_RSTMASK                      	0x0000000000000000ull
#define AR_PI_PTI_DBG_ERRINJ_FIFO_RSTDATA                      	0x0000000000000000ull
#define AR_PI_PTI_DBG_ERRINJ_FIFO_XSMASK                       	0x0000000000000000ull
#define AR_PI_PTI_DBG_ERRINJ_FIFO_WSEMASK                      	0x0000000000000000ull
#define AR_PI_PTI_DBG_ERRINJ_FIFO_RSEMASK                      	0x0000000000000000ull
#define AR_PI_PTI_DBG_ERRINJ_FIFO_W1SMASK                      	0x0000000000000000ull
#define AR_PI_PTI_DBG_ERRINJ_FIFO_W1CMASK                      	0x0000000000000000ull
#define AR_PI_PTI_DBG_ERRINJ_FIFO_WRSTMASK                     	0x00000001ff01ffffull
#define AR_PI_PTI_DBG_ERRINJ_FIFO_HWWMASK                      	0x0000000000000080ull
#define AR_PI_PTI_DBG_ERRINJ_FIFO_HWRMASK                      	0x00000001ff01ff7full
#define AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_RDMASK                	0xffffffffffffff87ull
#define AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_WRTMASK               	0xffffffffffffff87ull
#define AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_RSTMASK               	0x0000000000000000ull
#define AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_RSTDATA               	0x0000000000000000ull
#define AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_XSMASK                	0x0000000000000000ull
#define AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_WSEMASK               	0x0000000000000000ull
#define AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_RSEMASK               	0x0000000000000000ull
#define AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_W1SMASK               	0x0000000000000000ull
#define AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_W1CMASK               	0x0000000000000000ull
#define AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_WRSTMASK              	0xffffffffffffff87ull
#define AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_HWWMASK               	0x0000000000000080ull
#define AR_PI_PTI_DBG_ERRINJ_CMPL_POISON_HWRMASK               	0xffffffffffffff07ull
#define AR_PI_PTI_ERR_FLG_RDMASK                               	0x000007ffffffffffull
#define AR_PI_PTI_ERR_FLG_WRTMASK                              	0x0000000000000000ull
#define AR_PI_PTI_ERR_FLG_RSTMASK                              	0x0000000000000000ull
#define AR_PI_PTI_ERR_FLG_RSTDATA                              	0x0000000000000000ull
#define AR_PI_PTI_ERR_FLG_XSMASK                               	0x0000000000000000ull
#define AR_PI_PTI_ERR_FLG_WSEMASK                              	0x0000000000000000ull
#define AR_PI_PTI_ERR_FLG_RSEMASK                              	0x0000000000000000ull
#define AR_PI_PTI_ERR_FLG_W1SMASK                              	0x000007ffffffffffull
#define AR_PI_PTI_ERR_FLG_W1CMASK                              	0x0000000000000000ull
#define AR_PI_PTI_ERR_FLG_WRSTMASK                             	0x000007ffffffffffull
#define AR_PI_PTI_ERR_FLG_HWWMASK                              	0x0000000000000000ull
#define AR_PI_PTI_ERR_FLG_HWRMASK                              	0x000007fffffffffeull
#define AR_PI_PTI_ERR_CLR_RDMASK                               	0x0000000000000000ull
#define AR_PI_PTI_ERR_CLR_WRTMASK                              	0x0000000000000000ull
#define AR_PI_PTI_ERR_CLR_RSTMASK                              	0x0000000000000000ull
#define AR_PI_PTI_ERR_CLR_RSTDATA                              	0x0000000000000000ull
#define AR_PI_PTI_ERR_CLR_XSMASK                               	0x0000000000000000ull
#define AR_PI_PTI_ERR_CLR_WSEMASK                              	0x000007ffffffffffull
#define AR_PI_PTI_ERR_CLR_RSEMASK                              	0x0000000000000000ull
#define AR_PI_PTI_ERR_CLR_W1SMASK                              	0x0000000000000000ull
#define AR_PI_PTI_ERR_CLR_W1CMASK                              	0x0000000000000000ull
#define AR_PI_PTI_ERR_CLR_WRSTMASK                             	0x000007ffffffffffull
#define AR_PI_PTI_ERR_CLR_HWWMASK                              	0x0000000000000000ull
#define AR_PI_PTI_ERR_CLR_HWRMASK                              	0x0000000000000000ull
#define AR_PI_PTI_ERR_HSS_MSK_RDMASK                           	0x000007ffffffffffull
#define AR_PI_PTI_ERR_HSS_MSK_WRTMASK                          	0x000007ffffffffffull
#define AR_PI_PTI_ERR_HSS_MSK_RSTMASK                          	0x0000000000000000ull
#define AR_PI_PTI_ERR_HSS_MSK_RSTDATA                          	0x000007ffffffffffull
#define AR_PI_PTI_ERR_HSS_MSK_XSMASK                           	0x0000000000000000ull
#define AR_PI_PTI_ERR_HSS_MSK_WSEMASK                          	0x0000000000000000ull
#define AR_PI_PTI_ERR_HSS_MSK_RSEMASK                          	0x0000000000000000ull
#define AR_PI_PTI_ERR_HSS_MSK_W1SMASK                          	0x0000000000000000ull
#define AR_PI_PTI_ERR_HSS_MSK_W1CMASK                          	0x0000000000000000ull
#define AR_PI_PTI_ERR_HSS_MSK_WRSTMASK                         	0x000007ffffffffffull
#define AR_PI_PTI_ERR_HSS_MSK_HWWMASK                          	0x0000000000000000ull
#define AR_PI_PTI_ERR_HSS_MSK_HWRMASK                          	0x0000000000000000ull
#define AR_PI_PTI_ERR_OS_MSK_RDMASK                            	0x000007ffffffffffull
#define AR_PI_PTI_ERR_OS_MSK_WRTMASK                           	0x000007ffffffffffull
#define AR_PI_PTI_ERR_OS_MSK_RSTMASK                           	0x0000000000000000ull
#define AR_PI_PTI_ERR_OS_MSK_RSTDATA                           	0x000007ffffffffffull
#define AR_PI_PTI_ERR_OS_MSK_XSMASK                            	0x0000000000000000ull
#define AR_PI_PTI_ERR_OS_MSK_WSEMASK                           	0x0000000000000000ull
#define AR_PI_PTI_ERR_OS_MSK_RSEMASK                           	0x0000000000000000ull
#define AR_PI_PTI_ERR_OS_MSK_W1SMASK                           	0x0000000000000000ull
#define AR_PI_PTI_ERR_OS_MSK_W1CMASK                           	0x0000000000000000ull
#define AR_PI_PTI_ERR_OS_MSK_WRSTMASK                          	0x000007ffffffffffull
#define AR_PI_PTI_ERR_OS_MSK_HWWMASK                           	0x0000000000000000ull
#define AR_PI_PTI_ERR_OS_MSK_HWRMASK                           	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_HSS_MSK_RDMASK                      	0x000007ffffffffffull
#define AR_PI_PTI_ERR_INFO_HSS_MSK_WRTMASK                     	0x000007ffffffffffull
#define AR_PI_PTI_ERR_INFO_HSS_MSK_RSTMASK                     	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_HSS_MSK_RSTDATA                     	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_HSS_MSK_XSMASK                      	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_HSS_MSK_WSEMASK                     	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_HSS_MSK_RSEMASK                     	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_HSS_MSK_W1SMASK                     	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_HSS_MSK_W1CMASK                     	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_HSS_MSK_WRSTMASK                    	0x000007ffffffffffull
#define AR_PI_PTI_ERR_INFO_HSS_MSK_HWWMASK                     	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_HSS_MSK_HWRMASK                     	0x000007ffffffffffull
#define AR_PI_PTI_ERR_INFO_OS_MSK_RDMASK                       	0x000007ffffffffffull
#define AR_PI_PTI_ERR_INFO_OS_MSK_WRTMASK                      	0x000007ffffffffffull
#define AR_PI_PTI_ERR_INFO_OS_MSK_RSTMASK                      	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_OS_MSK_RSTDATA                      	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_OS_MSK_XSMASK                       	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_OS_MSK_WSEMASK                      	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_OS_MSK_RSEMASK                      	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_OS_MSK_W1SMASK                      	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_OS_MSK_W1CMASK                      	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_OS_MSK_WRSTMASK                     	0x000007ffffffffffull
#define AR_PI_PTI_ERR_INFO_OS_MSK_HWWMASK                      	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_OS_MSK_HWRMASK                      	0x000007ffffffffffull
#define AR_PI_PTI_ERR_FIRST_FLG_RDMASK                         	0x000007ffffffffffull
#define AR_PI_PTI_ERR_FIRST_FLG_WRTMASK                        	0x000007ffffffffffull
#define AR_PI_PTI_ERR_FIRST_FLG_RSTMASK                        	0x0000000000000000ull
#define AR_PI_PTI_ERR_FIRST_FLG_RSTDATA                        	0x0000000000000000ull
#define AR_PI_PTI_ERR_FIRST_FLG_XSMASK                         	0x0000000000000000ull
#define AR_PI_PTI_ERR_FIRST_FLG_WSEMASK                        	0x0000000000000000ull
#define AR_PI_PTI_ERR_FIRST_FLG_RSEMASK                        	0x0000000000000000ull
#define AR_PI_PTI_ERR_FIRST_FLG_W1SMASK                        	0x0000000000000000ull
#define AR_PI_PTI_ERR_FIRST_FLG_W1CMASK                        	0x0000000000000000ull
#define AR_PI_PTI_ERR_FIRST_FLG_WRSTMASK                       	0x000007ffffffffffull
#define AR_PI_PTI_ERR_FIRST_FLG_HWWMASK                        	0x0000000000000000ull
#define AR_PI_PTI_ERR_FIRST_FLG_HWRMASK                        	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_MBE_RDMASK                          	0x01ff01ff01ff01ffull
#define AR_PI_PTI_ERR_INFO_MBE_WRTMASK                         	0x01ff01ff01ff01ffull
#define AR_PI_PTI_ERR_INFO_MBE_RSTMASK                         	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_MBE_RSTDATA                         	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_MBE_XSMASK                          	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_MBE_WSEMASK                         	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_MBE_RSEMASK                         	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_MBE_W1SMASK                         	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_MBE_W1CMASK                         	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_MBE_WRSTMASK                        	0x01ff01ff01ff01ffull
#define AR_PI_PTI_ERR_INFO_MBE_HWWMASK                         	0x01ff01ff01ff01ffull
#define AR_PI_PTI_ERR_INFO_MBE_HWRMASK                         	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_SBE_RDMASK                          	0x01ff01ff01ff01ffull
#define AR_PI_PTI_ERR_INFO_SBE_WRTMASK                         	0x01ff01ff01ff01ffull
#define AR_PI_PTI_ERR_INFO_SBE_RSTMASK                         	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_SBE_RSTDATA                         	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_SBE_XSMASK                          	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_SBE_WSEMASK                         	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_SBE_RSEMASK                         	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_SBE_W1SMASK                         	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_SBE_W1CMASK                         	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_SBE_WRSTMASK                        	0x01ff01ff01ff01ffull
#define AR_PI_PTI_ERR_INFO_SBE_HWWMASK                         	0x01ff01ff01ff01ffull
#define AR_PI_PTI_ERR_INFO_SBE_HWRMASK                         	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_HSS_MISC_RDMASK                     	0x0000000000000003ull
#define AR_PI_PTI_ERR_INFO_HSS_MISC_WRTMASK                    	0x0000000000000003ull
#define AR_PI_PTI_ERR_INFO_HSS_MISC_RSTMASK                    	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_HSS_MISC_RSTDATA                    	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_HSS_MISC_XSMASK                     	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_HSS_MISC_WSEMASK                    	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_HSS_MISC_RSEMASK                    	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_HSS_MISC_W1SMASK                    	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_HSS_MISC_W1CMASK                    	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_HSS_MISC_WRSTMASK                   	0x0000000000000003ull
#define AR_PI_PTI_ERR_INFO_HSS_MISC_HWWMASK                    	0x0000000000000003ull
#define AR_PI_PTI_ERR_INFO_HSS_MISC_HWRMASK                    	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW_RDMASK                	0xffffffffffffffffull
#define AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW_WRTMASK               	0xffffffffffffffffull
#define AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW_RSTMASK               	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW_RSTDATA               	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW_XSMASK                	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW_WSEMASK               	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW_RSEMASK               	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW_W1SMASK               	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW_W1CMASK               	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW_WRSTMASK              	0xffffffffffffffffull
#define AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW_HWWMASK               	0xffffffffffffffffull
#define AR_PI_PTI_ERR_INFO_HSS_DESC_LSQW_HWRMASK               	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW_RDMASK                	0xffffffffffffffffull
#define AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW_WRTMASK               	0xffffffffffffffffull
#define AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW_RSTMASK               	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW_RSTDATA               	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW_XSMASK                	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW_WSEMASK               	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW_RSEMASK               	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW_W1SMASK               	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW_W1CMASK               	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW_WRSTMASK              	0xffffffffffffffffull
#define AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW_HWWMASK               	0xffffffffffffffffull
#define AR_PI_PTI_ERR_INFO_HSS_DESC_MSQW_HWRMASK               	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_OS_MISC_RDMASK                      	0x0000000000000003ull
#define AR_PI_PTI_ERR_INFO_OS_MISC_WRTMASK                     	0x0000000000000003ull
#define AR_PI_PTI_ERR_INFO_OS_MISC_RSTMASK                     	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_OS_MISC_RSTDATA                     	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_OS_MISC_XSMASK                      	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_OS_MISC_WSEMASK                     	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_OS_MISC_RSEMASK                     	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_OS_MISC_W1SMASK                     	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_OS_MISC_W1CMASK                     	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_OS_MISC_WRSTMASK                    	0x0000000000000003ull
#define AR_PI_PTI_ERR_INFO_OS_MISC_HWWMASK                     	0x0000000000000003ull
#define AR_PI_PTI_ERR_INFO_OS_MISC_HWRMASK                     	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_OS_DESC_LSQW_RDMASK                 	0xffffffffffffffffull
#define AR_PI_PTI_ERR_INFO_OS_DESC_LSQW_WRTMASK                	0xffffffffffffffffull
#define AR_PI_PTI_ERR_INFO_OS_DESC_LSQW_RSTMASK                	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_OS_DESC_LSQW_RSTDATA                	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_OS_DESC_LSQW_XSMASK                 	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_OS_DESC_LSQW_WSEMASK                	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_OS_DESC_LSQW_RSEMASK                	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_OS_DESC_LSQW_W1SMASK                	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_OS_DESC_LSQW_W1CMASK                	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_OS_DESC_LSQW_WRSTMASK               	0xffffffffffffffffull
#define AR_PI_PTI_ERR_INFO_OS_DESC_LSQW_HWWMASK                	0xffffffffffffffffull
#define AR_PI_PTI_ERR_INFO_OS_DESC_LSQW_HWRMASK                	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_OS_DESC_MSQW_RDMASK                 	0xffffffffffffffffull
#define AR_PI_PTI_ERR_INFO_OS_DESC_MSQW_WRTMASK                	0xffffffffffffffffull
#define AR_PI_PTI_ERR_INFO_OS_DESC_MSQW_RSTMASK                	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_OS_DESC_MSQW_RSTDATA                	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_OS_DESC_MSQW_XSMASK                 	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_OS_DESC_MSQW_WSEMASK                	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_OS_DESC_MSQW_RSEMASK                	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_OS_DESC_MSQW_W1SMASK                	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_OS_DESC_MSQW_W1CMASK                	0x0000000000000000ull
#define AR_PI_PTI_ERR_INFO_OS_DESC_MSQW_WRSTMASK               	0xffffffffffffffffull
#define AR_PI_PTI_ERR_INFO_OS_DESC_MSQW_HWWMASK                	0xffffffffffffffffull
#define AR_PI_PTI_ERR_INFO_OS_DESC_MSQW_HWRMASK                	0x0000000000000000ull
#define AR_PI_PTI_NIC_STALL_DURATION_RDMASK                    	0x000000ffffffffffull
#define AR_PI_PTI_NIC_STALL_DURATION_WRTMASK                   	0x0000000000000000ull
#define AR_PI_PTI_NIC_STALL_DURATION_RSTMASK                   	0x0000000000000000ull
#define AR_PI_PTI_NIC_STALL_DURATION_RSTDATA                   	0x0000000000000000ull
#define AR_PI_PTI_NIC_STALL_DURATION_XSMASK                    	0x0000000000000000ull
#define AR_PI_PTI_NIC_STALL_DURATION_WSEMASK                   	0x000000ffffffffffull
#define AR_PI_PTI_NIC_STALL_DURATION_RSEMASK                   	0x0000000000000000ull
#define AR_PI_PTI_NIC_STALL_DURATION_W1SMASK                   	0x0000000000000000ull
#define AR_PI_PTI_NIC_STALL_DURATION_W1CMASK                   	0x0000000000000000ull
#define AR_PI_PTI_NIC_STALL_DURATION_WRSTMASK                  	0x000000ffffffffffull
#define AR_PI_PTI_NIC_STALL_DURATION_HWWMASK                   	0x0000000000000000ull
#define AR_PI_PTI_NIC_STALL_DURATION_HWRMASK                   	0x000000ffffffffffull
#define AR_PI_PTI_LB_STALL_DURATION_RDMASK                     	0x000000ffffffffffull
#define AR_PI_PTI_LB_STALL_DURATION_WRTMASK                    	0x0000000000000000ull
#define AR_PI_PTI_LB_STALL_DURATION_RSTMASK                    	0x0000000000000000ull
#define AR_PI_PTI_LB_STALL_DURATION_RSTDATA                    	0x0000000000000000ull
#define AR_PI_PTI_LB_STALL_DURATION_XSMASK                     	0x0000000000000000ull
#define AR_PI_PTI_LB_STALL_DURATION_WSEMASK                    	0x000000ffffffffffull
#define AR_PI_PTI_LB_STALL_DURATION_RSEMASK                    	0x0000000000000000ull
#define AR_PI_PTI_LB_STALL_DURATION_W1SMASK                    	0x0000000000000000ull
#define AR_PI_PTI_LB_STALL_DURATION_W1CMASK                    	0x0000000000000000ull
#define AR_PI_PTI_LB_STALL_DURATION_WRSTMASK                   	0x000000ffffffffffull
#define AR_PI_PTI_LB_STALL_DURATION_HWWMASK                    	0x0000000000000000ull
#define AR_PI_PTI_LB_STALL_DURATION_HWRMASK                    	0x000000ffffffffffull
#define AR_PI_PTI_ORF_STALL_DURATION_RDMASK                    	0x000000ffffffffffull
#define AR_PI_PTI_ORF_STALL_DURATION_WRTMASK                   	0x0000000000000000ull
#define AR_PI_PTI_ORF_STALL_DURATION_RSTMASK                   	0x0000000000000000ull
#define AR_PI_PTI_ORF_STALL_DURATION_RSTDATA                   	0x0000000000000000ull
#define AR_PI_PTI_ORF_STALL_DURATION_XSMASK                    	0x0000000000000000ull
#define AR_PI_PTI_ORF_STALL_DURATION_WSEMASK                   	0x000000ffffffffffull
#define AR_PI_PTI_ORF_STALL_DURATION_RSEMASK                   	0x0000000000000000ull
#define AR_PI_PTI_ORF_STALL_DURATION_W1SMASK                   	0x0000000000000000ull
#define AR_PI_PTI_ORF_STALL_DURATION_W1CMASK                   	0x0000000000000000ull
#define AR_PI_PTI_ORF_STALL_DURATION_WRSTMASK                  	0x000000ffffffffffull
#define AR_PI_PTI_ORF_STALL_DURATION_HWWMASK                   	0x0000000000000000ull
#define AR_PI_PTI_ORF_STALL_DURATION_HWRMASK                   	0x000000ffffffffffull
#define AR_PI_PTI_HAL_STALL_DURATION_RDMASK                    	0x000000ffffffffffull
#define AR_PI_PTI_HAL_STALL_DURATION_WRTMASK                   	0x0000000000000000ull
#define AR_PI_PTI_HAL_STALL_DURATION_RSTMASK                   	0x0000000000000000ull
#define AR_PI_PTI_HAL_STALL_DURATION_RSTDATA                   	0x0000000000000000ull
#define AR_PI_PTI_HAL_STALL_DURATION_XSMASK                    	0x0000000000000000ull
#define AR_PI_PTI_HAL_STALL_DURATION_WSEMASK                   	0x000000ffffffffffull
#define AR_PI_PTI_HAL_STALL_DURATION_RSEMASK                   	0x0000000000000000ull
#define AR_PI_PTI_HAL_STALL_DURATION_W1SMASK                   	0x0000000000000000ull
#define AR_PI_PTI_HAL_STALL_DURATION_W1CMASK                   	0x0000000000000000ull
#define AR_PI_PTI_HAL_STALL_DURATION_WRSTMASK                  	0x000000ffffffffffull
#define AR_PI_PTI_HAL_STALL_DURATION_HWWMASK                   	0x0000000000000000ull
#define AR_PI_PTI_HAL_STALL_DURATION_HWRMASK                   	0x000000ffffffffffull
#define AR_PI_PM_DBG_ERRINJ_CNTR_PERR_RDMASK                   	0x0000007f000f000full
#define AR_PI_PM_DBG_ERRINJ_CNTR_PERR_WRTMASK                  	0x0000007f000f000full
#define AR_PI_PM_DBG_ERRINJ_CNTR_PERR_RSTMASK                  	0x0000000000000000ull
#define AR_PI_PM_DBG_ERRINJ_CNTR_PERR_RSTDATA                  	0x0000000000000000ull
#define AR_PI_PM_DBG_ERRINJ_CNTR_PERR_XSMASK                   	0x0000000000000000ull
#define AR_PI_PM_DBG_ERRINJ_CNTR_PERR_WSEMASK                  	0x0000000000000000ull
#define AR_PI_PM_DBG_ERRINJ_CNTR_PERR_RSEMASK                  	0x0000000000000000ull
#define AR_PI_PM_DBG_ERRINJ_CNTR_PERR_W1SMASK                  	0x0000000000000000ull
#define AR_PI_PM_DBG_ERRINJ_CNTR_PERR_W1CMASK                  	0x0000000000000000ull
#define AR_PI_PM_DBG_ERRINJ_CNTR_PERR_WRSTMASK                 	0x0000007f000f000full
#define AR_PI_PM_DBG_ERRINJ_CNTR_PERR_HWWMASK                  	0x0000000000000008ull
#define AR_PI_PM_DBG_ERRINJ_CNTR_PERR_HWRMASK                  	0x0000007f000f0007ull
#define AR_PI_PM_ERR_INFO_CNTR_PERR_RDMASK                     	0x000000000007f008ull
#define AR_PI_PM_ERR_INFO_CNTR_PERR_WRTMASK                    	0x000000000007f008ull
#define AR_PI_PM_ERR_INFO_CNTR_PERR_RSTMASK                    	0x0000000000000000ull
#define AR_PI_PM_ERR_INFO_CNTR_PERR_RSTDATA                    	0x0000000000000000ull
#define AR_PI_PM_ERR_INFO_CNTR_PERR_XSMASK                     	0x0000000000000000ull
#define AR_PI_PM_ERR_INFO_CNTR_PERR_WSEMASK                    	0x0000000000000000ull
#define AR_PI_PM_ERR_INFO_CNTR_PERR_RSEMASK                    	0x0000000000000000ull
#define AR_PI_PM_ERR_INFO_CNTR_PERR_W1SMASK                    	0x0000000000000000ull
#define AR_PI_PM_ERR_INFO_CNTR_PERR_W1CMASK                    	0x0000000000000000ull
#define AR_PI_PM_ERR_INFO_CNTR_PERR_WRSTMASK                   	0x000000000007f008ull
#define AR_PI_PM_ERR_INFO_CNTR_PERR_HWWMASK                    	0x000000000007f008ull
#define AR_PI_PM_ERR_INFO_CNTR_PERR_HWRMASK                    	0x0000000000000000ull
#define AR_PI_PM_ERR_INFO_CNTR_PERR_CNT_RDMASK                 	0xffffffffffffffffull
#define AR_PI_PM_ERR_INFO_CNTR_PERR_CNT_WRTMASK                	0xffffffffffffffffull
#define AR_PI_PM_ERR_INFO_CNTR_PERR_CNT_RSTMASK                	0x0000000000000000ull
#define AR_PI_PM_ERR_INFO_CNTR_PERR_CNT_RSTDATA                	0x0000000000000000ull
#define AR_PI_PM_ERR_INFO_CNTR_PERR_CNT_XSMASK                 	0x0000000000000000ull
#define AR_PI_PM_ERR_INFO_CNTR_PERR_CNT_WSEMASK                	0x0000000000000000ull
#define AR_PI_PM_ERR_INFO_CNTR_PERR_CNT_RSEMASK                	0x0000000000000000ull
#define AR_PI_PM_ERR_INFO_CNTR_PERR_CNT_W1SMASK                	0x0000000000000000ull
#define AR_PI_PM_ERR_INFO_CNTR_PERR_CNT_W1CMASK                	0x0000000000000000ull
#define AR_PI_PM_ERR_INFO_CNTR_PERR_CNT_WRSTMASK               	0xffffffffffffffffull
#define AR_PI_PM_ERR_INFO_CNTR_PERR_CNT_HWWMASK                	0xffffffffffffffffull
#define AR_PI_PM_ERR_INFO_CNTR_PERR_CNT_HWRMASK                	0xffffffffffffffffull
#define AR_PI_PM_EVENT_CNTR_CTRL_RDMASK                        	0x0003000000000001ull
#define AR_PI_PM_EVENT_CNTR_CTRL_WRTMASK                       	0x0003000000000000ull
#define AR_PI_PM_EVENT_CNTR_CTRL_RSTMASK                       	0x0000000000000000ull
#define AR_PI_PM_EVENT_CNTR_CTRL_RSTDATA                       	0x0001000000000000ull
#define AR_PI_PM_EVENT_CNTR_CTRL_XSMASK                        	0x0000000000000000ull
#define AR_PI_PM_EVENT_CNTR_CTRL_WSEMASK                       	0x0000800000000000ull
#define AR_PI_PM_EVENT_CNTR_CTRL_RSEMASK                       	0x0000000000000000ull
#define AR_PI_PM_EVENT_CNTR_CTRL_W1SMASK                       	0x0000000000000000ull
#define AR_PI_PM_EVENT_CNTR_CTRL_W1CMASK                       	0x0000000000000000ull
#define AR_PI_PM_EVENT_CNTR_CTRL_WRSTMASK                      	0x0003000000000001ull
#define AR_PI_PM_EVENT_CNTR_CTRL_HWWMASK                       	0x0000000000000000ull
#define AR_PI_PM_EVENT_CNTR_CTRL_HWRMASK                       	0x0003800000000001ull
#define AR_PI_PM_EVENT_CNTR_RDMASK                             	0xffffffffffffffffull
#define AR_PI_PM_EVENT_CNTR_WRTMASK                            	0xffffffffffffffffull
#define AR_PI_PM_EVENT_CNTR_RSTMASK                            	0x0000000000000000ull
#define AR_PI_PM_EVENT_CNTR_RSTDATA                            	0x0000000000000000ull
#define AR_PI_PM_EVENT_CNTR_XSMASK                             	0x0000000000000000ull
#define AR_PI_PM_EVENT_CNTR_WSEMASK                            	0x0000000000000000ull
#define AR_PI_PM_EVENT_CNTR_RSEMASK                            	0x0000000000000000ull
#define AR_PI_PM_EVENT_CNTR_W1SMASK                            	0x0000000000000000ull
#define AR_PI_PM_EVENT_CNTR_W1CMASK                            	0x0000000000000000ull
#define AR_PI_PM_EVENT_CNTR_WRSTMASK                           	0xffffffffffffffffull
#define AR_PI_PM_EVENT_CNTR_HWWMASK                            	0xffffffffffffffffull
#define AR_PI_PM_EVENT_CNTR_HWRMASK                            	0xffffffffffffffffull
#define AR_PI_CFG_F0_MSI_X_TABLE_QW0_RDMASK                    	0xffffffffffffffffull
#define AR_PI_CFG_F0_MSI_X_TABLE_QW0_WRTMASK                   	0xffffffffffffffffull
#define AR_PI_CFG_F0_MSI_X_TABLE_QW0_RSTMASK                   	0x0000000000000000ull
#define AR_PI_CFG_F0_MSI_X_TABLE_QW0_RSTDATA                   	0x0000000000000000ull
#define AR_PI_CFG_F0_MSI_X_TABLE_QW0_XSMASK                    	0x0000000000000000ull
#define AR_PI_CFG_F0_MSI_X_TABLE_QW0_WSEMASK                   	0x0000000000000000ull
#define AR_PI_CFG_F0_MSI_X_TABLE_QW0_RSEMASK                   	0x0000000000000000ull
#define AR_PI_CFG_F0_MSI_X_TABLE_QW0_W1SMASK                   	0x0000000000000000ull
#define AR_PI_CFG_F0_MSI_X_TABLE_QW0_W1CMASK                   	0x0000000000000000ull
#define AR_PI_CFG_F0_MSI_X_TABLE_QW0_WRSTMASK                  	0x0000000000000000ull
#define AR_PI_CFG_F0_MSI_X_TABLE_QW0_HWWMASK                   	0xffffffffffffffffull
#define AR_PI_CFG_F0_MSI_X_TABLE_QW0_HWRMASK                   	0xffffffffffffffffull
#define AR_PI_CFG_F0_MSI_X_TABLE_QW1_RDMASK                    	0xffffffffffffffffull
#define AR_PI_CFG_F0_MSI_X_TABLE_QW1_WRTMASK                   	0xffffffffffffffffull
#define AR_PI_CFG_F0_MSI_X_TABLE_QW1_RSTMASK                   	0x0000000000000000ull
#define AR_PI_CFG_F0_MSI_X_TABLE_QW1_RSTDATA                   	0x0000000100000000ull
#define AR_PI_CFG_F0_MSI_X_TABLE_QW1_XSMASK                    	0x0000000000000000ull
#define AR_PI_CFG_F0_MSI_X_TABLE_QW1_WSEMASK                   	0x0000000000000000ull
#define AR_PI_CFG_F0_MSI_X_TABLE_QW1_RSEMASK                   	0x0000000000000000ull
#define AR_PI_CFG_F0_MSI_X_TABLE_QW1_W1SMASK                   	0x0000000000000000ull
#define AR_PI_CFG_F0_MSI_X_TABLE_QW1_W1CMASK                   	0x0000000000000000ull
#define AR_PI_CFG_F0_MSI_X_TABLE_QW1_WRSTMASK                  	0x0000000000000000ull
#define AR_PI_CFG_F0_MSI_X_TABLE_QW1_HWWMASK                   	0xffffffffffffffffull
#define AR_PI_CFG_F0_MSI_X_TABLE_QW1_HWRMASK                   	0xffffffffffffffffull
#define AR_PI_STS_F0_MSI_X_PBA_RDMASK                          	0xffffffffffffffffull
#define AR_PI_STS_F0_MSI_X_PBA_WRTMASK                         	0x0000000000000000ull
#define AR_PI_STS_F0_MSI_X_PBA_RSTMASK                         	0x0000000000000000ull
#define AR_PI_STS_F0_MSI_X_PBA_RSTDATA                         	0x0000000000000000ull
#define AR_PI_STS_F0_MSI_X_PBA_XSMASK                          	0x0000000000000000ull
#define AR_PI_STS_F0_MSI_X_PBA_WSEMASK                         	0x0000000000000000ull
#define AR_PI_STS_F0_MSI_X_PBA_RSEMASK                         	0x0000000000000000ull
#define AR_PI_STS_F0_MSI_X_PBA_W1SMASK                         	0x0000000000000000ull
#define AR_PI_STS_F0_MSI_X_PBA_W1CMASK                         	0x0000000000000000ull
#define AR_PI_STS_F0_MSI_X_PBA_WRSTMASK                        	0x0000000000000000ull
#define AR_PI_STS_F0_MSI_X_PBA_HWWMASK                         	0x0000000000000000ull
#define AR_PI_STS_F0_MSI_X_PBA_HWRMASK                         	0xffffffffffffffffull
#define AR_PI_STS_F0_MSI_X_IRQ_STATUS_RDMASK                   	0xffffffffffffffffull
#define AR_PI_STS_F0_MSI_X_IRQ_STATUS_WRTMASK                  	0x0000000000000000ull
#define AR_PI_STS_F0_MSI_X_IRQ_STATUS_RSTMASK                  	0x0000000000000000ull
#define AR_PI_STS_F0_MSI_X_IRQ_STATUS_RSTDATA                  	0x0000000000000000ull
#define AR_PI_STS_F0_MSI_X_IRQ_STATUS_XSMASK                   	0x0000000000000000ull
#define AR_PI_STS_F0_MSI_X_IRQ_STATUS_WSEMASK                  	0x0000000000000000ull
#define AR_PI_STS_F0_MSI_X_IRQ_STATUS_RSEMASK                  	0x0000000000000000ull
#define AR_PI_STS_F0_MSI_X_IRQ_STATUS_W1SMASK                  	0x0000000000000000ull
#define AR_PI_STS_F0_MSI_X_IRQ_STATUS_W1CMASK                  	0xffffffffffffffffull
#define AR_PI_STS_F0_MSI_X_IRQ_STATUS_WRSTMASK                 	0x0000000000000000ull
#define AR_PI_STS_F0_MSI_X_IRQ_STATUS_HWWMASK                  	0x0000000000000000ull
#define AR_PI_STS_F0_MSI_X_IRQ_STATUS_HWRMASK                  	0xffffffffffffffffull
#define AR_PI_CFG_F1_MSI_X_TABLE_QW0_RDMASK                    	0xffffffffffffffffull
#define AR_PI_CFG_F1_MSI_X_TABLE_QW0_WRTMASK                   	0xffffffffffffffffull
#define AR_PI_CFG_F1_MSI_X_TABLE_QW0_RSTMASK                   	0x0000000000000000ull
#define AR_PI_CFG_F1_MSI_X_TABLE_QW0_RSTDATA                   	0x0000000000000000ull
#define AR_PI_CFG_F1_MSI_X_TABLE_QW0_XSMASK                    	0x0000000000000000ull
#define AR_PI_CFG_F1_MSI_X_TABLE_QW0_WSEMASK                   	0x0000000000000000ull
#define AR_PI_CFG_F1_MSI_X_TABLE_QW0_RSEMASK                   	0x0000000000000000ull
#define AR_PI_CFG_F1_MSI_X_TABLE_QW0_W1SMASK                   	0x0000000000000000ull
#define AR_PI_CFG_F1_MSI_X_TABLE_QW0_W1CMASK                   	0x0000000000000000ull
#define AR_PI_CFG_F1_MSI_X_TABLE_QW0_WRSTMASK                  	0x0000000000000000ull
#define AR_PI_CFG_F1_MSI_X_TABLE_QW0_HWWMASK                   	0xffffffffffffffffull
#define AR_PI_CFG_F1_MSI_X_TABLE_QW0_HWRMASK                   	0xffffffffffffffffull
#define AR_PI_CFG_F1_MSI_X_TABLE_QW1_RDMASK                    	0xffffffffffffffffull
#define AR_PI_CFG_F1_MSI_X_TABLE_QW1_WRTMASK                   	0xffffffffffffffffull
#define AR_PI_CFG_F1_MSI_X_TABLE_QW1_RSTMASK                   	0x0000000000000000ull
#define AR_PI_CFG_F1_MSI_X_TABLE_QW1_RSTDATA                   	0x0000000100000000ull
#define AR_PI_CFG_F1_MSI_X_TABLE_QW1_XSMASK                    	0x0000000000000000ull
#define AR_PI_CFG_F1_MSI_X_TABLE_QW1_WSEMASK                   	0x0000000000000000ull
#define AR_PI_CFG_F1_MSI_X_TABLE_QW1_RSEMASK                   	0x0000000000000000ull
#define AR_PI_CFG_F1_MSI_X_TABLE_QW1_W1SMASK                   	0x0000000000000000ull
#define AR_PI_CFG_F1_MSI_X_TABLE_QW1_W1CMASK                   	0x0000000000000000ull
#define AR_PI_CFG_F1_MSI_X_TABLE_QW1_WRSTMASK                  	0x0000000000000000ull
#define AR_PI_CFG_F1_MSI_X_TABLE_QW1_HWWMASK                   	0xffffffffffffffffull
#define AR_PI_CFG_F1_MSI_X_TABLE_QW1_HWRMASK                   	0xffffffffffffffffull
#define AR_PI_STS_F1_MSI_X_PBA_RDMASK                          	0x00000000ffffffffull
#define AR_PI_STS_F1_MSI_X_PBA_WRTMASK                         	0x0000000000000000ull
#define AR_PI_STS_F1_MSI_X_PBA_RSTMASK                         	0x0000000000000000ull
#define AR_PI_STS_F1_MSI_X_PBA_RSTDATA                         	0x0000000000000000ull
#define AR_PI_STS_F1_MSI_X_PBA_XSMASK                          	0x0000000000000000ull
#define AR_PI_STS_F1_MSI_X_PBA_WSEMASK                         	0x0000000000000000ull
#define AR_PI_STS_F1_MSI_X_PBA_RSEMASK                         	0x0000000000000000ull
#define AR_PI_STS_F1_MSI_X_PBA_W1SMASK                         	0x0000000000000000ull
#define AR_PI_STS_F1_MSI_X_PBA_W1CMASK                         	0x0000000000000000ull
#define AR_PI_STS_F1_MSI_X_PBA_WRSTMASK                        	0x0000000000000000ull
#define AR_PI_STS_F1_MSI_X_PBA_HWWMASK                         	0x0000000000000000ull
#define AR_PI_STS_F1_MSI_X_PBA_HWRMASK                         	0x00000000ffffffffull
#define AR_PI_STS_F1_MSI_X_IRQ_STATUS_RDMASK                   	0x00000000ffffffffull
#define AR_PI_STS_F1_MSI_X_IRQ_STATUS_WRTMASK                  	0x0000000000000000ull
#define AR_PI_STS_F1_MSI_X_IRQ_STATUS_RSTMASK                  	0x0000000000000000ull
#define AR_PI_STS_F1_MSI_X_IRQ_STATUS_RSTDATA                  	0x0000000000000000ull
#define AR_PI_STS_F1_MSI_X_IRQ_STATUS_XSMASK                   	0x0000000000000000ull
#define AR_PI_STS_F1_MSI_X_IRQ_STATUS_WSEMASK                  	0x0000000000000000ull
#define AR_PI_STS_F1_MSI_X_IRQ_STATUS_RSEMASK                  	0x0000000000000000ull
#define AR_PI_STS_F1_MSI_X_IRQ_STATUS_W1SMASK                  	0x0000000000000000ull
#define AR_PI_STS_F1_MSI_X_IRQ_STATUS_W1CMASK                  	0x00000000ffffffffull
#define AR_PI_STS_F1_MSI_X_IRQ_STATUS_WRSTMASK                 	0x0000000000000000ull
#define AR_PI_STS_F1_MSI_X_IRQ_STATUS_HWWMASK                  	0x0000000000000000ull
#define AR_PI_STS_F1_MSI_X_IRQ_STATUS_HWRMASK                  	0x00000000ffffffffull
#define AR_PI_CFG_F2_MSI_X_TABLE_QW0_RDMASK                    	0xffffffffffffffffull
#define AR_PI_CFG_F2_MSI_X_TABLE_QW0_WRTMASK                   	0xffffffffffffffffull
#define AR_PI_CFG_F2_MSI_X_TABLE_QW0_RSTMASK                   	0x0000000000000000ull
#define AR_PI_CFG_F2_MSI_X_TABLE_QW0_RSTDATA                   	0x0000000000000000ull
#define AR_PI_CFG_F2_MSI_X_TABLE_QW0_XSMASK                    	0x0000000000000000ull
#define AR_PI_CFG_F2_MSI_X_TABLE_QW0_WSEMASK                   	0x0000000000000000ull
#define AR_PI_CFG_F2_MSI_X_TABLE_QW0_RSEMASK                   	0x0000000000000000ull
#define AR_PI_CFG_F2_MSI_X_TABLE_QW0_W1SMASK                   	0x0000000000000000ull
#define AR_PI_CFG_F2_MSI_X_TABLE_QW0_W1CMASK                   	0x0000000000000000ull
#define AR_PI_CFG_F2_MSI_X_TABLE_QW0_WRSTMASK                  	0x0000000000000000ull
#define AR_PI_CFG_F2_MSI_X_TABLE_QW0_HWWMASK                   	0xffffffffffffffffull
#define AR_PI_CFG_F2_MSI_X_TABLE_QW0_HWRMASK                   	0xffffffffffffffffull
#define AR_PI_CFG_F2_MSI_X_TABLE_QW1_RDMASK                    	0xffffffffffffffffull
#define AR_PI_CFG_F2_MSI_X_TABLE_QW1_WRTMASK                   	0xffffffffffffffffull
#define AR_PI_CFG_F2_MSI_X_TABLE_QW1_RSTMASK                   	0x0000000000000000ull
#define AR_PI_CFG_F2_MSI_X_TABLE_QW1_RSTDATA                   	0x0000000100000000ull
#define AR_PI_CFG_F2_MSI_X_TABLE_QW1_XSMASK                    	0x0000000000000000ull
#define AR_PI_CFG_F2_MSI_X_TABLE_QW1_WSEMASK                   	0x0000000000000000ull
#define AR_PI_CFG_F2_MSI_X_TABLE_QW1_RSEMASK                   	0x0000000000000000ull
#define AR_PI_CFG_F2_MSI_X_TABLE_QW1_W1SMASK                   	0x0000000000000000ull
#define AR_PI_CFG_F2_MSI_X_TABLE_QW1_W1CMASK                   	0x0000000000000000ull
#define AR_PI_CFG_F2_MSI_X_TABLE_QW1_WRSTMASK                  	0x0000000000000000ull
#define AR_PI_CFG_F2_MSI_X_TABLE_QW1_HWWMASK                   	0xffffffffffffffffull
#define AR_PI_CFG_F2_MSI_X_TABLE_QW1_HWRMASK                   	0xffffffffffffffffull
#define AR_PI_STS_F2_MSI_X_PBA_RDMASK                          	0x00000000ffffffffull
#define AR_PI_STS_F2_MSI_X_PBA_WRTMASK                         	0x0000000000000000ull
#define AR_PI_STS_F2_MSI_X_PBA_RSTMASK                         	0x0000000000000000ull
#define AR_PI_STS_F2_MSI_X_PBA_RSTDATA                         	0x0000000000000000ull
#define AR_PI_STS_F2_MSI_X_PBA_XSMASK                          	0x0000000000000000ull
#define AR_PI_STS_F2_MSI_X_PBA_WSEMASK                         	0x0000000000000000ull
#define AR_PI_STS_F2_MSI_X_PBA_RSEMASK                         	0x0000000000000000ull
#define AR_PI_STS_F2_MSI_X_PBA_W1SMASK                         	0x0000000000000000ull
#define AR_PI_STS_F2_MSI_X_PBA_W1CMASK                         	0x0000000000000000ull
#define AR_PI_STS_F2_MSI_X_PBA_WRSTMASK                        	0x0000000000000000ull
#define AR_PI_STS_F2_MSI_X_PBA_HWWMASK                         	0x0000000000000000ull
#define AR_PI_STS_F2_MSI_X_PBA_HWRMASK                         	0x00000000ffffffffull
#define AR_PI_STS_F2_MSI_X_IRQ_STATUS_RDMASK                   	0x00000000ffffffffull
#define AR_PI_STS_F2_MSI_X_IRQ_STATUS_WRTMASK                  	0x0000000000000000ull
#define AR_PI_STS_F2_MSI_X_IRQ_STATUS_RSTMASK                  	0x0000000000000000ull
#define AR_PI_STS_F2_MSI_X_IRQ_STATUS_RSTDATA                  	0x0000000000000000ull
#define AR_PI_STS_F2_MSI_X_IRQ_STATUS_XSMASK                   	0x0000000000000000ull
#define AR_PI_STS_F2_MSI_X_IRQ_STATUS_WSEMASK                  	0x0000000000000000ull
#define AR_PI_STS_F2_MSI_X_IRQ_STATUS_RSEMASK                  	0x0000000000000000ull
#define AR_PI_STS_F2_MSI_X_IRQ_STATUS_W1SMASK                  	0x0000000000000000ull
#define AR_PI_STS_F2_MSI_X_IRQ_STATUS_W1CMASK                  	0x00000000ffffffffull
#define AR_PI_STS_F2_MSI_X_IRQ_STATUS_WRSTMASK                 	0x0000000000000000ull
#define AR_PI_STS_F2_MSI_X_IRQ_STATUS_HWWMASK                  	0x0000000000000000ull
#define AR_PI_STS_F2_MSI_X_IRQ_STATUS_HWRMASK                  	0x00000000ffffffffull
#define AR_PI_CFG_F3_MSI_X_TABLE_QW0_RDMASK                    	0xffffffffffffffffull
#define AR_PI_CFG_F3_MSI_X_TABLE_QW0_WRTMASK                   	0xffffffffffffffffull
#define AR_PI_CFG_F3_MSI_X_TABLE_QW0_RSTMASK                   	0x0000000000000000ull
#define AR_PI_CFG_F3_MSI_X_TABLE_QW0_RSTDATA                   	0x0000000000000000ull
#define AR_PI_CFG_F3_MSI_X_TABLE_QW0_XSMASK                    	0x0000000000000000ull
#define AR_PI_CFG_F3_MSI_X_TABLE_QW0_WSEMASK                   	0x0000000000000000ull
#define AR_PI_CFG_F3_MSI_X_TABLE_QW0_RSEMASK                   	0x0000000000000000ull
#define AR_PI_CFG_F3_MSI_X_TABLE_QW0_W1SMASK                   	0x0000000000000000ull
#define AR_PI_CFG_F3_MSI_X_TABLE_QW0_W1CMASK                   	0x0000000000000000ull
#define AR_PI_CFG_F3_MSI_X_TABLE_QW0_WRSTMASK                  	0x0000000000000000ull
#define AR_PI_CFG_F3_MSI_X_TABLE_QW0_HWWMASK                   	0xffffffffffffffffull
#define AR_PI_CFG_F3_MSI_X_TABLE_QW0_HWRMASK                   	0xffffffffffffffffull
#define AR_PI_CFG_F3_MSI_X_TABLE_QW1_RDMASK                    	0xffffffffffffffffull
#define AR_PI_CFG_F3_MSI_X_TABLE_QW1_WRTMASK                   	0xffffffffffffffffull
#define AR_PI_CFG_F3_MSI_X_TABLE_QW1_RSTMASK                   	0x0000000000000000ull
#define AR_PI_CFG_F3_MSI_X_TABLE_QW1_RSTDATA                   	0x0000000100000000ull
#define AR_PI_CFG_F3_MSI_X_TABLE_QW1_XSMASK                    	0x0000000000000000ull
#define AR_PI_CFG_F3_MSI_X_TABLE_QW1_WSEMASK                   	0x0000000000000000ull
#define AR_PI_CFG_F3_MSI_X_TABLE_QW1_RSEMASK                   	0x0000000000000000ull
#define AR_PI_CFG_F3_MSI_X_TABLE_QW1_W1SMASK                   	0x0000000000000000ull
#define AR_PI_CFG_F3_MSI_X_TABLE_QW1_W1CMASK                   	0x0000000000000000ull
#define AR_PI_CFG_F3_MSI_X_TABLE_QW1_WRSTMASK                  	0x0000000000000000ull
#define AR_PI_CFG_F3_MSI_X_TABLE_QW1_HWWMASK                   	0xffffffffffffffffull
#define AR_PI_CFG_F3_MSI_X_TABLE_QW1_HWRMASK                   	0xffffffffffffffffull
#define AR_PI_STS_F3_MSI_X_PBA_RDMASK                          	0x00000000ffffffffull
#define AR_PI_STS_F3_MSI_X_PBA_WRTMASK                         	0x0000000000000000ull
#define AR_PI_STS_F3_MSI_X_PBA_RSTMASK                         	0x0000000000000000ull
#define AR_PI_STS_F3_MSI_X_PBA_RSTDATA                         	0x0000000000000000ull
#define AR_PI_STS_F3_MSI_X_PBA_XSMASK                          	0x0000000000000000ull
#define AR_PI_STS_F3_MSI_X_PBA_WSEMASK                         	0x0000000000000000ull
#define AR_PI_STS_F3_MSI_X_PBA_RSEMASK                         	0x0000000000000000ull
#define AR_PI_STS_F3_MSI_X_PBA_W1SMASK                         	0x0000000000000000ull
#define AR_PI_STS_F3_MSI_X_PBA_W1CMASK                         	0x0000000000000000ull
#define AR_PI_STS_F3_MSI_X_PBA_WRSTMASK                        	0x0000000000000000ull
#define AR_PI_STS_F3_MSI_X_PBA_HWWMASK                         	0x0000000000000000ull
#define AR_PI_STS_F3_MSI_X_PBA_HWRMASK                         	0x00000000ffffffffull
#define AR_PI_STS_F3_MSI_X_IRQ_STATUS_RDMASK                   	0x00000000ffffffffull
#define AR_PI_STS_F3_MSI_X_IRQ_STATUS_WRTMASK                  	0x0000000000000000ull
#define AR_PI_STS_F3_MSI_X_IRQ_STATUS_RSTMASK                  	0x0000000000000000ull
#define AR_PI_STS_F3_MSI_X_IRQ_STATUS_RSTDATA                  	0x0000000000000000ull
#define AR_PI_STS_F3_MSI_X_IRQ_STATUS_XSMASK                   	0x0000000000000000ull
#define AR_PI_STS_F3_MSI_X_IRQ_STATUS_WSEMASK                  	0x0000000000000000ull
#define AR_PI_STS_F3_MSI_X_IRQ_STATUS_RSEMASK                  	0x0000000000000000ull
#define AR_PI_STS_F3_MSI_X_IRQ_STATUS_W1SMASK                  	0x0000000000000000ull
#define AR_PI_STS_F3_MSI_X_IRQ_STATUS_W1CMASK                  	0x00000000ffffffffull
#define AR_PI_STS_F3_MSI_X_IRQ_STATUS_WRSTMASK                 	0x0000000000000000ull
#define AR_PI_STS_F3_MSI_X_IRQ_STATUS_HWWMASK                  	0x0000000000000000ull
#define AR_PI_STS_F3_MSI_X_IRQ_STATUS_HWRMASK                  	0x00000000ffffffffull

#endif
