
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001254                       # Number of seconds simulated
sim_ticks                                  1254181880                       # Number of ticks simulated
final_tick                                 1254181880                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 228540                       # Simulator instruction rate (inst/s)
host_op_rate                                   228540                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              141175791                       # Simulator tick rate (ticks/s)
host_mem_usage                                 694672                       # Number of bytes of host memory used
host_seconds                                     8.88                       # Real time elapsed on the host
sim_insts                                     2030304                       # Number of instructions simulated
sim_ops                                       2030304                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        122944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        378240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         12288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          5824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst           640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          4736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst          3136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          6144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          5056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst           704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          6528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst          1984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          5696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          5696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst           704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          4544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          6464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          6528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          6272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          6016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst           768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          5376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             616000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       122944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        12288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst         1984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        152896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        69568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           69568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           1921                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           5910                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data             91                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data             70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data             74                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst             49                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data             96                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data             79                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst             11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data            102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data             86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst             31                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             89                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             89                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst             11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data             71                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data            101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data            102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             98                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data             94                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             84                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1087                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1087                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         98027249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        301583053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          9797622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          4643665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst           969556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          3572050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst           510293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          3776167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst          2500435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          4898811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst           255146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          4031313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst           561322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          5204987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst           357205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          4388518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst          1581908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          4541606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst           816469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          4541606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst           561322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          3623079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst           918527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          5153957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst           918527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          5204987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst           867498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          5000870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst          2653523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          4796752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst           612351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          4286460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             491156833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     98027249                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      9797622                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst       969556                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst       510293                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst      2500435                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst       255146                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst       561322                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst       357205                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst      1581908                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst       816469                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst       561322                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst       918527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst       918527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst       867498                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst      2653523                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst       612351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        121908953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        55468829                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             55468829                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        55468829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        98027249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       301583053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         9797622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         4643665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst          969556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         3572050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst          510293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         3776167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst         2500435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         4898811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst          255146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         4031313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst          561322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         5204987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst          357205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         4388518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst         1581908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         4541606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst          816469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         4541606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst          561322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         3623079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst          918527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         5153957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst          918527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         5204987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst          867498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         5000870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst         2653523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         4796752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst          612351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         4286460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            546625662                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                132137                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           73506                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            5644                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups              89756                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 66172                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           73.724319                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 26389                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               86                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          3653                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits             2884                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            769                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          256                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1180                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                     180147                       # DTB read hits
system.cpu00.dtb.read_misses                      615                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                 180762                       # DTB read accesses
system.cpu00.dtb.write_hits                    127996                       # DTB write hits
system.cpu00.dtb.write_misses                    1056                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                129052                       # DTB write accesses
system.cpu00.dtb.data_hits                     308143                       # DTB hits
system.cpu00.dtb.data_misses                     1671                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                 309814                       # DTB accesses
system.cpu00.itb.fetch_hits                    148857                       # ITB hits
system.cpu00.itb.fetch_misses                     158                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                149015                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               1764                       # Number of system calls
system.cpu00.numCycles                        1002345                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            76528                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      1187255                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    132137                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches            95445                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                      711929                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 12658                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                422                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         6077                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles          568                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  148857                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2567                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           801853                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.480639                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.739814                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                 584722     72.92%     72.92% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  16290      2.03%     74.95% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                  17327      2.16%     77.11% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  16847      2.10%     79.21% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                  37925      4.73%     83.94% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  15663      1.95%     85.90% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  18783      2.34%     88.24% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  11311      1.41%     89.65% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  82985     10.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             801853                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.131828                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      1.184477                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  84923                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles              549862                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  129440                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles               33034                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 4594                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              26447                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1790                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              1123458                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                7202                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 4594                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 100704                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                 83442                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles       216580                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  146833                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              249700                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              1104272                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                2861                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                21924                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                 2216                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               214942                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            757060                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             1367557                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        1209450                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups          155820                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              668746                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  88314                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts             4039                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         1666                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                  147768                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads             179224                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            135328                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads           31898                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores          11979                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                   967371                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              2748                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                  950939                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            1563                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined        100355                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        49940                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          381                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       801853                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.185927                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.952372                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0            505951     63.10%     63.10% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1             72620      9.06%     72.15% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             60210      7.51%     79.66% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             44617      5.56%     85.23% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4             43000      5.36%     90.59% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             28646      3.57%     94.16% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             27040      3.37%     97.53% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             11574      1.44%     98.98% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8              8195      1.02%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        801853                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  5027     16.28%     16.28% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                 4097     13.27%     29.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     29.54% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                  93      0.30%     29.84% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     29.84% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     29.84% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult               5906     19.12%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     48.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                 9577     31.01%     79.98% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                6184     20.02%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              550686     57.91%     57.91% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              12788      1.34%     59.25% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     59.25% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd             35727      3.76%     63.01% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 8      0.00%     63.01% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     63.01% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult            37109      3.90%     66.91% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                16      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.92% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead             184012     19.35%     86.27% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            130593     13.73%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               950939                       # Type of FU issued
system.cpu00.iq.rate                         0.948714                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     30884                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.032477                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads          2492703                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes          947533                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       813346                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads            243475                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes           123356                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses       116953                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               856756                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                125067                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads          21196                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads        18280                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses          121                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          423                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores        15814                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          213                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked         9123                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 4594                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                 21487                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles               54703                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           1077492                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1417                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts              179224                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             135328                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1578                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                  103                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents               54496                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          423                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1582                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         3110                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               4692                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts              943330                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts              180785                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            7609                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                      107373                       # number of nop insts executed
system.cpu00.iew.exec_refs                     309845                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 110237                       # Number of branches executed
system.cpu00.iew.exec_stores                   129060                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.941123                       # Inst execution rate
system.cpu00.iew.wb_sent                       933841                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                      930299                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  545585                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  777574                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.928123                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.701650                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts        104128                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2367                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            3909                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       785538                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     1.232739                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.322701                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0       537530     68.43%     68.43% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        51324      6.53%     74.96% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        51087      6.50%     81.47% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3        30104      3.83%     85.30% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        35445      4.51%     89.81% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         8861      1.13%     90.94% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        12931      1.65%     92.58% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         5166      0.66%     93.24% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        53090      6.76%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       785538                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts             968363                       # Number of instructions committed
system.cpu00.commit.committedOps               968363                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       280458                       # Number of memory references committed
system.cpu00.commit.loads                      160944                       # Number of loads committed
system.cpu00.commit.membars                      1032                       # Number of memory barriers committed
system.cpu00.commit.branches                   100080                       # Number of branches committed
system.cpu00.commit.fp_insts                   116058                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  791897                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              22213                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass        98600     10.18%     10.18% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         503146     51.96%     62.14% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         12689      1.31%     63.45% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     63.45% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd        35480      3.66%     67.11% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            8      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult        36935      3.81%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv           14      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        161976     16.73%     87.66% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       119515     12.34%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          968363                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               53090                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                    1800948                       # The number of ROB reads
system.cpu00.rob.rob_writes                   2161432                       # The number of ROB writes
system.cpu00.timesIdled                          1438                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        200492                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                      60522                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                    869763                       # Number of Instructions Simulated
system.cpu00.committedOps                      869763                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.152435                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.152435                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.867728                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.867728                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                1139741                       # number of integer regfile reads
system.cpu00.int_regfile_writes                612246                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                  151801                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                 102899                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                  4961                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2247                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           12002                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         124.047964                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            228309                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           12129                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           18.823398                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        89150180                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   124.047964                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.969125                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.969125                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          127                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses          554442                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses         554442                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       141513                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        141513                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data        84622                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        84622                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          927                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          927                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1098                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1098                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data       226135                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         226135                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data       226135                       # number of overall hits
system.cpu00.dcache.overall_hits::total        226135                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data         8813                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         8813                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        33771                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        33771                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          275                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          275                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           23                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        42584                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        42584                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        42584                       # number of overall misses
system.cpu00.dcache.overall_misses::total        42584                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data    400271340                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total    400271340                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   5360253413                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   5360253413                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      2555880                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      2555880                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data       332760                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total       332760                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data   5760524753                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total   5760524753                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data   5760524753                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total   5760524753                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data       150326                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       150326                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       118393                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       118393                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1202                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1202                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1121                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1121                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       268719                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       268719                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       268719                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       268719                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.058626                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.058626                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.285245                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.285245                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.228785                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.228785                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.020517                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.020517                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.158470                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.158470                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.158470                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.158470                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 45418.284353                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 45418.284353                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 158723.562021                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 158723.562021                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data  9294.109091                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total  9294.109091                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data 14467.826087                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total 14467.826087                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 135274.393035                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 135274.393035                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 135274.393035                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 135274.393035                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       154482                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs            2668                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    57.901799                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks         8948                       # number of writebacks
system.cpu00.dcache.writebacks::total            8948                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data         2988                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total         2988                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        27275                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        27275                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          160                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          160                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        30263                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        30263                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        30263                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        30263                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data         5825                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total         5825                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         6496                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         6496                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          115                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          115                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data           23                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total           23                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        12321                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        12321                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        12321                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        12321                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data    231503020                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total    231503020                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   1133112599                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   1133112599                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data       938100                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total       938100                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data       305620                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total       305620                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   1364615619                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   1364615619                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   1364615619                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   1364615619                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.038749                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.038749                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.054868                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.054868                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.095674                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.095674                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.020517                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.020517                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.045851                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.045851                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.045851                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.045851                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 39743.007725                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 39743.007725                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 174432.358220                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 174432.358220                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data  8157.391304                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8157.391304                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data 13287.826087                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total 13287.826087                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 110755.264914                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 110755.264914                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 110755.264914                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 110755.264914                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7401                       # number of replacements
system.cpu00.icache.tags.tagsinuse         471.250413                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            139902                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7913                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           17.680020                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       781398360                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   471.250413                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.920411                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.920411                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          276                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          137                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          305611                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         305611                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       139902                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        139902                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       139902                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         139902                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       139902                       # number of overall hits
system.cpu00.icache.overall_hits::total        139902                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         8947                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         8947                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         8947                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         8947                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         8947                       # number of overall misses
system.cpu00.icache.overall_misses::total         8947                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    657727267                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    657727267                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    657727267                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    657727267                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    657727267                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    657727267                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       148849                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       148849                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       148849                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       148849                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       148849                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       148849                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.060108                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.060108                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.060108                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.060108                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.060108                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.060108                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 73513.721583                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 73513.721583                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 73513.721583                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 73513.721583                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 73513.721583                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 73513.721583                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs         1240                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              27                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    45.925926                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7401                       # number of writebacks
system.cpu00.icache.writebacks::total            7401                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1034                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1034                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1034                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1034                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1034                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1034                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7913                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7913                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7913                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7913                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7913                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7913                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    474605427                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    474605427                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    474605427                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    474605427                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    474605427                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    474605427                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.053161                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.053161                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.053161                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.053161                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.053161                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.053161                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 59977.938456                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 59977.938456                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 59977.938456                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 59977.938456                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 59977.938456                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 59977.938456                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 22304                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           18702                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             909                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups              15141                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                 10754                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           71.025692                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                  1574                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups           101                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses            100                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           27                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                      17658                       # DTB read hits
system.cpu01.dtb.read_misses                      371                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                  18029                       # DTB read accesses
system.cpu01.dtb.write_hits                      5481                       # DTB write hits
system.cpu01.dtb.write_misses                      30                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                  5511                       # DTB write accesses
system.cpu01.dtb.data_hits                      23139                       # DTB hits
system.cpu01.dtb.data_misses                      401                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                  23540                       # DTB accesses
system.cpu01.itb.fetch_hits                     19061                       # ITB hits
system.cpu01.itb.fetch_misses                      63                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                 19124                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                          82248                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles             9363                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                       131945                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     22304                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches            12329                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       43833                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  2037                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                 75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         1973                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles           53                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                   19061                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 424                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples            56325                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            2.342565                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           3.003464                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  31124     55.26%     55.26% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                    966      1.72%     56.97% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                   1729      3.07%     60.04% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                   3855      6.84%     66.89% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                   5850     10.39%     77.27% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                    454      0.81%     78.08% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                   3396      6.03%     84.11% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                   1698      3.01%     87.12% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                   7253     12.88%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total              56325                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.271180                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      1.604234                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                  10897                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               23398                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   19610                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                1723                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                  687                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved               1558                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 341                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts               120805                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                1321                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                  687                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                  11985                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                  6503                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        14446                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   20169                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                2525                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts               117801                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                 281                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                  502                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                  847                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                  347                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands             80055                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              148865                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups         136022                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups           12837                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps               65225                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  14830                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              397                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          375                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                    6511                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads              18100                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores              6555                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads            1701                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores           1658                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                   102760                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               646                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                   99627                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             325                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined         16171                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined         8324                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved          123                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples        56325                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.768788                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      2.299305                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0             29710     52.75%     52.75% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              3850      6.84%     59.58% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2              5035      8.94%     68.52% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3              4441      7.88%     76.41% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4              3350      5.95%     82.35% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5              2854      5.07%     87.42% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6              5567      9.88%     97.30% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7               832      1.48%     98.78% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8               686      1.22%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total         56325                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  1015     31.49%     31.49% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     31.49% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     31.49% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                  69      2.14%     33.63% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     33.63% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     33.63% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                341     10.58%     44.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     44.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     44.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     44.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     44.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     44.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     44.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     44.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     44.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     44.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     44.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     44.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     44.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     44.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     44.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     44.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     44.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     44.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     44.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     44.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     44.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     44.21% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                 1252     38.85%     83.06% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 546     16.94%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu               70380     70.64%     70.65% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                217      0.22%     70.87% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     70.87% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd              2936      2.95%     73.81% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     73.81% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     73.81% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult             1928      1.94%     75.75% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     75.75% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     75.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     75.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     75.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     75.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     75.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     75.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     75.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     75.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     75.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     75.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     75.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     75.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.75% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.75% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead              18491     18.56%     94.31% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              5671      5.69%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total                99627                       # Type of FU issued
system.cpu01.iq.rate                         1.211300                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                      3223                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.032351                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           235284                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes          106039                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses        86611                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads             23843                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes            13562                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses        10404                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses                90573                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                 12273                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads            248                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         2621                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores         1576                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked          814                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                  687                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                  2243                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                1141                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts            114192                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             165                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts               18100                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts               6555                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              367                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                   12                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                1122                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           27                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          153                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          531                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                684                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts               98618                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts               18029                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            1009                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                       10786                       # number of nop insts executed
system.cpu01.iew.exec_refs                      23540                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  18878                       # Number of branches executed
system.cpu01.iew.exec_stores                     5511                       # Number of stores executed
system.cpu01.iew.exec_rate                   1.199032                       # Inst execution rate
system.cpu01.iew.wb_sent                        97650                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                       97015                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                   56132                       # num instructions producing a value
system.cpu01.iew.wb_consumers                   70132                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     1.179542                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.800376                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts         16914                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           523                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             578                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        53784                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     1.803696                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.723639                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0        31033     57.70%     57.70% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1         5807     10.80%     68.50% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         2585      4.81%     73.30% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         1344      2.50%     75.80% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         2076      3.86%     79.66% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         3093      5.75%     85.41% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          531      0.99%     86.40% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7         3474      6.46%     92.86% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         3841      7.14%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        53784                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts              97010                       # Number of instructions committed
system.cpu01.commit.committedOps                97010                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                        20458                       # Number of memory references committed
system.cpu01.commit.loads                       15479                       # Number of loads committed
system.cpu01.commit.membars                       226                       # Number of memory barriers committed
system.cpu01.commit.branches                    17118                       # Number of branches committed
system.cpu01.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                   82136                       # Number of committed integer instructions.
system.cpu01.commit.function_calls               1026                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass         9779     10.08%     10.08% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu          61591     63.49%     73.57% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           155      0.16%     73.73% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     73.73% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd         2878      2.97%     76.70% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     76.70% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     76.70% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult         1920      1.98%     78.68% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     78.68% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     78.68% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     78.68% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     78.68% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     78.68% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     78.68% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     78.68% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     78.68% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     78.68% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     78.68% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     78.68% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     78.68% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     78.68% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     78.68% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     78.68% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     78.68% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     78.68% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     78.68% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     78.68% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     78.68% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.68% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.68% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead         15705     16.19%     94.86% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         4982      5.14%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total           97010                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                3841                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                     162749                       # The number of ROB reads
system.cpu01.rob.rob_writes                    230376                       # The number of ROB writes
system.cpu01.timesIdled                           234                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         25923                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     933975                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                     87235                       # Number of Instructions Simulated
system.cpu01.committedOps                       87235                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.942833                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.942833                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             1.060634                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       1.060634                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                 126271                       # number of integer regfile reads
system.cpu01.int_regfile_writes                 65625                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                   11147                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                   8180                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                   428                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   93                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements             399                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          33.227752                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             19142                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             513                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           37.313840                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    33.227752                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.259592                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.259592                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          114                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses           44118                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses          44118                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data        14879                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         14879                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data         4128                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         4128                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data           40                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           40                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data           22                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           22                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data        19007                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          19007                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        19007                       # number of overall hits
system.cpu01.dcache.overall_hits::total         19007                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data         1745                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         1745                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data          811                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total          811                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           18                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data           17                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data         2556                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         2556                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data         2556                       # number of overall misses
system.cpu01.dcache.overall_misses::total         2556                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data     95472620                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total     95472620                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data     74836722                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total     74836722                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data       296180                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total       296180                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data       194700                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total       194700                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data        33040                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total        33040                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data    170309342                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total    170309342                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data    170309342                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total    170309342                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data        16624                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        16624                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data         4939                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         4939                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           58                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           58                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data           39                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           39                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        21563                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        21563                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        21563                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        21563                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.104969                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.104969                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.164203                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.164203                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.310345                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.310345                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.435897                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.435897                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.118536                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.118536                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.118536                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.118536                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 54712.103152                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 54712.103152                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 92277.092478                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 92277.092478                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 16454.444444                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 16454.444444                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data 11452.941176                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total 11452.941176                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 66631.197966                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 66631.197966                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 66631.197966                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 66631.197966                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs         2212                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs             105                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    21.066667                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          218                       # number of writebacks
system.cpu01.dcache.writebacks::total             218                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data         1088                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total         1088                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data          486                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total          486                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data            7                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data         1574                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total         1574                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data         1574                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total         1574                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data          657                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total          657                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data          325                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total          325                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           11                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data           17                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total           17                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data          982                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total          982                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data          982                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total          982                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data     29040980                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total     29040980                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data     22044750                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total     22044750                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        99120                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        99120                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data       175820                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total       175820                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data        31860                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total        31860                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data     51085730                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total     51085730                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data     51085730                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total     51085730                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.039521                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.039521                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.065803                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.065803                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.189655                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.189655                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.435897                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.435897                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.045541                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.045541                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.045541                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.045541                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 44202.404871                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 44202.404871                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data        67830                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total        67830                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data  9010.909091                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9010.909091                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data 10342.352941                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total 10342.352941                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 52022.128310                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 52022.128310                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 52022.128310                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 52022.128310                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             272                       # number of replacements
system.cpu01.icache.tags.tagsinuse         115.417743                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             18168                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             730                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           24.887671                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   115.417743                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.225425                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.225425                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          370                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           38846                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          38846                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        18168                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         18168                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        18168                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          18168                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        18168                       # number of overall hits
system.cpu01.icache.overall_hits::total         18168                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst          890                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total          890                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst          890                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total          890                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst          890                       # number of overall misses
system.cpu01.icache.overall_misses::total          890                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     82747497                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     82747497                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     82747497                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     82747497                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     82747497                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     82747497                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst        19058                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        19058                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        19058                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        19058                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        19058                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        19058                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.046700                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.046700                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.046700                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.046700                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.046700                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.046700                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 92974.715730                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 92974.715730                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 92974.715730                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 92974.715730                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 92974.715730                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 92974.715730                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          272                       # number of writebacks
system.cpu01.icache.writebacks::total             272                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          160                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          160                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          160                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          160                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          160                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          160                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst          730                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total          730                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst          730                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total          730                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst          730                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total          730                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     60124537                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     60124537                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     60124537                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     60124537                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     60124537                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     60124537                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.038304                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.038304                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.038304                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.038304                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.038304                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.038304                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 82362.379452                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 82362.379452                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 82362.379452                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 82362.379452                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 82362.379452                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 82362.379452                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                  7123                       # Number of BP lookups
system.cpu02.branchPred.condPredicted            5612                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             648                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups               5771                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                  1897                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           32.871253                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                   569                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups            72                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses             72                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                       6064                       # DTB read hits
system.cpu02.dtb.read_misses                      299                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                   6363                       # DTB read accesses
system.cpu02.dtb.write_hits                      3225                       # DTB write hits
system.cpu02.dtb.write_misses                      20                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                  3245                       # DTB write accesses
system.cpu02.dtb.data_hits                       9289                       # DTB hits
system.cpu02.dtb.data_misses                      319                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                   9608                       # DTB accesses
system.cpu02.itb.fetch_hits                      5873                       # ITB hits
system.cpu02.itb.fetch_misses                      70                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                  5943                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                          82056                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles             4284                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                        55030                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                      7123                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches             2466                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       18618                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  1457                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                169                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles        48332                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         1993                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                    5873                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 269                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples            74176                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            0.741884                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           2.161557                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  65070     87.72%     87.72% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                    514      0.69%     88.42% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                    636      0.86%     89.27% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                    738      0.99%     90.27% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                   1151      1.55%     91.82% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                    298      0.40%     92.22% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                    427      0.58%     92.80% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                    362      0.49%     93.29% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                   4980      6.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total              74176                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.086807                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      0.670640                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                   6603                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               11650                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                    5978                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                1116                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  497                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved                606                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 239                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts                47189                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                 990                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  497                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                   7253                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                  6132                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles         3995                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                    6386                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                1581                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts                45274                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                 291                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                  358                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                  643                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                   79                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands             33490                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups               64610                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups          51798                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups           12808                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps               22157                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  11333                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              100                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts           83                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                    3856                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads               6165                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              3929                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads             247                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores             94                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                    40736                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               101                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                   38504                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             217                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined         12045                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined         5930                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples        74176                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.519090                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.573821                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0             64756     87.30%     87.30% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              1654      2.23%     89.53% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2              1285      1.73%     91.26% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3              1024      1.38%     92.64% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4              1350      1.82%     94.46% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5               889      1.20%     95.66% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6              1820      2.45%     98.12% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7               741      1.00%     99.11% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8               657      0.89%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total         74176                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                   976     49.75%     49.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     49.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     49.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                  82      4.18%     53.92% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     53.92% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     53.92% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                360     18.35%     72.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     72.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     72.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     72.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     72.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     72.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     72.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     72.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     72.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     72.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     72.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     72.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     72.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     72.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     72.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     72.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     72.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     72.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     72.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     72.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     72.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     72.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                  426     21.71%     93.99% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 118      6.01%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu               23520     61.08%     61.09% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                176      0.46%     61.55% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     61.55% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd              2934      7.62%     69.17% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     69.17% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     69.17% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult             1930      5.01%     74.18% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     74.18% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     74.18% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     74.18% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     74.18% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     74.18% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     74.18% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     74.18% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     74.18% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     74.18% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     74.18% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     74.18% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.18% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     74.18% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.18% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.18% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.18% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.18% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.18% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.18% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     74.18% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.18% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.18% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead               6592     17.12%     91.30% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              3348      8.70%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total                38504                       # Type of FU issued
system.cpu02.iq.rate                         0.469241                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                      1962                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.050956                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           129521                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes           39398                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses        25807                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads             23842                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes            13504                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses        10404                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses                28178                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                 12284                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads            206                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         1732                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores         1118                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked          784                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  497                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                  1404                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                1784                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts             42317                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             150                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts                6165                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts               3929                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts               80                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                    4                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                1774                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          115                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          386                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                501                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts               37634                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts                6363                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts             870                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                        1480                       # number of nop insts executed
system.cpu02.iew.exec_refs                       9608                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                   4889                       # Number of branches executed
system.cpu02.iew.exec_stores                     3245                       # Number of stores executed
system.cpu02.iew.exec_rate                   0.458638                       # Inst execution rate
system.cpu02.iew.wb_sent                        36723                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                       36211                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                   21440                       # num instructions producing a value
system.cpu02.iew.wb_consumers                   30469                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     0.441296                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.703666                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts         12169                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls            75                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             417                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        23986                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     1.237555                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.545647                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0        17837     74.36%     74.36% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1          890      3.71%     78.07% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         1100      4.59%     82.66% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3          589      2.46%     85.12% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4          617      2.57%     87.69% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5          213      0.89%     88.58% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6          204      0.85%     89.43% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7          218      0.91%     90.34% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8         2318      9.66%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        23986                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts              29684                       # Number of instructions committed
system.cpu02.commit.committedOps                29684                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                         7244                       # Number of memory references committed
system.cpu02.commit.loads                        4433                       # Number of loads committed
system.cpu02.commit.membars                        16                       # Number of memory barriers committed
system.cpu02.commit.branches                     3513                       # Number of branches committed
system.cpu02.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                   24143                       # Number of committed integer instructions.
system.cpu02.commit.function_calls                218                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass          896      3.02%      3.02% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          16617     55.98%     59.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           113      0.38%     59.38% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     59.38% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd         2878      9.70%     69.07% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     69.07% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     69.07% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult         1920      6.47%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead          4449     14.99%     90.53% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         2811      9.47%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total           29684                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                2318                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                      62689                       # The number of ROB reads
system.cpu02.rob.rob_writes                     85550                       # The number of ROB writes
system.cpu02.timesIdled                           121                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          7880                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     980810                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                     28792                       # Number of Instructions Simulated
system.cpu02.committedOps                       28792                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             2.849958                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       2.849958                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.350882                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.350882                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                  44134                       # number of integer regfile reads
system.cpu02.int_regfile_writes                 20089                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                   11143                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                   8152                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                   105                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   46                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements             316                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          29.611646                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs              6195                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs             419                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           14.785203                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    29.611646                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.231341                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.231341                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          103                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses           16398                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses          16398                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data         3920                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total          3920                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data         2286                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         2286                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data           22                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data           12                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           12                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data         6206                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total           6206                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data         6206                       # number of overall hits
system.cpu02.dcache.overall_hits::total          6206                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data         1212                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         1212                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data          504                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total          504                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data            4                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            9                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data         1716                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total         1716                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data         1716                       # number of overall misses
system.cpu02.dcache.overall_misses::total         1716                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data     83295020                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total     83295020                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data     66066959                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total     66066959                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data       171100                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total       171100                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        94400                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        94400                       # number of StoreCondReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data    149361979                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total    149361979                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data    149361979                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total    149361979                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data         5132                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total         5132                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data         2790                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         2790                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data           21                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           21                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data         7922                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total         7922                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data         7922                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total         7922                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.236165                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.236165                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.180645                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.180645                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.428571                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.428571                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.216612                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.216612                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.216612                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.216612                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 68725.264026                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 68725.264026                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 131085.236111                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 131085.236111                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data        42775                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total        42775                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data 10488.888889                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total 10488.888889                       # average StoreCondReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 87040.780303                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 87040.780303                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 87040.780303                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 87040.780303                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs         2158                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs              96                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    22.479167                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          205                       # number of writebacks
system.cpu02.dcache.writebacks::total             205                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data          845                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total          845                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data          390                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total          390                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data            1                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data         1235                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total         1235                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data         1235                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total         1235                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data          367                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total          367                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          114                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          114                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            8                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data          481                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total          481                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data          481                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total          481                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data     23936300                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total     23936300                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data     16062148                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total     16062148                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        14160                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        14160                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data        84960                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total        84960                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data     39998448                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total     39998448                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data     39998448                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total     39998448                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.071512                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.071512                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.040860                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.040860                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.115385                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.115385                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.380952                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.380952                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.060717                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.060717                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.060717                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.060717                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 65221.525886                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 65221.525886                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 140896.035088                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 140896.035088                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data         4720                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4720                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data        10620                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total        10620                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 83156.856549                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 83156.856549                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 83156.856549                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 83156.856549                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements              80                       # number of replacements
system.cpu02.icache.tags.tagsinuse         103.029201                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs              5327                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             469                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           11.358209                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   103.029201                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.201229                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.201229                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          389                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          312                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.759766                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           12207                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          12207                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst         5327                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total          5327                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst         5327                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total           5327                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst         5327                       # number of overall hits
system.cpu02.icache.overall_hits::total          5327                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst          542                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total          542                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst          542                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total          542                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst          542                       # number of overall misses
system.cpu02.icache.overall_misses::total          542                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     28567800                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     28567800                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     28567800                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     28567800                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     28567800                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     28567800                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst         5869                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total         5869                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst         5869                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total         5869                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst         5869                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total         5869                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.092350                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.092350                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.092350                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.092350                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.092350                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.092350                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 52708.118081                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 52708.118081                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 52708.118081                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 52708.118081                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 52708.118081                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 52708.118081                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs           31                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs           31                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks           80                       # number of writebacks
system.cpu02.icache.writebacks::total              80                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           73                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           73                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           73                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           73                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           73                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           73                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst          469                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total          469                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst          469                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total          469                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst          469                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total          469                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     21878380                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     21878380                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     21878380                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     21878380                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     21878380                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     21878380                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.079911                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.079911                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.079911                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.079911                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.079911                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.079911                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 46648.997868                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 46648.997868                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 46648.997868                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 46648.997868                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 46648.997868                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 46648.997868                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                  7065                       # Number of BP lookups
system.cpu03.branchPred.condPredicted            5574                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             627                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups               5691                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                  1890                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           33.210332                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                   571                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups            71                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses             71                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                       5964                       # DTB read hits
system.cpu03.dtb.read_misses                      288                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                   6252                       # DTB read accesses
system.cpu03.dtb.write_hits                      3200                       # DTB write hits
system.cpu03.dtb.write_misses                      25                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                  3225                       # DTB write accesses
system.cpu03.dtb.data_hits                       9164                       # DTB hits
system.cpu03.dtb.data_misses                      313                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                   9477                       # DTB accesses
system.cpu03.itb.fetch_hits                      5846                       # ITB hits
system.cpu03.itb.fetch_misses                      70                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                  5916                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                          79592                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles             4233                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                        54644                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                      7065                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches             2461                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       19340                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  1411                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                 33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles        46807                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         1874                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                    5846                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 248                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            73005                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.748497                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           2.167621                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  63928     87.57%     87.57% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                    526      0.72%     88.29% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                    630      0.86%     89.15% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                    753      1.03%     90.18% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                   1151      1.58%     91.76% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                    307      0.42%     92.18% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                    431      0.59%     92.77% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                    358      0.49%     93.26% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                   4921      6.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              73005                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.088765                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      0.686551                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                   6207                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               12445                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                    5945                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                1115                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  486                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved                591                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 227                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts                47020                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                 940                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  486                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                   6858                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                  6370                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles         4433                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                    6340                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                1711                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts                45117                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                 265                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                  382                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                  756                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                   66                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands             33394                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups               64424                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups          51707                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups           12713                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps               22074                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  11320                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts               97                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts           83                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                    3950                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads               6114                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              3918                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads             265                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores            111                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                    40555                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded                97                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                   38246                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             250                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined         11982                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined         5949                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        73005                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.523882                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.579880                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0             63576     87.08%     87.08% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              1735      2.38%     89.46% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2              1305      1.79%     91.25% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3              1013      1.39%     92.64% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4              1287      1.76%     94.40% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5               872      1.19%     95.59% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6              1817      2.49%     98.08% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7               748      1.02%     99.11% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8               652      0.89%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         73005                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                   959     50.42%     50.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     50.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     50.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                  80      4.21%     54.63% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     54.63% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     54.63% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                354     18.61%     73.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     73.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     73.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     73.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     73.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     73.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     73.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     73.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     73.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     73.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     73.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     73.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     73.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     73.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     73.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     73.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     73.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     73.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     73.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     73.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     73.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     73.24% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                  397     20.87%     94.11% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 112      5.89%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu               23387     61.15%     61.16% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                189      0.49%     61.65% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     61.65% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd              2927      7.65%     69.31% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     69.31% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     69.31% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult             1927      5.04%     74.35% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     74.35% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     74.35% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     74.35% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     74.35% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     74.35% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     74.35% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     74.35% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     74.35% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     74.35% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     74.35% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     74.35% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.35% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     74.35% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.35% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.35% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.35% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.35% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.35% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.35% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     74.35% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.35% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.35% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead               6492     16.97%     91.32% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              3320      8.68%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total                38246                       # Type of FU issued
system.cpu03.iq.rate                         0.480526                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                      1902                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.049731                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           127939                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes           39294                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses        25621                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads             23710                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes            13360                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses        10385                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses                27947                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                 12197                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads            209                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         1703                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores         1129                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked          760                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  486                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                  1890                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                1384                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts             42115                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             141                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts                6114                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               3918                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts               77                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                   12                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                1361                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          120                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          374                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                494                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts               37363                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts                6252                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             883                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                        1463                       # number of nop insts executed
system.cpu03.iew.exec_refs                       9477                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                   4839                       # Number of branches executed
system.cpu03.iew.exec_stores                     3225                       # Number of stores executed
system.cpu03.iew.exec_rate                   0.469432                       # Inst execution rate
system.cpu03.iew.wb_sent                        36502                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                       36006                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   21295                       # num instructions producing a value
system.cpu03.iew.wb_consumers                   30252                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     0.452382                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.703920                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts         12068                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls            76                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             408                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        24367                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     1.212870                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.515868                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0        18179     74.60%     74.60% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1          902      3.70%     78.31% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         1131      4.64%     82.95% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3          620      2.54%     85.49% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4          608      2.50%     87.99% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5          226      0.93%     88.92% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          212      0.87%     89.79% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7          216      0.89%     90.67% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         2273      9.33%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        24367                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts              29554                       # Number of instructions committed
system.cpu03.commit.committedOps                29554                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                         7200                       # Number of memory references committed
system.cpu03.commit.loads                        4411                       # Number of loads committed
system.cpu03.commit.membars                        17                       # Number of memory barriers committed
system.cpu03.commit.branches                     3493                       # Number of branches committed
system.cpu03.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                   24026                       # Number of committed integer instructions.
system.cpu03.commit.function_calls                214                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass          888      3.00%      3.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          16538     55.96%     58.96% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           113      0.38%     59.35% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     59.35% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd         2878      9.74%     69.08% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     69.08% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult         1920      6.50%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.58% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead          4428     14.98%     90.56% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         2789      9.44%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total           29554                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                2273                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                      62910                       # The number of ROB reads
system.cpu03.rob.rob_writes                     85062                       # The number of ROB writes
system.cpu03.timesIdled                           101                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          6587                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     983274                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                     28670                       # Number of Instructions Simulated
system.cpu03.committedOps                       28670                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             2.776142                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       2.776142                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.360212                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.360212                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                  43836                       # number of integer regfile reads
system.cpu03.int_regfile_writes                 19975                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                   11132                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                   8127                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                   104                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   47                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements             310                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          28.188807                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs              6164                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             413                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           14.924939                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    28.188807                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.220225                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.220225                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          103                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           16178                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          16178                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data         3877                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          3877                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data         2301                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         2301                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data           23                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           13                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data         6178                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           6178                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data         6178                       # number of overall hits
system.cpu03.dcache.overall_hits::total          6178                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data         1172                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         1172                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data          466                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          466                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            4                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            9                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data         1638                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         1638                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data         1638                       # number of overall misses
system.cpu03.dcache.overall_misses::total         1638                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data     92254760                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total     92254760                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data     62198924                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total     62198924                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data       206500                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total       206500                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data       173460                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total       173460                       # number of StoreCondReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data    154453684                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total    154453684                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data    154453684                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total    154453684                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data         5049                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         5049                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data         2767                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         2767                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data         7816                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         7816                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data         7816                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         7816                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.232125                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.232125                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.168413                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.168413                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.148148                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.409091                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.409091                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.209570                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.209570                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.209570                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.209570                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 78715.665529                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 78715.665529                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 133474.085837                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 133474.085837                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data        51625                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total        51625                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data 19273.333333                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total 19273.333333                       # average StoreCondReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 94294.068376                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 94294.068376                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 94294.068376                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 94294.068376                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs         2029                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs              97                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    20.917526                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          182                       # number of writebacks
system.cpu03.dcache.writebacks::total             182                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data          821                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total          821                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data          352                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total          352                       # number of WriteReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::cpu03.data            2                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data         1173                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total         1173                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data         1173                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total         1173                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data          351                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total          351                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          114                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          114                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            2                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            9                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data          465                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total          465                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data          465                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total          465                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data     24632500                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total     24632500                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data     15845025                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total     15845025                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data         9440                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total         9440                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data       162840                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total       162840                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data     40477525                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total     40477525                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data     40477525                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total     40477525                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.069519                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.069519                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.041200                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.041200                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.409091                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.409091                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.059493                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.059493                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.059493                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.059493                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 70178.062678                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 70178.062678                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 138991.447368                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 138991.447368                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data         4720                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4720                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data 18093.333333                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total 18093.333333                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 87048.440860                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 87048.440860                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 87048.440860                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 87048.440860                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements              56                       # number of replacements
system.cpu03.icache.tags.tagsinuse          97.216557                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs              5342                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             436                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           12.252294                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst    97.216557                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.189876                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.189876                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          306                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           12128                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          12128                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst         5342                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total          5342                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst         5342                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total           5342                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst         5342                       # number of overall hits
system.cpu03.icache.overall_hits::total          5342                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst          504                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total          504                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst          504                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total          504                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst          504                       # number of overall misses
system.cpu03.icache.overall_misses::total          504                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     24853160                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     24853160                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     24853160                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     24853160                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     24853160                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     24853160                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst         5846                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total         5846                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst         5846                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total         5846                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst         5846                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total         5846                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.086213                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.086213                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.086213                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.086213                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.086213                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.086213                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 49311.825397                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 49311.825397                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 49311.825397                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 49311.825397                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 49311.825397                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 49311.825397                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs           30                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs           30                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks           56                       # number of writebacks
system.cpu03.icache.writebacks::total              56                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           68                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           68                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           68                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           68                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           68                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           68                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst          436                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total          436                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst          436                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total          436                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst          436                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total          436                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     18424520                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     18424520                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     18424520                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     18424520                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     18424520                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     18424520                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.074581                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.074581                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.074581                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.074581                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.074581                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.074581                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 42258.073394                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 42258.073394                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 42258.073394                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 42258.073394                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 42258.073394                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 42258.073394                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                 16750                       # Number of BP lookups
system.cpu04.branchPred.condPredicted           14210                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             819                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups              14845                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                  7495                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           50.488380                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                  1042                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups            91                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses             90                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           16                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                      11259                       # DTB read hits
system.cpu04.dtb.read_misses                      329                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                  11588                       # DTB read accesses
system.cpu04.dtb.write_hits                      3803                       # DTB write hits
system.cpu04.dtb.write_misses                      30                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                  3833                       # DTB write accesses
system.cpu04.dtb.data_hits                      15062                       # DTB hits
system.cpu04.dtb.data_misses                      359                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                  15421                       # DTB accesses
system.cpu04.itb.fetch_hits                     14257                       # ITB hits
system.cpu04.itb.fetch_misses                      68                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                 14325                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                          51291                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles             6365                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                        98763                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                     16750                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches             8538                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       30573                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  1821                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                217                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         2167                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles           57                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                   14257                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 357                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            40299                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            2.450756                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           3.057342                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  21619     53.65%     53.65% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                    895      2.22%     55.87% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                   1038      2.58%     58.44% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                   2959      7.34%     65.79% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                   3983      9.88%     75.67% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                    391      0.97%     76.64% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                   2653      6.58%     83.22% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                    978      2.43%     85.65% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                   5783     14.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              40299                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.326568                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      1.925542                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                   8572                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               14969                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                   14882                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                1271                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  595                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved               1067                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 326                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts                88542                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                1320                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  595                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                   9402                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                  7098                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         5736                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                   15244                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                2214                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts                86087                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                 298                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                  867                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                  947                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                  255                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands             59216                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups              111133                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups          98427                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups           12700                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps               46235                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  12981                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              161                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts          137                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                    4924                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads              11454                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              4640                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads             407                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores            198                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                    75609                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               186                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                   73034                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             292                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined         14150                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined         6698                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           55                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        40299                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       1.812303                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      2.365118                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0             21332     52.93%     52.93% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              2217      5.50%     58.44% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2              4143     10.28%     68.72% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3              3341      8.29%     77.01% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4              1769      4.39%     81.40% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5              1735      4.31%     85.70% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6              4279     10.62%     96.32% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7               781      1.94%     98.26% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8               702      1.74%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         40299                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  1045     48.42%     48.42% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%     48.42% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     48.42% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                  82      3.80%     52.22% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     52.22% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     52.22% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                347     16.08%     68.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     68.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     68.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     68.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     68.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     68.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     68.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     68.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     68.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     68.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     68.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     68.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     68.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     68.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     68.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     68.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     68.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     68.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     68.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     68.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     68.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     68.30% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                  496     22.98%     91.29% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 188      8.71%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu               52151     71.41%     71.41% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                187      0.26%     71.67% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     71.67% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd              2914      3.99%     75.66% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     75.66% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     75.66% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult             1928      2.64%     78.30% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     78.30% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     78.30% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     78.30% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     78.30% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     78.30% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     78.30% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     78.30% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     78.30% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     78.30% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     78.30% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     78.30% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     78.30% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     78.30% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     78.30% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     78.30% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     78.30% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     78.30% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     78.30% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.30% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     78.30% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.30% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.30% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead              11881     16.27%     94.57% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              3969      5.43%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total                73034                       # Type of FU issued
system.cpu04.iq.rate                         1.423915                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                      2158                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.029548                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           165115                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes           76535                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses        60162                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads             23702                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes            13432                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses        10381                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses                62983                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                 12205                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads            254                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         2049                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores         1391                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked          827                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  595                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                  2070                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                1378                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts             82905                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts             213                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts               11454                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               4640                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts              127                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                   10                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                1361                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           24                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          141                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          476                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                617                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts               72080                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts               11588                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             954                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                        7110                       # number of nop insts executed
system.cpu04.iew.exec_refs                      15421                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                  13827                       # Number of branches executed
system.cpu04.iew.exec_stores                     3833                       # Number of stores executed
system.cpu04.iew.exec_rate                   1.405315                       # Inst execution rate
system.cpu04.iew.wb_sent                        71106                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                       70543                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   42468                       # num instructions producing a value
system.cpu04.iew.wb_consumers                   53509                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     1.375349                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.793661                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts         14454                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls           131                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             504                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        38105                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     1.783099                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.748610                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0        22974     60.29%     60.29% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1         3227      8.47%     68.76% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         1917      5.03%     73.79% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3          727      1.91%     75.70% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4         1214      3.19%     78.88% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5         2349      6.16%     85.05% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          469      1.23%     86.28% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7         2536      6.66%     92.94% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         2692      7.06%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        38105                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts              67945                       # Number of instructions committed
system.cpu04.commit.committedOps                67945                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                        12654                       # Number of memory references committed
system.cpu04.commit.loads                        9405                       # Number of loads committed
system.cpu04.commit.membars                        43                       # Number of memory barriers committed
system.cpu04.commit.branches                    12211                       # Number of branches committed
system.cpu04.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                   56952                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                579                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass         6304      9.28%      9.28% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          44030     64.80%     74.08% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           115      0.17%     74.25% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     74.25% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd         2878      4.24%     78.49% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     78.49% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     78.49% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult         1920      2.83%     81.31% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     81.31% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     81.31% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     81.31% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     81.31% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     81.31% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     81.31% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     81.31% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     81.31% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     81.31% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     81.31% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     81.31% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     81.31% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     81.31% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     81.31% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     81.31% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     81.31% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     81.31% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     81.31% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     81.31% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     81.31% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.31% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.31% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead          9448     13.91%     95.22% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         3250      4.78%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total           67945                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                2692                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                     116863                       # The number of ROB reads
system.cpu04.rob.rob_writes                    166970                       # The number of ROB writes
system.cpu04.timesIdled                           149                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                         10992                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     964480                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                     61645                       # Number of Instructions Simulated
system.cpu04.committedOps                       61645                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.832038                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.832038                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             1.201868                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       1.201868                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                  89710                       # number of integer regfile reads
system.cpu04.int_regfile_writes                 45353                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                   11119                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                   8126                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                   239                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                  109                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements             381                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          27.393844                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             11516                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs             490                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           23.502041                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    27.393844                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.214014                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.214014                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          109                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses           27602                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses          27602                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data         8865                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          8865                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data         2631                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         2631                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data           51                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           51                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data           30                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           30                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data        11496                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          11496                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data        11496                       # number of overall hits
system.cpu04.dcache.overall_hits::total         11496                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         1338                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         1338                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data          569                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total          569                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data           14                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data           18                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data         1907                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         1907                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data         1907                       # number of overall misses
system.cpu04.dcache.overall_misses::total         1907                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data    128854820                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total    128854820                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data     76061557                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total     76061557                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data       264320                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total       264320                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data       156940                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total       156940                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data        82600                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total        82600                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data    204916377                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total    204916377                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data    204916377                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total    204916377                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data        10203                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        10203                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data         3200                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         3200                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           65                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           65                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data        13403                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        13403                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data        13403                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        13403                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.131138                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.131138                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.177813                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.177813                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.215385                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.215385                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.375000                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.375000                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.142282                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.142282                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.142282                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.142282                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 96304.050822                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 96304.050822                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 133675.847100                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 133675.847100                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data        18880                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total        18880                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data  8718.888889                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total  8718.888889                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 107454.838490                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 107454.838490                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 107454.838490                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 107454.838490                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs         1922                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs              94                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    20.446809                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          192                       # number of writebacks
system.cpu04.dcache.writebacks::total             192                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data          903                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total          903                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data          417                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total          417                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data            6                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data         1320                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total         1320                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data         1320                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total         1320                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data          435                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total          435                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          152                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          152                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            8                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data           18                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total           18                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data          587                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total          587                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data          587                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total          587                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data     30343700                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total     30343700                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data     19360247                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total     19360247                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data        75520                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total        75520                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data       140420                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total       140420                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data        77880                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total        77880                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data     49703947                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total     49703947                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data     49703947                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total     49703947                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.042635                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.042635                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.047500                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.047500                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.123077                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.123077                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.375000                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.375000                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.043796                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.043796                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.043796                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.043796                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 69755.632184                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 69755.632184                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 127370.046053                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 127370.046053                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data         9440                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9440                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data  7801.111111                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total  7801.111111                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 84674.526405                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 84674.526405                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 84674.526405                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 84674.526405                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements             195                       # number of replacements
system.cpu04.icache.tags.tagsinuse         101.086202                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs             13501                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             643                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           20.996890                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   101.086202                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.197434                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.197434                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          372                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           29153                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          29153                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst        13501                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         13501                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst        13501                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          13501                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst        13501                       # number of overall hits
system.cpu04.icache.overall_hits::total         13501                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst          754                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          754                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst          754                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          754                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst          754                       # number of overall misses
system.cpu04.icache.overall_misses::total          754                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     42399758                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     42399758                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     42399758                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     42399758                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     42399758                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     42399758                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst        14255                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        14255                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst        14255                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        14255                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst        14255                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        14255                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.052894                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.052894                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.052894                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.052894                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.052894                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.052894                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 56233.100796                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 56233.100796                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 56233.100796                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 56233.100796                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 56233.100796                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 56233.100796                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs           42                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks          195                       # number of writebacks
system.cpu04.icache.writebacks::total             195                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst          111                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total          111                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst          111                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total          111                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst          111                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total          111                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst          643                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total          643                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst          643                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total          643                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst          643                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total          643                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     29786738                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     29786738                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     29786738                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     29786738                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     29786738                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     29786738                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.045107                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.045107                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.045107                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.045107                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.045107                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.045107                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 46324.631415                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 46324.631415                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 46324.631415                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 46324.631415                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 46324.631415                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 46324.631415                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                  9557                       # Number of BP lookups
system.cpu05.branchPred.condPredicted            7575                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             710                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups               7507                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                  2991                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           39.842813                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                   761                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups           106                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                2                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses            104                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                       6766                       # DTB read hits
system.cpu05.dtb.read_misses                      318                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                   7084                       # DTB read accesses
system.cpu05.dtb.write_hits                      3420                       # DTB write hits
system.cpu05.dtb.write_misses                      31                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                  3451                       # DTB write accesses
system.cpu05.dtb.data_hits                      10186                       # DTB hits
system.cpu05.dtb.data_misses                      349                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                  10535                       # DTB accesses
system.cpu05.itb.fetch_hits                      6959                       # ITB hits
system.cpu05.itb.fetch_misses                      72                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                  7031                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                          83425                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles             4823                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                        65869                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                      9557                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches             3754                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       21140                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  1595                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                 84                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles        47730                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         2122                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                    6959                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 274                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            76723                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.858530                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           2.291720                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  65611     85.52%     85.52% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                    731      0.95%     86.47% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                    831      1.08%     87.55% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                    845      1.10%     88.65% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                   1511      1.97%     90.62% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                    358      0.47%     91.09% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                    459      0.60%     91.69% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                    663      0.86%     92.55% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                   5714      7.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              76723                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.114558                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.789559                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                   7004                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles               12634                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                    7623                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                1182                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  550                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved                821                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 256                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts                56889                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                1060                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  550                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                   7709                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                  6280                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         4283                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                    8032                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                2139                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts                54601                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                 281                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                  588                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                 1089                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                  217                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands             39722                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups               76194                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups          63420                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups           12769                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps               27212                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  12510                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              120                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts          101                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                    4072                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads               6978                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              4160                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             321                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            161                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                    48835                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               127                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                   46101                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             271                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined         13324                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined         6679                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           43                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        76723                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.600876                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.678206                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0             65559     85.45%     85.45% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              1814      2.36%     87.81% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2              1623      2.12%     89.93% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3              1100      1.43%     91.36% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4              1515      1.97%     93.34% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5              1396      1.82%     95.16% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6              2007      2.62%     97.77% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7              1013      1.32%     99.09% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8               696      0.91%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         76723                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                   995     50.71%     50.71% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     50.71% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     50.71% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                  70      3.57%     54.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     54.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     54.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                330     16.82%     71.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     71.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     71.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     71.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     71.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     71.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     71.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     71.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     71.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     71.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     71.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     71.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     71.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     71.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     71.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     71.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     71.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     71.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     71.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     71.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     71.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     71.10% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                  428     21.81%     92.92% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 139      7.08%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               30159     65.42%     65.43% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                186      0.40%     65.83% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     65.83% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd              2932      6.36%     72.19% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     72.19% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     72.19% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult             1930      4.19%     76.38% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     76.38% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     76.38% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     76.38% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     76.38% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     76.38% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     76.38% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     76.38% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     76.38% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     76.38% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     76.38% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     76.38% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.38% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     76.38% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.38% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.38% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.38% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.38% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.38% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.38% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     76.38% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.38% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.38% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead               7338     15.92%     92.30% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              3552      7.70%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total                46101                       # Type of FU issued
system.cpu05.iq.rate                         0.552604                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                      1962                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.042559                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           147387                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes           48846                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses        33347                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads             23771                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes            13464                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses        10418                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses                35841                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                 12218                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads            214                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         1901                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores         1197                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked          769                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  550                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                  1620                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                1361                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts             51353                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             149                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts                6978                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               4160                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts               96                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                    9                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                1345                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           26                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          121                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          429                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                550                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts               45205                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts                7084                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             896                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                        2391                       # number of nop insts executed
system.cpu05.iew.exec_refs                      10535                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                   6811                       # Number of branches executed
system.cpu05.iew.exec_stores                     3451                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.541864                       # Inst execution rate
system.cpu05.iew.wb_sent                        44322                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                       43765                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   26147                       # num instructions producing a value
system.cpu05.iew.wb_consumers                   36597                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     0.524603                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.714457                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts         13586                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls            84                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             463                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        26930                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     1.387486                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.636335                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0        19207     71.32%     71.32% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1          953      3.54%     74.86% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         1497      5.56%     80.42% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3          625      2.32%     82.74% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4          948      3.52%     86.26% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5          249      0.92%     87.19% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6          357      1.33%     88.51% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7          388      1.44%     89.95% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8         2706     10.05%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        26930                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts              37365                       # Number of instructions committed
system.cpu05.commit.committedOps                37365                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                         8040                       # Number of memory references committed
system.cpu05.commit.loads                        5077                       # Number of loads committed
system.cpu05.commit.membars                        21                       # Number of memory barriers committed
system.cpu05.commit.branches                     5312                       # Number of branches committed
system.cpu05.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                   30965                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                379                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass         1731      4.63%      4.63% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          22662     60.65%     65.28% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           113      0.30%     65.59% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     65.59% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd         2878      7.70%     73.29% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     73.29% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     73.29% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult         1920      5.14%     78.43% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     78.43% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     78.43% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     78.43% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     78.43% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     78.43% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     78.43% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     78.43% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     78.43% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     78.43% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     78.43% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     78.43% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     78.43% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     78.43% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     78.43% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     78.43% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     78.43% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     78.43% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     78.43% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     78.43% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     78.43% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.43% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.43% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead          5098     13.64%     92.07% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         2963      7.93%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total           37365                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                2706                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                      74278                       # The number of ROB reads
system.cpu05.rob.rob_writes                    103954                       # The number of ROB writes
system.cpu05.timesIdled                           117                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          6702                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     979441                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                     35638                       # Number of Instructions Simulated
system.cpu05.committedOps                       35638                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             2.340900                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       2.340900                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.427186                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.427186                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                  54553                       # number of integer regfile reads
system.cpu05.int_regfile_writes                 25703                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                   11149                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                   8160                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                   134                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   57                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements             302                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          25.976079                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs              6846                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             406                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           16.862069                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    25.976079                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.202938                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.202938                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          104                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           18126                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          18126                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data         4704                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total          4704                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data         2404                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         2404                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data           33                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           33                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           14                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data         7108                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           7108                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data         7108                       # number of overall hits
system.cpu05.dcache.overall_hits::total          7108                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data         1129                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1129                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data          534                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          534                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            5                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data           11                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data         1663                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         1663                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data         1663                       # number of overall misses
system.cpu05.dcache.overall_misses::total         1663                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data     94611220                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total     94611220                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data     68563838                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total     68563838                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data       154580                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total       154580                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data       187620                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total       187620                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data        37760                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total        37760                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data    163175058                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total    163175058                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data    163175058                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total    163175058                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data         5833                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total         5833                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data         2938                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         2938                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data         8771                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         8771                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data         8771                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         8771                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.193554                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.193554                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.181756                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.181756                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.131579                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.131579                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.440000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.440000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.189602                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.189602                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.189602                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.189602                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 83800.903454                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 83800.903454                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 128396.700375                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 128396.700375                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data        30916                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total        30916                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data 17056.363636                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total 17056.363636                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 98120.900782                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 98120.900782                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 98120.900782                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 98120.900782                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs         2185                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs              95                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          128                       # number of writebacks
system.cpu05.dcache.writebacks::total             128                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data          773                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total          773                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data          401                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total          401                       # number of WriteReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::cpu05.data            3                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data         1174                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total         1174                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data         1174                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total         1174                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data          356                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total          356                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          133                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data           11                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total           11                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data          489                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total          489                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data          489                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total          489                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data     25562340                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total     25562340                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data     16904667                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total     16904667                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        11800                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        11800                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data       175820                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total       175820                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data        36580                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total        36580                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data     42467007                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total     42467007                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data     42467007                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total     42467007                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.061032                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.061032                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.045269                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.045269                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.052632                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.052632                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.440000                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.440000                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.055752                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.055752                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.055752                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.055752                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 71804.325843                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 71804.325843                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 127102.759398                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 127102.759398                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data         5900                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5900                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data 15983.636364                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total 15983.636364                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 86844.595092                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 86844.595092                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 86844.595092                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 86844.595092                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements             111                       # number of replacements
system.cpu05.icache.tags.tagsinuse          92.139940                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs              6380                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             517                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           12.340426                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    92.139940                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.179961                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.179961                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          330                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           14431                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          14431                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst         6380                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total          6380                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst         6380                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total           6380                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst         6380                       # number of overall hits
system.cpu05.icache.overall_hits::total          6380                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst          577                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          577                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst          577                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          577                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst          577                       # number of overall misses
system.cpu05.icache.overall_misses::total          577                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     24762300                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     24762300                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     24762300                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     24762300                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     24762300                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     24762300                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst         6957                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         6957                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst         6957                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         6957                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst         6957                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         6957                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.082938                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.082938                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.082938                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.082938                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.082938                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.082938                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 42915.597920                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 42915.597920                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 42915.597920                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 42915.597920                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 42915.597920                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 42915.597920                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs           15                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs           15                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks          111                       # number of writebacks
system.cpu05.icache.writebacks::total             111                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           60                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           60                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           60                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           60                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           60                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           60                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst          517                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total          517                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst          517                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total          517                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst          517                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total          517                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     19346100                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     19346100                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     19346100                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     19346100                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     19346100                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     19346100                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.074314                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.074314                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.074314                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.074314                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.074314                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.074314                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 37419.922631                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 37419.922631                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 37419.922631                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 37419.922631                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 37419.922631                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 37419.922631                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                 24336                       # Number of BP lookups
system.cpu06.branchPred.condPredicted           19194                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect            1164                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups              17819                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                 11469                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           64.363881                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                  2170                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups           123                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses            123                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           28                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                      19219                       # DTB read hits
system.cpu06.dtb.read_misses                      405                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                  19624                       # DTB read accesses
system.cpu06.dtb.write_hits                      6506                       # DTB write hits
system.cpu06.dtb.write_misses                      38                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                  6544                       # DTB write accesses
system.cpu06.dtb.data_hits                      25725                       # DTB hits
system.cpu06.dtb.data_misses                      443                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                  26168                       # DTB accesses
system.cpu06.itb.fetch_hits                     20977                       # ITB hits
system.cpu06.itb.fetch_misses                      80                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                 21057                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                         112141                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles             8101                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                       143900                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                     24336                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches            13639                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       44871                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                  2583                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                125                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles        47429                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         2493                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                   20977                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 491                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples           104360                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            1.378881                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           2.591576                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  76779     73.57%     73.57% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                   1403      1.34%     74.92% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                   2280      2.18%     77.10% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                   3721      3.57%     80.67% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                   6085      5.83%     86.50% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                    640      0.61%     87.11% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                   3377      3.24%     90.35% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                   1628      1.56%     91.91% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                   8447      8.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total             104360                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.217013                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      1.283206                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                  10728                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles               22438                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                   20931                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                1960                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  874                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved               2328                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 431                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts               129677                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                1815                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  874                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                  11964                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                  6340                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles        12436                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                   21567                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                3750                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts               125887                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                 288                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                  380                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                 1973                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                  464                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands             85202                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups              156969                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups         144072                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups           12890                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps               65342                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  19860                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              411                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          379                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                    6873                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads              19993                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              7874                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads            1882                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores           1899                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                   109290                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               659                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                  104777                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             323                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined         22417                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined        10804                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved          157                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples       104360                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       1.003996                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.953933                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0             76545     73.35%     73.35% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              4043      3.87%     77.22% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2              5327      5.10%     82.33% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3              4350      4.17%     86.49% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4              3612      3.46%     89.95% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5              3200      3.07%     93.02% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6              5224      5.01%     98.03% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7              1234      1.18%     99.21% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8               825      0.79%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total        104360                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  1126     32.44%     32.44% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     32.44% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     32.44% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                  74      2.13%     34.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     34.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     34.57% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                322      9.28%     43.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     43.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     43.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     43.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     43.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     43.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     43.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     43.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     43.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     43.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     43.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     43.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     43.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     43.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     43.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     43.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     43.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     43.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     43.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     43.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     43.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     43.85% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                 1324     38.14%     81.99% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 625     18.01%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu               72766     69.45%     69.45% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                183      0.17%     69.63% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     69.63% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd              2937      2.80%     72.43% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     72.43% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     72.43% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult             1937      1.85%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.28% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead              20196     19.28%     93.55% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite              6754      6.45%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total               104777                       # Type of FU issued
system.cpu06.iq.rate                         0.934333                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                      3471                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.033127                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           293700                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes          118699                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses        91056                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads             24008                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes            13698                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses        10445                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses                95892                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                 12352                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads            387                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         3952                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores         2381                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked          902                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  874                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                  2618                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                 896                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts            121390                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             258                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts               19993                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts               7874                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              365                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                   10                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                 875                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          217                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          660                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                877                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts              103428                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts               19625                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts            1349                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                       11441                       # number of nop insts executed
system.cpu06.iew.exec_refs                      26169                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                  19744                       # Number of branches executed
system.cpu06.iew.exec_stores                     6544                       # Number of stores executed
system.cpu06.iew.exec_rate                   0.922303                       # Inst execution rate
system.cpu06.iew.wb_sent                       102238                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                      101501                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   57743                       # num instructions producing a value
system.cpu06.iew.wb_consumers                   72923                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     0.905119                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.791835                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts         22882                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           502                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             747                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        53522                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     1.813927                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.754119                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0        30933     57.79%     57.79% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1         5547     10.36%     68.16% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         2892      5.40%     73.56% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3         1496      2.80%     76.36% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4         1998      3.73%     80.09% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         2680      5.01%     85.10% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          535      1.00%     86.10% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7         2864      5.35%     91.45% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8         4577      8.55%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        53522                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts              97085                       # Number of instructions committed
system.cpu06.commit.committedOps                97085                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                        21534                       # Number of memory references committed
system.cpu06.commit.loads                       16041                       # Number of loads committed
system.cpu06.commit.membars                       230                       # Number of memory barriers committed
system.cpu06.commit.branches                    17077                       # Number of branches committed
system.cpu06.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                   82448                       # Number of committed integer instructions.
system.cpu06.commit.function_calls               1254                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass         9557      9.84%      9.84% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          60848     62.67%     72.52% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           115      0.12%     72.64% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     72.64% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd         2878      2.96%     75.60% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     75.60% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     75.60% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult         1920      1.98%     77.58% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     77.58% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     77.58% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     77.58% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     77.58% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     77.58% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     77.58% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     77.58% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     77.58% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     77.58% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     77.58% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     77.58% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     77.58% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     77.58% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     77.58% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     77.58% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     77.58% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     77.58% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     77.58% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     77.58% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     77.58% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.58% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.58% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead         16271     16.76%     94.34% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         5496      5.66%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total           97085                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                4577                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                     167586                       # The number of ROB reads
system.cpu06.rob.rob_writes                    243337                       # The number of ROB writes
system.cpu06.timesIdled                           159                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          7781                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     950725                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                     87532                       # Number of Instructions Simulated
system.cpu06.committedOps                       87532                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             1.281143                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       1.281143                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.780553                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.780553                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                 130751                       # number of integer regfile reads
system.cpu06.int_regfile_writes                 68752                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                   11162                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                   8187                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                   496                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                  140                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements             541                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          25.102767                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             20526                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             650                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           31.578462                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    25.102767                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.196115                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.196115                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          109                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           47960                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          47960                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data        16036                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         16036                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data         4559                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         4559                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data           68                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           68                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data           37                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           37                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data        20595                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          20595                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data        20595                       # number of overall hits
system.cpu06.dcache.overall_hits::total         20595                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data         1896                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         1896                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data          872                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          872                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data           22                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           22                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data           24                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           24                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data         2768                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         2768                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data         2768                       # number of overall misses
system.cpu06.dcache.overall_misses::total         2768                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data    109010760                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total    109010760                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data     82361574                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total     82361574                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data       348100                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total       348100                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data       223020                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total       223020                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data        86140                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total        86140                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data    191372334                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total    191372334                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data    191372334                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total    191372334                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data        17932                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        17932                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data         5431                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         5431                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           90                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           90                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           61                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           61                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data        23363                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        23363                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data        23363                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        23363                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.105733                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.105733                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.160560                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.160560                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.244444                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.244444                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.393443                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.393443                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.118478                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.118478                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.118478                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.118478                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 57495.126582                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 57495.126582                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 94451.346330                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 94451.346330                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 15822.727273                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 15822.727273                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data  9292.500000                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total  9292.500000                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 69137.403902                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 69137.403902                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 69137.403902                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 69137.403902                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs         3429                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs             127                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs           27                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          296                       # number of writebacks
system.cpu06.dcache.writebacks::total             296                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data         1118                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total         1118                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data          549                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total          549                       # number of WriteReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::cpu06.data            7                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data         1667                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total         1667                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data         1667                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total         1667                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data          778                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total          778                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          323                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          323                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data           15                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data           24                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total           24                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data         1101                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total         1101                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data         1101                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total         1101                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data     34065420                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total     34065420                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data     21900791                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total     21900791                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data       159300                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total       159300                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data       198240                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total       198240                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data        82600                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total        82600                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data     55966211                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total     55966211                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data     55966211                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total     55966211                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.043386                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.043386                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.059473                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.059473                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.166667                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.393443                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.393443                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.047126                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.047126                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.047126                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.047126                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 43785.886889                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 43785.886889                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 67804.306502                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 67804.306502                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data        10620                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10620                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         8260                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         8260                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 50832.162579                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 50832.162579                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 50832.162579                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 50832.162579                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             420                       # number of replacements
system.cpu06.icache.tags.tagsinuse          94.858350                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             19954                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             899                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           22.195773                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst    94.858350                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.185270                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.185270                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          399                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           42849                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          42849                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst        19954                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         19954                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst        19954                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          19954                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst        19954                       # number of overall hits
system.cpu06.icache.overall_hits::total         19954                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst         1021                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         1021                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst         1021                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         1021                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst         1021                       # number of overall misses
system.cpu06.icache.overall_misses::total         1021                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     32144378                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     32144378                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     32144378                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     32144378                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     32144378                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     32144378                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst        20975                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        20975                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst        20975                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        20975                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst        20975                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        20975                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.048677                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.048677                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.048677                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.048677                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.048677                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.048677                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 31483.230167                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 31483.230167                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 31483.230167                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 31483.230167                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 31483.230167                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 31483.230167                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          420                       # number of writebacks
system.cpu06.icache.writebacks::total             420                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst          122                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total          122                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst          122                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total          122                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst          122                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total          122                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst          899                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total          899                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst          899                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total          899                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst          899                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total          899                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     25205978                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     25205978                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     25205978                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     25205978                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     25205978                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     25205978                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.042861                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.042861                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.042861                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.042861                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.042861                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.042861                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 28037.795328                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 28037.795328                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 28037.795328                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 28037.795328                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 28037.795328                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 28037.795328                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                 20098                       # Number of BP lookups
system.cpu07.branchPred.condPredicted           16132                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             807                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups              15353                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                  9335                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           60.802449                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                  1721                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                5                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups           103                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses            102                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           23                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                      15515                       # DTB read hits
system.cpu07.dtb.read_misses                      343                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                  15858                       # DTB read accesses
system.cpu07.dtb.write_hits                      5966                       # DTB write hits
system.cpu07.dtb.write_misses                      33                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                  5999                       # DTB write accesses
system.cpu07.dtb.data_hits                      21481                       # DTB hits
system.cpu07.dtb.data_misses                      376                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                  21857                       # DTB accesses
system.cpu07.itb.fetch_hits                     16064                       # ITB hits
system.cpu07.itb.fetch_misses                      74                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                 16138                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                         104946                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles             5654                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                       122246                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                     20098                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches            11057                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       41548                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                  1795                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                 77                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles        47580                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         2156                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                   16064                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 334                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples            97939                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            1.248185                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           2.520265                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  74749     76.32%     76.32% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                   1233      1.26%     77.58% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                   2026      2.07%     79.65% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                   3038      3.10%     82.75% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                   4957      5.06%     87.81% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                    509      0.52%     88.33% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                   1874      1.91%     90.25% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                   2194      2.24%     92.49% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                   7359      7.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total              97939                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.191508                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      1.164847                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                   7993                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles               22738                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                   17268                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                1750                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                  610                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved               1795                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 299                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts               112174                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                1230                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                  610                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                   9040                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                  6188                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles        14041                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                   17917                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                2563                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts               109687                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                 302                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                  303                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                 1124                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                   61                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands             75343                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              142401                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups         129625                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups           12770                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps               61851                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  13492                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              408                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          382                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                    6440                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads              15850                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores              6822                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads            1923                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores           2063                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                    96263                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               681                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                   93858                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             297                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined         14493                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined         7040                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           55                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples        97939                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.958331                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.932674                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0             73976     75.53%     75.53% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              3090      3.16%     78.69% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2              3768      3.85%     82.54% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3              3748      3.83%     86.36% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4              3438      3.51%     89.87% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5              3491      3.56%     93.44% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6              4922      5.03%     98.46% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7               799      0.82%     99.28% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8               707      0.72%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total         97939                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  1062     28.94%     28.94% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     28.94% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     28.94% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                  73      1.99%     30.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     30.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     30.93% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                337      9.18%     40.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     40.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     40.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     40.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     40.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     40.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     40.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     40.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     40.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     40.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     40.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     40.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     40.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     40.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     40.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     40.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     40.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     40.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     40.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     40.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     40.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     40.11% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                 1511     41.17%     81.28% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 687     18.72%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu               66286     70.62%     70.63% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                188      0.20%     70.83% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     70.83% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd              2936      3.13%     73.96% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     73.96% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     73.96% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult             1929      2.06%     76.01% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     76.01% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     76.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     76.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     76.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     76.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     76.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     76.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     76.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     76.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     76.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     76.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     76.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     76.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.01% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.01% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead              16398     17.47%     93.48% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite              6117      6.52%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total                93858                       # Type of FU issued
system.cpu07.iq.rate                         0.894346                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                      3670                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.039102                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           265884                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes           97931                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses        81030                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads             23738                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes            13530                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses        10424                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses                85311                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                 12213                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads            228                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         2096                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores         1371                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked          724                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                  610                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                  1789                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                1353                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts            106201                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             184                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts               15850                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts               6822                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              376                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                    6                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                1339                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           26                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          145                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          485                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                630                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts               92876                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts               15858                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts             982                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                        9257                       # number of nop insts executed
system.cpu07.iew.exec_refs                      21857                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                  17054                       # Number of branches executed
system.cpu07.iew.exec_stores                     5999                       # Number of stores executed
system.cpu07.iew.exec_rate                   0.884988                       # Inst execution rate
system.cpu07.iew.wb_sent                        92035                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                       91454                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                   51594                       # num instructions producing a value
system.cpu07.iew.wb_consumers                   66218                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     0.871439                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.779154                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts         14816                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           626                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             520                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        48093                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     1.890961                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.747581                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0        27001     56.14%     56.14% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1         4462      9.28%     65.42% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         2951      6.14%     71.56% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         1289      2.68%     74.24% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4         3080      6.40%     80.64% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         1949      4.05%     84.69% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6          839      1.74%     86.44% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7         2564      5.33%     91.77% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8         3958      8.23%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        48093                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts              90942                       # Number of instructions committed
system.cpu07.commit.committedOps                90942                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                        19205                       # Number of memory references committed
system.cpu07.commit.loads                       13754                       # Number of loads committed
system.cpu07.commit.membars                       289                       # Number of memory barriers committed
system.cpu07.commit.branches                    15387                       # Number of branches committed
system.cpu07.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                   77246                       # Number of committed integer instructions.
system.cpu07.commit.function_calls               1288                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass         8495      9.34%      9.34% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu          58041     63.82%     73.16% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           113      0.12%     73.29% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     73.29% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd         2878      3.16%     76.45% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     76.45% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     76.45% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult         1920      2.11%     78.56% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     78.56% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     78.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     78.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     78.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     78.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     78.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     78.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     78.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     78.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     78.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     78.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     78.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     78.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     78.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     78.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     78.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     78.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     78.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     78.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     78.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.56% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead         14043     15.44%     94.00% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         5452      6.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total           90942                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                3958                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                     148970                       # The number of ROB reads
system.cpu07.rob.rob_writes                    213772                       # The number of ROB writes
system.cpu07.timesIdled                           118                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          7007                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     957920                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                     82451                       # Number of Instructions Simulated
system.cpu07.committedOps                       82451                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             1.272829                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       1.272829                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             0.785652                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.785652                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                 121349                       # number of integer regfile reads
system.cpu07.int_regfile_writes                 61528                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                   11160                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                   8167                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                   218                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   83                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements             326                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          23.554293                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             18005                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             436                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           41.295872                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    23.554293                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.184018                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.184018                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          110                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses           40722                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses          40722                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data        13350                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         13350                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data         4535                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         4535                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data           43                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           43                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data           20                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data        17885                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          17885                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data        17885                       # number of overall hits
system.cpu07.dcache.overall_hits::total         17885                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data         1245                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         1245                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data          880                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total          880                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           12                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data           15                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           15                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data         2125                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         2125                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data         2125                       # number of overall misses
system.cpu07.dcache.overall_misses::total         2125                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data     90933160                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total     90933160                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data     76938299                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total     76938299                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data       217120                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total       217120                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data       146320                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total       146320                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data        62540                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total        62540                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data    167871459                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total    167871459                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data    167871459                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total    167871459                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data        14595                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        14595                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data         5415                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         5415                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           55                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           55                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data           35                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           35                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data        20010                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        20010                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data        20010                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        20010                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.085303                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.085303                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.162512                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.162512                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.218182                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.218182                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.428571                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.428571                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.106197                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.106197                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.106197                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.106197                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 73038.682731                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 73038.682731                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 87429.885227                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 87429.885227                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 18093.333333                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 18093.333333                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data  9754.666667                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total  9754.666667                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 78998.333647                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 78998.333647                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 78998.333647                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 78998.333647                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs         2505                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs              96                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    26.093750                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          149                       # number of writebacks
system.cpu07.dcache.writebacks::total             149                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data          832                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total          832                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data          568                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total          568                       # number of WriteReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::cpu07.data            8                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data         1400                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total         1400                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data         1400                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total         1400                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data          413                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total          413                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          312                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          312                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data            4                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data           14                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total           14                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data          725                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total          725                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data          725                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total          725                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data     26599560                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total     26599560                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data     21083046                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total     21083046                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data        25960                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total        25960                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data       133340                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total       133340                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data        59000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total        59000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data     47682606                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total     47682606                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data     47682606                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total     47682606                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.028297                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.028297                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.057618                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.057618                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.072727                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.072727                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.400000                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.036232                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.036232                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.036232                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.036232                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 64405.714286                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 64405.714286                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 67573.865385                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 67573.865385                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data         6490                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6490                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data  9524.285714                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total  9524.285714                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 65769.111724                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 65769.111724                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 65769.111724                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 65769.111724                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements             196                       # number of replacements
system.cpu07.icache.tags.tagsinuse          86.072029                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             15351                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             632                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           24.289557                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    86.072029                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.168109                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.168109                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          360                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           32756                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          32756                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst        15351                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         15351                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst        15351                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          15351                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst        15351                       # number of overall hits
system.cpu07.icache.overall_hits::total         15351                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst          711                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          711                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst          711                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          711                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst          711                       # number of overall misses
system.cpu07.icache.overall_misses::total          711                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     27083360                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     27083360                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     27083360                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     27083360                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     27083360                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     27083360                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst        16062                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        16062                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst        16062                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        16062                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst        16062                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        16062                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.044266                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.044266                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.044266                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.044266                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.044266                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.044266                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 38091.926864                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 38091.926864                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 38091.926864                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 38091.926864                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 38091.926864                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 38091.926864                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            5                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs            5                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks          196                       # number of writebacks
system.cpu07.icache.writebacks::total             196                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           79                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           79                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           79                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           79                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           79                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           79                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst          632                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total          632                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst          632                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total          632                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst          632                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total          632                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     21075980                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     21075980                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     21075980                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     21075980                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     21075980                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     21075980                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.039348                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.039348                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.039348                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.039348                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.039348                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.039348                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 33348.069620                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 33348.069620                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 33348.069620                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 33348.069620                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 33348.069620                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 33348.069620                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 17083                       # Number of BP lookups
system.cpu08.branchPred.condPredicted           12809                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect            1059                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups              13659                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                  7027                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           51.445933                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                  1819                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                9                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups            88                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses             88                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                      12185                       # DTB read hits
system.cpu08.dtb.read_misses                      391                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                  12576                       # DTB read accesses
system.cpu08.dtb.write_hits                      4800                       # DTB write hits
system.cpu08.dtb.write_misses                      28                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                  4828                       # DTB write accesses
system.cpu08.dtb.data_hits                      16985                       # DTB hits
system.cpu08.dtb.data_misses                      419                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                  17404                       # DTB accesses
system.cpu08.itb.fetch_hits                     14488                       # ITB hits
system.cpu08.itb.fetch_misses                      68                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                 14556                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                          55893                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles             8041                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                       104576                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     17083                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches             8846                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       31514                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  2351                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                106                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         2292                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                   14488                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 465                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples            43169                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            2.422479                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           3.121834                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  23491     54.42%     54.42% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                   1395      3.23%     57.65% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                   1767      4.09%     61.74% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                   2172      5.03%     66.77% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                   3746      8.68%     75.45% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                    623      1.44%     76.89% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                   1820      4.22%     81.11% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                   1128      2.61%     83.72% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                   7027     16.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total              43169                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.305638                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      1.871004                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                  10084                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles               15971                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                   14766                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                1558                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  780                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved               1894                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 407                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts                91749                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                1735                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  780                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                  11116                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                  7364                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles         6393                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                   15210                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                2296                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts                88410                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                 300                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                  418                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                  810                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                  432                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands             61471                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              114012                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups         101165                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups           12841                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps               44175                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  17296                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              217                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          191                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                    5408                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads              12556                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores              5841                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads             605                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores            353                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                    77106                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               255                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                   73664                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             324                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined         18954                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined         8619                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           85                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples        43169                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       1.706410                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      2.333895                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0             23867     55.29%     55.29% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              2752      6.37%     61.66% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2              4022      9.32%     70.98% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3              2487      5.76%     76.74% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4              2340      5.42%     82.16% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5              2694      6.24%     88.40% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6              3282      7.60%     96.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7               915      2.12%     98.12% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8               810      1.88%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total         43169                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  1102     46.28%     46.28% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%     46.28% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     46.28% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                  85      3.57%     49.85% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     49.85% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     49.85% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                324     13.61%     63.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     63.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     63.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     63.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     63.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     63.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     63.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     63.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     63.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     63.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     63.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     63.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     63.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     63.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     63.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     63.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     63.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     63.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     63.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     63.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     63.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     63.46% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                  611     25.66%     89.12% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                 259     10.88%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu               50618     68.71%     68.72% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                186      0.25%     68.97% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     68.97% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd              2930      3.98%     72.95% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     72.95% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     72.95% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult             1930      2.62%     75.57% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     75.57% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     75.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     75.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     75.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     75.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     75.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     75.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     75.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     75.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     75.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     75.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     75.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     75.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.57% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.57% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead              12969     17.61%     93.18% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite              5027      6.82%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total                73664                       # Type of FU issued
system.cpu08.iq.rate                         1.317947                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                      2381                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.032322                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           169143                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes           82680                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses        60055                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads             24059                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes            13664                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses        10424                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses                63656                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                 12385                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads            418                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         3082                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores         1903                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked          951                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  780                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                  2628                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                1513                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts             84110                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts             231                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts               12556                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts               5841                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              165                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                   12                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                1491                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           32                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          195                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          599                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                794                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts               72343                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts               12576                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts            1321                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                        6749                       # number of nop insts executed
system.cpu08.iew.exec_refs                      17404                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                  13116                       # Number of branches executed
system.cpu08.iew.exec_stores                     4828                       # Number of stores executed
system.cpu08.iew.exec_rate                   1.294312                       # Inst execution rate
system.cpu08.iew.wb_sent                        71184                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                       70479                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   40756                       # num instructions producing a value
system.cpu08.iew.wb_consumers                   53410                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     1.260963                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.763078                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts         19350                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           170                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             664                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        40237                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     1.581181                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.677295                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0        25901     64.37%     64.37% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1         2702      6.72%     71.09% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         2640      6.56%     77.65% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         1028      2.55%     80.20% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4         1346      3.35%     83.55% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         1165      2.90%     86.44% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          553      1.37%     87.82% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7         1187      2.95%     90.77% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8         3715      9.23%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        40237                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts              63622                       # Number of instructions committed
system.cpu08.commit.committedOps                63622                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                        13412                       # Number of memory references committed
system.cpu08.commit.loads                        9474                       # Number of loads committed
system.cpu08.commit.membars                        62                       # Number of memory barriers committed
system.cpu08.commit.branches                    10796                       # Number of branches committed
system.cpu08.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                   53674                       # Number of committed integer instructions.
system.cpu08.commit.function_calls               1042                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass         5219      8.20%      8.20% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu          40012     62.89%     71.09% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           115      0.18%     71.27% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     71.27% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd         2878      4.52%     75.80% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     75.80% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     75.80% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult         1920      3.02%     78.82% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     78.82% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     78.82% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     78.82% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     78.82% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     78.82% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     78.82% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     78.82% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     78.82% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     78.82% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     78.82% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     78.82% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     78.82% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     78.82% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     78.82% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     78.82% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     78.82% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     78.82% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     78.82% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     78.82% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     78.82% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.82% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.82% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead          9536     14.99%     93.80% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         3942      6.20%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total           63622                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                3715                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                     118311                       # The number of ROB reads
system.cpu08.rob.rob_writes                    168857                       # The number of ROB writes
system.cpu08.timesIdled                           177                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                         12724                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     960027                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                     58407                       # Number of Instructions Simulated
system.cpu08.committedOps                       58407                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.956957                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.956957                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             1.044979                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       1.044979                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                  89358                       # number of integer regfile reads
system.cpu08.int_regfile_writes                 45727                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                   11153                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                   8170                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                   321                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                  143                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements             528                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          22.429022                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             12394                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             638                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           19.426332                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    22.429022                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.175227                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.175227                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          110                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           30459                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          30459                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data         9286                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total          9286                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data         3190                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         3190                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data           63                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           63                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data           34                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data        12476                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          12476                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data        12476                       # number of overall hits
system.cpu08.dcache.overall_hits::total         12476                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data         1541                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         1541                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data          685                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total          685                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           23                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           23                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data           29                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data         2226                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         2226                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data         2226                       # number of overall misses
system.cpu08.dcache.overall_misses::total         2226                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data    100766100                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total    100766100                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data     79691229                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total     79691229                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data       375240                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total       375240                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data       292640                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total       292640                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data       110920                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total       110920                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data    180457329                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total    180457329                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data    180457329                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total    180457329                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data        10827                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        10827                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data         3875                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         3875                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data           63                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           63                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data        14702                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        14702                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data        14702                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        14702                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.142329                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.142329                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.176774                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.176774                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.267442                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.267442                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.460317                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.460317                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.151408                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.151408                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.151408                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.151408                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 65390.071382                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 65390.071382                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 116337.560584                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 116337.560584                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 16314.782609                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 16314.782609                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data 10091.034483                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total 10091.034483                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 81067.982480                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 81067.982480                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 81067.982480                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 81067.982480                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs         2518                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs             119                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    21.159664                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          325                       # number of writebacks
system.cpu08.dcache.writebacks::total             325                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data          954                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total          954                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data          485                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total          485                       # number of WriteReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::cpu08.data            6                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data         1439                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total         1439                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data         1439                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total         1439                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data          587                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total          587                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          200                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          200                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data           17                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data           29                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total           29                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data          787                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total          787                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data          787                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total          787                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data     31190940                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total     31190940                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data     19938447                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total     19938447                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data       172280                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total       172280                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data       264320                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total       264320                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data       105020                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total       105020                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data     51129387                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total     51129387                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data     51129387                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total     51129387                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.054216                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.054216                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.051613                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.051613                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.197674                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.197674                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.460317                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.460317                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.053530                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.053530                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.053530                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.053530                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 53136.183986                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 53136.183986                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 99692.235000                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 99692.235000                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data 10134.117647                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10134.117647                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data  9114.482759                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total  9114.482759                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 64967.454892                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 64967.454892                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 64967.454892                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 64967.454892                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements             330                       # number of replacements
system.cpu08.icache.tags.tagsinuse          86.311055                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs             13541                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             806                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           16.800248                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    86.311055                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.168576                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.168576                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          476                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          394                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           29778                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          29778                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst        13541                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         13541                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst        13541                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          13541                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst        13541                       # number of overall hits
system.cpu08.icache.overall_hits::total         13541                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst          945                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total          945                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst          945                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total          945                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst          945                       # number of overall misses
system.cpu08.icache.overall_misses::total          945                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     45910259                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     45910259                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     45910259                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     45910259                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     45910259                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     45910259                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst        14486                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        14486                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst        14486                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        14486                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst        14486                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        14486                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.065235                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.065235                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.065235                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.065235                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.065235                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.065235                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 48582.284656                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 48582.284656                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 48582.284656                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 48582.284656                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 48582.284656                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 48582.284656                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs           13                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs           13                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks          330                       # number of writebacks
system.cpu08.icache.writebacks::total             330                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst          139                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total          139                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst          139                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total          139                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst          139                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total          139                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst          806                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total          806                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst          806                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total          806                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst          806                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total          806                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     33483679                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     33483679                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     33483679                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     33483679                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     33483679                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     33483679                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.055640                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.055640                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.055640                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.055640                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.055640                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.055640                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 41543.026055                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 41543.026055                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 41543.026055                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 41543.026055                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 41543.026055                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 41543.026055                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                 23590                       # Number of BP lookups
system.cpu09.branchPred.condPredicted           18697                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect            1039                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups              19926                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                 11365                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           57.036033                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                  2103                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups           104                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits                4                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses            100                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                      16707                       # DTB read hits
system.cpu09.dtb.read_misses                      389                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                  17096                       # DTB read accesses
system.cpu09.dtb.write_hits                      5214                       # DTB write hits
system.cpu09.dtb.write_misses                      30                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                  5244                       # DTB write accesses
system.cpu09.dtb.data_hits                      21921                       # DTB hits
system.cpu09.dtb.data_misses                      419                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                  22340                       # DTB accesses
system.cpu09.itb.fetch_hits                     20943                       # ITB hits
system.cpu09.itb.fetch_misses                      65                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                 21008                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                         106733                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles             7365                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                       134233                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                     23590                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches            13472                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       39166                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  2323                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                 42                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles        48181                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         2278                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles           64                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                   20943                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 394                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            98257                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            1.366142                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           2.541553                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  71743     73.02%     73.02% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                   1536      1.56%     74.58% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                   1982      2.02%     76.60% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                   4111      4.18%     80.78% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                   5923      6.03%     86.81% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                    753      0.77%     87.57% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                   3784      3.85%     91.43% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                   1161      1.18%     92.61% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                   7264      7.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              98257                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.221019                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      1.257652                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                   9777                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles               16749                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                   21108                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                1645                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  797                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved               2185                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 377                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts               120842                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1599                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  797                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                  10855                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                  7298                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         7080                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                   21591                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                2455                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts               117372                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                 312                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                  428                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                  987                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                  353                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands             79418                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups              145176                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups         132338                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups           12833                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps               61662                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  17756                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              237                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts          214                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                    5739                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads              17259                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              6331                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             753                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores            438                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                   101396                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               301                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                   97659                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             338                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined         19446                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined         8960                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           93                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        98257                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.993914                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.943308                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0             72335     73.62%     73.62% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              3007      3.06%     76.68% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2              6015      6.12%     82.80% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3              4512      4.59%     87.39% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4              2528      2.57%     89.97% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5              2866      2.92%     92.88% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6              5177      5.27%     98.15% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7               954      0.97%     99.12% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8               863      0.88%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         98257                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  1104     44.46%     44.46% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     44.46% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     44.46% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                  86      3.46%     47.93% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     47.93% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     47.93% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                333     13.41%     61.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     61.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     61.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     61.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     61.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     61.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     61.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     61.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     61.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     61.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     61.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     61.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     61.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     61.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     61.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     61.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     61.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     61.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     61.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     61.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     61.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     61.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     61.34% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                  636     25.61%     86.95% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 324     13.05%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu               69612     71.28%     71.28% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                186      0.19%     71.48% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     71.48% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd              2938      3.01%     74.48% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     74.48% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     74.48% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult             1930      1.98%     76.46% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     76.46% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     76.46% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     76.46% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     76.46% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     76.46% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     76.46% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     76.46% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     76.46% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     76.46% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     76.46% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     76.46% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.46% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     76.46% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.46% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.46% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.46% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.46% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.46% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.46% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     76.46% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.46% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.46% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead              17519     17.94%     94.40% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              5470      5.60%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total                97659                       # Type of FU issued
system.cpu09.iq.rate                         0.914984                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                      2483                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.025425                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           272570                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes          107577                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses        84120                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads             23826                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes            13596                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses        10422                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses                87872                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                 12266                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads            546                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         3171                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           33                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores         2074                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked          836                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  797                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                  2763                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                1555                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts            112802                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             256                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts               17259                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts               6331                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts              190                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                   15                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                1531                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           33                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          224                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          582                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                806                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts               96282                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts               17096                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts            1377                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                       11105                       # number of nop insts executed
system.cpu09.iew.exec_refs                      22340                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                  19408                       # Number of branches executed
system.cpu09.iew.exec_stores                     5244                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.902083                       # Inst execution rate
system.cpu09.iew.wb_sent                        95248                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                       94542                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   55756                       # num instructions producing a value
system.cpu09.iew.wb_consumers                   69128                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     0.885780                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.806562                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts         19917                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls           208                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             675                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        47070                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     1.948948                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.835083                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0        26472     56.24%     56.24% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1         4641      9.86%     66.10% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         2731      5.80%     71.90% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3         1074      2.28%     74.18% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4         1427      3.03%     77.21% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5         2994      6.36%     83.58% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          565      1.20%     84.78% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7         2984      6.34%     91.12% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8         4182      8.88%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        47070                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts              91737                       # Number of instructions committed
system.cpu09.commit.committedOps                91737                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                        18345                       # Number of memory references committed
system.cpu09.commit.loads                       14088                       # Number of loads committed
system.cpu09.commit.membars                        78                       # Number of memory barriers committed
system.cpu09.commit.branches                    17047                       # Number of branches committed
system.cpu09.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                   77504                       # Number of committed integer instructions.
system.cpu09.commit.function_calls               1255                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass         9490     10.34%     10.34% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          58907     64.21%     74.56% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           113      0.12%     74.68% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     74.68% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd         2878      3.14%     77.82% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     77.82% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     77.82% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult         1920      2.09%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.91% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead         14166     15.44%     95.35% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         4263      4.65%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total           91737                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                4182                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                     153294                       # The number of ROB reads
system.cpu09.rob.rob_writes                    226311                       # The number of ROB writes
system.cpu09.timesIdled                           150                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          8476                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     956133                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                     82251                       # Number of Instructions Simulated
system.cpu09.committedOps                       82251                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             1.297650                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       1.297650                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.770624                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.770624                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                 119791                       # number of integer regfile reads
system.cpu09.int_regfile_writes                 63371                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                   11161                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                   8162                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                   385                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                  184                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements             547                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          21.362956                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             17176                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             659                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           26.063733                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    21.362956                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.166898                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.166898                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          112                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           40150                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          40150                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data        13724                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         13724                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data         3515                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         3515                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data           78                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           78                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           45                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           45                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data        17239                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          17239                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data        17239                       # number of overall hits
system.cpu09.dcache.overall_hits::total         17239                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data         1595                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         1595                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data          660                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          660                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data           27                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           27                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data           36                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           36                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data         2255                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         2255                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data         2255                       # number of overall misses
system.cpu09.dcache.overall_misses::total         2255                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data     99574300                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total     99574300                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data     77937754                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total     77937754                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data       427160                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total       427160                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data       354000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total       354000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data       149860                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total       149860                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data    177512054                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total    177512054                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data    177512054                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total    177512054                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data        15319                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        15319                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data         4175                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         4175                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data          105                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          105                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data           81                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           81                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data        19494                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        19494                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data        19494                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        19494                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.104119                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.104119                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.158084                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.158084                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.257143                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.257143                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.444444                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.444444                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.115677                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.115677                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.115677                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.115677                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 62429.028213                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 62429.028213                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 118087.506061                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 118087.506061                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 15820.740741                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 15820.740741                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data  9833.333333                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total  9833.333333                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 78719.314412                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 78719.314412                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 78719.314412                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 78719.314412                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs         2326                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs             111                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    20.954955                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          288                       # number of writebacks
system.cpu09.dcache.writebacks::total             288                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data          980                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total          980                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data          462                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total          462                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data            4                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data         1442                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total         1442                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data         1442                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total         1442                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data          615                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total          615                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          198                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          198                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data           23                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total           23                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data           35                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total           35                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data          813                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total          813                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data          813                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total          813                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data     30625720                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total     30625720                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data     20484787                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total     20484787                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data       267860                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total       267860                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data       319780                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total       319780                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data       142780                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total       142780                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data     51110507                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total     51110507                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data     51110507                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total     51110507                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.040146                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.040146                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.047425                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.047425                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.219048                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.219048                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.432099                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.432099                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.041705                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.041705                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.041705                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.041705                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 49797.918699                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 49797.918699                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 103458.520202                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 103458.520202                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data 11646.086957                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11646.086957                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data  9136.571429                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total  9136.571429                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 62866.552276                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 62866.552276                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 62866.552276                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 62866.552276                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements             304                       # number of replacements
system.cpu09.icache.tags.tagsinuse          78.479910                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs             20087                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             748                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           26.854278                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    78.479910                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.153281                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.153281                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          365                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           42632                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          42632                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst        20087                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         20087                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst        20087                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          20087                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst        20087                       # number of overall hits
system.cpu09.icache.overall_hits::total         20087                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst          855                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          855                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst          855                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          855                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst          855                       # number of overall misses
system.cpu09.icache.overall_misses::total          855                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     34171617                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     34171617                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     34171617                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     34171617                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     34171617                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     34171617                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst        20942                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        20942                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst        20942                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        20942                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst        20942                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        20942                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.040827                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.040827                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.040827                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.040827                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.040827                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.040827                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 39966.803509                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 39966.803509                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 39966.803509                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 39966.803509                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 39966.803509                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 39966.803509                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            5                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs            5                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks          304                       # number of writebacks
system.cpu09.icache.writebacks::total             304                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst          107                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total          107                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst          107                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total          107                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst          107                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total          107                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst          748                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total          748                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst          748                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total          748                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst          748                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total          748                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     25381797                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     25381797                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     25381797                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     25381797                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     25381797                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     25381797                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.035718                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.035718                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.035718                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.035718                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.035718                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.035718                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 33932.883690                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 33932.883690                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 33932.883690                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 33932.883690                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 33932.883690                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 33932.883690                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                  7852                       # Number of BP lookups
system.cpu10.branchPred.condPredicted            6067                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             742                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups               6397                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                  2049                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           32.030639                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                   653                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                7                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups           117                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits                3                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses            114                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           26                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                       6517                       # DTB read hits
system.cpu10.dtb.read_misses                      361                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                   6878                       # DTB read accesses
system.cpu10.dtb.write_hits                      3418                       # DTB write hits
system.cpu10.dtb.write_misses                      35                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                  3453                       # DTB write accesses
system.cpu10.dtb.data_hits                       9935                       # DTB hits
system.cpu10.dtb.data_misses                      396                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                  10331                       # DTB accesses
system.cpu10.itb.fetch_hits                      6573                       # ITB hits
system.cpu10.itb.fetch_misses                      86                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                  6659                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                          83663                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles             5285                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                        59166                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                      7852                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches             2705                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       19011                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                  1675                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                 72                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles        48482                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         2896                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles           58                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                    6573                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 304                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples            76641                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.771989                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           2.198169                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  66816     87.18%     87.18% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                    611      0.80%     87.98% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                    645      0.84%     88.82% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                    800      1.04%     89.86% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                   1214      1.58%     91.45% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                    357      0.47%     91.91% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                    492      0.64%     92.55% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                    376      0.49%     93.05% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                   5330      6.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total              76641                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.093853                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      0.707194                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                   7943                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles               12002                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                    6487                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                1158                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  569                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved                714                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 280                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts                50429                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                1129                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  569                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                   8648                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  5921                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         4131                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                    6873                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                2017                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts                48287                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                 291                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                  459                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                 1107                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                   54                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands             35728                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups               68537                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups          55637                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups           12891                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps               23061                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  12667                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              111                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts           91                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                    3869                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads               6767                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              4191                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads             292                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores            262                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                    43412                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               115                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                   40679                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             246                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined         13498                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined         6846                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           30                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples        76641                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.530773                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.585884                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0             66584     86.88%     86.88% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              1833      2.39%     89.27% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2              1415      1.85%     91.12% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3              1062      1.39%     92.50% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4              1417      1.85%     94.35% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5               987      1.29%     95.64% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6              1874      2.45%     98.08% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7               769      1.00%     99.09% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8               700      0.91%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total         76641                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                   967     49.06%     49.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     49.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     49.06% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                  70      3.55%     52.61% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     52.61% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     52.61% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                339     17.20%     69.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     69.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     69.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     69.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     69.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     69.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     69.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     69.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     69.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     69.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     69.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     69.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     69.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     69.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     69.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     69.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     69.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     69.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     69.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     69.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     69.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     69.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                  450     22.83%     92.64% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 145      7.36%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu               24889     61.18%     61.19% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                192      0.47%     61.67% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     61.67% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd              2950      7.25%     68.92% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 2      0.00%     68.92% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     68.92% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult             1931      4.75%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.67% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead               7147     17.57%     91.24% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite              3564      8.76%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total                40679                       # Type of FU issued
system.cpu10.iq.rate                         0.486224                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                      1971                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.048453                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           136333                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes           43396                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses        27770                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads             23883                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes            13655                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses        10427                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses                30361                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                 12285                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads            231                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         2025                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           28                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores         1237                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked          790                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  569                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                  1828                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                 985                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts             45047                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             167                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts                6767                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts               4191                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts               87                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                    9                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                 971                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           28                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          127                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          435                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                562                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts               39732                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts                6878                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts             947                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                        1520                       # number of nop insts executed
system.cpu10.iew.exec_refs                      10331                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                   5249                       # Number of branches executed
system.cpu10.iew.exec_stores                     3453                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.474905                       # Inst execution rate
system.cpu10.iew.wb_sent                        38801                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                       38197                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   22459                       # num instructions producing a value
system.cpu10.iew.wb_consumers                   31979                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     0.456558                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.702305                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts         13643                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls            85                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             474                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        26032                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     1.188576                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.489217                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0        19490     74.87%     74.87% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1          987      3.79%     78.66% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         1213      4.66%     83.32% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3          642      2.47%     85.79% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4          644      2.47%     88.26% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5          248      0.95%     89.21% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          203      0.78%     89.99% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7          272      1.04%     91.04% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8         2333      8.96%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        26032                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts              30941                       # Number of instructions committed
system.cpu10.commit.committedOps                30941                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                         7696                       # Number of memory references committed
system.cpu10.commit.loads                        4742                       # Number of loads committed
system.cpu10.commit.membars                        21                       # Number of memory barriers committed
system.cpu10.commit.branches                     3733                       # Number of branches committed
system.cpu10.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                   25347                       # Number of committed integer instructions.
system.cpu10.commit.function_calls                250                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass          916      2.96%      2.96% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          17384     56.18%     59.14% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           114      0.37%     59.51% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     59.51% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd         2887      9.33%     68.84% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            2      0.01%     68.85% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     68.85% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult         1921      6.21%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead          4763     15.39%     90.45% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         2954      9.55%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total           30941                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                2333                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                      67321                       # The number of ROB reads
system.cpu10.rob.rob_writes                     91283                       # The number of ROB writes
system.cpu10.timesIdled                           152                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          7022                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     979203                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                     30029                       # Number of Instructions Simulated
system.cpu10.committedOps                       30029                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             2.786073                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       2.786073                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.358928                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.358928                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                  46860                       # number of integer regfile reads
system.cpu10.int_regfile_writes                 21569                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                   11179                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                   8174                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                   127                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   53                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements             317                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          20.138255                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs              6898                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             424                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           16.268868                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    20.138255                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.157330                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.157330                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          107                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           17533                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          17533                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data         4411                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total          4411                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data         2387                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         2387                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data           26                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           26                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data           16                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           16                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data         6798                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total           6798                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data         6798                       # number of overall hits
system.cpu10.dcache.overall_hits::total          6798                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data         1136                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         1136                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data          542                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          542                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            5                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            9                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data         1678                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         1678                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data         1678                       # number of overall misses
system.cpu10.dcache.overall_misses::total         1678                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data     85532300                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total     85532300                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data     73308616                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total     73308616                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data        96760                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total        96760                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data       166380                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total       166380                       # number of StoreCondReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data    158840916                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total    158840916                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data    158840916                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total    158840916                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data         5547                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total         5547                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data         2929                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         2929                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data         8476                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total         8476                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data         8476                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total         8476                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.204795                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.204795                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.185046                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.185046                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.161290                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.161290                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.360000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.360000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.197971                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.197971                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.197971                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.197971                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 75292.517606                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 75292.517606                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 135255.749077                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 135255.749077                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data        19352                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total        19352                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data 18486.666667                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total 18486.666667                       # average StoreCondReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 94660.855781                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 94660.855781                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 94660.855781                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 94660.855781                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs         2246                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs              98                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    22.918367                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          174                       # number of writebacks
system.cpu10.dcache.writebacks::total             174                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data          762                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total          762                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data          416                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total          416                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data            3                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data         1178                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total         1178                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data         1178                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total         1178                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data          374                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total          374                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          126                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          126                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            9                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data          500                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total          500                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data          500                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total          500                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data     25969440                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total     25969440                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data     16784309                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total     16784309                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        16520                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        16520                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data       155760                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total       155760                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data     42753749                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total     42753749                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data     42753749                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total     42753749                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.067424                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.067424                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.043018                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.043018                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.064516                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.064516                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.360000                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.360000                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.058990                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.058990                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.058990                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.058990                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 69437.005348                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 69437.005348                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 133208.801587                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 133208.801587                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data         8260                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8260                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data 17306.666667                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total 17306.666667                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 85507.498000                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 85507.498000                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 85507.498000                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 85507.498000                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements             126                       # number of replacements
system.cpu10.icache.tags.tagsinuse          72.857328                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs              5929                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             559                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           10.606440                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    72.857328                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.142299                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.142299                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          433                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          358                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.845703                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           13695                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          13695                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst         5929                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total          5929                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst         5929                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total           5929                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst         5929                       # number of overall hits
system.cpu10.icache.overall_hits::total          5929                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst          639                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          639                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst          639                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          639                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst          639                       # number of overall misses
system.cpu10.icache.overall_misses::total          639                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     24769375                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     24769375                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     24769375                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     24769375                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     24769375                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     24769375                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst         6568                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total         6568                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst         6568                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total         6568                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst         6568                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total         6568                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.097290                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.097290                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.097290                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.097290                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.097290                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.097290                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 38762.715180                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 38762.715180                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 38762.715180                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 38762.715180                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 38762.715180                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 38762.715180                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks          126                       # number of writebacks
system.cpu10.icache.writebacks::total             126                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           80                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           80                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           80                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           80                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           80                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           80                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst          559                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total          559                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst          559                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total          559                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst          559                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total          559                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     18993275                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     18993275                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     18993275                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     18993275                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     18993275                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     18993275                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.085110                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.085110                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.085110                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.085110                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.085110                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.085110                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 33977.236136                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 33977.236136                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 33977.236136                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 33977.236136                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 33977.236136                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 33977.236136                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                 36549                       # Number of BP lookups
system.cpu11.branchPred.condPredicted           26714                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect            1383                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups              24519                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                 18205                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           74.248542                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                  4384                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                9                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups           145                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits               15                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses            130                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           30                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                      30384                       # DTB read hits
system.cpu11.dtb.read_misses                      413                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                  30797                       # DTB read accesses
system.cpu11.dtb.write_hits                     10846                       # DTB write hits
system.cpu11.dtb.write_misses                      38                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                 10884                       # DTB write accesses
system.cpu11.dtb.data_hits                      41230                       # DTB hits
system.cpu11.dtb.data_misses                      451                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                  41681                       # DTB accesses
system.cpu11.itb.fetch_hits                     32784                       # ITB hits
system.cpu11.itb.fetch_misses                      72                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                 32856                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                         130678                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles             9253                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                       210331                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                     36549                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches            22604                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       60600                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                  3075                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                 78                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles        48031                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         2365                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                   32784                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 505                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples           121901                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            1.725425                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           2.724658                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  79862     65.51%     65.51% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                   2298      1.89%     67.40% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                   3595      2.95%     70.35% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                   6011      4.93%     75.28% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                  10131      8.31%     83.59% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                   1633      1.34%     84.93% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                   5565      4.57%     89.49% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                   1717      1.41%     90.90% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                  11089      9.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total             121901                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.279687                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      1.609536                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                  11649                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles               25395                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                   33317                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                2475                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                 1034                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved               4709                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 518                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts               193647                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                2277                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                 1034                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                  13301                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                  7259                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        14183                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                   34044                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                4049                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts               188777                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                 266                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                  776                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                 2137                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                  390                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands            125230                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups              225865                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups         213016                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups           12843                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps              100229                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  25001                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              516                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          495                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                    7986                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads              31531                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores             12625                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads            3261                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores           2048                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                   161658                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               912                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                  155903                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             443                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined         28144                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        13585                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved          165                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples       121901                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       1.278931                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      2.117933                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0             80321     65.89%     65.89% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              5564      4.56%     70.45% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2              8269      6.78%     77.24% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3              7519      6.17%     83.41% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4              5188      4.26%     87.66% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5              4619      3.79%     91.45% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6              7008      5.75%     97.20% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7              1955      1.60%     98.80% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8              1458      1.20%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total        121901                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  1340     30.45%     30.45% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     30.45% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     30.45% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                  77      1.75%     32.20% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     32.20% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     32.20% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                297      6.75%     38.95% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     38.95% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     38.95% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     38.95% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     38.95% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     38.95% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     38.95% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     38.95% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     38.95% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     38.95% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     38.95% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     38.95% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     38.95% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     38.95% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     38.95% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     38.95% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     38.95% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     38.95% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     38.95% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     38.95% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     38.95% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.95% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     38.95% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                 1606     36.49%     75.44% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                1081     24.56%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu              107947     69.24%     69.24% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                183      0.12%     69.36% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     69.36% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd              2929      1.88%     71.24% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     71.24% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     71.24% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult             1936      1.24%     72.48% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     72.48% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     72.48% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     72.48% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     72.48% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     72.48% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     72.48% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     72.48% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     72.48% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     72.48% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     72.48% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     72.48% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.48% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     72.48% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.48% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.48% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.48% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.48% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.48% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.48% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     72.48% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.48% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.48% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead              31611     20.28%     92.76% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite             11293      7.24%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total               155903                       # Type of FU issued
system.cpu11.iq.rate                         1.193032                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                      4401                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.028229                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           414757                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes          177196                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses       141440                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads             23794                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes            13574                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses        10421                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses               148068                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                 12232                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads           1599                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         4811                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores         3480                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked          856                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                 1034                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                  3346                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                 886                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts            182356                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             230                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts               31531                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts              12625                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              465                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                   18                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                 860                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           60                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          296                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          739                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts               1035                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts              153983                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts               30797                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            1920                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                       19786                       # number of nop insts executed
system.cpu11.iew.exec_refs                      41681                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                  30726                       # Number of branches executed
system.cpu11.iew.exec_stores                    10884                       # Number of stores executed
system.cpu11.iew.exec_rate                   1.178339                       # Inst execution rate
system.cpu11.iew.wb_sent                       152786                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                      151861                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                   85979                       # num instructions producing a value
system.cpu11.iew.wb_consumers                  107676                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     1.162101                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.798497                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts         29170                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls           747                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             880                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        69578                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     2.177053                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.949445                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0        35681     51.28%     51.28% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1         7953     11.43%     62.71% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         4309      6.19%     68.91% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3         1986      2.85%     71.76% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4         2704      3.89%     75.65% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         3970      5.71%     81.35% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          929      1.34%     82.69% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7         3662      5.26%     87.95% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8         8384     12.05%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        69578                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts             151475                       # Number of instructions committed
system.cpu11.commit.committedOps               151475                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                        35865                       # Number of memory references committed
system.cpu11.commit.loads                       26720                       # Number of loads committed
system.cpu11.commit.membars                       361                       # Number of memory barriers committed
system.cpu11.commit.branches                    27428                       # Number of branches committed
system.cpu11.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                  129218                       # Number of committed integer instructions.
system.cpu11.commit.function_calls               3179                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass        17053     11.26%     11.26% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu          93273     61.58%     72.83% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           113      0.07%     72.91% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     72.91% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd         2878      1.90%     74.81% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     74.81% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     74.81% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult         1920      1.27%     76.08% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     76.08% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     76.08% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     76.08% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     76.08% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     76.08% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     76.08% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     76.08% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     76.08% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     76.08% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     76.08% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     76.08% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     76.08% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     76.08% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     76.08% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     76.08% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     76.08% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     76.08% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     76.08% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     76.08% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     76.08% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.08% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.08% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead         27081     17.88%     93.95% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         9157      6.05%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total          151475                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                8384                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                     240513                       # The number of ROB reads
system.cpu11.rob.rob_writes                    365583                       # The number of ROB writes
system.cpu11.timesIdled                           143                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          8777                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     932188                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                    134426                       # Number of Instructions Simulated
system.cpu11.committedOps                      134426                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.972118                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.972118                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             1.028681                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       1.028681                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                 194113                       # number of integer regfile reads
system.cpu11.int_regfile_writes                106182                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                   11156                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                   8169                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                   915                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                  461                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements             933                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          18.519955                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             33606                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs            1045                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           32.158852                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    18.519955                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.144687                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.144687                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          112                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses           75663                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses          75663                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data        25596                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         25596                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data         8172                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         8172                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data          194                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          194                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data          157                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total          157                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data        33768                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          33768                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data        33768                       # number of overall hits
system.cpu11.dcache.overall_hits::total         33768                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data         2180                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         2180                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data          753                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          753                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data           51                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           51                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data           61                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           61                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data         2933                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         2933                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data         2933                       # number of overall misses
system.cpu11.dcache.overall_misses::total         2933                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data    105376360                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total    105376360                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data     80353216                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total     80353216                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data       545160                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total       545160                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data       628940                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total       628940                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data        51920                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total        51920                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data    185729576                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total    185729576                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data    185729576                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total    185729576                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data        27776                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        27776                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data         8925                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         8925                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data          245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data          218                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          218                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data        36701                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        36701                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data        36701                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        36701                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.078485                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.078485                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.084370                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.084370                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.208163                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.208163                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.279817                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.279817                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.079916                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.079916                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.079916                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.079916                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 48337.779817                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 48337.779817                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 106710.778220                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 106710.778220                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 10689.411765                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 10689.411765                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data 10310.491803                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total 10310.491803                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 63324.096829                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 63324.096829                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 63324.096829                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 63324.096829                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs         3127                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs             108                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    28.953704                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          318                       # number of writebacks
system.cpu11.dcache.writebacks::total             318                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data         1072                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total         1072                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data          485                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total          485                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data            7                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data         1557                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total         1557                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data         1557                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total         1557                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data         1108                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total         1108                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data          268                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total          268                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data           44                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data           61                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total           61                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data         1376                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total         1376                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data         1376                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total         1376                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data     34261300                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total     34261300                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data     20244067                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total     20244067                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data       345740                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total       345740                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data       558140                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total       558140                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data        50740                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total        50740                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data     54505367                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total     54505367                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data     54505367                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total     54505367                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.039891                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.039891                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.030028                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.030028                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.179592                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.179592                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.279817                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.279817                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.037492                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.037492                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.037492                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.037492                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 30921.750903                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 30921.750903                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 75537.563433                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 75537.563433                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data  7857.727273                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7857.727273                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data  9149.836066                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total  9149.836066                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 39611.458576                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 39611.458576                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 39611.458576                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 39611.458576                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements             581                       # number of replacements
system.cpu11.icache.tags.tagsinuse          71.196744                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs             31589                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            1044                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           30.257663                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    71.196744                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.139056                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.139056                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1          197                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          266                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           66608                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          66608                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst        31589                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         31589                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst        31589                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          31589                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst        31589                       # number of overall hits
system.cpu11.icache.overall_hits::total         31589                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst         1193                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         1193                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst         1193                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         1193                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst         1193                       # number of overall misses
system.cpu11.icache.overall_misses::total         1193                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     37375317                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     37375317                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     37375317                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     37375317                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     37375317                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     37375317                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst        32782                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        32782                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst        32782                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        32782                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst        32782                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        32782                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.036392                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.036392                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.036392                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.036392                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.036392                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.036392                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 31328.849120                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 31328.849120                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 31328.849120                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 31328.849120                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 31328.849120                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 31328.849120                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks          581                       # number of writebacks
system.cpu11.icache.writebacks::total             581                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst          149                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total          149                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst          149                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total          149                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst          149                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total          149                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst         1044                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total         1044                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst         1044                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total         1044                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst         1044                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total         1044                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     28499357                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     28499357                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     28499357                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     28499357                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     28499357                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     28499357                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.031847                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.031847                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.031847                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.031847                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.031847                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.031847                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 27298.234674                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 27298.234674                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 27298.234674                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 27298.234674                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 27298.234674                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 27298.234674                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                 32631                       # Number of BP lookups
system.cpu12.branchPred.condPredicted           25260                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect            1417                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups              24788                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                 16432                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           66.290140                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                  3158                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect               17                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups           134                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits                6                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses            128                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           32                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                      25729                       # DTB read hits
system.cpu12.dtb.read_misses                      381                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                  26110                       # DTB read accesses
system.cpu12.dtb.write_hits                      8161                       # DTB write hits
system.cpu12.dtb.write_misses                      39                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                  8200                       # DTB write accesses
system.cpu12.dtb.data_hits                      33890                       # DTB hits
system.cpu12.dtb.data_misses                      420                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                  34310                       # DTB accesses
system.cpu12.itb.fetch_hits                     30210                       # ITB hits
system.cpu12.itb.fetch_misses                      80                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                 30290                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                         120502                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles             9193                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                       185195                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                     32631                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches            19596                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       52433                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  3125                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                129                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles        47254                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         2392                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles           68                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                   30210                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 535                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples           113031                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            1.638444                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           2.665619                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                  75978     67.22%     67.22% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                   1821      1.61%     68.83% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                   2584      2.29%     71.12% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                   6182      5.47%     76.59% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                   8879      7.86%     84.44% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                   1291      1.14%     85.58% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                   5838      5.16%     90.75% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                   1003      0.89%     91.64% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                   9455      8.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total             113031                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.270792                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      1.536862                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                  11911                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles               20856                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                   29879                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                2086                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                 1045                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved               3460                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 535                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts               169002                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                2276                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                 1045                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                  13368                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                  7748                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles         9806                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                   30433                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                3377                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts               164280                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                 261                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                  680                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                 1681                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                  523                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands            108936                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups              195982                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups         183195                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups           12780                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps               85330                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  23606                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              359                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          334                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    6520                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads              26934                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores              9821                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads            2051                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores           1271                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                   140298                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               604                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                  134598                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             459                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined         26173                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined        12690                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved          151                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples       113031                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       1.190806                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      2.071294                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0             77114     68.22%     68.22% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              4377      3.87%     72.10% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2              7830      6.93%     79.02% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3              7148      6.32%     85.35% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4              3580      3.17%     88.51% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5              3181      2.81%     91.33% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6              6925      6.13%     97.46% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7              1666      1.47%     98.93% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8              1210      1.07%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total        113031                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  1226     36.46%     36.46% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     36.46% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     36.46% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                  77      2.29%     38.75% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     38.75% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     38.75% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                318      9.46%     48.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     48.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     48.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     48.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     48.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     48.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     48.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     48.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     48.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     48.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     48.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     48.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     48.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     48.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     48.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     48.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     48.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     48.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     48.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     48.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     48.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     48.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                 1045     31.07%     79.27% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 697     20.73%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu               94185     69.98%     69.98% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                181      0.13%     70.11% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     70.11% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd              2925      2.17%     72.29% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     72.29% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     72.29% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult             1937      1.44%     73.72% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     73.72% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     73.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     73.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     73.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     73.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     73.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     73.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     73.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     73.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     73.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     73.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     73.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     73.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.72% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.72% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead              26783     19.90%     93.62% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite              8583      6.38%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total               134598                       # Type of FU issued
system.cpu12.iq.rate                         1.116977                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                      3363                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.024986                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           362656                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes          153623                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses       120390                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads             23393                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes            13496                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses        10426                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses               125935                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                 12022                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads           1111                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         4622                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores         3040                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked          689                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                 1045                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                  3687                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                1334                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts            157984                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts             301                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts               26934                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts               9821                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts              311                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                   25                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                1300                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           48                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          287                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          760                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts               1047                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts              132704                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts               26110                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts            1894                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                       17082                       # number of nop insts executed
system.cpu12.iew.exec_refs                      34310                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                  27102                       # Number of branches executed
system.cpu12.iew.exec_stores                     8200                       # Number of stores executed
system.cpu12.iew.exec_rate                   1.101260                       # Inst execution rate
system.cpu12.iew.wb_sent                       131668                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                      130816                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                   75721                       # num instructions producing a value
system.cpu12.iew.wb_consumers                   92674                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     1.085592                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.817068                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts         26903                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls           453                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             900                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        61764                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     2.094327                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.903297                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0        32693     52.93%     52.93% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1         7216     11.68%     64.62% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         3246      5.26%     69.87% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3         1508      2.44%     72.31% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4         1676      2.71%     75.03% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5         4549      7.37%     82.39% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          583      0.94%     83.33% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7         4169      6.75%     90.08% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8         6124      9.92%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        61764                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts             129354                       # Number of instructions committed
system.cpu12.commit.committedOps               129354                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                        29093                       # Number of memory references committed
system.cpu12.commit.loads                       22312                       # Number of loads committed
system.cpu12.commit.membars                       218                       # Number of memory barriers committed
system.cpu12.commit.branches                    24017                       # Number of branches committed
system.cpu12.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                  109760                       # Number of committed integer instructions.
system.cpu12.commit.function_calls               2040                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass        14629     11.31%     11.31% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          80493     62.23%     73.54% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           115      0.09%     73.63% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     73.63% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd         2878      2.22%     75.85% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     75.85% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     75.85% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult         1920      1.48%     77.33% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     77.33% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     77.33% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     77.33% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     77.33% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     77.33% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     77.33% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     77.33% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     77.33% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     77.33% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     77.33% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     77.33% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     77.33% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     77.33% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     77.33% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     77.33% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     77.33% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     77.33% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     77.33% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     77.33% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     77.33% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.33% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.33% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead         22530     17.42%     94.75% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         6789      5.25%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total          129354                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                6124                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                     210506                       # The number of ROB reads
system.cpu12.rob.rob_writes                    316521                       # The number of ROB writes
system.cpu12.timesIdled                           128                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          7471                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     942364                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                    114729                       # Number of Instructions Simulated
system.cpu12.committedOps                      114729                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             1.050319                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       1.050319                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.952092                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.952092                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                 164727                       # number of integer regfile reads
system.cpu12.int_regfile_writes                 90157                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                   11161                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                   8170                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                   654                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                  330                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements             747                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          17.082864                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             27796                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             856                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           32.471963                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    17.082864                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.133460                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.133460                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          109                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           62672                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          62672                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data        22046                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         22046                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data         5869                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         5869                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data          130                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total          130                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data          107                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total          107                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data        27915                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          27915                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data        27915                       # number of overall hits
system.cpu12.dcache.overall_hits::total         27915                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data         1798                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         1798                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data          758                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          758                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data           48                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           48                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data           47                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           47                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data         2556                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         2556                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data         2556                       # number of overall misses
system.cpu12.dcache.overall_misses::total         2556                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data    124951380                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total    124951380                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data     78564340                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total     78564340                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data       595900                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total       595900                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data       515660                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total       515660                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data    203515720                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total    203515720                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data    203515720                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total    203515720                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data        23844                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        23844                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data         6627                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         6627                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data          154                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total          154                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data        30471                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        30471                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data        30471                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        30471                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.075407                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.075407                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.114381                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.114381                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.269663                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.269663                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.305195                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.305195                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.083883                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.083883                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.083883                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.083883                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 69494.649611                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 69494.649611                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 103646.886544                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 103646.886544                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data 12414.583333                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 12414.583333                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data 10971.489362                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total 10971.489362                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 79622.738654                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 79622.738654                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 79622.738654                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 79622.738654                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs         1822                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs              97                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    18.783505                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          316                       # number of writebacks
system.cpu12.dcache.writebacks::total             316                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data          931                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total          931                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data          500                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total          500                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data           10                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data         1431                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total         1431                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data         1431                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total         1431                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data          867                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total          867                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data          258                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total          258                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data           38                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total           38                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data           47                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total           47                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data         1125                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total         1125                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data         1125                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total         1125                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data     34157460                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total     34157460                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data     20327849                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total     20327849                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data       354000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total       354000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data       460200                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total       460200                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data     54485309                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total     54485309                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data     54485309                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total     54485309                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.036361                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.036361                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.038932                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.038932                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.213483                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.213483                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.305195                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.305195                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.036920                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.036920                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.036920                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.036920                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 39397.301038                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 39397.301038                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 78790.112403                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 78790.112403                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data  9315.789474                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9315.789474                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data  9791.489362                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total  9791.489362                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 48431.385778                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 48431.385778                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 48431.385778                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 48431.385778                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             588                       # number of replacements
system.cpu12.icache.tags.tagsinuse          69.275001                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs             28994                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs            1074                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           26.996276                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    69.275001                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.135303                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.135303                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          486                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1          156                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          330                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           61486                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          61486                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst        28994                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         28994                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst        28994                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          28994                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst        28994                       # number of overall hits
system.cpu12.icache.overall_hits::total         28994                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst         1212                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         1212                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst         1212                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         1212                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst         1212                       # number of overall misses
system.cpu12.icache.overall_misses::total         1212                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     33607579                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     33607579                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     33607579                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     33607579                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     33607579                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     33607579                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst        30206                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        30206                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst        30206                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        30206                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst        30206                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        30206                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.040124                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.040124                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.040124                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.040124                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.040124                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.040124                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 27729.025578                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 27729.025578                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 27729.025578                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 27729.025578                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 27729.025578                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 27729.025578                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs           14                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs           14                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          588                       # number of writebacks
system.cpu12.icache.writebacks::total             588                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst          138                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total          138                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst          138                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total          138                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst          138                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total          138                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst         1074                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total         1074                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst         1074                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total         1074                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst         1074                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total         1074                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     26225499                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     26225499                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     26225499                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     26225499                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     26225499                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     26225499                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.035556                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.035556                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.035556                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.035556                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.035556                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.035556                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 24418.527933                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 24418.527933                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 24418.527933                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 24418.527933                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 24418.527933                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 24418.527933                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                 29678                       # Number of BP lookups
system.cpu13.branchPred.condPredicted           23491                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect            1297                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups              22992                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                 14931                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           64.939979                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                  2637                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups           112                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits                9                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses            103                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           29                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                      23120                       # DTB read hits
system.cpu13.dtb.read_misses                      372                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                  23492                       # DTB read accesses
system.cpu13.dtb.write_hits                      6922                       # DTB write hits
system.cpu13.dtb.write_misses                      31                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                  6953                       # DTB write accesses
system.cpu13.dtb.data_hits                      30042                       # DTB hits
system.cpu13.dtb.data_misses                      403                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                  30445                       # DTB accesses
system.cpu13.itb.fetch_hits                     27539                       # ITB hits
system.cpu13.itb.fetch_misses                      77                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                 27616                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                         116221                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles             9119                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                       167001                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                     29678                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches            17577                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       46919                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  2857                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                 52                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles        47879                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         2025                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                   27539                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 531                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples           107454                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            1.554163                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           2.619012                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                  74085     68.95%     68.95% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                   1596      1.49%     70.43% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                   2127      1.98%     72.41% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                   5833      5.43%     77.84% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                   7927      7.38%     85.22% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                   1088      1.01%     86.23% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                   5543      5.16%     91.39% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                    794      0.74%     92.13% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                   8461      7.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total             107454                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.255358                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      1.436926                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                  11524                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles               18055                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                   27225                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                1822                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                  949                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved               2845                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 498                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts               152204                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                2115                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                  949                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                  12785                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                  6871                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles         8232                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                   27710                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                3028                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts               148298                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                 308                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                  665                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                 1531                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                  403                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands             98613                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups              177494                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups         164775                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups           12712                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps               78317                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  20296                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              298                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          274                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                    5787                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads              23955                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores              8356                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads            1492                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores            851                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                   127109                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded               465                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                  122618                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             438                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined         22290                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        10639                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved          119                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples       107454                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       1.141121                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      2.040633                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0             74683     69.50%     69.50% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              3883      3.61%     73.12% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2              7458      6.94%     80.06% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3              6528      6.08%     86.13% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4              3018      2.81%     88.94% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5              2756      2.56%     91.51% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6              6572      6.12%     97.62% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7              1497      1.39%     99.01% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8              1059      0.99%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total        107454                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  1168     39.82%     39.82% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     39.82% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     39.82% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                  79      2.69%     42.52% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     42.52% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     42.52% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                322     10.98%     53.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     53.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     53.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     53.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     53.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     53.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     53.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     53.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     53.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     53.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     53.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     53.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     53.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     53.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     53.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     53.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     53.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     53.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     53.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     53.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     53.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     53.49% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                  834     28.44%     81.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                 530     18.07%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu               86211     70.31%     70.31% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                188      0.15%     70.47% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     70.47% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd              2937      2.40%     72.86% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     72.86% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     72.86% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult             1928      1.57%     74.43% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     74.43% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     74.43% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     74.43% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     74.43% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     74.43% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     74.43% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     74.43% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     74.43% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     74.43% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     74.43% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     74.43% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.43% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     74.43% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.43% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.43% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.43% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.43% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.43% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.43% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     74.43% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.43% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.43% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead              24033     19.60%     94.03% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite              7317      5.97%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total               122618                       # Type of FU issued
system.cpu13.iq.rate                         1.055042                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                      2933                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.023920                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           332353                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes          136573                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses       108669                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads             23708                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes            13330                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses        10414                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses               113349                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                 12198                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads            879                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         3904                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores         2551                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked          795                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                  949                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                  2843                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                1218                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts            142890                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             303                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts               23955                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts               8356                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              248                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                   16                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                1185                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          274                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          686                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                960                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts              120933                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts               23493                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            1685                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                       15316                       # number of nop insts executed
system.cpu13.iew.exec_refs                      30446                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                  24885                       # Number of branches executed
system.cpu13.iew.exec_stores                     6953                       # Number of stores executed
system.cpu13.iew.exec_rate                   1.040543                       # Inst execution rate
system.cpu13.iew.wb_sent                       119879                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                      119083                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                   69618                       # num instructions producing a value
system.cpu13.iew.wb_consumers                   84487                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     1.024625                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.824008                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts         23246                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           346                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             818                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        56108                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     2.113050                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.905588                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0        29460     52.51%     52.51% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1         6712     11.96%     64.47% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         2858      5.09%     69.56% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3         1330      2.37%     71.93% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4         1349      2.40%     74.34% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5         4450      7.93%     82.27% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6          486      0.87%     83.13% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7         4125      7.35%     90.49% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8         5338      9.51%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        56108                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts             118559                       # Number of instructions committed
system.cpu13.commit.committedOps               118559                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                        25856                       # Number of memory references committed
system.cpu13.commit.loads                       20051                       # Number of loads committed
system.cpu13.commit.membars                       155                       # Number of memory barriers committed
system.cpu13.commit.branches                    22212                       # Number of branches committed
system.cpu13.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                  100414                       # Number of committed integer instructions.
system.cpu13.commit.function_calls               1630                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass        13279     11.20%     11.20% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu          74345     62.71%     73.91% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           115      0.10%     74.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     74.00% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd         2878      2.43%     76.43% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     76.43% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     76.43% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult         1920      1.62%     78.05% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     78.05% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     78.05% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     78.05% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     78.05% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     78.05% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     78.05% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     78.05% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     78.05% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     78.05% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     78.05% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     78.05% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     78.05% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     78.05% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     78.05% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     78.05% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     78.05% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     78.05% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     78.05% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     78.05% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     78.05% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.05% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.05% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead         20206     17.04%     95.09% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite         5816      4.91%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total          118559                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                5338                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                     191314                       # The number of ROB reads
system.cpu13.rob.rob_writes                    287065                       # The number of ROB writes
system.cpu13.timesIdled                           142                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          8767                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     946645                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                    105284                       # Number of Instructions Simulated
system.cpu13.committedOps                      105284                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             1.103881                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       1.103881                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.905895                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.905895                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                 149336                       # number of integer regfile reads
system.cpu13.int_regfile_writes                 81318                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                   11157                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                   8169                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                   558                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                  283                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements             679                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          15.697325                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             24969                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs             789                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           31.646388                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    15.697325                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.122635                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.122635                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          110                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses           55651                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses          55651                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data        19675                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         19675                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data         4896                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         4896                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data          110                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          110                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data           86                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           86                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data        24571                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          24571                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data        24571                       # number of overall hits
system.cpu13.dcache.overall_hits::total         24571                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data         1711                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         1711                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data          778                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          778                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data           42                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           42                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data           44                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           44                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data         2489                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         2489                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data         2489                       # number of overall misses
system.cpu13.dcache.overall_misses::total         2489                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data    106509160                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total    106509160                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data     82434739                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total     82434739                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data       493240                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total       493240                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data       459020                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total       459020                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data        17700                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total        17700                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data    188943899                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total    188943899                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data    188943899                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total    188943899                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data        21386                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        21386                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data         5674                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         5674                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data          130                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          130                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data        27060                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        27060                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data        27060                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        27060                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.080006                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.080006                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.137117                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.137117                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.276316                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.276316                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.338462                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.338462                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.091981                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.091981                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.091981                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.091981                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 62249.655172                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 62249.655172                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 105957.248072                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 105957.248072                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data 11743.809524                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 11743.809524                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data 10432.272727                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total 10432.272727                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 75911.570510                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 75911.570510                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 75911.570510                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 75911.570510                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs         3279                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs             120                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    27.325000                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          286                       # number of writebacks
system.cpu13.dcache.writebacks::total             286                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data          941                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total          941                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data          523                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total          523                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data            7                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data         1464                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total         1464                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data         1464                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total         1464                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data          770                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total          770                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          255                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          255                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data           35                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total           35                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data           43                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total           43                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data         1025                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total         1025                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data         1025                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total         1025                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data     32927900                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total     32927900                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data     20292448                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total     20292448                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data       348100                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total       348100                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data       409460                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total       409460                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data        16520                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total        16520                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data     53220348                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total     53220348                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data     53220348                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total     53220348                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.036005                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.036005                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.044942                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.044942                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.230263                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.230263                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.330769                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.330769                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.037879                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.037879                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.037879                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.037879                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 42763.506494                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 42763.506494                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 79578.227451                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 79578.227451                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data  9945.714286                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9945.714286                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data  9522.325581                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total  9522.325581                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 51922.290732                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 51922.290732                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 51922.290732                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 51922.290732                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements             529                       # number of replacements
system.cpu13.icache.tags.tagsinuse          64.514960                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs             26370                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            1018                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           25.903733                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    64.514960                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.126006                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.126006                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           56092                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          56092                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst        26370                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         26370                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst        26370                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          26370                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst        26370                       # number of overall hits
system.cpu13.icache.overall_hits::total         26370                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst         1167                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         1167                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst         1167                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         1167                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst         1167                       # number of overall misses
system.cpu13.icache.overall_misses::total         1167                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     38666239                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     38666239                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     38666239                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     38666239                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     38666239                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     38666239                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst        27537                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        27537                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst        27537                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        27537                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst        27537                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        27537                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.042379                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.042379                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.042379                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.042379                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.042379                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.042379                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 33133.023993                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 33133.023993                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 33133.023993                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 33133.023993                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 33133.023993                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 33133.023993                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs          183                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               5                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs    36.600000                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks          529                       # number of writebacks
system.cpu13.icache.writebacks::total             529                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst          149                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total          149                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst          149                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total          149                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst          149                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total          149                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst         1018                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total         1018                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst         1018                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total         1018                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst         1018                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total         1018                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     28730639                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     28730639                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     28730639                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     28730639                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     28730639                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     28730639                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.036968                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.036968                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.036968                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.036968                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.036968                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.036968                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 28222.631631                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 28222.631631                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 28222.631631                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 28222.631631                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 28222.631631                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 28222.631631                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                 28092                       # Number of BP lookups
system.cpu14.branchPred.condPredicted           19705                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect            1488                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups              20179                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                 12951                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           64.180584                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                  3670                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect               12                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups           123                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits               12                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses            111                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           34                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                      23437                       # DTB read hits
system.cpu14.dtb.read_misses                      427                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                  23864                       # DTB read accesses
system.cpu14.dtb.write_hits                      9107                       # DTB write hits
system.cpu14.dtb.write_misses                      40                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                  9147                       # DTB write accesses
system.cpu14.dtb.data_hits                      32544                       # DTB hits
system.cpu14.dtb.data_misses                      467                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                  33011                       # DTB accesses
system.cpu14.itb.fetch_hits                     25615                       # ITB hits
system.cpu14.itb.fetch_misses                      86                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                 25701                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                          77569                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles            10818                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                       168365                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                     28092                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches            16633                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       48378                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  3295                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                 64                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         2265                       # Number of stall cycles due to pending traps
system.cpu14.fetch.IcacheWaitRetryStallCycles           35                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.CacheLines                   25615                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 586                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples            63217                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            2.663287                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           3.064751                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                  30352     48.01%     48.01% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                   2044      3.23%     51.25% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                   2732      4.32%     55.57% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                   4282      6.77%     62.34% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                   7222     11.42%     73.76% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                   1501      2.37%     76.14% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                   4010      6.34%     82.48% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                   1034      1.64%     84.12% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                  10040     15.88%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total              63217                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.362155                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      2.170519                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                  13291                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles               21212                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                   25444                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                2180                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                 1080                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved               3903                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 589                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts               151131                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                2562                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                 1080                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                  14830                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  7721                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles        10369                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                   26004                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                3203                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts               146359                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                 284                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                  690                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                 1556                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                  410                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands             98286                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups              176556                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups         163629                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups           12918                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps               74166                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  24120                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts              380                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts          349                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                    6632                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads              24668                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores             10686                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads            2295                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores           1093                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                   125213                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded               635                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                  119879                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             464                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined         26686                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined        12331                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved          127                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples        63217                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       1.896310                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      2.362731                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0             31194     49.34%     49.34% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              4780      7.56%     56.91% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              6208      9.82%     66.73% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3              5521      8.73%     75.46% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4              3880      6.14%     81.60% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5              3560      5.63%     87.23% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6              4997      7.90%     95.13% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7              1798      2.84%     97.98% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8              1279      2.02%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total         63217                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  1305     36.15%     36.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     36.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     36.15% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                  74      2.05%     38.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     38.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     38.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                319      8.84%     47.04% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     47.04% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     47.04% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     47.04% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     47.04% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     47.04% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     47.04% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     47.04% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     47.04% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     47.04% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     47.04% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     47.04% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     47.04% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     47.04% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     47.04% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     47.04% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     47.04% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     47.04% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     47.04% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     47.04% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     47.04% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.04% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     47.04% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                 1114     30.86%     77.89% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 798     22.11%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu               80647     67.27%     67.28% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                190      0.16%     67.44% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     67.44% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd              2945      2.46%     69.89% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 2      0.00%     69.89% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     69.89% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult             1937      1.62%     71.51% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     71.51% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     71.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     71.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     71.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     71.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     71.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     71.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     71.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     71.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     71.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     71.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     71.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     71.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.51% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead              24613     20.53%     92.04% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite              9541      7.96%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total               119879                       # Type of FU issued
system.cpu14.iq.rate                         1.545450                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                      3610                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.030114                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           283306                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes          138889                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses       105479                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads             23743                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes            13697                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses        10449                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses               111275                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                 12210                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads           1378                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         4760                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           55                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores         3080                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked          724                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                 1080                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                  3775                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                1188                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts            139957                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             313                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts               24668                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts              10686                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts              321                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                   29                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                1150                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           55                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          299                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          782                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts               1081                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts              117909                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts               23864                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts            1970                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                       14109                       # number of nop insts executed
system.cpu14.iew.exec_refs                      33011                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                  22466                       # Number of branches executed
system.cpu14.iew.exec_stores                     9147                       # Number of stores executed
system.cpu14.iew.exec_rate                   1.520053                       # Inst execution rate
system.cpu14.iew.wb_sent                       116852                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                      115928                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                   65410                       # num instructions producing a value
system.cpu14.iew.wb_consumers                   83497                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     1.494515                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.783381                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts         27638                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls           508                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             921                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        59108                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     1.872911                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.867815                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0        34667     58.65%     58.65% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1         5371      9.09%     67.74% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         3508      5.93%     73.67% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3         1696      2.87%     76.54% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4         1720      2.91%     79.45% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5         2484      4.20%     83.65% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          653      1.10%     84.76% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7         2061      3.49%     88.25% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8         6948     11.75%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        59108                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts             110704                       # Number of instructions committed
system.cpu14.commit.committedOps               110704                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                        27514                       # Number of memory references committed
system.cpu14.commit.loads                       19908                       # Number of loads committed
system.cpu14.commit.membars                       244                       # Number of memory barriers committed
system.cpu14.commit.branches                    19235                       # Number of branches committed
system.cpu14.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                   94158                       # Number of committed integer instructions.
system.cpu14.commit.function_calls               2461                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass        11546     10.43%     10.43% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          66462     60.04%     70.47% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           116      0.10%     70.57% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     70.57% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd         2887      2.61%     73.18% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            2      0.00%     73.18% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     73.18% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult         1921      1.74%     74.92% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     74.92% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     74.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     74.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     74.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     74.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     74.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     74.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     74.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     74.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     74.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     74.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     74.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     74.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     74.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     74.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     74.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     74.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.92% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead         20152     18.20%     93.12% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         7618      6.88%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total          110704                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                6948                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                     189046                       # The number of ROB reads
system.cpu14.rob.rob_writes                    280780                       # The number of ROB writes
system.cpu14.timesIdled                           167                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                         14352                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     936486                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                     99162                       # Number of Instructions Simulated
system.cpu14.committedOps                       99162                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             0.782245                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       0.782245                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             1.278372                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       1.278372                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                 145588                       # number of integer regfile reads
system.cpu14.int_regfile_writes                 79381                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                   11188                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                   8193                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                   787                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                  418                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements             884                       # number of replacements
system.cpu14.dcache.tags.tagsinuse          14.363388                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs             25427                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             993                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           25.606244                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    14.363388                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.112214                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.112214                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          109                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           59290                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          59290                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data        19258                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total         19258                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data         6620                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         6620                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data          150                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total          150                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data          136                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total          136                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data        25878                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          25878                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data        25878                       # number of overall hits
system.cpu14.dcache.overall_hits::total         25878                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data         1958                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         1958                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data          792                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          792                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data           65                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           65                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data           55                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           55                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data         2750                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         2750                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data         2750                       # number of overall misses
system.cpu14.dcache.overall_misses::total         2750                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data    106716840                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total    106716840                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data     78728364                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total     78728364                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data       715080                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total       715080                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data       592360                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total       592360                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data    185445204                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total    185445204                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data    185445204                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total    185445204                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data        21216                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        21216                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data         7412                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         7412                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data          215                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total          215                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data          191                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total          191                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data        28628                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        28628                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data        28628                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        28628                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.092289                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.092289                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.106854                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.106854                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.302326                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.302326                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.287958                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.287958                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.096060                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.096060                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.096060                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.096060                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 54502.982635                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 54502.982635                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 99404.500000                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 99404.500000                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data 11001.230769                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 11001.230769                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data 10770.181818                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total 10770.181818                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 67434.619636                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 67434.619636                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 67434.619636                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 67434.619636                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs         2066                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs             105                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    19.676190                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          336                       # number of writebacks
system.cpu14.dcache.writebacks::total             336                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data          971                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total          971                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data          507                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total          507                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data           10                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data         1478                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total         1478                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data         1478                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total         1478                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data          987                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total          987                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          285                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          285                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data           55                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total           55                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data           55                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total           55                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data         1272                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total         1272                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data         1272                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total         1272                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data     33594600                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total     33594600                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data     20292447                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total     20292447                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data       532180                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total       532180                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data       527460                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total       527460                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data     53887047                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total     53887047                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data     53887047                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total     53887047                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.046521                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.046521                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.038451                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.038451                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.255814                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.255814                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.287958                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.287958                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.044432                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.044432                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.044432                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.044432                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 34037.082067                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 34037.082067                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 71201.568421                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 71201.568421                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data         9676                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9676                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data  9590.181818                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total  9590.181818                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 42364.030660                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 42364.030660                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 42364.030660                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 42364.030660                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements             696                       # number of replacements
system.cpu14.icache.tags.tagsinuse          60.015936                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs             24261                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs            1189                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           20.404542                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    60.015936                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.117219                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.117219                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          493                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1          336                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          157                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.962891                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           52415                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          52415                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst        24261                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         24261                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst        24261                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          24261                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst        24261                       # number of overall hits
system.cpu14.icache.overall_hits::total         24261                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst         1352                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         1352                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst         1352                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         1352                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst         1352                       # number of overall misses
system.cpu14.icache.overall_misses::total         1352                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     54016859                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     54016859                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     54016859                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     54016859                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     54016859                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     54016859                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst        25613                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        25613                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst        25613                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        25613                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst        25613                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        25613                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.052786                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.052786                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.052786                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.052786                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.052786                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.052786                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 39953.298077                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 39953.298077                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 39953.298077                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 39953.298077                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 39953.298077                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 39953.298077                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks          696                       # number of writebacks
system.cpu14.icache.writebacks::total             696                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst          163                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total          163                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst          163                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total          163                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst          163                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total          163                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst         1189                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total         1189                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst         1189                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total         1189                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst         1189                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total         1189                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     39998459                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     39998459                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     39998459                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     39998459                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     39998459                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     39998459                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.046422                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.046422                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.046422                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.046422                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.046422                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.046422                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 33640.419680                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 33640.419680                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 33640.419680                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 33640.419680                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 33640.419680                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 33640.419680                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                 34507                       # Number of BP lookups
system.cpu15.branchPred.condPredicted           24900                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect            1525                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups              23799                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                 16701                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           70.175217                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                  4244                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups           136                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits                6                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses            130                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           32                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                      28632                       # DTB read hits
system.cpu15.dtb.read_misses                      426                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                  29058                       # DTB read accesses
system.cpu15.dtb.write_hits                     10396                       # DTB write hits
system.cpu15.dtb.write_misses                      36                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                 10432                       # DTB write accesses
system.cpu15.dtb.data_hits                      39028                       # DTB hits
system.cpu15.dtb.data_misses                      462                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                  39490                       # DTB accesses
system.cpu15.itb.fetch_hits                     30825                       # ITB hits
system.cpu15.itb.fetch_misses                      81                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                 30906                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                          81135                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles             9668                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                       201930                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                     34507                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches            20951                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       58707                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  3339                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                211                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         2394                       # Number of stall cycles due to pending traps
system.cpu15.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.CacheLines                   30825                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 574                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples            72675                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            2.778535                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           3.045297                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                  32860     45.21%     45.21% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                   2266      3.12%     48.33% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                   3513      4.83%     53.17% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                   5156      7.09%     60.26% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                   9434     12.98%     73.24% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                   1506      2.07%     75.31% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                   4900      6.74%     82.06% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                   1816      2.50%     84.56% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                  11224     15.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total              72675                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.425304                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      2.488815                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                  12403                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles               25703                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                   30951                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                2495                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                 1113                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved               4571                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 577                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts               183763                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                2574                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                 1113                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                  14114                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                  7971                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles        15185                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                   31656                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                2626                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts               178605                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                 313                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents                  364                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                  783                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                  351                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands            119030                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups              215044                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups         202238                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups           12799                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps               92743                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  26287                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              555                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          531                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                    8092                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads              29918                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores             12347                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads            3341                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores           2450                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                   152857                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded               987                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                  146684                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             445                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined         29554                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined        14323                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved          225                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples        72675                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       2.018356                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      2.357277                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0             33237     45.73%     45.73% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              5802      7.98%     53.72% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2              7545     10.38%     64.10% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3              6798      9.35%     73.45% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4              5168      7.11%     80.56% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5              4572      6.29%     86.86% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6              6359      8.75%     95.61% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7              1840      2.53%     98.14% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8              1354      1.86%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total         72675                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  1254     28.63%     28.63% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    1      0.02%     28.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     28.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                  75      1.71%     30.37% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     30.37% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     30.37% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                319      7.28%     37.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     37.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     37.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     37.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     37.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     37.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     37.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     37.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     37.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     37.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     37.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     37.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     37.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     37.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     37.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     37.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     37.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     37.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     37.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     37.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     37.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     37.65% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                 1685     38.47%     76.12% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                1046     23.88%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu              100921     68.80%     68.80% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                185      0.13%     68.93% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     68.93% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd              2921      1.99%     70.92% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     70.92% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     70.92% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult             1938      1.32%     72.24% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     72.24% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     72.24% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     72.24% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     72.24% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     72.24% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     72.24% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     72.24% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     72.24% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     72.24% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     72.24% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     72.24% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.24% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     72.24% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.24% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.24% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.24% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.24% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.24% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.24% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     72.24% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.24% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.24% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead              29881     20.37%     92.61% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite             10834      7.39%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total               146684                       # Type of FU issued
system.cpu15.iq.rate                         1.807900                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                      4380                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.029860                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           347096                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes          169984                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses       132153                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads             23772                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes            13462                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses        10419                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses               138822                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                 12238                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads           1405                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         5293                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           52                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores         3586                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked          845                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                 1113                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                  3666                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                1517                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts            171990                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             367                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts               29918                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts              12347                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts              502                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                   19                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                1491                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           52                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          304                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          830                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts               1134                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts              144766                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts               29059                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts            1918                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                       18146                       # number of nop insts executed
system.cpu15.iew.exec_refs                      39491                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                  28288                       # Number of branches executed
system.cpu15.iew.exec_stores                    10432                       # Number of stores executed
system.cpu15.iew.exec_rate                   1.784261                       # Inst execution rate
system.cpu15.iew.wb_sent                       143560                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                      142572                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                   80039                       # num instructions producing a value
system.cpu15.iew.wb_consumers                  101142                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     1.757219                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.791353                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts         31021                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls           762                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             969                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        68137                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     2.047830                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.894827                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0        36535     53.62%     53.62% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1         7415     10.88%     64.50% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         4249      6.24%     70.74% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3         2001      2.94%     73.68% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4         2711      3.98%     77.65% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5         3378      4.96%     82.61% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6          859      1.26%     83.87% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7         3183      4.67%     88.54% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8         7806     11.46%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        68137                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts             139533                       # Number of instructions committed
system.cpu15.commit.committedOps               139533                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                        33386                       # Number of memory references committed
system.cpu15.commit.loads                       24625                       # Number of loads committed
system.cpu15.commit.membars                       375                       # Number of memory barriers committed
system.cpu15.commit.branches                    24833                       # Number of branches committed
system.cpu15.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                  119043                       # Number of committed integer instructions.
system.cpu15.commit.function_calls               2913                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass        15247     10.93%     10.93% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu          85604     61.35%     72.28% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           115      0.08%     72.36% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     72.36% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd         2878      2.06%     74.42% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     74.42% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     74.42% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult         1920      1.38%     75.80% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     75.80% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     75.80% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     75.80% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     75.80% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     75.80% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     75.80% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     75.80% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     75.80% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     75.80% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     75.80% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     75.80% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     75.80% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     75.80% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     75.80% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     75.80% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     75.80% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     75.80% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     75.80% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     75.80% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     75.80% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.80% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.80% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead         25000     17.92%     93.72% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite         8769      6.28%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total          139533                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                7806                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                     229572                       # The number of ROB reads
system.cpu15.rob.rob_writes                    345637                       # The number of ROB writes
system.cpu15.timesIdled                           132                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          8460                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     932911                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                    124290                       # Number of Instructions Simulated
system.cpu15.committedOps                      124290                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.652788                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.652788                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             1.531891                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       1.531891                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                 182672                       # number of integer regfile reads
system.cpu15.int_regfile_writes                 99641                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                   11150                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                   8163                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                   865                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                  421                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements             961                       # number of replacements
system.cpu15.dcache.tags.tagsinuse          13.285700                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             31274                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs            1070                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           29.228037                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    13.285700                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.103795                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.103795                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          109                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses           71817                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses          71817                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data        23935                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         23935                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data         7703                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         7703                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data          175                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total          175                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data          135                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total          135                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data        31638                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          31638                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data        31638                       # number of overall hits
system.cpu15.dcache.overall_hits::total         31638                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data         2303                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         2303                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data          862                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          862                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data           51                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           51                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data           59                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           59                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data         3165                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         3165                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data         3165                       # number of overall misses
system.cpu15.dcache.overall_misses::total         3165                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data     91769780                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total     91769780                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data     80461781                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total     80461781                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data       585280                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total       585280                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data       527460                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total       527460                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data        54280                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total        54280                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data    172231561                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total    172231561                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data    172231561                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total    172231561                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data        26238                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        26238                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data         8565                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         8565                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data          226                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          226                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data          194                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          194                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data        34803                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        34803                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data        34803                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        34803                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.087773                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.087773                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.100642                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.100642                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.225664                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.225664                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.304124                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.304124                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.090940                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.090940                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.090940                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.090940                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 39847.928789                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 39847.928789                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 93343.133411                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 93343.133411                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data 11476.078431                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 11476.078431                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data         8940                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total         8940                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 54417.554818                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 54417.554818                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 54417.554818                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 54417.554818                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs         2262                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets          105                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs             108                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    20.944444                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          105                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          383                       # number of writebacks
system.cpu15.dcache.writebacks::total             383                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data         1124                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total         1124                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data          515                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total          515                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data            8                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data         1639                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total         1639                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data         1639                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total         1639                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data         1179                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total         1179                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data          347                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total          347                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data           43                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total           43                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data           56                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total           56                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data         1526                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total         1526                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data         1526                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total         1526                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data     32225800                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total     32225800                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data     21458292                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total     21458292                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data       366980                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total       366980                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data       463740                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total       463740                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data        51920                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total        51920                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data     53684092                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total     53684092                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data     53684092                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total     53684092                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.044935                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.044935                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.040514                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.040514                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.190265                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.190265                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.288660                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.288660                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.043847                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.043847                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.043847                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.043847                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 27333.163698                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 27333.163698                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 61839.458213                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 61839.458213                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data  8534.418605                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8534.418605                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data  8281.071429                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total  8281.071429                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 35179.614679                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 35179.614679                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 35179.614679                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 35179.614679                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements             650                       # number of replacements
system.cpu15.icache.tags.tagsinuse          54.779857                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs             29524                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            1139                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           25.920983                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    54.779857                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.106992                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.106992                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1          282                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          207                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           62787                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          62787                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst        29524                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         29524                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst        29524                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          29524                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst        29524                       # number of overall hits
system.cpu15.icache.overall_hits::total         29524                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst         1300                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         1300                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst         1300                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         1300                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst         1300                       # number of overall misses
system.cpu15.icache.overall_misses::total         1300                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     36451379                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     36451379                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     36451379                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     36451379                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     36451379                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     36451379                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst        30824                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        30824                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst        30824                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        30824                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst        30824                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        30824                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.042175                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.042175                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.042175                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.042175                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.042175                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.042175                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 28039.522308                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 28039.522308                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 28039.522308                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 28039.522308                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 28039.522308                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 28039.522308                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs           22                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs           22                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks          650                       # number of writebacks
system.cpu15.icache.writebacks::total             650                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst          161                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total          161                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst          161                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total          161                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst          161                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total          161                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst         1139                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total         1139                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst         1139                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total         1139                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst         1139                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total         1139                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     28476939                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     28476939                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     28476939                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     28476939                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     28476939                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     28476939                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.036952                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.036952                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.036952                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.036952                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.036952                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.036952                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 25001.702371                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 25001.702371                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 25001.702371                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 25001.702371                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 25001.702371                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 25001.702371                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      1475                       # number of replacements
system.l2.tags.tagsinuse                  4049.864252                       # Cycle average of tags in use
system.l2.tags.total_refs                       42213                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9077                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.650545                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2213.176962                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst     1211.794771                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      479.634697                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       58.405727                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data        5.827690                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        3.885823                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        4.086428                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        1.180497                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data        4.176683                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        5.153295                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        5.018059                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        0.307646                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data        4.590207                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.978738                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        4.331176                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        0.530628                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data        3.983750                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        3.293191                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data        3.876249                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        1.556551                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        3.473895                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        0.829177                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data        3.247128                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        1.710629                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data        2.822402                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        1.781983                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data        3.788426                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        1.569362                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data        3.379240                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        5.414465                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data        3.061782                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        0.916066                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data        2.080928                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.135082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.073962                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.029275                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.003565                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000356                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000249                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000255                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000315                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000306                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.000280                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000264                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000201                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000212                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.000198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.000231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.000187                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000127                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.247184                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7602                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          801                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5044                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1675                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.463989                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2022220                       # Number of tag accesses
system.l2.tags.data_accesses                  2022220                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12743                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12743                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6753                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6753                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data              26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu02.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu03.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu04.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu05.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu08.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu12.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu13.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  149                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu03.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu04.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu07.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu08.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu09.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu10.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu11.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu12.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu13.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu14.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu15.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 31                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data             1294                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data               62                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data               38                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data               46                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data               53                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data               49                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data               61                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data               50                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data               72                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data               70                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data               40                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data               85                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data               68                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data               73                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data               86                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data               85                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2232                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          5952                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           492                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst           410                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst           394                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst           556                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst           462                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst           841                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst           569                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst           701                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst           679                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst           514                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst           969                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst          1020                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst           945                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst          1068                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst          1089                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              16661                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data         4891                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data          225                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data          218                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data          186                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data          219                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data          143                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data          344                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data          164                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data          332                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data          313                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data          216                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data          464                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data          416                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data          358                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data          440                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data          546                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9475                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                5952                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                6185                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 492                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                 287                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                 410                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                 256                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 394                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                 232                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 556                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                 272                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                 462                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                 192                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 841                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                 405                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                 569                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                 214                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                 701                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                 404                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                 679                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                 383                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                 514                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                 256                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                 969                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                 549                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                1020                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                 484                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                 945                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                 431                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                1068                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                 526                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                1089                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                 631                       # number of demand (read+write) hits
system.l2.demand_hits::total                    28368                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               5952                       # number of overall hits
system.l2.overall_hits::cpu00.data               6185                       # number of overall hits
system.l2.overall_hits::cpu01.inst                492                       # number of overall hits
system.l2.overall_hits::cpu01.data                287                       # number of overall hits
system.l2.overall_hits::cpu02.inst                410                       # number of overall hits
system.l2.overall_hits::cpu02.data                256                       # number of overall hits
system.l2.overall_hits::cpu03.inst                394                       # number of overall hits
system.l2.overall_hits::cpu03.data                232                       # number of overall hits
system.l2.overall_hits::cpu04.inst                556                       # number of overall hits
system.l2.overall_hits::cpu04.data                272                       # number of overall hits
system.l2.overall_hits::cpu05.inst                462                       # number of overall hits
system.l2.overall_hits::cpu05.data                192                       # number of overall hits
system.l2.overall_hits::cpu06.inst                841                       # number of overall hits
system.l2.overall_hits::cpu06.data                405                       # number of overall hits
system.l2.overall_hits::cpu07.inst                569                       # number of overall hits
system.l2.overall_hits::cpu07.data                214                       # number of overall hits
system.l2.overall_hits::cpu08.inst                701                       # number of overall hits
system.l2.overall_hits::cpu08.data                404                       # number of overall hits
system.l2.overall_hits::cpu09.inst                679                       # number of overall hits
system.l2.overall_hits::cpu09.data                383                       # number of overall hits
system.l2.overall_hits::cpu10.inst                514                       # number of overall hits
system.l2.overall_hits::cpu10.data                256                       # number of overall hits
system.l2.overall_hits::cpu11.inst                969                       # number of overall hits
system.l2.overall_hits::cpu11.data                549                       # number of overall hits
system.l2.overall_hits::cpu12.inst               1020                       # number of overall hits
system.l2.overall_hits::cpu12.data                484                       # number of overall hits
system.l2.overall_hits::cpu13.inst                945                       # number of overall hits
system.l2.overall_hits::cpu13.data                431                       # number of overall hits
system.l2.overall_hits::cpu14.inst               1068                       # number of overall hits
system.l2.overall_hits::cpu14.data                526                       # number of overall hits
system.l2.overall_hits::cpu15.inst               1089                       # number of overall hits
system.l2.overall_hits::cpu15.data                631                       # number of overall hits
system.l2.overall_hits::total                   28368                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data             8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data           158                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data           131                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data           182                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data             7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data            32                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data            23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data            93                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                688                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu04.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu05.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu07.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu08.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu09.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu10.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu11.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu12.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu13.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu14.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu15.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               41                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           5101                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data             50                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data             44                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data             43                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data             43                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data             43                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data             56                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data             55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data             45                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data             56                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5854                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         1961                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          238                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst           59                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst           42                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst           87                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst           55                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst           58                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst           63                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst          105                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst           69                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst           45                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           75                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst           54                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst           73                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst          121                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           50                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3155                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data          827                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data           46                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data           31                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data           34                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data           48                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data           42                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data           53                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data           48                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data           43                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data           41                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data           34                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data           55                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data           52                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data           52                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data           47                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data           32                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1485                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              1961                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              5928                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               238                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data                96                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                59                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data                75                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                42                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data                77                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                87                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data               102                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                55                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data                85                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                58                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data               106                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                63                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data                91                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst               105                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data                99                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                69                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data                96                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                45                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data                79                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                75                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data               108                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                54                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data               108                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                73                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data               104                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst               121                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data                99                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                50                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data                86                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10494                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             1961                       # number of overall misses
system.l2.overall_misses::cpu00.data             5928                       # number of overall misses
system.l2.overall_misses::cpu01.inst              238                       # number of overall misses
system.l2.overall_misses::cpu01.data               96                       # number of overall misses
system.l2.overall_misses::cpu02.inst               59                       # number of overall misses
system.l2.overall_misses::cpu02.data               75                       # number of overall misses
system.l2.overall_misses::cpu03.inst               42                       # number of overall misses
system.l2.overall_misses::cpu03.data               77                       # number of overall misses
system.l2.overall_misses::cpu04.inst               87                       # number of overall misses
system.l2.overall_misses::cpu04.data              102                       # number of overall misses
system.l2.overall_misses::cpu05.inst               55                       # number of overall misses
system.l2.overall_misses::cpu05.data               85                       # number of overall misses
system.l2.overall_misses::cpu06.inst               58                       # number of overall misses
system.l2.overall_misses::cpu06.data              106                       # number of overall misses
system.l2.overall_misses::cpu07.inst               63                       # number of overall misses
system.l2.overall_misses::cpu07.data               91                       # number of overall misses
system.l2.overall_misses::cpu08.inst              105                       # number of overall misses
system.l2.overall_misses::cpu08.data               99                       # number of overall misses
system.l2.overall_misses::cpu09.inst               69                       # number of overall misses
system.l2.overall_misses::cpu09.data               96                       # number of overall misses
system.l2.overall_misses::cpu10.inst               45                       # number of overall misses
system.l2.overall_misses::cpu10.data               79                       # number of overall misses
system.l2.overall_misses::cpu11.inst               75                       # number of overall misses
system.l2.overall_misses::cpu11.data              108                       # number of overall misses
system.l2.overall_misses::cpu12.inst               54                       # number of overall misses
system.l2.overall_misses::cpu12.data              108                       # number of overall misses
system.l2.overall_misses::cpu13.inst               73                       # number of overall misses
system.l2.overall_misses::cpu13.data              104                       # number of overall misses
system.l2.overall_misses::cpu14.inst              121                       # number of overall misses
system.l2.overall_misses::cpu14.data               99                       # number of overall misses
system.l2.overall_misses::cpu15.inst               50                       # number of overall misses
system.l2.overall_misses::cpu15.data               86                       # number of overall misses
system.l2.overall_misses::total                 10494                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu00.data       125080                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu01.data        44840                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data        14160                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data        15340                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data        14160                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data        15340                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data        15340                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        14160                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data        15340                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data        14160                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data        60180                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data        46020                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data        28320                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       510940                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu00.data        15340                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu04.data        16520                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu08.data        15340                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu09.data        46020                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu12.data        15340                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu13.data        16520                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu14.data        30680                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu15.data        16520                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       172280                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   1102386019                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     10659339                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data      9150900                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data      9141460                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data     11324460                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data      8943220                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data     10916180                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data      9346479                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data     11365760                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data     11756039                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data      8959740                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data     10911279                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data     11585159                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data     10866620                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data     10892580                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data     11318759                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1259523993                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    421704619                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     49662660                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst     10958660                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst      7954380                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst     16859840                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst      9730280                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst      9718919                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst     11218260                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst     20222840                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst     12852560                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst      8147999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst     13967660                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst     10512159                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst     13140480                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst     23975240                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst      9263000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    649889556                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data    178985940                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data      9684260                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data      6637500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data      7319540                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data     10163340                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data      8851180                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data     11457800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data     10139740                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data      9065940                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data      8618720                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data      7122480                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data     11913280                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data     11197020                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data     11149820                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data     10138560                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data      6918340                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    319363460                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    421704619                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data   1281371959                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     49662660                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data     20343599                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst     10958660                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data     15788400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      7954380                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data     16461000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst     16859840                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data     21487800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst      9730280                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data     17794400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst      9718919                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data     22373980                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst     11218260                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data     19486219                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst     20222840                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data     20431700                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst     12852560                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data     20374759                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst      8147999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data     16082220                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst     13967660                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data     22824559                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst     10512159                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data     22782179                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst     13140480                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data     22016440                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst     23975240                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data     21031140                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst      9263000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data     18237099                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2228777009                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    421704619                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data   1281371959                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     49662660                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data     20343599                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst     10958660                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data     15788400                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      7954380                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data     16461000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst     16859840                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data     21487800                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst      9730280                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data     17794400                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst      9718919                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data     22373980                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst     11218260                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data     19486219                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst     20222840                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data     20431700                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst     12852560                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data     20374759                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst      8147999                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data     16082220                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst     13967660                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data     22824559                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst     10512159                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data     22782179                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst     13140480                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data     22016440                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst     23975240                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data     21031140                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst      9263000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data     18237099                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2228777009                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        12743                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12743                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6753                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6753                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data          165                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data          142                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data          189                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data           45                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data          106                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              837                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu04.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu05.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu07.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu08.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu09.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu10.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu11.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu13.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu14.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu15.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             72                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         6395                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          112                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data           82                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data           89                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data          107                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data           92                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data          114                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data           93                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data          128                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data          125                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data           85                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          138                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data          124                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          125                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data          138                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data          139                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8086                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7913                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst          730                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst          469                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst          436                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst          643                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst          517                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst          899                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst          632                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst          806                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst          748                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst          559                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst         1044                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst         1074                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst         1018                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst         1189                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst         1139                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          19816                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data         5718                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data          271                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data          249                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data          220                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data          267                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data          185                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data          397                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data          212                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data          375                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data          354                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data          250                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data          519                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data          468                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data          410                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data          487                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data          578                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10960                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7913                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           12113                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst             730                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data             383                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst             469                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data             331                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst             436                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data             309                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst             643                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data             374                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst             517                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data             277                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst             899                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data             511                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst             632                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data             305                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst             806                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data             503                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst             748                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data             479                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst             559                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data             335                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst            1044                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data             657                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst            1074                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data             592                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst            1018                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data             535                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst            1189                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data             625                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst            1139                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data             717                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                38862                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7913                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          12113                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst            730                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data            383                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst            469                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data            331                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst            436                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data            309                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst            643                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data            374                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst            517                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data            277                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst            899                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data            511                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst            632                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data            305                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst            806                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data            503                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst            748                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data            479                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst            559                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data            335                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst           1044                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data            657                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst           1074                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data            592                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst           1018                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data            535                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst           1189                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data            625                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst           1139                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data            717                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               38862                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.235294                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.957576                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data     0.142857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data     0.250000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data     0.272727                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.922535                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.962963                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.307692                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.640000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data     0.711111                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.676471                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.877358                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.821983                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data     0.285714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu04.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu07.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu08.data     0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu09.data     0.714286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu10.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu11.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu12.data     0.571429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu13.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu14.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu15.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.569444                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.797654                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.446429                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.536585                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.483146                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.504673                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.467391                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.464912                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.462366                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.437500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.440000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.529412                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.384058                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.451613                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.416000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.376812                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.388489                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.723967                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.247820                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.326027                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.125800                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.096330                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.135303                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.106383                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.064516                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.099684                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.130273                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.092246                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.080501                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.071839                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.050279                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.071709                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.101766                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.043898                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.159215                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.144631                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.169742                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.124498                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.154545                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.179775                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.227027                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.133501                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.226415                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.114667                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.115819                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.136000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.105973                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.111111                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.126829                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.096509                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.055363                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.135493                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.247820                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.489392                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.326027                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.250653                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.125800                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.226586                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.096330                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.249191                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.135303                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.272727                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.106383                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.306859                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.064516                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.207436                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.099684                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.298361                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.130273                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.196819                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.092246                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.200418                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.080501                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.235821                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.071839                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.164384                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.050279                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.182432                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.071709                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.194393                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.101766                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.158400                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.043898                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.119944                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.270032                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.247820                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.489392                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.326027                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.250653                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.125800                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.226586                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.096330                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.249191                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.135303                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.272727                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.106383                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.306859                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.064516                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.207436                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.099684                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.298361                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.130273                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.196819                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.092246                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.200418                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.080501                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.235821                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.071839                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.164384                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.050279                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.182432                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.071709                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.194393                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.101766                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.158400                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.043898                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.119944                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.270032                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu00.data        15635                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu01.data   283.797468                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data        14160                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data        15340                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data         4720                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data  5113.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data    84.285714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data  2022.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data  4916.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data         3835                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data          885                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data  1880.625000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data         2301                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data  1231.304348                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data   634.408602                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   742.645349                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu00.data         7670                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu04.data        16520                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu08.data         7670                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu09.data         9204                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu12.data         3835                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu13.data         4130                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu14.data         7670                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu15.data  2753.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4201.951220                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 216111.746520                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 213186.780000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data       207975                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 212592.093023                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 209712.222222                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 207981.860465                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 205965.660377                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 217359.976744                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data       202960                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 213746.163636                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 199105.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 205873.188679                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 206877.839286                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 208973.461538                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 209472.692308                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 209606.648148                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 215156.131363                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 215045.700663                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 208666.638655                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst       185740                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst       189390                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 193791.264368                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 176914.181818                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 167567.568966                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 178067.619048                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 192598.476190                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 186268.985507                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 181066.644444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 186235.466667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 194669.611111                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 180006.575342                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 198142.479339                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst       185260                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 205987.180983                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 216427.980653                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 210527.391304                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 214112.903226                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 215280.588235                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 211736.250000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 210742.380952                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 216184.905660                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 211244.583333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 210835.813953                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 210212.682927                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 209484.705882                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 216605.090909                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 215327.307692                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 214419.615385                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 215714.042553                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 216198.125000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 215059.569024                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 215045.700663                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 216155.863529                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 208666.638655                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 211912.489583                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst       185740                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data       210512                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst       189390                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 213779.220779                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 193791.264368                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 210664.705882                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 176914.181818                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 209345.882353                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 167567.568966                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 211075.283019                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 178067.619048                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 214134.274725                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 192598.476190                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 206380.808081                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 186268.985507                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 212237.072917                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 181066.644444                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 203572.405063                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 186235.466667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 211338.509259                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 194669.611111                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 210946.101852                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 180006.575342                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 211696.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 198142.479339                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 212435.757576                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst       185260                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 212059.290698                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 212385.840385                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 215045.700663                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 216155.863529                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 208666.638655                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 211912.489583                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst       185740                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data       210512                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst       189390                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 213779.220779                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 193791.264368                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 210664.705882                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 176914.181818                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 209345.882353                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 167567.568966                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 211075.283019                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 178067.619048                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 214134.274725                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 192598.476190                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 206380.808081                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 186268.985507                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 212237.072917                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 181066.644444                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 203572.405063                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 186235.466667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 211338.509259                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 194669.611111                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 210946.101852                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 180006.575342                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 211696.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 198142.479339                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 212435.757576                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst       185260                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 212059.290698                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 212385.840385                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                151                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             5218                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         8                       # number of cycles access was blocked
system.l2.blocked::no_targets                      40                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      18.875000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   130.450000                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1087                       # number of writebacks
system.l2.writebacks::total                      1087                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu00.inst           40                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst           46                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           40                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           32                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           38                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           50                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           47                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           56                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           74                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           53                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           34                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           57                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           36                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           56                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           69                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst           38                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           766                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           56                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst             40                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             40                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             47                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             56                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             74                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             34                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             57                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             36                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             56                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             69                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 822                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst            40                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            40                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            47                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            56                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            74                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            34                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            57                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            36                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            56                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            69                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                822                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data          158                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data          131                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data          182                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data           32                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data           23                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data           93                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           688                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu04.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu05.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu07.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu08.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu09.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu10.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu11.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu12.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu13.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu14.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu15.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           41                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         5101                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data           50                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data           44                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data           43                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data           43                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data           43                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data           56                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data           45                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data           56                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5854                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         1921                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          192                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           19                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst           49                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst           11                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst           31                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst           16                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst           11                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst           18                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst           18                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst           52                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst           12                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2389                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data          824                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data           42                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data           28                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data           32                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data           44                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data           38                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data           52                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data           43                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data           37                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data           35                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data           30                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data           51                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data           49                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data           48                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data           44                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data           32                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1429                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         1921                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         5925                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          192                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data           92                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data           72                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data           75                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst           49                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data           98                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data           81                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data          105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data           86                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data           93                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data           90                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data           75                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data          104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data          105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data          100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst           52                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data           96                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data           86                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9672                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         1921                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         5925                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          192                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data           92                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data           72                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data           75                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst           49                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data           98                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data           81                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data          105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data           86                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data           93                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data           90                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data           75                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data          104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data          105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data          100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst           52                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data           96                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data           86                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9672                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data       100760                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data      2005380                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data        10900                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data        12020                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data        35620                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data        37440                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data      1647440                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data      2327580                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data        87920                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data        72400                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data        49640                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data       204080                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data       406880                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data       250320                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data       292020                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data      1189820                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      8730220                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        24000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu04.data        13600                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu05.data        12440                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu07.data        12800                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu08.data        24640                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu09.data        62860                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu10.data        41560                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu11.data        99960                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu12.data        50720                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu13.data        50560                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu14.data        51500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu15.data        76640                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       521280                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   1087556380                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data     10512379                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data      9018380                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data      9014140                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data     11164902                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data      8820960                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data     10759521                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data      9220942                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data     11202220                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data     11598862                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data      8829060                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data     10754640                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data     11419860                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data     10715421                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data     10740601                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data     11162279                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1242490547                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    409744040                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     40945700                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst      4057920                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst      2131080                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst     10492530                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst      1064620                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst      2349199                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst      1490840                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst      6626185                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst      3410441                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst      2348961                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst      3840480                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst      3848479                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst      3630680                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst     11101562                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst      2559101                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    509641818                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data    176114220                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data      8959600                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data      5999801                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data      6848040                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data      9385861                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data      8137965                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data     11103561                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data      9189522                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data      7909865                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data      7474180                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data      6416965                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data     10920540                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data     10445862                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data     10259342                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data      9401340                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data      6825880                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    305392544                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    409744040                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data   1263670600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     40945700                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data     19471979                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      4057920                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data     15018181                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst      2131080                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data     15862180                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst     10492530                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data     20550763                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst      1064620                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data     16958925                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst      2349199                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data     21863082                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst      1490840                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data     18410464                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst      6626185                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data     19112085                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst      3410441                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data     19073042                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst      2348961                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data     15246025                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst      3840480                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data     21675180                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst      3848479                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data     21865722                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst      3630680                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data     20974763                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst     11101562                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data     20141941                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst      2559101                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data     17988159                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2057524909                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    409744040                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data   1263670600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     40945700                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data     19471979                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      4057920                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data     15018181                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst      2131080                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data     15862180                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst     10492530                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data     20550763                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst      1064620                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data     16958925                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst      2349199                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data     21863082                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst      1490840                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data     18410464                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst      6626185                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data     19112085                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst      3410441                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data     19073042                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst      2348961                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data     15246025                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst      3840480                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data     21675180                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst      3848479                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data     21865722                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst      3630680                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data     20974763                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst     11101562                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data     20141941                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst      2559101                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data     17988159                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2057524909                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.235294                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.957576                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data     0.142857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data     0.250000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data     0.272727                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.922535                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.962963                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.307692                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.640000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data     0.711111                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.676471                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.877358                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.821983                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data     0.285714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu04.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu07.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu08.data     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu09.data     0.714286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu10.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu11.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu12.data     0.571429                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu13.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu14.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu15.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.569444                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.797654                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.446429                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.536585                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.483146                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.504673                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.467391                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.464912                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.462366                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.437500                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.440000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.529412                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.384058                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.451613                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.416000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.376812                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.388489                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.723967                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.242765                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.263014                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.040512                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.022936                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.076205                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.009671                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.012236                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.011076                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.038462                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.021390                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.019678                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.017241                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.016760                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.016699                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.043734                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.010536                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.120559                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.144106                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.154982                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.112450                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.145455                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.164794                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.205405                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.130982                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.202830                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.098667                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.098870                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.120000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.098266                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.104701                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.117073                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.090349                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.055363                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.130383                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.242765                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.489144                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.263014                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.240209                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.040512                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.217523                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.022936                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.242718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.076205                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.262032                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.009671                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.292419                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.012236                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.205479                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.011076                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.281967                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.038462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.184891                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.021390                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.187891                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.019678                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.223881                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.017241                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.158295                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.016760                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.177365                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.016699                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.186916                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.043734                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.153600                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.010536                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.119944                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.248881                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.242765                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.489144                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.263014                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.240209                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.040512                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.217523                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.022936                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.242718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.076205                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.262032                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.009671                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.292419                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.012236                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.205479                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.011076                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.281967                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.038462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.184891                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.021390                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.187891                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.019678                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.223881                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.017241                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.158295                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.016760                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.177365                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.016699                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.186916                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.043734                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.153600                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.010536                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.119944                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.248881                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data        12595                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 12692.278481                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data        10900                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data        12020                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data 11873.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data        12480                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data 12575.877863                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data 12788.901099                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data        12560                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data 12066.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data        12410                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data        12755                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data        12715                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data        12516                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data 12696.521739                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data 12793.763441                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 12689.273256                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        12000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu04.data        13600                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu05.data        12440                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu07.data        12800                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu08.data        12320                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu09.data        12572                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu10.data 13853.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu11.data        12495                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu12.data        12680                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu13.data        12640                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu14.data        12875                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu15.data 12773.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 12714.146341                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 213204.544207                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 210247.580000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 204963.181818                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 209631.162791                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 206757.444444                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 205138.604651                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 203009.830189                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 214440.511628                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 200039.642857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 210888.400000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 196201.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 202917.735849                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 203926.071429                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 206065.788462                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 206550.019231                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 206708.870370                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 212246.420738                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 213297.261843                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 213258.854167                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 213574.736842                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst       213108                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst 214133.265306                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst       212924                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 213563.545455                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst 212977.142857                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst 213747.903226                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst 213152.562500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst 213541.909091                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst       213360                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst 213804.388889                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 213569.411765                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst 213491.576923                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst 213258.416667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 213328.513185                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 213730.849515                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 213323.809524                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 214278.607143                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 214001.250000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 213315.022727                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 214156.973684                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 213530.019231                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 213709.813953                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 213780.135135                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data       213548                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 213898.833333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 214128.235294                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 213180.857143                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 213736.291667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 213666.818182                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 213308.750000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 213710.667600                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 213297.261843                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 213277.738397                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 213258.854167                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 211651.945652                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 213574.736842                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 208585.847222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst       213108                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 211495.733333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst 214133.265306                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 209701.663265                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst       212924                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 209369.444444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 213563.545455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 208219.828571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 212977.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 214075.162791                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 213747.903226                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 205506.290323                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 213152.562500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 211922.688889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 213541.909091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 203280.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst       213360                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 208415.192308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 213804.388889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 208244.971429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 213569.411765                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 209747.630000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst 213491.576923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 209811.885417                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 213258.416667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 209164.639535                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 212730.036084                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 213297.261843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 213277.738397                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 213258.854167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 211651.945652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 213574.736842                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 208585.847222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst       213108                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 211495.733333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst 214133.265306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 209701.663265                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst       212924                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 209369.444444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 213563.545455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 208219.828571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 212977.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 214075.162791                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 213747.903226                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 205506.290323                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 213152.562500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 211922.688889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 213541.909091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 203280.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst       213360                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 208415.192308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 213804.388889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 208244.971429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 213569.411765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 209747.630000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst 213491.576923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 209811.885417                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 213258.416667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 209164.639535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 212730.036084                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               3818                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1087                       # Transaction distribution
system.membus.trans_dist::CleanEvict              239                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1370                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            401                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5837                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5807                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3818                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        22377                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  22377                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       685568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  685568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1025                       # Total snoops (count)
system.membus.snoop_fanout::samples             14417                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14417    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               14417                       # Request fanout histogram
system.membus.reqLayer0.occupancy            23585150                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           48125000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        79058                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        28209                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        26201                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            153                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          142                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           11                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             35895                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        13830                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        12535                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7843                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1472                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           432                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1904                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           27                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           27                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8451                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8451                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         19816                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        16079                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        23227                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side        36615                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         1732                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         1959                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side         1018                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side         1146                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side          928                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         1101                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         1481                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         1376                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         1145                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         1093                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side         2218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         2338                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         1460                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         1567                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         1942                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         1883                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         1800                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         1915                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         1244                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         1180                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         2669                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         3107                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         2736                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         2603                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         2565                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         2355                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         3074                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         2931                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         2928                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         3445                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                118781                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       980096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      1347904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        64128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        38464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side        35136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side        34304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        31488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        31424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        53632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side        36224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        40192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        25920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        84416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        51648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        52992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        29056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side        72704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side        52992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        67328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        49088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        43840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        32576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side       104000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        62400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side       106368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        58112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        99008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        52544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side       120640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        61504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side       114496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        70336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4104960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            7981                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            47792                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            2.297916                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           3.875212                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  26150     54.72%     54.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7464     15.62%     70.33% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2063      4.32%     74.65% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1293      2.71%     77.36% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1185      2.48%     79.84% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1188      2.49%     82.32% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1133      2.37%     84.69% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1057      2.21%     86.90% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    943      1.97%     88.88% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    929      1.94%     90.82% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   870      1.82%     92.64% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   833      1.74%     94.38% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   781      1.63%     96.02% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   742      1.55%     97.57% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   726      1.52%     99.09% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   434      0.91%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              47792                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          153029525                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          28318754                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          44170650                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           2662056                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           3171739                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1714352                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           1713315                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           1590249                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           1657862                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           2350154                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           2122336                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1894106                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy          1713294                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          3245902                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          3660256                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          2312466                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy          2188280                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          2963842                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          2868944                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          2722019                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy          2969965                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          2037121                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          1764471                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          3782056                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy          4966084                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          3863365                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          4025551                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          3684458                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy          3657915                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          4327958                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          4584228                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          4097446                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy          5307174                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
