
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libuuid.so.1.3.0_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000001540 <.init>:
    1540:	stp	x29, x30, [sp, #-16]!
    1544:	mov	x29, sp
    1548:	bl	1890 <*ABS*+0x48@plt>
    154c:	ldp	x29, x30, [sp], #16
    1550:	ret

Disassembly of section .plt:

0000000000001560 <memcpy@plt-0x20>:
    1560:	stp	x16, x30, [sp, #-16]!
    1564:	adrp	x16, 16000 <uuid_get_template@@UUID_2.31+0x13278>
    1568:	ldr	x17, [x16, #4088]
    156c:	add	x16, x16, #0xff8
    1570:	br	x17
    1574:	nop
    1578:	nop
    157c:	nop

0000000000001580 <memcpy@plt>:
    1580:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    1584:	ldr	x17, [x16]
    1588:	add	x16, x16, #0x0
    158c:	br	x17

0000000000001590 <strtoul@plt>:
    1590:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    1594:	ldr	x17, [x16, #8]
    1598:	add	x16, x16, #0x8
    159c:	br	x17

00000000000015a0 <strlen@plt>:
    15a0:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    15a4:	ldr	x17, [x16, #16]
    15a8:	add	x16, x16, #0x10
    15ac:	br	x17

00000000000015b0 <__cxa_finalize@plt>:
    15b0:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    15b4:	ldr	x17, [x16, #24]
    15b8:	add	x16, x16, #0x18
    15bc:	br	x17

00000000000015c0 <sprintf@plt>:
    15c0:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    15c4:	ldr	x17, [x16, #32]
    15c8:	add	x16, x16, #0x20
    15cc:	br	x17

00000000000015d0 <getuid@plt>:
    15d0:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    15d4:	ldr	x17, [x16, #40]
    15d8:	add	x16, x16, #0x28
    15dc:	br	x17

00000000000015e0 <fclose@plt>:
    15e0:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    15e4:	ldr	x17, [x16, #48]
    15e8:	add	x16, x16, #0x30
    15ec:	br	x17

00000000000015f0 <uuid_generate_time@plt>:
    15f0:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    15f4:	ldr	x17, [x16, #56]
    15f8:	add	x16, x16, #0x38
    15fc:	br	x17

0000000000001600 <getpid@plt>:
    1600:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    1604:	ldr	x17, [x16, #64]
    1608:	add	x16, x16, #0x40
    160c:	br	x17

0000000000001610 <time@plt>:
    1610:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    1614:	ldr	x17, [x16, #72]
    1618:	add	x16, x16, #0x48
    161c:	br	x17

0000000000001620 <open@plt>:
    1620:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    1624:	ldr	x17, [x16, #80]
    1628:	add	x16, x16, #0x50
    162c:	br	x17

0000000000001630 <__isoc99_fscanf@plt>:
    1630:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    1634:	ldr	x17, [x16, #88]
    1638:	add	x16, x16, #0x58
    163c:	br	x17

0000000000001640 <getppid@plt>:
    1640:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    1644:	ldr	x17, [x16, #96]
    1648:	add	x16, x16, #0x60
    164c:	br	x17

0000000000001650 <flock@plt>:
    1650:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    1654:	ldr	x17, [x16, #104]
    1658:	add	x16, x16, #0x68
    165c:	br	x17

0000000000001660 <memset@plt>:
    1660:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    1664:	ldr	x17, [x16, #112]
    1668:	add	x16, x16, #0x70
    166c:	br	x17

0000000000001670 <fdopen@plt>:
    1670:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    1674:	ldr	x17, [x16, #120]
    1678:	add	x16, x16, #0x78
    167c:	br	x17

0000000000001680 <gettimeofday@plt>:
    1680:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    1684:	ldr	x17, [x16, #128]
    1688:	add	x16, x16, #0x80
    168c:	br	x17

0000000000001690 <random@plt>:
    1690:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    1694:	ldr	x17, [x16, #136]
    1698:	add	x16, x16, #0x88
    169c:	br	x17

00000000000016a0 <rewind@plt>:
    16a0:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    16a4:	ldr	x17, [x16, #144]
    16a8:	add	x16, x16, #0x90
    16ac:	br	x17

00000000000016b0 <__uuid_generate_time@plt>:
    16b0:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    16b4:	ldr	x17, [x16, #152]
    16b8:	add	x16, x16, #0x98
    16bc:	br	x17

00000000000016c0 <close@plt>:
    16c0:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    16c4:	ldr	x17, [x16, #160]
    16c8:	add	x16, x16, #0xa0
    16cc:	br	x17

00000000000016d0 <__gmon_start__@plt>:
    16d0:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    16d4:	ldr	x17, [x16, #168]
    16d8:	add	x16, x16, #0xa8
    16dc:	br	x17

00000000000016e0 <write@plt>:
    16e0:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    16e4:	ldr	x17, [x16, #176]
    16e8:	add	x16, x16, #0xb0
    16ec:	br	x17

00000000000016f0 <access@plt>:
    16f0:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    16f4:	ldr	x17, [x16, #184]
    16f8:	add	x16, x16, #0xb8
    16fc:	br	x17

0000000000001700 <memcmp@plt>:
    1700:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    1704:	ldr	x17, [x16, #192]
    1708:	add	x16, x16, #0xc0
    170c:	br	x17

0000000000001710 <strcmp@plt>:
    1710:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    1714:	ldr	x17, [x16, #200]
    1718:	add	x16, x16, #0xc8
    171c:	br	x17

0000000000001720 <__ctype_b_loc@plt>:
    1720:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    1724:	ldr	x17, [x16, #208]
    1728:	add	x16, x16, #0xd0
    172c:	br	x17

0000000000001730 <uuid_generate_random@plt>:
    1730:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    1734:	ldr	x17, [x16, #216]
    1738:	add	x16, x16, #0xd8
    173c:	br	x17

0000000000001740 <nanosleep@plt>:
    1740:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    1744:	ldr	x17, [x16, #224]
    1748:	add	x16, x16, #0xe0
    174c:	br	x17

0000000000001750 <connect@plt>:
    1750:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    1754:	ldr	x17, [x16, #232]
    1758:	add	x16, x16, #0xe8
    175c:	br	x17

0000000000001760 <fwrite@plt>:
    1760:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    1764:	ldr	x17, [x16, #240]
    1768:	add	x16, x16, #0xf0
    176c:	br	x17

0000000000001770 <fcntl@plt>:
    1770:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    1774:	ldr	x17, [x16, #248]
    1778:	add	x16, x16, #0xf8
    177c:	br	x17

0000000000001780 <socket@plt>:
    1780:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    1784:	ldr	x17, [x16, #256]
    1788:	add	x16, x16, #0x100
    178c:	br	x17

0000000000001790 <fflush@plt>:
    1790:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    1794:	ldr	x17, [x16, #264]
    1798:	add	x16, x16, #0x108
    179c:	br	x17

00000000000017a0 <__uuid_generate_random@plt>:
    17a0:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    17a4:	ldr	x17, [x16, #272]
    17a8:	add	x16, x16, #0x110
    17ac:	br	x17

00000000000017b0 <read@plt>:
    17b0:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    17b4:	ldr	x17, [x16, #280]
    17b8:	add	x16, x16, #0x118
    17bc:	br	x17

00000000000017c0 <jrand48@plt>:
    17c0:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    17c4:	ldr	x17, [x16, #288]
    17c8:	add	x16, x16, #0x120
    17cc:	br	x17

00000000000017d0 <dcgettext@plt>:
    17d0:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    17d4:	ldr	x17, [x16, #296]
    17d8:	add	x16, x16, #0x128
    17dc:	br	x17

00000000000017e0 <srandom@plt>:
    17e0:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    17e4:	ldr	x17, [x16, #304]
    17e8:	add	x16, x16, #0x130
    17ec:	br	x17

00000000000017f0 <ftruncate@plt>:
    17f0:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    17f4:	ldr	x17, [x16, #312]
    17f8:	add	x16, x16, #0x138
    17fc:	br	x17

0000000000001800 <strncpy@plt>:
    1800:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    1804:	ldr	x17, [x16, #320]
    1808:	add	x16, x16, #0x140
    180c:	br	x17

0000000000001810 <getrandom@plt>:
    1810:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    1814:	ldr	x17, [x16, #328]
    1818:	add	x16, x16, #0x148
    181c:	br	x17

0000000000001820 <umask@plt>:
    1820:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    1824:	ldr	x17, [x16, #336]
    1828:	add	x16, x16, #0x150
    182c:	br	x17

0000000000001830 <__errno_location@plt>:
    1830:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    1834:	ldr	x17, [x16, #344]
    1838:	add	x16, x16, #0x158
    183c:	br	x17

0000000000001840 <syscall@plt>:
    1840:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    1844:	ldr	x17, [x16, #352]
    1848:	add	x16, x16, #0x160
    184c:	br	x17

0000000000001850 <fprintf@plt>:
    1850:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    1854:	ldr	x17, [x16, #360]
    1858:	add	x16, x16, #0x168
    185c:	br	x17

0000000000001860 <ioctl@plt>:
    1860:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    1864:	ldr	x17, [x16, #368]
    1868:	add	x16, x16, #0x170
    186c:	br	x17

0000000000001870 <*ABS*@plt>:
    1870:	stp	x2, x3, [sp, #-16]!
    1874:	adrp	x2, 16000 <uuid_get_template@@UUID_2.31+0x13278>
    1878:	adrp	x3, 16000 <uuid_get_template@@UUID_2.31+0x13278>
    187c:	ldr	x2, [x2, #4064]

0000000000001880 <*ABS*+0x8@plt>:
    1880:	add	x3, x3, #0xfe8
    1884:	br	x2
    1888:	nop
    188c:	nop

Disassembly of section .text:

0000000000001890 <uuid_clear@@UUID_1.0-0x108>:
    1890:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13278>
    1894:	ldr	x0, [x0, #4048]
    1898:	cbz	x0, 18a0 <*ABS*+0x48@plt+0x10>
    189c:	b	16d0 <__gmon_start__@plt>
    18a0:	ret
    18a4:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    18a8:	add	x0, x0, #0x1b0
    18ac:	adrp	x1, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    18b0:	add	x1, x1, #0x1b0
    18b4:	cmp	x0, x1
    18b8:	b.eq	18e4 <*ABS*+0x48@plt+0x54>  // b.none
    18bc:	adrp	x1, 16000 <uuid_get_template@@UUID_2.31+0x13278>
    18c0:	ldr	x1, [x1, #4032]
    18c4:	cbz	x1, 18e4 <*ABS*+0x48@plt+0x54>
    18c8:	stp	x29, x30, [sp, #-16]!
    18cc:	mov	x29, sp
    18d0:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    18d4:	add	x0, x0, #0x1b0
    18d8:	blr	x1
    18dc:	ldp	x29, x30, [sp], #16
    18e0:	ret
    18e4:	ret
    18e8:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    18ec:	add	x0, x0, #0x1b0
    18f0:	adrp	x1, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    18f4:	add	x1, x1, #0x1b0
    18f8:	sub	x0, x0, x1
    18fc:	lsr	x1, x0, #63
    1900:	add	x0, x1, x0, asr #3
    1904:	cmp	xzr, x0, asr #1
    1908:	b.eq	1938 <*ABS*+0x48@plt+0xa8>  // b.none
    190c:	asr	x1, x0, #1
    1910:	adrp	x2, 16000 <uuid_get_template@@UUID_2.31+0x13278>
    1914:	ldr	x2, [x2, #4056]
    1918:	cbz	x2, 1938 <*ABS*+0x48@plt+0xa8>
    191c:	stp	x29, x30, [sp, #-16]!
    1920:	mov	x29, sp
    1924:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    1928:	add	x0, x0, #0x1b0
    192c:	blr	x2
    1930:	ldp	x29, x30, [sp], #16
    1934:	ret
    1938:	ret
    193c:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    1940:	ldrb	w0, [x0, #432]
    1944:	cbnz	w0, 1980 <*ABS*+0x48@plt+0xf0>
    1948:	stp	x29, x30, [sp, #-16]!
    194c:	mov	x29, sp
    1950:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13278>
    1954:	ldr	x0, [x0, #4040]
    1958:	cbz	x0, 1968 <*ABS*+0x48@plt+0xd8>
    195c:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    1960:	ldr	x0, [x0, #424]
    1964:	bl	15b0 <__cxa_finalize@plt>
    1968:	bl	18a4 <*ABS*+0x48@plt+0x14>
    196c:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    1970:	mov	w1, #0x1                   	// #1
    1974:	strb	w1, [x0, #432]
    1978:	ldp	x29, x30, [sp], #16
    197c:	ret
    1980:	ret
    1984:	stp	x29, x30, [sp, #-16]!
    1988:	mov	x29, sp
    198c:	bl	18e8 <*ABS*+0x48@plt+0x58>
    1990:	ldp	x29, x30, [sp], #16
    1994:	ret

0000000000001998 <uuid_clear@@UUID_1.0>:
    1998:	stp	xzr, xzr, [x0]
    199c:	ret

00000000000019a0 <uuid_compare@@UUID_1.0>:
    19a0:	stp	x29, x30, [sp, #-64]!
    19a4:	mov	x29, sp
    19a8:	str	x19, [sp, #16]
    19ac:	mov	x19, x1
    19b0:	add	x1, sp, #0x30
    19b4:	bl	2b68 <uuid_parse@@UUID_1.0+0x184>
    19b8:	add	x1, sp, #0x20
    19bc:	mov	x0, x19
    19c0:	bl	2b68 <uuid_parse@@UUID_1.0+0x184>
    19c4:	ldr	w2, [sp, #48]
    19c8:	ldr	w1, [sp, #32]
    19cc:	cmp	w2, w1
    19d0:	b.eq	19e8 <uuid_compare@@UUID_1.0+0x48>  // b.none
    19d4:	mov	w0, #0x1                   	// #1
    19d8:	cneg	w0, w0, cc  // cc = lo, ul, last
    19dc:	ldr	x19, [sp, #16]
    19e0:	ldp	x29, x30, [sp], #64
    19e4:	ret
    19e8:	ldrh	w2, [sp, #52]
    19ec:	ldrh	w1, [sp, #36]
    19f0:	cmp	w2, w1
    19f4:	b.eq	1a04 <uuid_compare@@UUID_1.0+0x64>  // b.none
    19f8:	mov	w0, #0x1                   	// #1
    19fc:	cneg	w0, w0, cc  // cc = lo, ul, last
    1a00:	b	19dc <uuid_compare@@UUID_1.0+0x3c>
    1a04:	ldrh	w2, [sp, #54]
    1a08:	ldrh	w1, [sp, #38]
    1a0c:	cmp	w2, w1
    1a10:	b.eq	1a20 <uuid_compare@@UUID_1.0+0x80>  // b.none
    1a14:	mov	w0, #0x1                   	// #1
    1a18:	cneg	w0, w0, cc  // cc = lo, ul, last
    1a1c:	b	19dc <uuid_compare@@UUID_1.0+0x3c>
    1a20:	ldrh	w2, [sp, #56]
    1a24:	ldrh	w1, [sp, #40]
    1a28:	cmp	w2, w1
    1a2c:	b.eq	1a3c <uuid_compare@@UUID_1.0+0x9c>  // b.none
    1a30:	mov	w0, #0x1                   	// #1
    1a34:	cneg	w0, w0, cc  // cc = lo, ul, last
    1a38:	b	19dc <uuid_compare@@UUID_1.0+0x3c>
    1a3c:	mov	x2, #0x6                   	// #6
    1a40:	add	x1, sp, #0x2a
    1a44:	add	x0, sp, #0x3a
    1a48:	bl	1700 <memcmp@plt>
    1a4c:	b	19dc <uuid_compare@@UUID_1.0+0x3c>

0000000000001a50 <uuid_copy@@UUID_1.0>:
    1a50:	mov	x2, #0x0                   	// #0
    1a54:	ldrb	w3, [x1, x2]
    1a58:	strb	w3, [x0, x2]
    1a5c:	add	x2, x2, #0x1
    1a60:	cmp	x2, #0x10
    1a64:	b.ne	1a54 <uuid_copy@@UUID_1.0+0x4>  // b.any
    1a68:	ret
    1a6c:	sub	sp, sp, #0x490
    1a70:	stp	x29, x30, [sp]
    1a74:	mov	x29, sp
    1a78:	stp	x21, x22, [sp, #32]
    1a7c:	mov	x22, x0
    1a80:	mov	w2, #0x0                   	// #0
    1a84:	mov	w1, #0x2                   	// #2
    1a88:	mov	w0, w1
    1a8c:	bl	1780 <socket@plt>
    1a90:	tbnz	w0, #31, 1bc8 <uuid_copy@@UUID_1.0+0x178>
    1a94:	stp	x19, x20, [sp, #16]
    1a98:	mov	w21, w0
    1a9c:	add	x19, sp, #0x58
    1aa0:	mov	x20, #0x400                 	// #1024
    1aa4:	mov	x2, x20
    1aa8:	mov	w1, #0x0                   	// #0
    1aac:	mov	x0, x19
    1ab0:	bl	1660 <memset@plt>
    1ab4:	str	w20, [sp, #1112]
    1ab8:	str	x19, [sp, #1120]
    1abc:	add	x2, sp, #0x458
    1ac0:	mov	x1, #0x8912                	// #35090
    1ac4:	mov	w0, w21
    1ac8:	bl	1860 <ioctl@plt>
    1acc:	tbnz	w0, #31, 1af8 <uuid_copy@@UUID_1.0+0xa8>
    1ad0:	stp	x23, x24, [sp, #48]
    1ad4:	ldr	w23, [sp, #1112]
    1ad8:	cmp	w23, #0x0
    1adc:	b.le	1bb0 <uuid_copy@@UUID_1.0+0x160>
    1ae0:	str	x25, [sp, #64]
    1ae4:	mov	w19, #0x0                   	// #0
    1ae8:	add	x20, sp, #0x468
    1aec:	mov	x25, #0x10                  	// #16
    1af0:	mov	x24, #0x8927                	// #35111
    1af4:	b	1b1c <uuid_copy@@UUID_1.0+0xcc>
    1af8:	mov	w0, w21
    1afc:	bl	16c0 <close@plt>
    1b00:	mov	w0, #0xffffffff            	// #-1
    1b04:	ldp	x19, x20, [sp, #16]
    1b08:	b	1bcc <uuid_copy@@UUID_1.0+0x17c>
    1b0c:	cbnz	x22, 1b7c <uuid_copy@@UUID_1.0+0x12c>
    1b10:	add	w19, w19, #0x28
    1b14:	cmp	w19, w23
    1b18:	b.ge	1bac <uuid_copy@@UUID_1.0+0x15c>  // b.tcont
    1b1c:	mov	x2, x25
    1b20:	ldr	x1, [sp, #1120]
    1b24:	add	x1, x1, w19, sxtw
    1b28:	mov	x0, x20
    1b2c:	bl	1800 <strncpy@plt>
    1b30:	mov	x2, x20
    1b34:	mov	x1, x24
    1b38:	mov	w0, w21
    1b3c:	bl	1860 <ioctl@plt>
    1b40:	tbnz	w0, #31, 1b10 <uuid_copy@@UUID_1.0+0xc0>
    1b44:	ldrb	w1, [sp, #1148]
    1b48:	ldrb	w0, [sp, #1149]
    1b4c:	orr	w1, w1, w0
    1b50:	ldrb	w0, [sp, #1146]
    1b54:	ldrb	w2, [sp, #1147]
    1b58:	orr	w0, w0, w2
    1b5c:	orr	w1, w1, w0
    1b60:	ldrb	w0, [sp, #1150]
    1b64:	ldrb	w2, [sp, #1151]
    1b68:	orr	w0, w0, w2
    1b6c:	orr	w1, w1, w0
    1b70:	tst	w1, #0xff
    1b74:	b.ne	1b0c <uuid_copy@@UUID_1.0+0xbc>  // b.any
    1b78:	b	1b10 <uuid_copy@@UUID_1.0+0xc0>
    1b7c:	add	x0, sp, #0x400
    1b80:	ldur	w0, [x0, #122]
    1b84:	str	w0, [x22]
    1b88:	ldrh	w0, [sp, #1150]
    1b8c:	strh	w0, [x22, #4]
    1b90:	mov	w0, w21
    1b94:	bl	16c0 <close@plt>
    1b98:	mov	w0, #0x1                   	// #1
    1b9c:	ldp	x19, x20, [sp, #16]
    1ba0:	ldp	x23, x24, [sp, #48]
    1ba4:	ldr	x25, [sp, #64]
    1ba8:	b	1bcc <uuid_copy@@UUID_1.0+0x17c>
    1bac:	ldr	x25, [sp, #64]
    1bb0:	mov	w0, w21
    1bb4:	bl	16c0 <close@plt>
    1bb8:	mov	w0, #0x0                   	// #0
    1bbc:	ldp	x19, x20, [sp, #16]
    1bc0:	ldp	x23, x24, [sp, #48]
    1bc4:	b	1bcc <uuid_copy@@UUID_1.0+0x17c>
    1bc8:	mov	w0, #0xffffffff            	// #-1
    1bcc:	ldp	x21, x22, [sp, #32]
    1bd0:	ldp	x29, x30, [sp]
    1bd4:	add	sp, sp, #0x490
    1bd8:	ret

0000000000001bdc <__uuid_generate_time@@UUIDD_PRIVATE>:
    1bdc:	stp	x29, x30, [sp, #-112]!
    1be0:	mov	x29, sp
    1be4:	stp	x19, x20, [sp, #16]
    1be8:	stp	x21, x22, [sp, #32]
    1bec:	stp	x23, x24, [sp, #48]
    1bf0:	mov	x20, x0
    1bf4:	mov	x22, x1
    1bf8:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    1bfc:	ldr	w0, [x0, #440]
    1c00:	cbz	w0, 1c7c <__uuid_generate_time@@UUIDD_PRIVATE+0xa0>
    1c04:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    1c08:	ldr	x1, [x0, #392]
    1c0c:	add	x0, x0, #0x188
    1c10:	blr	x1
    1c14:	mrs	x1, tpidr_el0
    1c18:	ldr	w0, [x1, x0]
    1c1c:	cmn	w0, #0x1
    1c20:	csetm	w21, eq  // eq = none
    1c24:	cmn	w0, #0x2
    1c28:	b.eq	1cc8 <__uuid_generate_time@@UUIDD_PRIVATE+0xec>  // b.none
    1c2c:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    1c30:	ldr	x1, [x0, #392]
    1c34:	add	x0, x0, #0x188
    1c38:	blr	x1
    1c3c:	mrs	x1, tpidr_el0
    1c40:	ldr	w0, [x1, x0]
    1c44:	tbz	w0, #31, 1d78 <__uuid_generate_time@@UUIDD_PRIVATE+0x19c>
    1c48:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    1c4c:	ldr	x1, [x0, #376]
    1c50:	add	x0, x0, #0x178
    1c54:	blr	x1
    1c58:	mrs	x2, tpidr_el0
    1c5c:	add	x0, x2, x0
    1c60:	ldr	x1, [x0, #16]
    1c64:	ldr	x0, [x0, #24]
    1c68:	orr	x1, x1, x0
    1c6c:	cbz	x1, 1e98 <__uuid_generate_time@@UUIDD_PRIVATE+0x2bc>
    1c70:	add	x24, sp, #0x50
    1c74:	mrs	x23, tpidr_el0
    1c78:	b	1f28 <__uuid_generate_time@@UUIDD_PRIVATE+0x34c>
    1c7c:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    1c80:	add	x0, x0, #0x1b8
    1c84:	add	x0, x0, #0x8
    1c88:	bl	1a6c <uuid_copy@@UUID_1.0+0x1c>
    1c8c:	cmp	w0, #0x0
    1c90:	b.le	1ca4 <__uuid_generate_time@@UUIDD_PRIVATE+0xc8>
    1c94:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    1c98:	mov	w1, #0x1                   	// #1
    1c9c:	str	w1, [x0, #440]
    1ca0:	b	1c04 <__uuid_generate_time@@UUIDD_PRIVATE+0x28>
    1ca4:	adrp	x19, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    1ca8:	add	x19, x19, #0x1b8
    1cac:	mov	x1, #0x6                   	// #6
    1cb0:	add	x0, x19, #0x8
    1cb4:	bl	2fe4 <uuid_get_template@@UUID_2.31+0x25c>
    1cb8:	ldrb	w0, [x19, #8]
    1cbc:	orr	w0, w0, #0x1
    1cc0:	strb	w0, [x19, #8]
    1cc4:	b	1c94 <__uuid_generate_time@@UUIDD_PRIVATE+0xb8>
    1cc8:	mov	w0, #0x0                   	// #0
    1ccc:	bl	1820 <umask@plt>
    1cd0:	mov	w23, w0
    1cd4:	mov	w2, #0x1b0                 	// #432
    1cd8:	mov	w1, #0x42                  	// #66
    1cdc:	movk	w1, #0x8, lsl #16
    1ce0:	adrp	x0, 5000 <uuid_get_template@@UUID_2.31+0x2278>
    1ce4:	add	x0, x0, #0x2c8
    1ce8:	bl	1620 <open@plt>
    1cec:	mov	w19, w0
    1cf0:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    1cf4:	ldr	x1, [x0, #392]
    1cf8:	add	x0, x0, #0x188
    1cfc:	blr	x1
    1d00:	mrs	x1, tpidr_el0
    1d04:	str	w19, [x1, x0]
    1d08:	mov	w0, w23
    1d0c:	bl	1820 <umask@plt>
    1d10:	cmn	w19, #0x1
    1d14:	b.ne	1d20 <__uuid_generate_time@@UUIDD_PRIVATE+0x144>  // b.any
    1d18:	mov	w21, #0xffffffff            	// #-1
    1d1c:	b	1c48 <__uuid_generate_time@@UUIDD_PRIVATE+0x6c>
    1d20:	adrp	x1, 5000 <uuid_get_template@@UUID_2.31+0x2278>
    1d24:	add	x1, x1, #0x2e8
    1d28:	mov	w0, w19
    1d2c:	bl	1670 <fdopen@plt>
    1d30:	mov	x1, x0
    1d34:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    1d38:	ldr	x2, [x0, #376]
    1d3c:	add	x0, x0, #0x178
    1d40:	blr	x2
    1d44:	mrs	x2, tpidr_el0
    1d48:	str	x1, [x2, x0]
    1d4c:	cbnz	x1, 1c2c <__uuid_generate_time@@UUIDD_PRIVATE+0x50>
    1d50:	mov	w0, w19
    1d54:	bl	16c0 <close@plt>
    1d58:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    1d5c:	ldr	x1, [x0, #392]
    1d60:	add	x0, x0, #0x188
    1d64:	blr	x1
    1d68:	mrs	x1, tpidr_el0
    1d6c:	mov	w2, #0xffffffff            	// #-1
    1d70:	str	w2, [x1, x0]
    1d74:	b	1d18 <__uuid_generate_time@@UUIDD_PRIVATE+0x13c>
    1d78:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    1d7c:	ldr	x1, [x0, #376]
    1d80:	add	x0, x0, #0x178
    1d84:	blr	x1
    1d88:	mrs	x1, tpidr_el0
    1d8c:	ldr	x0, [x1, x0]
    1d90:	bl	16a0 <rewind@plt>
    1d94:	mrs	x24, tpidr_el0
    1d98:	mov	w23, #0x2                   	// #2
    1d9c:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    1da0:	ldr	x1, [x0, #392]
    1da4:	add	x0, x0, #0x188
    1da8:	blr	x1
    1dac:	ldr	w19, [x24, x0]
    1db0:	mov	w1, w23
    1db4:	mov	w0, w19
    1db8:	bl	1650 <flock@plt>
    1dbc:	tbz	w0, #31, 1e18 <__uuid_generate_time@@UUIDD_PRIVATE+0x23c>
    1dc0:	bl	1830 <__errno_location@plt>
    1dc4:	ldr	w0, [x0]
    1dc8:	cmp	w0, #0xb
    1dcc:	ccmp	w0, #0x4, #0x4, ne  // ne = any
    1dd0:	b.eq	1d9c <__uuid_generate_time@@UUIDD_PRIVATE+0x1c0>  // b.none
    1dd4:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    1dd8:	ldr	x1, [x0, #376]
    1ddc:	add	x0, x0, #0x178
    1de0:	blr	x1
    1de4:	mrs	x19, tpidr_el0
    1de8:	ldr	x0, [x19, x0]
    1dec:	bl	15e0 <fclose@plt>
    1df0:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    1df4:	ldr	x1, [x0, #392]
    1df8:	add	x0, x0, #0x188
    1dfc:	blr	x1
    1e00:	add	x23, x19, x0
    1e04:	ldr	w0, [x19, x0]
    1e08:	bl	16c0 <close@plt>
    1e0c:	mov	w21, #0xffffffff            	// #-1
    1e10:	str	w21, [x23]
    1e14:	b	1c48 <__uuid_generate_time@@UUIDD_PRIVATE+0x6c>
    1e18:	tbnz	w19, #31, 1c48 <__uuid_generate_time@@UUIDD_PRIVATE+0x6c>
    1e1c:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    1e20:	ldr	x1, [x0, #376]
    1e24:	add	x0, x0, #0x178
    1e28:	blr	x1
    1e2c:	add	x5, sp, #0x44
    1e30:	add	x4, sp, #0x50
    1e34:	add	x3, sp, #0x48
    1e38:	add	x2, sp, #0x40
    1e3c:	adrp	x1, 5000 <uuid_get_template@@UUID_2.31+0x2278>
    1e40:	add	x1, x1, #0x2f0
    1e44:	mrs	x6, tpidr_el0
    1e48:	ldr	x0, [x6, x0]
    1e4c:	bl	1630 <__isoc99_fscanf@plt>
    1e50:	cmp	w0, #0x4
    1e54:	b.ne	1c48 <__uuid_generate_time@@UUIDD_PRIVATE+0x6c>  // b.any
    1e58:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    1e5c:	ldr	x1, [x0, #376]
    1e60:	add	x0, x0, #0x178
    1e64:	blr	x1
    1e68:	mrs	x1, tpidr_el0
    1e6c:	add	x0, x1, x0
    1e70:	ldr	w1, [sp, #64]
    1e74:	and	w1, w1, #0x3fff
    1e78:	strh	w1, [x0, #8]
    1e7c:	ldr	x1, [sp, #72]
    1e80:	str	x1, [x0, #16]
    1e84:	ldr	x1, [sp, #80]
    1e88:	str	x1, [x0, #24]
    1e8c:	ldr	w1, [sp, #68]
    1e90:	str	w1, [x0, #32]
    1e94:	b	1c48 <__uuid_generate_time@@UUIDD_PRIVATE+0x6c>
    1e98:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    1e9c:	ldr	x1, [x0, #376]
    1ea0:	add	x0, x0, #0x178
    1ea4:	blr	x1
    1ea8:	add	x19, x2, x0
    1eac:	mov	x1, #0x2                   	// #2
    1eb0:	add	x0, x19, #0x8
    1eb4:	bl	2fe4 <uuid_get_template@@UUID_2.31+0x25c>
    1eb8:	ldrh	w0, [x19, #8]
    1ebc:	and	w0, w0, #0x3fff
    1ec0:	strh	w0, [x19, #8]
    1ec4:	mov	x1, #0x0                   	// #0
    1ec8:	add	x0, x19, #0x10
    1ecc:	bl	1680 <gettimeofday@plt>
    1ed0:	ldr	x0, [x19, #16]
    1ed4:	sub	x0, x0, #0x1
    1ed8:	str	x0, [x19, #16]
    1edc:	b	1c70 <__uuid_generate_time@@UUIDD_PRIVATE+0x94>
    1ee0:	ldr	x1, [sp, #88]
    1ee4:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    1ee8:	ldr	x2, [x0, #376]
    1eec:	add	x0, x0, #0x178
    1ef0:	blr	x2
    1ef4:	add	x0, x23, x0
    1ef8:	ldr	x0, [x0, #24]
    1efc:	cmp	x1, x0
    1f00:	b.lt	20f0 <__uuid_generate_time@@UUIDD_PRIVATE+0x514>  // b.tstop
    1f04:	b.ne	1f5c <__uuid_generate_time@@UUIDD_PRIVATE+0x380>  // b.any
    1f08:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    1f0c:	ldr	x1, [x0, #376]
    1f10:	add	x0, x0, #0x178
    1f14:	blr	x1
    1f18:	add	x0, x23, x0
    1f1c:	ldr	w1, [x0, #32]
    1f20:	cmp	w1, #0x9
    1f24:	b.le	2128 <__uuid_generate_time@@UUIDD_PRIVATE+0x54c>
    1f28:	mov	x1, #0x0                   	// #0
    1f2c:	mov	x0, x24
    1f30:	bl	1680 <gettimeofday@plt>
    1f34:	ldr	x19, [sp, #80]
    1f38:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    1f3c:	ldr	x1, [x0, #376]
    1f40:	add	x0, x0, #0x178
    1f44:	blr	x1
    1f48:	add	x0, x23, x0
    1f4c:	ldr	x0, [x0, #16]
    1f50:	cmp	x19, x0
    1f54:	b.lt	20f0 <__uuid_generate_time@@UUIDD_PRIVATE+0x514>  // b.tstop
    1f58:	b.eq	1ee0 <__uuid_generate_time@@UUIDD_PRIVATE+0x304>  // b.none
    1f5c:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    1f60:	ldr	x1, [x0, #376]
    1f64:	add	x0, x0, #0x178
    1f68:	blr	x1
    1f6c:	mrs	x1, tpidr_el0
    1f70:	add	x0, x1, x0
    1f74:	str	wzr, [x0, #32]
    1f78:	ldp	x2, x3, [sp, #80]
    1f7c:	stp	x2, x3, [x0, #16]
    1f80:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    1f84:	ldr	x1, [x0, #376]
    1f88:	add	x0, x0, #0x178
    1f8c:	blr	x1
    1f90:	mrs	x1, tpidr_el0
    1f94:	add	x0, x1, x0
    1f98:	ldr	w1, [x0, #32]
    1f9c:	ldr	x2, [sp, #88]
    1fa0:	add	x2, x2, x2, lsl #2
    1fa4:	sxtw	x0, w1
    1fa8:	add	x2, x0, x2, lsl #1
    1fac:	mov	x0, #0x4000                	// #16384
    1fb0:	movk	x0, #0x1381, lsl #16
    1fb4:	movk	x0, #0x1dd2, lsl #32
    1fb8:	movk	x0, #0x1b2, lsl #48
    1fbc:	add	x2, x2, x0
    1fc0:	mov	x0, #0x9680                	// #38528
    1fc4:	movk	x0, #0x98, lsl #16
    1fc8:	madd	x19, x19, x0, x2
    1fcc:	cbz	x22, 205c <__uuid_generate_time@@UUIDD_PRIVATE+0x480>
    1fd0:	ldr	w0, [x22]
    1fd4:	cmp	w0, #0x1
    1fd8:	b.le	205c <__uuid_generate_time@@UUIDD_PRIVATE+0x480>
    1fdc:	sub	w0, w0, #0x1
    1fe0:	add	w2, w0, w1
    1fe4:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    1fe8:	ldr	x1, [x0, #376]
    1fec:	add	x0, x0, #0x178
    1ff0:	blr	x1
    1ff4:	mrs	x1, tpidr_el0
    1ff8:	add	x0, x1, x0
    1ffc:	mov	w1, #0x6667                	// #26215
    2000:	movk	w1, #0x6666, lsl #16
    2004:	smull	x1, w2, w1
    2008:	asr	x1, x1, #34
    200c:	sub	w1, w1, w2, asr #31
    2010:	ldr	x3, [x0, #24]
    2014:	add	x3, x3, w1, sxtw
    2018:	add	w1, w1, w1, lsl #2
    201c:	sub	w1, w2, w1, lsl #1
    2020:	str	w1, [x0, #32]
    2024:	mov	x1, #0x34db                	// #13531
    2028:	movk	x1, #0xd7b6, lsl #16
    202c:	movk	x1, #0xde82, lsl #32
    2030:	movk	x1, #0x431b, lsl #48
    2034:	smulh	x1, x3, x1
    2038:	asr	x1, x1, #18
    203c:	sub	x1, x1, x3, asr #63
    2040:	ldr	x2, [x0, #16]
    2044:	add	x2, x2, x1
    2048:	str	x2, [x0, #16]
    204c:	mov	x2, #0x4240                	// #16960
    2050:	movk	x2, #0xf, lsl #16
    2054:	msub	x1, x1, x2, x3
    2058:	str	x1, [x0, #24]
    205c:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    2060:	ldr	x1, [x0, #392]
    2064:	add	x0, x0, #0x188
    2068:	blr	x1
    206c:	mrs	x1, tpidr_el0
    2070:	ldr	w0, [x1, x0]
    2074:	tbz	w0, #31, 214c <__uuid_generate_time@@UUIDD_PRIVATE+0x570>
    2078:	lsr	x1, x19, #32
    207c:	str	w19, [sp, #96]
    2080:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    2084:	ldr	x2, [x0, #376]
    2088:	add	x0, x0, #0x178
    208c:	blr	x2
    2090:	mrs	x2, tpidr_el0
    2094:	add	x0, x2, x0
    2098:	ldrh	w0, [x0, #8]
    209c:	orr	w0, w0, #0xffff8000
    20a0:	strh	w0, [sp, #104]
    20a4:	strh	w1, [sp, #100]
    20a8:	ubfx	w1, w1, #16, #12
    20ac:	orr	w1, w1, #0x1000
    20b0:	strh	w1, [sp, #102]
    20b4:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    20b8:	add	x0, x0, #0x1b8
    20bc:	ldr	w1, [x0, #8]
    20c0:	stur	w1, [sp, #106]
    20c4:	ldrh	w0, [x0, #12]
    20c8:	strh	w0, [sp, #110]
    20cc:	mov	x1, x20
    20d0:	add	x0, sp, #0x60
    20d4:	bl	2980 <uuid_is_null@@UUID_1.0+0x24>
    20d8:	mov	w0, w21
    20dc:	ldp	x19, x20, [sp, #16]
    20e0:	ldp	x21, x22, [sp, #32]
    20e4:	ldp	x23, x24, [sp, #48]
    20e8:	ldp	x29, x30, [sp], #112
    20ec:	ret
    20f0:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    20f4:	ldr	x1, [x0, #376]
    20f8:	add	x0, x0, #0x178
    20fc:	blr	x1
    2100:	mrs	x1, tpidr_el0
    2104:	add	x0, x1, x0
    2108:	ldrh	w1, [x0, #8]
    210c:	add	w1, w1, #0x1
    2110:	and	w1, w1, #0x3fff
    2114:	strh	w1, [x0, #8]
    2118:	str	wzr, [x0, #32]
    211c:	ldp	x2, x3, [sp, #80]
    2120:	stp	x2, x3, [x0, #16]
    2124:	b	1f80 <__uuid_generate_time@@UUIDD_PRIVATE+0x3a4>
    2128:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    212c:	ldr	x2, [x0, #376]
    2130:	add	x0, x0, #0x178
    2134:	blr	x2
    2138:	mrs	x2, tpidr_el0
    213c:	add	x0, x2, x0
    2140:	add	w1, w1, #0x1
    2144:	str	w1, [x0, #32]
    2148:	b	1f80 <__uuid_generate_time@@UUIDD_PRIVATE+0x3a4>
    214c:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    2150:	ldr	x1, [x0, #376]
    2154:	add	x0, x0, #0x178
    2158:	blr	x1
    215c:	mrs	x23, tpidr_el0
    2160:	add	x22, x23, x0
    2164:	ldr	x0, [x23, x0]
    2168:	bl	16a0 <rewind@plt>
    216c:	ldr	w5, [x22, #32]
    2170:	ldr	x4, [x22, #24]
    2174:	ldr	x3, [x22, #16]
    2178:	ldrh	w2, [x22, #8]
    217c:	adrp	x1, 5000 <uuid_get_template@@UUID_2.31+0x2278>
    2180:	add	x1, x1, #0x318
    2184:	ldr	x0, [x22]
    2188:	bl	1850 <fprintf@plt>
    218c:	mov	w24, w0
    2190:	ldr	x0, [x22]
    2194:	bl	1790 <fflush@plt>
    2198:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    219c:	ldr	x1, [x0, #392]
    21a0:	add	x0, x0, #0x188
    21a4:	blr	x1
    21a8:	sxtw	x1, w24
    21ac:	ldr	w0, [x23, x0]
    21b0:	bl	17f0 <ftruncate@plt>
    21b4:	tbnz	w0, #31, 21f4 <__uuid_generate_time@@UUIDD_PRIVATE+0x618>
    21b8:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    21bc:	ldr	x1, [x0, #376]
    21c0:	add	x0, x0, #0x178
    21c4:	blr	x1
    21c8:	mrs	x22, tpidr_el0
    21cc:	ldr	x0, [x22, x0]
    21d0:	bl	16a0 <rewind@plt>
    21d4:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    21d8:	ldr	x1, [x0, #392]
    21dc:	add	x0, x0, #0x188
    21e0:	blr	x1
    21e4:	mov	w1, #0x8                   	// #8
    21e8:	ldr	w0, [x22, x0]
    21ec:	bl	1650 <flock@plt>
    21f0:	b	2078 <__uuid_generate_time@@UUIDD_PRIVATE+0x49c>
    21f4:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    21f8:	ldr	x1, [x0, #376]
    21fc:	add	x0, x0, #0x178
    2200:	blr	x1
    2204:	ldr	x3, [x23, x0]
    2208:	mov	x2, #0x14                  	// #20
    220c:	mov	x1, #0x1                   	// #1
    2210:	adrp	x0, 5000 <uuid_get_template@@UUID_2.31+0x2278>
    2214:	add	x0, x0, #0x340
    2218:	bl	1760 <fwrite@plt>
    221c:	ldr	x0, [x22]
    2220:	bl	1790 <fflush@plt>
    2224:	b	21b8 <__uuid_generate_time@@UUIDD_PRIVATE+0x5dc>
    2228:	stp	x29, x30, [sp, #-288]!
    222c:	mov	x29, sp
    2230:	stp	x19, x20, [sp, #16]
    2234:	mov	x19, x0
    2238:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    223c:	ldr	x1, [x0, #376]
    2240:	add	x0, x0, #0x178
    2244:	blr	x1
    2248:	mrs	x1, tpidr_el0
    224c:	add	x0, x1, x0
    2250:	ldr	w0, [x0, #36]
    2254:	cmp	w0, #0x0
    2258:	b.gt	2340 <__uuid_generate_time@@UUIDD_PRIVATE+0x764>
    225c:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    2260:	ldr	x1, [x0, #376]
    2264:	add	x0, x0, #0x178
    2268:	blr	x1
    226c:	mrs	x1, tpidr_el0
    2270:	add	x0, x1, x0
    2274:	mov	w1, #0x3e8                 	// #1000
    2278:	str	w1, [x0, #36]
    227c:	str	wzr, [sp, #92]
    2280:	mov	w2, #0x0                   	// #0
    2284:	mov	w1, #0x1                   	// #1
    2288:	mov	w0, w1
    228c:	bl	1780 <socket@plt>
    2290:	mov	w20, w0
    2294:	tbnz	w0, #31, 2518 <__uuid_generate_time@@UUIDD_PRIVATE+0x93c>
    2298:	stp	x21, x22, [sp, #32]
    229c:	mov	w0, #0x1                   	// #1
    22a0:	strh	w0, [sp, #176]
    22a4:	add	x21, sp, #0xb0
    22a8:	mov	x2, #0x6b                  	// #107
    22ac:	adrp	x1, 5000 <uuid_get_template@@UUID_2.31+0x2278>
    22b0:	add	x1, x1, #0x358
    22b4:	add	x0, sp, #0xb2
    22b8:	bl	1800 <strncpy@plt>
    22bc:	strb	wzr, [sp, #285]
    22c0:	mov	w2, #0x6e                  	// #110
    22c4:	mov	x1, x21
    22c8:	mov	w0, w20
    22cc:	bl	1750 <connect@plt>
    22d0:	tbnz	w0, #31, 2428 <__uuid_generate_time@@UUIDD_PRIVATE+0x84c>
    22d4:	mov	w0, #0x4                   	// #4
    22d8:	strb	w0, [sp, #112]
    22dc:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    22e0:	ldr	x1, [x0, #376]
    22e4:	add	x0, x0, #0x178
    22e8:	blr	x1
    22ec:	mrs	x1, tpidr_el0
    22f0:	add	x0, x1, x0
    22f4:	ldr	w0, [x0, #36]
    22f8:	stur	w0, [sp, #113]
    22fc:	mov	x2, #0x5                   	// #5
    2300:	add	x1, sp, #0x70
    2304:	mov	w0, w20
    2308:	bl	16e0 <write@plt>
    230c:	cmp	x0, #0x0
    2310:	b.le	2428 <__uuid_generate_time@@UUIDD_PRIVATE+0x84c>
    2314:	stp	x23, x24, [sp, #48]
    2318:	stp	x25, x26, [sp, #64]
    231c:	str	wzr, [sp, #92]
    2320:	mov	x23, #0x0                   	// #0
    2324:	mov	w24, #0x0                   	// #0
    2328:	mov	x21, #0x4                   	// #4
    232c:	add	x22, sp, #0x5c
    2330:	mov	x26, #0xb280                	// #45696
    2334:	movk	x26, #0xee6, lsl #16
    2338:	add	x25, sp, #0x60
    233c:	b	2454 <__uuid_generate_time@@UUIDD_PRIVATE+0x878>
    2340:	mov	x0, #0x0                   	// #0
    2344:	bl	1610 <time@plt>
    2348:	mov	x2, x0
    234c:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    2350:	ldr	x1, [x0, #376]
    2354:	add	x0, x0, #0x178
    2358:	blr	x1
    235c:	mrs	x1, tpidr_el0
    2360:	add	x0, x1, x0
    2364:	ldr	x0, [x0, #40]
    2368:	add	x0, x0, #0x1
    236c:	cmp	x0, x2
    2370:	b.lt	225c <__uuid_generate_time@@UUIDD_PRIVATE+0x680>  // b.tstop
    2374:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    2378:	ldr	x1, [x0, #376]
    237c:	add	x0, x0, #0x178
    2380:	blr	x1
    2384:	mrs	x1, tpidr_el0
    2388:	add	x0, x1, x0
    238c:	ldr	w1, [x0, #36]
    2390:	cmp	w1, #0x0
    2394:	b.le	225c <__uuid_generate_time@@UUIDD_PRIVATE+0x680>
    2398:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    239c:	ldr	x2, [x0, #376]
    23a0:	add	x0, x0, #0x178
    23a4:	blr	x2
    23a8:	mrs	x2, tpidr_el0
    23ac:	add	x0, x2, x0
    23b0:	ldr	w2, [x0, #48]
    23b4:	add	w2, w2, #0x1
    23b8:	str	w2, [x0, #48]
    23bc:	cbz	w2, 2640 <__uuid_generate_time@@UUIDD_PRIVATE+0xa64>
    23c0:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    23c4:	ldr	x2, [x0, #376]
    23c8:	add	x0, x0, #0x178
    23cc:	blr	x2
    23d0:	mrs	x2, tpidr_el0
    23d4:	add	x0, x2, x0
    23d8:	sub	w1, w1, #0x1
    23dc:	str	w1, [x0, #36]
    23e0:	mov	x1, x19
    23e4:	add	x0, x0, #0x30
    23e8:	bl	2980 <uuid_is_null@@UUID_1.0+0x24>
    23ec:	mov	w0, #0x0                   	// #0
    23f0:	ldp	x19, x20, [sp, #16]
    23f4:	ldp	x29, x30, [sp], #288
    23f8:	ret
    23fc:	tbz	x0, #63, 241c <__uuid_generate_time@@UUIDD_PRIVATE+0x840>
    2400:	bl	1830 <__errno_location@plt>
    2404:	ldr	w0, [x0]
    2408:	cmp	w0, #0xb
    240c:	ccmp	w0, #0x4, #0x4, ne  // ne = any
    2410:	b.ne	241c <__uuid_generate_time@@UUIDD_PRIVATE+0x840>  // b.any
    2414:	cmp	w24, #0x4
    2418:	b.le	2438 <__uuid_generate_time@@UUIDD_PRIVATE+0x85c>
    241c:	cbnz	x23, 2480 <__uuid_generate_time@@UUIDD_PRIVATE+0x8a4>
    2420:	ldp	x23, x24, [sp, #48]
    2424:	ldp	x25, x26, [sp, #64]
    2428:	mov	w0, w20
    242c:	bl	16c0 <close@plt>
    2430:	ldp	x21, x22, [sp, #32]
    2434:	b	2518 <__uuid_generate_time@@UUIDD_PRIVATE+0x93c>
    2438:	add	w24, w24, #0x1
    243c:	str	xzr, [sp, #96]
    2440:	str	x26, [sp, #104]
    2444:	mov	x1, #0x0                   	// #0
    2448:	mov	x0, x25
    244c:	bl	1740 <nanosleep@plt>
    2450:	cbz	x21, 2480 <__uuid_generate_time@@UUIDD_PRIVATE+0x8a4>
    2454:	mov	x2, x21
    2458:	mov	x1, x22
    245c:	mov	w0, w20
    2460:	bl	17b0 <read@plt>
    2464:	cmp	x0, #0x0
    2468:	b.le	23fc <__uuid_generate_time@@UUIDD_PRIVATE+0x820>
    246c:	sub	x21, x21, x0
    2470:	add	x22, x22, x0
    2474:	add	x23, x23, x0
    2478:	mov	w24, #0x0                   	// #0
    247c:	b	2450 <__uuid_generate_time@@UUIDD_PRIVATE+0x874>
    2480:	tbnz	x23, #63, 25d4 <__uuid_generate_time@@UUIDD_PRIVATE+0x9f8>
    2484:	ldr	w0, [sp, #92]
    2488:	cmp	w0, #0x14
    248c:	b.ne	25e0 <__uuid_generate_time@@UUIDD_PRIVATE+0xa04>  // b.any
    2490:	stp	xzr, xzr, [sp, #112]
    2494:	str	wzr, [sp, #128]
    2498:	mov	x23, #0x0                   	// #0
    249c:	mov	w24, #0x0                   	// #0
    24a0:	mov	x21, #0x14                  	// #20
    24a4:	add	x22, sp, #0x70
    24a8:	mov	x26, #0xb280                	// #45696
    24ac:	movk	x26, #0xee6, lsl #16
    24b0:	add	x25, sp, #0x60
    24b4:	b	2560 <__uuid_generate_time@@UUIDD_PRIVATE+0x984>
    24b8:	tbz	x0, #63, 24d8 <__uuid_generate_time@@UUIDD_PRIVATE+0x8fc>
    24bc:	bl	1830 <__errno_location@plt>
    24c0:	ldr	w0, [x0]
    24c4:	cmp	w0, #0xb
    24c8:	ccmp	w0, #0x4, #0x4, ne  // ne = any
    24cc:	b.ne	24d8 <__uuid_generate_time@@UUIDD_PRIVATE+0x8fc>  // b.any
    24d0:	cmp	w24, #0x4
    24d4:	b.le	2544 <__uuid_generate_time@@UUIDD_PRIVATE+0x968>
    24d8:	cbnz	x23, 258c <__uuid_generate_time@@UUIDD_PRIVATE+0x9b0>
    24dc:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    24e0:	ldr	x1, [x0, #376]
    24e4:	add	x0, x0, #0x178
    24e8:	blr	x1
    24ec:	mrs	x1, tpidr_el0
    24f0:	add	x0, x1, x0
    24f4:	ldr	w0, [x0, #36]
    24f8:	str	w0, [sp, #128]
    24fc:	ldp	x0, x1, [sp, #112]
    2500:	stp	x0, x1, [x19]
    2504:	mov	w0, w20
    2508:	bl	16c0 <close@plt>
    250c:	ldp	x21, x22, [sp, #32]
    2510:	ldp	x23, x24, [sp, #48]
    2514:	ldp	x25, x26, [sp, #64]
    2518:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    251c:	ldr	x1, [x0, #376]
    2520:	add	x0, x0, #0x178
    2524:	blr	x1
    2528:	mrs	x1, tpidr_el0
    252c:	add	x0, x1, x0
    2530:	str	wzr, [x0, #36]
    2534:	mov	x1, #0x0                   	// #0
    2538:	mov	x0, x19
    253c:	bl	16b0 <__uuid_generate_time@plt>
    2540:	b	23f0 <__uuid_generate_time@@UUIDD_PRIVATE+0x814>
    2544:	add	w24, w24, #0x1
    2548:	str	xzr, [sp, #96]
    254c:	str	x26, [sp, #104]
    2550:	mov	x1, #0x0                   	// #0
    2554:	mov	x0, x25
    2558:	bl	1740 <nanosleep@plt>
    255c:	cbz	x21, 258c <__uuid_generate_time@@UUIDD_PRIVATE+0x9b0>
    2560:	mov	x2, x21
    2564:	mov	x1, x22
    2568:	mov	w0, w20
    256c:	bl	17b0 <read@plt>
    2570:	cmp	x0, #0x0
    2574:	b.le	24b8 <__uuid_generate_time@@UUIDD_PRIVATE+0x8dc>
    2578:	sub	x21, x21, x0
    257c:	add	x22, x22, x0
    2580:	add	x23, x23, x0
    2584:	mov	w24, #0x0                   	// #0
    2588:	b	255c <__uuid_generate_time@@UUIDD_PRIVATE+0x980>
    258c:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    2590:	ldr	x1, [x0, #376]
    2594:	add	x0, x0, #0x178
    2598:	blr	x1
    259c:	mrs	x1, tpidr_el0
    25a0:	add	x0, x1, x0
    25a4:	ldr	w0, [x0, #36]
    25a8:	str	w0, [sp, #128]
    25ac:	ldp	x0, x1, [sp, #112]
    25b0:	stp	x0, x1, [x19]
    25b4:	mov	w0, w20
    25b8:	bl	16c0 <close@plt>
    25bc:	cmp	x23, #0x14
    25c0:	b.eq	25ec <__uuid_generate_time@@UUIDD_PRIVATE+0xa10>  // b.none
    25c4:	ldp	x21, x22, [sp, #32]
    25c8:	ldp	x23, x24, [sp, #48]
    25cc:	ldp	x25, x26, [sp, #64]
    25d0:	b	2518 <__uuid_generate_time@@UUIDD_PRIVATE+0x93c>
    25d4:	ldp	x23, x24, [sp, #48]
    25d8:	ldp	x25, x26, [sp, #64]
    25dc:	b	2428 <__uuid_generate_time@@UUIDD_PRIVATE+0x84c>
    25e0:	ldp	x23, x24, [sp, #48]
    25e4:	ldp	x25, x26, [sp, #64]
    25e8:	b	2428 <__uuid_generate_time@@UUIDD_PRIVATE+0x84c>
    25ec:	mov	x0, #0x0                   	// #0
    25f0:	bl	1610 <time@plt>
    25f4:	mov	x1, x0
    25f8:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    25fc:	ldr	x2, [x0, #376]
    2600:	add	x0, x0, #0x178
    2604:	blr	x2
    2608:	mrs	x20, tpidr_el0
    260c:	add	x20, x20, x0
    2610:	str	x1, [x20, #40]
    2614:	add	x1, x20, #0x30
    2618:	mov	x0, x19
    261c:	bl	2b68 <uuid_parse@@UUID_1.0+0x184>
    2620:	ldr	w0, [x20, #36]
    2624:	sub	w0, w0, #0x1
    2628:	str	w0, [x20, #36]
    262c:	mov	w0, #0x0                   	// #0
    2630:	ldp	x21, x22, [sp, #32]
    2634:	ldp	x23, x24, [sp, #48]
    2638:	ldp	x25, x26, [sp, #64]
    263c:	b	23f0 <__uuid_generate_time@@UUIDD_PRIVATE+0x814>
    2640:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    2644:	ldr	x2, [x0, #376]
    2648:	add	x0, x0, #0x178
    264c:	blr	x2
    2650:	mrs	x2, tpidr_el0
    2654:	add	x0, x2, x0
    2658:	ldrh	w2, [x0, #52]
    265c:	add	w2, w2, #0x1
    2660:	and	w2, w2, #0xffff
    2664:	strh	w2, [x0, #52]
    2668:	cbnz	w2, 23c0 <__uuid_generate_time@@UUIDD_PRIVATE+0x7e4>
    266c:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    2670:	ldr	x2, [x0, #376]
    2674:	add	x0, x0, #0x178
    2678:	blr	x2
    267c:	mrs	x2, tpidr_el0
    2680:	add	x0, x2, x0
    2684:	ldrh	w2, [x0, #54]
    2688:	add	w2, w2, #0x1
    268c:	strh	w2, [x0, #54]
    2690:	b	23c0 <__uuid_generate_time@@UUIDD_PRIVATE+0x7e4>

0000000000002694 <uuid_generate_time@@UUID_1.0>:
    2694:	stp	x29, x30, [sp, #-16]!
    2698:	mov	x29, sp
    269c:	bl	2228 <__uuid_generate_time@@UUIDD_PRIVATE+0x64c>
    26a0:	ldp	x29, x30, [sp], #16
    26a4:	ret

00000000000026a8 <uuid_generate_time_safe@@UUID_2.20>:
    26a8:	stp	x29, x30, [sp, #-16]!
    26ac:	mov	x29, sp
    26b0:	bl	2228 <__uuid_generate_time@@UUIDD_PRIVATE+0x64c>
    26b4:	ldp	x29, x30, [sp], #16
    26b8:	ret

00000000000026bc <__uuid_generate_random@@UUIDD_PRIVATE>:
    26bc:	stp	x29, x30, [sp, #-96]!
    26c0:	mov	x29, sp
    26c4:	stp	x19, x20, [sp, #16]
    26c8:	stp	x23, x24, [sp, #48]
    26cc:	mov	x19, x0
    26d0:	cbz	x1, 26ec <__uuid_generate_random@@UUIDD_PRIVATE+0x30>
    26d4:	ldr	w23, [x1]
    26d8:	cbz	w23, 26f8 <__uuid_generate_random@@UUIDD_PRIVATE+0x3c>
    26dc:	cmp	w23, #0x0
    26e0:	b.le	2768 <__uuid_generate_random@@UUIDD_PRIVATE+0xac>
    26e4:	stp	x21, x22, [sp, #32]
    26e8:	b	2700 <__uuid_generate_random@@UUIDD_PRIVATE+0x44>
    26ec:	stp	x21, x22, [sp, #32]
    26f0:	mov	w23, #0x1                   	// #1
    26f4:	b	2700 <__uuid_generate_random@@UUIDD_PRIVATE+0x44>
    26f8:	stp	x21, x22, [sp, #32]
    26fc:	mov	w23, #0x1                   	// #1
    2700:	mov	w20, #0x0                   	// #0
    2704:	add	x22, sp, #0x50
    2708:	mov	x24, #0x10                  	// #16
    270c:	add	x21, sp, #0x40
    2710:	mov	x1, x24
    2714:	mov	x0, x22
    2718:	bl	2fe4 <uuid_get_template@@UUID_2.31+0x25c>
    271c:	mov	x1, x21
    2720:	mov	x0, x22
    2724:	bl	2b68 <uuid_parse@@UUID_1.0+0x184>
    2728:	ldrh	w1, [sp, #72]
    272c:	and	w1, w1, #0x3fff
    2730:	orr	w1, w1, #0xffff8000
    2734:	strh	w1, [sp, #72]
    2738:	ldrh	w1, [sp, #70]
    273c:	and	w1, w1, #0xfff
    2740:	orr	w1, w1, #0x4000
    2744:	strh	w1, [sp, #70]
    2748:	mov	x1, x19
    274c:	mov	x0, x21
    2750:	bl	2980 <uuid_is_null@@UUID_1.0+0x24>
    2754:	add	x19, x19, #0x10
    2758:	add	w20, w20, #0x1
    275c:	cmp	w20, w23
    2760:	b.lt	2710 <__uuid_generate_random@@UUIDD_PRIVATE+0x54>  // b.tstop
    2764:	ldp	x21, x22, [sp, #32]
    2768:	ldp	x19, x20, [sp, #16]
    276c:	ldp	x23, x24, [sp, #48]
    2770:	ldp	x29, x30, [sp], #96
    2774:	ret

0000000000002778 <uuid_generate_random@@UUID_1.0>:
    2778:	stp	x29, x30, [sp, #-32]!
    277c:	mov	x29, sp
    2780:	mov	w1, #0x1                   	// #1
    2784:	str	w1, [sp, #28]
    2788:	add	x1, sp, #0x1c
    278c:	bl	17a0 <__uuid_generate_random@plt>
    2790:	ldp	x29, x30, [sp], #32
    2794:	ret

0000000000002798 <uuid_generate@@UUID_1.0>:
    2798:	stp	x29, x30, [sp, #-32]!
    279c:	mov	x29, sp
    27a0:	str	x19, [sp, #16]
    27a4:	mov	x19, x0
    27a8:	mov	w1, #0x4                   	// #4
    27ac:	adrp	x0, 5000 <uuid_get_template@@UUID_2.31+0x2278>
    27b0:	add	x0, x0, #0x378
    27b4:	bl	16f0 <access@plt>
    27b8:	cbnz	w0, 27d0 <uuid_generate@@UUID_1.0+0x38>
    27bc:	mov	x0, x19
    27c0:	bl	1730 <uuid_generate_random@plt>
    27c4:	ldr	x19, [sp, #16]
    27c8:	ldp	x29, x30, [sp], #32
    27cc:	ret
    27d0:	mov	w1, #0x4                   	// #4
    27d4:	adrp	x0, 5000 <uuid_get_template@@UUID_2.31+0x2278>
    27d8:	add	x0, x0, #0x388
    27dc:	bl	16f0 <access@plt>
    27e0:	cbz	w0, 27bc <uuid_generate@@UUID_1.0+0x24>
    27e4:	mov	x0, x19
    27e8:	bl	15f0 <uuid_generate_time@plt>
    27ec:	b	27c4 <uuid_generate@@UUID_1.0+0x2c>

00000000000027f0 <uuid_generate_md5@@UUID_2.31>:
    27f0:	stp	x29, x30, [sp, #-208]!
    27f4:	mov	x29, sp
    27f8:	stp	x19, x20, [sp, #16]
    27fc:	stp	x21, x22, [sp, #32]
    2800:	str	x23, [sp, #48]
    2804:	mov	x20, x0
    2808:	mov	x23, x1
    280c:	mov	x21, x2
    2810:	mov	x22, x3
    2814:	add	x19, sp, #0x78
    2818:	mov	x0, x19
    281c:	bl	329c <uuid_get_template@@UUID_2.31+0x514>
    2820:	mov	w2, #0x10                  	// #16
    2824:	mov	x1, x23
    2828:	mov	x0, x19
    282c:	bl	3ce8 <uuid_get_template@@UUID_2.31+0xf60>
    2830:	mov	w2, w22
    2834:	mov	x1, x21
    2838:	mov	x0, x19
    283c:	bl	3ce8 <uuid_get_template@@UUID_2.31+0xf60>
    2840:	mov	x1, x19
    2844:	add	x0, sp, #0x68
    2848:	bl	3e14 <uuid_get_template@@UUID_2.31+0x108c>
    284c:	ldp	x0, x1, [sp, #104]
    2850:	stp	x0, x1, [sp, #88]
    2854:	add	x19, sp, #0x48
    2858:	mov	x1, x19
    285c:	add	x0, sp, #0x58
    2860:	bl	2b68 <uuid_parse@@UUID_1.0+0x184>
    2864:	ldrh	w1, [sp, #80]
    2868:	and	w1, w1, #0x3fff
    286c:	orr	w1, w1, #0xffff8000
    2870:	strh	w1, [sp, #80]
    2874:	ldrh	w1, [sp, #78]
    2878:	and	w1, w1, #0xfff
    287c:	orr	w1, w1, #0x3000
    2880:	strh	w1, [sp, #78]
    2884:	mov	x1, x20
    2888:	mov	x0, x19
    288c:	bl	2980 <uuid_is_null@@UUID_1.0+0x24>
    2890:	ldp	x19, x20, [sp, #16]
    2894:	ldp	x21, x22, [sp, #32]
    2898:	ldr	x23, [sp, #48]
    289c:	ldp	x29, x30, [sp], #208
    28a0:	ret

00000000000028a4 <uuid_generate_sha1@@UUID_2.31>:
    28a4:	stp	x29, x30, [sp, #-224]!
    28a8:	mov	x29, sp
    28ac:	stp	x19, x20, [sp, #16]
    28b0:	stp	x21, x22, [sp, #32]
    28b4:	str	x23, [sp, #48]
    28b8:	mov	x20, x0
    28bc:	mov	x23, x1
    28c0:	mov	x21, x2
    28c4:	mov	x22, x3
    28c8:	add	x19, sp, #0x80
    28cc:	mov	x0, x19
    28d0:	bl	4fec <uuid_get_template@@UUID_2.31+0x2264>
    28d4:	mov	w2, #0x10                  	// #16
    28d8:	mov	x1, x23
    28dc:	mov	x0, x19
    28e0:	bl	5034 <uuid_get_template@@UUID_2.31+0x22ac>
    28e4:	mov	w2, w22
    28e8:	mov	x1, x21
    28ec:	mov	x0, x19
    28f0:	bl	5034 <uuid_get_template@@UUID_2.31+0x22ac>
    28f4:	mov	x1, x19
    28f8:	add	x0, sp, #0x68
    28fc:	bl	512c <uuid_get_template@@UUID_2.31+0x23a4>
    2900:	ldp	x0, x1, [sp, #104]
    2904:	stp	x0, x1, [sp, #88]
    2908:	add	x19, sp, #0x48
    290c:	mov	x1, x19
    2910:	add	x0, sp, #0x58
    2914:	bl	2b68 <uuid_parse@@UUID_1.0+0x184>
    2918:	ldrh	w1, [sp, #80]
    291c:	and	w1, w1, #0x3fff
    2920:	orr	w1, w1, #0xffff8000
    2924:	strh	w1, [sp, #80]
    2928:	ldrh	w1, [sp, #78]
    292c:	and	w1, w1, #0xfff
    2930:	mov	w0, #0x5000                	// #20480
    2934:	orr	w1, w1, w0
    2938:	strh	w1, [sp, #78]
    293c:	mov	x1, x20
    2940:	mov	x0, x19
    2944:	bl	2980 <uuid_is_null@@UUID_1.0+0x24>
    2948:	ldp	x19, x20, [sp, #16]
    294c:	ldp	x21, x22, [sp, #32]
    2950:	ldr	x23, [sp, #48]
    2954:	ldp	x29, x30, [sp], #224
    2958:	ret

000000000000295c <uuid_is_null@@UUID_1.0>:
    295c:	add	x2, x0, #0x10
    2960:	ldrb	w1, [x0], #1
    2964:	cbnz	w1, 2978 <uuid_is_null@@UUID_1.0+0x1c>
    2968:	cmp	x0, x2
    296c:	b.ne	2960 <uuid_is_null@@UUID_1.0+0x4>  // b.any
    2970:	mov	w0, #0x1                   	// #1
    2974:	ret
    2978:	mov	w0, #0x0                   	// #0
    297c:	b	2974 <uuid_is_null@@UUID_1.0+0x18>
    2980:	ldr	w2, [x0]
    2984:	strb	w2, [x1, #3]
    2988:	lsr	w3, w2, #8
    298c:	strb	w3, [x1, #2]
    2990:	lsr	w3, w2, #16
    2994:	strb	w3, [x1, #1]
    2998:	lsr	w2, w2, #24
    299c:	strb	w2, [x1]
    29a0:	ldrh	w2, [x0, #4]
    29a4:	strb	w2, [x1, #5]
    29a8:	lsr	w2, w2, #8
    29ac:	strb	w2, [x1, #4]
    29b0:	ldrh	w2, [x0, #6]
    29b4:	strb	w2, [x1, #7]
    29b8:	lsr	w2, w2, #8
    29bc:	strb	w2, [x1, #6]
    29c0:	ldrh	w2, [x0, #8]
    29c4:	strb	w2, [x1, #9]
    29c8:	lsr	w2, w2, #8
    29cc:	strb	w2, [x1, #8]
    29d0:	ldur	w2, [x0, #10]
    29d4:	stur	w2, [x1, #10]
    29d8:	ldrh	w0, [x0, #14]
    29dc:	strh	w0, [x1, #14]
    29e0:	ret

00000000000029e4 <uuid_parse@@UUID_1.0>:
    29e4:	stp	x29, x30, [sp, #-96]!
    29e8:	mov	x29, sp
    29ec:	stp	x21, x22, [sp, #32]
    29f0:	stp	x23, x24, [sp, #48]
    29f4:	mov	x24, x0
    29f8:	mov	x22, x1
    29fc:	bl	15a0 <strlen@plt>
    2a00:	cmp	x0, #0x24
    2a04:	b.ne	2b60 <uuid_parse@@UUID_1.0+0x17c>  // b.any
    2a08:	stp	x19, x20, [sp, #16]
    2a0c:	mov	x20, x24
    2a10:	mov	w19, #0x0                   	// #0
    2a14:	b	2a34 <uuid_parse@@UUID_1.0+0x50>
    2a18:	ldrsb	w2, [x20]
    2a1c:	cmp	w2, #0x2d
    2a20:	b.ne	2a74 <uuid_parse@@UUID_1.0+0x90>  // b.any
    2a24:	add	w19, w19, #0x1
    2a28:	add	x20, x20, #0x1
    2a2c:	cmp	w19, #0x25
    2a30:	b.eq	2ab4 <uuid_parse@@UUID_1.0+0xd0>  // b.none
    2a34:	cmp	w19, #0x8
    2a38:	ccmp	w19, #0xd, #0x4, ne  // ne = any
    2a3c:	b.eq	2a18 <uuid_parse@@UUID_1.0+0x34>  // b.none
    2a40:	cmp	w19, #0x12
    2a44:	ccmp	w19, #0x17, #0x4, ne  // ne = any
    2a48:	b.eq	2a18 <uuid_parse@@UUID_1.0+0x34>  // b.none
    2a4c:	cmp	w19, #0x24
    2a50:	b.eq	2a80 <uuid_parse@@UUID_1.0+0x9c>  // b.none
    2a54:	bl	1720 <__ctype_b_loc@plt>
    2a58:	ldrsb	x2, [x20]
    2a5c:	ldr	x0, [x0]
    2a60:	ldrh	w0, [x0, x2, lsl #1]
    2a64:	tbnz	w0, #12, 2a24 <uuid_parse@@UUID_1.0+0x40>
    2a68:	mov	w0, #0xffffffff            	// #-1
    2a6c:	ldp	x19, x20, [sp, #16]
    2a70:	b	2aa4 <uuid_parse@@UUID_1.0+0xc0>
    2a74:	mov	w0, #0xffffffff            	// #-1
    2a78:	ldp	x19, x20, [sp, #16]
    2a7c:	b	2aa4 <uuid_parse@@UUID_1.0+0xc0>
    2a80:	ldrsb	w19, [x20]
    2a84:	cbz	w19, 2ab4 <uuid_parse@@UUID_1.0+0xd0>
    2a88:	bl	1720 <__ctype_b_loc@plt>
    2a8c:	sxtb	x19, w19
    2a90:	ldr	x0, [x0]
    2a94:	ldrh	w1, [x0, x19, lsl #1]
    2a98:	mov	w0, #0xffffffff            	// #-1
    2a9c:	tbnz	w1, #12, 2ab4 <uuid_parse@@UUID_1.0+0xd0>
    2aa0:	ldp	x19, x20, [sp, #16]
    2aa4:	ldp	x21, x22, [sp, #32]
    2aa8:	ldp	x23, x24, [sp, #48]
    2aac:	ldp	x29, x30, [sp], #96
    2ab0:	ret
    2ab4:	mov	w2, #0x10                  	// #16
    2ab8:	mov	x1, #0x0                   	// #0
    2abc:	mov	x0, x24
    2ac0:	bl	1590 <strtoul@plt>
    2ac4:	str	w0, [sp, #80]
    2ac8:	mov	w2, #0x10                  	// #16
    2acc:	mov	x1, #0x0                   	// #0
    2ad0:	add	x0, x24, #0x9
    2ad4:	bl	1590 <strtoul@plt>
    2ad8:	strh	w0, [sp, #84]
    2adc:	mov	w2, #0x10                  	// #16
    2ae0:	mov	x1, #0x0                   	// #0
    2ae4:	add	x0, x24, #0xe
    2ae8:	bl	1590 <strtoul@plt>
    2aec:	strh	w0, [sp, #86]
    2af0:	mov	w2, #0x10                  	// #16
    2af4:	mov	x1, #0x0                   	// #0
    2af8:	add	x0, x24, #0x13
    2afc:	bl	1590 <strtoul@plt>
    2b00:	strh	w0, [sp, #88]
    2b04:	add	x19, x24, #0x18
    2b08:	strb	wzr, [sp, #74]
    2b0c:	add	x20, sp, #0x5a
    2b10:	add	x24, x24, #0x24
    2b14:	add	x23, sp, #0x48
    2b18:	mov	w21, #0x10                  	// #16
    2b1c:	ldrb	w0, [x19], #2
    2b20:	strb	w0, [sp, #72]
    2b24:	ldurb	w0, [x19, #-1]
    2b28:	strb	w0, [sp, #73]
    2b2c:	mov	w2, w21
    2b30:	mov	x1, #0x0                   	// #0
    2b34:	mov	x0, x23
    2b38:	bl	1590 <strtoul@plt>
    2b3c:	strb	w0, [x20], #1
    2b40:	cmp	x24, x19
    2b44:	b.ne	2b1c <uuid_parse@@UUID_1.0+0x138>  // b.any
    2b48:	mov	x1, x22
    2b4c:	add	x0, sp, #0x50
    2b50:	bl	2980 <uuid_is_null@@UUID_1.0+0x24>
    2b54:	mov	w0, #0x0                   	// #0
    2b58:	ldp	x19, x20, [sp, #16]
    2b5c:	b	2aa4 <uuid_parse@@UUID_1.0+0xc0>
    2b60:	mov	w0, #0xffffffff            	// #-1
    2b64:	b	2aa4 <uuid_parse@@UUID_1.0+0xc0>
    2b68:	ldrb	w2, [x0]
    2b6c:	ldrb	w3, [x0, #1]
    2b70:	orr	w2, w3, w2, lsl #8
    2b74:	ldrb	w3, [x0, #2]
    2b78:	orr	w2, w3, w2, lsl #8
    2b7c:	ldrb	w3, [x0, #3]
    2b80:	orr	w2, w3, w2, lsl #8
    2b84:	str	w2, [x1]
    2b88:	ldrb	w2, [x0, #4]
    2b8c:	ldrb	w3, [x0, #5]
    2b90:	orr	w2, w3, w2, lsl #8
    2b94:	strh	w2, [x1, #4]
    2b98:	ldrb	w2, [x0, #6]
    2b9c:	ldrb	w3, [x0, #7]
    2ba0:	orr	w2, w3, w2, lsl #8
    2ba4:	strh	w2, [x1, #6]
    2ba8:	ldrb	w2, [x0, #8]
    2bac:	ldrb	w3, [x0, #9]
    2bb0:	orr	w2, w3, w2, lsl #8
    2bb4:	strh	w2, [x1, #8]
    2bb8:	ldur	w2, [x0, #10]
    2bbc:	stur	w2, [x1, #10]
    2bc0:	ldrh	w0, [x0, #14]
    2bc4:	strh	w0, [x1, #14]
    2bc8:	ret
    2bcc:	sub	sp, sp, #0x60
    2bd0:	stp	x29, x30, [sp, #48]
    2bd4:	add	x29, sp, #0x30
    2bd8:	stp	x19, x20, [sp, #64]
    2bdc:	mov	x19, x1
    2be0:	mov	x20, x2
    2be4:	add	x1, sp, #0x50
    2be8:	bl	2b68 <uuid_parse@@UUID_1.0+0x184>
    2bec:	ldrh	w5, [sp, #88]
    2bf0:	ldrb	w0, [sp, #95]
    2bf4:	str	w0, [sp, #32]
    2bf8:	ldrb	w0, [sp, #94]
    2bfc:	str	w0, [sp, #24]
    2c00:	ldrb	w0, [sp, #93]
    2c04:	str	w0, [sp, #16]
    2c08:	ldrb	w0, [sp, #92]
    2c0c:	str	w0, [sp, #8]
    2c10:	ldrb	w0, [sp, #91]
    2c14:	str	w0, [sp]
    2c18:	ldrb	w7, [sp, #90]
    2c1c:	and	w6, w5, #0xff
    2c20:	lsr	w5, w5, #8
    2c24:	ldrh	w4, [sp, #86]
    2c28:	ldrh	w3, [sp, #84]
    2c2c:	ldr	w2, [sp, #80]
    2c30:	mov	x1, x20
    2c34:	mov	x0, x19
    2c38:	bl	15c0 <sprintf@plt>
    2c3c:	ldp	x19, x20, [sp, #64]
    2c40:	ldp	x29, x30, [sp, #48]
    2c44:	add	sp, sp, #0x60
    2c48:	ret

0000000000002c4c <uuid_unparse_lower@@UUID_1.0>:
    2c4c:	stp	x29, x30, [sp, #-16]!
    2c50:	mov	x29, sp
    2c54:	adrp	x2, 5000 <uuid_get_template@@UUID_2.31+0x2278>
    2c58:	add	x2, x2, #0x398
    2c5c:	bl	2bcc <uuid_parse@@UUID_1.0+0x1e8>
    2c60:	ldp	x29, x30, [sp], #16
    2c64:	ret

0000000000002c68 <uuid_unparse_upper@@UUID_1.0>:
    2c68:	stp	x29, x30, [sp, #-16]!
    2c6c:	mov	x29, sp
    2c70:	adrp	x2, 5000 <uuid_get_template@@UUID_2.31+0x2278>
    2c74:	add	x2, x2, #0x3d0
    2c78:	bl	2bcc <uuid_parse@@UUID_1.0+0x1e8>
    2c7c:	ldp	x29, x30, [sp], #16
    2c80:	ret

0000000000002c84 <uuid_unparse@@UUID_1.0>:
    2c84:	stp	x29, x30, [sp, #-16]!
    2c88:	mov	x29, sp
    2c8c:	adrp	x2, 5000 <uuid_get_template@@UUID_2.31+0x2278>
    2c90:	add	x2, x2, #0x398
    2c94:	bl	2bcc <uuid_parse@@UUID_1.0+0x1e8>
    2c98:	ldp	x29, x30, [sp], #16
    2c9c:	ret

0000000000002ca0 <uuid_time@@UUID_1.0>:
    2ca0:	stp	x29, x30, [sp, #-48]!
    2ca4:	mov	x29, sp
    2ca8:	str	x19, [sp, #16]
    2cac:	mov	x19, x1
    2cb0:	add	x1, sp, #0x20
    2cb4:	bl	2b68 <uuid_parse@@UUID_1.0+0x184>
    2cb8:	ldrh	w2, [sp, #38]
    2cbc:	ubfiz	w2, w2, #16, #12
    2cc0:	ldrh	w0, [sp, #36]
    2cc4:	orr	w2, w2, w0
    2cc8:	ldr	w0, [sp, #32]
    2ccc:	orr	x2, x0, x2, lsl #32
    2cd0:	mov	x0, #0xc000                	// #49152
    2cd4:	movk	x0, #0xec7e, lsl #16
    2cd8:	movk	x0, #0xe22d, lsl #32
    2cdc:	movk	x0, #0xfe4d, lsl #48
    2ce0:	add	x2, x2, x0
    2ce4:	mov	x0, #0x42bd                	// #17085
    2ce8:	movk	x0, #0xe57a, lsl #16
    2cec:	movk	x0, #0x94d5, lsl #32
    2cf0:	movk	x0, #0xd6bf, lsl #48
    2cf4:	umulh	x0, x2, x0
    2cf8:	lsr	x0, x0, #23
    2cfc:	cbz	x19, 2d24 <uuid_time@@UUID_1.0+0x84>
    2d00:	str	x0, [x19]
    2d04:	mov	x1, #0x9680                	// #38528
    2d08:	movk	x1, #0x98, lsl #16
    2d0c:	msub	x2, x0, x1, x2
    2d10:	mov	x1, #0xcccccccccccccccc    	// #-3689348814741910324
    2d14:	movk	x1, #0xcccd
    2d18:	umulh	x2, x2, x1
    2d1c:	lsr	x2, x2, #3
    2d20:	str	x2, [x19, #8]
    2d24:	ldr	x19, [sp, #16]
    2d28:	ldp	x29, x30, [sp], #48
    2d2c:	ret

0000000000002d30 <uuid_type@@UUID_1.0>:
    2d30:	stp	x29, x30, [sp, #-32]!
    2d34:	mov	x29, sp
    2d38:	add	x1, sp, #0x10
    2d3c:	bl	2b68 <uuid_parse@@UUID_1.0+0x184>
    2d40:	ldrh	w0, [sp, #22]
    2d44:	lsr	w0, w0, #12
    2d48:	ldp	x29, x30, [sp], #32
    2d4c:	ret

0000000000002d50 <uuid_variant@@UUID_1.0>:
    2d50:	stp	x29, x30, [sp, #-32]!
    2d54:	mov	x29, sp
    2d58:	add	x1, sp, #0x10
    2d5c:	bl	2b68 <uuid_parse@@UUID_1.0+0x184>
    2d60:	ldrh	w1, [sp, #24]
    2d64:	mov	w0, #0x0                   	// #0
    2d68:	tbz	w1, #15, 2d80 <uuid_variant@@UUID_1.0+0x30>
    2d6c:	mov	w0, #0x1                   	// #1
    2d70:	tbz	w1, #14, 2d80 <uuid_variant@@UUID_1.0+0x30>
    2d74:	ands	w1, w1, #0x2000
    2d78:	cset	w0, ne  // ne = any
    2d7c:	add	w0, w0, #0x2
    2d80:	ldp	x29, x30, [sp], #32
    2d84:	ret

0000000000002d88 <uuid_get_template@@UUID_2.31>:
    2d88:	stp	x29, x30, [sp, #-32]!
    2d8c:	mov	x29, sp
    2d90:	str	x19, [sp, #16]
    2d94:	mov	x19, x0
    2d98:	cbz	x0, 2e2c <uuid_get_template@@UUID_2.31+0xa4>
    2d9c:	ldrsb	w0, [x0]
    2da0:	cbz	w0, 2e18 <uuid_get_template@@UUID_2.31+0x90>
    2da4:	adrp	x1, 5000 <uuid_get_template@@UUID_2.31+0x2278>
    2da8:	add	x1, x1, #0x408
    2dac:	mov	x0, x19
    2db0:	bl	1710 <strcmp@plt>
    2db4:	cbz	w0, 2e20 <uuid_get_template@@UUID_2.31+0x98>
    2db8:	adrp	x1, 5000 <uuid_get_template@@UUID_2.31+0x2278>
    2dbc:	add	x1, x1, #0x410
    2dc0:	mov	x0, x19
    2dc4:	bl	1710 <strcmp@plt>
    2dc8:	cbz	w0, 2e38 <uuid_get_template@@UUID_2.31+0xb0>
    2dcc:	adrp	x1, 5000 <uuid_get_template@@UUID_2.31+0x2278>
    2dd0:	add	x1, x1, #0x418
    2dd4:	mov	x0, x19
    2dd8:	bl	1710 <strcmp@plt>
    2ddc:	cbz	w0, 2e48 <uuid_get_template@@UUID_2.31+0xc0>
    2de0:	adrp	x1, 5000 <uuid_get_template@@UUID_2.31+0x2278>
    2de4:	add	x1, x1, #0x420
    2de8:	mov	x0, x19
    2dec:	bl	1710 <strcmp@plt>
    2df0:	cbz	w0, 2e58 <uuid_get_template@@UUID_2.31+0xd0>
    2df4:	adrp	x1, 5000 <uuid_get_template@@UUID_2.31+0x2278>
    2df8:	add	x1, x1, #0x428
    2dfc:	mov	x0, x19
    2e00:	bl	1710 <strcmp@plt>
    2e04:	adrp	x19, 5000 <uuid_get_template@@UUID_2.31+0x2278>
    2e08:	add	x19, x19, #0x430
    2e0c:	cmp	w0, #0x0
    2e10:	csel	x0, x19, xzr, eq  // eq = none
    2e14:	b	2e2c <uuid_get_template@@UUID_2.31+0xa4>
    2e18:	mov	x0, #0x0                   	// #0
    2e1c:	b	2e2c <uuid_get_template@@UUID_2.31+0xa4>
    2e20:	adrp	x0, 5000 <uuid_get_template@@UUID_2.31+0x2278>
    2e24:	add	x0, x0, #0x430
    2e28:	add	x0, x0, #0x10
    2e2c:	ldr	x19, [sp, #16]
    2e30:	ldp	x29, x30, [sp], #32
    2e34:	ret
    2e38:	adrp	x0, 5000 <uuid_get_template@@UUID_2.31+0x2278>
    2e3c:	add	x0, x0, #0x430
    2e40:	add	x0, x0, #0x30
    2e44:	b	2e2c <uuid_get_template@@UUID_2.31+0xa4>
    2e48:	adrp	x0, 5000 <uuid_get_template@@UUID_2.31+0x2278>
    2e4c:	add	x0, x0, #0x430
    2e50:	add	x0, x0, #0x20
    2e54:	b	2e2c <uuid_get_template@@UUID_2.31+0xa4>
    2e58:	adrp	x0, 5000 <uuid_get_template@@UUID_2.31+0x2278>
    2e5c:	add	x0, x0, #0x430
    2e60:	b	2e2c <uuid_get_template@@UUID_2.31+0xa4>
    2e64:	stp	x29, x30, [sp, #-48]!
    2e68:	mov	x29, sp
    2e6c:	stp	x19, x20, [sp, #16]
    2e70:	add	x20, sp, #0x20
    2e74:	mov	x1, #0x0                   	// #0
    2e78:	mov	x0, x20
    2e7c:	bl	1680 <gettimeofday@plt>
    2e80:	bl	1600 <getpid@plt>
    2e84:	mov	w19, w0
    2e88:	bl	15d0 <getuid@plt>
    2e8c:	ldr	x1, [sp, #32]
    2e90:	ldr	x2, [sp, #40]
    2e94:	eor	w1, w1, w2
    2e98:	eor	w0, w0, w19, lsl #16
    2e9c:	eor	w0, w1, w0
    2ea0:	bl	17e0 <srandom@plt>
    2ea4:	bl	1600 <getpid@plt>
    2ea8:	mov	w1, w0
    2eac:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    2eb0:	ldr	x2, [x0, #408]
    2eb4:	add	x0, x0, #0x198
    2eb8:	blr	x2
    2ebc:	mrs	x2, tpidr_el0
    2ec0:	add	x19, x2, x0
    2ec4:	ldr	x3, [sp, #32]
    2ec8:	eor	w1, w1, w3
    2ecc:	strh	w1, [x2, x0]
    2ed0:	bl	1640 <getppid@plt>
    2ed4:	ldr	x1, [sp, #40]
    2ed8:	eor	w0, w0, w1
    2edc:	strh	w0, [x19, #2]
    2ee0:	ldr	x0, [sp, #32]
    2ee4:	eor	x1, x1, x0
    2ee8:	asr	x1, x1, #16
    2eec:	strh	w1, [x19, #4]
    2ef0:	mov	x1, #0x0                   	// #0
    2ef4:	mov	x0, x20
    2ef8:	bl	1680 <gettimeofday@plt>
    2efc:	ldr	x19, [sp, #32]
    2f00:	ldr	x0, [sp, #40]
    2f04:	eor	w19, w19, w0
    2f08:	ands	w19, w19, #0x1f
    2f0c:	b.eq	2f1c <uuid_get_template@@UUID_2.31+0x194>  // b.none
    2f10:	bl	1690 <random@plt>
    2f14:	subs	w19, w19, #0x1
    2f18:	b.ne	2f10 <uuid_get_template@@UUID_2.31+0x188>  // b.any
    2f1c:	ldp	x19, x20, [sp, #16]
    2f20:	ldp	x29, x30, [sp], #48
    2f24:	ret
    2f28:	stp	x29, x30, [sp, #-32]!
    2f2c:	mov	x29, sp
    2f30:	stp	x19, x20, [sp, #16]
    2f34:	mov	w20, w0
    2f38:	mov	w19, w1
    2f3c:	bl	1690 <random@plt>
    2f40:	sub	w1, w19, w20
    2f44:	add	w1, w1, #0x1
    2f48:	sxtw	x1, w1
    2f4c:	sdiv	x2, x0, x1
    2f50:	msub	x0, x2, x1, x0
    2f54:	add	w0, w20, w0
    2f58:	ldp	x19, x20, [sp, #16]
    2f5c:	ldp	x29, x30, [sp], #32
    2f60:	ret
    2f64:	stp	x29, x30, [sp, #-32]!
    2f68:	mov	x29, sp
    2f6c:	str	x19, [sp, #16]
    2f70:	mov	w1, #0x80000               	// #524288
    2f74:	adrp	x0, 5000 <uuid_get_template@@UUID_2.31+0x2278>
    2f78:	add	x0, x0, #0x388
    2f7c:	bl	1620 <open@plt>
    2f80:	mov	w19, w0
    2f84:	cmn	w0, #0x1
    2f88:	b.eq	2fa4 <uuid_get_template@@UUID_2.31+0x21c>  // b.none
    2f8c:	tbz	w19, #31, 2fc0 <uuid_get_template@@UUID_2.31+0x238>
    2f90:	bl	2e64 <uuid_get_template@@UUID_2.31+0xdc>
    2f94:	mov	w0, w19
    2f98:	ldr	x19, [sp, #16]
    2f9c:	ldp	x29, x30, [sp], #32
    2fa0:	ret
    2fa4:	mov	w1, #0x800                 	// #2048
    2fa8:	movk	w1, #0x8, lsl #16
    2fac:	adrp	x0, 5000 <uuid_get_template@@UUID_2.31+0x2278>
    2fb0:	add	x0, x0, #0x378
    2fb4:	bl	1620 <open@plt>
    2fb8:	mov	w19, w0
    2fbc:	b	2f8c <uuid_get_template@@UUID_2.31+0x204>
    2fc0:	mov	w1, #0x1                   	// #1
    2fc4:	mov	w0, w19
    2fc8:	bl	1770 <fcntl@plt>
    2fcc:	tbnz	w0, #31, 2f90 <uuid_get_template@@UUID_2.31+0x208>
    2fd0:	orr	w2, w0, #0x1
    2fd4:	mov	w1, #0x2                   	// #2
    2fd8:	mov	w0, w19
    2fdc:	bl	1770 <fcntl@plt>
    2fe0:	b	2f90 <uuid_get_template@@UUID_2.31+0x208>
    2fe4:	stp	x29, x30, [sp, #-112]!
    2fe8:	mov	x29, sp
    2fec:	stp	x19, x20, [sp, #16]
    2ff0:	stp	x21, x22, [sp, #32]
    2ff4:	stp	x23, x24, [sp, #48]
    2ff8:	mov	x21, x0
    2ffc:	mov	x24, x1
    3000:	cbz	x1, 308c <uuid_get_template@@UUID_2.31+0x304>
    3004:	stp	x25, x26, [sp, #64]
    3008:	str	x27, [sp, #80]
    300c:	bl	1830 <__errno_location@plt>
    3010:	mov	x23, x0
    3014:	mov	x19, x24
    3018:	mov	x20, x21
    301c:	mov	w22, #0x0                   	// #0
    3020:	mov	w25, #0x1                   	// #1
    3024:	mov	x27, #0x5940                	// #22848
    3028:	movk	x27, #0x773, lsl #16
    302c:	add	x26, sp, #0x60
    3030:	b	3060 <uuid_get_template@@UUID_2.31+0x2d8>
    3034:	ldr	w0, [x23]
    3038:	cmp	w0, #0xb
    303c:	ccmp	w22, #0x7, #0x0, eq  // eq = none
    3040:	b.gt	3160 <uuid_get_template@@UUID_2.31+0x3d8>
    3044:	str	xzr, [sp, #96]
    3048:	str	x27, [sp, #104]
    304c:	mov	x1, #0x0                   	// #0
    3050:	mov	x0, x26
    3054:	bl	1740 <nanosleep@plt>
    3058:	add	w22, w22, #0x1
    305c:	cbz	x19, 3160 <uuid_get_template@@UUID_2.31+0x3d8>
    3060:	str	wzr, [x23]
    3064:	mov	w2, w25
    3068:	mov	x1, x19
    306c:	mov	x0, x20
    3070:	bl	1810 <getrandom@plt>
    3074:	cmp	w0, #0x0
    3078:	b.le	3034 <uuid_get_template@@UUID_2.31+0x2ac>
    307c:	sub	x19, x19, w0, sxtw
    3080:	add	x20, x20, w0, sxtw
    3084:	mov	w22, #0x0                   	// #0
    3088:	b	305c <uuid_get_template@@UUID_2.31+0x2d4>
    308c:	bl	1830 <__errno_location@plt>
    3090:	ldr	w0, [x0]
    3094:	cmp	w0, #0x26
    3098:	b.eq	3234 <uuid_get_template@@UUID_2.31+0x4ac>  // b.none
    309c:	bl	2e64 <uuid_get_template@@UUID_2.31+0xdc>
    30a0:	b	30c4 <uuid_get_template@@UUID_2.31+0x33c>
    30a4:	cmp	w23, #0x8
    30a8:	b.le	3104 <uuid_get_template@@UUID_2.31+0x37c>
    30ac:	ldp	x25, x26, [sp, #64]
    30b0:	ldr	x27, [sp, #80]
    30b4:	mov	w0, w22
    30b8:	bl	16c0 <close@plt>
    30bc:	bl	2e64 <uuid_get_template@@UUID_2.31+0xdc>
    30c0:	cbnz	x24, 3178 <uuid_get_template@@UUID_2.31+0x3f0>
    30c4:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    30c8:	ldr	x1, [x0, #408]
    30cc:	add	x0, x0, #0x198
    30d0:	blr	x1
    30d4:	mrs	x1, tpidr_el0
    30d8:	add	x19, x1, x0
    30dc:	ldr	w0, [x1, x0]
    30e0:	str	w0, [sp, #96]
    30e4:	ldrh	w0, [x19, #4]
    30e8:	strh	w0, [sp, #100]
    30ec:	ldrsh	w20, [x19, #4]
    30f0:	mov	x0, #0xb2                  	// #178
    30f4:	bl	1840 <syscall@plt>
    30f8:	eor	w20, w20, w0
    30fc:	strh	w20, [x19, #4]
    3100:	b	3204 <uuid_get_template@@UUID_2.31+0x47c>
    3104:	add	w23, w23, #0x1
    3108:	str	xzr, [sp, #96]
    310c:	str	x26, [sp, #104]
    3110:	mov	x1, #0x0                   	// #0
    3114:	mov	x0, x25
    3118:	bl	1740 <nanosleep@plt>
    311c:	cbz	x19, 3148 <uuid_get_template@@UUID_2.31+0x3c0>
    3120:	mov	x2, x19
    3124:	mov	x1, x20
    3128:	mov	w0, w22
    312c:	bl	17b0 <read@plt>
    3130:	cmp	x0, #0x0
    3134:	b.le	30a4 <uuid_get_template@@UUID_2.31+0x31c>
    3138:	sub	x19, x19, x0
    313c:	add	x20, x20, x0
    3140:	mov	w23, #0x0                   	// #0
    3144:	b	311c <uuid_get_template@@UUID_2.31+0x394>
    3148:	ldp	x25, x26, [sp, #64]
    314c:	ldr	x27, [sp, #80]
    3150:	b	30b4 <uuid_get_template@@UUID_2.31+0x32c>
    3154:	ldp	x25, x26, [sp, #64]
    3158:	ldr	x27, [sp, #80]
    315c:	b	30b4 <uuid_get_template@@UUID_2.31+0x32c>
    3160:	ldr	w0, [x23]
    3164:	cmp	w0, #0x26
    3168:	b.eq	3254 <uuid_get_template@@UUID_2.31+0x4cc>  // b.none
    316c:	bl	2e64 <uuid_get_template@@UUID_2.31+0xdc>
    3170:	ldp	x25, x26, [sp, #64]
    3174:	ldr	x27, [sp, #80]
    3178:	mov	x19, #0x0                   	// #0
    317c:	bl	1690 <random@plt>
    3180:	asr	x1, x0, #7
    3184:	ldrb	w0, [x21, x19]
    3188:	eor	w0, w0, w1
    318c:	strb	w0, [x21, x19]
    3190:	add	x19, x19, #0x1
    3194:	cmp	x24, x19
    3198:	b.hi	317c <uuid_get_template@@UUID_2.31+0x3f4>  // b.pmore
    319c:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    31a0:	ldr	x1, [x0, #408]
    31a4:	add	x0, x0, #0x198
    31a8:	blr	x1
    31ac:	mrs	x1, tpidr_el0
    31b0:	add	x19, x1, x0
    31b4:	ldr	w0, [x1, x0]
    31b8:	str	w0, [sp, #96]
    31bc:	ldrh	w0, [x19, #4]
    31c0:	strh	w0, [sp, #100]
    31c4:	ldrsh	w20, [x19, #4]
    31c8:	mov	x0, #0xb2                  	// #178
    31cc:	bl	1840 <syscall@plt>
    31d0:	eor	w20, w20, w0
    31d4:	strh	w20, [x19, #4]
    31d8:	mov	x19, #0x0                   	// #0
    31dc:	add	x20, sp, #0x60
    31e0:	mov	x0, x20
    31e4:	bl	17c0 <jrand48@plt>
    31e8:	asr	x1, x0, #7
    31ec:	ldrb	w0, [x21, x19]
    31f0:	eor	w0, w0, w1
    31f4:	strb	w0, [x21, x19]
    31f8:	add	x19, x19, #0x1
    31fc:	cmp	x24, x19
    3200:	b.hi	31e0 <uuid_get_template@@UUID_2.31+0x458>  // b.pmore
    3204:	adrp	x0, 17000 <uuid_get_template@@UUID_2.31+0x14278>
    3208:	ldr	x1, [x0, #408]
    320c:	add	x0, x0, #0x198
    3210:	blr	x1
    3214:	mrs	x1, tpidr_el0
    3218:	ldr	w2, [sp, #96]
    321c:	str	w2, [x1, x0]
    3220:	ldp	x19, x20, [sp, #16]
    3224:	ldp	x21, x22, [sp, #32]
    3228:	ldp	x23, x24, [sp, #48]
    322c:	ldp	x29, x30, [sp], #112
    3230:	ret
    3234:	bl	2f64 <uuid_get_template@@UUID_2.31+0x1dc>
    3238:	mov	w22, w0
    323c:	tbz	w0, #31, 30b4 <uuid_get_template@@UUID_2.31+0x32c>
    3240:	b	30bc <uuid_get_template@@UUID_2.31+0x334>
    3244:	bl	2e64 <uuid_get_template@@UUID_2.31+0xdc>
    3248:	ldp	x25, x26, [sp, #64]
    324c:	ldr	x27, [sp, #80]
    3250:	b	3178 <uuid_get_template@@UUID_2.31+0x3f0>
    3254:	bl	2f64 <uuid_get_template@@UUID_2.31+0x1dc>
    3258:	mov	w22, w0
    325c:	tbnz	w0, #31, 3244 <uuid_get_template@@UUID_2.31+0x4bc>
    3260:	cbz	x19, 3154 <uuid_get_template@@UUID_2.31+0x3cc>
    3264:	mov	w23, #0x0                   	// #0
    3268:	mov	x26, #0x5940                	// #22848
    326c:	movk	x26, #0x773, lsl #16
    3270:	add	x25, sp, #0x60
    3274:	b	3120 <uuid_get_template@@UUID_2.31+0x398>
    3278:	stp	x29, x30, [sp, #-16]!
    327c:	mov	x29, sp
    3280:	mov	w2, #0x5                   	// #5
    3284:	adrp	x1, 5000 <uuid_get_template@@UUID_2.31+0x2278>
    3288:	add	x1, x1, #0x470
    328c:	mov	x0, #0x0                   	// #0
    3290:	bl	17d0 <dcgettext@plt>
    3294:	ldp	x29, x30, [sp], #16
    3298:	ret
    329c:	mov	w1, #0x2301                	// #8961
    32a0:	movk	w1, #0x6745, lsl #16
    32a4:	str	w1, [x0]
    32a8:	mov	w1, #0xab89                	// #43913
    32ac:	movk	w1, #0xefcd, lsl #16
    32b0:	str	w1, [x0, #4]
    32b4:	mov	w1, #0xdcfe                	// #56574
    32b8:	movk	w1, #0x98ba, lsl #16
    32bc:	str	w1, [x0, #8]
    32c0:	mov	w1, #0x5476                	// #21622
    32c4:	movk	w1, #0x1032, lsl #16
    32c8:	str	w1, [x0, #12]
    32cc:	str	wzr, [x0, #16]
    32d0:	str	wzr, [x0, #20]
    32d4:	ret
    32d8:	stp	x29, x30, [sp, #-80]!
    32dc:	mov	x29, sp
    32e0:	stp	x19, x20, [sp, #16]
    32e4:	stp	x21, x22, [sp, #32]
    32e8:	stp	x23, x24, [sp, #48]
    32ec:	str	x25, [sp, #64]
    32f0:	ldr	w11, [x0]
    32f4:	ldr	w10, [x0, #4]
    32f8:	ldr	w8, [x0, #8]
    32fc:	ldr	w9, [x0, #12]
    3300:	eor	w2, w8, w9
    3304:	and	w2, w2, w10
    3308:	eor	w2, w2, w9
    330c:	add	w3, w2, w11
    3310:	ldr	w20, [x1]
    3314:	mov	w2, #0xa478                	// #42104
    3318:	movk	w2, #0xd76a, lsl #16
    331c:	add	w2, w20, w2
    3320:	add	w2, w2, w3
    3324:	ror	w2, w2, #25
    3328:	add	w2, w10, w2
    332c:	eor	w5, w10, w8
    3330:	and	w5, w5, w2
    3334:	eor	w5, w5, w8
    3338:	add	w3, w5, w9
    333c:	ldr	w17, [x1, #4]
    3340:	mov	w5, #0xb756                	// #46934
    3344:	movk	w5, #0xe8c7, lsl #16
    3348:	add	w5, w17, w5
    334c:	add	w5, w5, w3
    3350:	ror	w5, w5, #20
    3354:	add	w5, w2, w5
    3358:	eor	w12, w10, w2
    335c:	and	w12, w12, w5
    3360:	eor	w12, w12, w10
    3364:	add	w3, w12, w8
    3368:	ldr	w14, [x1, #8]
    336c:	mov	w12, #0x70db                	// #28891
    3370:	movk	w12, #0x2420, lsl #16
    3374:	add	w12, w14, w12
    3378:	add	w12, w12, w3
    337c:	ror	w12, w12, #15
    3380:	add	w12, w5, w12
    3384:	eor	w7, w2, w5
    3388:	and	w7, w7, w12
    338c:	eor	w7, w7, w2
    3390:	add	w3, w7, w10
    3394:	ldr	w22, [x1, #12]
    3398:	mov	w7, #0xceee                	// #52974
    339c:	movk	w7, #0xc1bd, lsl #16
    33a0:	add	w7, w22, w7
    33a4:	add	w7, w7, w3
    33a8:	ror	w7, w7, #10
    33ac:	add	w7, w12, w7
    33b0:	eor	w3, w5, w12
    33b4:	and	w3, w3, w7
    33b8:	eor	w3, w3, w5
    33bc:	add	w4, w3, w2
    33c0:	ldr	w2, [x1, #16]
    33c4:	mov	w3, #0xfaf                 	// #4015
    33c8:	movk	w3, #0xf57c, lsl #16
    33cc:	add	w3, w2, w3
    33d0:	add	w3, w3, w4
    33d4:	ror	w3, w3, #25
    33d8:	add	w3, w7, w3
    33dc:	eor	w6, w12, w7
    33e0:	and	w6, w6, w3
    33e4:	eor	w6, w6, w12
    33e8:	add	w4, w6, w5
    33ec:	ldr	w5, [x1, #20]
    33f0:	mov	w6, #0xc62a                	// #50730
    33f4:	movk	w6, #0x4787, lsl #16
    33f8:	add	w6, w5, w6
    33fc:	add	w6, w6, w4
    3400:	ror	w6, w6, #20
    3404:	add	w6, w3, w6
    3408:	eor	w16, w7, w3
    340c:	and	w16, w16, w6
    3410:	eor	w16, w16, w7
    3414:	add	w12, w16, w12
    3418:	ldr	w13, [x1, #24]
    341c:	mov	w16, #0x4613                	// #17939
    3420:	movk	w16, #0xa830, lsl #16
    3424:	add	w16, w13, w16
    3428:	add	w16, w16, w12
    342c:	ror	w16, w16, #15
    3430:	add	w16, w6, w16
    3434:	eor	w4, w3, w6
    3438:	and	w4, w4, w16
    343c:	eor	w4, w4, w3
    3440:	add	w4, w4, w7
    3444:	ldr	w19, [x1, #28]
    3448:	mov	w7, #0x9501                	// #38145
    344c:	movk	w7, #0xfd46, lsl #16
    3450:	add	w7, w19, w7
    3454:	add	w7, w7, w4
    3458:	ror	w7, w7, #10
    345c:	add	w7, w16, w7
    3460:	eor	w4, w6, w16
    3464:	and	w4, w4, w7
    3468:	eor	w4, w4, w6
    346c:	add	w12, w4, w3
    3470:	ldr	w3, [x1, #32]
    3474:	mov	w4, #0x98d8                	// #39128
    3478:	movk	w4, #0x6980, lsl #16
    347c:	add	w4, w3, w4
    3480:	add	w4, w4, w12
    3484:	ror	w4, w4, #25
    3488:	add	w4, w7, w4
    348c:	eor	w15, w16, w7
    3490:	and	w15, w15, w4
    3494:	eor	w15, w15, w16
    3498:	add	w15, w15, w6
    349c:	ldr	w12, [x1, #36]
    34a0:	mov	w6, #0xf7af                	// #63407
    34a4:	movk	w6, #0x8b44, lsl #16
    34a8:	add	w6, w12, w6
    34ac:	add	w6, w6, w15
    34b0:	ror	w6, w6, #20
    34b4:	add	w6, w4, w6
    34b8:	eor	w21, w7, w4
    34bc:	and	w21, w21, w6
    34c0:	eor	w21, w21, w7
    34c4:	add	w16, w21, w16
    34c8:	ldr	w18, [x1, #40]
    34cc:	sub	w21, w18, #0xa, lsl #12
    34d0:	sub	w21, w21, #0x44f
    34d4:	add	w16, w21, w16
    34d8:	ror	w21, w16, #15
    34dc:	add	w21, w6, w21
    34e0:	eor	w15, w4, w6
    34e4:	and	w15, w15, w21
    34e8:	eor	w15, w15, w4
    34ec:	add	w7, w15, w7
    34f0:	ldr	w16, [x1, #44]
    34f4:	mov	w15, #0xd7be                	// #55230
    34f8:	movk	w15, #0x895c, lsl #16
    34fc:	add	w15, w16, w15
    3500:	add	w15, w15, w7
    3504:	ror	w15, w15, #10
    3508:	add	w15, w21, w15
    350c:	eor	w23, w6, w21
    3510:	and	w23, w23, w15
    3514:	eor	w23, w23, w6
    3518:	add	w7, w23, w4
    351c:	ldr	w4, [x1, #48]
    3520:	mov	w23, #0x1122                	// #4386
    3524:	movk	w23, #0x6b90, lsl #16
    3528:	add	w23, w4, w23
    352c:	add	w23, w23, w7
    3530:	ror	w23, w23, #25
    3534:	add	w23, w15, w23
    3538:	eor	w24, w21, w15
    353c:	and	w24, w24, w23
    3540:	eor	w24, w24, w21
    3544:	add	w6, w24, w6
    3548:	ldr	w7, [x1, #52]
    354c:	mov	w24, #0x7193                	// #29075
    3550:	movk	w24, #0xfd98, lsl #16
    3554:	add	w24, w7, w24
    3558:	add	w24, w24, w6
    355c:	ror	w24, w24, #20
    3560:	add	w24, w23, w24
    3564:	eor	w25, w15, w23
    3568:	and	w25, w25, w24
    356c:	eor	w25, w25, w15
    3570:	add	w25, w25, w21
    3574:	ldr	w6, [x1, #56]
    3578:	mov	w21, #0x438e                	// #17294
    357c:	movk	w21, #0xa679, lsl #16
    3580:	add	w21, w6, w21
    3584:	add	w21, w21, w25
    3588:	ror	w21, w21, #15
    358c:	add	w21, w24, w21
    3590:	eor	w25, w23, w24
    3594:	and	w25, w25, w21
    3598:	eor	w25, w25, w23
    359c:	add	w25, w25, w15
    35a0:	ldr	w15, [x1, #60]
    35a4:	mov	w1, #0x821                 	// #2081
    35a8:	movk	w1, #0x49b4, lsl #16
    35ac:	add	w1, w15, w1
    35b0:	add	w1, w1, w25
    35b4:	ror	w1, w1, #10
    35b8:	add	w1, w21, w1
    35bc:	eor	w30, w21, w1
    35c0:	and	w30, w30, w24
    35c4:	eor	w30, w30, w21
    35c8:	add	w23, w30, w23
    35cc:	mov	w30, #0x2562                	// #9570
    35d0:	movk	w30, #0xf61e, lsl #16
    35d4:	add	w30, w17, w30
    35d8:	add	w30, w30, w23
    35dc:	ror	w30, w30, #27
    35e0:	add	w30, w1, w30
    35e4:	eor	w23, w1, w30
    35e8:	and	w23, w23, w21
    35ec:	eor	w23, w23, w1
    35f0:	add	w24, w23, w24
    35f4:	mov	w23, #0xb340                	// #45888
    35f8:	movk	w23, #0xc040, lsl #16
    35fc:	add	w23, w13, w23
    3600:	add	w23, w23, w24
    3604:	ror	w23, w23, #23
    3608:	add	w23, w30, w23
    360c:	eor	w24, w30, w23
    3610:	and	w24, w24, w1
    3614:	eor	w24, w24, w30
    3618:	add	w24, w24, w21
    361c:	mov	w21, #0x5a51                	// #23121
    3620:	movk	w21, #0x265e, lsl #16
    3624:	add	w21, w16, w21
    3628:	add	w21, w21, w24
    362c:	ror	w21, w21, #18
    3630:	add	w21, w23, w21
    3634:	eor	w24, w23, w21
    3638:	and	w24, w24, w30
    363c:	eor	w24, w24, w23
    3640:	add	w24, w24, w1
    3644:	mov	w1, #0xc7aa                	// #51114
    3648:	movk	w1, #0xe9b6, lsl #16
    364c:	add	w1, w20, w1
    3650:	add	w1, w1, w24
    3654:	ror	w1, w1, #12
    3658:	add	w1, w21, w1
    365c:	eor	w24, w21, w1
    3660:	and	w24, w24, w23
    3664:	eor	w24, w24, w21
    3668:	add	w24, w24, w30
    366c:	mov	w30, #0x105d                	// #4189
    3670:	movk	w30, #0xd62f, lsl #16
    3674:	add	w30, w5, w30
    3678:	add	w30, w30, w24
    367c:	ror	w30, w30, #27
    3680:	add	w30, w1, w30
    3684:	eor	w24, w1, w30
    3688:	and	w24, w24, w21
    368c:	eor	w24, w24, w1
    3690:	add	w24, w24, w23
    3694:	mov	w23, #0x1453                	// #5203
    3698:	movk	w23, #0x244, lsl #16
    369c:	add	w23, w18, w23
    36a0:	add	w23, w23, w24
    36a4:	ror	w23, w23, #23
    36a8:	add	w23, w30, w23
    36ac:	eor	w24, w30, w23
    36b0:	and	w24, w24, w1
    36b4:	eor	w24, w24, w30
    36b8:	add	w24, w24, w21
    36bc:	mov	w21, #0xe681                	// #59009
    36c0:	movk	w21, #0xd8a1, lsl #16
    36c4:	add	w21, w15, w21
    36c8:	add	w21, w21, w24
    36cc:	ror	w21, w21, #18
    36d0:	add	w21, w23, w21
    36d4:	eor	w24, w23, w21
    36d8:	and	w24, w24, w30
    36dc:	eor	w24, w24, w23
    36e0:	add	w24, w24, w1
    36e4:	mov	w1, #0xfbc8                	// #64456
    36e8:	movk	w1, #0xe7d3, lsl #16
    36ec:	add	w1, w2, w1
    36f0:	add	w1, w1, w24
    36f4:	ror	w1, w1, #12
    36f8:	add	w1, w21, w1
    36fc:	eor	w24, w21, w1
    3700:	and	w24, w24, w23
    3704:	eor	w24, w24, w21
    3708:	add	w24, w24, w30
    370c:	mov	w30, #0xcde6                	// #52710
    3710:	movk	w30, #0x21e1, lsl #16
    3714:	add	w30, w12, w30
    3718:	add	w30, w30, w24
    371c:	ror	w30, w30, #27
    3720:	add	w30, w1, w30
    3724:	eor	w24, w1, w30
    3728:	and	w24, w24, w21
    372c:	eor	w24, w24, w1
    3730:	add	w24, w24, w23
    3734:	mov	w23, #0x7d6                 	// #2006
    3738:	movk	w23, #0xc337, lsl #16
    373c:	add	w23, w6, w23
    3740:	add	w23, w23, w24
    3744:	ror	w23, w23, #23
    3748:	add	w23, w30, w23
    374c:	eor	w24, w30, w23
    3750:	and	w24, w24, w1
    3754:	eor	w24, w24, w30
    3758:	add	w24, w24, w21
    375c:	mov	w21, #0xd87                 	// #3463
    3760:	movk	w21, #0xf4d5, lsl #16
    3764:	add	w21, w22, w21
    3768:	add	w21, w21, w24
    376c:	ror	w21, w21, #18
    3770:	add	w21, w23, w21
    3774:	eor	w24, w23, w21
    3778:	and	w24, w24, w30
    377c:	eor	w24, w24, w23
    3780:	add	w24, w24, w1
    3784:	mov	w1, #0x14ed                	// #5357
    3788:	movk	w1, #0x455a, lsl #16
    378c:	add	w1, w3, w1
    3790:	add	w1, w1, w24
    3794:	ror	w1, w1, #12
    3798:	add	w1, w21, w1
    379c:	eor	w24, w21, w1
    37a0:	and	w24, w24, w23
    37a4:	eor	w24, w24, w21
    37a8:	add	w24, w24, w30
    37ac:	mov	w30, #0xe905                	// #59653
    37b0:	movk	w30, #0xa9e3, lsl #16
    37b4:	add	w30, w7, w30
    37b8:	add	w30, w30, w24
    37bc:	ror	w30, w30, #27
    37c0:	add	w30, w1, w30
    37c4:	eor	w24, w1, w30
    37c8:	and	w24, w24, w21
    37cc:	eor	w24, w24, w1
    37d0:	add	w24, w24, w23
    37d4:	mov	w23, #0xa3f8                	// #41976
    37d8:	movk	w23, #0xfcef, lsl #16
    37dc:	add	w23, w14, w23
    37e0:	add	w23, w23, w24
    37e4:	ror	w23, w23, #23
    37e8:	add	w23, w30, w23
    37ec:	eor	w24, w30, w23
    37f0:	and	w24, w24, w1
    37f4:	eor	w24, w24, w30
    37f8:	add	w21, w24, w21
    37fc:	mov	w24, #0x2d9                 	// #729
    3800:	movk	w24, #0x676f, lsl #16
    3804:	add	w24, w19, w24
    3808:	add	w24, w24, w21
    380c:	ror	w24, w24, #18
    3810:	add	w24, w23, w24
    3814:	eor	w25, w23, w24
    3818:	and	w21, w25, w30
    381c:	eor	w21, w21, w23
    3820:	add	w1, w21, w1
    3824:	mov	w21, #0x4c8a                	// #19594
    3828:	movk	w21, #0x8d2a, lsl #16
    382c:	add	w21, w4, w21
    3830:	add	w21, w21, w1
    3834:	ror	w21, w21, #12
    3838:	add	w21, w24, w21
    383c:	eor	w25, w25, w21
    3840:	add	w30, w25, w30
    3844:	sub	w25, w5, #0x5c, lsl #12
    3848:	sub	w25, w25, #0x6be
    384c:	add	w30, w25, w30
    3850:	ror	w30, w30, #28
    3854:	add	w30, w21, w30
    3858:	eor	w1, w24, w21
    385c:	eor	w1, w1, w30
    3860:	add	w23, w1, w23
    3864:	mov	w1, #0xf681                	// #63105
    3868:	movk	w1, #0x8771, lsl #16
    386c:	add	w1, w3, w1
    3870:	add	w1, w1, w23
    3874:	ror	w1, w1, #21
    3878:	add	w1, w30, w1
    387c:	eor	w23, w21, w30
    3880:	eor	w23, w23, w1
    3884:	add	w24, w23, w24
    3888:	mov	w23, #0x6122                	// #24866
    388c:	movk	w23, #0x6d9d, lsl #16
    3890:	add	w23, w16, w23
    3894:	add	w23, w23, w24
    3898:	ror	w23, w23, #16
    389c:	add	w23, w1, w23
    38a0:	eor	w24, w30, w1
    38a4:	eor	w24, w24, w23
    38a8:	add	w24, w24, w21
    38ac:	mov	w21, #0x380c                	// #14348
    38b0:	movk	w21, #0xfde5, lsl #16
    38b4:	add	w21, w6, w21
    38b8:	add	w21, w21, w24
    38bc:	ror	w21, w21, #9
    38c0:	add	w21, w23, w21
    38c4:	eor	w24, w1, w23
    38c8:	eor	w24, w24, w21
    38cc:	add	w24, w24, w30
    38d0:	mov	w30, #0xea44                	// #59972
    38d4:	movk	w30, #0xa4be, lsl #16
    38d8:	add	w30, w17, w30
    38dc:	add	w30, w30, w24
    38e0:	ror	w30, w30, #28
    38e4:	add	w30, w21, w30
    38e8:	eor	w24, w23, w21
    38ec:	eor	w24, w24, w30
    38f0:	add	w24, w24, w1
    38f4:	mov	w1, #0xcfa9                	// #53161
    38f8:	movk	w1, #0x4bde, lsl #16
    38fc:	add	w1, w2, w1
    3900:	add	w1, w1, w24
    3904:	ror	w1, w1, #21
    3908:	add	w1, w30, w1
    390c:	eor	w24, w21, w30
    3910:	eor	w24, w24, w1
    3914:	add	w24, w24, w23
    3918:	mov	w23, #0x4b60                	// #19296
    391c:	movk	w23, #0xf6bb, lsl #16
    3920:	add	w23, w19, w23
    3924:	add	w23, w23, w24
    3928:	ror	w23, w23, #16
    392c:	add	w23, w1, w23
    3930:	eor	w24, w30, w1
    3934:	eor	w24, w24, w23
    3938:	add	w24, w24, w21
    393c:	mov	w21, #0xbc70                	// #48240
    3940:	movk	w21, #0xbebf, lsl #16
    3944:	add	w21, w18, w21
    3948:	add	w21, w21, w24
    394c:	ror	w21, w21, #9
    3950:	add	w21, w23, w21
    3954:	eor	w24, w1, w23
    3958:	eor	w24, w24, w21
    395c:	add	w24, w24, w30
    3960:	mov	w30, #0x7ec6                	// #32454
    3964:	movk	w30, #0x289b, lsl #16
    3968:	add	w30, w7, w30
    396c:	add	w30, w30, w24
    3970:	ror	w30, w30, #28
    3974:	add	w30, w21, w30
    3978:	eor	w24, w23, w21
    397c:	eor	w24, w24, w30
    3980:	add	w24, w24, w1
    3984:	mov	w1, #0x27fa                	// #10234
    3988:	movk	w1, #0xeaa1, lsl #16
    398c:	add	w1, w20, w1
    3990:	add	w1, w1, w24
    3994:	ror	w1, w1, #21
    3998:	add	w1, w30, w1
    399c:	eor	w24, w21, w30
    39a0:	eor	w24, w24, w1
    39a4:	add	w24, w24, w23
    39a8:	mov	w23, #0x3085                	// #12421
    39ac:	movk	w23, #0xd4ef, lsl #16
    39b0:	add	w23, w22, w23
    39b4:	add	w23, w23, w24
    39b8:	ror	w23, w23, #16
    39bc:	add	w23, w1, w23
    39c0:	eor	w24, w30, w1
    39c4:	eor	w24, w24, w23
    39c8:	add	w24, w24, w21
    39cc:	mov	w21, #0x1d05                	// #7429
    39d0:	movk	w21, #0x488, lsl #16
    39d4:	add	w21, w13, w21
    39d8:	add	w21, w21, w24
    39dc:	ror	w21, w21, #9
    39e0:	add	w21, w23, w21
    39e4:	eor	w24, w1, w23
    39e8:	eor	w24, w24, w21
    39ec:	add	w24, w24, w30
    39f0:	mov	w30, #0xd039                	// #53305
    39f4:	movk	w30, #0xd9d4, lsl #16
    39f8:	add	w30, w12, w30
    39fc:	add	w30, w30, w24
    3a00:	ror	w30, w30, #28
    3a04:	add	w30, w21, w30
    3a08:	eor	w24, w23, w21
    3a0c:	eor	w24, w24, w30
    3a10:	add	w24, w24, w1
    3a14:	mov	w1, #0x99e5                	// #39397
    3a18:	movk	w1, #0xe6db, lsl #16
    3a1c:	add	w1, w4, w1
    3a20:	add	w1, w1, w24
    3a24:	ror	w1, w1, #21
    3a28:	add	w1, w30, w1
    3a2c:	eor	w24, w21, w30
    3a30:	eor	w24, w24, w1
    3a34:	add	w24, w24, w23
    3a38:	mov	w23, #0x7cf8                	// #31992
    3a3c:	movk	w23, #0x1fa2, lsl #16
    3a40:	add	w23, w15, w23
    3a44:	add	w23, w23, w24
    3a48:	ror	w23, w23, #16
    3a4c:	add	w23, w1, w23
    3a50:	eor	w24, w30, w1
    3a54:	eor	w24, w24, w23
    3a58:	add	w24, w24, w21
    3a5c:	mov	w21, #0x5665                	// #22117
    3a60:	movk	w21, #0xc4ac, lsl #16
    3a64:	add	w21, w14, w21
    3a68:	add	w21, w21, w24
    3a6c:	ror	w21, w21, #9
    3a70:	add	w21, w23, w21
    3a74:	orn	w24, w21, w1
    3a78:	eor	w24, w24, w23
    3a7c:	add	w24, w24, w30
    3a80:	mov	w30, #0x2244                	// #8772
    3a84:	movk	w30, #0xf429, lsl #16
    3a88:	add	w30, w20, w30
    3a8c:	add	w30, w30, w24
    3a90:	ror	w30, w30, #26
    3a94:	add	w30, w21, w30
    3a98:	orn	w20, w30, w23
    3a9c:	eor	w20, w20, w21
    3aa0:	add	w20, w20, w1
    3aa4:	mov	w1, #0xff97                	// #65431
    3aa8:	movk	w1, #0x432a, lsl #16
    3aac:	add	w1, w19, w1
    3ab0:	add	w1, w1, w20
    3ab4:	ror	w1, w1, #22
    3ab8:	add	w1, w30, w1
    3abc:	orn	w20, w1, w21
    3ac0:	eor	w20, w20, w30
    3ac4:	add	w23, w20, w23
    3ac8:	mov	w20, #0x23a7                	// #9127
    3acc:	movk	w20, #0xab94, lsl #16
    3ad0:	add	w20, w6, w20
    3ad4:	add	w20, w20, w23
    3ad8:	ror	w20, w20, #17
    3adc:	add	w20, w1, w20
    3ae0:	orn	w19, w20, w30
    3ae4:	eor	w19, w19, w1
    3ae8:	add	w21, w19, w21
    3aec:	mov	w19, #0xa039                	// #41017
    3af0:	movk	w19, #0xfc93, lsl #16
    3af4:	add	w19, w5, w19
    3af8:	add	w19, w19, w21
    3afc:	ror	w19, w19, #11
    3b00:	add	w19, w20, w19
    3b04:	orn	w5, w19, w1
    3b08:	eor	w5, w5, w20
    3b0c:	add	w5, w5, w30
    3b10:	mov	w30, #0x59c3                	// #22979
    3b14:	movk	w30, #0x655b, lsl #16
    3b18:	add	w30, w4, w30
    3b1c:	add	w30, w30, w5
    3b20:	ror	w30, w30, #26
    3b24:	add	w30, w19, w30
    3b28:	orn	w4, w30, w20
    3b2c:	eor	w4, w4, w19
    3b30:	add	w4, w4, w1
    3b34:	mov	w1, #0xcc92                	// #52370
    3b38:	movk	w1, #0x8f0c, lsl #16
    3b3c:	add	w1, w22, w1
    3b40:	add	w1, w1, w4
    3b44:	ror	w1, w1, #22
    3b48:	add	w1, w30, w1
    3b4c:	orn	w6, w1, w19
    3b50:	eor	w6, w6, w30
    3b54:	add	w20, w6, w20
    3b58:	sub	w6, w18, #0x100, lsl #12
    3b5c:	sub	w6, w6, #0xb83
    3b60:	add	w6, w6, w20
    3b64:	ror	w6, w6, #17
    3b68:	add	w6, w1, w6
    3b6c:	orn	w5, w6, w30
    3b70:	eor	w5, w5, w1
    3b74:	add	w19, w5, w19
    3b78:	mov	w5, #0x5dd1                	// #24017
    3b7c:	movk	w5, #0x8584, lsl #16
    3b80:	add	w5, w17, w5
    3b84:	add	w5, w5, w19
    3b88:	ror	w5, w5, #11
    3b8c:	add	w5, w6, w5
    3b90:	orn	w4, w5, w1
    3b94:	eor	w4, w4, w6
    3b98:	add	w30, w4, w30
    3b9c:	mov	w4, #0x7e4f                	// #32335
    3ba0:	movk	w4, #0x6fa8, lsl #16
    3ba4:	add	w4, w3, w4
    3ba8:	add	w4, w4, w30
    3bac:	ror	w4, w4, #26
    3bb0:	add	w4, w5, w4
    3bb4:	orn	w3, w4, w6
    3bb8:	eor	w3, w3, w5
    3bbc:	add	w1, w3, w1
    3bc0:	mov	w3, #0xe6e0                	// #59104
    3bc4:	movk	w3, #0xfe2c, lsl #16
    3bc8:	add	w15, w15, w3
    3bcc:	add	w15, w15, w1
    3bd0:	ror	w15, w15, #22
    3bd4:	add	w3, w4, w15
    3bd8:	orn	w1, w3, w5
    3bdc:	eor	w1, w1, w4
    3be0:	add	w1, w1, w6
    3be4:	mov	w6, #0x4314                	// #17172
    3be8:	movk	w6, #0xa301, lsl #16
    3bec:	add	w6, w13, w6
    3bf0:	add	w6, w6, w1
    3bf4:	ror	w6, w6, #17
    3bf8:	add	w6, w3, w6
    3bfc:	orn	w1, w6, w4
    3c00:	eor	w1, w1, w3
    3c04:	add	w1, w1, w5
    3c08:	mov	w5, #0x11a1                	// #4513
    3c0c:	movk	w5, #0x4e08, lsl #16
    3c10:	add	w5, w7, w5
    3c14:	add	w5, w5, w1
    3c18:	ror	w5, w5, #11
    3c1c:	add	w5, w6, w5
    3c20:	orn	w7, w5, w3
    3c24:	eor	w7, w7, w6
    3c28:	add	w4, w7, w4
    3c2c:	mov	w7, #0x7e82                	// #32386
    3c30:	movk	w7, #0xf753, lsl #16
    3c34:	add	w7, w2, w7
    3c38:	add	w7, w7, w4
    3c3c:	ror	w7, w7, #26
    3c40:	add	w1, w5, w7
    3c44:	orn	w2, w1, w6
    3c48:	eor	w2, w2, w5
    3c4c:	add	w2, w2, w3
    3c50:	mov	w3, #0xf235                	// #62005
    3c54:	movk	w3, #0xbd3a, lsl #16
    3c58:	add	w3, w16, w3
    3c5c:	add	w3, w3, w2
    3c60:	ror	w3, w3, #22
    3c64:	add	w3, w1, w3
    3c68:	orn	w2, w3, w5
    3c6c:	eor	w2, w2, w1
    3c70:	add	w6, w2, w6
    3c74:	mov	w2, #0xd2bb                	// #53947
    3c78:	movk	w2, #0x2ad7, lsl #16
    3c7c:	add	w2, w14, w2
    3c80:	add	w2, w2, w6
    3c84:	ror	w2, w2, #17
    3c88:	add	w2, w3, w2
    3c8c:	orn	w4, w2, w1
    3c90:	eor	w4, w4, w3
    3c94:	add	w5, w4, w5
    3c98:	mov	w4, #0xd391                	// #54161
    3c9c:	movk	w4, #0xeb86, lsl #16
    3ca0:	add	w4, w12, w4
    3ca4:	add	w4, w4, w5
    3ca8:	add	w1, w11, w1
    3cac:	str	w1, [x0]
    3cb0:	ror	w1, w4, #11
    3cb4:	add	w10, w10, w2
    3cb8:	add	w1, w1, w10
    3cbc:	str	w1, [x0, #4]
    3cc0:	add	w2, w8, w2
    3cc4:	str	w2, [x0, #8]
    3cc8:	add	w3, w9, w3
    3ccc:	str	w3, [x0, #12]
    3cd0:	ldp	x19, x20, [sp, #16]
    3cd4:	ldp	x21, x22, [sp, #32]
    3cd8:	ldp	x23, x24, [sp, #48]
    3cdc:	ldr	x25, [sp, #64]
    3ce0:	ldp	x29, x30, [sp], #80
    3ce4:	ret
    3ce8:	stp	x29, x30, [sp, #-64]!
    3cec:	mov	x29, sp
    3cf0:	stp	x19, x20, [sp, #16]
    3cf4:	stp	x21, x22, [sp, #32]
    3cf8:	stp	x23, x24, [sp, #48]
    3cfc:	mov	x21, x0
    3d00:	mov	x19, x1
    3d04:	mov	w23, w2
    3d08:	ldr	w0, [x0, #16]
    3d0c:	add	w1, w0, w2, lsl #3
    3d10:	str	w1, [x21, #16]
    3d14:	cmp	w1, w0
    3d18:	b.cs	3d28 <uuid_get_template@@UUID_2.31+0xfa0>  // b.hs, b.nlast
    3d1c:	ldr	w1, [x21, #20]
    3d20:	add	w1, w1, #0x1
    3d24:	str	w1, [x21, #20]
    3d28:	ldr	w1, [x21, #20]
    3d2c:	add	w1, w1, w23, lsr #29
    3d30:	str	w1, [x21, #20]
    3d34:	ubfx	x20, x0, #3, #6
    3d38:	cbz	w20, 3d80 <uuid_get_template@@UUID_2.31+0xff8>
    3d3c:	add	x24, x21, #0x18
    3d40:	mov	w0, w20
    3d44:	add	x0, x24, x0
    3d48:	mov	w1, #0x40                  	// #64
    3d4c:	sub	w1, w1, w20
    3d50:	cmp	w23, w1
    3d54:	b.cc	3dfc <uuid_get_template@@UUID_2.31+0x1074>  // b.lo, b.ul, b.last
    3d58:	mov	w22, w1
    3d5c:	mov	x2, x22
    3d60:	mov	x1, x19
    3d64:	bl	1580 <memcpy@plt>
    3d68:	mov	x1, x24
    3d6c:	mov	x0, x21
    3d70:	bl	32d8 <uuid_get_template@@UUID_2.31+0x550>
    3d74:	add	x19, x19, x22
    3d78:	sub	w23, w23, #0x40
    3d7c:	add	w23, w20, w23
    3d80:	cmp	w23, #0x3f
    3d84:	b.ls	3e0c <uuid_get_template@@UUID_2.31+0x1084>  // b.plast
    3d88:	sub	w22, w23, #0x40
    3d8c:	and	x22, x22, #0xffffffc0
    3d90:	add	x22, x22, #0x40
    3d94:	add	x22, x19, x22
    3d98:	add	x20, x21, #0x18
    3d9c:	ldp	x0, x1, [x19]
    3da0:	stp	x0, x1, [x20]
    3da4:	ldp	x0, x1, [x19, #16]
    3da8:	stp	x0, x1, [x20, #16]
    3dac:	ldp	x0, x1, [x19, #32]
    3db0:	stp	x0, x1, [x20, #32]
    3db4:	ldp	x0, x1, [x19, #48]
    3db8:	stp	x0, x1, [x20, #48]
    3dbc:	mov	x1, x20
    3dc0:	mov	x0, x21
    3dc4:	bl	32d8 <uuid_get_template@@UUID_2.31+0x550>
    3dc8:	add	x19, x19, #0x40
    3dcc:	cmp	x19, x22
    3dd0:	b.ne	3d9c <uuid_get_template@@UUID_2.31+0x1014>  // b.any
    3dd4:	and	w23, w23, #0x3f
    3dd8:	mov	w2, w23
    3ddc:	mov	x1, x22
    3de0:	add	x0, x21, #0x18
    3de4:	bl	1580 <memcpy@plt>
    3de8:	ldp	x19, x20, [sp, #16]
    3dec:	ldp	x21, x22, [sp, #32]
    3df0:	ldp	x23, x24, [sp, #48]
    3df4:	ldp	x29, x30, [sp], #64
    3df8:	ret
    3dfc:	mov	w2, w23
    3e00:	mov	x1, x19
    3e04:	bl	1580 <memcpy@plt>
    3e08:	b	3de8 <uuid_get_template@@UUID_2.31+0x1060>
    3e0c:	mov	x22, x19
    3e10:	b	3dd8 <uuid_get_template@@UUID_2.31+0x1050>
    3e14:	stp	x29, x30, [sp, #-48]!
    3e18:	mov	x29, sp
    3e1c:	stp	x19, x20, [sp, #16]
    3e20:	str	x21, [sp, #32]
    3e24:	mov	x21, x0
    3e28:	mov	x19, x1
    3e2c:	ldr	w1, [x1, #16]
    3e30:	ubfx	x2, x1, #3, #6
    3e34:	add	x20, x19, #0x18
    3e38:	add	x1, x20, x2
    3e3c:	add	x0, x1, #0x1
    3e40:	mov	w1, #0xffffff80            	// #-128
    3e44:	strb	w1, [x20, w2, uxtw]
    3e48:	mov	w1, #0x3f                  	// #63
    3e4c:	sub	w1, w1, w2
    3e50:	cmp	w1, #0x7
    3e54:	b.hi	3ecc <uuid_get_template@@UUID_2.31+0x1144>  // b.pmore
    3e58:	mov	w2, w1
    3e5c:	mov	w1, #0x0                   	// #0
    3e60:	bl	1660 <memset@plt>
    3e64:	mov	x1, x20
    3e68:	mov	x0, x19
    3e6c:	bl	32d8 <uuid_get_template@@UUID_2.31+0x550>
    3e70:	stp	xzr, xzr, [x19, #24]
    3e74:	stp	xzr, xzr, [x20, #16]
    3e78:	stp	xzr, xzr, [x20, #32]
    3e7c:	str	xzr, [x20, #48]
    3e80:	ldr	w0, [x19, #16]
    3e84:	str	w0, [x19, #80]
    3e88:	ldr	w0, [x19, #20]
    3e8c:	str	w0, [x19, #84]
    3e90:	mov	x1, x20
    3e94:	mov	x0, x19
    3e98:	bl	32d8 <uuid_get_template@@UUID_2.31+0x550>
    3e9c:	ldp	x0, x1, [x19]
    3ea0:	stp	x0, x1, [x21]
    3ea4:	stp	xzr, xzr, [x19]
    3ea8:	stp	xzr, xzr, [x19, #16]
    3eac:	stp	xzr, xzr, [x19, #32]
    3eb0:	stp	xzr, xzr, [x19, #48]
    3eb4:	stp	xzr, xzr, [x19, #64]
    3eb8:	str	xzr, [x19, #80]
    3ebc:	ldp	x19, x20, [sp, #16]
    3ec0:	ldr	x21, [sp, #32]
    3ec4:	ldp	x29, x30, [sp], #48
    3ec8:	ret
    3ecc:	mov	w1, #0x37                  	// #55
    3ed0:	sub	w2, w1, w2
    3ed4:	mov	w1, #0x0                   	// #0
    3ed8:	bl	1660 <memset@plt>
    3edc:	b	3e80 <uuid_get_template@@UUID_2.31+0x10f8>
    3ee0:	stp	x29, x30, [sp, #-96]!
    3ee4:	mov	x29, sp
    3ee8:	stp	x19, x20, [sp, #16]
    3eec:	stp	x21, x22, [sp, #32]
    3ef0:	stp	x23, x24, [sp, #48]
    3ef4:	stp	x25, x26, [sp, #64]
    3ef8:	stp	x27, x28, [sp, #80]
    3efc:	ldr	w4, [x1]
    3f00:	ldr	w3, [x1, #4]
    3f04:	ldr	w9, [x1, #8]
    3f08:	ldr	w16, [x1, #12]
    3f0c:	ldr	w15, [x1, #16]
    3f10:	ldr	w26, [x1, #20]
    3f14:	ldr	w21, [x1, #24]
    3f18:	ldr	w30, [x1, #28]
    3f1c:	ldr	w18, [x1, #32]
    3f20:	ldr	w2, [x1, #36]
    3f24:	ldr	w22, [x1, #40]
    3f28:	ldr	w27, [x1, #44]
    3f2c:	ldr	w24, [x1, #48]
    3f30:	ldr	w25, [x1, #52]
    3f34:	ldr	w23, [x1, #56]
    3f38:	ldr	w28, [x1, #60]
    3f3c:	ldr	w14, [x0]
    3f40:	ldr	w12, [x0, #4]
    3f44:	ldr	w11, [x0, #8]
    3f48:	ldr	w10, [x0, #12]
    3f4c:	ldr	w13, [x0, #16]
    3f50:	ror	w5, w4, #8
    3f54:	and	w5, w5, #0xff00ff00
    3f58:	ror	w4, w4, #24
    3f5c:	and	w4, w4, #0xff00ff
    3f60:	orr	w5, w5, w4
    3f64:	eor	w1, w11, w10
    3f68:	and	w1, w1, w12
    3f6c:	eor	w1, w1, w10
    3f70:	ror	w4, w14, #27
    3f74:	add	w1, w1, w4
    3f78:	mov	w4, #0x7999                	// #31129
    3f7c:	movk	w4, #0x5a82, lsl #16
    3f80:	add	w6, w13, w4
    3f84:	add	w1, w1, w6
    3f88:	add	w1, w5, w1
    3f8c:	ror	w7, w12, #2
    3f90:	ror	w6, w3, #8
    3f94:	and	w6, w6, #0xff00ff00
    3f98:	ror	w3, w3, #24
    3f9c:	and	w3, w3, #0xff00ff
    3fa0:	orr	w6, w6, w3
    3fa4:	eor	w20, w11, w7
    3fa8:	and	w20, w20, w14
    3fac:	eor	w20, w20, w11
    3fb0:	add	w20, w20, w6
    3fb4:	add	w3, w10, w4
    3fb8:	add	w20, w20, w3
    3fbc:	ror	w3, w1, #27
    3fc0:	add	w20, w3, w20
    3fc4:	ror	w3, w14, #2
    3fc8:	ror	w8, w9, #8
    3fcc:	and	w8, w8, #0xff00ff00
    3fd0:	ror	w9, w9, #24
    3fd4:	and	w9, w9, #0xff00ff
    3fd8:	orr	w8, w8, w9
    3fdc:	eor	w17, w7, w3
    3fe0:	and	w17, w17, w1
    3fe4:	eor	w17, w17, w7
    3fe8:	add	w17, w17, w8
    3fec:	add	w9, w11, w4
    3ff0:	add	w17, w17, w9
    3ff4:	ror	w19, w20, #27
    3ff8:	add	w17, w19, w17
    3ffc:	ror	w1, w1, #2
    4000:	ror	w9, w16, #8
    4004:	and	w19, w9, #0xff00ff00
    4008:	ror	w16, w16, #24
    400c:	and	w16, w16, #0xff00ff
    4010:	orr	w9, w19, w16
    4014:	eor	w16, w3, w1
    4018:	and	w16, w16, w20
    401c:	eor	w16, w16, w3
    4020:	add	w16, w16, w9
    4024:	add	w7, w7, w4
    4028:	add	w16, w16, w7
    402c:	ror	w7, w17, #27
    4030:	add	w16, w7, w16
    4034:	ror	w20, w20, #2
    4038:	ror	w7, w15, #8
    403c:	and	w19, w7, #0xff00ff00
    4040:	ror	w15, w15, #24
    4044:	and	w15, w15, #0xff00ff
    4048:	orr	w7, w19, w15
    404c:	eor	w15, w1, w20
    4050:	and	w15, w15, w17
    4054:	eor	w15, w15, w1
    4058:	add	w15, w15, w7
    405c:	add	w3, w3, w4
    4060:	add	w15, w15, w3
    4064:	ror	w3, w16, #27
    4068:	add	w15, w3, w15
    406c:	ror	w17, w17, #2
    4070:	ror	w3, w26, #8
    4074:	and	w19, w3, #0xff00ff00
    4078:	ror	w26, w26, #24
    407c:	and	w26, w26, #0xff00ff
    4080:	orr	w3, w19, w26
    4084:	eor	w26, w20, w17
    4088:	and	w26, w26, w16
    408c:	eor	w26, w26, w20
    4090:	add	w1, w26, w1
    4094:	add	w26, w3, w4
    4098:	add	w1, w1, w26
    409c:	ror	w26, w15, #27
    40a0:	add	w26, w26, w1
    40a4:	ror	w16, w16, #2
    40a8:	ror	w1, w21, #8
    40ac:	and	w19, w1, #0xff00ff00
    40b0:	ror	w21, w21, #24
    40b4:	and	w21, w21, #0xff00ff
    40b8:	orr	w1, w19, w21
    40bc:	eor	w19, w17, w16
    40c0:	and	w19, w19, w15
    40c4:	eor	w19, w19, w17
    40c8:	add	w20, w19, w20
    40cc:	add	w19, w1, w4
    40d0:	add	w20, w20, w19
    40d4:	ror	w19, w26, #27
    40d8:	add	w20, w19, w20
    40dc:	ror	w15, w15, #2
    40e0:	ror	w21, w30, #8
    40e4:	and	w19, w21, #0xff00ff00
    40e8:	ror	w30, w30, #24
    40ec:	and	w30, w30, #0xff00ff
    40f0:	orr	w21, w19, w30
    40f4:	eor	w19, w16, w15
    40f8:	and	w19, w19, w26
    40fc:	eor	w19, w19, w16
    4100:	add	w17, w19, w17
    4104:	add	w19, w21, w4
    4108:	add	w17, w17, w19
    410c:	ror	w19, w20, #27
    4110:	add	w19, w19, w17
    4114:	ror	w26, w26, #2
    4118:	ror	w17, w18, #8
    411c:	and	w30, w17, #0xff00ff00
    4120:	ror	w18, w18, #24
    4124:	and	w18, w18, #0xff00ff
    4128:	orr	w17, w30, w18
    412c:	eor	w18, w15, w26
    4130:	and	w18, w18, w20
    4134:	eor	w18, w18, w15
    4138:	add	w16, w18, w16
    413c:	add	w18, w17, w4
    4140:	add	w16, w16, w18
    4144:	ror	w18, w19, #27
    4148:	add	w18, w18, w16
    414c:	ror	w20, w20, #2
    4150:	ror	w16, w2, #8
    4154:	and	w30, w16, #0xff00ff00
    4158:	ror	w2, w2, #24
    415c:	and	w2, w2, #0xff00ff
    4160:	orr	w16, w30, w2
    4164:	eor	w2, w26, w20
    4168:	and	w2, w2, w19
    416c:	eor	w2, w2, w26
    4170:	add	w15, w2, w15
    4174:	add	w2, w16, w4
    4178:	add	w15, w15, w2
    417c:	ror	w2, w18, #27
    4180:	add	w2, w2, w15
    4184:	ror	w19, w19, #2
    4188:	ror	w15, w22, #8
    418c:	and	w30, w15, #0xff00ff00
    4190:	ror	w22, w22, #24
    4194:	and	w22, w22, #0xff00ff
    4198:	orr	w15, w30, w22
    419c:	eor	w22, w20, w19
    41a0:	and	w22, w22, w18
    41a4:	eor	w22, w22, w20
    41a8:	add	w26, w22, w26
    41ac:	add	w22, w15, w4
    41b0:	add	w26, w26, w22
    41b4:	ror	w22, w2, #27
    41b8:	add	w22, w22, w26
    41bc:	ror	w18, w18, #2
    41c0:	ror	w26, w27, #8
    41c4:	and	w30, w26, #0xff00ff00
    41c8:	ror	w27, w27, #24
    41cc:	and	w27, w27, #0xff00ff
    41d0:	orr	w26, w30, w27
    41d4:	eor	w30, w19, w18
    41d8:	and	w30, w30, w2
    41dc:	eor	w30, w30, w19
    41e0:	add	w20, w30, w20
    41e4:	add	w30, w26, w4
    41e8:	add	w20, w20, w30
    41ec:	ror	w30, w22, #27
    41f0:	add	w30, w30, w20
    41f4:	ror	w2, w2, #2
    41f8:	ror	w20, w24, #8
    41fc:	and	w27, w20, #0xff00ff00
    4200:	ror	w24, w24, #24
    4204:	and	w24, w24, #0xff00ff
    4208:	orr	w20, w27, w24
    420c:	eor	w24, w18, w2
    4210:	and	w24, w24, w22
    4214:	eor	w24, w24, w18
    4218:	add	w19, w24, w19
    421c:	add	w24, w20, w4
    4220:	add	w19, w19, w24
    4224:	ror	w24, w30, #27
    4228:	add	w24, w24, w19
    422c:	ror	w22, w22, #2
    4230:	ror	w19, w25, #8
    4234:	and	w27, w19, #0xff00ff00
    4238:	ror	w25, w25, #24
    423c:	and	w25, w25, #0xff00ff
    4240:	orr	w19, w27, w25
    4244:	eor	w27, w2, w22
    4248:	and	w27, w27, w30
    424c:	eor	w27, w27, w2
    4250:	add	w18, w27, w18
    4254:	add	w27, w19, w4
    4258:	add	w18, w18, w27
    425c:	ror	w27, w24, #27
    4260:	add	w27, w27, w18
    4264:	ror	w30, w30, #2
    4268:	ror	w18, w23, #8
    426c:	and	w25, w18, #0xff00ff00
    4270:	ror	w23, w23, #24
    4274:	and	w23, w23, #0xff00ff
    4278:	orr	w18, w25, w23
    427c:	eor	w25, w22, w30
    4280:	and	w25, w25, w24
    4284:	eor	w25, w25, w22
    4288:	add	w2, w25, w2
    428c:	add	w25, w18, w4
    4290:	add	w2, w2, w25
    4294:	ror	w25, w27, #27
    4298:	add	w25, w25, w2
    429c:	ror	w24, w24, #2
    42a0:	ror	w2, w28, #8
    42a4:	and	w23, w2, #0xff00ff00
    42a8:	ror	w28, w28, #24
    42ac:	and	w28, w28, #0xff00ff
    42b0:	orr	w2, w23, w28
    42b4:	eor	w23, w30, w24
    42b8:	and	w23, w23, w27
    42bc:	eor	w23, w23, w30
    42c0:	add	w22, w23, w22
    42c4:	add	w23, w2, w4
    42c8:	add	w22, w22, w23
    42cc:	ror	w23, w25, #27
    42d0:	add	w22, w23, w22
    42d4:	ror	w27, w27, #2
    42d8:	eor	w5, w5, w8
    42dc:	eor	w23, w17, w19
    42e0:	eor	w5, w5, w23
    42e4:	ror	w5, w5, #31
    42e8:	eor	w23, w24, w27
    42ec:	and	w23, w23, w25
    42f0:	eor	w23, w23, w24
    42f4:	add	w30, w23, w30
    42f8:	add	w23, w5, w4
    42fc:	add	w30, w30, w23
    4300:	ror	w23, w22, #27
    4304:	add	w30, w23, w30
    4308:	ror	w25, w25, #2
    430c:	eor	w6, w6, w9
    4310:	eor	w23, w16, w18
    4314:	eor	w6, w6, w23
    4318:	ror	w6, w6, #31
    431c:	eor	w23, w27, w25
    4320:	and	w23, w23, w22
    4324:	eor	w23, w23, w27
    4328:	add	w24, w23, w24
    432c:	add	w23, w6, w4
    4330:	add	w24, w24, w23
    4334:	ror	w23, w30, #27
    4338:	add	w24, w23, w24
    433c:	ror	w22, w22, #2
    4340:	eor	w8, w8, w7
    4344:	eor	w23, w15, w2
    4348:	eor	w8, w8, w23
    434c:	ror	w8, w8, #31
    4350:	eor	w23, w25, w22
    4354:	and	w23, w23, w30
    4358:	eor	w23, w23, w25
    435c:	add	w27, w23, w27
    4360:	add	w23, w8, w4
    4364:	add	w27, w27, w23
    4368:	ror	w23, w24, #27
    436c:	add	w23, w23, w27
    4370:	ror	w30, w30, #2
    4374:	eor	w9, w9, w3
    4378:	eor	w27, w26, w5
    437c:	eor	w9, w9, w27
    4380:	ror	w9, w9, #31
    4384:	eor	w27, w22, w30
    4388:	and	w27, w27, w24
    438c:	eor	w27, w27, w22
    4390:	add	w25, w27, w25
    4394:	add	w4, w9, w4
    4398:	add	w4, w25, w4
    439c:	ror	w25, w23, #27
    43a0:	add	w25, w25, w4
    43a4:	ror	w24, w24, #2
    43a8:	eor	w7, w7, w1
    43ac:	eor	w4, w20, w6
    43b0:	eor	w7, w7, w4
    43b4:	ror	w7, w7, #31
    43b8:	eor	w4, w30, w24
    43bc:	eor	w4, w4, w23
    43c0:	add	w22, w4, w22
    43c4:	mov	w4, #0xeba1                	// #60321
    43c8:	movk	w4, #0x6ed9, lsl #16
    43cc:	add	w27, w7, w4
    43d0:	add	w22, w22, w27
    43d4:	ror	w27, w25, #27
    43d8:	add	w22, w27, w22
    43dc:	ror	w23, w23, #2
    43e0:	eor	w3, w3, w21
    43e4:	eor	w27, w19, w8
    43e8:	eor	w3, w3, w27
    43ec:	ror	w3, w3, #31
    43f0:	eor	w27, w24, w23
    43f4:	eor	w27, w27, w25
    43f8:	add	w30, w27, w30
    43fc:	add	w27, w3, w4
    4400:	add	w30, w30, w27
    4404:	ror	w27, w22, #27
    4408:	add	w30, w27, w30
    440c:	ror	w25, w25, #2
    4410:	eor	w1, w1, w17
    4414:	eor	w27, w18, w9
    4418:	eor	w1, w1, w27
    441c:	ror	w1, w1, #31
    4420:	eor	w27, w23, w25
    4424:	eor	w27, w27, w22
    4428:	add	w24, w27, w24
    442c:	add	w27, w1, w4
    4430:	add	w24, w24, w27
    4434:	ror	w27, w30, #27
    4438:	add	w24, w27, w24
    443c:	ror	w22, w22, #2
    4440:	eor	w21, w21, w16
    4444:	eor	w27, w2, w7
    4448:	eor	w21, w21, w27
    444c:	ror	w21, w21, #31
    4450:	eor	w27, w25, w22
    4454:	eor	w27, w27, w30
    4458:	add	w23, w27, w23
    445c:	add	w27, w21, w4
    4460:	add	w23, w23, w27
    4464:	ror	w27, w24, #27
    4468:	add	w27, w27, w23
    446c:	ror	w30, w30, #2
    4470:	eor	w17, w17, w15
    4474:	eor	w23, w5, w3
    4478:	eor	w17, w17, w23
    447c:	ror	w17, w17, #31
    4480:	eor	w23, w22, w30
    4484:	eor	w23, w23, w24
    4488:	add	w25, w23, w25
    448c:	add	w23, w17, w4
    4490:	add	w25, w25, w23
    4494:	ror	w23, w27, #27
    4498:	add	w25, w23, w25
    449c:	ror	w24, w24, #2
    44a0:	eor	w16, w16, w26
    44a4:	eor	w23, w6, w1
    44a8:	eor	w16, w16, w23
    44ac:	ror	w16, w16, #31
    44b0:	eor	w23, w30, w24
    44b4:	eor	w23, w23, w27
    44b8:	add	w22, w23, w22
    44bc:	add	w23, w16, w4
    44c0:	add	w22, w22, w23
    44c4:	ror	w23, w25, #27
    44c8:	add	w22, w23, w22
    44cc:	ror	w27, w27, #2
    44d0:	eor	w15, w15, w20
    44d4:	eor	w23, w8, w21
    44d8:	eor	w15, w15, w23
    44dc:	ror	w15, w15, #31
    44e0:	eor	w23, w24, w27
    44e4:	eor	w23, w23, w25
    44e8:	add	w30, w23, w30
    44ec:	add	w23, w15, w4
    44f0:	add	w30, w30, w23
    44f4:	ror	w23, w22, #27
    44f8:	add	w23, w23, w30
    44fc:	ror	w25, w25, #2
    4500:	eor	w30, w9, w17
    4504:	eor	w26, w26, w19
    4508:	eor	w26, w30, w26
    450c:	ror	w30, w26, #31
    4510:	eor	w26, w27, w25
    4514:	eor	w26, w26, w22
    4518:	add	w24, w26, w24
    451c:	add	w26, w30, w4
    4520:	add	w24, w24, w26
    4524:	ror	w26, w23, #27
    4528:	add	w26, w26, w24
    452c:	ror	w22, w22, #2
    4530:	eor	w20, w20, w18
    4534:	eor	w24, w7, w16
    4538:	eor	w20, w20, w24
    453c:	ror	w20, w20, #31
    4540:	eor	w24, w25, w22
    4544:	eor	w24, w24, w23
    4548:	add	w27, w24, w27
    454c:	add	w24, w20, w4
    4550:	add	w27, w27, w24
    4554:	ror	w24, w26, #27
    4558:	add	w27, w24, w27
    455c:	ror	w23, w23, #2
    4560:	eor	w19, w19, w2
    4564:	eor	w24, w3, w15
    4568:	eor	w19, w19, w24
    456c:	ror	w19, w19, #31
    4570:	eor	w24, w22, w23
    4574:	eor	w24, w24, w26
    4578:	add	w25, w24, w25
    457c:	add	w24, w19, w4
    4580:	add	w25, w25, w24
    4584:	ror	w24, w27, #27
    4588:	add	w25, w24, w25
    458c:	ror	w26, w26, #2
    4590:	eor	w18, w18, w5
    4594:	eor	w24, w1, w30
    4598:	eor	w18, w18, w24
    459c:	ror	w18, w18, #31
    45a0:	eor	w24, w23, w26
    45a4:	eor	w24, w24, w27
    45a8:	add	w22, w24, w22
    45ac:	add	w24, w18, w4
    45b0:	add	w22, w22, w24
    45b4:	ror	w24, w25, #27
    45b8:	add	w24, w24, w22
    45bc:	ror	w27, w27, #2
    45c0:	eor	w2, w2, w6
    45c4:	eor	w22, w21, w20
    45c8:	eor	w2, w2, w22
    45cc:	ror	w2, w2, #31
    45d0:	eor	w22, w26, w27
    45d4:	eor	w22, w22, w25
    45d8:	add	w23, w22, w23
    45dc:	add	w22, w2, w4
    45e0:	add	w23, w23, w22
    45e4:	ror	w22, w24, #27
    45e8:	add	w23, w22, w23
    45ec:	ror	w25, w25, #2
    45f0:	eor	w5, w5, w8
    45f4:	eor	w22, w17, w19
    45f8:	eor	w5, w5, w22
    45fc:	ror	w5, w5, #31
    4600:	eor	w22, w27, w25
    4604:	eor	w22, w22, w24
    4608:	add	w26, w22, w26
    460c:	add	w22, w5, w4
    4610:	add	w26, w26, w22
    4614:	ror	w22, w23, #27
    4618:	add	w26, w22, w26
    461c:	ror	w24, w24, #2
    4620:	eor	w22, w16, w18
    4624:	eor	w6, w6, w9
    4628:	eor	w6, w22, w6
    462c:	ror	w6, w6, #31
    4630:	eor	w22, w25, w24
    4634:	eor	w22, w22, w23
    4638:	add	w27, w22, w27
    463c:	add	w22, w6, w4
    4640:	add	w27, w27, w22
    4644:	ror	w22, w26, #27
    4648:	add	w22, w22, w27
    464c:	ror	w23, w23, #2
    4650:	eor	w8, w8, w7
    4654:	eor	w27, w15, w2
    4658:	eor	w8, w8, w27
    465c:	ror	w8, w8, #31
    4660:	eor	w27, w24, w23
    4664:	eor	w27, w27, w26
    4668:	add	w25, w27, w25
    466c:	add	w27, w8, w4
    4670:	add	w25, w25, w27
    4674:	ror	w27, w22, #27
    4678:	add	w25, w27, w25
    467c:	ror	w26, w26, #2
    4680:	eor	w9, w9, w3
    4684:	eor	w27, w30, w5
    4688:	eor	w9, w9, w27
    468c:	ror	w9, w9, #31
    4690:	eor	w27, w23, w26
    4694:	eor	w27, w27, w22
    4698:	add	w24, w27, w24
    469c:	add	w27, w9, w4
    46a0:	add	w24, w24, w27
    46a4:	ror	w27, w25, #27
    46a8:	add	w24, w27, w24
    46ac:	ror	w22, w22, #2
    46b0:	eor	w7, w7, w1
    46b4:	eor	w27, w20, w6
    46b8:	eor	w7, w7, w27
    46bc:	ror	w7, w7, #31
    46c0:	eor	w27, w26, w22
    46c4:	eor	w27, w27, w25
    46c8:	add	w23, w27, w23
    46cc:	add	w27, w7, w4
    46d0:	add	w23, w23, w27
    46d4:	ror	w27, w24, #27
    46d8:	add	w27, w27, w23
    46dc:	ror	w25, w25, #2
    46e0:	eor	w23, w3, w21
    46e4:	eor	w3, w19, w8
    46e8:	eor	w23, w23, w3
    46ec:	ror	w23, w23, #31
    46f0:	eor	w3, w22, w25
    46f4:	eor	w3, w3, w24
    46f8:	add	w26, w3, w26
    46fc:	add	w3, w23, w4
    4700:	add	w26, w26, w3
    4704:	ror	w3, w27, #27
    4708:	add	w26, w3, w26
    470c:	ror	w24, w24, #2
    4710:	eor	w1, w1, w17
    4714:	eor	w3, w18, w9
    4718:	eor	w1, w1, w3
    471c:	ror	w1, w1, #31
    4720:	eor	w3, w25, w24
    4724:	eor	w3, w3, w27
    4728:	add	w22, w3, w22
    472c:	add	w3, w1, w4
    4730:	add	w22, w22, w3
    4734:	ror	w3, w26, #27
    4738:	add	w22, w3, w22
    473c:	ror	w27, w27, #2
    4740:	eor	w3, w2, w7
    4744:	eor	w21, w21, w16
    4748:	eor	w21, w3, w21
    474c:	ror	w21, w21, #31
    4750:	eor	w3, w24, w27
    4754:	eor	w3, w3, w26
    4758:	add	w25, w3, w25
    475c:	add	w4, w21, w4
    4760:	add	w4, w25, w4
    4764:	ror	w25, w22, #27
    4768:	add	w4, w25, w4
    476c:	ror	w26, w26, #2
    4770:	eor	w17, w17, w15
    4774:	eor	w3, w5, w23
    4778:	eor	w17, w17, w3
    477c:	ror	w17, w17, #31
    4780:	orr	w25, w22, w26
    4784:	and	w25, w25, w27
    4788:	and	w3, w22, w26
    478c:	orr	w25, w25, w3
    4790:	ror	w3, w4, #27
    4794:	add	w25, w25, w3
    4798:	mov	w3, #0xbcdc                	// #48348
    479c:	movk	w3, #0x8f1b, lsl #16
    47a0:	add	w28, w17, w3
    47a4:	add	w25, w25, w28
    47a8:	add	w24, w25, w24
    47ac:	ror	w22, w22, #2
    47b0:	eor	w16, w16, w30
    47b4:	eor	w25, w6, w1
    47b8:	eor	w16, w16, w25
    47bc:	ror	w16, w16, #31
    47c0:	orr	w25, w4, w22
    47c4:	and	w25, w25, w26
    47c8:	and	w28, w4, w22
    47cc:	orr	w25, w25, w28
    47d0:	add	w27, w25, w27
    47d4:	add	w25, w16, w3
    47d8:	add	w27, w27, w25
    47dc:	ror	w25, w24, #27
    47e0:	add	w27, w25, w27
    47e4:	ror	w4, w4, #2
    47e8:	eor	w15, w15, w20
    47ec:	eor	w25, w8, w21
    47f0:	eor	w15, w15, w25
    47f4:	ror	w15, w15, #31
    47f8:	orr	w25, w24, w4
    47fc:	and	w25, w25, w22
    4800:	and	w28, w24, w4
    4804:	orr	w25, w25, w28
    4808:	ror	w28, w27, #27
    480c:	add	w25, w25, w28
    4810:	add	w28, w15, w3
    4814:	add	w25, w25, w28
    4818:	add	w26, w25, w26
    481c:	ror	w24, w24, #2
    4820:	eor	w30, w30, w19
    4824:	eor	w25, w9, w17
    4828:	eor	w30, w30, w25
    482c:	ror	w30, w30, #31
    4830:	orr	w25, w27, w24
    4834:	and	w25, w25, w4
    4838:	and	w28, w27, w24
    483c:	orr	w25, w25, w28
    4840:	add	w22, w25, w22
    4844:	add	w25, w30, w3
    4848:	add	w22, w22, w25
    484c:	ror	w25, w26, #27
    4850:	add	w22, w25, w22
    4854:	ror	w27, w27, #2
    4858:	eor	w25, w7, w16
    485c:	eor	w20, w20, w18
    4860:	eor	w20, w25, w20
    4864:	ror	w20, w20, #31
    4868:	orr	w25, w26, w27
    486c:	and	w25, w25, w24
    4870:	and	w28, w26, w27
    4874:	orr	w25, w25, w28
    4878:	ror	w28, w22, #27
    487c:	add	w25, w25, w28
    4880:	add	w28, w20, w3
    4884:	add	w25, w25, w28
    4888:	add	w4, w25, w4
    488c:	ror	w26, w26, #2
    4890:	eor	w19, w19, w2
    4894:	eor	w25, w23, w15
    4898:	eor	w19, w19, w25
    489c:	ror	w19, w19, #31
    48a0:	orr	w25, w22, w26
    48a4:	and	w25, w25, w27
    48a8:	and	w28, w22, w26
    48ac:	orr	w25, w25, w28
    48b0:	add	w24, w25, w24
    48b4:	add	w25, w19, w3
    48b8:	add	w24, w24, w25
    48bc:	ror	w25, w4, #27
    48c0:	add	w24, w25, w24
    48c4:	ror	w22, w22, #2
    48c8:	eor	w18, w18, w5
    48cc:	eor	w25, w1, w30
    48d0:	eor	w18, w18, w25
    48d4:	ror	w18, w18, #31
    48d8:	orr	w25, w4, w22
    48dc:	and	w25, w25, w26
    48e0:	and	w28, w4, w22
    48e4:	orr	w25, w25, w28
    48e8:	ror	w28, w24, #27
    48ec:	add	w25, w25, w28
    48f0:	add	w28, w18, w3
    48f4:	add	w25, w25, w28
    48f8:	add	w27, w25, w27
    48fc:	ror	w4, w4, #2
    4900:	eor	w2, w2, w6
    4904:	eor	w25, w21, w20
    4908:	eor	w2, w2, w25
    490c:	ror	w2, w2, #31
    4910:	orr	w25, w24, w4
    4914:	and	w25, w25, w22
    4918:	and	w28, w24, w4
    491c:	orr	w25, w25, w28
    4920:	add	w26, w25, w26
    4924:	add	w25, w2, w3
    4928:	add	w26, w26, w25
    492c:	ror	w25, w27, #27
    4930:	add	w26, w25, w26
    4934:	ror	w24, w24, #2
    4938:	eor	w5, w5, w8
    493c:	eor	w25, w17, w19
    4940:	eor	w5, w5, w25
    4944:	ror	w5, w5, #31
    4948:	orr	w25, w27, w24
    494c:	and	w25, w25, w4
    4950:	and	w28, w27, w24
    4954:	orr	w25, w25, w28
    4958:	ror	w28, w26, #27
    495c:	add	w25, w25, w28
    4960:	add	w28, w5, w3
    4964:	add	w25, w25, w28
    4968:	add	w22, w25, w22
    496c:	ror	w27, w27, #2
    4970:	eor	w25, w16, w18
    4974:	eor	w6, w6, w9
    4978:	eor	w6, w25, w6
    497c:	ror	w6, w6, #31
    4980:	orr	w25, w26, w27
    4984:	and	w25, w25, w24
    4988:	and	w28, w26, w27
    498c:	orr	w25, w25, w28
    4990:	add	w4, w25, w4
    4994:	add	w25, w6, w3
    4998:	add	w4, w4, w25
    499c:	ror	w25, w22, #27
    49a0:	add	w4, w25, w4
    49a4:	ror	w26, w26, #2
    49a8:	eor	w8, w8, w7
    49ac:	eor	w25, w15, w2
    49b0:	eor	w8, w8, w25
    49b4:	ror	w8, w8, #31
    49b8:	orr	w25, w22, w26
    49bc:	and	w25, w25, w27
    49c0:	and	w28, w22, w26
    49c4:	orr	w25, w25, w28
    49c8:	ror	w28, w4, #27
    49cc:	add	w25, w25, w28
    49d0:	add	w28, w8, w3
    49d4:	add	w25, w25, w28
    49d8:	add	w24, w25, w24
    49dc:	ror	w22, w22, #2
    49e0:	eor	w9, w9, w23
    49e4:	eor	w25, w30, w5
    49e8:	eor	w9, w9, w25
    49ec:	ror	w9, w9, #31
    49f0:	orr	w25, w4, w22
    49f4:	and	w25, w25, w26
    49f8:	and	w28, w4, w22
    49fc:	orr	w25, w25, w28
    4a00:	add	w27, w25, w27
    4a04:	add	w25, w9, w3
    4a08:	add	w27, w27, w25
    4a0c:	ror	w25, w24, #27
    4a10:	add	w27, w25, w27
    4a14:	ror	w4, w4, #2
    4a18:	eor	w7, w7, w1
    4a1c:	eor	w25, w20, w6
    4a20:	eor	w7, w7, w25
    4a24:	ror	w7, w7, #31
    4a28:	orr	w25, w24, w4
    4a2c:	and	w25, w25, w22
    4a30:	and	w28, w24, w4
    4a34:	orr	w25, w25, w28
    4a38:	ror	w28, w27, #27
    4a3c:	add	w25, w25, w28
    4a40:	add	w28, w7, w3
    4a44:	add	w25, w25, w28
    4a48:	add	w26, w25, w26
    4a4c:	ror	w24, w24, #2
    4a50:	eor	w23, w23, w21
    4a54:	eor	w25, w19, w8
    4a58:	eor	w23, w23, w25
    4a5c:	ror	w23, w23, #31
    4a60:	orr	w25, w27, w24
    4a64:	and	w25, w25, w4
    4a68:	and	w28, w27, w24
    4a6c:	orr	w25, w25, w28
    4a70:	add	w22, w25, w22
    4a74:	add	w25, w23, w3
    4a78:	add	w22, w22, w25
    4a7c:	ror	w25, w26, #27
    4a80:	add	w22, w25, w22
    4a84:	ror	w27, w27, #2
    4a88:	eor	w1, w1, w17
    4a8c:	eor	w25, w18, w9
    4a90:	eor	w1, w1, w25
    4a94:	ror	w1, w1, #31
    4a98:	orr	w25, w26, w27
    4a9c:	and	w25, w25, w24
    4aa0:	and	w28, w26, w27
    4aa4:	orr	w25, w25, w28
    4aa8:	ror	w28, w22, #27
    4aac:	add	w25, w25, w28
    4ab0:	add	w28, w1, w3
    4ab4:	add	w25, w25, w28
    4ab8:	add	w4, w25, w4
    4abc:	ror	w26, w26, #2
    4ac0:	eor	w25, w2, w7
    4ac4:	eor	w21, w21, w16
    4ac8:	eor	w21, w25, w21
    4acc:	ror	w21, w21, #31
    4ad0:	orr	w25, w22, w26
    4ad4:	and	w25, w25, w27
    4ad8:	and	w28, w22, w26
    4adc:	orr	w25, w25, w28
    4ae0:	add	w24, w25, w24
    4ae4:	add	w25, w21, w3
    4ae8:	add	w24, w24, w25
    4aec:	ror	w25, w4, #27
    4af0:	add	w24, w25, w24
    4af4:	ror	w22, w22, #2
    4af8:	eor	w17, w17, w15
    4afc:	eor	w25, w5, w23
    4b00:	eor	w17, w17, w25
    4b04:	ror	w17, w17, #31
    4b08:	orr	w25, w4, w22
    4b0c:	and	w25, w25, w26
    4b10:	and	w28, w4, w22
    4b14:	orr	w25, w25, w28
    4b18:	ror	w28, w24, #27
    4b1c:	add	w25, w25, w28
    4b20:	add	w28, w17, w3
    4b24:	add	w25, w25, w28
    4b28:	add	w27, w25, w27
    4b2c:	ror	w4, w4, #2
    4b30:	eor	w16, w16, w30
    4b34:	eor	w25, w6, w1
    4b38:	eor	w16, w16, w25
    4b3c:	ror	w16, w16, #31
    4b40:	orr	w25, w24, w4
    4b44:	and	w25, w25, w22
    4b48:	and	w28, w24, w4
    4b4c:	orr	w25, w25, w28
    4b50:	add	w26, w25, w26
    4b54:	add	w25, w16, w3
    4b58:	add	w26, w26, w25
    4b5c:	ror	w25, w27, #27
    4b60:	add	w26, w25, w26
    4b64:	ror	w24, w24, #2
    4b68:	eor	w15, w15, w20
    4b6c:	eor	w25, w8, w21
    4b70:	eor	w15, w15, w25
    4b74:	ror	w15, w15, #31
    4b78:	orr	w25, w27, w24
    4b7c:	and	w25, w25, w4
    4b80:	and	w28, w27, w24
    4b84:	orr	w25, w25, w28
    4b88:	ror	w28, w26, #27
    4b8c:	add	w25, w25, w28
    4b90:	add	w28, w15, w3
    4b94:	add	w25, w25, w28
    4b98:	add	w22, w25, w22
    4b9c:	ror	w27, w27, #2
    4ba0:	eor	w30, w30, w19
    4ba4:	eor	w25, w9, w17
    4ba8:	eor	w30, w30, w25
    4bac:	ror	w30, w30, #31
    4bb0:	orr	w25, w26, w27
    4bb4:	and	w25, w25, w24
    4bb8:	and	w28, w26, w27
    4bbc:	orr	w25, w25, w28
    4bc0:	add	w4, w25, w4
    4bc4:	add	w3, w30, w3
    4bc8:	add	w3, w4, w3
    4bcc:	ror	w4, w22, #27
    4bd0:	add	w3, w4, w3
    4bd4:	ror	w26, w26, #2
    4bd8:	eor	w20, w20, w18
    4bdc:	eor	w4, w7, w16
    4be0:	eor	w20, w20, w4
    4be4:	ror	w20, w20, #31
    4be8:	eor	w4, w27, w26
    4bec:	eor	w4, w4, w22
    4bf0:	add	w24, w4, w24
    4bf4:	mov	w25, #0xc1d6                	// #49622
    4bf8:	movk	w25, #0xca62, lsl #16
    4bfc:	add	w4, w20, w25
    4c00:	add	w24, w24, w4
    4c04:	ror	w4, w3, #27
    4c08:	add	w24, w4, w24
    4c0c:	ror	w22, w22, #2
    4c10:	eor	w4, w23, w15
    4c14:	eor	w19, w19, w2
    4c18:	eor	w19, w4, w19
    4c1c:	ror	w19, w19, #31
    4c20:	eor	w4, w26, w22
    4c24:	eor	w4, w4, w3
    4c28:	add	w27, w4, w27
    4c2c:	add	w4, w19, w25
    4c30:	add	w27, w27, w4
    4c34:	ror	w4, w24, #27
    4c38:	add	w27, w4, w27
    4c3c:	ror	w3, w3, #2
    4c40:	eor	w18, w18, w5
    4c44:	eor	w4, w1, w30
    4c48:	eor	w18, w18, w4
    4c4c:	ror	w18, w18, #31
    4c50:	eor	w4, w22, w3
    4c54:	eor	w4, w4, w24
    4c58:	add	w26, w4, w26
    4c5c:	add	w4, w18, w25
    4c60:	add	w26, w26, w4
    4c64:	ror	w4, w27, #27
    4c68:	add	w26, w4, w26
    4c6c:	ror	w24, w24, #2
    4c70:	eor	w2, w2, w6
    4c74:	eor	w4, w21, w20
    4c78:	eor	w2, w2, w4
    4c7c:	ror	w2, w2, #31
    4c80:	eor	w4, w3, w24
    4c84:	eor	w4, w4, w27
    4c88:	add	w22, w4, w22
    4c8c:	add	w4, w2, w25
    4c90:	add	w22, w22, w4
    4c94:	ror	w4, w26, #27
    4c98:	add	w22, w4, w22
    4c9c:	ror	w27, w27, #2
    4ca0:	eor	w5, w5, w8
    4ca4:	eor	w4, w17, w19
    4ca8:	eor	w5, w5, w4
    4cac:	ror	w5, w5, #31
    4cb0:	eor	w4, w24, w27
    4cb4:	eor	w4, w4, w26
    4cb8:	add	w3, w4, w3
    4cbc:	add	w4, w5, w25
    4cc0:	add	w3, w3, w4
    4cc4:	ror	w4, w22, #27
    4cc8:	add	w3, w4, w3
    4ccc:	ror	w26, w26, #2
    4cd0:	eor	w6, w6, w9
    4cd4:	eor	w4, w16, w18
    4cd8:	eor	w6, w6, w4
    4cdc:	ror	w6, w6, #31
    4ce0:	eor	w4, w27, w26
    4ce4:	eor	w4, w4, w22
    4ce8:	add	w24, w4, w24
    4cec:	add	w4, w6, w25
    4cf0:	add	w24, w24, w4
    4cf4:	ror	w4, w3, #27
    4cf8:	add	w24, w4, w24
    4cfc:	ror	w22, w22, #2
    4d00:	eor	w8, w8, w7
    4d04:	eor	w4, w15, w2
    4d08:	eor	w8, w8, w4
    4d0c:	ror	w8, w8, #31
    4d10:	eor	w4, w26, w22
    4d14:	eor	w4, w4, w3
    4d18:	add	w27, w4, w27
    4d1c:	add	w4, w8, w25
    4d20:	add	w27, w27, w4
    4d24:	ror	w4, w24, #27
    4d28:	add	w27, w4, w27
    4d2c:	ror	w3, w3, #2
    4d30:	eor	w4, w30, w5
    4d34:	eor	w9, w9, w23
    4d38:	eor	w9, w4, w9
    4d3c:	ror	w9, w9, #31
    4d40:	eor	w4, w22, w3
    4d44:	eor	w4, w4, w24
    4d48:	add	w26, w4, w26
    4d4c:	add	w4, w9, w25
    4d50:	add	w26, w26, w4
    4d54:	ror	w4, w27, #27
    4d58:	add	w26, w4, w26
    4d5c:	ror	w24, w24, #2
    4d60:	eor	w7, w7, w1
    4d64:	eor	w4, w20, w6
    4d68:	eor	w7, w7, w4
    4d6c:	ror	w7, w7, #31
    4d70:	eor	w4, w3, w24
    4d74:	eor	w4, w4, w27
    4d78:	add	w22, w4, w22
    4d7c:	add	w25, w7, w25
    4d80:	add	w25, w22, w25
    4d84:	ror	w22, w26, #27
    4d88:	add	w22, w22, w25
    4d8c:	ror	w27, w27, #2
    4d90:	eor	w23, w23, w21
    4d94:	eor	w4, w19, w8
    4d98:	eor	w23, w23, w4
    4d9c:	ror	w23, w23, #31
    4da0:	eor	w4, w24, w27
    4da4:	eor	w4, w4, w26
    4da8:	add	w3, w4, w3
    4dac:	mov	w4, #0xc1d6                	// #49622
    4db0:	movk	w4, #0xca62, lsl #16
    4db4:	add	w25, w23, w4
    4db8:	add	w3, w3, w25
    4dbc:	ror	w25, w22, #27
    4dc0:	add	w3, w25, w3
    4dc4:	ror	w26, w26, #2
    4dc8:	eor	w1, w1, w17
    4dcc:	eor	w25, w18, w9
    4dd0:	eor	w1, w1, w25
    4dd4:	ror	w1, w1, #31
    4dd8:	eor	w25, w27, w26
    4ddc:	eor	w25, w25, w22
    4de0:	add	w24, w25, w24
    4de4:	add	w25, w1, w4
    4de8:	add	w24, w24, w25
    4dec:	ror	w25, w3, #27
    4df0:	add	w24, w25, w24
    4df4:	ror	w22, w22, #2
    4df8:	eor	w21, w21, w16
    4dfc:	eor	w25, w2, w7
    4e00:	eor	w21, w21, w25
    4e04:	ror	w21, w21, #31
    4e08:	eor	w25, w26, w22
    4e0c:	eor	w25, w25, w3
    4e10:	add	w27, w25, w27
    4e14:	add	w25, w21, w4
    4e18:	add	w27, w27, w25
    4e1c:	ror	w25, w24, #27
    4e20:	add	w27, w25, w27
    4e24:	ror	w3, w3, #2
    4e28:	eor	w17, w17, w15
    4e2c:	eor	w25, w5, w23
    4e30:	eor	w17, w17, w25
    4e34:	ror	w17, w17, #31
    4e38:	eor	w25, w22, w3
    4e3c:	eor	w25, w25, w24
    4e40:	add	w26, w25, w26
    4e44:	add	w25, w17, w4
    4e48:	add	w26, w26, w25
    4e4c:	ror	w25, w27, #27
    4e50:	add	w26, w25, w26
    4e54:	ror	w24, w24, #2
    4e58:	eor	w16, w16, w30
    4e5c:	eor	w25, w6, w1
    4e60:	eor	w16, w16, w25
    4e64:	ror	w16, w16, #31
    4e68:	eor	w25, w3, w24
    4e6c:	eor	w25, w25, w27
    4e70:	add	w22, w25, w22
    4e74:	add	w25, w16, w4
    4e78:	add	w22, w22, w25
    4e7c:	ror	w25, w26, #27
    4e80:	add	w22, w25, w22
    4e84:	ror	w27, w27, #2
    4e88:	eor	w15, w15, w20
    4e8c:	eor	w8, w8, w21
    4e90:	eor	w8, w15, w8
    4e94:	ror	w8, w8, #31
    4e98:	eor	w15, w24, w27
    4e9c:	eor	w15, w15, w26
    4ea0:	add	w3, w15, w3
    4ea4:	add	w15, w8, w4
    4ea8:	add	w3, w3, w15
    4eac:	ror	w15, w22, #27
    4eb0:	add	w3, w15, w3
    4eb4:	ror	w26, w26, #2
    4eb8:	eor	w9, w9, w17
    4ebc:	eor	w30, w30, w19
    4ec0:	eor	w9, w9, w30
    4ec4:	ror	w9, w9, #31
    4ec8:	eor	w15, w27, w26
    4ecc:	eor	w15, w15, w22
    4ed0:	add	w24, w15, w24
    4ed4:	add	w15, w9, w4
    4ed8:	add	w24, w24, w15
    4edc:	ror	w15, w3, #27
    4ee0:	add	w24, w15, w24
    4ee4:	ror	w22, w22, #2
    4ee8:	eor	w20, w20, w18
    4eec:	eor	w7, w7, w16
    4ef0:	eor	w7, w20, w7
    4ef4:	ror	w7, w7, #31
    4ef8:	eor	w15, w26, w22
    4efc:	eor	w15, w15, w3
    4f00:	add	w27, w15, w27
    4f04:	add	w15, w7, w4
    4f08:	add	w27, w27, w15
    4f0c:	ror	w15, w24, #27
    4f10:	add	w27, w15, w27
    4f14:	ror	w25, w3, #2
    4f18:	eor	w3, w19, w2
    4f1c:	eor	w23, w23, w8
    4f20:	eor	w3, w3, w23
    4f24:	ror	w3, w3, #31
    4f28:	add	w3, w3, w4
    4f2c:	eor	w8, w22, w25
    4f30:	eor	w8, w8, w24
    4f34:	add	w26, w8, w26
    4f38:	add	w3, w3, w26
    4f3c:	ror	w8, w27, #27
    4f40:	add	w3, w8, w3
    4f44:	ror	w24, w24, #2
    4f48:	eor	w1, w1, w9
    4f4c:	eor	w18, w18, w5
    4f50:	eor	w1, w1, w18
    4f54:	ror	w1, w1, #31
    4f58:	add	w1, w1, w4
    4f5c:	eor	w5, w25, w24
    4f60:	eor	w5, w5, w27
    4f64:	add	w22, w5, w22
    4f68:	add	w22, w1, w22
    4f6c:	ror	w1, w3, #27
    4f70:	add	w22, w1, w22
    4f74:	ror	w27, w27, #2
    4f78:	eor	w2, w2, w6
    4f7c:	eor	w1, w21, w7
    4f80:	eor	w1, w2, w1
    4f84:	ror	w1, w1, #31
    4f88:	add	w1, w1, w25
    4f8c:	add	w14, w14, w4
    4f90:	add	w1, w1, w14
    4f94:	eor	w2, w24, w27
    4f98:	eor	w2, w2, w3
    4f9c:	ror	w4, w22, #27
    4fa0:	add	w2, w2, w4
    4fa4:	add	w1, w1, w2
    4fa8:	str	w1, [x0]
    4fac:	add	w12, w12, w22
    4fb0:	str	w12, [x0, #4]
    4fb4:	ror	w3, w3, #2
    4fb8:	add	w11, w3, w11
    4fbc:	str	w11, [x0, #8]
    4fc0:	add	w10, w10, w27
    4fc4:	str	w10, [x0, #12]
    4fc8:	add	w24, w13, w24
    4fcc:	str	w24, [x0, #16]
    4fd0:	ldp	x19, x20, [sp, #16]
    4fd4:	ldp	x21, x22, [sp, #32]
    4fd8:	ldp	x23, x24, [sp, #48]
    4fdc:	ldp	x25, x26, [sp, #64]
    4fe0:	ldp	x27, x28, [sp, #80]
    4fe4:	ldp	x29, x30, [sp], #96
    4fe8:	ret
    4fec:	mov	w1, #0x2301                	// #8961
    4ff0:	movk	w1, #0x6745, lsl #16
    4ff4:	str	w1, [x0]
    4ff8:	mov	w1, #0xab89                	// #43913
    4ffc:	movk	w1, #0xefcd, lsl #16
    5000:	str	w1, [x0, #4]
    5004:	mov	w1, #0xdcfe                	// #56574
    5008:	movk	w1, #0x98ba, lsl #16
    500c:	str	w1, [x0, #8]
    5010:	mov	w1, #0x5476                	// #21622
    5014:	movk	w1, #0x1032, lsl #16
    5018:	str	w1, [x0, #12]
    501c:	mov	w1, #0xe1f0                	// #57840
    5020:	movk	w1, #0xc3d2, lsl #16
    5024:	str	w1, [x0, #16]
    5028:	str	wzr, [x0, #24]
    502c:	str	wzr, [x0, #20]
    5030:	ret
    5034:	stp	x29, x30, [sp, #-64]!
    5038:	mov	x29, sp
    503c:	stp	x19, x20, [sp, #16]
    5040:	stp	x21, x22, [sp, #32]
    5044:	stp	x23, x24, [sp, #48]
    5048:	mov	x21, x0
    504c:	mov	x23, x1
    5050:	mov	w22, w2
    5054:	ldr	w20, [x0, #20]
    5058:	add	w0, w20, w2, lsl #3
    505c:	str	w0, [x21, #20]
    5060:	cmp	w0, w20
    5064:	b.cs	5074 <uuid_get_template@@UUID_2.31+0x22ec>  // b.hs, b.nlast
    5068:	ldr	w0, [x21, #24]
    506c:	add	w0, w0, #0x1
    5070:	str	w0, [x21, #24]
    5074:	ldr	w0, [x21, #24]
    5078:	add	w0, w0, w22, lsr #29
    507c:	str	w0, [x21, #24]
    5080:	ubfx	x20, x20, #3, #6
    5084:	add	w0, w22, w20
    5088:	mov	w19, #0x0                   	// #0
    508c:	cmp	w0, #0x3f
    5090:	b.hi	50c0 <uuid_get_template@@UUID_2.31+0x2338>  // b.pmore
    5094:	mov	w20, w20
    5098:	add	x20, x20, #0x1c
    509c:	sub	w2, w22, w19
    50a0:	add	x1, x23, w19, uxtw
    50a4:	add	x0, x21, x20
    50a8:	bl	1580 <memcpy@plt>
    50ac:	ldp	x19, x20, [sp, #16]
    50b0:	ldp	x21, x22, [sp, #32]
    50b4:	ldp	x23, x24, [sp, #48]
    50b8:	ldp	x29, x30, [sp], #64
    50bc:	ret
    50c0:	mov	w2, #0x40                  	// #64
    50c4:	sub	w19, w2, w20
    50c8:	mov	w0, w20
    50cc:	add	x0, x0, #0x1c
    50d0:	sub	w2, w2, w20
    50d4:	mov	x1, x23
    50d8:	add	x0, x21, x0
    50dc:	bl	1580 <memcpy@plt>
    50e0:	mov	x24, x21
    50e4:	add	x1, x21, #0x1c
    50e8:	mov	x0, x21
    50ec:	bl	3ee0 <uuid_get_template@@UUID_2.31+0x1158>
    50f0:	mov	w0, #0x7f                  	// #127
    50f4:	sub	w20, w0, w20
    50f8:	cmp	w22, w20
    50fc:	b.ls	5124 <uuid_get_template@@UUID_2.31+0x239c>  // b.plast
    5100:	add	x1, x23, w19, uxtw
    5104:	mov	x0, x24
    5108:	bl	3ee0 <uuid_get_template@@UUID_2.31+0x1158>
    510c:	add	w3, w19, #0x7f
    5110:	add	w19, w19, #0x40
    5114:	cmp	w22, w3
    5118:	b.hi	5100 <uuid_get_template@@UUID_2.31+0x2378>  // b.pmore
    511c:	mov	w20, #0x0                   	// #0
    5120:	b	5094 <uuid_get_template@@UUID_2.31+0x230c>
    5124:	mov	w20, #0x0                   	// #0
    5128:	b	5094 <uuid_get_template@@UUID_2.31+0x230c>
    512c:	stp	x29, x30, [sp, #-64]!
    5130:	mov	x29, sp
    5134:	stp	x19, x20, [sp, #16]
    5138:	stp	x21, x22, [sp, #32]
    513c:	mov	x20, x0
    5140:	mov	x19, x1
    5144:	add	x3, sp, #0x38
    5148:	mov	w0, #0x0                   	// #0
    514c:	cmp	w0, #0x3
    5150:	cset	x1, ls  // ls = plast
    5154:	add	x1, x1, #0x4
    5158:	add	x1, x19, x1, lsl #2
    515c:	mvn	w2, w0
    5160:	ubfiz	w2, w2, #3, #2
    5164:	ldr	w1, [x1, #4]
    5168:	lsr	w1, w1, w2
    516c:	strb	w1, [x3], #1
    5170:	add	w0, w0, #0x1
    5174:	cmp	w0, #0x8
    5178:	b.ne	514c <uuid_get_template@@UUID_2.31+0x23c4>  // b.any
    517c:	mov	w0, #0xffffff80            	// #-128
    5180:	strb	w0, [sp, #55]
    5184:	mov	w2, #0x1                   	// #1
    5188:	add	x1, sp, #0x37
    518c:	mov	x0, x19
    5190:	bl	5034 <uuid_get_template@@UUID_2.31+0x22ac>
    5194:	ldr	w0, [x19, #20]
    5198:	and	w0, w0, #0x1f8
    519c:	cmp	w0, #0x1c0
    51a0:	b.eq	51d0 <uuid_get_template@@UUID_2.31+0x2448>  // b.none
    51a4:	add	x22, sp, #0x37
    51a8:	mov	w21, #0x1                   	// #1
    51ac:	strb	wzr, [sp, #55]
    51b0:	mov	w2, w21
    51b4:	mov	x1, x22
    51b8:	mov	x0, x19
    51bc:	bl	5034 <uuid_get_template@@UUID_2.31+0x22ac>
    51c0:	ldr	w0, [x19, #20]
    51c4:	and	w0, w0, #0x1f8
    51c8:	cmp	w0, #0x1c0
    51cc:	b.ne	51ac <uuid_get_template@@UUID_2.31+0x2424>  // b.any
    51d0:	mov	w2, #0x8                   	// #8
    51d4:	add	x1, sp, #0x38
    51d8:	mov	x0, x19
    51dc:	bl	5034 <uuid_get_template@@UUID_2.31+0x22ac>
    51e0:	mov	x2, #0x0                   	// #0
    51e4:	lsr	w0, w2, #2
    51e8:	mvn	w3, w2
    51ec:	ubfiz	w4, w3, #3, #2
    51f0:	ldr	w3, [x19, x0, lsl #2]
    51f4:	lsr	w3, w3, w4
    51f8:	strb	w3, [x20, x2]
    51fc:	add	x2, x2, #0x1
    5200:	cmp	x2, #0x14
    5204:	b.ne	51e4 <uuid_get_template@@UUID_2.31+0x245c>  // b.any
    5208:	stp	xzr, xzr, [x19]
    520c:	stp	xzr, xzr, [x19, #16]
    5210:	stp	xzr, xzr, [x19, #32]
    5214:	stp	xzr, xzr, [x19, #48]
    5218:	stp	xzr, xzr, [x19, #64]
    521c:	str	xzr, [x19, #80]
    5220:	str	wzr, [x19, #88]
    5224:	ldp	x19, x20, [sp, #16]
    5228:	ldp	x21, x22, [sp, #32]
    522c:	ldp	x29, x30, [sp], #64
    5230:	ret
    5234:	stp	x29, x30, [sp, #-160]!
    5238:	mov	x29, sp
    523c:	stp	x19, x20, [sp, #16]
    5240:	stp	x21, x22, [sp, #32]
    5244:	str	x23, [sp, #48]
    5248:	mov	x23, x0
    524c:	mov	x20, x1
    5250:	mov	w21, w2
    5254:	add	x0, sp, #0x40
    5258:	bl	4fec <uuid_get_template@@UUID_2.31+0x2264>
    525c:	cbz	w21, 5294 <uuid_get_template@@UUID_2.31+0x250c>
    5260:	mov	x19, x20
    5264:	add	x20, x20, #0x1
    5268:	sub	w21, w21, #0x1
    526c:	add	x20, x20, x21
    5270:	add	x22, sp, #0x40
    5274:	mov	w21, #0x1                   	// #1
    5278:	mov	w2, w21
    527c:	mov	x1, x19
    5280:	mov	x0, x22
    5284:	bl	5034 <uuid_get_template@@UUID_2.31+0x22ac>
    5288:	add	x19, x19, #0x1
    528c:	cmp	x19, x20
    5290:	b.ne	5278 <uuid_get_template@@UUID_2.31+0x24f0>  // b.any
    5294:	add	x1, sp, #0x40
    5298:	mov	x0, x23
    529c:	bl	512c <uuid_get_template@@UUID_2.31+0x23a4>
    52a0:	strb	wzr, [x23, #20]
    52a4:	ldp	x19, x20, [sp, #16]
    52a8:	ldp	x21, x22, [sp, #32]
    52ac:	ldr	x23, [sp, #48]
    52b0:	ldp	x29, x30, [sp], #160
    52b4:	ret

Disassembly of section .fini:

00000000000052b8 <.fini>:
    52b8:	stp	x29, x30, [sp, #-16]!
    52bc:	mov	x29, sp
    52c0:	ldp	x29, x30, [sp], #16
    52c4:	ret
