Simulation Parameters:
Trace Prefix: testcases/test2/test2
Set Index Bits: 6
Associativity: 2
Block Bits: 5
Block Size (Bytes): 32
Number of Sets: 64
Cache Size (KB per core): 4
MESI Protocol: Enabled
Write Policy: Write-back, Write-allocate
Replacement Policy: LRU
Bus: Central snooping bus

Core 0 Statistics:
Total Instructions: 2
Total Reads: 2
Total Writes: 0
Total Execution Cycles: 102
Idle Cycles: 231
Cache Misses: 1
Cache Miss Rate: 50%
Cache Evictions: 0
Writebacks: 0
Bus Invalidations: 1
Data Traffic (Bytes): 32

Core 1 Statistics:
Total Instructions: 2
Total Reads: 1
Total Writes: 1
Total Execution Cycles: 118
Idle Cycles: 215
Cache Misses: 1
Cache Miss Rate: 50%
Cache Evictions: 0
Writebacks: 1
Bus Invalidations: 1
Data Traffic (Bytes): 64

Core 2 Statistics:
Total Instructions: 1
Total Reads: 1
Total Writes: 0
Total Execution Cycles: 17
Idle Cycles: 316
Cache Misses: 1
Cache Miss Rate: 100%
Cache Evictions: 0
Writebacks: 0
Bus Invalidations: 1
Data Traffic (Bytes): 32

Core 3 Statistics:
Total Instructions: 1
Total Reads: 0
Total Writes: 1
Total Execution Cycles: 101
Idle Cycles: 232
Cache Misses: 1
Cache Miss Rate: 100%
Cache Evictions: 0
Writebacks: 0
Bus Invalidations: 0
Data Traffic (Bytes): 32

Overall Bus Summary:
Total Bus Transactions: 5
Total Bus Traffic (Bytes): 160
